
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d678  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba8  0801d918  0801d918  0001e918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e4c0  0801e4c0  0001f4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e4c8  0801e4c8  0001f4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801e4cc  0801e4cc  0001f4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000b8  24000000  0801e4d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00015e58  240000c0  0801e588  000200c0  2**5
                  ALLOC
  8 .ram_d1       00002000  24015f20  0801e588  00020f20  2**5
                  ALLOC
  9 ._user_heap_stack 00000600  24017f20  0801e588  00020f20  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 11 .debug_info   00044de1  00000000  00000000  000200e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00009961  00000000  00000000  00064ec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000029b8  00000000  00000000  0006e828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002095  00000000  00000000  000711e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00046475  00000000  00000000  00073275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000431d8  00000000  00000000  000b96ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0018bcc2  00000000  00000000  000fc8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00288584  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000b124  00000000  00000000  002885c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000070  00000000  00000000  002936ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000c0 	.word	0x240000c0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801d900 	.word	0x0801d900

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000c4 	.word	0x240000c4
 80002dc:	0801d900 	.word	0x0801d900

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	4613      	mov	r3, r2
 80006e8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d101      	bne.n	80006f4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80006f0:	2302      	movs	r3, #2
 80006f2:	e029      	b.n	8000748 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	79fa      	ldrb	r2, [r7, #7]
 80006f8:	f883 24a4 	strb.w	r2, [r3, #1188]	@ 0x4a4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	2200      	movs	r2, #0
 8000700:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
  phost->ClassNumber = 0U;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	2200      	movs	r2, #0
 8000708:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800070c:	68f8      	ldr	r0, [r7, #12]
 800070e:	f000 f81f 	bl	8000750 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	2200      	movs	r2, #0
 8000716:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	2200      	movs	r2, #0
 800071e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	2200      	movs	r2, #0
 8000726:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	2200      	movs	r2, #0
 800072e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d003      	beq.n	8000740 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	68ba      	ldr	r2, [r7, #8]
 800073c:	f8c3 24ac 	str.w	r2, [r3, #1196]	@ 0x4ac

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8000740:	68f8      	ldr	r0, [r7, #12]
 8000742:	f001 fe5b 	bl	80023fc <USBH_LL_Init>

  return USBH_OK;
 8000746:	2300      	movs	r3, #0
}
 8000748:	4618      	mov	r0, r3
 800074a:	3710      	adds	r7, #16
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}

08000750 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8000758:	2300      	movs	r3, #0
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	e00a      	b.n	8000774 <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8000766:	009b      	lsls	r3, r3, #2
 8000768:	4413      	add	r3, r2
 800076a:	2200      	movs	r2, #0
 800076c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	3301      	adds	r3, #1
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	2b0f      	cmp	r3, #15
 8000778:	d9f1      	bls.n	800075e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800077a:	2300      	movs	r3, #0
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	e009      	b.n	8000794 <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	4413      	add	r3, r2
 8000786:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800078a:	2200      	movs	r2, #0
 800078c:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	3301      	adds	r3, #1
 8000792:	60fb      	str	r3, [r7, #12]
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800079a:	d3f1      	bcc.n	8000780 <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	2200      	movs	r2, #0
 80007a0:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2200      	movs	r2, #0
 80007a6:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2201      	movs	r2, #1
 80007ac:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	2200      	movs	r2, #0
 80007b2:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c

  phost->Control.state = CTRL_SETUP;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2201      	movs	r2, #1
 80007ba:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2240      	movs	r2, #64	@ 0x40
 80007c0:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2200      	movs	r2, #0
 80007c6:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2200      	movs	r2, #0
 80007cc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2201      	movs	r2, #1
 80007d4:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2200      	movs	r2, #0
 80007dc:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2200      	movs	r2, #0
 80007e4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	331c      	adds	r3, #28
 80007ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f01c fc06 	bl	801d004 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80007fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000802:	2100      	movs	r1, #0
 8000804:	4618      	mov	r0, r3
 8000806:	f01c fbfd 	bl	801d004 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8000810:	2212      	movs	r2, #18
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f01c fbf5 	bl	801d004 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8000820:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f01c fbec 	bl	801d004 <memset>

  return USBH_OK;
 800082c:	2300      	movs	r3, #0
}
 800082e:	4618      	mov	r0, r3
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8000836:	b480      	push	{r7}
 8000838:	b085      	sub	sp, #20
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
 800083e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8000840:	2300      	movs	r3, #0
 8000842:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d018      	beq.n	800087c <USBH_RegisterClass+0x46>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8000850:	2b05      	cmp	r3, #5
 8000852:	d810      	bhi.n	8000876 <USBH_RegisterClass+0x40>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 800085a:	1c59      	adds	r1, r3, #1
 800085c:	687a      	ldr	r2, [r7, #4]
 800085e:	f8c2 1458 	str.w	r1, [r2, #1112]	@ 0x458
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	4413      	add	r3, r2
 800086c:	683a      	ldr	r2, [r7, #0]
 800086e:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8000870:	2300      	movs	r3, #0
 8000872:	73fb      	strb	r3, [r7, #15]
 8000874:	e004      	b.n	8000880 <USBH_RegisterClass+0x4a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8000876:	2302      	movs	r3, #2
 8000878:	73fb      	strb	r3, [r7, #15]
 800087a:	e001      	b.n	8000880 <USBH_RegisterClass+0x4a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800087c:	2302      	movs	r3, #2
 800087e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8000880:	7bfb      	ldrb	r3, [r7, #15]
}
 8000882:	4618      	mov	r0, r3
 8000884:	3714      	adds	r7, #20
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr

0800088e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800088e:	b480      	push	{r7}
 8000890:	b085      	sub	sp, #20
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
 8000896:	460b      	mov	r3, r1
 8000898:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800089a:	2300      	movs	r3, #0
 800089c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80008a4:	78fa      	ldrb	r2, [r7, #3]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d204      	bcs.n	80008b4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	78fa      	ldrb	r2, [r7, #3]
 80008ae:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80008b2:	e001      	b.n	80008b8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80008b4:	2302      	movs	r3, #2
 80008b6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80008b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3714      	adds	r7, #20
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr

080008c6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b082      	sub	sp, #8
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f001 fdd6 	bl	8002480 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80008d4:	2101      	movs	r1, #1
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	f001 feef 	bl	80026ba <USBH_LL_DriverVBUS>

  return USBH_OK;
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
	...

080008e8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b088      	sub	sp, #32
 80008ec:	af04      	add	r7, sp, #16
 80008ee:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80008f0:	2302      	movs	r3, #2
 80008f2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80008f4:	2300      	movs	r3, #0
 80008f6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	2b01      	cmp	r3, #1
 8000902:	d102      	bne.n	800090a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2203      	movs	r2, #3
 8000908:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	b2db      	uxtb	r3, r3
 8000910:	2b0b      	cmp	r3, #11
 8000912:	f200 81c0 	bhi.w	8000c96 <USBH_Process+0x3ae>
 8000916:	a201      	add	r2, pc, #4	@ (adr r2, 800091c <USBH_Process+0x34>)
 8000918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800091c:	0800094d 	.word	0x0800094d
 8000920:	0800097f 	.word	0x0800097f
 8000924:	080009e9 	.word	0x080009e9
 8000928:	08000c31 	.word	0x08000c31
 800092c:	08000c97 	.word	0x08000c97
 8000930:	08000a89 	.word	0x08000a89
 8000934:	08000bd7 	.word	0x08000bd7
 8000938:	08000abf 	.word	0x08000abf
 800093c:	08000adf 	.word	0x08000adf
 8000940:	08000afd 	.word	0x08000afd
 8000944:	08000b41 	.word	0x08000b41
 8000948:	08000c19 	.word	0x08000c19
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8000952:	b2db      	uxtb	r3, r3
 8000954:	2b00      	cmp	r3, #0
 8000956:	f000 81a0 	beq.w	8000c9a <USBH_Process+0x3b2>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	2201      	movs	r2, #1
 800095e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8000960:	20c8      	movs	r0, #200	@ 0xc8
 8000962:	f001 feeb 	bl	800273c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f001 fde7 	bl	800253a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2200      	movs	r2, #0
 8000970:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2200      	movs	r2, #0
 8000978:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800097c:	e18d      	b.n	8000c9a <USBH_Process+0x3b2>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8000984:	b2db      	uxtb	r3, r3
 8000986:	2b01      	cmp	r3, #1
 8000988:	d107      	bne.n	800099a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2200      	movs	r2, #0
 800098e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	2202      	movs	r2, #2
 8000996:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8000998:	e18e      	b.n	8000cb8 <USBH_Process+0x3d0>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 80009a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80009a4:	d914      	bls.n	80009d0 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80009ac:	3301      	adds	r3, #1
 80009ae:	b2da      	uxtb	r2, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80009bc:	2b03      	cmp	r3, #3
 80009be:	d903      	bls.n	80009c8 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	220d      	movs	r2, #13
 80009c4:	701a      	strb	r2, [r3, #0]
      break;
 80009c6:	e177      	b.n	8000cb8 <USBH_Process+0x3d0>
            phost->gState = HOST_IDLE;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2200      	movs	r2, #0
 80009cc:	701a      	strb	r2, [r3, #0]
      break;
 80009ce:	e173      	b.n	8000cb8 <USBH_Process+0x3d0>
          phost->Timeout += 10U;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 80009d6:	f103 020a 	add.w	r2, r3, #10
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0
          USBH_Delay(10U);
 80009e0:	200a      	movs	r0, #10
 80009e2:	f001 feab 	bl	800273c <USBH_Delay>
      break;
 80009e6:	e167      	b.n	8000cb8 <USBH_Process+0x3d0>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d005      	beq.n	80009fe <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80009f8:	2104      	movs	r1, #4
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80009fe:	2064      	movs	r0, #100	@ 0x64
 8000a00:	f001 fe9c 	bl	800273c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f001 fd71 	bl	80024ec <USBH_LL_GetSpeed>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2205      	movs	r2, #5
 8000a18:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	f001 faa6 	bl	8001f6e <USBH_AllocPipe>
 8000a22:	4603      	mov	r3, r0
 8000a24:	461a      	mov	r2, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8000a2a:	2180      	movs	r1, #128	@ 0x80
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f001 fa9e 	bl	8001f6e <USBH_AllocPipe>
 8000a32:	4603      	mov	r3, r0
 8000a34:	461a      	mov	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	7919      	ldrb	r1, [r3, #4]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8000a4e:	9202      	str	r2, [sp, #8]
 8000a50:	2200      	movs	r2, #0
 8000a52:	9201      	str	r2, [sp, #4]
 8000a54:	9300      	str	r3, [sp, #0]
 8000a56:	4603      	mov	r3, r0
 8000a58:	2280      	movs	r2, #128	@ 0x80
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f001 fa58 	bl	8001f10 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	7959      	ldrb	r1, [r3, #5]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8000a70:	687a      	ldr	r2, [r7, #4]
 8000a72:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8000a74:	9202      	str	r2, [sp, #8]
 8000a76:	2200      	movs	r2, #0
 8000a78:	9201      	str	r2, [sp, #4]
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2200      	movs	r2, #0
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f001 fa45 	bl	8001f10 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8000a86:	e117      	b.n	8000cb8 <USBH_Process+0x3d0>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f000 f91b 	bl	8000cc4 <USBH_HandleEnum>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8000a92:	7bbb      	ldrb	r3, [r7, #14]
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	f040 8101 	bne.w	8000c9e <USBH_Process+0x3b6>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d103      	bne.n	8000ab6 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2208      	movs	r2, #8
 8000ab2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8000ab4:	e0f3      	b.n	8000c9e <USBH_Process+0x3b6>
          phost->gState = HOST_INPUT;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2207      	movs	r2, #7
 8000aba:	701a      	strb	r2, [r3, #0]
      break;
 8000abc:	e0ef      	b.n	8000c9e <USBH_Process+0x3b6>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	f000 80ec 	beq.w	8000ca2 <USBH_Process+0x3ba>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2208      	movs	r2, #8
 8000ada:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8000adc:	e0e1      	b.n	8000ca2 <USBH_Process+0x3ba>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f000 fc43 	bl	8001372 <USBH_SetCfg>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	f040 80d9 	bne.w	8000ca6 <USBH_Process+0x3be>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2209      	movs	r2, #9
 8000af8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8000afa:	e0d4      	b.n	8000ca6 <USBH_Process+0x3be>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8000b02:	f003 0320 	and.w	r3, r3, #32
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d016      	beq.n	8000b38 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f000 fc53 	bl	80013b8 <USBH_SetFeature>
 8000b12:	4603      	mov	r3, r0
 8000b14:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8000b16:	7bbb      	ldrb	r3, [r7, #14]
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d103      	bne.n	8000b26 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	220a      	movs	r2, #10
 8000b22:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8000b24:	e0c1      	b.n	8000caa <USBH_Process+0x3c2>
        else if (status == USBH_NOT_SUPPORTED)
 8000b26:	7bbb      	ldrb	r3, [r7, #14]
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	2b03      	cmp	r3, #3
 8000b2c:	f040 80bd 	bne.w	8000caa <USBH_Process+0x3c2>
          phost->gState = HOST_CHECK_CLASS;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	220a      	movs	r2, #10
 8000b34:	701a      	strb	r2, [r3, #0]
      break;
 8000b36:	e0b8      	b.n	8000caa <USBH_Process+0x3c2>
        phost->gState = HOST_CHECK_CLASS;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	220a      	movs	r2, #10
 8000b3c:	701a      	strb	r2, [r3, #0]
      break;
 8000b3e:	e0b4      	b.n	8000caa <USBH_Process+0x3c2>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f000 80b1 	beq.w	8000cae <USBH_Process+0x3c6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8000b54:	2300      	movs	r3, #0
 8000b56:	73fb      	strb	r3, [r7, #15]
 8000b58:	e01a      	b.n	8000b90 <USBH_Process+0x2a8>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	687a      	ldr	r2, [r7, #4]
 8000b5e:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	4413      	add	r3, r2
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	791a      	ldrb	r2, [r3, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d10a      	bne.n	8000b8a <USBH_Process+0x2a2>
          {
            phost->pActiveClass = phost->pClass[idx];
 8000b74:	7bfb      	ldrb	r3, [r7, #15]
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	4413      	add	r3, r2
 8000b80:	685a      	ldr	r2, [r3, #4]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
            break;
 8000b88:	e005      	b.n	8000b96 <USBH_Process+0x2ae>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8000b8a:	7bfb      	ldrb	r3, [r7, #15]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	73fb      	strb	r3, [r7, #15]
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	2b05      	cmp	r3, #5
 8000b94:	d9e1      	bls.n	8000b5a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d016      	beq.n	8000bce <USBH_Process+0x2e6>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	4798      	blx	r3
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d109      	bne.n	8000bc6 <USBH_Process+0x2de>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	2206      	movs	r2, #6
 8000bb6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8000bbe:	2103      	movs	r1, #3
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8000bc4:	e073      	b.n	8000cae <USBH_Process+0x3c6>
            phost->gState = HOST_ABORT_STATE;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	220d      	movs	r2, #13
 8000bca:	701a      	strb	r2, [r3, #0]
      break;
 8000bcc:	e06f      	b.n	8000cae <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	220d      	movs	r2, #13
 8000bd2:	701a      	strb	r2, [r3, #0]
      break;
 8000bd4:	e06b      	b.n	8000cae <USBH_Process+0x3c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d017      	beq.n	8000c10 <USBH_Process+0x328>
      {
        status = phost->pActiveClass->Requests(phost);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8000be6:	691b      	ldr	r3, [r3, #16]
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	4798      	blx	r3
 8000bec:	4603      	mov	r3, r0
 8000bee:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8000bf0:	7bbb      	ldrb	r3, [r7, #14]
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d103      	bne.n	8000c00 <USBH_Process+0x318>
        {
          phost->gState = HOST_CLASS;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	220b      	movs	r2, #11
 8000bfc:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8000bfe:	e058      	b.n	8000cb2 <USBH_Process+0x3ca>
        else if (status == USBH_FAIL)
 8000c00:	7bbb      	ldrb	r3, [r7, #14]
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d154      	bne.n	8000cb2 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	220d      	movs	r2, #13
 8000c0c:	701a      	strb	r2, [r3, #0]
      break;
 8000c0e:	e050      	b.n	8000cb2 <USBH_Process+0x3ca>
        phost->gState = HOST_ABORT_STATE;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	220d      	movs	r2, #13
 8000c14:	701a      	strb	r2, [r3, #0]
      break;
 8000c16:	e04c      	b.n	8000cb2 <USBH_Process+0x3ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d049      	beq.n	8000cb6 <USBH_Process+0x3ce>
      {
        phost->pActiveClass->BgndProcess(phost);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8000c28:	695b      	ldr	r3, [r3, #20]
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	4798      	blx	r3
      }
      break;
 8000c2e:	e042      	b.n	8000cb6 <USBH_Process+0x3ce>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	2200      	movs	r2, #0
 8000c34:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f7ff fd89 	bl	8000750 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d009      	beq.n	8000c5c <USBH_Process+0x374>
      {
        phost->pActiveClass->DeInit(phost);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
      }

      if (phost->pUser != NULL)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d005      	beq.n	8000c72 <USBH_Process+0x38a>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8000c6c:	2105      	movs	r1, #5
 8000c6e:	6878      	ldr	r0, [r7, #4]
 8000c70:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d107      	bne.n	8000c8e <USBH_Process+0x3a6>
      {
        phost->device.is_ReEnumerated = 0U;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	f7ff fe1d 	bl	80008c6 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8000c8c:	e014      	b.n	8000cb8 <USBH_Process+0x3d0>
        (void)USBH_LL_Start(phost);
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f001 fbf6 	bl	8002480 <USBH_LL_Start>
      break;
 8000c94:	e010      	b.n	8000cb8 <USBH_Process+0x3d0>

    case HOST_ABORT_STATE:
    default :
      break;
 8000c96:	bf00      	nop
 8000c98:	e00e      	b.n	8000cb8 <USBH_Process+0x3d0>
      break;
 8000c9a:	bf00      	nop
 8000c9c:	e00c      	b.n	8000cb8 <USBH_Process+0x3d0>
      break;
 8000c9e:	bf00      	nop
 8000ca0:	e00a      	b.n	8000cb8 <USBH_Process+0x3d0>
    break;
 8000ca2:	bf00      	nop
 8000ca4:	e008      	b.n	8000cb8 <USBH_Process+0x3d0>
      break;
 8000ca6:	bf00      	nop
 8000ca8:	e006      	b.n	8000cb8 <USBH_Process+0x3d0>
      break;
 8000caa:	bf00      	nop
 8000cac:	e004      	b.n	8000cb8 <USBH_Process+0x3d0>
      break;
 8000cae:	bf00      	nop
 8000cb0:	e002      	b.n	8000cb8 <USBH_Process+0x3d0>
      break;
 8000cb2:	bf00      	nop
 8000cb4:	e000      	b.n	8000cb8 <USBH_Process+0x3d0>
      break;
 8000cb6:	bf00      	nop
  }
  return USBH_OK;
 8000cb8:	2300      	movs	r3, #0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop

08000cc4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b088      	sub	sp, #32
 8000cc8:	af04      	add	r7, sp, #16
 8000cca:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	785b      	ldrb	r3, [r3, #1]
 8000cd8:	2b07      	cmp	r3, #7
 8000cda:	f200 81bd 	bhi.w	8001058 <USBH_HandleEnum+0x394>
 8000cde:	a201      	add	r2, pc, #4	@ (adr r2, 8000ce4 <USBH_HandleEnum+0x20>)
 8000ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce4:	08000d05 	.word	0x08000d05
 8000ce8:	08000dbf 	.word	0x08000dbf
 8000cec:	08000e29 	.word	0x08000e29
 8000cf0:	08000eb3 	.word	0x08000eb3
 8000cf4:	08000f1d 	.word	0x08000f1d
 8000cf8:	08000f8d 	.word	0x08000f8d
 8000cfc:	08000fd3 	.word	0x08000fd3
 8000d00:	08001019 	.word	0x08001019
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8000d04:	2108      	movs	r1, #8
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f000 fa50 	bl	80011ac <USBH_Get_DevDesc>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8000d10:	7bbb      	ldrb	r3, [r7, #14]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d12e      	bne.n	8000d74 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2201      	movs	r2, #1
 8000d24:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	7919      	ldrb	r1, [r3, #4]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8000d3a:	9202      	str	r2, [sp, #8]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	9201      	str	r2, [sp, #4]
 8000d40:	9300      	str	r3, [sp, #0]
 8000d42:	4603      	mov	r3, r0
 8000d44:	2280      	movs	r2, #128	@ 0x80
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f001 f8e2 	bl	8001f10 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	7959      	ldrb	r1, [r3, #5]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8000d60:	9202      	str	r2, [sp, #8]
 8000d62:	2200      	movs	r2, #0
 8000d64:	9201      	str	r2, [sp, #4]
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f001 f8cf 	bl	8001f10 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8000d72:	e173      	b.n	800105c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8000d74:	7bbb      	ldrb	r3, [r7, #14]
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	f040 8170 	bne.w	800105c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8000d82:	3301      	adds	r3, #1
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8000d92:	2b03      	cmp	r3, #3
 8000d94:	d903      	bls.n	8000d9e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	220d      	movs	r2, #13
 8000d9a:	701a      	strb	r2, [r3, #0]
      break;
 8000d9c:	e15e      	b.n	800105c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	795b      	ldrb	r3, [r3, #5]
 8000da2:	4619      	mov	r1, r3
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f001 f904 	bl	8001fb2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	791b      	ldrb	r3, [r3, #4]
 8000dae:	4619      	mov	r1, r3
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f001 f8fe 	bl	8001fb2 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
      break;
 8000dbc:	e14e      	b.n	800105c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8000dbe:	2112      	movs	r1, #18
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f000 f9f3 	bl	80011ac <USBH_Get_DevDesc>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8000dca:	7bbb      	ldrb	r3, [r7, #14]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d103      	bne.n	8000dd8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8000dd6:	e143      	b.n	8001060 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8000dd8:	7bbb      	ldrb	r3, [r7, #14]
 8000dda:	2b03      	cmp	r3, #3
 8000ddc:	f040 8140 	bne.w	8001060 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8000de6:	3301      	adds	r3, #1
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8000df6:	2b03      	cmp	r3, #3
 8000df8:	d903      	bls.n	8000e02 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	220d      	movs	r2, #13
 8000dfe:	701a      	strb	r2, [r3, #0]
      break;
 8000e00:	e12e      	b.n	8001060 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	795b      	ldrb	r3, [r3, #5]
 8000e06:	4619      	mov	r1, r3
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f001 f8d2 	bl	8001fb2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	791b      	ldrb	r3, [r3, #4]
 8000e12:	4619      	mov	r1, r3
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f001 f8cc 	bl	8001fb2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
      break;
 8000e26:	e11b      	b.n	8001060 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8000e28:	2101      	movs	r1, #1
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f000 fa7d 	bl	800132a <USBH_SetAddress>
 8000e30:	4603      	mov	r3, r0
 8000e32:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8000e34:	7bbb      	ldrb	r3, [r7, #14]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d130      	bne.n	8000e9c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8000e3a:	2002      	movs	r0, #2
 8000e3c:	f001 fc7e 	bl	800273c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2201      	movs	r2, #1
 8000e44:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	7919      	ldrb	r1, [r3, #4]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8000e62:	9202      	str	r2, [sp, #8]
 8000e64:	2200      	movs	r2, #0
 8000e66:	9201      	str	r2, [sp, #4]
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2280      	movs	r2, #128	@ 0x80
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f001 f84e 	bl	8001f10 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	7959      	ldrb	r1, [r3, #5]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8000e88:	9202      	str	r2, [sp, #8]
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	9201      	str	r2, [sp, #4]
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	4603      	mov	r3, r0
 8000e92:	2200      	movs	r2, #0
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f001 f83b 	bl	8001f10 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8000e9a:	e0e3      	b.n	8001064 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8000e9c:	7bbb      	ldrb	r3, [r7, #14]
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	f040 80e0 	bne.w	8001064 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	220d      	movs	r2, #13
 8000ea8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2200      	movs	r2, #0
 8000eae:	705a      	strb	r2, [r3, #1]
      break;
 8000eb0:	e0d8      	b.n	8001064 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8000eb2:	2109      	movs	r1, #9
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f000 f9a5 	bl	8001204 <USBH_Get_CfgDesc>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8000ebe:	7bbb      	ldrb	r3, [r7, #14]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d103      	bne.n	8000ecc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2204      	movs	r2, #4
 8000ec8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8000eca:	e0cd      	b.n	8001068 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8000ecc:	7bbb      	ldrb	r3, [r7, #14]
 8000ece:	2b03      	cmp	r3, #3
 8000ed0:	f040 80ca 	bne.w	8001068 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8000eda:	3301      	adds	r3, #1
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8000eea:	2b03      	cmp	r3, #3
 8000eec:	d903      	bls.n	8000ef6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	220d      	movs	r2, #13
 8000ef2:	701a      	strb	r2, [r3, #0]
      break;
 8000ef4:	e0b8      	b.n	8001068 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	795b      	ldrb	r3, [r3, #5]
 8000efa:	4619      	mov	r1, r3
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f001 f858 	bl	8001fb2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	791b      	ldrb	r3, [r3, #4]
 8000f06:	4619      	mov	r1, r3
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f001 f852 	bl	8001fb2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2200      	movs	r2, #0
 8000f18:	701a      	strb	r2, [r3, #0]
      break;
 8000f1a:	e0a5      	b.n	8001068 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8000f22:	4619      	mov	r1, r3
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f96d 	bl	8001204 <USBH_Get_CfgDesc>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8000f2e:	7bbb      	ldrb	r3, [r7, #14]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d103      	bne.n	8000f3c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2205      	movs	r2, #5
 8000f38:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8000f3a:	e097      	b.n	800106c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8000f3c:	7bbb      	ldrb	r3, [r7, #14]
 8000f3e:	2b03      	cmp	r3, #3
 8000f40:	f040 8094 	bne.w	800106c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8000f5a:	2b03      	cmp	r3, #3
 8000f5c:	d903      	bls.n	8000f66 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	220d      	movs	r2, #13
 8000f62:	701a      	strb	r2, [r3, #0]
      break;
 8000f64:	e082      	b.n	800106c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	795b      	ldrb	r3, [r3, #5]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f001 f820 	bl	8001fb2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	791b      	ldrb	r3, [r3, #4]
 8000f76:	4619      	mov	r1, r3
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f001 f81a 	bl	8001fb2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2200      	movs	r2, #0
 8000f82:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
      break;
 8000f8a:	e06f      	b.n	800106c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d019      	beq.n	8000fca <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8000fa2:	23ff      	movs	r3, #255	@ 0xff
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f000 f957 	bl	8001258 <USBH_Get_StringDesc>
 8000faa:	4603      	mov	r3, r0
 8000fac:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d103      	bne.n	8000fbc <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2206      	movs	r2, #6
 8000fb8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8000fba:	e059      	b.n	8001070 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8000fbc:	7bbb      	ldrb	r3, [r7, #14]
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	d156      	bne.n	8001070 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2206      	movs	r2, #6
 8000fc6:	705a      	strb	r2, [r3, #1]
      break;
 8000fc8:	e052      	b.n	8001070 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2206      	movs	r2, #6
 8000fce:	705a      	strb	r2, [r3, #1]
      break;
 8000fd0:	e04e      	b.n	8001070 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d019      	beq.n	8001010 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8000fe8:	23ff      	movs	r3, #255	@ 0xff
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 f934 	bl	8001258 <USBH_Get_StringDesc>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8000ff4:	7bbb      	ldrb	r3, [r7, #14]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d103      	bne.n	8001002 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2207      	movs	r2, #7
 8000ffe:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8001000:	e038      	b.n	8001074 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8001002:	7bbb      	ldrb	r3, [r7, #14]
 8001004:	2b03      	cmp	r3, #3
 8001006:	d135      	bne.n	8001074 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2207      	movs	r2, #7
 800100c:	705a      	strb	r2, [r3, #1]
      break;
 800100e:	e031      	b.n	8001074 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2207      	movs	r2, #7
 8001014:	705a      	strb	r2, [r3, #1]
      break;
 8001016:	e02d      	b.n	8001074 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800101e:	2b00      	cmp	r3, #0
 8001020:	d017      	beq.n	8001052 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800102e:	23ff      	movs	r3, #255	@ 0xff
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f000 f911 	bl	8001258 <USBH_Get_StringDesc>
 8001036:	4603      	mov	r3, r0
 8001038:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800103a:	7bbb      	ldrb	r3, [r7, #14]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d102      	bne.n	8001046 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8001040:	2300      	movs	r3, #0
 8001042:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8001044:	e018      	b.n	8001078 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8001046:	7bbb      	ldrb	r3, [r7, #14]
 8001048:	2b03      	cmp	r3, #3
 800104a:	d115      	bne.n	8001078 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800104c:	2300      	movs	r3, #0
 800104e:	73fb      	strb	r3, [r7, #15]
      break;
 8001050:	e012      	b.n	8001078 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8001052:	2300      	movs	r3, #0
 8001054:	73fb      	strb	r3, [r7, #15]
      break;
 8001056:	e00f      	b.n	8001078 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8001058:	bf00      	nop
 800105a:	e00e      	b.n	800107a <USBH_HandleEnum+0x3b6>
      break;
 800105c:	bf00      	nop
 800105e:	e00c      	b.n	800107a <USBH_HandleEnum+0x3b6>
      break;
 8001060:	bf00      	nop
 8001062:	e00a      	b.n	800107a <USBH_HandleEnum+0x3b6>
      break;
 8001064:	bf00      	nop
 8001066:	e008      	b.n	800107a <USBH_HandleEnum+0x3b6>
      break;
 8001068:	bf00      	nop
 800106a:	e006      	b.n	800107a <USBH_HandleEnum+0x3b6>
      break;
 800106c:	bf00      	nop
 800106e:	e004      	b.n	800107a <USBH_HandleEnum+0x3b6>
      break;
 8001070:	bf00      	nop
 8001072:	e002      	b.n	800107a <USBH_HandleEnum+0x3b6>
      break;
 8001074:	bf00      	nop
 8001076:	e000      	b.n	800107a <USBH_HandleEnum+0x3b6>
      break;
 8001078:	bf00      	nop
  }
  return Status;
 800107a:	7bfb      	ldrb	r3, [r7, #15]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	683a      	ldr	r2, [r7, #0]
 8001092:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 80010b0:	1c5a      	adds	r2, r3, #1
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
  USBH_HandleSof(phost);
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f000 f804 	bl	80010c6 <USBH_HandleSof>
}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b0b      	cmp	r3, #11
 80010d6:	d10a      	bne.n	80010ee <USBH_HandleSof+0x28>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d005      	beq.n	80010ee <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80010e8:	699b      	ldr	r3, [r3, #24]
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	4798      	blx	r3
  }
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2201      	movs	r2, #1
 8001102:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8001106:	bf00      	nop
}
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8001112:	b480      	push	{r7}
 8001114:	b083      	sub	sp, #12
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2201      	movs	r2, #1
 8001126:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800112a:	bf00      	nop
}
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2201      	movs	r2, #1
 8001142:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2201      	movs	r2, #1
 8001170:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f001 f996 	bl	80024b6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	791b      	ldrb	r3, [r3, #4]
 800118e:	4619      	mov	r1, r3
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f000 ff0e 	bl	8001fb2 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	795b      	ldrb	r3, [r3, #5]
 800119a:	4619      	mov	r1, r3
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 ff08 	bl	8001fb2 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af02      	add	r7, sp, #8
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	460b      	mov	r3, r1
 80011b6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011be:	d901      	bls.n	80011c4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80011c0:	2303      	movs	r3, #3
 80011c2:	e01b      	b.n	80011fc <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80011ca:	887b      	ldrh	r3, [r7, #2]
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	4613      	mov	r3, r2
 80011d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011d4:	2100      	movs	r1, #0
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f000 f872 	bl	80012c0 <USBH_GetDescriptor>
 80011dc:	4603      	mov	r3, r0
 80011de:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d109      	bne.n	80011fa <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80011ec:	887a      	ldrh	r2, [r7, #2]
 80011ee:	4619      	mov	r1, r3
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f000 f929 	bl	8001448 <USBH_ParseDevDesc>
 80011f6:	4603      	mov	r3, r0
 80011f8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af02      	add	r7, sp, #8
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	331c      	adds	r3, #28
 8001214:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8001216:	887b      	ldrh	r3, [r7, #2]
 8001218:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800121c:	d901      	bls.n	8001222 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800121e:	2303      	movs	r3, #3
 8001220:	e016      	b.n	8001250 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8001222:	887b      	ldrh	r3, [r7, #2]
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800122c:	2100      	movs	r1, #0
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f000 f846 	bl	80012c0 <USBH_GetDescriptor>
 8001234:	4603      	mov	r3, r0
 8001236:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d107      	bne.n	800124e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800123e:	887b      	ldrh	r3, [r7, #2]
 8001240:	461a      	mov	r2, r3
 8001242:	68b9      	ldr	r1, [r7, #8]
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 f9af 	bl	80015a8 <USBH_ParseCfgDesc>
 800124a:	4603      	mov	r3, r0
 800124c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800124e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b088      	sub	sp, #32
 800125c:	af02      	add	r7, sp, #8
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	607a      	str	r2, [r7, #4]
 8001262:	461a      	mov	r2, r3
 8001264:	460b      	mov	r3, r1
 8001266:	72fb      	strb	r3, [r7, #11]
 8001268:	4613      	mov	r3, r2
 800126a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800126c:	893b      	ldrh	r3, [r7, #8]
 800126e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001272:	d802      	bhi.n	800127a <USBH_Get_StringDesc+0x22>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d101      	bne.n	800127e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800127a:	2303      	movs	r3, #3
 800127c:	e01c      	b.n	80012b8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800127e:	7afb      	ldrb	r3, [r7, #11]
 8001280:	b29b      	uxth	r3, r3
 8001282:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001286:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800128e:	893b      	ldrh	r3, [r7, #8]
 8001290:	9300      	str	r3, [sp, #0]
 8001292:	460b      	mov	r3, r1
 8001294:	2100      	movs	r1, #0
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f000 f812 	bl	80012c0 <USBH_GetDescriptor>
 800129c:	4603      	mov	r3, r0
 800129e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80012a0:	7dfb      	ldrb	r3, [r7, #23]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d107      	bne.n	80012b6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80012ac:	893a      	ldrh	r2, [r7, #8]
 80012ae:	6879      	ldr	r1, [r7, #4]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f000 fb8c 	bl	80019ce <USBH_ParseStringDesc>
  }

  return status;
 80012b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	460b      	mov	r3, r1
 80012cc:	72fb      	strb	r3, [r7, #11]
 80012ce:	4613      	mov	r3, r2
 80012d0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	789b      	ldrb	r3, [r3, #2]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d11c      	bne.n	8001314 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80012da:	7afb      	ldrb	r3, [r7, #11]
 80012dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2206      	movs	r2, #6
 80012ea:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	893a      	ldrh	r2, [r7, #8]
 80012f0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80012f2:	893b      	ldrh	r3, [r7, #8]
 80012f4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80012f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80012fc:	d104      	bne.n	8001308 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f240 4209 	movw	r2, #1033	@ 0x409
 8001304:	829a      	strh	r2, [r3, #20]
 8001306:	e002      	b.n	800130e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2200      	movs	r2, #0
 800130c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	8b3a      	ldrh	r2, [r7, #24]
 8001312:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8001314:	8b3b      	ldrh	r3, [r7, #24]
 8001316:	461a      	mov	r2, r3
 8001318:	6879      	ldr	r1, [r7, #4]
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f000 fba4 	bl	8001a68 <USBH_CtlReq>
 8001320:	4603      	mov	r3, r0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	460b      	mov	r3, r1
 8001334:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	789b      	ldrb	r3, [r3, #2]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d10f      	bne.n	800135e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2205      	movs	r2, #5
 8001348:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800134a:	78fb      	ldrb	r3, [r7, #3]
 800134c:	b29a      	uxth	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800135e:	2200      	movs	r2, #0
 8001360:	2100      	movs	r1, #0
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f000 fb80 	bl	8001a68 <USBH_CtlReq>
 8001368:	4603      	mov	r3, r0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
 800137a:	460b      	mov	r3, r1
 800137c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	789b      	ldrb	r3, [r3, #2]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d10e      	bne.n	80013a4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2209      	movs	r2, #9
 8001390:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	887a      	ldrh	r2, [r7, #2]
 8001396:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2100      	movs	r1, #0
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f000 fb5d 	bl	8001a68 <USBH_CtlReq>
 80013ae:	4603      	mov	r3, r0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	789b      	ldrb	r3, [r3, #2]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d10f      	bne.n	80013ec <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2203      	movs	r2, #3
 80013d6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80013d8:	78fb      	ldrb	r3, [r7, #3]
 80013da:	b29a      	uxth	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2200      	movs	r2, #0
 80013ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80013ec:	2200      	movs	r2, #0
 80013ee:	2100      	movs	r1, #0
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f000 fb39 	bl	8001a68 <USBH_CtlReq>
 80013f6:	4603      	mov	r3, r0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	789b      	ldrb	r3, [r3, #2]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d10f      	bne.n	8001434 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2202      	movs	r2, #2
 8001418:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2201      	movs	r2, #1
 800141e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8001426:	78fb      	ldrb	r3, [r7, #3]
 8001428:	b29a      	uxth	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8001434:	2200      	movs	r2, #0
 8001436:	2100      	movs	r1, #0
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f000 fb15 	bl	8001a68 <USBH_CtlReq>
 800143e:	4603      	mov	r3, r0
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	4613      	mov	r3, r2
 8001454:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800145c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d101      	bne.n	800146c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8001468:	2302      	movs	r3, #2
 800146a:	e094      	b.n	8001596 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	781a      	ldrb	r2, [r3, #0]
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	785a      	ldrb	r2, [r3, #1]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	3302      	adds	r3, #2
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	461a      	mov	r2, r3
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	3303      	adds	r3, #3
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b29b      	uxth	r3, r3
 800148e:	4313      	orrs	r3, r2
 8001490:	b29a      	uxth	r2, r3
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	791a      	ldrb	r2, [r3, #4]
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	795a      	ldrb	r2, [r3, #5]
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	799a      	ldrb	r2, [r3, #6]
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	79da      	ldrb	r2, [r3, #7]
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d004      	beq.n	80014ca <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d11b      	bne.n	8001502 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	79db      	ldrb	r3, [r3, #7]
 80014ce:	2b20      	cmp	r3, #32
 80014d0:	dc0f      	bgt.n	80014f2 <USBH_ParseDevDesc+0xaa>
 80014d2:	2b08      	cmp	r3, #8
 80014d4:	db0f      	blt.n	80014f6 <USBH_ParseDevDesc+0xae>
 80014d6:	3b08      	subs	r3, #8
 80014d8:	4a32      	ldr	r2, [pc, #200]	@ (80015a4 <USBH_ParseDevDesc+0x15c>)
 80014da:	fa22 f303 	lsr.w	r3, r2, r3
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	bf14      	ite	ne
 80014e6:	2301      	movne	r3, #1
 80014e8:	2300      	moveq	r3, #0
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d106      	bne.n	80014fe <USBH_ParseDevDesc+0xb6>
 80014f0:	e001      	b.n	80014f6 <USBH_ParseDevDesc+0xae>
 80014f2:	2b40      	cmp	r3, #64	@ 0x40
 80014f4:	d003      	beq.n	80014fe <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	2208      	movs	r2, #8
 80014fa:	71da      	strb	r2, [r3, #7]
        break;
 80014fc:	e000      	b.n	8001500 <USBH_ParseDevDesc+0xb8>
        break;
 80014fe:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8001500:	e00e      	b.n	8001520 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8001508:	2b02      	cmp	r3, #2
 800150a:	d107      	bne.n	800151c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	79db      	ldrb	r3, [r3, #7]
 8001510:	2b08      	cmp	r3, #8
 8001512:	d005      	beq.n	8001520 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	2208      	movs	r2, #8
 8001518:	71da      	strb	r2, [r3, #7]
 800151a:	e001      	b.n	8001520 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800151c:	2303      	movs	r3, #3
 800151e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8001520:	88fb      	ldrh	r3, [r7, #6]
 8001522:	2b08      	cmp	r3, #8
 8001524:	d936      	bls.n	8001594 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	3308      	adds	r3, #8
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	461a      	mov	r2, r3
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	3309      	adds	r3, #9
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	b29b      	uxth	r3, r3
 8001538:	4313      	orrs	r3, r2
 800153a:	b29a      	uxth	r2, r3
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	330a      	adds	r3, #10
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	461a      	mov	r2, r3
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	330b      	adds	r3, #11
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	021b      	lsls	r3, r3, #8
 8001550:	b29b      	uxth	r3, r3
 8001552:	4313      	orrs	r3, r2
 8001554:	b29a      	uxth	r2, r3
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	330c      	adds	r3, #12
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	461a      	mov	r2, r3
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	330d      	adds	r3, #13
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	b29b      	uxth	r3, r3
 800156c:	4313      	orrs	r3, r2
 800156e:	b29a      	uxth	r2, r3
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	7b9a      	ldrb	r2, [r3, #14]
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	7bda      	ldrb	r2, [r3, #15]
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	7c1a      	ldrb	r2, [r3, #16]
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	7c5a      	ldrb	r2, [r3, #17]
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8001594:	7dfb      	ldrb	r3, [r7, #23]
}
 8001596:	4618      	mov	r0, r3
 8001598:	371c      	adds	r7, #28
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	01000101 	.word	0x01000101

080015a8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08c      	sub	sp, #48	@ 0x30
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	4613      	mov	r3, r2
 80015b4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80015bc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80015be:	2300      	movs	r3, #0
 80015c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80015ca:	2300      	movs	r3, #0
 80015cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80015d6:	2302      	movs	r3, #2
 80015d8:	e0de      	b.n	8001798 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80015de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b09      	cmp	r3, #9
 80015e4:	d002      	beq.n	80015ec <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80015e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015e8:	2209      	movs	r2, #9
 80015ea:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	6a3b      	ldr	r3, [r7, #32]
 80015f2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	785a      	ldrb	r2, [r3, #1]
 80015f8:	6a3b      	ldr	r3, [r7, #32]
 80015fa:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	3302      	adds	r3, #2
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	461a      	mov	r2, r3
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	3303      	adds	r3, #3
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	021b      	lsls	r3, r3, #8
 800160c:	b29b      	uxth	r3, r3
 800160e:	4313      	orrs	r3, r2
 8001610:	b29b      	uxth	r3, r3
 8001612:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001616:	bf28      	it	cs
 8001618:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800161c:	b29a      	uxth	r2, r3
 800161e:	6a3b      	ldr	r3, [r7, #32]
 8001620:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	791a      	ldrb	r2, [r3, #4]
 8001626:	6a3b      	ldr	r3, [r7, #32]
 8001628:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	795a      	ldrb	r2, [r3, #5]
 800162e:	6a3b      	ldr	r3, [r7, #32]
 8001630:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	799a      	ldrb	r2, [r3, #6]
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	79da      	ldrb	r2, [r3, #7]
 800163e:	6a3b      	ldr	r3, [r7, #32]
 8001640:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	7a1a      	ldrb	r2, [r3, #8]
 8001646:	6a3b      	ldr	r3, [r7, #32]
 8001648:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800164a:	88fb      	ldrh	r3, [r7, #6]
 800164c:	2b09      	cmp	r3, #9
 800164e:	f240 80a1 	bls.w	8001794 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8001652:	2309      	movs	r3, #9
 8001654:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800165a:	e085      	b.n	8001768 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800165c:	f107 0316 	add.w	r3, r7, #22
 8001660:	4619      	mov	r1, r3
 8001662:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001664:	f000 f9e6 	bl	8001a34 <USBH_GetNextDesc>
 8001668:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800166a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800166c:	785b      	ldrb	r3, [r3, #1]
 800166e:	2b04      	cmp	r3, #4
 8001670:	d17a      	bne.n	8001768 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8001672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b09      	cmp	r3, #9
 8001678:	d002      	beq.n	8001680 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800167a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800167c:	2209      	movs	r2, #9
 800167e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8001680:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001684:	2232      	movs	r2, #50	@ 0x32
 8001686:	fb02 f303 	mul.w	r3, r2, r3
 800168a:	3308      	adds	r3, #8
 800168c:	6a3a      	ldr	r2, [r7, #32]
 800168e:	4413      	add	r3, r2
 8001690:	3302      	adds	r3, #2
 8001692:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8001694:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001696:	69f8      	ldr	r0, [r7, #28]
 8001698:	f000 f882 	bl	80017a0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800169c:	2300      	movs	r3, #0
 800169e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80016a6:	e043      	b.n	8001730 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80016a8:	f107 0316 	add.w	r3, r7, #22
 80016ac:	4619      	mov	r1, r3
 80016ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80016b0:	f000 f9c0 	bl	8001a34 <USBH_GetNextDesc>
 80016b4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80016b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b8:	785b      	ldrb	r3, [r3, #1]
 80016ba:	2b05      	cmp	r3, #5
 80016bc:	d138      	bne.n	8001730 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	795b      	ldrb	r3, [r3, #5]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d113      	bne.n	80016ee <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d003      	beq.n	80016d6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	799b      	ldrb	r3, [r3, #6]
 80016d2:	2b03      	cmp	r3, #3
 80016d4:	d10b      	bne.n	80016ee <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	79db      	ldrb	r3, [r3, #7]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d10b      	bne.n	80016f6 <USBH_ParseCfgDesc+0x14e>
 80016de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b09      	cmp	r3, #9
 80016e4:	d007      	beq.n	80016f6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80016e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e8:	2209      	movs	r2, #9
 80016ea:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80016ec:	e003      	b.n	80016f6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80016ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016f0:	2207      	movs	r2, #7
 80016f2:	701a      	strb	r2, [r3, #0]
 80016f4:	e000      	b.n	80016f8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80016f6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80016f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016fc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001700:	3201      	adds	r2, #1
 8001702:	00d2      	lsls	r2, r2, #3
 8001704:	2132      	movs	r1, #50	@ 0x32
 8001706:	fb01 f303 	mul.w	r3, r1, r3
 800170a:	4413      	add	r3, r2
 800170c:	3308      	adds	r3, #8
 800170e:	6a3a      	ldr	r2, [r7, #32]
 8001710:	4413      	add	r3, r2
 8001712:	3304      	adds	r3, #4
 8001714:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8001716:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001718:	69b9      	ldr	r1, [r7, #24]
 800171a:	68f8      	ldr	r0, [r7, #12]
 800171c:	f000 f86f 	bl	80017fe <USBH_ParseEPDesc>
 8001720:	4603      	mov	r3, r0
 8001722:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8001726:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800172a:	3301      	adds	r3, #1
 800172c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8001730:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001734:	2b04      	cmp	r3, #4
 8001736:	d80a      	bhi.n	800174e <USBH_ParseCfgDesc+0x1a6>
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	791b      	ldrb	r3, [r3, #4]
 800173c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001740:	429a      	cmp	r2, r3
 8001742:	d204      	bcs.n	800174e <USBH_ParseCfgDesc+0x1a6>
 8001744:	6a3b      	ldr	r3, [r7, #32]
 8001746:	885a      	ldrh	r2, [r3, #2]
 8001748:	8afb      	ldrh	r3, [r7, #22]
 800174a:	429a      	cmp	r2, r3
 800174c:	d8ac      	bhi.n	80016a8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	791b      	ldrb	r3, [r3, #4]
 8001752:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001756:	429a      	cmp	r2, r3
 8001758:	d201      	bcs.n	800175e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800175a:	2303      	movs	r3, #3
 800175c:	e01c      	b.n	8001798 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800175e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001762:	3301      	adds	r3, #1
 8001764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8001768:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800176c:	2b04      	cmp	r3, #4
 800176e:	d805      	bhi.n	800177c <USBH_ParseCfgDesc+0x1d4>
 8001770:	6a3b      	ldr	r3, [r7, #32]
 8001772:	885a      	ldrh	r2, [r3, #2]
 8001774:	8afb      	ldrh	r3, [r7, #22]
 8001776:	429a      	cmp	r2, r3
 8001778:	f63f af70 	bhi.w	800165c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800177c:	6a3b      	ldr	r3, [r7, #32]
 800177e:	791b      	ldrb	r3, [r3, #4]
 8001780:	2b05      	cmp	r3, #5
 8001782:	bf28      	it	cs
 8001784:	2305      	movcs	r3, #5
 8001786:	b2db      	uxtb	r3, r3
 8001788:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800178c:	429a      	cmp	r2, r3
 800178e:	d201      	bcs.n	8001794 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8001790:	2303      	movs	r3, #3
 8001792:	e001      	b.n	8001798 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8001794:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001798:	4618      	mov	r0, r3
 800179a:	3730      	adds	r7, #48	@ 0x30
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	781a      	ldrb	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	785a      	ldrb	r2, [r3, #1]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	789a      	ldrb	r2, [r3, #2]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	78da      	ldrb	r2, [r3, #3]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	791a      	ldrb	r2, [r3, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	795a      	ldrb	r2, [r3, #5]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	799a      	ldrb	r2, [r3, #6]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	79da      	ldrb	r2, [r3, #7]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	7a1a      	ldrb	r2, [r3, #8]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	721a      	strb	r2, [r3, #8]
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80017fe:	b480      	push	{r7}
 8001800:	b087      	sub	sp, #28
 8001802:	af00      	add	r7, sp, #0
 8001804:	60f8      	str	r0, [r7, #12]
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	781a      	ldrb	r2, [r3, #0]
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	785a      	ldrb	r2, [r3, #1]
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	789a      	ldrb	r2, [r3, #2]
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	78da      	ldrb	r2, [r3, #3]
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	3304      	adds	r3, #4
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	461a      	mov	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3305      	adds	r3, #5
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	021b      	lsls	r3, r3, #8
 800183e:	b29b      	uxth	r3, r3
 8001840:	4313      	orrs	r3, r2
 8001842:	b29a      	uxth	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	799a      	ldrb	r2, [r3, #6]
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	889b      	ldrh	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d009      	beq.n	800186c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800185c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001860:	d804      	bhi.n	800186c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8001866:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800186a:	d901      	bls.n	8001870 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800186c:	2303      	movs	r3, #3
 800186e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8001876:	2b00      	cmp	r3, #0
 8001878:	d136      	bne.n	80018e8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	78db      	ldrb	r3, [r3, #3]
 800187e:	f003 0303 	and.w	r3, r3, #3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d108      	bne.n	8001898 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	889b      	ldrh	r3, [r3, #4]
 800188a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800188e:	f240 8097 	bls.w	80019c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8001892:	2303      	movs	r3, #3
 8001894:	75fb      	strb	r3, [r7, #23]
 8001896:	e093      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	78db      	ldrb	r3, [r3, #3]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d107      	bne.n	80018b4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	889b      	ldrh	r3, [r3, #4]
 80018a8:	2b40      	cmp	r3, #64	@ 0x40
 80018aa:	f240 8089 	bls.w	80019c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80018ae:	2303      	movs	r3, #3
 80018b0:	75fb      	strb	r3, [r7, #23]
 80018b2:	e085      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	78db      	ldrb	r3, [r3, #3]
 80018b8:	f003 0303 	and.w	r3, r3, #3
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d005      	beq.n	80018cc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	78db      	ldrb	r3, [r3, #3]
 80018c4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	d10a      	bne.n	80018e2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	799b      	ldrb	r3, [r3, #6]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d003      	beq.n	80018dc <USBH_ParseEPDesc+0xde>
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	799b      	ldrb	r3, [r3, #6]
 80018d8:	2b10      	cmp	r3, #16
 80018da:	d970      	bls.n	80019be <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80018dc:	2303      	movs	r3, #3
 80018de:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80018e0:	e06d      	b.n	80019be <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80018e2:	2303      	movs	r3, #3
 80018e4:	75fb      	strb	r3, [r7, #23]
 80018e6:	e06b      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d13c      	bne.n	800196c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	78db      	ldrb	r3, [r3, #3]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d005      	beq.n	800190a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	78db      	ldrb	r3, [r3, #3]
 8001902:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8001906:	2b00      	cmp	r3, #0
 8001908:	d106      	bne.n	8001918 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	889b      	ldrh	r3, [r3, #4]
 800190e:	2b40      	cmp	r3, #64	@ 0x40
 8001910:	d956      	bls.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8001912:	2303      	movs	r3, #3
 8001914:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8001916:	e053      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	78db      	ldrb	r3, [r3, #3]
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	2b01      	cmp	r3, #1
 8001922:	d10e      	bne.n	8001942 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	799b      	ldrb	r3, [r3, #6]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d007      	beq.n	800193c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8001930:	2b10      	cmp	r3, #16
 8001932:	d803      	bhi.n	800193c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8001938:	2b40      	cmp	r3, #64	@ 0x40
 800193a:	d941      	bls.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800193c:	2303      	movs	r3, #3
 800193e:	75fb      	strb	r3, [r7, #23]
 8001940:	e03e      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	78db      	ldrb	r3, [r3, #3]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b03      	cmp	r3, #3
 800194c:	d10b      	bne.n	8001966 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	799b      	ldrb	r3, [r3, #6]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d004      	beq.n	8001960 <USBH_ParseEPDesc+0x162>
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	889b      	ldrh	r3, [r3, #4]
 800195a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800195e:	d32f      	bcc.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8001960:	2303      	movs	r3, #3
 8001962:	75fb      	strb	r3, [r7, #23]
 8001964:	e02c      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8001966:	2303      	movs	r3, #3
 8001968:	75fb      	strb	r3, [r7, #23]
 800196a:	e029      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8001972:	2b02      	cmp	r3, #2
 8001974:	d120      	bne.n	80019b8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	78db      	ldrb	r3, [r3, #3]
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d106      	bne.n	8001990 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	889b      	ldrh	r3, [r3, #4]
 8001986:	2b08      	cmp	r3, #8
 8001988:	d01a      	beq.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800198a:	2303      	movs	r3, #3
 800198c:	75fb      	strb	r3, [r7, #23]
 800198e:	e017      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	78db      	ldrb	r3, [r3, #3]
 8001994:	f003 0303 	and.w	r3, r3, #3
 8001998:	2b03      	cmp	r3, #3
 800199a:	d10a      	bne.n	80019b2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	799b      	ldrb	r3, [r3, #6]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d003      	beq.n	80019ac <USBH_ParseEPDesc+0x1ae>
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	889b      	ldrh	r3, [r3, #4]
 80019a8:	2b08      	cmp	r3, #8
 80019aa:	d909      	bls.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80019ac:	2303      	movs	r3, #3
 80019ae:	75fb      	strb	r3, [r7, #23]
 80019b0:	e006      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80019b2:	2303      	movs	r3, #3
 80019b4:	75fb      	strb	r3, [r7, #23]
 80019b6:	e003      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80019b8:	2303      	movs	r3, #3
 80019ba:	75fb      	strb	r3, [r7, #23]
 80019bc:	e000      	b.n	80019c0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80019be:	bf00      	nop
  }

  return status;
 80019c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	371c      	adds	r7, #28
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b087      	sub	sp, #28
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	4613      	mov	r3, r2
 80019da:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	3301      	adds	r3, #1
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b03      	cmp	r3, #3
 80019e4:	d120      	bne.n	8001a28 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	1e9a      	subs	r2, r3, #2
 80019ec:	88fb      	ldrh	r3, [r7, #6]
 80019ee:	4293      	cmp	r3, r2
 80019f0:	bf28      	it	cs
 80019f2:	4613      	movcs	r3, r2
 80019f4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	3302      	adds	r3, #2
 80019fa:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80019fc:	2300      	movs	r3, #0
 80019fe:	82fb      	strh	r3, [r7, #22]
 8001a00:	e00b      	b.n	8001a1a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8001a02:	8afb      	ldrh	r3, [r7, #22]
 8001a04:	68fa      	ldr	r2, [r7, #12]
 8001a06:	4413      	add	r3, r2
 8001a08:	781a      	ldrb	r2, [r3, #0]
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	701a      	strb	r2, [r3, #0]
      pdest++;
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	3301      	adds	r3, #1
 8001a12:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8001a14:	8afb      	ldrh	r3, [r7, #22]
 8001a16:	3302      	adds	r3, #2
 8001a18:	82fb      	strh	r3, [r7, #22]
 8001a1a:	8afa      	ldrh	r2, [r7, #22]
 8001a1c:	8abb      	ldrh	r3, [r7, #20]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d3ef      	bcc.n	8001a02 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
  }
}
 8001a28:	bf00      	nop
 8001a2a:	371c      	adds	r7, #28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	881b      	ldrh	r3, [r3, #0]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	7812      	ldrb	r2, [r2, #0]
 8001a46:	4413      	add	r3, r2
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4413      	add	r3, r2
 8001a58:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	4613      	mov	r3, r2
 8001a74:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8001a76:	2301      	movs	r3, #1
 8001a78:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	789b      	ldrb	r3, [r3, #2]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d002      	beq.n	8001a88 <USBH_CtlReq+0x20>
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d00f      	beq.n	8001aa6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8001a86:	e027      	b.n	8001ad8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	88fa      	ldrh	r2, [r7, #6]
 8001a92:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2201      	movs	r2, #1
 8001a98:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	75fb      	strb	r3, [r7, #23]
      break;
 8001aa4:	e018      	b.n	8001ad8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f000 f81c 	bl	8001ae4 <USBH_HandleControl>
 8001aac:	4603      	mov	r3, r0
 8001aae:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8001ab0:	7dfb      	ldrb	r3, [r7, #23]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d002      	beq.n	8001abc <USBH_CtlReq+0x54>
 8001ab6:	7dfb      	ldrb	r3, [r7, #23]
 8001ab8:	2b03      	cmp	r3, #3
 8001aba:	d106      	bne.n	8001aca <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	761a      	strb	r2, [r3, #24]
      break;
 8001ac8:	e005      	b.n	8001ad6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8001aca:	7dfb      	ldrb	r3, [r7, #23]
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d102      	bne.n	8001ad6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	709a      	strb	r2, [r3, #2]
      break;
 8001ad6:	bf00      	nop
  }
  return status;
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af02      	add	r7, sp, #8
 8001aea:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8001aec:	2301      	movs	r3, #1
 8001aee:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8001af0:	2300      	movs	r3, #0
 8001af2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	7e1b      	ldrb	r3, [r3, #24]
 8001af8:	3b01      	subs	r3, #1
 8001afa:	2b0a      	cmp	r3, #10
 8001afc:	f200 8157 	bhi.w	8001dae <USBH_HandleControl+0x2ca>
 8001b00:	a201      	add	r2, pc, #4	@ (adr r2, 8001b08 <USBH_HandleControl+0x24>)
 8001b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b06:	bf00      	nop
 8001b08:	08001b35 	.word	0x08001b35
 8001b0c:	08001b4f 	.word	0x08001b4f
 8001b10:	08001bb9 	.word	0x08001bb9
 8001b14:	08001bdf 	.word	0x08001bdf
 8001b18:	08001c19 	.word	0x08001c19
 8001b1c:	08001c43 	.word	0x08001c43
 8001b20:	08001c95 	.word	0x08001c95
 8001b24:	08001cb7 	.word	0x08001cb7
 8001b28:	08001cf3 	.word	0x08001cf3
 8001b2c:	08001d19 	.word	0x08001d19
 8001b30:	08001d57 	.word	0x08001d57
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f103 0110 	add.w	r1, r3, #16
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	795b      	ldrb	r3, [r3, #5]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f945 	bl	8001dd0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2202      	movs	r2, #2
 8001b4a:	761a      	strb	r2, [r3, #24]
      break;
 8001b4c:	e13a      	b.n	8001dc4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	795b      	ldrb	r3, [r3, #5]
 8001b52:	4619      	mov	r1, r3
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f000 fd9d 	bl	8002694 <USBH_LL_GetURBState>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8001b5e:	7bbb      	ldrb	r3, [r7, #14]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d11e      	bne.n	8001ba2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	7c1b      	ldrb	r3, [r3, #16]
 8001b68:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001b6c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	8adb      	ldrh	r3, [r3, #22]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d00a      	beq.n	8001b8c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8001b76:	7b7b      	ldrb	r3, [r7, #13]
 8001b78:	2b80      	cmp	r3, #128	@ 0x80
 8001b7a:	d103      	bne.n	8001b84 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2203      	movs	r2, #3
 8001b80:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8001b82:	e116      	b.n	8001db2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2205      	movs	r2, #5
 8001b88:	761a      	strb	r2, [r3, #24]
      break;
 8001b8a:	e112      	b.n	8001db2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8001b8c:	7b7b      	ldrb	r3, [r7, #13]
 8001b8e:	2b80      	cmp	r3, #128	@ 0x80
 8001b90:	d103      	bne.n	8001b9a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2209      	movs	r2, #9
 8001b96:	761a      	strb	r2, [r3, #24]
      break;
 8001b98:	e10b      	b.n	8001db2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2207      	movs	r2, #7
 8001b9e:	761a      	strb	r2, [r3, #24]
      break;
 8001ba0:	e107      	b.n	8001db2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8001ba2:	7bbb      	ldrb	r3, [r7, #14]
 8001ba4:	2b04      	cmp	r3, #4
 8001ba6:	d003      	beq.n	8001bb0 <USBH_HandleControl+0xcc>
 8001ba8:	7bbb      	ldrb	r3, [r7, #14]
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	f040 8101 	bne.w	8001db2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	220b      	movs	r2, #11
 8001bb4:	761a      	strb	r2, [r3, #24]
      break;
 8001bb6:	e0fc      	b.n	8001db2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6899      	ldr	r1, [r3, #8]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	899a      	ldrh	r2, [r3, #12]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	791b      	ldrb	r3, [r3, #4]
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f93c 	bl	8001e4e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2204      	movs	r2, #4
 8001bda:	761a      	strb	r2, [r3, #24]
      break;
 8001bdc:	e0f2      	b.n	8001dc4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	791b      	ldrb	r3, [r3, #4]
 8001be2:	4619      	mov	r1, r3
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 fd55 	bl	8002694 <USBH_LL_GetURBState>
 8001bea:	4603      	mov	r3, r0
 8001bec:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8001bee:	7bbb      	ldrb	r3, [r7, #14]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d103      	bne.n	8001bfc <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2209      	movs	r2, #9
 8001bf8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8001bfa:	e0dc      	b.n	8001db6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8001bfc:	7bbb      	ldrb	r3, [r7, #14]
 8001bfe:	2b05      	cmp	r3, #5
 8001c00:	d102      	bne.n	8001c08 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8001c02:	2303      	movs	r3, #3
 8001c04:	73fb      	strb	r3, [r7, #15]
      break;
 8001c06:	e0d6      	b.n	8001db6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8001c08:	7bbb      	ldrb	r3, [r7, #14]
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	f040 80d3 	bne.w	8001db6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	220b      	movs	r2, #11
 8001c14:	761a      	strb	r2, [r3, #24]
      break;
 8001c16:	e0ce      	b.n	8001db6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6899      	ldr	r1, [r3, #8]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	899a      	ldrh	r2, [r3, #12]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	795b      	ldrb	r3, [r3, #5]
 8001c24:	2001      	movs	r0, #1
 8001c26:	9000      	str	r0, [sp, #0]
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f8eb 	bl	8001e04 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2206      	movs	r2, #6
 8001c3e:	761a      	strb	r2, [r3, #24]
      break;
 8001c40:	e0c0      	b.n	8001dc4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	795b      	ldrb	r3, [r3, #5]
 8001c46:	4619      	mov	r1, r3
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 fd23 	bl	8002694 <USBH_LL_GetURBState>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8001c52:	7bbb      	ldrb	r3, [r7, #14]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d103      	bne.n	8001c60 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2207      	movs	r2, #7
 8001c5c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8001c5e:	e0ac      	b.n	8001dba <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8001c60:	7bbb      	ldrb	r3, [r7, #14]
 8001c62:	2b05      	cmp	r3, #5
 8001c64:	d105      	bne.n	8001c72 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	220c      	movs	r2, #12
 8001c6a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8001c70:	e0a3      	b.n	8001dba <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8001c72:	7bbb      	ldrb	r3, [r7, #14]
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d103      	bne.n	8001c80 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2205      	movs	r2, #5
 8001c7c:	761a      	strb	r2, [r3, #24]
      break;
 8001c7e:	e09c      	b.n	8001dba <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8001c80:	7bbb      	ldrb	r3, [r7, #14]
 8001c82:	2b04      	cmp	r3, #4
 8001c84:	f040 8099 	bne.w	8001dba <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	220b      	movs	r2, #11
 8001c8c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	73fb      	strb	r3, [r7, #15]
      break;
 8001c92:	e092      	b.n	8001dba <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	791b      	ldrb	r3, [r3, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f8d6 	bl	8001e4e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2208      	movs	r2, #8
 8001cb2:	761a      	strb	r2, [r3, #24]

      break;
 8001cb4:	e086      	b.n	8001dc4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	791b      	ldrb	r3, [r3, #4]
 8001cba:	4619      	mov	r1, r3
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 fce9 	bl	8002694 <USBH_LL_GetURBState>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8001cc6:	7bbb      	ldrb	r3, [r7, #14]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d105      	bne.n	8001cd8 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	220d      	movs	r2, #13
 8001cd0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8001cd6:	e072      	b.n	8001dbe <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8001cd8:	7bbb      	ldrb	r3, [r7, #14]
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	d103      	bne.n	8001ce6 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	220b      	movs	r2, #11
 8001ce2:	761a      	strb	r2, [r3, #24]
      break;
 8001ce4:	e06b      	b.n	8001dbe <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8001ce6:	7bbb      	ldrb	r3, [r7, #14]
 8001ce8:	2b05      	cmp	r3, #5
 8001cea:	d168      	bne.n	8001dbe <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8001cec:	2303      	movs	r3, #3
 8001cee:	73fb      	strb	r3, [r7, #15]
      break;
 8001cf0:	e065      	b.n	8001dbe <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	795b      	ldrb	r3, [r3, #5]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	9200      	str	r2, [sp, #0]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f880 	bl	8001e04 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	220a      	movs	r2, #10
 8001d14:	761a      	strb	r2, [r3, #24]
      break;
 8001d16:	e055      	b.n	8001dc4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	795b      	ldrb	r3, [r3, #5]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 fcb8 	bl	8002694 <USBH_LL_GetURBState>
 8001d24:	4603      	mov	r3, r0
 8001d26:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8001d28:	7bbb      	ldrb	r3, [r7, #14]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d105      	bne.n	8001d3a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	220d      	movs	r2, #13
 8001d36:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8001d38:	e043      	b.n	8001dc2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8001d3a:	7bbb      	ldrb	r3, [r7, #14]
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d103      	bne.n	8001d48 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2209      	movs	r2, #9
 8001d44:	761a      	strb	r2, [r3, #24]
      break;
 8001d46:	e03c      	b.n	8001dc2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8001d48:	7bbb      	ldrb	r3, [r7, #14]
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	d139      	bne.n	8001dc2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	220b      	movs	r2, #11
 8001d52:	761a      	strb	r2, [r3, #24]
      break;
 8001d54:	e035      	b.n	8001dc2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7e5b      	ldrb	r3, [r3, #25]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	765a      	strb	r2, [r3, #25]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	7e5b      	ldrb	r3, [r3, #25]
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d806      	bhi.n	8001d78 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8001d76:	e025      	b.n	8001dc4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8001d7e:	2106      	movs	r1, #6
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	795b      	ldrb	r3, [r3, #5]
 8001d8e:	4619      	mov	r1, r3
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f90e 	bl	8001fb2 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	791b      	ldrb	r3, [r3, #4]
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f000 f908 	bl	8001fb2 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8001da8:	2302      	movs	r3, #2
 8001daa:	73fb      	strb	r3, [r7, #15]
      break;
 8001dac:	e00a      	b.n	8001dc4 <USBH_HandleControl+0x2e0>

    default:
      break;
 8001dae:	bf00      	nop
 8001db0:	e008      	b.n	8001dc4 <USBH_HandleControl+0x2e0>
      break;
 8001db2:	bf00      	nop
 8001db4:	e006      	b.n	8001dc4 <USBH_HandleControl+0x2e0>
      break;
 8001db6:	bf00      	nop
 8001db8:	e004      	b.n	8001dc4 <USBH_HandleControl+0x2e0>
      break;
 8001dba:	bf00      	nop
 8001dbc:	e002      	b.n	8001dc4 <USBH_HandleControl+0x2e0>
      break;
 8001dbe:	bf00      	nop
 8001dc0:	e000      	b.n	8001dc4 <USBH_HandleControl+0x2e0>
      break;
 8001dc2:	bf00      	nop
  }

  return status;
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop

08001dd0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af04      	add	r7, sp, #16
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8001dde:	79f9      	ldrb	r1, [r7, #7]
 8001de0:	2300      	movs	r3, #0
 8001de2:	9303      	str	r3, [sp, #12]
 8001de4:	2308      	movs	r3, #8
 8001de6:	9302      	str	r3, [sp, #8]
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	2300      	movs	r3, #0
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	2300      	movs	r3, #0
 8001df2:	2200      	movs	r2, #0
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f000 fc1c 	bl	8002632 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b088      	sub	sp, #32
 8001e08:	af04      	add	r7, sp, #16
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	4611      	mov	r1, r2
 8001e10:	461a      	mov	r2, r3
 8001e12:	460b      	mov	r3, r1
 8001e14:	80fb      	strh	r3, [r7, #6]
 8001e16:	4613      	mov	r3, r2
 8001e18:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8001e28:	7979      	ldrb	r1, [r7, #5]
 8001e2a:	7e3b      	ldrb	r3, [r7, #24]
 8001e2c:	9303      	str	r3, [sp, #12]
 8001e2e:	88fb      	ldrh	r3, [r7, #6]
 8001e30:	9302      	str	r3, [sp, #8]
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	2301      	movs	r3, #1
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	68f8      	ldr	r0, [r7, #12]
 8001e40:	f000 fbf7 	bl	8002632 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b088      	sub	sp, #32
 8001e52:	af04      	add	r7, sp, #16
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	4611      	mov	r1, r2
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	80fb      	strh	r3, [r7, #6]
 8001e60:	4613      	mov	r3, r2
 8001e62:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8001e64:	7979      	ldrb	r1, [r7, #5]
 8001e66:	2300      	movs	r3, #0
 8001e68:	9303      	str	r3, [sp, #12]
 8001e6a:	88fb      	ldrh	r3, [r7, #6]
 8001e6c:	9302      	str	r3, [sp, #8]
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	9301      	str	r3, [sp, #4]
 8001e72:	2301      	movs	r3, #1
 8001e74:	9300      	str	r3, [sp, #0]
 8001e76:	2300      	movs	r3, #0
 8001e78:	2201      	movs	r2, #1
 8001e7a:	68f8      	ldr	r0, [r7, #12]
 8001e7c:	f000 fbd9 	bl	8002632 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8001e80:	2300      	movs	r3, #0

}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b088      	sub	sp, #32
 8001e8e:	af04      	add	r7, sp, #16
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	60b9      	str	r1, [r7, #8]
 8001e94:	4611      	mov	r1, r2
 8001e96:	461a      	mov	r2, r3
 8001e98:	460b      	mov	r3, r1
 8001e9a:	80fb      	strh	r3, [r7, #6]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8001eae:	7979      	ldrb	r1, [r7, #5]
 8001eb0:	7e3b      	ldrb	r3, [r7, #24]
 8001eb2:	9303      	str	r3, [sp, #12]
 8001eb4:	88fb      	ldrh	r3, [r7, #6]
 8001eb6:	9302      	str	r3, [sp, #8]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	9301      	str	r3, [sp, #4]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f000 fbb4 	bl	8002632 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af04      	add	r7, sp, #16
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	4611      	mov	r1, r2
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	80fb      	strh	r3, [r7, #6]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8001eea:	7979      	ldrb	r1, [r7, #5]
 8001eec:	2300      	movs	r3, #0
 8001eee:	9303      	str	r3, [sp, #12]
 8001ef0:	88fb      	ldrh	r3, [r7, #6]
 8001ef2:	9302      	str	r3, [sp, #8]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	9301      	str	r3, [sp, #4]
 8001ef8:	2301      	movs	r3, #1
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	2302      	movs	r3, #2
 8001efe:	2201      	movs	r2, #1
 8001f00:	68f8      	ldr	r0, [r7, #12]
 8001f02:	f000 fb96 	bl	8002632 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af04      	add	r7, sp, #16
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	4608      	mov	r0, r1
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4603      	mov	r3, r0
 8001f20:	70fb      	strb	r3, [r7, #3]
 8001f22:	460b      	mov	r3, r1
 8001f24:	70bb      	strb	r3, [r7, #2]
 8001f26:	4613      	mov	r3, r2
 8001f28:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8001f2a:	7878      	ldrb	r0, [r7, #1]
 8001f2c:	78ba      	ldrb	r2, [r7, #2]
 8001f2e:	78f9      	ldrb	r1, [r7, #3]
 8001f30:	8b3b      	ldrh	r3, [r7, #24]
 8001f32:	9302      	str	r3, [sp, #8]
 8001f34:	7d3b      	ldrb	r3, [r7, #20]
 8001f36:	9301      	str	r3, [sp, #4]
 8001f38:	7c3b      	ldrb	r3, [r7, #16]
 8001f3a:	9300      	str	r3, [sp, #0]
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 fb29 	bl	8002596 <USBH_LL_OpenPipe>

  return USBH_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b082      	sub	sp, #8
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	460b      	mov	r3, r1
 8001f58:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8001f5a:	78fb      	ldrb	r3, [r7, #3]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 fb48 	bl	80025f4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b084      	sub	sp, #16
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
 8001f76:	460b      	mov	r3, r1
 8001f78:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f839 	bl	8001ff2 <USBH_GetFreePipe>
 8001f80:	4603      	mov	r3, r0
 8001f82:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8001f84:	89fb      	ldrh	r3, [r7, #14]
 8001f86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d00b      	beq.n	8001fa6 <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8001f8e:	78fa      	ldrb	r2, [r7, #3]
 8001f90:	89fb      	ldrh	r3, [r7, #14]
 8001f92:	f003 030f 	and.w	r3, r3, #15
 8001f96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8001fa6:	89fb      	ldrh	r3, [r7, #14]
 8001fa8:	b2db      	uxtb	r3, r3
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8001fbe:	78fb      	ldrb	r3, [r7, #3]
 8001fc0:	2b0f      	cmp	r3, #15
 8001fc2:	d80f      	bhi.n	8001fe4 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	4413      	add	r3, r2
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	78fb      	ldrb	r3, [r7, #3]
 8001fd4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8001fd8:	6879      	ldr	r1, [r7, #4]
 8001fda:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b085      	sub	sp, #20
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8001ffe:	2300      	movs	r3, #0
 8002000:	73fb      	strb	r3, [r7, #15]
 8002002:	e010      	b.n	8002026 <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8002004:	7bfb      	ldrb	r3, [r7, #15]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d102      	bne.n	8002020 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 800201a:	7bfb      	ldrb	r3, [r7, #15]
 800201c:	b29b      	uxth	r3, r3
 800201e:	e007      	b.n	8002030 <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	3301      	adds	r3, #1
 8002024:	73fb      	strb	r3, [r7, #15]
 8002026:	7bfb      	ldrb	r3, [r7, #15]
 8002028:	2b0f      	cmp	r3, #15
 800202a:	d9eb      	bls.n	8002004 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800202c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8002030:	4618      	mov	r0, r3
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <uart_log>:
USBH_HandleTypeDef hUsbHostHS;
ApplicationTypeDef Appli_state = APPLICATION_IDLE;

/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f7fe f955 	bl	80002f4 <strlen>
 800204a:	4603      	mov	r3, r0
 800204c:	b29a      	uxth	r2, r3
 800204e:	230a      	movs	r3, #10
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	4803      	ldr	r0, [pc, #12]	@ (8002060 <uart_log+0x24>)
 8002054:	f00c fb3d 	bl	800e6d2 <HAL_UART_Transmit>
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	24014e40 	.word	0x24014e40

08002064 <uart_log_status>:

static void uart_log_status(const char *label, USBH_StatusTypeDef status)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b09c      	sub	sp, #112	@ 0x70
 8002068:	af02      	add	r7, sp, #8
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	70fb      	strb	r3, [r7, #3]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s status=%d\r\n", label, (int)status);
 8002070:	78fb      	ldrb	r3, [r7, #3]
 8002072:	f107 0008 	add.w	r0, r7, #8
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a06      	ldr	r2, [pc, #24]	@ (8002094 <uart_log_status+0x30>)
 800207c:	2160      	movs	r1, #96	@ 0x60
 800207e:	f01a ff4f 	bl	801cf20 <sniprintf>
  uart_log(buffer);
 8002082:	f107 0308 	add.w	r3, r7, #8
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff ffd8 	bl	800203c <uart_log>
}
 800208c:	bf00      	nop
 800208e:	3768      	adds	r7, #104	@ 0x68
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	0801d918 	.word	0x0801d918

08002098 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  uart_log("USBH: MX_USB_HOST_Init begin\r\n");
 800209e:	4821      	ldr	r0, [pc, #132]	@ (8002124 <MX_USB_HOST_Init+0x8c>)
 80020a0:	f7ff ffcc 	bl	800203c <uart_log>
  /* USER CODE END USB_HOST_Init_PreTreatment */

  USBH_StatusTypeDef status;

  uart_log("USBH: USBH_Init begin\r\n");
 80020a4:	4820      	ldr	r0, [pc, #128]	@ (8002128 <MX_USB_HOST_Init+0x90>)
 80020a6:	f7ff ffc9 	bl	800203c <uart_log>
  status = USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS);
 80020aa:	2200      	movs	r2, #0
 80020ac:	491f      	ldr	r1, [pc, #124]	@ (800212c <MX_USB_HOST_Init+0x94>)
 80020ae:	4820      	ldr	r0, [pc, #128]	@ (8002130 <MX_USB_HOST_Init+0x98>)
 80020b0:	f7fe fb14 	bl	80006dc <USBH_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Init end", status);
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	4619      	mov	r1, r3
 80020bc:	481d      	ldr	r0, [pc, #116]	@ (8002134 <MX_USB_HOST_Init+0x9c>)
 80020be:	f7ff ffd1 	bl	8002064 <uart_log_status>
  if (status != USBH_OK)
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_USB_HOST_Init+0x34>
  {
    Error_Handler();
 80020c8:	f011 f90c 	bl	80132e4 <Error_Handler>
  }

  uart_log("USBH: RegisterClass MIDI begin\r\n");
 80020cc:	481a      	ldr	r0, [pc, #104]	@ (8002138 <MX_USB_HOST_Init+0xa0>)
 80020ce:	f7ff ffb5 	bl	800203c <uart_log>
  status = USBH_RegisterClass(&hUsbHostHS, &USBH_MIDI_Class);
 80020d2:	491a      	ldr	r1, [pc, #104]	@ (800213c <MX_USB_HOST_Init+0xa4>)
 80020d4:	4816      	ldr	r0, [pc, #88]	@ (8002130 <MX_USB_HOST_Init+0x98>)
 80020d6:	f7fe fbae 	bl	8000836 <USBH_RegisterClass>
 80020da:	4603      	mov	r3, r0
 80020dc:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: RegisterClass MIDI end", status);
 80020de:	79fb      	ldrb	r3, [r7, #7]
 80020e0:	4619      	mov	r1, r3
 80020e2:	4817      	ldr	r0, [pc, #92]	@ (8002140 <MX_USB_HOST_Init+0xa8>)
 80020e4:	f7ff ffbe 	bl	8002064 <uart_log_status>
  if (status != USBH_OK)
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_USB_HOST_Init+0x5a>
  {
    Error_Handler();
 80020ee:	f011 f8f9 	bl	80132e4 <Error_Handler>
  }

  uart_log("USBH: USBH_Start begin\r\n");
 80020f2:	4814      	ldr	r0, [pc, #80]	@ (8002144 <MX_USB_HOST_Init+0xac>)
 80020f4:	f7ff ffa2 	bl	800203c <uart_log>
  status = USBH_Start(&hUsbHostHS);
 80020f8:	480d      	ldr	r0, [pc, #52]	@ (8002130 <MX_USB_HOST_Init+0x98>)
 80020fa:	f7fe fbe4 	bl	80008c6 <USBH_Start>
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Start end", status);
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	4619      	mov	r1, r3
 8002106:	4810      	ldr	r0, [pc, #64]	@ (8002148 <MX_USB_HOST_Init+0xb0>)
 8002108:	f7ff ffac 	bl	8002064 <uart_log_status>
  if (status != USBH_OK)
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_USB_HOST_Init+0x7e>
  {
    Error_Handler();
 8002112:	f011 f8e7 	bl	80132e4 <Error_Handler>
  }

  uart_log("USBH: MX_USB_HOST_Init end\r\n");
 8002116:	480d      	ldr	r0, [pc, #52]	@ (800214c <MX_USB_HOST_Init+0xb4>)
 8002118:	f7ff ff90 	bl	800203c <uart_log>
}
 800211c:	bf00      	nop
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	0801d928 	.word	0x0801d928
 8002128:	0801d948 	.word	0x0801d948
 800212c:	080021c1 	.word	0x080021c1
 8002130:	240000dc 	.word	0x240000dc
 8002134:	0801d960 	.word	0x0801d960
 8002138:	0801d974 	.word	0x0801d974
 800213c:	24000028 	.word	0x24000028
 8002140:	0801d998 	.word	0x0801d998
 8002144:	0801d9b8 	.word	0x0801d9b8
 8002148:	0801d9d4 	.word	0x0801d9d4
 800214c:	0801d9ec 	.word	0x0801d9ec

08002150 <usb_host_tasklet_poll_bounded>:
{
  USBH_Process(&hUsbHostHS);
}

void usb_host_tasklet_poll_bounded(uint32_t max_packets)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_usb_host_poll_count++;
 8002158:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <usb_host_tasklet_poll_bounded+0x64>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	3301      	adds	r3, #1
 800215e:	4a15      	ldr	r2, [pc, #84]	@ (80021b4 <usb_host_tasklet_poll_bounded+0x64>)
 8002160:	6013      	str	r3, [r2, #0]
#endif
  uint32_t n = 0U;
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
  for (; n < max_packets; n++)
 8002166:	e00a      	b.n	800217e <usb_host_tasklet_poll_bounded+0x2e>
  {
    USBH_Process(&hUsbHostHS);
 8002168:	4813      	ldr	r0, [pc, #76]	@ (80021b8 <usb_host_tasklet_poll_bounded+0x68>)
 800216a:	f7fe fbbd 	bl	80008e8 <USBH_Process>
    if (hUsbHostHS.gState == HOST_IDLE)
 800216e:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <usb_host_tasklet_poll_bounded+0x68>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	d007      	beq.n	8002188 <usb_host_tasklet_poll_bounded+0x38>
  for (; n < max_packets; n++)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	3301      	adds	r3, #1
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	429a      	cmp	r2, r3
 8002184:	d3f0      	bcc.n	8002168 <usb_host_tasklet_poll_bounded+0x18>
 8002186:	e000      	b.n	800218a <usb_host_tasklet_poll_bounded+0x3a>
    {
      break;
 8002188:	bf00      	nop
    }
  }

  if ((max_packets > 0U) && (n >= max_packets) && (hUsbHostHS.gState != HOST_IDLE))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00d      	beq.n	80021ac <usb_host_tasklet_poll_bounded+0x5c>
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	429a      	cmp	r2, r3
 8002196:	d309      	bcc.n	80021ac <usb_host_tasklet_poll_bounded+0x5c>
 8002198:	4b07      	ldr	r3, [pc, #28]	@ (80021b8 <usb_host_tasklet_poll_bounded+0x68>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d004      	beq.n	80021ac <usb_host_tasklet_poll_bounded+0x5c>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    usb_budget_hit_count++;
 80021a2:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <usb_host_tasklet_poll_bounded+0x6c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	3301      	adds	r3, #1
 80021a8:	4a04      	ldr	r2, [pc, #16]	@ (80021bc <usb_host_tasklet_poll_bounded+0x6c>)
 80021aa:	6013      	str	r3, [r2, #0]
#endif
  }
}
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	240089c4 	.word	0x240089c4
 80021b8:	240000dc 	.word	0x240000dc
 80021bc:	240089cc 	.word	0x240089cc

080021c0 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	70fb      	strb	r3, [r7, #3]
  (void)phost;

  switch(id)
 80021cc:	78fb      	ldrb	r3, [r7, #3]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	2b05      	cmp	r3, #5
 80021d2:	d833      	bhi.n	800223c <USBH_UserProcess+0x7c>
 80021d4:	a201      	add	r2, pc, #4	@ (adr r2, 80021dc <USBH_UserProcess+0x1c>)
 80021d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021da:	bf00      	nop
 80021dc:	080021f5 	.word	0x080021f5
 80021e0:	0800220b 	.word	0x0800220b
 80021e4:	08002219 	.word	0x08002219
 80021e8:	08002221 	.word	0x08002221
 80021ec:	080021fd 	.word	0x080021fd
 80021f0:	0800222f 	.word	0x0800222f
  {
  case HOST_USER_SELECT_CONFIGURATION:
    uart_log("USBH: USER_SELECT_CONFIGURATION\r\n");
 80021f4:	4815      	ldr	r0, [pc, #84]	@ (800224c <USBH_UserProcess+0x8c>)
 80021f6:	f7ff ff21 	bl	800203c <uart_log>
    break;
 80021fa:	e023      	b.n	8002244 <USBH_UserProcess+0x84>

  case HOST_USER_DISCONNECTION:
    uart_log("USBH: USER_DISCONNECTION\r\n");
 80021fc:	4814      	ldr	r0, [pc, #80]	@ (8002250 <USBH_UserProcess+0x90>)
 80021fe:	f7ff ff1d 	bl	800203c <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8002202:	4b14      	ldr	r3, [pc, #80]	@ (8002254 <USBH_UserProcess+0x94>)
 8002204:	2203      	movs	r2, #3
 8002206:	701a      	strb	r2, [r3, #0]
    break;
 8002208:	e01c      	b.n	8002244 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_ACTIVE:
    uart_log("USBH: USER_CLASS_ACTIVE\r\n");
 800220a:	4813      	ldr	r0, [pc, #76]	@ (8002258 <USBH_UserProcess+0x98>)
 800220c:	f7ff ff16 	bl	800203c <uart_log>
    Appli_state = APPLICATION_READY;
 8002210:	4b10      	ldr	r3, [pc, #64]	@ (8002254 <USBH_UserProcess+0x94>)
 8002212:	2202      	movs	r2, #2
 8002214:	701a      	strb	r2, [r3, #0]
    break;
 8002216:	e015      	b.n	8002244 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_SELECTED:
    uart_log("USBH: USER_CLASS_SELECTED\r\n");
 8002218:	4810      	ldr	r0, [pc, #64]	@ (800225c <USBH_UserProcess+0x9c>)
 800221a:	f7ff ff0f 	bl	800203c <uart_log>
    break;
 800221e:	e011      	b.n	8002244 <USBH_UserProcess+0x84>

  case HOST_USER_CONNECTION:
    uart_log("USBH: USER_CONNECTION\r\n");
 8002220:	480f      	ldr	r0, [pc, #60]	@ (8002260 <USBH_UserProcess+0xa0>)
 8002222:	f7ff ff0b 	bl	800203c <uart_log>
    Appli_state = APPLICATION_START;
 8002226:	4b0b      	ldr	r3, [pc, #44]	@ (8002254 <USBH_UserProcess+0x94>)
 8002228:	2201      	movs	r2, #1
 800222a:	701a      	strb	r2, [r3, #0]
    break;
 800222c:	e00a      	b.n	8002244 <USBH_UserProcess+0x84>

  case HOST_USER_UNRECOVERED_ERROR:
    uart_log("USBH: USER_UNRECOVERED_ERROR\r\n");
 800222e:	480d      	ldr	r0, [pc, #52]	@ (8002264 <USBH_UserProcess+0xa4>)
 8002230:	f7ff ff04 	bl	800203c <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8002234:	4b07      	ldr	r3, [pc, #28]	@ (8002254 <USBH_UserProcess+0x94>)
 8002236:	2203      	movs	r2, #3
 8002238:	701a      	strb	r2, [r3, #0]
    break;
 800223a:	e003      	b.n	8002244 <USBH_UserProcess+0x84>

  default:
    uart_log("USBH: USER_EVENT_UNKNOWN\r\n");
 800223c:	480a      	ldr	r0, [pc, #40]	@ (8002268 <USBH_UserProcess+0xa8>)
 800223e:	f7ff fefd 	bl	800203c <uart_log>
    break;
 8002242:	bf00      	nop
  }
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	0801da0c 	.word	0x0801da0c
 8002250:	0801da30 	.word	0x0801da30
 8002254:	2400058c 	.word	0x2400058c
 8002258:	0801da4c 	.word	0x0801da4c
 800225c:	0801da68 	.word	0x0801da68
 8002260:	0801da84 	.word	0x0801da84
 8002264:	0801da9c 	.word	0x0801da9c
 8002268:	0801dabc 	.word	0x0801dabc

0800226c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b0ba      	sub	sp, #232	@ 0xe8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002274:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002284:	f107 0310 	add.w	r3, r7, #16
 8002288:	22c0      	movs	r2, #192	@ 0xc0
 800228a:	2100      	movs	r1, #0
 800228c:	4618      	mov	r0, r3
 800228e:	f01a feb9 	bl	801d004 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a2c      	ldr	r2, [pc, #176]	@ (8002348 <HAL_HCD_MspInit+0xdc>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d151      	bne.n	8002340 <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800229c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80022a0:	f04f 0300 	mov.w	r3, #0
 80022a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80022a8:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80022ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022b0:	f107 0310 	add.w	r3, r7, #16
 80022b4:	4618      	mov	r0, r3
 80022b6:	f007 f835 	bl	8009324 <HAL_RCCEx_PeriphCLKConfig>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 80022c0:	f011 f810 	bl	80132e4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80022c4:	f006 f838 	bl	8008338 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c8:	4b20      	ldr	r3, [pc, #128]	@ (800234c <HAL_HCD_MspInit+0xe0>)
 80022ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ce:	4a1f      	ldr	r2, [pc, #124]	@ (800234c <HAL_HCD_MspInit+0xe0>)
 80022d0:	f043 0302 	orr.w	r3, r3, #2
 80022d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022d8:	4b1c      	ldr	r3, [pc, #112]	@ (800234c <HAL_HCD_MspInit+0xe0>)
 80022da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80022e6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80022ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ee:	2302      	movs	r3, #2
 80022f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fa:	2300      	movs	r3, #0
 80022fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 8002300:	230c      	movs	r3, #12
 8002302:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002306:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800230a:	4619      	mov	r1, r3
 800230c:	4810      	ldr	r0, [pc, #64]	@ (8002350 <HAL_HCD_MspInit+0xe4>)
 800230e:	f003 fa67 	bl	80057e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8002312:	4b0e      	ldr	r3, [pc, #56]	@ (800234c <HAL_HCD_MspInit+0xe0>)
 8002314:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002318:	4a0c      	ldr	r2, [pc, #48]	@ (800234c <HAL_HCD_MspInit+0xe0>)
 800231a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800231e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002322:	4b0a      	ldr	r3, [pc, #40]	@ (800234c <HAL_HCD_MspInit+0xe0>)
 8002324:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800232c:	60bb      	str	r3, [r7, #8]
 800232e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8002330:	2200      	movs	r2, #0
 8002332:	2100      	movs	r1, #0
 8002334:	204d      	movs	r0, #77	@ 0x4d
 8002336:	f000 fbd6 	bl	8002ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800233a:	204d      	movs	r0, #77	@ 0x4d
 800233c:	f000 fbed 	bl	8002b1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8002340:	bf00      	nop
 8002342:	37e8      	adds	r7, #232	@ 0xe8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40040000 	.word	0x40040000
 800234c:	58024400 	.word	0x58024400
 8002350:	58020400 	.word	0x58020400

08002354 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8002362:	4618      	mov	r0, r3
 8002364:	f7fe fe9d 	bl	80010a2 <USBH_LL_IncTimer>
}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe fed9 	bl	8001136 <USBH_LL_Connect>
}
 8002384:	bf00      	nop
 8002386:	3708      	adds	r7, #8
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe fee2 	bl	8001164 <USBH_LL_Disconnect>
}
 80023a0:	bf00      	nop
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	460b      	mov	r3, r1
 80023b2:	70fb      	strb	r3, [r7, #3]
 80023b4:	4613      	mov	r3, r2
 80023b6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe fe8f 	bl	80010f6 <USBH_LL_PortEnabled>
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7fe fe8f 	bl	8001112 <USBH_LL_PortDisabled>
}
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 34a4 	ldrb.w	r3, [r3, #1188]	@ 0x4a4
 800240a:	2b00      	cmp	r3, #0
 800240c:	d12f      	bne.n	800246e <USBH_LL_Init+0x72>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800240e:	4a1a      	ldr	r2, [pc, #104]	@ (8002478 <USBH_LL_Init+0x7c>)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a17      	ldr	r2, [pc, #92]	@ (8002478 <USBH_LL_Init+0x7c>)
 800241a:	f8c3 24a8 	str.w	r2, [r3, #1192]	@ 0x4a8

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800241e:	4b16      	ldr	r3, [pc, #88]	@ (8002478 <USBH_LL_Init+0x7c>)
 8002420:	4a16      	ldr	r2, [pc, #88]	@ (800247c <USBH_LL_Init+0x80>)
 8002422:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 8002424:	4b14      	ldr	r3, [pc, #80]	@ (8002478 <USBH_LL_Init+0x7c>)
 8002426:	2210      	movs	r2, #16
 8002428:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800242a:	4b13      	ldr	r3, [pc, #76]	@ (8002478 <USBH_LL_Init+0x7c>)
 800242c:	2201      	movs	r2, #1
 800242e:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8002430:	4b11      	ldr	r3, [pc, #68]	@ (8002478 <USBH_LL_Init+0x7c>)
 8002432:	2200      	movs	r2, #0
 8002434:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8002436:	4b10      	ldr	r3, [pc, #64]	@ (8002478 <USBH_LL_Init+0x7c>)
 8002438:	2202      	movs	r2, #2
 800243a:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800243c:	4b0e      	ldr	r3, [pc, #56]	@ (8002478 <USBH_LL_Init+0x7c>)
 800243e:	2200      	movs	r2, #0
 8002440:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8002442:	4b0d      	ldr	r3, [pc, #52]	@ (8002478 <USBH_LL_Init+0x7c>)
 8002444:	2200      	movs	r2, #0
 8002446:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8002448:	4b0b      	ldr	r3, [pc, #44]	@ (8002478 <USBH_LL_Init+0x7c>)
 800244a:	2200      	movs	r2, #0
 800244c:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800244e:	480a      	ldr	r0, [pc, #40]	@ (8002478 <USBH_LL_Init+0x7c>)
 8002450:	f003 fba9 	bl	8005ba6 <HAL_HCD_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <USBH_LL_Init+0x62>
  {
    Error_Handler( );
 800245a:	f010 ff43 	bl	80132e4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800245e:	4806      	ldr	r0, [pc, #24]	@ (8002478 <USBH_LL_Init+0x7c>)
 8002460:	f004 f800 	bl	8006464 <HAL_HCD_GetCurrentFrame>
 8002464:	4603      	mov	r3, r0
 8002466:	4619      	mov	r1, r3
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7fe fe0b 	bl	8001084 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	24000590 	.word	0x24000590
 800247c:	40040000 	.word	0x40040000

08002480 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8002488:	2300      	movs	r3, #0
 800248a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8002496:	4618      	mov	r0, r3
 8002498:	f003 ff6c 	bl	8006374 <HAL_HCD_Start>
 800249c:	4603      	mov	r3, r0
 800249e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f000 f956 	bl	8002754 <USBH_Get_USB_Status>
 80024a8:	4603      	mov	r3, r0
 80024aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80024ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b084      	sub	sp, #16
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80024cc:	4618      	mov	r0, r3
 80024ce:	f003 ff74 	bl	80063ba <HAL_HCD_Stop>
 80024d2:	4603      	mov	r3, r0
 80024d4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
 80024d8:	4618      	mov	r0, r3
 80024da:	f000 f93b 	bl	8002754 <USBH_Get_USB_Status>
 80024de:	4603      	mov	r3, r0
 80024e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80024e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80024f4:	2301      	movs	r3, #1
 80024f6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80024fe:	4618      	mov	r0, r3
 8002500:	f003 ffbe 	bl	8006480 <HAL_HCD_GetCurrentSpeed>
 8002504:	4603      	mov	r3, r0
 8002506:	2b02      	cmp	r3, #2
 8002508:	d00c      	beq.n	8002524 <USBH_LL_GetSpeed+0x38>
 800250a:	2b02      	cmp	r3, #2
 800250c:	d80d      	bhi.n	800252a <USBH_LL_GetSpeed+0x3e>
 800250e:	2b00      	cmp	r3, #0
 8002510:	d002      	beq.n	8002518 <USBH_LL_GetSpeed+0x2c>
 8002512:	2b01      	cmp	r3, #1
 8002514:	d003      	beq.n	800251e <USBH_LL_GetSpeed+0x32>
 8002516:	e008      	b.n	800252a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]
    break;
 800251c:	e008      	b.n	8002530 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800251e:	2301      	movs	r3, #1
 8002520:	73fb      	strb	r3, [r7, #15]
    break;
 8002522:	e005      	b.n	8002530 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8002524:	2302      	movs	r3, #2
 8002526:	73fb      	strb	r3, [r7, #15]
    break;
 8002528:	e002      	b.n	8002530 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800252a:	2301      	movs	r3, #1
 800252c:	73fb      	strb	r3, [r7, #15]
    break;
 800252e:	bf00      	nop
  }
  return  speed;
 8002530:	7bfb      	ldrb	r3, [r7, #15]
}
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b084      	sub	sp, #16
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8002550:	4618      	mov	r0, r3
 8002552:	f003 ff4f 	bl	80063f4 <HAL_HCD_ResetPort>
 8002556:	4603      	mov	r3, r0
 8002558:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800255a:	7bfb      	ldrb	r3, [r7, #15]
 800255c:	4618      	mov	r0, r3
 800255e:	f000 f8f9 	bl	8002754 <USBH_Get_USB_Status>
 8002562:	4603      	mov	r3, r0
 8002564:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8002566:	7bbb      	ldrb	r3, [r7, #14]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8002582:	78fa      	ldrb	r2, [r7, #3]
 8002584:	4611      	mov	r1, r2
 8002586:	4618      	mov	r0, r3
 8002588:	f003 ff57 	bl	800643a <HAL_HCD_HC_GetXferCount>
 800258c:	4603      	mov	r3, r0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002596:	b590      	push	{r4, r7, lr}
 8002598:	b089      	sub	sp, #36	@ 0x24
 800259a:	af04      	add	r7, sp, #16
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	4608      	mov	r0, r1
 80025a0:	4611      	mov	r1, r2
 80025a2:	461a      	mov	r2, r3
 80025a4:	4603      	mov	r3, r0
 80025a6:	70fb      	strb	r3, [r7, #3]
 80025a8:	460b      	mov	r3, r1
 80025aa:	70bb      	strb	r3, [r7, #2]
 80025ac:	4613      	mov	r3, r2
 80025ae:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80025b4:	2300      	movs	r3, #0
 80025b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 80025be:	787c      	ldrb	r4, [r7, #1]
 80025c0:	78ba      	ldrb	r2, [r7, #2]
 80025c2:	78f9      	ldrb	r1, [r7, #3]
 80025c4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80025c6:	9302      	str	r3, [sp, #8]
 80025c8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80025cc:	9301      	str	r3, [sp, #4]
 80025ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	4623      	mov	r3, r4
 80025d6:	f003 fb43 	bl	8005c60 <HAL_HCD_HC_Init>
 80025da:	4603      	mov	r3, r0
 80025dc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f000 f8b7 	bl	8002754 <USBH_Get_USB_Status>
 80025e6:	4603      	mov	r3, r0
 80025e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80025ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd90      	pop	{r4, r7, pc}

080025f4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8002600:	2300      	movs	r3, #0
 8002602:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800260e:	78fa      	ldrb	r2, [r7, #3]
 8002610:	4611      	mov	r1, r2
 8002612:	4618      	mov	r0, r3
 8002614:	f003 fbdc 	bl	8005dd0 <HAL_HCD_HC_Halt>
 8002618:	4603      	mov	r3, r0
 800261a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800261c:	7bfb      	ldrb	r3, [r7, #15]
 800261e:	4618      	mov	r0, r3
 8002620:	f000 f898 	bl	8002754 <USBH_Get_USB_Status>
 8002624:	4603      	mov	r3, r0
 8002626:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8002628:	7bbb      	ldrb	r3, [r7, #14]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8002632:	b590      	push	{r4, r7, lr}
 8002634:	b089      	sub	sp, #36	@ 0x24
 8002636:	af04      	add	r7, sp, #16
 8002638:	6078      	str	r0, [r7, #4]
 800263a:	4608      	mov	r0, r1
 800263c:	4611      	mov	r1, r2
 800263e:	461a      	mov	r2, r3
 8002640:	4603      	mov	r3, r0
 8002642:	70fb      	strb	r3, [r7, #3]
 8002644:	460b      	mov	r3, r1
 8002646:	70bb      	strb	r3, [r7, #2]
 8002648:	4613      	mov	r3, r2
 800264a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 800265a:	787c      	ldrb	r4, [r7, #1]
 800265c:	78ba      	ldrb	r2, [r7, #2]
 800265e:	78f9      	ldrb	r1, [r7, #3]
 8002660:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002664:	9303      	str	r3, [sp, #12]
 8002666:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002668:	9302      	str	r3, [sp, #8]
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	9301      	str	r3, [sp, #4]
 800266e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	4623      	mov	r3, r4
 8002676:	f003 fbcf 	bl	8005e18 <HAL_HCD_HC_SubmitRequest>
 800267a:	4603      	mov	r3, r0
 800267c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	4618      	mov	r0, r3
 8002682:	f000 f867 	bl	8002754 <USBH_Get_USB_Status>
 8002686:	4603      	mov	r3, r0
 8002688:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800268a:	7bbb      	ldrb	r3, [r7, #14]
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	bd90      	pop	{r4, r7, pc}

08002694 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	460b      	mov	r3, r1
 800269e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80026a6:	78fa      	ldrb	r2, [r7, #3]
 80026a8:	4611      	mov	r1, r2
 80026aa:	4618      	mov	r0, r3
 80026ac:	f003 feb0 	bl	8006410 <HAL_HCD_HC_GetURBState>
 80026b0:	4603      	mov	r3, r0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b082      	sub	sp, #8
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
 80026c2:	460b      	mov	r3, r1
 80026c4:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_HS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_HS */
    }
  }
  HAL_Delay(200);
 80026c6:	20c8      	movs	r0, #200	@ 0xc8
 80026c8:	f000 f902 	bl	80028d0 <HAL_Delay>
  return USBH_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b085      	sub	sp, #20
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	460b      	mov	r3, r1
 80026e0:	70fb      	strb	r3, [r7, #3]
 80026e2:	4613      	mov	r3, r2
 80026e4:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80026ec:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80026ee:	78fa      	ldrb	r2, [r7, #3]
 80026f0:	68f9      	ldr	r1, [r7, #12]
 80026f2:	4613      	mov	r3, r2
 80026f4:	011b      	lsls	r3, r3, #4
 80026f6:	1a9b      	subs	r3, r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	440b      	add	r3, r1
 80026fc:	3317      	adds	r3, #23
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00a      	beq.n	800271a <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8002704:	78fa      	ldrb	r2, [r7, #3]
 8002706:	68f9      	ldr	r1, [r7, #12]
 8002708:	4613      	mov	r3, r2
 800270a:	011b      	lsls	r3, r3, #4
 800270c:	1a9b      	subs	r3, r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	333c      	adds	r3, #60	@ 0x3c
 8002714:	78ba      	ldrb	r2, [r7, #2]
 8002716:	701a      	strb	r2, [r3, #0]
 8002718:	e009      	b.n	800272e <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800271a:	78fa      	ldrb	r2, [r7, #3]
 800271c:	68f9      	ldr	r1, [r7, #12]
 800271e:	4613      	mov	r3, r2
 8002720:	011b      	lsls	r3, r3, #4
 8002722:	1a9b      	subs	r3, r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	440b      	add	r3, r1
 8002728:	333d      	adds	r3, #61	@ 0x3d
 800272a:	78ba      	ldrb	r2, [r7, #2]
 800272c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f000 f8c3 	bl	80028d0 <HAL_Delay>
}
 800274a:	bf00      	nop
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800275e:	2300      	movs	r3, #0
 8002760:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	2b03      	cmp	r3, #3
 8002766:	d817      	bhi.n	8002798 <USBH_Get_USB_Status+0x44>
 8002768:	a201      	add	r2, pc, #4	@ (adr r2, 8002770 <USBH_Get_USB_Status+0x1c>)
 800276a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276e:	bf00      	nop
 8002770:	08002781 	.word	0x08002781
 8002774:	08002787 	.word	0x08002787
 8002778:	0800278d 	.word	0x0800278d
 800277c:	08002793 	.word	0x08002793
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	73fb      	strb	r3, [r7, #15]
    break;
 8002784:	e00b      	b.n	800279e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8002786:	2302      	movs	r3, #2
 8002788:	73fb      	strb	r3, [r7, #15]
    break;
 800278a:	e008      	b.n	800279e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800278c:	2301      	movs	r3, #1
 800278e:	73fb      	strb	r3, [r7, #15]
    break;
 8002790:	e005      	b.n	800279e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8002792:	2302      	movs	r3, #2
 8002794:	73fb      	strb	r3, [r7, #15]
    break;
 8002796:	e002      	b.n	800279e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8002798:	2302      	movs	r3, #2
 800279a:	73fb      	strb	r3, [r7, #15]
    break;
 800279c:	bf00      	nop
  }
  return usb_status;
 800279e:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027b2:	2003      	movs	r0, #3
 80027b4:	f000 f98c 	bl	8002ad0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80027b8:	f006 fbde 	bl	8008f78 <HAL_RCC_GetSysClockFreq>
 80027bc:	4602      	mov	r2, r0
 80027be:	4b15      	ldr	r3, [pc, #84]	@ (8002814 <HAL_Init+0x68>)
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	0a1b      	lsrs	r3, r3, #8
 80027c4:	f003 030f 	and.w	r3, r3, #15
 80027c8:	4913      	ldr	r1, [pc, #76]	@ (8002818 <HAL_Init+0x6c>)
 80027ca:	5ccb      	ldrb	r3, [r1, r3]
 80027cc:	f003 031f 	and.w	r3, r3, #31
 80027d0:	fa22 f303 	lsr.w	r3, r2, r3
 80027d4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80027d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002814 <HAL_Init+0x68>)
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	f003 030f 	and.w	r3, r3, #15
 80027de:	4a0e      	ldr	r2, [pc, #56]	@ (8002818 <HAL_Init+0x6c>)
 80027e0:	5cd3      	ldrb	r3, [r2, r3]
 80027e2:	f003 031f 	and.w	r3, r3, #31
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	fa22 f303 	lsr.w	r3, r2, r3
 80027ec:	4a0b      	ldr	r2, [pc, #44]	@ (800281c <HAL_Init+0x70>)
 80027ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80027f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002820 <HAL_Init+0x74>)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027f6:	200f      	movs	r0, #15
 80027f8:	f000 f814 	bl	8002824 <HAL_InitTick>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e002      	b.n	800280c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002806:	f012 f875 	bl	80148f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	58024400 	.word	0x58024400
 8002818:	0801e310 	.word	0x0801e310
 800281c:	24000014 	.word	0x24000014
 8002820:	24000010 	.word	0x24000010

08002824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800282c:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <HAL_InitTick+0x60>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e021      	b.n	800287c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002838:	4b13      	ldr	r3, [pc, #76]	@ (8002888 <HAL_InitTick+0x64>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4b11      	ldr	r3, [pc, #68]	@ (8002884 <HAL_InitTick+0x60>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	4619      	mov	r1, r3
 8002842:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002846:	fbb3 f3f1 	udiv	r3, r3, r1
 800284a:	fbb2 f3f3 	udiv	r3, r2, r3
 800284e:	4618      	mov	r0, r3
 8002850:	f000 f971 	bl	8002b36 <HAL_SYSTICK_Config>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e00e      	b.n	800287c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2b0f      	cmp	r3, #15
 8002862:	d80a      	bhi.n	800287a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002864:	2200      	movs	r2, #0
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	f04f 30ff 	mov.w	r0, #4294967295
 800286c:	f000 f93b 	bl	8002ae6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002870:	4a06      	ldr	r2, [pc, #24]	@ (800288c <HAL_InitTick+0x68>)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	e000      	b.n	800287c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
}
 800287c:	4618      	mov	r0, r3
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	24000004 	.word	0x24000004
 8002888:	24000010 	.word	0x24000010
 800288c:	24000000 	.word	0x24000000

08002890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002894:	4b06      	ldr	r3, [pc, #24]	@ (80028b0 <HAL_IncTick+0x20>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	4b06      	ldr	r3, [pc, #24]	@ (80028b4 <HAL_IncTick+0x24>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4413      	add	r3, r2
 80028a0:	4a04      	ldr	r2, [pc, #16]	@ (80028b4 <HAL_IncTick+0x24>)
 80028a2:	6013      	str	r3, [r2, #0]
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	24000004 	.word	0x24000004
 80028b4:	24000970 	.word	0x24000970

080028b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  return uwTick;
 80028bc:	4b03      	ldr	r3, [pc, #12]	@ (80028cc <HAL_GetTick+0x14>)
 80028be:	681b      	ldr	r3, [r3, #0]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	24000970 	.word	0x24000970

080028d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d8:	f7ff ffee 	bl	80028b8 <HAL_GetTick>
 80028dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e8:	d005      	beq.n	80028f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <HAL_Delay+0x44>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	461a      	mov	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028f6:	bf00      	nop
 80028f8:	f7ff ffde 	bl	80028b8 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	429a      	cmp	r2, r3
 8002906:	d8f7      	bhi.n	80028f8 <HAL_Delay+0x28>
  {
  }
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	24000004 	.word	0x24000004

08002918 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800291c:	4b03      	ldr	r3, [pc, #12]	@ (800292c <HAL_GetREVID+0x14>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	0c1b      	lsrs	r3, r3, #16
}
 8002922:	4618      	mov	r0, r3
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	5c001000 	.word	0x5c001000

08002930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002940:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <__NVIC_SetPriorityGrouping+0x40>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800294c:	4013      	ands	r3, r2
 800294e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002958:	4b06      	ldr	r3, [pc, #24]	@ (8002974 <__NVIC_SetPriorityGrouping+0x44>)
 800295a:	4313      	orrs	r3, r2
 800295c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800295e:	4a04      	ldr	r2, [pc, #16]	@ (8002970 <__NVIC_SetPriorityGrouping+0x40>)
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	60d3      	str	r3, [r2, #12]
}
 8002964:	bf00      	nop
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	e000ed00 	.word	0xe000ed00
 8002974:	05fa0000 	.word	0x05fa0000

08002978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800297c:	4b04      	ldr	r3, [pc, #16]	@ (8002990 <__NVIC_GetPriorityGrouping+0x18>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	0a1b      	lsrs	r3, r3, #8
 8002982:	f003 0307 	and.w	r3, r3, #7
}
 8002986:	4618      	mov	r0, r3
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800299e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	db0b      	blt.n	80029be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029a6:	88fb      	ldrh	r3, [r7, #6]
 80029a8:	f003 021f 	and.w	r2, r3, #31
 80029ac:	4907      	ldr	r1, [pc, #28]	@ (80029cc <__NVIC_EnableIRQ+0x38>)
 80029ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029b2:	095b      	lsrs	r3, r3, #5
 80029b4:	2001      	movs	r0, #1
 80029b6:	fa00 f202 	lsl.w	r2, r0, r2
 80029ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	e000e100 	.word	0xe000e100

080029d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	6039      	str	r1, [r7, #0]
 80029da:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80029dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	db0a      	blt.n	80029fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	490c      	ldr	r1, [pc, #48]	@ (8002a1c <__NVIC_SetPriority+0x4c>)
 80029ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029ee:	0112      	lsls	r2, r2, #4
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	440b      	add	r3, r1
 80029f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029f8:	e00a      	b.n	8002a10 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	4908      	ldr	r1, [pc, #32]	@ (8002a20 <__NVIC_SetPriority+0x50>)
 8002a00:	88fb      	ldrh	r3, [r7, #6]
 8002a02:	f003 030f 	and.w	r3, r3, #15
 8002a06:	3b04      	subs	r3, #4
 8002a08:	0112      	lsls	r2, r2, #4
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	761a      	strb	r2, [r3, #24]
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	e000e100 	.word	0xe000e100
 8002a20:	e000ed00 	.word	0xe000ed00

08002a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b089      	sub	sp, #36	@ 0x24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f1c3 0307 	rsb	r3, r3, #7
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	bf28      	it	cs
 8002a42:	2304      	movcs	r3, #4
 8002a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	3304      	adds	r3, #4
 8002a4a:	2b06      	cmp	r3, #6
 8002a4c:	d902      	bls.n	8002a54 <NVIC_EncodePriority+0x30>
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	3b03      	subs	r3, #3
 8002a52:	e000      	b.n	8002a56 <NVIC_EncodePriority+0x32>
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a58:	f04f 32ff 	mov.w	r2, #4294967295
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43da      	mvns	r2, r3
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	401a      	ands	r2, r3
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	fa01 f303 	lsl.w	r3, r1, r3
 8002a76:	43d9      	mvns	r1, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a7c:	4313      	orrs	r3, r2
         );
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3724      	adds	r7, #36	@ 0x24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
	...

08002a8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a9c:	d301      	bcc.n	8002aa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e00f      	b.n	8002ac2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8002acc <SysTick_Config+0x40>)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aaa:	210f      	movs	r1, #15
 8002aac:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab0:	f7ff ff8e 	bl	80029d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ab4:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <SysTick_Config+0x40>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aba:	4b04      	ldr	r3, [pc, #16]	@ (8002acc <SysTick_Config+0x40>)
 8002abc:	2207      	movs	r2, #7
 8002abe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	e000e010 	.word	0xe000e010

08002ad0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f7ff ff29 	bl	8002930 <__NVIC_SetPriorityGrouping>
}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b086      	sub	sp, #24
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	4603      	mov	r3, r0
 8002aee:	60b9      	str	r1, [r7, #8]
 8002af0:	607a      	str	r2, [r7, #4]
 8002af2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002af4:	f7ff ff40 	bl	8002978 <__NVIC_GetPriorityGrouping>
 8002af8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	6978      	ldr	r0, [r7, #20]
 8002b00:	f7ff ff90 	bl	8002a24 <NVIC_EncodePriority>
 8002b04:	4602      	mov	r2, r0
 8002b06:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff ff5f 	bl	80029d0 <__NVIC_SetPriority>
}
 8002b12:	bf00      	nop
 8002b14:	3718      	adds	r7, #24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	4603      	mov	r3, r0
 8002b22:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff ff33 	bl	8002994 <__NVIC_EnableIRQ>
}
 8002b2e:	bf00      	nop
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b082      	sub	sp, #8
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff ffa4 	bl	8002a8c <SysTick_Config>
 8002b44:	4603      	mov	r3, r0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002b58:	f7ff feae 	bl	80028b8 <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e316      	b.n	8003196 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a66      	ldr	r2, [pc, #408]	@ (8002d08 <HAL_DMA_Init+0x1b8>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d04a      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a65      	ldr	r2, [pc, #404]	@ (8002d0c <HAL_DMA_Init+0x1bc>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d045      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a63      	ldr	r2, [pc, #396]	@ (8002d10 <HAL_DMA_Init+0x1c0>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d040      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a62      	ldr	r2, [pc, #392]	@ (8002d14 <HAL_DMA_Init+0x1c4>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d03b      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a60      	ldr	r2, [pc, #384]	@ (8002d18 <HAL_DMA_Init+0x1c8>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d036      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8002d1c <HAL_DMA_Init+0x1cc>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d031      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8002d20 <HAL_DMA_Init+0x1d0>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d02c      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8002d24 <HAL_DMA_Init+0x1d4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d027      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a5a      	ldr	r2, [pc, #360]	@ (8002d28 <HAL_DMA_Init+0x1d8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d022      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a59      	ldr	r2, [pc, #356]	@ (8002d2c <HAL_DMA_Init+0x1dc>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d01d      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a57      	ldr	r2, [pc, #348]	@ (8002d30 <HAL_DMA_Init+0x1e0>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d018      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a56      	ldr	r2, [pc, #344]	@ (8002d34 <HAL_DMA_Init+0x1e4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d013      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a54      	ldr	r2, [pc, #336]	@ (8002d38 <HAL_DMA_Init+0x1e8>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d00e      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a53      	ldr	r2, [pc, #332]	@ (8002d3c <HAL_DMA_Init+0x1ec>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d009      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a51      	ldr	r2, [pc, #324]	@ (8002d40 <HAL_DMA_Init+0x1f0>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d004      	beq.n	8002c08 <HAL_DMA_Init+0xb8>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a50      	ldr	r2, [pc, #320]	@ (8002d44 <HAL_DMA_Init+0x1f4>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d101      	bne.n	8002c0c <HAL_DMA_Init+0xbc>
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e000      	b.n	8002c0e <HAL_DMA_Init+0xbe>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f000 813b 	beq.w	8002e8a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2202      	movs	r2, #2
 8002c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a37      	ldr	r2, [pc, #220]	@ (8002d08 <HAL_DMA_Init+0x1b8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d04a      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a36      	ldr	r2, [pc, #216]	@ (8002d0c <HAL_DMA_Init+0x1bc>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d045      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a34      	ldr	r2, [pc, #208]	@ (8002d10 <HAL_DMA_Init+0x1c0>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d040      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a33      	ldr	r2, [pc, #204]	@ (8002d14 <HAL_DMA_Init+0x1c4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d03b      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a31      	ldr	r2, [pc, #196]	@ (8002d18 <HAL_DMA_Init+0x1c8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d036      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a30      	ldr	r2, [pc, #192]	@ (8002d1c <HAL_DMA_Init+0x1cc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d031      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a2e      	ldr	r2, [pc, #184]	@ (8002d20 <HAL_DMA_Init+0x1d0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d02c      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8002d24 <HAL_DMA_Init+0x1d4>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d027      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a2b      	ldr	r2, [pc, #172]	@ (8002d28 <HAL_DMA_Init+0x1d8>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d022      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a2a      	ldr	r2, [pc, #168]	@ (8002d2c <HAL_DMA_Init+0x1dc>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d01d      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a28      	ldr	r2, [pc, #160]	@ (8002d30 <HAL_DMA_Init+0x1e0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d018      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a27      	ldr	r2, [pc, #156]	@ (8002d34 <HAL_DMA_Init+0x1e4>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d013      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a25      	ldr	r2, [pc, #148]	@ (8002d38 <HAL_DMA_Init+0x1e8>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d00e      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a24      	ldr	r2, [pc, #144]	@ (8002d3c <HAL_DMA_Init+0x1ec>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d009      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <HAL_DMA_Init+0x1f0>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d004      	beq.n	8002cc4 <HAL_DMA_Init+0x174>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a21      	ldr	r2, [pc, #132]	@ (8002d44 <HAL_DMA_Init+0x1f4>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d108      	bne.n	8002cd6 <HAL_DMA_Init+0x186>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0201 	bic.w	r2, r2, #1
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	e007      	b.n	8002ce6 <HAL_DMA_Init+0x196>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 0201 	bic.w	r2, r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002ce6:	e02f      	b.n	8002d48 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ce8:	f7ff fde6 	bl	80028b8 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b05      	cmp	r3, #5
 8002cf4:	d928      	bls.n	8002d48 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2220      	movs	r2, #32
 8002cfa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2203      	movs	r2, #3
 8002d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e246      	b.n	8003196 <HAL_DMA_Init+0x646>
 8002d08:	40020010 	.word	0x40020010
 8002d0c:	40020028 	.word	0x40020028
 8002d10:	40020040 	.word	0x40020040
 8002d14:	40020058 	.word	0x40020058
 8002d18:	40020070 	.word	0x40020070
 8002d1c:	40020088 	.word	0x40020088
 8002d20:	400200a0 	.word	0x400200a0
 8002d24:	400200b8 	.word	0x400200b8
 8002d28:	40020410 	.word	0x40020410
 8002d2c:	40020428 	.word	0x40020428
 8002d30:	40020440 	.word	0x40020440
 8002d34:	40020458 	.word	0x40020458
 8002d38:	40020470 	.word	0x40020470
 8002d3c:	40020488 	.word	0x40020488
 8002d40:	400204a0 	.word	0x400204a0
 8002d44:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1c8      	bne.n	8002ce8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	4b83      	ldr	r3, [pc, #524]	@ (8002f70 <HAL_DMA_Init+0x420>)
 8002d62:	4013      	ands	r3, r2
 8002d64:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002d6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d7a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d86:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d107      	bne.n	8002dac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da4:	4313      	orrs	r3, r2
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002dac:	4b71      	ldr	r3, [pc, #452]	@ (8002f74 <HAL_DMA_Init+0x424>)
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	4b71      	ldr	r3, [pc, #452]	@ (8002f78 <HAL_DMA_Init+0x428>)
 8002db2:	4013      	ands	r3, r2
 8002db4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002db8:	d328      	bcc.n	8002e0c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2b28      	cmp	r3, #40	@ 0x28
 8002dc0:	d903      	bls.n	8002dca <HAL_DMA_Init+0x27a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8002dc8:	d917      	bls.n	8002dfa <HAL_DMA_Init+0x2aa>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	2b3e      	cmp	r3, #62	@ 0x3e
 8002dd0:	d903      	bls.n	8002dda <HAL_DMA_Init+0x28a>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b42      	cmp	r3, #66	@ 0x42
 8002dd8:	d90f      	bls.n	8002dfa <HAL_DMA_Init+0x2aa>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b46      	cmp	r3, #70	@ 0x46
 8002de0:	d903      	bls.n	8002dea <HAL_DMA_Init+0x29a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b48      	cmp	r3, #72	@ 0x48
 8002de8:	d907      	bls.n	8002dfa <HAL_DMA_Init+0x2aa>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2b4e      	cmp	r3, #78	@ 0x4e
 8002df0:	d905      	bls.n	8002dfe <HAL_DMA_Init+0x2ae>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b52      	cmp	r3, #82	@ 0x52
 8002df8:	d801      	bhi.n	8002dfe <HAL_DMA_Init+0x2ae>
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e000      	b.n	8002e00 <HAL_DMA_Init+0x2b0>
 8002dfe:	2300      	movs	r3, #0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e0a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	697a      	ldr	r2, [r7, #20]
 8002e12:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	f023 0307 	bic.w	r3, r3, #7
 8002e22:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e28:	697a      	ldr	r2, [r7, #20]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	d117      	bne.n	8002e66 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00e      	beq.n	8002e66 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f002 fb3f 	bl	80054cc <DMA_CheckFifoParam>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d008      	beq.n	8002e66 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2240      	movs	r2, #64	@ 0x40
 8002e58:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e197      	b.n	8003196 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f002 fa7a 	bl	8005368 <DMA_CalcBaseAndBitshift>
 8002e74:	4603      	mov	r3, r0
 8002e76:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7c:	f003 031f 	and.w	r3, r3, #31
 8002e80:	223f      	movs	r2, #63	@ 0x3f
 8002e82:	409a      	lsls	r2, r3
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	609a      	str	r2, [r3, #8]
 8002e88:	e0cd      	b.n	8003026 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a3b      	ldr	r2, [pc, #236]	@ (8002f7c <HAL_DMA_Init+0x42c>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d022      	beq.n	8002eda <HAL_DMA_Init+0x38a>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a39      	ldr	r2, [pc, #228]	@ (8002f80 <HAL_DMA_Init+0x430>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d01d      	beq.n	8002eda <HAL_DMA_Init+0x38a>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a38      	ldr	r2, [pc, #224]	@ (8002f84 <HAL_DMA_Init+0x434>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d018      	beq.n	8002eda <HAL_DMA_Init+0x38a>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a36      	ldr	r2, [pc, #216]	@ (8002f88 <HAL_DMA_Init+0x438>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d013      	beq.n	8002eda <HAL_DMA_Init+0x38a>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a35      	ldr	r2, [pc, #212]	@ (8002f8c <HAL_DMA_Init+0x43c>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d00e      	beq.n	8002eda <HAL_DMA_Init+0x38a>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a33      	ldr	r2, [pc, #204]	@ (8002f90 <HAL_DMA_Init+0x440>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d009      	beq.n	8002eda <HAL_DMA_Init+0x38a>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a32      	ldr	r2, [pc, #200]	@ (8002f94 <HAL_DMA_Init+0x444>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d004      	beq.n	8002eda <HAL_DMA_Init+0x38a>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a30      	ldr	r2, [pc, #192]	@ (8002f98 <HAL_DMA_Init+0x448>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d101      	bne.n	8002ede <HAL_DMA_Init+0x38e>
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <HAL_DMA_Init+0x390>
 8002ede:	2300      	movs	r3, #0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f000 8097 	beq.w	8003014 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a24      	ldr	r2, [pc, #144]	@ (8002f7c <HAL_DMA_Init+0x42c>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d021      	beq.n	8002f34 <HAL_DMA_Init+0x3e4>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a22      	ldr	r2, [pc, #136]	@ (8002f80 <HAL_DMA_Init+0x430>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d01c      	beq.n	8002f34 <HAL_DMA_Init+0x3e4>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a21      	ldr	r2, [pc, #132]	@ (8002f84 <HAL_DMA_Init+0x434>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d017      	beq.n	8002f34 <HAL_DMA_Init+0x3e4>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a1f      	ldr	r2, [pc, #124]	@ (8002f88 <HAL_DMA_Init+0x438>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d012      	beq.n	8002f34 <HAL_DMA_Init+0x3e4>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a1e      	ldr	r2, [pc, #120]	@ (8002f8c <HAL_DMA_Init+0x43c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d00d      	beq.n	8002f34 <HAL_DMA_Init+0x3e4>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8002f90 <HAL_DMA_Init+0x440>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d008      	beq.n	8002f34 <HAL_DMA_Init+0x3e4>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a1b      	ldr	r2, [pc, #108]	@ (8002f94 <HAL_DMA_Init+0x444>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d003      	beq.n	8002f34 <HAL_DMA_Init+0x3e4>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a19      	ldr	r2, [pc, #100]	@ (8002f98 <HAL_DMA_Init+0x448>)
 8002f32:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2202      	movs	r2, #2
 8002f38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	4b13      	ldr	r3, [pc, #76]	@ (8002f9c <HAL_DMA_Init+0x44c>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b40      	cmp	r3, #64	@ 0x40
 8002f5a:	d021      	beq.n	8002fa0 <HAL_DMA_Init+0x450>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b80      	cmp	r3, #128	@ 0x80
 8002f62:	d102      	bne.n	8002f6a <HAL_DMA_Init+0x41a>
 8002f64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f68:	e01b      	b.n	8002fa2 <HAL_DMA_Init+0x452>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	e019      	b.n	8002fa2 <HAL_DMA_Init+0x452>
 8002f6e:	bf00      	nop
 8002f70:	fe10803f 	.word	0xfe10803f
 8002f74:	5c001000 	.word	0x5c001000
 8002f78:	ffff0000 	.word	0xffff0000
 8002f7c:	58025408 	.word	0x58025408
 8002f80:	5802541c 	.word	0x5802541c
 8002f84:	58025430 	.word	0x58025430
 8002f88:	58025444 	.word	0x58025444
 8002f8c:	58025458 	.word	0x58025458
 8002f90:	5802546c 	.word	0x5802546c
 8002f94:	58025480 	.word	0x58025480
 8002f98:	58025494 	.word	0x58025494
 8002f9c:	fffe000f 	.word	0xfffe000f
 8002fa0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	68d2      	ldr	r2, [r2, #12]
 8002fa6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002fa8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002fb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002fb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002fc0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002fc8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002fd0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	4b6e      	ldr	r3, [pc, #440]	@ (80031a0 <HAL_DMA_Init+0x650>)
 8002fe8:	4413      	add	r3, r2
 8002fea:	4a6e      	ldr	r2, [pc, #440]	@ (80031a4 <HAL_DMA_Init+0x654>)
 8002fec:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff0:	091b      	lsrs	r3, r3, #4
 8002ff2:	009a      	lsls	r2, r3, #2
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f002 f9b5 	bl	8005368 <DMA_CalcBaseAndBitshift>
 8002ffe:	4603      	mov	r3, r0
 8003000:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003006:	f003 031f 	and.w	r3, r3, #31
 800300a:	2201      	movs	r2, #1
 800300c:	409a      	lsls	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	e008      	b.n	8003026 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2240      	movs	r2, #64	@ 0x40
 8003018:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2203      	movs	r2, #3
 800301e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e0b7      	b.n	8003196 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a5f      	ldr	r2, [pc, #380]	@ (80031a8 <HAL_DMA_Init+0x658>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d072      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a5d      	ldr	r2, [pc, #372]	@ (80031ac <HAL_DMA_Init+0x65c>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d06d      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a5c      	ldr	r2, [pc, #368]	@ (80031b0 <HAL_DMA_Init+0x660>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d068      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a5a      	ldr	r2, [pc, #360]	@ (80031b4 <HAL_DMA_Init+0x664>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d063      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a59      	ldr	r2, [pc, #356]	@ (80031b8 <HAL_DMA_Init+0x668>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d05e      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a57      	ldr	r2, [pc, #348]	@ (80031bc <HAL_DMA_Init+0x66c>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d059      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a56      	ldr	r2, [pc, #344]	@ (80031c0 <HAL_DMA_Init+0x670>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d054      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a54      	ldr	r2, [pc, #336]	@ (80031c4 <HAL_DMA_Init+0x674>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d04f      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a53      	ldr	r2, [pc, #332]	@ (80031c8 <HAL_DMA_Init+0x678>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d04a      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a51      	ldr	r2, [pc, #324]	@ (80031cc <HAL_DMA_Init+0x67c>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d045      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a50      	ldr	r2, [pc, #320]	@ (80031d0 <HAL_DMA_Init+0x680>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d040      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a4e      	ldr	r2, [pc, #312]	@ (80031d4 <HAL_DMA_Init+0x684>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d03b      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a4d      	ldr	r2, [pc, #308]	@ (80031d8 <HAL_DMA_Init+0x688>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d036      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a4b      	ldr	r2, [pc, #300]	@ (80031dc <HAL_DMA_Init+0x68c>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d031      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a4a      	ldr	r2, [pc, #296]	@ (80031e0 <HAL_DMA_Init+0x690>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d02c      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a48      	ldr	r2, [pc, #288]	@ (80031e4 <HAL_DMA_Init+0x694>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d027      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a47      	ldr	r2, [pc, #284]	@ (80031e8 <HAL_DMA_Init+0x698>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d022      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a45      	ldr	r2, [pc, #276]	@ (80031ec <HAL_DMA_Init+0x69c>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d01d      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a44      	ldr	r2, [pc, #272]	@ (80031f0 <HAL_DMA_Init+0x6a0>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d018      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a42      	ldr	r2, [pc, #264]	@ (80031f4 <HAL_DMA_Init+0x6a4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d013      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a41      	ldr	r2, [pc, #260]	@ (80031f8 <HAL_DMA_Init+0x6a8>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d00e      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a3f      	ldr	r2, [pc, #252]	@ (80031fc <HAL_DMA_Init+0x6ac>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d009      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a3e      	ldr	r2, [pc, #248]	@ (8003200 <HAL_DMA_Init+0x6b0>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d004      	beq.n	8003116 <HAL_DMA_Init+0x5c6>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a3c      	ldr	r2, [pc, #240]	@ (8003204 <HAL_DMA_Init+0x6b4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d101      	bne.n	800311a <HAL_DMA_Init+0x5ca>
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_DMA_Init+0x5cc>
 800311a:	2300      	movs	r3, #0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d032      	beq.n	8003186 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f002 fa4f 	bl	80055c4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	2b80      	cmp	r3, #128	@ 0x80
 800312c:	d102      	bne.n	8003134 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003148:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d010      	beq.n	8003174 <HAL_DMA_Init+0x624>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	2b08      	cmp	r3, #8
 8003158:	d80c      	bhi.n	8003174 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f002 facc 	bl	80056f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003164:	2200      	movs	r2, #0
 8003166:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003170:	605a      	str	r2, [r3, #4]
 8003172:	e008      	b.n	8003186 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	a7fdabf8 	.word	0xa7fdabf8
 80031a4:	cccccccd 	.word	0xcccccccd
 80031a8:	40020010 	.word	0x40020010
 80031ac:	40020028 	.word	0x40020028
 80031b0:	40020040 	.word	0x40020040
 80031b4:	40020058 	.word	0x40020058
 80031b8:	40020070 	.word	0x40020070
 80031bc:	40020088 	.word	0x40020088
 80031c0:	400200a0 	.word	0x400200a0
 80031c4:	400200b8 	.word	0x400200b8
 80031c8:	40020410 	.word	0x40020410
 80031cc:	40020428 	.word	0x40020428
 80031d0:	40020440 	.word	0x40020440
 80031d4:	40020458 	.word	0x40020458
 80031d8:	40020470 	.word	0x40020470
 80031dc:	40020488 	.word	0x40020488
 80031e0:	400204a0 	.word	0x400204a0
 80031e4:	400204b8 	.word	0x400204b8
 80031e8:	58025408 	.word	0x58025408
 80031ec:	5802541c 	.word	0x5802541c
 80031f0:	58025430 	.word	0x58025430
 80031f4:	58025444 	.word	0x58025444
 80031f8:	58025458 	.word	0x58025458
 80031fc:	5802546c 	.word	0x5802546c
 8003200:	58025480 	.word	0x58025480
 8003204:	58025494 	.word	0x58025494

08003208 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
 8003214:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e226      	b.n	8003672 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800322a:	2b01      	cmp	r3, #1
 800322c:	d101      	bne.n	8003232 <HAL_DMA_Start_IT+0x2a>
 800322e:	2302      	movs	r3, #2
 8003230:	e21f      	b.n	8003672 <HAL_DMA_Start_IT+0x46a>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b01      	cmp	r3, #1
 8003244:	f040 820a 	bne.w	800365c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2202      	movs	r2, #2
 800324c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a68      	ldr	r2, [pc, #416]	@ (80033fc <HAL_DMA_Start_IT+0x1f4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d04a      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a66      	ldr	r2, [pc, #408]	@ (8003400 <HAL_DMA_Start_IT+0x1f8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d045      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a65      	ldr	r2, [pc, #404]	@ (8003404 <HAL_DMA_Start_IT+0x1fc>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d040      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a63      	ldr	r2, [pc, #396]	@ (8003408 <HAL_DMA_Start_IT+0x200>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d03b      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a62      	ldr	r2, [pc, #392]	@ (800340c <HAL_DMA_Start_IT+0x204>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d036      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a60      	ldr	r2, [pc, #384]	@ (8003410 <HAL_DMA_Start_IT+0x208>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d031      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a5f      	ldr	r2, [pc, #380]	@ (8003414 <HAL_DMA_Start_IT+0x20c>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d02c      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a5d      	ldr	r2, [pc, #372]	@ (8003418 <HAL_DMA_Start_IT+0x210>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d027      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a5c      	ldr	r2, [pc, #368]	@ (800341c <HAL_DMA_Start_IT+0x214>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d022      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a5a      	ldr	r2, [pc, #360]	@ (8003420 <HAL_DMA_Start_IT+0x218>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d01d      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a59      	ldr	r2, [pc, #356]	@ (8003424 <HAL_DMA_Start_IT+0x21c>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d018      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a57      	ldr	r2, [pc, #348]	@ (8003428 <HAL_DMA_Start_IT+0x220>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d013      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a56      	ldr	r2, [pc, #344]	@ (800342c <HAL_DMA_Start_IT+0x224>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d00e      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a54      	ldr	r2, [pc, #336]	@ (8003430 <HAL_DMA_Start_IT+0x228>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d009      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a53      	ldr	r2, [pc, #332]	@ (8003434 <HAL_DMA_Start_IT+0x22c>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d004      	beq.n	80032f6 <HAL_DMA_Start_IT+0xee>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a51      	ldr	r2, [pc, #324]	@ (8003438 <HAL_DMA_Start_IT+0x230>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d108      	bne.n	8003308 <HAL_DMA_Start_IT+0x100>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0201 	bic.w	r2, r2, #1
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	e007      	b.n	8003318 <HAL_DMA_Start_IT+0x110>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0201 	bic.w	r2, r2, #1
 8003316:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	68b9      	ldr	r1, [r7, #8]
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f001 fe76 	bl	8005010 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a34      	ldr	r2, [pc, #208]	@ (80033fc <HAL_DMA_Start_IT+0x1f4>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d04a      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a33      	ldr	r2, [pc, #204]	@ (8003400 <HAL_DMA_Start_IT+0x1f8>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d045      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a31      	ldr	r2, [pc, #196]	@ (8003404 <HAL_DMA_Start_IT+0x1fc>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d040      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a30      	ldr	r2, [pc, #192]	@ (8003408 <HAL_DMA_Start_IT+0x200>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d03b      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a2e      	ldr	r2, [pc, #184]	@ (800340c <HAL_DMA_Start_IT+0x204>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d036      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a2d      	ldr	r2, [pc, #180]	@ (8003410 <HAL_DMA_Start_IT+0x208>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d031      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a2b      	ldr	r2, [pc, #172]	@ (8003414 <HAL_DMA_Start_IT+0x20c>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d02c      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a2a      	ldr	r2, [pc, #168]	@ (8003418 <HAL_DMA_Start_IT+0x210>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d027      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a28      	ldr	r2, [pc, #160]	@ (800341c <HAL_DMA_Start_IT+0x214>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d022      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a27      	ldr	r2, [pc, #156]	@ (8003420 <HAL_DMA_Start_IT+0x218>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d01d      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a25      	ldr	r2, [pc, #148]	@ (8003424 <HAL_DMA_Start_IT+0x21c>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d018      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a24      	ldr	r2, [pc, #144]	@ (8003428 <HAL_DMA_Start_IT+0x220>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d013      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a22      	ldr	r2, [pc, #136]	@ (800342c <HAL_DMA_Start_IT+0x224>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d00e      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a21      	ldr	r2, [pc, #132]	@ (8003430 <HAL_DMA_Start_IT+0x228>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d009      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003434 <HAL_DMA_Start_IT+0x22c>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d004      	beq.n	80033c4 <HAL_DMA_Start_IT+0x1bc>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a1e      	ldr	r2, [pc, #120]	@ (8003438 <HAL_DMA_Start_IT+0x230>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d101      	bne.n	80033c8 <HAL_DMA_Start_IT+0x1c0>
 80033c4:	2301      	movs	r3, #1
 80033c6:	e000      	b.n	80033ca <HAL_DMA_Start_IT+0x1c2>
 80033c8:	2300      	movs	r3, #0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d036      	beq.n	800343c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f023 021e 	bic.w	r2, r3, #30
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 0216 	orr.w	r2, r2, #22
 80033e0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d03e      	beq.n	8003468 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f042 0208 	orr.w	r2, r2, #8
 80033f8:	601a      	str	r2, [r3, #0]
 80033fa:	e035      	b.n	8003468 <HAL_DMA_Start_IT+0x260>
 80033fc:	40020010 	.word	0x40020010
 8003400:	40020028 	.word	0x40020028
 8003404:	40020040 	.word	0x40020040
 8003408:	40020058 	.word	0x40020058
 800340c:	40020070 	.word	0x40020070
 8003410:	40020088 	.word	0x40020088
 8003414:	400200a0 	.word	0x400200a0
 8003418:	400200b8 	.word	0x400200b8
 800341c:	40020410 	.word	0x40020410
 8003420:	40020428 	.word	0x40020428
 8003424:	40020440 	.word	0x40020440
 8003428:	40020458 	.word	0x40020458
 800342c:	40020470 	.word	0x40020470
 8003430:	40020488 	.word	0x40020488
 8003434:	400204a0 	.word	0x400204a0
 8003438:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f023 020e 	bic.w	r2, r3, #14
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f042 020a 	orr.w	r2, r2, #10
 800344e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003454:	2b00      	cmp	r3, #0
 8003456:	d007      	beq.n	8003468 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f042 0204 	orr.w	r2, r2, #4
 8003466:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a83      	ldr	r2, [pc, #524]	@ (800367c <HAL_DMA_Start_IT+0x474>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d072      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a82      	ldr	r2, [pc, #520]	@ (8003680 <HAL_DMA_Start_IT+0x478>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d06d      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a80      	ldr	r2, [pc, #512]	@ (8003684 <HAL_DMA_Start_IT+0x47c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d068      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a7f      	ldr	r2, [pc, #508]	@ (8003688 <HAL_DMA_Start_IT+0x480>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d063      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a7d      	ldr	r2, [pc, #500]	@ (800368c <HAL_DMA_Start_IT+0x484>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d05e      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a7c      	ldr	r2, [pc, #496]	@ (8003690 <HAL_DMA_Start_IT+0x488>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d059      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a7a      	ldr	r2, [pc, #488]	@ (8003694 <HAL_DMA_Start_IT+0x48c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d054      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a79      	ldr	r2, [pc, #484]	@ (8003698 <HAL_DMA_Start_IT+0x490>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d04f      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a77      	ldr	r2, [pc, #476]	@ (800369c <HAL_DMA_Start_IT+0x494>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d04a      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a76      	ldr	r2, [pc, #472]	@ (80036a0 <HAL_DMA_Start_IT+0x498>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d045      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a74      	ldr	r2, [pc, #464]	@ (80036a4 <HAL_DMA_Start_IT+0x49c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d040      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a73      	ldr	r2, [pc, #460]	@ (80036a8 <HAL_DMA_Start_IT+0x4a0>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d03b      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a71      	ldr	r2, [pc, #452]	@ (80036ac <HAL_DMA_Start_IT+0x4a4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d036      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a70      	ldr	r2, [pc, #448]	@ (80036b0 <HAL_DMA_Start_IT+0x4a8>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d031      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a6e      	ldr	r2, [pc, #440]	@ (80036b4 <HAL_DMA_Start_IT+0x4ac>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d02c      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a6d      	ldr	r2, [pc, #436]	@ (80036b8 <HAL_DMA_Start_IT+0x4b0>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d027      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a6b      	ldr	r2, [pc, #428]	@ (80036bc <HAL_DMA_Start_IT+0x4b4>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d022      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a6a      	ldr	r2, [pc, #424]	@ (80036c0 <HAL_DMA_Start_IT+0x4b8>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d01d      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a68      	ldr	r2, [pc, #416]	@ (80036c4 <HAL_DMA_Start_IT+0x4bc>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d018      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a67      	ldr	r2, [pc, #412]	@ (80036c8 <HAL_DMA_Start_IT+0x4c0>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d013      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a65      	ldr	r2, [pc, #404]	@ (80036cc <HAL_DMA_Start_IT+0x4c4>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d00e      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a64      	ldr	r2, [pc, #400]	@ (80036d0 <HAL_DMA_Start_IT+0x4c8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d009      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a62      	ldr	r2, [pc, #392]	@ (80036d4 <HAL_DMA_Start_IT+0x4cc>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d004      	beq.n	8003558 <HAL_DMA_Start_IT+0x350>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a61      	ldr	r2, [pc, #388]	@ (80036d8 <HAL_DMA_Start_IT+0x4d0>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d101      	bne.n	800355c <HAL_DMA_Start_IT+0x354>
 8003558:	2301      	movs	r3, #1
 800355a:	e000      	b.n	800355e <HAL_DMA_Start_IT+0x356>
 800355c:	2300      	movs	r3, #0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d01a      	beq.n	8003598 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d007      	beq.n	8003580 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800357a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800357e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003584:	2b00      	cmp	r3, #0
 8003586:	d007      	beq.n	8003598 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003596:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a37      	ldr	r2, [pc, #220]	@ (800367c <HAL_DMA_Start_IT+0x474>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d04a      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a36      	ldr	r2, [pc, #216]	@ (8003680 <HAL_DMA_Start_IT+0x478>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d045      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a34      	ldr	r2, [pc, #208]	@ (8003684 <HAL_DMA_Start_IT+0x47c>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d040      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a33      	ldr	r2, [pc, #204]	@ (8003688 <HAL_DMA_Start_IT+0x480>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d03b      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a31      	ldr	r2, [pc, #196]	@ (800368c <HAL_DMA_Start_IT+0x484>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d036      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a30      	ldr	r2, [pc, #192]	@ (8003690 <HAL_DMA_Start_IT+0x488>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d031      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a2e      	ldr	r2, [pc, #184]	@ (8003694 <HAL_DMA_Start_IT+0x48c>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d02c      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a2d      	ldr	r2, [pc, #180]	@ (8003698 <HAL_DMA_Start_IT+0x490>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d027      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a2b      	ldr	r2, [pc, #172]	@ (800369c <HAL_DMA_Start_IT+0x494>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d022      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a2a      	ldr	r2, [pc, #168]	@ (80036a0 <HAL_DMA_Start_IT+0x498>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d01d      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a28      	ldr	r2, [pc, #160]	@ (80036a4 <HAL_DMA_Start_IT+0x49c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d018      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a27      	ldr	r2, [pc, #156]	@ (80036a8 <HAL_DMA_Start_IT+0x4a0>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d013      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a25      	ldr	r2, [pc, #148]	@ (80036ac <HAL_DMA_Start_IT+0x4a4>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d00e      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a24      	ldr	r2, [pc, #144]	@ (80036b0 <HAL_DMA_Start_IT+0x4a8>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d009      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a22      	ldr	r2, [pc, #136]	@ (80036b4 <HAL_DMA_Start_IT+0x4ac>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d004      	beq.n	8003638 <HAL_DMA_Start_IT+0x430>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a21      	ldr	r2, [pc, #132]	@ (80036b8 <HAL_DMA_Start_IT+0x4b0>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d108      	bne.n	800364a <HAL_DMA_Start_IT+0x442>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	e012      	b.n	8003670 <HAL_DMA_Start_IT+0x468>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f042 0201 	orr.w	r2, r2, #1
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	e009      	b.n	8003670 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003662:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003670:	7dfb      	ldrb	r3, [r7, #23]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40020010 	.word	0x40020010
 8003680:	40020028 	.word	0x40020028
 8003684:	40020040 	.word	0x40020040
 8003688:	40020058 	.word	0x40020058
 800368c:	40020070 	.word	0x40020070
 8003690:	40020088 	.word	0x40020088
 8003694:	400200a0 	.word	0x400200a0
 8003698:	400200b8 	.word	0x400200b8
 800369c:	40020410 	.word	0x40020410
 80036a0:	40020428 	.word	0x40020428
 80036a4:	40020440 	.word	0x40020440
 80036a8:	40020458 	.word	0x40020458
 80036ac:	40020470 	.word	0x40020470
 80036b0:	40020488 	.word	0x40020488
 80036b4:	400204a0 	.word	0x400204a0
 80036b8:	400204b8 	.word	0x400204b8
 80036bc:	58025408 	.word	0x58025408
 80036c0:	5802541c 	.word	0x5802541c
 80036c4:	58025430 	.word	0x58025430
 80036c8:	58025444 	.word	0x58025444
 80036cc:	58025458 	.word	0x58025458
 80036d0:	5802546c 	.word	0x5802546c
 80036d4:	58025480 	.word	0x58025480
 80036d8:	58025494 	.word	0x58025494

080036dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80036e4:	f7ff f8e8 	bl	80028b8 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e2dc      	b.n	8003cae <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d008      	beq.n	8003712 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2280      	movs	r2, #128	@ 0x80
 8003704:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e2cd      	b.n	8003cae <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a76      	ldr	r2, [pc, #472]	@ (80038f0 <HAL_DMA_Abort+0x214>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d04a      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a74      	ldr	r2, [pc, #464]	@ (80038f4 <HAL_DMA_Abort+0x218>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d045      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a73      	ldr	r2, [pc, #460]	@ (80038f8 <HAL_DMA_Abort+0x21c>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d040      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a71      	ldr	r2, [pc, #452]	@ (80038fc <HAL_DMA_Abort+0x220>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d03b      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a70      	ldr	r2, [pc, #448]	@ (8003900 <HAL_DMA_Abort+0x224>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d036      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a6e      	ldr	r2, [pc, #440]	@ (8003904 <HAL_DMA_Abort+0x228>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d031      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a6d      	ldr	r2, [pc, #436]	@ (8003908 <HAL_DMA_Abort+0x22c>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d02c      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a6b      	ldr	r2, [pc, #428]	@ (800390c <HAL_DMA_Abort+0x230>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d027      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a6a      	ldr	r2, [pc, #424]	@ (8003910 <HAL_DMA_Abort+0x234>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d022      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a68      	ldr	r2, [pc, #416]	@ (8003914 <HAL_DMA_Abort+0x238>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d01d      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a67      	ldr	r2, [pc, #412]	@ (8003918 <HAL_DMA_Abort+0x23c>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d018      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a65      	ldr	r2, [pc, #404]	@ (800391c <HAL_DMA_Abort+0x240>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d013      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a64      	ldr	r2, [pc, #400]	@ (8003920 <HAL_DMA_Abort+0x244>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d00e      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a62      	ldr	r2, [pc, #392]	@ (8003924 <HAL_DMA_Abort+0x248>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d009      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a61      	ldr	r2, [pc, #388]	@ (8003928 <HAL_DMA_Abort+0x24c>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d004      	beq.n	80037b2 <HAL_DMA_Abort+0xd6>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a5f      	ldr	r2, [pc, #380]	@ (800392c <HAL_DMA_Abort+0x250>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d101      	bne.n	80037b6 <HAL_DMA_Abort+0xda>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <HAL_DMA_Abort+0xdc>
 80037b6:	2300      	movs	r3, #0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d013      	beq.n	80037e4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 021e 	bic.w	r2, r2, #30
 80037ca:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695a      	ldr	r2, [r3, #20]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037da:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	617b      	str	r3, [r7, #20]
 80037e2:	e00a      	b.n	80037fa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 020e 	bic.w	r2, r2, #14
 80037f2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a3c      	ldr	r2, [pc, #240]	@ (80038f0 <HAL_DMA_Abort+0x214>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d072      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a3a      	ldr	r2, [pc, #232]	@ (80038f4 <HAL_DMA_Abort+0x218>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d06d      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a39      	ldr	r2, [pc, #228]	@ (80038f8 <HAL_DMA_Abort+0x21c>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d068      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a37      	ldr	r2, [pc, #220]	@ (80038fc <HAL_DMA_Abort+0x220>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d063      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a36      	ldr	r2, [pc, #216]	@ (8003900 <HAL_DMA_Abort+0x224>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d05e      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a34      	ldr	r2, [pc, #208]	@ (8003904 <HAL_DMA_Abort+0x228>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d059      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a33      	ldr	r2, [pc, #204]	@ (8003908 <HAL_DMA_Abort+0x22c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d054      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a31      	ldr	r2, [pc, #196]	@ (800390c <HAL_DMA_Abort+0x230>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d04f      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a30      	ldr	r2, [pc, #192]	@ (8003910 <HAL_DMA_Abort+0x234>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d04a      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a2e      	ldr	r2, [pc, #184]	@ (8003914 <HAL_DMA_Abort+0x238>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d045      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a2d      	ldr	r2, [pc, #180]	@ (8003918 <HAL_DMA_Abort+0x23c>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d040      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a2b      	ldr	r2, [pc, #172]	@ (800391c <HAL_DMA_Abort+0x240>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d03b      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a2a      	ldr	r2, [pc, #168]	@ (8003920 <HAL_DMA_Abort+0x244>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d036      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a28      	ldr	r2, [pc, #160]	@ (8003924 <HAL_DMA_Abort+0x248>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d031      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a27      	ldr	r2, [pc, #156]	@ (8003928 <HAL_DMA_Abort+0x24c>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d02c      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a25      	ldr	r2, [pc, #148]	@ (800392c <HAL_DMA_Abort+0x250>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d027      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a24      	ldr	r2, [pc, #144]	@ (8003930 <HAL_DMA_Abort+0x254>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d022      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a22      	ldr	r2, [pc, #136]	@ (8003934 <HAL_DMA_Abort+0x258>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d01d      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a21      	ldr	r2, [pc, #132]	@ (8003938 <HAL_DMA_Abort+0x25c>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d018      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a1f      	ldr	r2, [pc, #124]	@ (800393c <HAL_DMA_Abort+0x260>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d013      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003940 <HAL_DMA_Abort+0x264>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d00e      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003944 <HAL_DMA_Abort+0x268>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d009      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a1b      	ldr	r2, [pc, #108]	@ (8003948 <HAL_DMA_Abort+0x26c>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d004      	beq.n	80038ea <HAL_DMA_Abort+0x20e>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a19      	ldr	r2, [pc, #100]	@ (800394c <HAL_DMA_Abort+0x270>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d132      	bne.n	8003950 <HAL_DMA_Abort+0x274>
 80038ea:	2301      	movs	r3, #1
 80038ec:	e031      	b.n	8003952 <HAL_DMA_Abort+0x276>
 80038ee:	bf00      	nop
 80038f0:	40020010 	.word	0x40020010
 80038f4:	40020028 	.word	0x40020028
 80038f8:	40020040 	.word	0x40020040
 80038fc:	40020058 	.word	0x40020058
 8003900:	40020070 	.word	0x40020070
 8003904:	40020088 	.word	0x40020088
 8003908:	400200a0 	.word	0x400200a0
 800390c:	400200b8 	.word	0x400200b8
 8003910:	40020410 	.word	0x40020410
 8003914:	40020428 	.word	0x40020428
 8003918:	40020440 	.word	0x40020440
 800391c:	40020458 	.word	0x40020458
 8003920:	40020470 	.word	0x40020470
 8003924:	40020488 	.word	0x40020488
 8003928:	400204a0 	.word	0x400204a0
 800392c:	400204b8 	.word	0x400204b8
 8003930:	58025408 	.word	0x58025408
 8003934:	5802541c 	.word	0x5802541c
 8003938:	58025430 	.word	0x58025430
 800393c:	58025444 	.word	0x58025444
 8003940:	58025458 	.word	0x58025458
 8003944:	5802546c 	.word	0x5802546c
 8003948:	58025480 	.word	0x58025480
 800394c:	58025494 	.word	0x58025494
 8003950:	2300      	movs	r3, #0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d007      	beq.n	8003966 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003960:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003964:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a6d      	ldr	r2, [pc, #436]	@ (8003b20 <HAL_DMA_Abort+0x444>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d04a      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a6b      	ldr	r2, [pc, #428]	@ (8003b24 <HAL_DMA_Abort+0x448>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d045      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a6a      	ldr	r2, [pc, #424]	@ (8003b28 <HAL_DMA_Abort+0x44c>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d040      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a68      	ldr	r2, [pc, #416]	@ (8003b2c <HAL_DMA_Abort+0x450>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d03b      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a67      	ldr	r2, [pc, #412]	@ (8003b30 <HAL_DMA_Abort+0x454>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d036      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a65      	ldr	r2, [pc, #404]	@ (8003b34 <HAL_DMA_Abort+0x458>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d031      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a64      	ldr	r2, [pc, #400]	@ (8003b38 <HAL_DMA_Abort+0x45c>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d02c      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a62      	ldr	r2, [pc, #392]	@ (8003b3c <HAL_DMA_Abort+0x460>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d027      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a61      	ldr	r2, [pc, #388]	@ (8003b40 <HAL_DMA_Abort+0x464>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d022      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a5f      	ldr	r2, [pc, #380]	@ (8003b44 <HAL_DMA_Abort+0x468>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d01d      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a5e      	ldr	r2, [pc, #376]	@ (8003b48 <HAL_DMA_Abort+0x46c>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d018      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a5c      	ldr	r2, [pc, #368]	@ (8003b4c <HAL_DMA_Abort+0x470>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d013      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a5b      	ldr	r2, [pc, #364]	@ (8003b50 <HAL_DMA_Abort+0x474>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d00e      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a59      	ldr	r2, [pc, #356]	@ (8003b54 <HAL_DMA_Abort+0x478>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d009      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a58      	ldr	r2, [pc, #352]	@ (8003b58 <HAL_DMA_Abort+0x47c>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d004      	beq.n	8003a06 <HAL_DMA_Abort+0x32a>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a56      	ldr	r2, [pc, #344]	@ (8003b5c <HAL_DMA_Abort+0x480>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d108      	bne.n	8003a18 <HAL_DMA_Abort+0x33c>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 0201 	bic.w	r2, r2, #1
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	e007      	b.n	8003a28 <HAL_DMA_Abort+0x34c>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 0201 	bic.w	r2, r2, #1
 8003a26:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003a28:	e013      	b.n	8003a52 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a2a:	f7fe ff45 	bl	80028b8 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b05      	cmp	r3, #5
 8003a36:	d90c      	bls.n	8003a52 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2203      	movs	r2, #3
 8003a42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e12d      	b.n	8003cae <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1e5      	bne.n	8003a2a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a2f      	ldr	r2, [pc, #188]	@ (8003b20 <HAL_DMA_Abort+0x444>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d04a      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8003b24 <HAL_DMA_Abort+0x448>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d045      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a2c      	ldr	r2, [pc, #176]	@ (8003b28 <HAL_DMA_Abort+0x44c>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d040      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a2a      	ldr	r2, [pc, #168]	@ (8003b2c <HAL_DMA_Abort+0x450>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d03b      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a29      	ldr	r2, [pc, #164]	@ (8003b30 <HAL_DMA_Abort+0x454>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d036      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a27      	ldr	r2, [pc, #156]	@ (8003b34 <HAL_DMA_Abort+0x458>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d031      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a26      	ldr	r2, [pc, #152]	@ (8003b38 <HAL_DMA_Abort+0x45c>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d02c      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a24      	ldr	r2, [pc, #144]	@ (8003b3c <HAL_DMA_Abort+0x460>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d027      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a23      	ldr	r2, [pc, #140]	@ (8003b40 <HAL_DMA_Abort+0x464>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d022      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a21      	ldr	r2, [pc, #132]	@ (8003b44 <HAL_DMA_Abort+0x468>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d01d      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a20      	ldr	r2, [pc, #128]	@ (8003b48 <HAL_DMA_Abort+0x46c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d018      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b4c <HAL_DMA_Abort+0x470>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d013      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a1d      	ldr	r2, [pc, #116]	@ (8003b50 <HAL_DMA_Abort+0x474>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d00e      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8003b54 <HAL_DMA_Abort+0x478>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d009      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a1a      	ldr	r2, [pc, #104]	@ (8003b58 <HAL_DMA_Abort+0x47c>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d004      	beq.n	8003afe <HAL_DMA_Abort+0x422>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a18      	ldr	r2, [pc, #96]	@ (8003b5c <HAL_DMA_Abort+0x480>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d101      	bne.n	8003b02 <HAL_DMA_Abort+0x426>
 8003afe:	2301      	movs	r3, #1
 8003b00:	e000      	b.n	8003b04 <HAL_DMA_Abort+0x428>
 8003b02:	2300      	movs	r3, #0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d02b      	beq.n	8003b60 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b12:	f003 031f 	and.w	r3, r3, #31
 8003b16:	223f      	movs	r2, #63	@ 0x3f
 8003b18:	409a      	lsls	r2, r3
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	609a      	str	r2, [r3, #8]
 8003b1e:	e02a      	b.n	8003b76 <HAL_DMA_Abort+0x49a>
 8003b20:	40020010 	.word	0x40020010
 8003b24:	40020028 	.word	0x40020028
 8003b28:	40020040 	.word	0x40020040
 8003b2c:	40020058 	.word	0x40020058
 8003b30:	40020070 	.word	0x40020070
 8003b34:	40020088 	.word	0x40020088
 8003b38:	400200a0 	.word	0x400200a0
 8003b3c:	400200b8 	.word	0x400200b8
 8003b40:	40020410 	.word	0x40020410
 8003b44:	40020428 	.word	0x40020428
 8003b48:	40020440 	.word	0x40020440
 8003b4c:	40020458 	.word	0x40020458
 8003b50:	40020470 	.word	0x40020470
 8003b54:	40020488 	.word	0x40020488
 8003b58:	400204a0 	.word	0x400204a0
 8003b5c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b64:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b6a:	f003 031f 	and.w	r3, r3, #31
 8003b6e:	2201      	movs	r2, #1
 8003b70:	409a      	lsls	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a4f      	ldr	r2, [pc, #316]	@ (8003cb8 <HAL_DMA_Abort+0x5dc>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d072      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a4d      	ldr	r2, [pc, #308]	@ (8003cbc <HAL_DMA_Abort+0x5e0>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d06d      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a4c      	ldr	r2, [pc, #304]	@ (8003cc0 <HAL_DMA_Abort+0x5e4>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d068      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a4a      	ldr	r2, [pc, #296]	@ (8003cc4 <HAL_DMA_Abort+0x5e8>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d063      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a49      	ldr	r2, [pc, #292]	@ (8003cc8 <HAL_DMA_Abort+0x5ec>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d05e      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a47      	ldr	r2, [pc, #284]	@ (8003ccc <HAL_DMA_Abort+0x5f0>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d059      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a46      	ldr	r2, [pc, #280]	@ (8003cd0 <HAL_DMA_Abort+0x5f4>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d054      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a44      	ldr	r2, [pc, #272]	@ (8003cd4 <HAL_DMA_Abort+0x5f8>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d04f      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a43      	ldr	r2, [pc, #268]	@ (8003cd8 <HAL_DMA_Abort+0x5fc>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d04a      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a41      	ldr	r2, [pc, #260]	@ (8003cdc <HAL_DMA_Abort+0x600>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d045      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a40      	ldr	r2, [pc, #256]	@ (8003ce0 <HAL_DMA_Abort+0x604>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d040      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a3e      	ldr	r2, [pc, #248]	@ (8003ce4 <HAL_DMA_Abort+0x608>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d03b      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8003ce8 <HAL_DMA_Abort+0x60c>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d036      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a3b      	ldr	r2, [pc, #236]	@ (8003cec <HAL_DMA_Abort+0x610>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d031      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a3a      	ldr	r2, [pc, #232]	@ (8003cf0 <HAL_DMA_Abort+0x614>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d02c      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a38      	ldr	r2, [pc, #224]	@ (8003cf4 <HAL_DMA_Abort+0x618>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d027      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a37      	ldr	r2, [pc, #220]	@ (8003cf8 <HAL_DMA_Abort+0x61c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d022      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a35      	ldr	r2, [pc, #212]	@ (8003cfc <HAL_DMA_Abort+0x620>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d01d      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a34      	ldr	r2, [pc, #208]	@ (8003d00 <HAL_DMA_Abort+0x624>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d018      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a32      	ldr	r2, [pc, #200]	@ (8003d04 <HAL_DMA_Abort+0x628>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d013      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a31      	ldr	r2, [pc, #196]	@ (8003d08 <HAL_DMA_Abort+0x62c>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d00e      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a2f      	ldr	r2, [pc, #188]	@ (8003d0c <HAL_DMA_Abort+0x630>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d009      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a2e      	ldr	r2, [pc, #184]	@ (8003d10 <HAL_DMA_Abort+0x634>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d004      	beq.n	8003c66 <HAL_DMA_Abort+0x58a>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a2c      	ldr	r2, [pc, #176]	@ (8003d14 <HAL_DMA_Abort+0x638>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d101      	bne.n	8003c6a <HAL_DMA_Abort+0x58e>
 8003c66:	2301      	movs	r3, #1
 8003c68:	e000      	b.n	8003c6c <HAL_DMA_Abort+0x590>
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d015      	beq.n	8003c9c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003c78:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00c      	beq.n	8003c9c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c90:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c9a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3718      	adds	r7, #24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40020010 	.word	0x40020010
 8003cbc:	40020028 	.word	0x40020028
 8003cc0:	40020040 	.word	0x40020040
 8003cc4:	40020058 	.word	0x40020058
 8003cc8:	40020070 	.word	0x40020070
 8003ccc:	40020088 	.word	0x40020088
 8003cd0:	400200a0 	.word	0x400200a0
 8003cd4:	400200b8 	.word	0x400200b8
 8003cd8:	40020410 	.word	0x40020410
 8003cdc:	40020428 	.word	0x40020428
 8003ce0:	40020440 	.word	0x40020440
 8003ce4:	40020458 	.word	0x40020458
 8003ce8:	40020470 	.word	0x40020470
 8003cec:	40020488 	.word	0x40020488
 8003cf0:	400204a0 	.word	0x400204a0
 8003cf4:	400204b8 	.word	0x400204b8
 8003cf8:	58025408 	.word	0x58025408
 8003cfc:	5802541c 	.word	0x5802541c
 8003d00:	58025430 	.word	0x58025430
 8003d04:	58025444 	.word	0x58025444
 8003d08:	58025458 	.word	0x58025458
 8003d0c:	5802546c 	.word	0x5802546c
 8003d10:	58025480 	.word	0x58025480
 8003d14:	58025494 	.word	0x58025494

08003d18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d101      	bne.n	8003d2a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e237      	b.n	800419a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d004      	beq.n	8003d40 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2280      	movs	r2, #128	@ 0x80
 8003d3a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e22c      	b.n	800419a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a5c      	ldr	r2, [pc, #368]	@ (8003eb8 <HAL_DMA_Abort_IT+0x1a0>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d04a      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a5b      	ldr	r2, [pc, #364]	@ (8003ebc <HAL_DMA_Abort_IT+0x1a4>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d045      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a59      	ldr	r2, [pc, #356]	@ (8003ec0 <HAL_DMA_Abort_IT+0x1a8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d040      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a58      	ldr	r2, [pc, #352]	@ (8003ec4 <HAL_DMA_Abort_IT+0x1ac>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d03b      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a56      	ldr	r2, [pc, #344]	@ (8003ec8 <HAL_DMA_Abort_IT+0x1b0>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d036      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a55      	ldr	r2, [pc, #340]	@ (8003ecc <HAL_DMA_Abort_IT+0x1b4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d031      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a53      	ldr	r2, [pc, #332]	@ (8003ed0 <HAL_DMA_Abort_IT+0x1b8>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d02c      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a52      	ldr	r2, [pc, #328]	@ (8003ed4 <HAL_DMA_Abort_IT+0x1bc>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d027      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a50      	ldr	r2, [pc, #320]	@ (8003ed8 <HAL_DMA_Abort_IT+0x1c0>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d022      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a4f      	ldr	r2, [pc, #316]	@ (8003edc <HAL_DMA_Abort_IT+0x1c4>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d01d      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a4d      	ldr	r2, [pc, #308]	@ (8003ee0 <HAL_DMA_Abort_IT+0x1c8>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d018      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a4c      	ldr	r2, [pc, #304]	@ (8003ee4 <HAL_DMA_Abort_IT+0x1cc>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d013      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a4a      	ldr	r2, [pc, #296]	@ (8003ee8 <HAL_DMA_Abort_IT+0x1d0>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d00e      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a49      	ldr	r2, [pc, #292]	@ (8003eec <HAL_DMA_Abort_IT+0x1d4>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d009      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a47      	ldr	r2, [pc, #284]	@ (8003ef0 <HAL_DMA_Abort_IT+0x1d8>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d004      	beq.n	8003de0 <HAL_DMA_Abort_IT+0xc8>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a46      	ldr	r2, [pc, #280]	@ (8003ef4 <HAL_DMA_Abort_IT+0x1dc>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d101      	bne.n	8003de4 <HAL_DMA_Abort_IT+0xcc>
 8003de0:	2301      	movs	r3, #1
 8003de2:	e000      	b.n	8003de6 <HAL_DMA_Abort_IT+0xce>
 8003de4:	2300      	movs	r3, #0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 8086 	beq.w	8003ef8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2204      	movs	r2, #4
 8003df0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a2f      	ldr	r2, [pc, #188]	@ (8003eb8 <HAL_DMA_Abort_IT+0x1a0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d04a      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a2e      	ldr	r2, [pc, #184]	@ (8003ebc <HAL_DMA_Abort_IT+0x1a4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d045      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a2c      	ldr	r2, [pc, #176]	@ (8003ec0 <HAL_DMA_Abort_IT+0x1a8>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d040      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a2b      	ldr	r2, [pc, #172]	@ (8003ec4 <HAL_DMA_Abort_IT+0x1ac>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d03b      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a29      	ldr	r2, [pc, #164]	@ (8003ec8 <HAL_DMA_Abort_IT+0x1b0>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d036      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a28      	ldr	r2, [pc, #160]	@ (8003ecc <HAL_DMA_Abort_IT+0x1b4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d031      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a26      	ldr	r2, [pc, #152]	@ (8003ed0 <HAL_DMA_Abort_IT+0x1b8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d02c      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a25      	ldr	r2, [pc, #148]	@ (8003ed4 <HAL_DMA_Abort_IT+0x1bc>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d027      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a23      	ldr	r2, [pc, #140]	@ (8003ed8 <HAL_DMA_Abort_IT+0x1c0>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d022      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a22      	ldr	r2, [pc, #136]	@ (8003edc <HAL_DMA_Abort_IT+0x1c4>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d01d      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a20      	ldr	r2, [pc, #128]	@ (8003ee0 <HAL_DMA_Abort_IT+0x1c8>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d018      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a1f      	ldr	r2, [pc, #124]	@ (8003ee4 <HAL_DMA_Abort_IT+0x1cc>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d013      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a1d      	ldr	r2, [pc, #116]	@ (8003ee8 <HAL_DMA_Abort_IT+0x1d0>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d00e      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a1c      	ldr	r2, [pc, #112]	@ (8003eec <HAL_DMA_Abort_IT+0x1d4>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d009      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a1a      	ldr	r2, [pc, #104]	@ (8003ef0 <HAL_DMA_Abort_IT+0x1d8>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d004      	beq.n	8003e94 <HAL_DMA_Abort_IT+0x17c>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a19      	ldr	r2, [pc, #100]	@ (8003ef4 <HAL_DMA_Abort_IT+0x1dc>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d108      	bne.n	8003ea6 <HAL_DMA_Abort_IT+0x18e>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f022 0201 	bic.w	r2, r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	e178      	b.n	8004198 <HAL_DMA_Abort_IT+0x480>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0201 	bic.w	r2, r2, #1
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	e16f      	b.n	8004198 <HAL_DMA_Abort_IT+0x480>
 8003eb8:	40020010 	.word	0x40020010
 8003ebc:	40020028 	.word	0x40020028
 8003ec0:	40020040 	.word	0x40020040
 8003ec4:	40020058 	.word	0x40020058
 8003ec8:	40020070 	.word	0x40020070
 8003ecc:	40020088 	.word	0x40020088
 8003ed0:	400200a0 	.word	0x400200a0
 8003ed4:	400200b8 	.word	0x400200b8
 8003ed8:	40020410 	.word	0x40020410
 8003edc:	40020428 	.word	0x40020428
 8003ee0:	40020440 	.word	0x40020440
 8003ee4:	40020458 	.word	0x40020458
 8003ee8:	40020470 	.word	0x40020470
 8003eec:	40020488 	.word	0x40020488
 8003ef0:	400204a0 	.word	0x400204a0
 8003ef4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 020e 	bic.w	r2, r2, #14
 8003f06:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a6c      	ldr	r2, [pc, #432]	@ (80040c0 <HAL_DMA_Abort_IT+0x3a8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d04a      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a6b      	ldr	r2, [pc, #428]	@ (80040c4 <HAL_DMA_Abort_IT+0x3ac>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d045      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a69      	ldr	r2, [pc, #420]	@ (80040c8 <HAL_DMA_Abort_IT+0x3b0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d040      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a68      	ldr	r2, [pc, #416]	@ (80040cc <HAL_DMA_Abort_IT+0x3b4>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d03b      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a66      	ldr	r2, [pc, #408]	@ (80040d0 <HAL_DMA_Abort_IT+0x3b8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d036      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a65      	ldr	r2, [pc, #404]	@ (80040d4 <HAL_DMA_Abort_IT+0x3bc>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d031      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a63      	ldr	r2, [pc, #396]	@ (80040d8 <HAL_DMA_Abort_IT+0x3c0>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d02c      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a62      	ldr	r2, [pc, #392]	@ (80040dc <HAL_DMA_Abort_IT+0x3c4>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d027      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a60      	ldr	r2, [pc, #384]	@ (80040e0 <HAL_DMA_Abort_IT+0x3c8>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d022      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a5f      	ldr	r2, [pc, #380]	@ (80040e4 <HAL_DMA_Abort_IT+0x3cc>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d01d      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a5d      	ldr	r2, [pc, #372]	@ (80040e8 <HAL_DMA_Abort_IT+0x3d0>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d018      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a5c      	ldr	r2, [pc, #368]	@ (80040ec <HAL_DMA_Abort_IT+0x3d4>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d013      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a5a      	ldr	r2, [pc, #360]	@ (80040f0 <HAL_DMA_Abort_IT+0x3d8>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d00e      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a59      	ldr	r2, [pc, #356]	@ (80040f4 <HAL_DMA_Abort_IT+0x3dc>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d009      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a57      	ldr	r2, [pc, #348]	@ (80040f8 <HAL_DMA_Abort_IT+0x3e0>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d004      	beq.n	8003fa8 <HAL_DMA_Abort_IT+0x290>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a56      	ldr	r2, [pc, #344]	@ (80040fc <HAL_DMA_Abort_IT+0x3e4>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d108      	bne.n	8003fba <HAL_DMA_Abort_IT+0x2a2>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 0201 	bic.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	e007      	b.n	8003fca <HAL_DMA_Abort_IT+0x2b2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0201 	bic.w	r2, r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a3c      	ldr	r2, [pc, #240]	@ (80040c0 <HAL_DMA_Abort_IT+0x3a8>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d072      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a3a      	ldr	r2, [pc, #232]	@ (80040c4 <HAL_DMA_Abort_IT+0x3ac>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d06d      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a39      	ldr	r2, [pc, #228]	@ (80040c8 <HAL_DMA_Abort_IT+0x3b0>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d068      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a37      	ldr	r2, [pc, #220]	@ (80040cc <HAL_DMA_Abort_IT+0x3b4>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d063      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a36      	ldr	r2, [pc, #216]	@ (80040d0 <HAL_DMA_Abort_IT+0x3b8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d05e      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a34      	ldr	r2, [pc, #208]	@ (80040d4 <HAL_DMA_Abort_IT+0x3bc>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d059      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a33      	ldr	r2, [pc, #204]	@ (80040d8 <HAL_DMA_Abort_IT+0x3c0>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d054      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a31      	ldr	r2, [pc, #196]	@ (80040dc <HAL_DMA_Abort_IT+0x3c4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d04f      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a30      	ldr	r2, [pc, #192]	@ (80040e0 <HAL_DMA_Abort_IT+0x3c8>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d04a      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a2e      	ldr	r2, [pc, #184]	@ (80040e4 <HAL_DMA_Abort_IT+0x3cc>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d045      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a2d      	ldr	r2, [pc, #180]	@ (80040e8 <HAL_DMA_Abort_IT+0x3d0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d040      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a2b      	ldr	r2, [pc, #172]	@ (80040ec <HAL_DMA_Abort_IT+0x3d4>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d03b      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a2a      	ldr	r2, [pc, #168]	@ (80040f0 <HAL_DMA_Abort_IT+0x3d8>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d036      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a28      	ldr	r2, [pc, #160]	@ (80040f4 <HAL_DMA_Abort_IT+0x3dc>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d031      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a27      	ldr	r2, [pc, #156]	@ (80040f8 <HAL_DMA_Abort_IT+0x3e0>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d02c      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a25      	ldr	r2, [pc, #148]	@ (80040fc <HAL_DMA_Abort_IT+0x3e4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d027      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a24      	ldr	r2, [pc, #144]	@ (8004100 <HAL_DMA_Abort_IT+0x3e8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d022      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a22      	ldr	r2, [pc, #136]	@ (8004104 <HAL_DMA_Abort_IT+0x3ec>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d01d      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a21      	ldr	r2, [pc, #132]	@ (8004108 <HAL_DMA_Abort_IT+0x3f0>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d018      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a1f      	ldr	r2, [pc, #124]	@ (800410c <HAL_DMA_Abort_IT+0x3f4>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d013      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a1e      	ldr	r2, [pc, #120]	@ (8004110 <HAL_DMA_Abort_IT+0x3f8>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d00e      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a1c      	ldr	r2, [pc, #112]	@ (8004114 <HAL_DMA_Abort_IT+0x3fc>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d009      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a1b      	ldr	r2, [pc, #108]	@ (8004118 <HAL_DMA_Abort_IT+0x400>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d004      	beq.n	80040ba <HAL_DMA_Abort_IT+0x3a2>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a19      	ldr	r2, [pc, #100]	@ (800411c <HAL_DMA_Abort_IT+0x404>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d132      	bne.n	8004120 <HAL_DMA_Abort_IT+0x408>
 80040ba:	2301      	movs	r3, #1
 80040bc:	e031      	b.n	8004122 <HAL_DMA_Abort_IT+0x40a>
 80040be:	bf00      	nop
 80040c0:	40020010 	.word	0x40020010
 80040c4:	40020028 	.word	0x40020028
 80040c8:	40020040 	.word	0x40020040
 80040cc:	40020058 	.word	0x40020058
 80040d0:	40020070 	.word	0x40020070
 80040d4:	40020088 	.word	0x40020088
 80040d8:	400200a0 	.word	0x400200a0
 80040dc:	400200b8 	.word	0x400200b8
 80040e0:	40020410 	.word	0x40020410
 80040e4:	40020428 	.word	0x40020428
 80040e8:	40020440 	.word	0x40020440
 80040ec:	40020458 	.word	0x40020458
 80040f0:	40020470 	.word	0x40020470
 80040f4:	40020488 	.word	0x40020488
 80040f8:	400204a0 	.word	0x400204a0
 80040fc:	400204b8 	.word	0x400204b8
 8004100:	58025408 	.word	0x58025408
 8004104:	5802541c 	.word	0x5802541c
 8004108:	58025430 	.word	0x58025430
 800410c:	58025444 	.word	0x58025444
 8004110:	58025458 	.word	0x58025458
 8004114:	5802546c 	.word	0x5802546c
 8004118:	58025480 	.word	0x58025480
 800411c:	58025494 	.word	0x58025494
 8004120:	2300      	movs	r3, #0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d028      	beq.n	8004178 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004130:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004134:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800413a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004140:	f003 031f 	and.w	r3, r3, #31
 8004144:	2201      	movs	r2, #1
 8004146:	409a      	lsls	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004154:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00c      	beq.n	8004178 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004168:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800416c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004176:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop

080041a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b08a      	sub	sp, #40	@ 0x28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041b0:	4b67      	ldr	r3, [pc, #412]	@ (8004350 <HAL_DMA_IRQHandler+0x1ac>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a67      	ldr	r2, [pc, #412]	@ (8004354 <HAL_DMA_IRQHandler+0x1b0>)
 80041b6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ba:	0a9b      	lsrs	r3, r3, #10
 80041bc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80041ca:	6a3b      	ldr	r3, [r7, #32]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a5f      	ldr	r2, [pc, #380]	@ (8004358 <HAL_DMA_IRQHandler+0x1b4>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d04a      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a5d      	ldr	r2, [pc, #372]	@ (800435c <HAL_DMA_IRQHandler+0x1b8>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d045      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a5c      	ldr	r2, [pc, #368]	@ (8004360 <HAL_DMA_IRQHandler+0x1bc>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d040      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a5a      	ldr	r2, [pc, #360]	@ (8004364 <HAL_DMA_IRQHandler+0x1c0>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d03b      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a59      	ldr	r2, [pc, #356]	@ (8004368 <HAL_DMA_IRQHandler+0x1c4>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d036      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a57      	ldr	r2, [pc, #348]	@ (800436c <HAL_DMA_IRQHandler+0x1c8>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d031      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a56      	ldr	r2, [pc, #344]	@ (8004370 <HAL_DMA_IRQHandler+0x1cc>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d02c      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a54      	ldr	r2, [pc, #336]	@ (8004374 <HAL_DMA_IRQHandler+0x1d0>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d027      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a53      	ldr	r2, [pc, #332]	@ (8004378 <HAL_DMA_IRQHandler+0x1d4>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d022      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a51      	ldr	r2, [pc, #324]	@ (800437c <HAL_DMA_IRQHandler+0x1d8>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d01d      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a50      	ldr	r2, [pc, #320]	@ (8004380 <HAL_DMA_IRQHandler+0x1dc>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d018      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a4e      	ldr	r2, [pc, #312]	@ (8004384 <HAL_DMA_IRQHandler+0x1e0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d013      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a4d      	ldr	r2, [pc, #308]	@ (8004388 <HAL_DMA_IRQHandler+0x1e4>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d00e      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a4b      	ldr	r2, [pc, #300]	@ (800438c <HAL_DMA_IRQHandler+0x1e8>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d009      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a4a      	ldr	r2, [pc, #296]	@ (8004390 <HAL_DMA_IRQHandler+0x1ec>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d004      	beq.n	8004276 <HAL_DMA_IRQHandler+0xd2>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a48      	ldr	r2, [pc, #288]	@ (8004394 <HAL_DMA_IRQHandler+0x1f0>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d101      	bne.n	800427a <HAL_DMA_IRQHandler+0xd6>
 8004276:	2301      	movs	r3, #1
 8004278:	e000      	b.n	800427c <HAL_DMA_IRQHandler+0xd8>
 800427a:	2300      	movs	r3, #0
 800427c:	2b00      	cmp	r3, #0
 800427e:	f000 842b 	beq.w	8004ad8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004286:	f003 031f 	and.w	r3, r3, #31
 800428a:	2208      	movs	r2, #8
 800428c:	409a      	lsls	r2, r3
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	4013      	ands	r3, r2
 8004292:	2b00      	cmp	r3, #0
 8004294:	f000 80a2 	beq.w	80043dc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a2e      	ldr	r2, [pc, #184]	@ (8004358 <HAL_DMA_IRQHandler+0x1b4>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d04a      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a2d      	ldr	r2, [pc, #180]	@ (800435c <HAL_DMA_IRQHandler+0x1b8>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d045      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a2b      	ldr	r2, [pc, #172]	@ (8004360 <HAL_DMA_IRQHandler+0x1bc>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d040      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004364 <HAL_DMA_IRQHandler+0x1c0>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d03b      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a28      	ldr	r2, [pc, #160]	@ (8004368 <HAL_DMA_IRQHandler+0x1c4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d036      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a27      	ldr	r2, [pc, #156]	@ (800436c <HAL_DMA_IRQHandler+0x1c8>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d031      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a25      	ldr	r2, [pc, #148]	@ (8004370 <HAL_DMA_IRQHandler+0x1cc>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d02c      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a24      	ldr	r2, [pc, #144]	@ (8004374 <HAL_DMA_IRQHandler+0x1d0>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d027      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a22      	ldr	r2, [pc, #136]	@ (8004378 <HAL_DMA_IRQHandler+0x1d4>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d022      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a21      	ldr	r2, [pc, #132]	@ (800437c <HAL_DMA_IRQHandler+0x1d8>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d01d      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a1f      	ldr	r2, [pc, #124]	@ (8004380 <HAL_DMA_IRQHandler+0x1dc>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d018      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a1e      	ldr	r2, [pc, #120]	@ (8004384 <HAL_DMA_IRQHandler+0x1e0>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d013      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a1c      	ldr	r2, [pc, #112]	@ (8004388 <HAL_DMA_IRQHandler+0x1e4>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00e      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a1b      	ldr	r2, [pc, #108]	@ (800438c <HAL_DMA_IRQHandler+0x1e8>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d009      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a19      	ldr	r2, [pc, #100]	@ (8004390 <HAL_DMA_IRQHandler+0x1ec>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d004      	beq.n	8004338 <HAL_DMA_IRQHandler+0x194>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a18      	ldr	r2, [pc, #96]	@ (8004394 <HAL_DMA_IRQHandler+0x1f0>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d12f      	bne.n	8004398 <HAL_DMA_IRQHandler+0x1f4>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0304 	and.w	r3, r3, #4
 8004342:	2b00      	cmp	r3, #0
 8004344:	bf14      	ite	ne
 8004346:	2301      	movne	r3, #1
 8004348:	2300      	moveq	r3, #0
 800434a:	b2db      	uxtb	r3, r3
 800434c:	e02e      	b.n	80043ac <HAL_DMA_IRQHandler+0x208>
 800434e:	bf00      	nop
 8004350:	24000010 	.word	0x24000010
 8004354:	1b4e81b5 	.word	0x1b4e81b5
 8004358:	40020010 	.word	0x40020010
 800435c:	40020028 	.word	0x40020028
 8004360:	40020040 	.word	0x40020040
 8004364:	40020058 	.word	0x40020058
 8004368:	40020070 	.word	0x40020070
 800436c:	40020088 	.word	0x40020088
 8004370:	400200a0 	.word	0x400200a0
 8004374:	400200b8 	.word	0x400200b8
 8004378:	40020410 	.word	0x40020410
 800437c:	40020428 	.word	0x40020428
 8004380:	40020440 	.word	0x40020440
 8004384:	40020458 	.word	0x40020458
 8004388:	40020470 	.word	0x40020470
 800438c:	40020488 	.word	0x40020488
 8004390:	400204a0 	.word	0x400204a0
 8004394:	400204b8 	.word	0x400204b8
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0308 	and.w	r3, r3, #8
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	bf14      	ite	ne
 80043a6:	2301      	movne	r3, #1
 80043a8:	2300      	moveq	r3, #0
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d015      	beq.n	80043dc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f022 0204 	bic.w	r2, r2, #4
 80043be:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c4:	f003 031f 	and.w	r3, r3, #31
 80043c8:	2208      	movs	r2, #8
 80043ca:	409a      	lsls	r2, r3
 80043cc:	6a3b      	ldr	r3, [r7, #32]
 80043ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d4:	f043 0201 	orr.w	r2, r3, #1
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e0:	f003 031f 	and.w	r3, r3, #31
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	fa22 f303 	lsr.w	r3, r2, r3
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d06e      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a69      	ldr	r2, [pc, #420]	@ (800459c <HAL_DMA_IRQHandler+0x3f8>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d04a      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a67      	ldr	r2, [pc, #412]	@ (80045a0 <HAL_DMA_IRQHandler+0x3fc>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d045      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a66      	ldr	r2, [pc, #408]	@ (80045a4 <HAL_DMA_IRQHandler+0x400>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d040      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a64      	ldr	r2, [pc, #400]	@ (80045a8 <HAL_DMA_IRQHandler+0x404>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d03b      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a63      	ldr	r2, [pc, #396]	@ (80045ac <HAL_DMA_IRQHandler+0x408>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d036      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a61      	ldr	r2, [pc, #388]	@ (80045b0 <HAL_DMA_IRQHandler+0x40c>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d031      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a60      	ldr	r2, [pc, #384]	@ (80045b4 <HAL_DMA_IRQHandler+0x410>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d02c      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a5e      	ldr	r2, [pc, #376]	@ (80045b8 <HAL_DMA_IRQHandler+0x414>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d027      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a5d      	ldr	r2, [pc, #372]	@ (80045bc <HAL_DMA_IRQHandler+0x418>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d022      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a5b      	ldr	r2, [pc, #364]	@ (80045c0 <HAL_DMA_IRQHandler+0x41c>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d01d      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a5a      	ldr	r2, [pc, #360]	@ (80045c4 <HAL_DMA_IRQHandler+0x420>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d018      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a58      	ldr	r2, [pc, #352]	@ (80045c8 <HAL_DMA_IRQHandler+0x424>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d013      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a57      	ldr	r2, [pc, #348]	@ (80045cc <HAL_DMA_IRQHandler+0x428>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d00e      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a55      	ldr	r2, [pc, #340]	@ (80045d0 <HAL_DMA_IRQHandler+0x42c>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d009      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a54      	ldr	r2, [pc, #336]	@ (80045d4 <HAL_DMA_IRQHandler+0x430>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d004      	beq.n	8004492 <HAL_DMA_IRQHandler+0x2ee>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a52      	ldr	r2, [pc, #328]	@ (80045d8 <HAL_DMA_IRQHandler+0x434>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d10a      	bne.n	80044a8 <HAL_DMA_IRQHandler+0x304>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	695b      	ldr	r3, [r3, #20]
 8004498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800449c:	2b00      	cmp	r3, #0
 800449e:	bf14      	ite	ne
 80044a0:	2301      	movne	r3, #1
 80044a2:	2300      	moveq	r3, #0
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	e003      	b.n	80044b0 <HAL_DMA_IRQHandler+0x30c>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2300      	movs	r3, #0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00d      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b8:	f003 031f 	and.w	r3, r3, #31
 80044bc:	2201      	movs	r2, #1
 80044be:	409a      	lsls	r2, r3
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c8:	f043 0202 	orr.w	r2, r3, #2
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d4:	f003 031f 	and.w	r3, r3, #31
 80044d8:	2204      	movs	r2, #4
 80044da:	409a      	lsls	r2, r3
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	4013      	ands	r3, r2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f000 808f 	beq.w	8004604 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a2c      	ldr	r2, [pc, #176]	@ (800459c <HAL_DMA_IRQHandler+0x3f8>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d04a      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a2a      	ldr	r2, [pc, #168]	@ (80045a0 <HAL_DMA_IRQHandler+0x3fc>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d045      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a29      	ldr	r2, [pc, #164]	@ (80045a4 <HAL_DMA_IRQHandler+0x400>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d040      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a27      	ldr	r2, [pc, #156]	@ (80045a8 <HAL_DMA_IRQHandler+0x404>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d03b      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a26      	ldr	r2, [pc, #152]	@ (80045ac <HAL_DMA_IRQHandler+0x408>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d036      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a24      	ldr	r2, [pc, #144]	@ (80045b0 <HAL_DMA_IRQHandler+0x40c>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d031      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a23      	ldr	r2, [pc, #140]	@ (80045b4 <HAL_DMA_IRQHandler+0x410>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d02c      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a21      	ldr	r2, [pc, #132]	@ (80045b8 <HAL_DMA_IRQHandler+0x414>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d027      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a20      	ldr	r2, [pc, #128]	@ (80045bc <HAL_DMA_IRQHandler+0x418>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d022      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a1e      	ldr	r2, [pc, #120]	@ (80045c0 <HAL_DMA_IRQHandler+0x41c>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d01d      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a1d      	ldr	r2, [pc, #116]	@ (80045c4 <HAL_DMA_IRQHandler+0x420>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d018      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a1b      	ldr	r2, [pc, #108]	@ (80045c8 <HAL_DMA_IRQHandler+0x424>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d013      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a1a      	ldr	r2, [pc, #104]	@ (80045cc <HAL_DMA_IRQHandler+0x428>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d00e      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a18      	ldr	r2, [pc, #96]	@ (80045d0 <HAL_DMA_IRQHandler+0x42c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d009      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a17      	ldr	r2, [pc, #92]	@ (80045d4 <HAL_DMA_IRQHandler+0x430>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d004      	beq.n	8004586 <HAL_DMA_IRQHandler+0x3e2>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a15      	ldr	r2, [pc, #84]	@ (80045d8 <HAL_DMA_IRQHandler+0x434>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d12a      	bne.n	80045dc <HAL_DMA_IRQHandler+0x438>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	bf14      	ite	ne
 8004594:	2301      	movne	r3, #1
 8004596:	2300      	moveq	r3, #0
 8004598:	b2db      	uxtb	r3, r3
 800459a:	e023      	b.n	80045e4 <HAL_DMA_IRQHandler+0x440>
 800459c:	40020010 	.word	0x40020010
 80045a0:	40020028 	.word	0x40020028
 80045a4:	40020040 	.word	0x40020040
 80045a8:	40020058 	.word	0x40020058
 80045ac:	40020070 	.word	0x40020070
 80045b0:	40020088 	.word	0x40020088
 80045b4:	400200a0 	.word	0x400200a0
 80045b8:	400200b8 	.word	0x400200b8
 80045bc:	40020410 	.word	0x40020410
 80045c0:	40020428 	.word	0x40020428
 80045c4:	40020440 	.word	0x40020440
 80045c8:	40020458 	.word	0x40020458
 80045cc:	40020470 	.word	0x40020470
 80045d0:	40020488 	.word	0x40020488
 80045d4:	400204a0 	.word	0x400204a0
 80045d8:	400204b8 	.word	0x400204b8
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	2300      	movs	r3, #0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00d      	beq.n	8004604 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ec:	f003 031f 	and.w	r3, r3, #31
 80045f0:	2204      	movs	r2, #4
 80045f2:	409a      	lsls	r2, r3
 80045f4:	6a3b      	ldr	r3, [r7, #32]
 80045f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045fc:	f043 0204 	orr.w	r2, r3, #4
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004608:	f003 031f 	and.w	r3, r3, #31
 800460c:	2210      	movs	r2, #16
 800460e:	409a      	lsls	r2, r3
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	4013      	ands	r3, r2
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80a6 	beq.w	8004766 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a85      	ldr	r2, [pc, #532]	@ (8004834 <HAL_DMA_IRQHandler+0x690>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d04a      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a83      	ldr	r2, [pc, #524]	@ (8004838 <HAL_DMA_IRQHandler+0x694>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d045      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a82      	ldr	r2, [pc, #520]	@ (800483c <HAL_DMA_IRQHandler+0x698>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d040      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a80      	ldr	r2, [pc, #512]	@ (8004840 <HAL_DMA_IRQHandler+0x69c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d03b      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a7f      	ldr	r2, [pc, #508]	@ (8004844 <HAL_DMA_IRQHandler+0x6a0>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d036      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a7d      	ldr	r2, [pc, #500]	@ (8004848 <HAL_DMA_IRQHandler+0x6a4>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d031      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a7c      	ldr	r2, [pc, #496]	@ (800484c <HAL_DMA_IRQHandler+0x6a8>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d02c      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a7a      	ldr	r2, [pc, #488]	@ (8004850 <HAL_DMA_IRQHandler+0x6ac>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d027      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a79      	ldr	r2, [pc, #484]	@ (8004854 <HAL_DMA_IRQHandler+0x6b0>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d022      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a77      	ldr	r2, [pc, #476]	@ (8004858 <HAL_DMA_IRQHandler+0x6b4>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d01d      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a76      	ldr	r2, [pc, #472]	@ (800485c <HAL_DMA_IRQHandler+0x6b8>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d018      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a74      	ldr	r2, [pc, #464]	@ (8004860 <HAL_DMA_IRQHandler+0x6bc>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d013      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a73      	ldr	r2, [pc, #460]	@ (8004864 <HAL_DMA_IRQHandler+0x6c0>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d00e      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a71      	ldr	r2, [pc, #452]	@ (8004868 <HAL_DMA_IRQHandler+0x6c4>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d009      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a70      	ldr	r2, [pc, #448]	@ (800486c <HAL_DMA_IRQHandler+0x6c8>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d004      	beq.n	80046ba <HAL_DMA_IRQHandler+0x516>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004870 <HAL_DMA_IRQHandler+0x6cc>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d10a      	bne.n	80046d0 <HAL_DMA_IRQHandler+0x52c>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0308 	and.w	r3, r3, #8
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	bf14      	ite	ne
 80046c8:	2301      	movne	r3, #1
 80046ca:	2300      	moveq	r3, #0
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	e009      	b.n	80046e4 <HAL_DMA_IRQHandler+0x540>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0304 	and.w	r3, r3, #4
 80046da:	2b00      	cmp	r3, #0
 80046dc:	bf14      	ite	ne
 80046de:	2301      	movne	r3, #1
 80046e0:	2300      	moveq	r3, #0
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d03e      	beq.n	8004766 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ec:	f003 031f 	and.w	r3, r3, #31
 80046f0:	2210      	movs	r2, #16
 80046f2:	409a      	lsls	r2, r3
 80046f4:	6a3b      	ldr	r3, [r7, #32]
 80046f6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d018      	beq.n	8004738 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d108      	bne.n	8004726 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004718:	2b00      	cmp	r3, #0
 800471a:	d024      	beq.n	8004766 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	4798      	blx	r3
 8004724:	e01f      	b.n	8004766 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800472a:	2b00      	cmp	r3, #0
 800472c:	d01b      	beq.n	8004766 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	4798      	blx	r3
 8004736:	e016      	b.n	8004766 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004742:	2b00      	cmp	r3, #0
 8004744:	d107      	bne.n	8004756 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 0208 	bic.w	r2, r2, #8
 8004754:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800476a:	f003 031f 	and.w	r3, r3, #31
 800476e:	2220      	movs	r2, #32
 8004770:	409a      	lsls	r2, r3
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	4013      	ands	r3, r2
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 8110 	beq.w	800499c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a2c      	ldr	r2, [pc, #176]	@ (8004834 <HAL_DMA_IRQHandler+0x690>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d04a      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a2b      	ldr	r2, [pc, #172]	@ (8004838 <HAL_DMA_IRQHandler+0x694>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d045      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a29      	ldr	r2, [pc, #164]	@ (800483c <HAL_DMA_IRQHandler+0x698>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d040      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a28      	ldr	r2, [pc, #160]	@ (8004840 <HAL_DMA_IRQHandler+0x69c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d03b      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a26      	ldr	r2, [pc, #152]	@ (8004844 <HAL_DMA_IRQHandler+0x6a0>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d036      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a25      	ldr	r2, [pc, #148]	@ (8004848 <HAL_DMA_IRQHandler+0x6a4>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d031      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a23      	ldr	r2, [pc, #140]	@ (800484c <HAL_DMA_IRQHandler+0x6a8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d02c      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a22      	ldr	r2, [pc, #136]	@ (8004850 <HAL_DMA_IRQHandler+0x6ac>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d027      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a20      	ldr	r2, [pc, #128]	@ (8004854 <HAL_DMA_IRQHandler+0x6b0>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d022      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a1f      	ldr	r2, [pc, #124]	@ (8004858 <HAL_DMA_IRQHandler+0x6b4>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d01d      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a1d      	ldr	r2, [pc, #116]	@ (800485c <HAL_DMA_IRQHandler+0x6b8>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d018      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004860 <HAL_DMA_IRQHandler+0x6bc>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d013      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a1a      	ldr	r2, [pc, #104]	@ (8004864 <HAL_DMA_IRQHandler+0x6c0>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d00e      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a19      	ldr	r2, [pc, #100]	@ (8004868 <HAL_DMA_IRQHandler+0x6c4>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d009      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a17      	ldr	r2, [pc, #92]	@ (800486c <HAL_DMA_IRQHandler+0x6c8>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d004      	beq.n	800481c <HAL_DMA_IRQHandler+0x678>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a16      	ldr	r2, [pc, #88]	@ (8004870 <HAL_DMA_IRQHandler+0x6cc>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d12b      	bne.n	8004874 <HAL_DMA_IRQHandler+0x6d0>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0310 	and.w	r3, r3, #16
 8004826:	2b00      	cmp	r3, #0
 8004828:	bf14      	ite	ne
 800482a:	2301      	movne	r3, #1
 800482c:	2300      	moveq	r3, #0
 800482e:	b2db      	uxtb	r3, r3
 8004830:	e02a      	b.n	8004888 <HAL_DMA_IRQHandler+0x6e4>
 8004832:	bf00      	nop
 8004834:	40020010 	.word	0x40020010
 8004838:	40020028 	.word	0x40020028
 800483c:	40020040 	.word	0x40020040
 8004840:	40020058 	.word	0x40020058
 8004844:	40020070 	.word	0x40020070
 8004848:	40020088 	.word	0x40020088
 800484c:	400200a0 	.word	0x400200a0
 8004850:	400200b8 	.word	0x400200b8
 8004854:	40020410 	.word	0x40020410
 8004858:	40020428 	.word	0x40020428
 800485c:	40020440 	.word	0x40020440
 8004860:	40020458 	.word	0x40020458
 8004864:	40020470 	.word	0x40020470
 8004868:	40020488 	.word	0x40020488
 800486c:	400204a0 	.word	0x400204a0
 8004870:	400204b8 	.word	0x400204b8
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	bf14      	ite	ne
 8004882:	2301      	movne	r3, #1
 8004884:	2300      	moveq	r3, #0
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 8087 	beq.w	800499c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004892:	f003 031f 	and.w	r3, r3, #31
 8004896:	2220      	movs	r2, #32
 8004898:	409a      	lsls	r2, r3
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b04      	cmp	r3, #4
 80048a8:	d139      	bne.n	800491e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0216 	bic.w	r2, r2, #22
 80048b8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	695a      	ldr	r2, [r3, #20]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048c8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d103      	bne.n	80048da <HAL_DMA_IRQHandler+0x736>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d007      	beq.n	80048ea <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0208 	bic.w	r2, r2, #8
 80048e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ee:	f003 031f 	and.w	r3, r3, #31
 80048f2:	223f      	movs	r2, #63	@ 0x3f
 80048f4:	409a      	lsls	r2, r3
 80048f6:	6a3b      	ldr	r3, [r7, #32]
 80048f8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 834a 	beq.w	8004fa8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	4798      	blx	r3
          }
          return;
 800491c:	e344      	b.n	8004fa8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d018      	beq.n	800495e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d108      	bne.n	800494c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493e:	2b00      	cmp	r3, #0
 8004940:	d02c      	beq.n	800499c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	4798      	blx	r3
 800494a:	e027      	b.n	800499c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004950:	2b00      	cmp	r3, #0
 8004952:	d023      	beq.n	800499c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	4798      	blx	r3
 800495c:	e01e      	b.n	800499c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004968:	2b00      	cmp	r3, #0
 800496a:	d10f      	bne.n	800498c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f022 0210 	bic.w	r2, r2, #16
 800497a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 8306 	beq.w	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 8088 	beq.w	8004ac4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2204      	movs	r2, #4
 80049b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a7a      	ldr	r2, [pc, #488]	@ (8004bac <HAL_DMA_IRQHandler+0xa08>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d04a      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a79      	ldr	r2, [pc, #484]	@ (8004bb0 <HAL_DMA_IRQHandler+0xa0c>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d045      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a77      	ldr	r2, [pc, #476]	@ (8004bb4 <HAL_DMA_IRQHandler+0xa10>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d040      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a76      	ldr	r2, [pc, #472]	@ (8004bb8 <HAL_DMA_IRQHandler+0xa14>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d03b      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a74      	ldr	r2, [pc, #464]	@ (8004bbc <HAL_DMA_IRQHandler+0xa18>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d036      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a73      	ldr	r2, [pc, #460]	@ (8004bc0 <HAL_DMA_IRQHandler+0xa1c>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d031      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a71      	ldr	r2, [pc, #452]	@ (8004bc4 <HAL_DMA_IRQHandler+0xa20>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d02c      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a70      	ldr	r2, [pc, #448]	@ (8004bc8 <HAL_DMA_IRQHandler+0xa24>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d027      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a6e      	ldr	r2, [pc, #440]	@ (8004bcc <HAL_DMA_IRQHandler+0xa28>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d022      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a6d      	ldr	r2, [pc, #436]	@ (8004bd0 <HAL_DMA_IRQHandler+0xa2c>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d01d      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a6b      	ldr	r2, [pc, #428]	@ (8004bd4 <HAL_DMA_IRQHandler+0xa30>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d018      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a6a      	ldr	r2, [pc, #424]	@ (8004bd8 <HAL_DMA_IRQHandler+0xa34>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d013      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a68      	ldr	r2, [pc, #416]	@ (8004bdc <HAL_DMA_IRQHandler+0xa38>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d00e      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a67      	ldr	r2, [pc, #412]	@ (8004be0 <HAL_DMA_IRQHandler+0xa3c>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d009      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a65      	ldr	r2, [pc, #404]	@ (8004be4 <HAL_DMA_IRQHandler+0xa40>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d004      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x8b8>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a64      	ldr	r2, [pc, #400]	@ (8004be8 <HAL_DMA_IRQHandler+0xa44>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d108      	bne.n	8004a6e <HAL_DMA_IRQHandler+0x8ca>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f022 0201 	bic.w	r2, r2, #1
 8004a6a:	601a      	str	r2, [r3, #0]
 8004a6c:	e007      	b.n	8004a7e <HAL_DMA_IRQHandler+0x8da>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0201 	bic.w	r2, r2, #1
 8004a7c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	3301      	adds	r3, #1
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d307      	bcc.n	8004a9a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0301 	and.w	r3, r3, #1
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d1f2      	bne.n	8004a7e <HAL_DMA_IRQHandler+0x8da>
 8004a98:	e000      	b.n	8004a9c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004a9a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d004      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2203      	movs	r2, #3
 8004aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004ab2:	e003      	b.n	8004abc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f000 8272 	beq.w	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	4798      	blx	r3
 8004ad6:	e26c      	b.n	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a43      	ldr	r2, [pc, #268]	@ (8004bec <HAL_DMA_IRQHandler+0xa48>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d022      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x984>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a42      	ldr	r2, [pc, #264]	@ (8004bf0 <HAL_DMA_IRQHandler+0xa4c>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d01d      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x984>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a40      	ldr	r2, [pc, #256]	@ (8004bf4 <HAL_DMA_IRQHandler+0xa50>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d018      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x984>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a3f      	ldr	r2, [pc, #252]	@ (8004bf8 <HAL_DMA_IRQHandler+0xa54>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d013      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x984>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a3d      	ldr	r2, [pc, #244]	@ (8004bfc <HAL_DMA_IRQHandler+0xa58>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d00e      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x984>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a3c      	ldr	r2, [pc, #240]	@ (8004c00 <HAL_DMA_IRQHandler+0xa5c>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d009      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x984>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a3a      	ldr	r2, [pc, #232]	@ (8004c04 <HAL_DMA_IRQHandler+0xa60>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d004      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x984>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a39      	ldr	r2, [pc, #228]	@ (8004c08 <HAL_DMA_IRQHandler+0xa64>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d101      	bne.n	8004b2c <HAL_DMA_IRQHandler+0x988>
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e000      	b.n	8004b2e <HAL_DMA_IRQHandler+0x98a>
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 823f 	beq.w	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b40:	f003 031f 	and.w	r3, r3, #31
 8004b44:	2204      	movs	r2, #4
 8004b46:	409a      	lsls	r2, r3
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 80cd 	beq.w	8004cec <HAL_DMA_IRQHandler+0xb48>
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f003 0304 	and.w	r3, r3, #4
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80c7 	beq.w	8004cec <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b62:	f003 031f 	and.w	r3, r3, #31
 8004b66:	2204      	movs	r2, #4
 8004b68:	409a      	lsls	r2, r3
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d049      	beq.n	8004c0c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d109      	bne.n	8004b96 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 8210 	beq.w	8004fac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b94:	e20a      	b.n	8004fac <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 8206 	beq.w	8004fac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ba8:	e200      	b.n	8004fac <HAL_DMA_IRQHandler+0xe08>
 8004baa:	bf00      	nop
 8004bac:	40020010 	.word	0x40020010
 8004bb0:	40020028 	.word	0x40020028
 8004bb4:	40020040 	.word	0x40020040
 8004bb8:	40020058 	.word	0x40020058
 8004bbc:	40020070 	.word	0x40020070
 8004bc0:	40020088 	.word	0x40020088
 8004bc4:	400200a0 	.word	0x400200a0
 8004bc8:	400200b8 	.word	0x400200b8
 8004bcc:	40020410 	.word	0x40020410
 8004bd0:	40020428 	.word	0x40020428
 8004bd4:	40020440 	.word	0x40020440
 8004bd8:	40020458 	.word	0x40020458
 8004bdc:	40020470 	.word	0x40020470
 8004be0:	40020488 	.word	0x40020488
 8004be4:	400204a0 	.word	0x400204a0
 8004be8:	400204b8 	.word	0x400204b8
 8004bec:	58025408 	.word	0x58025408
 8004bf0:	5802541c 	.word	0x5802541c
 8004bf4:	58025430 	.word	0x58025430
 8004bf8:	58025444 	.word	0x58025444
 8004bfc:	58025458 	.word	0x58025458
 8004c00:	5802546c 	.word	0x5802546c
 8004c04:	58025480 	.word	0x58025480
 8004c08:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d160      	bne.n	8004cd8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a7f      	ldr	r2, [pc, #508]	@ (8004e18 <HAL_DMA_IRQHandler+0xc74>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d04a      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a7d      	ldr	r2, [pc, #500]	@ (8004e1c <HAL_DMA_IRQHandler+0xc78>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d045      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a7c      	ldr	r2, [pc, #496]	@ (8004e20 <HAL_DMA_IRQHandler+0xc7c>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d040      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a7a      	ldr	r2, [pc, #488]	@ (8004e24 <HAL_DMA_IRQHandler+0xc80>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d03b      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a79      	ldr	r2, [pc, #484]	@ (8004e28 <HAL_DMA_IRQHandler+0xc84>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d036      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a77      	ldr	r2, [pc, #476]	@ (8004e2c <HAL_DMA_IRQHandler+0xc88>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d031      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a76      	ldr	r2, [pc, #472]	@ (8004e30 <HAL_DMA_IRQHandler+0xc8c>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d02c      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a74      	ldr	r2, [pc, #464]	@ (8004e34 <HAL_DMA_IRQHandler+0xc90>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d027      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a73      	ldr	r2, [pc, #460]	@ (8004e38 <HAL_DMA_IRQHandler+0xc94>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d022      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a71      	ldr	r2, [pc, #452]	@ (8004e3c <HAL_DMA_IRQHandler+0xc98>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d01d      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a70      	ldr	r2, [pc, #448]	@ (8004e40 <HAL_DMA_IRQHandler+0xc9c>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d018      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a6e      	ldr	r2, [pc, #440]	@ (8004e44 <HAL_DMA_IRQHandler+0xca0>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d013      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a6d      	ldr	r2, [pc, #436]	@ (8004e48 <HAL_DMA_IRQHandler+0xca4>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d00e      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a6b      	ldr	r2, [pc, #428]	@ (8004e4c <HAL_DMA_IRQHandler+0xca8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d009      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a6a      	ldr	r2, [pc, #424]	@ (8004e50 <HAL_DMA_IRQHandler+0xcac>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d004      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0xb12>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a68      	ldr	r2, [pc, #416]	@ (8004e54 <HAL_DMA_IRQHandler+0xcb0>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d108      	bne.n	8004cc8 <HAL_DMA_IRQHandler+0xb24>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0208 	bic.w	r2, r2, #8
 8004cc4:	601a      	str	r2, [r3, #0]
 8004cc6:	e007      	b.n	8004cd8 <HAL_DMA_IRQHandler+0xb34>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f022 0204 	bic.w	r2, r2, #4
 8004cd6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 8165 	beq.w	8004fac <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004cea:	e15f      	b.n	8004fac <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cf0:	f003 031f 	and.w	r3, r3, #31
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	409a      	lsls	r2, r3
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 80c5 	beq.w	8004e8c <HAL_DMA_IRQHandler+0xce8>
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 80bf 	beq.w	8004e8c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d12:	f003 031f 	and.w	r3, r3, #31
 8004d16:	2202      	movs	r2, #2
 8004d18:	409a      	lsls	r2, r3
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d018      	beq.n	8004d5a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d109      	bne.n	8004d46 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f000 813a 	beq.w	8004fb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d44:	e134      	b.n	8004fb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f000 8130 	beq.w	8004fb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004d58:	e12a      	b.n	8004fb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	f003 0320 	and.w	r3, r3, #32
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f040 8089 	bne.w	8004e78 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a2b      	ldr	r2, [pc, #172]	@ (8004e18 <HAL_DMA_IRQHandler+0xc74>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d04a      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a29      	ldr	r2, [pc, #164]	@ (8004e1c <HAL_DMA_IRQHandler+0xc78>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d045      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a28      	ldr	r2, [pc, #160]	@ (8004e20 <HAL_DMA_IRQHandler+0xc7c>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d040      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a26      	ldr	r2, [pc, #152]	@ (8004e24 <HAL_DMA_IRQHandler+0xc80>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d03b      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a25      	ldr	r2, [pc, #148]	@ (8004e28 <HAL_DMA_IRQHandler+0xc84>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d036      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a23      	ldr	r2, [pc, #140]	@ (8004e2c <HAL_DMA_IRQHandler+0xc88>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d031      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a22      	ldr	r2, [pc, #136]	@ (8004e30 <HAL_DMA_IRQHandler+0xc8c>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d02c      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a20      	ldr	r2, [pc, #128]	@ (8004e34 <HAL_DMA_IRQHandler+0xc90>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d027      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a1f      	ldr	r2, [pc, #124]	@ (8004e38 <HAL_DMA_IRQHandler+0xc94>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d022      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8004e3c <HAL_DMA_IRQHandler+0xc98>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d01d      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a1c      	ldr	r2, [pc, #112]	@ (8004e40 <HAL_DMA_IRQHandler+0xc9c>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d018      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8004e44 <HAL_DMA_IRQHandler+0xca0>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d013      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a19      	ldr	r2, [pc, #100]	@ (8004e48 <HAL_DMA_IRQHandler+0xca4>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d00e      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a17      	ldr	r2, [pc, #92]	@ (8004e4c <HAL_DMA_IRQHandler+0xca8>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d009      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a16      	ldr	r2, [pc, #88]	@ (8004e50 <HAL_DMA_IRQHandler+0xcac>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d004      	beq.n	8004e06 <HAL_DMA_IRQHandler+0xc62>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a14      	ldr	r2, [pc, #80]	@ (8004e54 <HAL_DMA_IRQHandler+0xcb0>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d128      	bne.n	8004e58 <HAL_DMA_IRQHandler+0xcb4>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 0214 	bic.w	r2, r2, #20
 8004e14:	601a      	str	r2, [r3, #0]
 8004e16:	e027      	b.n	8004e68 <HAL_DMA_IRQHandler+0xcc4>
 8004e18:	40020010 	.word	0x40020010
 8004e1c:	40020028 	.word	0x40020028
 8004e20:	40020040 	.word	0x40020040
 8004e24:	40020058 	.word	0x40020058
 8004e28:	40020070 	.word	0x40020070
 8004e2c:	40020088 	.word	0x40020088
 8004e30:	400200a0 	.word	0x400200a0
 8004e34:	400200b8 	.word	0x400200b8
 8004e38:	40020410 	.word	0x40020410
 8004e3c:	40020428 	.word	0x40020428
 8004e40:	40020440 	.word	0x40020440
 8004e44:	40020458 	.word	0x40020458
 8004e48:	40020470 	.word	0x40020470
 8004e4c:	40020488 	.word	0x40020488
 8004e50:	400204a0 	.word	0x400204a0
 8004e54:	400204b8 	.word	0x400204b8
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 020a 	bic.w	r2, r2, #10
 8004e66:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 8097 	beq.w	8004fb0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e8a:	e091      	b.n	8004fb0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e90:	f003 031f 	and.w	r3, r3, #31
 8004e94:	2208      	movs	r2, #8
 8004e96:	409a      	lsls	r2, r3
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	f000 8088 	beq.w	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	f003 0308 	and.w	r3, r3, #8
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f000 8082 	beq.w	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a41      	ldr	r2, [pc, #260]	@ (8004fb8 <HAL_DMA_IRQHandler+0xe14>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d04a      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a3f      	ldr	r2, [pc, #252]	@ (8004fbc <HAL_DMA_IRQHandler+0xe18>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d045      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a3e      	ldr	r2, [pc, #248]	@ (8004fc0 <HAL_DMA_IRQHandler+0xe1c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d040      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a3c      	ldr	r2, [pc, #240]	@ (8004fc4 <HAL_DMA_IRQHandler+0xe20>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d03b      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a3b      	ldr	r2, [pc, #236]	@ (8004fc8 <HAL_DMA_IRQHandler+0xe24>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d036      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a39      	ldr	r2, [pc, #228]	@ (8004fcc <HAL_DMA_IRQHandler+0xe28>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d031      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a38      	ldr	r2, [pc, #224]	@ (8004fd0 <HAL_DMA_IRQHandler+0xe2c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d02c      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a36      	ldr	r2, [pc, #216]	@ (8004fd4 <HAL_DMA_IRQHandler+0xe30>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d027      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a35      	ldr	r2, [pc, #212]	@ (8004fd8 <HAL_DMA_IRQHandler+0xe34>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d022      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a33      	ldr	r2, [pc, #204]	@ (8004fdc <HAL_DMA_IRQHandler+0xe38>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d01d      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a32      	ldr	r2, [pc, #200]	@ (8004fe0 <HAL_DMA_IRQHandler+0xe3c>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d018      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a30      	ldr	r2, [pc, #192]	@ (8004fe4 <HAL_DMA_IRQHandler+0xe40>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d013      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a2f      	ldr	r2, [pc, #188]	@ (8004fe8 <HAL_DMA_IRQHandler+0xe44>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00e      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a2d      	ldr	r2, [pc, #180]	@ (8004fec <HAL_DMA_IRQHandler+0xe48>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d009      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a2c      	ldr	r2, [pc, #176]	@ (8004ff0 <HAL_DMA_IRQHandler+0xe4c>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_DMA_IRQHandler+0xdaa>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a2a      	ldr	r2, [pc, #168]	@ (8004ff4 <HAL_DMA_IRQHandler+0xe50>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d108      	bne.n	8004f60 <HAL_DMA_IRQHandler+0xdbc>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f022 021c 	bic.w	r2, r2, #28
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	e007      	b.n	8004f70 <HAL_DMA_IRQHandler+0xdcc>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 020e 	bic.w	r2, r2, #14
 8004f6e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f74:	f003 031f 	and.w	r3, r3, #31
 8004f78:	2201      	movs	r2, #1
 8004f7a:	409a      	lsls	r2, r3
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d009      	beq.n	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	4798      	blx	r3
 8004fa6:	e004      	b.n	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004fa8:	bf00      	nop
 8004faa:	e002      	b.n	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004fac:	bf00      	nop
 8004fae:	e000      	b.n	8004fb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004fb0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004fb2:	3728      	adds	r7, #40	@ 0x28
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	40020010 	.word	0x40020010
 8004fbc:	40020028 	.word	0x40020028
 8004fc0:	40020040 	.word	0x40020040
 8004fc4:	40020058 	.word	0x40020058
 8004fc8:	40020070 	.word	0x40020070
 8004fcc:	40020088 	.word	0x40020088
 8004fd0:	400200a0 	.word	0x400200a0
 8004fd4:	400200b8 	.word	0x400200b8
 8004fd8:	40020410 	.word	0x40020410
 8004fdc:	40020428 	.word	0x40020428
 8004fe0:	40020440 	.word	0x40020440
 8004fe4:	40020458 	.word	0x40020458
 8004fe8:	40020470 	.word	0x40020470
 8004fec:	40020488 	.word	0x40020488
 8004ff0:	400204a0 	.word	0x400204a0
 8004ff4:	400204b8 	.word	0x400204b8

08004ff8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8005004:	4618      	mov	r0, r3
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005010:	b480      	push	{r7}
 8005012:	b087      	sub	sp, #28
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005022:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005028:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a7f      	ldr	r2, [pc, #508]	@ (800522c <DMA_SetConfig+0x21c>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d072      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a7d      	ldr	r2, [pc, #500]	@ (8005230 <DMA_SetConfig+0x220>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d06d      	beq.n	800511a <DMA_SetConfig+0x10a>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a7c      	ldr	r2, [pc, #496]	@ (8005234 <DMA_SetConfig+0x224>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d068      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a7a      	ldr	r2, [pc, #488]	@ (8005238 <DMA_SetConfig+0x228>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d063      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a79      	ldr	r2, [pc, #484]	@ (800523c <DMA_SetConfig+0x22c>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d05e      	beq.n	800511a <DMA_SetConfig+0x10a>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a77      	ldr	r2, [pc, #476]	@ (8005240 <DMA_SetConfig+0x230>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d059      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a76      	ldr	r2, [pc, #472]	@ (8005244 <DMA_SetConfig+0x234>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d054      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a74      	ldr	r2, [pc, #464]	@ (8005248 <DMA_SetConfig+0x238>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d04f      	beq.n	800511a <DMA_SetConfig+0x10a>
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a73      	ldr	r2, [pc, #460]	@ (800524c <DMA_SetConfig+0x23c>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d04a      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a71      	ldr	r2, [pc, #452]	@ (8005250 <DMA_SetConfig+0x240>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d045      	beq.n	800511a <DMA_SetConfig+0x10a>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a70      	ldr	r2, [pc, #448]	@ (8005254 <DMA_SetConfig+0x244>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d040      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a6e      	ldr	r2, [pc, #440]	@ (8005258 <DMA_SetConfig+0x248>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d03b      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a6d      	ldr	r2, [pc, #436]	@ (800525c <DMA_SetConfig+0x24c>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d036      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a6b      	ldr	r2, [pc, #428]	@ (8005260 <DMA_SetConfig+0x250>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d031      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a6a      	ldr	r2, [pc, #424]	@ (8005264 <DMA_SetConfig+0x254>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d02c      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a68      	ldr	r2, [pc, #416]	@ (8005268 <DMA_SetConfig+0x258>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d027      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a67      	ldr	r2, [pc, #412]	@ (800526c <DMA_SetConfig+0x25c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d022      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a65      	ldr	r2, [pc, #404]	@ (8005270 <DMA_SetConfig+0x260>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d01d      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a64      	ldr	r2, [pc, #400]	@ (8005274 <DMA_SetConfig+0x264>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d018      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a62      	ldr	r2, [pc, #392]	@ (8005278 <DMA_SetConfig+0x268>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d013      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a61      	ldr	r2, [pc, #388]	@ (800527c <DMA_SetConfig+0x26c>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d00e      	beq.n	800511a <DMA_SetConfig+0x10a>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a5f      	ldr	r2, [pc, #380]	@ (8005280 <DMA_SetConfig+0x270>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d009      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a5e      	ldr	r2, [pc, #376]	@ (8005284 <DMA_SetConfig+0x274>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d004      	beq.n	800511a <DMA_SetConfig+0x10a>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a5c      	ldr	r2, [pc, #368]	@ (8005288 <DMA_SetConfig+0x278>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d101      	bne.n	800511e <DMA_SetConfig+0x10e>
 800511a:	2301      	movs	r3, #1
 800511c:	e000      	b.n	8005120 <DMA_SetConfig+0x110>
 800511e:	2300      	movs	r3, #0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00d      	beq.n	8005140 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800512c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005132:	2b00      	cmp	r3, #0
 8005134:	d004      	beq.n	8005140 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800513e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a39      	ldr	r2, [pc, #228]	@ (800522c <DMA_SetConfig+0x21c>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d04a      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a38      	ldr	r2, [pc, #224]	@ (8005230 <DMA_SetConfig+0x220>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d045      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a36      	ldr	r2, [pc, #216]	@ (8005234 <DMA_SetConfig+0x224>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d040      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a35      	ldr	r2, [pc, #212]	@ (8005238 <DMA_SetConfig+0x228>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d03b      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a33      	ldr	r2, [pc, #204]	@ (800523c <DMA_SetConfig+0x22c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d036      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a32      	ldr	r2, [pc, #200]	@ (8005240 <DMA_SetConfig+0x230>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d031      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a30      	ldr	r2, [pc, #192]	@ (8005244 <DMA_SetConfig+0x234>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d02c      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a2f      	ldr	r2, [pc, #188]	@ (8005248 <DMA_SetConfig+0x238>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d027      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a2d      	ldr	r2, [pc, #180]	@ (800524c <DMA_SetConfig+0x23c>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d022      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a2c      	ldr	r2, [pc, #176]	@ (8005250 <DMA_SetConfig+0x240>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d01d      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a2a      	ldr	r2, [pc, #168]	@ (8005254 <DMA_SetConfig+0x244>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d018      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a29      	ldr	r2, [pc, #164]	@ (8005258 <DMA_SetConfig+0x248>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d013      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a27      	ldr	r2, [pc, #156]	@ (800525c <DMA_SetConfig+0x24c>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d00e      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a26      	ldr	r2, [pc, #152]	@ (8005260 <DMA_SetConfig+0x250>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d009      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a24      	ldr	r2, [pc, #144]	@ (8005264 <DMA_SetConfig+0x254>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d004      	beq.n	80051e0 <DMA_SetConfig+0x1d0>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a23      	ldr	r2, [pc, #140]	@ (8005268 <DMA_SetConfig+0x258>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d101      	bne.n	80051e4 <DMA_SetConfig+0x1d4>
 80051e0:	2301      	movs	r3, #1
 80051e2:	e000      	b.n	80051e6 <DMA_SetConfig+0x1d6>
 80051e4:	2300      	movs	r3, #0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d059      	beq.n	800529e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ee:	f003 031f 	and.w	r3, r3, #31
 80051f2:	223f      	movs	r2, #63	@ 0x3f
 80051f4:	409a      	lsls	r2, r3
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005208:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	2b40      	cmp	r3, #64	@ 0x40
 8005218:	d138      	bne.n	800528c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68ba      	ldr	r2, [r7, #8]
 8005228:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800522a:	e086      	b.n	800533a <DMA_SetConfig+0x32a>
 800522c:	40020010 	.word	0x40020010
 8005230:	40020028 	.word	0x40020028
 8005234:	40020040 	.word	0x40020040
 8005238:	40020058 	.word	0x40020058
 800523c:	40020070 	.word	0x40020070
 8005240:	40020088 	.word	0x40020088
 8005244:	400200a0 	.word	0x400200a0
 8005248:	400200b8 	.word	0x400200b8
 800524c:	40020410 	.word	0x40020410
 8005250:	40020428 	.word	0x40020428
 8005254:	40020440 	.word	0x40020440
 8005258:	40020458 	.word	0x40020458
 800525c:	40020470 	.word	0x40020470
 8005260:	40020488 	.word	0x40020488
 8005264:	400204a0 	.word	0x400204a0
 8005268:	400204b8 	.word	0x400204b8
 800526c:	58025408 	.word	0x58025408
 8005270:	5802541c 	.word	0x5802541c
 8005274:	58025430 	.word	0x58025430
 8005278:	58025444 	.word	0x58025444
 800527c:	58025458 	.word	0x58025458
 8005280:	5802546c 	.word	0x5802546c
 8005284:	58025480 	.word	0x58025480
 8005288:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	60da      	str	r2, [r3, #12]
}
 800529c:	e04d      	b.n	800533a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a29      	ldr	r2, [pc, #164]	@ (8005348 <DMA_SetConfig+0x338>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d022      	beq.n	80052ee <DMA_SetConfig+0x2de>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a27      	ldr	r2, [pc, #156]	@ (800534c <DMA_SetConfig+0x33c>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d01d      	beq.n	80052ee <DMA_SetConfig+0x2de>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a26      	ldr	r2, [pc, #152]	@ (8005350 <DMA_SetConfig+0x340>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d018      	beq.n	80052ee <DMA_SetConfig+0x2de>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a24      	ldr	r2, [pc, #144]	@ (8005354 <DMA_SetConfig+0x344>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d013      	beq.n	80052ee <DMA_SetConfig+0x2de>
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a23      	ldr	r2, [pc, #140]	@ (8005358 <DMA_SetConfig+0x348>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d00e      	beq.n	80052ee <DMA_SetConfig+0x2de>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a21      	ldr	r2, [pc, #132]	@ (800535c <DMA_SetConfig+0x34c>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d009      	beq.n	80052ee <DMA_SetConfig+0x2de>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a20      	ldr	r2, [pc, #128]	@ (8005360 <DMA_SetConfig+0x350>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d004      	beq.n	80052ee <DMA_SetConfig+0x2de>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a1e      	ldr	r2, [pc, #120]	@ (8005364 <DMA_SetConfig+0x354>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d101      	bne.n	80052f2 <DMA_SetConfig+0x2e2>
 80052ee:	2301      	movs	r3, #1
 80052f0:	e000      	b.n	80052f4 <DMA_SetConfig+0x2e4>
 80052f2:	2300      	movs	r3, #0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d020      	beq.n	800533a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052fc:	f003 031f 	and.w	r3, r3, #31
 8005300:	2201      	movs	r2, #1
 8005302:	409a      	lsls	r2, r3
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	683a      	ldr	r2, [r7, #0]
 800530e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	2b40      	cmp	r3, #64	@ 0x40
 8005316:	d108      	bne.n	800532a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	60da      	str	r2, [r3, #12]
}
 8005328:	e007      	b.n	800533a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	60da      	str	r2, [r3, #12]
}
 800533a:	bf00      	nop
 800533c:	371c      	adds	r7, #28
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	58025408 	.word	0x58025408
 800534c:	5802541c 	.word	0x5802541c
 8005350:	58025430 	.word	0x58025430
 8005354:	58025444 	.word	0x58025444
 8005358:	58025458 	.word	0x58025458
 800535c:	5802546c 	.word	0x5802546c
 8005360:	58025480 	.word	0x58025480
 8005364:	58025494 	.word	0x58025494

08005368 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a42      	ldr	r2, [pc, #264]	@ (8005480 <DMA_CalcBaseAndBitshift+0x118>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d04a      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a41      	ldr	r2, [pc, #260]	@ (8005484 <DMA_CalcBaseAndBitshift+0x11c>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d045      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a3f      	ldr	r2, [pc, #252]	@ (8005488 <DMA_CalcBaseAndBitshift+0x120>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d040      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a3e      	ldr	r2, [pc, #248]	@ (800548c <DMA_CalcBaseAndBitshift+0x124>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d03b      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a3c      	ldr	r2, [pc, #240]	@ (8005490 <DMA_CalcBaseAndBitshift+0x128>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d036      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a3b      	ldr	r2, [pc, #236]	@ (8005494 <DMA_CalcBaseAndBitshift+0x12c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d031      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a39      	ldr	r2, [pc, #228]	@ (8005498 <DMA_CalcBaseAndBitshift+0x130>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d02c      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a38      	ldr	r2, [pc, #224]	@ (800549c <DMA_CalcBaseAndBitshift+0x134>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d027      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a36      	ldr	r2, [pc, #216]	@ (80054a0 <DMA_CalcBaseAndBitshift+0x138>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d022      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a35      	ldr	r2, [pc, #212]	@ (80054a4 <DMA_CalcBaseAndBitshift+0x13c>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d01d      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a33      	ldr	r2, [pc, #204]	@ (80054a8 <DMA_CalcBaseAndBitshift+0x140>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d018      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a32      	ldr	r2, [pc, #200]	@ (80054ac <DMA_CalcBaseAndBitshift+0x144>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d013      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a30      	ldr	r2, [pc, #192]	@ (80054b0 <DMA_CalcBaseAndBitshift+0x148>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d00e      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a2f      	ldr	r2, [pc, #188]	@ (80054b4 <DMA_CalcBaseAndBitshift+0x14c>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d009      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a2d      	ldr	r2, [pc, #180]	@ (80054b8 <DMA_CalcBaseAndBitshift+0x150>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d004      	beq.n	8005410 <DMA_CalcBaseAndBitshift+0xa8>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a2c      	ldr	r2, [pc, #176]	@ (80054bc <DMA_CalcBaseAndBitshift+0x154>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d101      	bne.n	8005414 <DMA_CalcBaseAndBitshift+0xac>
 8005410:	2301      	movs	r3, #1
 8005412:	e000      	b.n	8005416 <DMA_CalcBaseAndBitshift+0xae>
 8005414:	2300      	movs	r3, #0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d024      	beq.n	8005464 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	b2db      	uxtb	r3, r3
 8005420:	3b10      	subs	r3, #16
 8005422:	4a27      	ldr	r2, [pc, #156]	@ (80054c0 <DMA_CalcBaseAndBitshift+0x158>)
 8005424:	fba2 2303 	umull	r2, r3, r2, r3
 8005428:	091b      	lsrs	r3, r3, #4
 800542a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	4a24      	ldr	r2, [pc, #144]	@ (80054c4 <DMA_CalcBaseAndBitshift+0x15c>)
 8005434:	5cd3      	ldrb	r3, [r2, r3]
 8005436:	461a      	mov	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2b03      	cmp	r3, #3
 8005440:	d908      	bls.n	8005454 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	461a      	mov	r2, r3
 8005448:	4b1f      	ldr	r3, [pc, #124]	@ (80054c8 <DMA_CalcBaseAndBitshift+0x160>)
 800544a:	4013      	ands	r3, r2
 800544c:	1d1a      	adds	r2, r3, #4
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	659a      	str	r2, [r3, #88]	@ 0x58
 8005452:	e00d      	b.n	8005470 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	461a      	mov	r2, r3
 800545a:	4b1b      	ldr	r3, [pc, #108]	@ (80054c8 <DMA_CalcBaseAndBitshift+0x160>)
 800545c:	4013      	ands	r3, r2
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	6593      	str	r3, [r2, #88]	@ 0x58
 8005462:	e005      	b.n	8005470 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005474:	4618      	mov	r0, r3
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr
 8005480:	40020010 	.word	0x40020010
 8005484:	40020028 	.word	0x40020028
 8005488:	40020040 	.word	0x40020040
 800548c:	40020058 	.word	0x40020058
 8005490:	40020070 	.word	0x40020070
 8005494:	40020088 	.word	0x40020088
 8005498:	400200a0 	.word	0x400200a0
 800549c:	400200b8 	.word	0x400200b8
 80054a0:	40020410 	.word	0x40020410
 80054a4:	40020428 	.word	0x40020428
 80054a8:	40020440 	.word	0x40020440
 80054ac:	40020458 	.word	0x40020458
 80054b0:	40020470 	.word	0x40020470
 80054b4:	40020488 	.word	0x40020488
 80054b8:	400204a0 	.word	0x400204a0
 80054bc:	400204b8 	.word	0x400204b8
 80054c0:	aaaaaaab 	.word	0xaaaaaaab
 80054c4:	0801e0e0 	.word	0x0801e0e0
 80054c8:	fffffc00 	.word	0xfffffc00

080054cc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054d4:	2300      	movs	r3, #0
 80054d6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	699b      	ldr	r3, [r3, #24]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d120      	bne.n	8005522 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e4:	2b03      	cmp	r3, #3
 80054e6:	d858      	bhi.n	800559a <DMA_CheckFifoParam+0xce>
 80054e8:	a201      	add	r2, pc, #4	@ (adr r2, 80054f0 <DMA_CheckFifoParam+0x24>)
 80054ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ee:	bf00      	nop
 80054f0:	08005501 	.word	0x08005501
 80054f4:	08005513 	.word	0x08005513
 80054f8:	08005501 	.word	0x08005501
 80054fc:	0800559b 	.word	0x0800559b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005504:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d048      	beq.n	800559e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005510:	e045      	b.n	800559e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005516:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800551a:	d142      	bne.n	80055a2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005520:	e03f      	b.n	80055a2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800552a:	d123      	bne.n	8005574 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005530:	2b03      	cmp	r3, #3
 8005532:	d838      	bhi.n	80055a6 <DMA_CheckFifoParam+0xda>
 8005534:	a201      	add	r2, pc, #4	@ (adr r2, 800553c <DMA_CheckFifoParam+0x70>)
 8005536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553a:	bf00      	nop
 800553c:	0800554d 	.word	0x0800554d
 8005540:	08005553 	.word	0x08005553
 8005544:	0800554d 	.word	0x0800554d
 8005548:	08005565 	.word	0x08005565
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	73fb      	strb	r3, [r7, #15]
        break;
 8005550:	e030      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005556:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d025      	beq.n	80055aa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005562:	e022      	b.n	80055aa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005568:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800556c:	d11f      	bne.n	80055ae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005572:	e01c      	b.n	80055ae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005578:	2b02      	cmp	r3, #2
 800557a:	d902      	bls.n	8005582 <DMA_CheckFifoParam+0xb6>
 800557c:	2b03      	cmp	r3, #3
 800557e:	d003      	beq.n	8005588 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005580:	e018      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	73fb      	strb	r3, [r7, #15]
        break;
 8005586:	e015      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00e      	beq.n	80055b2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	73fb      	strb	r3, [r7, #15]
    break;
 8005598:	e00b      	b.n	80055b2 <DMA_CheckFifoParam+0xe6>
        break;
 800559a:	bf00      	nop
 800559c:	e00a      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>
        break;
 800559e:	bf00      	nop
 80055a0:	e008      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>
        break;
 80055a2:	bf00      	nop
 80055a4:	e006      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>
        break;
 80055a6:	bf00      	nop
 80055a8:	e004      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>
        break;
 80055aa:	bf00      	nop
 80055ac:	e002      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>
        break;
 80055ae:	bf00      	nop
 80055b0:	e000      	b.n	80055b4 <DMA_CheckFifoParam+0xe8>
    break;
 80055b2:	bf00      	nop
    }
  }

  return status;
 80055b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop

080055c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a38      	ldr	r2, [pc, #224]	@ (80056b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d022      	beq.n	8005622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a36      	ldr	r2, [pc, #216]	@ (80056bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d01d      	beq.n	8005622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a35      	ldr	r2, [pc, #212]	@ (80056c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d018      	beq.n	8005622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a33      	ldr	r2, [pc, #204]	@ (80056c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d013      	beq.n	8005622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a32      	ldr	r2, [pc, #200]	@ (80056c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d00e      	beq.n	8005622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a30      	ldr	r2, [pc, #192]	@ (80056cc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d009      	beq.n	8005622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a2f      	ldr	r2, [pc, #188]	@ (80056d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d004      	beq.n	8005622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a2d      	ldr	r2, [pc, #180]	@ (80056d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d101      	bne.n	8005626 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005622:	2301      	movs	r3, #1
 8005624:	e000      	b.n	8005628 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005626:	2300      	movs	r3, #0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01a      	beq.n	8005662 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	b2db      	uxtb	r3, r3
 8005632:	3b08      	subs	r3, #8
 8005634:	4a28      	ldr	r2, [pc, #160]	@ (80056d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005636:	fba2 2303 	umull	r2, r3, r2, r3
 800563a:	091b      	lsrs	r3, r3, #4
 800563c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	4b26      	ldr	r3, [pc, #152]	@ (80056dc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005642:	4413      	add	r3, r2
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	461a      	mov	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a24      	ldr	r2, [pc, #144]	@ (80056e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005650:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f003 031f 	and.w	r3, r3, #31
 8005658:	2201      	movs	r2, #1
 800565a:	409a      	lsls	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005660:	e024      	b.n	80056ac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	b2db      	uxtb	r3, r3
 8005668:	3b10      	subs	r3, #16
 800566a:	4a1e      	ldr	r2, [pc, #120]	@ (80056e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800566c:	fba2 2303 	umull	r2, r3, r2, r3
 8005670:	091b      	lsrs	r3, r3, #4
 8005672:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	4a1c      	ldr	r2, [pc, #112]	@ (80056e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d806      	bhi.n	800568a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	4a1b      	ldr	r2, [pc, #108]	@ (80056ec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d902      	bls.n	800568a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	3308      	adds	r3, #8
 8005688:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	4b18      	ldr	r3, [pc, #96]	@ (80056f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800568e:	4413      	add	r3, r2
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	461a      	mov	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a16      	ldr	r2, [pc, #88]	@ (80056f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800569c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f003 031f 	and.w	r3, r3, #31
 80056a4:	2201      	movs	r2, #1
 80056a6:	409a      	lsls	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80056ac:	bf00      	nop
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr
 80056b8:	58025408 	.word	0x58025408
 80056bc:	5802541c 	.word	0x5802541c
 80056c0:	58025430 	.word	0x58025430
 80056c4:	58025444 	.word	0x58025444
 80056c8:	58025458 	.word	0x58025458
 80056cc:	5802546c 	.word	0x5802546c
 80056d0:	58025480 	.word	0x58025480
 80056d4:	58025494 	.word	0x58025494
 80056d8:	cccccccd 	.word	0xcccccccd
 80056dc:	16009600 	.word	0x16009600
 80056e0:	58025880 	.word	0x58025880
 80056e4:	aaaaaaab 	.word	0xaaaaaaab
 80056e8:	400204b8 	.word	0x400204b8
 80056ec:	4002040f 	.word	0x4002040f
 80056f0:	10008200 	.word	0x10008200
 80056f4:	40020880 	.word	0x40020880

080056f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	b2db      	uxtb	r3, r3
 8005706:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d04a      	beq.n	80057a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2b08      	cmp	r3, #8
 8005712:	d847      	bhi.n	80057a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a25      	ldr	r2, [pc, #148]	@ (80057b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d022      	beq.n	8005764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a24      	ldr	r2, [pc, #144]	@ (80057b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d01d      	beq.n	8005764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a22      	ldr	r2, [pc, #136]	@ (80057b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d018      	beq.n	8005764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a21      	ldr	r2, [pc, #132]	@ (80057bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d013      	beq.n	8005764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a1f      	ldr	r2, [pc, #124]	@ (80057c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d00e      	beq.n	8005764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a1e      	ldr	r2, [pc, #120]	@ (80057c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d009      	beq.n	8005764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a1c      	ldr	r2, [pc, #112]	@ (80057c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d004      	beq.n	8005764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a1b      	ldr	r2, [pc, #108]	@ (80057cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d101      	bne.n	8005768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005764:	2301      	movs	r3, #1
 8005766:	e000      	b.n	800576a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005768:	2300      	movs	r3, #0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00a      	beq.n	8005784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	4b17      	ldr	r3, [pc, #92]	@ (80057d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005772:	4413      	add	r3, r2
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	461a      	mov	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a15      	ldr	r2, [pc, #84]	@ (80057d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005780:	671a      	str	r2, [r3, #112]	@ 0x70
 8005782:	e009      	b.n	8005798 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	4b14      	ldr	r3, [pc, #80]	@ (80057d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005788:	4413      	add	r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	461a      	mov	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a11      	ldr	r2, [pc, #68]	@ (80057dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005796:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	3b01      	subs	r3, #1
 800579c:	2201      	movs	r2, #1
 800579e:	409a      	lsls	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80057a4:	bf00      	nop
 80057a6:	3714      	adds	r7, #20
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr
 80057b0:	58025408 	.word	0x58025408
 80057b4:	5802541c 	.word	0x5802541c
 80057b8:	58025430 	.word	0x58025430
 80057bc:	58025444 	.word	0x58025444
 80057c0:	58025458 	.word	0x58025458
 80057c4:	5802546c 	.word	0x5802546c
 80057c8:	58025480 	.word	0x58025480
 80057cc:	58025494 	.word	0x58025494
 80057d0:	1600963f 	.word	0x1600963f
 80057d4:	58025940 	.word	0x58025940
 80057d8:	1000823f 	.word	0x1000823f
 80057dc:	40020940 	.word	0x40020940

080057e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b089      	sub	sp, #36	@ 0x24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80057ea:	2300      	movs	r3, #0
 80057ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80057ee:	4b89      	ldr	r3, [pc, #548]	@ (8005a14 <HAL_GPIO_Init+0x234>)
 80057f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80057f2:	e194      	b.n	8005b1e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	2101      	movs	r1, #1
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	fa01 f303 	lsl.w	r3, r1, r3
 8005800:	4013      	ands	r3, r2
 8005802:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 8186 	beq.w	8005b18 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f003 0303 	and.w	r3, r3, #3
 8005814:	2b01      	cmp	r3, #1
 8005816:	d005      	beq.n	8005824 <HAL_GPIO_Init+0x44>
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f003 0303 	and.w	r3, r3, #3
 8005820:	2b02      	cmp	r3, #2
 8005822:	d130      	bne.n	8005886 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	005b      	lsls	r3, r3, #1
 800582e:	2203      	movs	r2, #3
 8005830:	fa02 f303 	lsl.w	r3, r2, r3
 8005834:	43db      	mvns	r3, r3
 8005836:	69ba      	ldr	r2, [r7, #24]
 8005838:	4013      	ands	r3, r2
 800583a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	68da      	ldr	r2, [r3, #12]
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	005b      	lsls	r3, r3, #1
 8005844:	fa02 f303 	lsl.w	r3, r2, r3
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	4313      	orrs	r3, r2
 800584c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800585a:	2201      	movs	r2, #1
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	43db      	mvns	r3, r3
 8005864:	69ba      	ldr	r2, [r7, #24]
 8005866:	4013      	ands	r3, r2
 8005868:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	091b      	lsrs	r3, r3, #4
 8005870:	f003 0201 	and.w	r2, r3, #1
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	fa02 f303 	lsl.w	r3, r2, r3
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	4313      	orrs	r3, r2
 800587e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f003 0303 	and.w	r3, r3, #3
 800588e:	2b03      	cmp	r3, #3
 8005890:	d017      	beq.n	80058c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	005b      	lsls	r3, r3, #1
 800589c:	2203      	movs	r2, #3
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	43db      	mvns	r3, r3
 80058a4:	69ba      	ldr	r2, [r7, #24]
 80058a6:	4013      	ands	r3, r2
 80058a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	689a      	ldr	r2, [r3, #8]
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	fa02 f303 	lsl.w	r3, r2, r3
 80058b6:	69ba      	ldr	r2, [r7, #24]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f003 0303 	and.w	r3, r3, #3
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d123      	bne.n	8005916 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	08da      	lsrs	r2, r3, #3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	3208      	adds	r2, #8
 80058d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	f003 0307 	and.w	r3, r3, #7
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	220f      	movs	r2, #15
 80058e6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ea:	43db      	mvns	r3, r3
 80058ec:	69ba      	ldr	r2, [r7, #24]
 80058ee:	4013      	ands	r3, r2
 80058f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	691a      	ldr	r2, [r3, #16]
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	f003 0307 	and.w	r3, r3, #7
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005902:	69ba      	ldr	r2, [r7, #24]
 8005904:	4313      	orrs	r3, r2
 8005906:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	08da      	lsrs	r2, r3, #3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	3208      	adds	r2, #8
 8005910:	69b9      	ldr	r1, [r7, #24]
 8005912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	005b      	lsls	r3, r3, #1
 8005920:	2203      	movs	r2, #3
 8005922:	fa02 f303 	lsl.w	r3, r2, r3
 8005926:	43db      	mvns	r3, r3
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	4013      	ands	r3, r2
 800592c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f003 0203 	and.w	r2, r3, #3
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	005b      	lsls	r3, r3, #1
 800593a:	fa02 f303 	lsl.w	r3, r2, r3
 800593e:	69ba      	ldr	r2, [r7, #24]
 8005940:	4313      	orrs	r3, r2
 8005942:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005952:	2b00      	cmp	r3, #0
 8005954:	f000 80e0 	beq.w	8005b18 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005958:	4b2f      	ldr	r3, [pc, #188]	@ (8005a18 <HAL_GPIO_Init+0x238>)
 800595a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800595e:	4a2e      	ldr	r2, [pc, #184]	@ (8005a18 <HAL_GPIO_Init+0x238>)
 8005960:	f043 0302 	orr.w	r3, r3, #2
 8005964:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005968:	4b2b      	ldr	r3, [pc, #172]	@ (8005a18 <HAL_GPIO_Init+0x238>)
 800596a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	60fb      	str	r3, [r7, #12]
 8005974:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005976:	4a29      	ldr	r2, [pc, #164]	@ (8005a1c <HAL_GPIO_Init+0x23c>)
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	089b      	lsrs	r3, r3, #2
 800597c:	3302      	adds	r3, #2
 800597e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005982:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	f003 0303 	and.w	r3, r3, #3
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	220f      	movs	r2, #15
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	43db      	mvns	r3, r3
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	4013      	ands	r3, r2
 8005998:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a20      	ldr	r2, [pc, #128]	@ (8005a20 <HAL_GPIO_Init+0x240>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d052      	beq.n	8005a48 <HAL_GPIO_Init+0x268>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005a24 <HAL_GPIO_Init+0x244>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d031      	beq.n	8005a0e <HAL_GPIO_Init+0x22e>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a1e      	ldr	r2, [pc, #120]	@ (8005a28 <HAL_GPIO_Init+0x248>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d02b      	beq.n	8005a0a <HAL_GPIO_Init+0x22a>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a2c <HAL_GPIO_Init+0x24c>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d025      	beq.n	8005a06 <HAL_GPIO_Init+0x226>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005a30 <HAL_GPIO_Init+0x250>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d01f      	beq.n	8005a02 <HAL_GPIO_Init+0x222>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a34 <HAL_GPIO_Init+0x254>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d019      	beq.n	80059fe <HAL_GPIO_Init+0x21e>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005a38 <HAL_GPIO_Init+0x258>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d013      	beq.n	80059fa <HAL_GPIO_Init+0x21a>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a19      	ldr	r2, [pc, #100]	@ (8005a3c <HAL_GPIO_Init+0x25c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d00d      	beq.n	80059f6 <HAL_GPIO_Init+0x216>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a18      	ldr	r2, [pc, #96]	@ (8005a40 <HAL_GPIO_Init+0x260>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d007      	beq.n	80059f2 <HAL_GPIO_Init+0x212>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a17      	ldr	r2, [pc, #92]	@ (8005a44 <HAL_GPIO_Init+0x264>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d101      	bne.n	80059ee <HAL_GPIO_Init+0x20e>
 80059ea:	2309      	movs	r3, #9
 80059ec:	e02d      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 80059ee:	230a      	movs	r3, #10
 80059f0:	e02b      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 80059f2:	2308      	movs	r3, #8
 80059f4:	e029      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 80059f6:	2307      	movs	r3, #7
 80059f8:	e027      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 80059fa:	2306      	movs	r3, #6
 80059fc:	e025      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 80059fe:	2305      	movs	r3, #5
 8005a00:	e023      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 8005a02:	2304      	movs	r3, #4
 8005a04:	e021      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 8005a06:	2303      	movs	r3, #3
 8005a08:	e01f      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	e01d      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e01b      	b.n	8005a4a <HAL_GPIO_Init+0x26a>
 8005a12:	bf00      	nop
 8005a14:	58000080 	.word	0x58000080
 8005a18:	58024400 	.word	0x58024400
 8005a1c:	58000400 	.word	0x58000400
 8005a20:	58020000 	.word	0x58020000
 8005a24:	58020400 	.word	0x58020400
 8005a28:	58020800 	.word	0x58020800
 8005a2c:	58020c00 	.word	0x58020c00
 8005a30:	58021000 	.word	0x58021000
 8005a34:	58021400 	.word	0x58021400
 8005a38:	58021800 	.word	0x58021800
 8005a3c:	58021c00 	.word	0x58021c00
 8005a40:	58022000 	.word	0x58022000
 8005a44:	58022400 	.word	0x58022400
 8005a48:	2300      	movs	r3, #0
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	f002 0203 	and.w	r2, r2, #3
 8005a50:	0092      	lsls	r2, r2, #2
 8005a52:	4093      	lsls	r3, r2
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a5a:	4938      	ldr	r1, [pc, #224]	@ (8005b3c <HAL_GPIO_Init+0x35c>)
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	089b      	lsrs	r3, r3, #2
 8005a60:	3302      	adds	r3, #2
 8005a62:	69ba      	ldr	r2, [r7, #24]
 8005a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	43db      	mvns	r3, r3
 8005a74:	69ba      	ldr	r2, [r7, #24]
 8005a76:	4013      	ands	r3, r2
 8005a78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d003      	beq.n	8005a8e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005a8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d003      	beq.n	8005abc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005ab4:	69ba      	ldr	r2, [r7, #24]
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005abc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	43db      	mvns	r3, r3
 8005ace:	69ba      	ldr	r2, [r7, #24]
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d003      	beq.n	8005ae8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005ae0:	69ba      	ldr	r2, [r7, #24]
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	43db      	mvns	r3, r3
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	4013      	ands	r3, r2
 8005afc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	fa22 f303 	lsr.w	r3, r2, r3
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f47f ae63 	bne.w	80057f4 <HAL_GPIO_Init+0x14>
  }
}
 8005b2e:	bf00      	nop
 8005b30:	bf00      	nop
 8005b32:	3724      	adds	r7, #36	@ 0x24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr
 8005b3c:	58000400 	.word	0x58000400

08005b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	807b      	strh	r3, [r7, #2]
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b50:	787b      	ldrb	r3, [r7, #1]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d003      	beq.n	8005b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b56:	887a      	ldrh	r2, [r7, #2]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005b5c:	e003      	b.n	8005b66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005b5e:	887b      	ldrh	r3, [r7, #2]
 8005b60:	041a      	lsls	r2, r3, #16
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	619a      	str	r2, [r3, #24]
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr

08005b72 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b085      	sub	sp, #20
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005b84:	887a      	ldrh	r2, [r7, #2]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	4013      	ands	r3, r2
 8005b8a:	041a      	lsls	r2, r3, #16
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	43d9      	mvns	r1, r3
 8005b90:	887b      	ldrh	r3, [r7, #2]
 8005b92:	400b      	ands	r3, r1
 8005b94:	431a      	orrs	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	619a      	str	r2, [r3, #24]
}
 8005b9a:	bf00      	nop
 8005b9c:	3714      	adds	r7, #20
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr

08005ba6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005ba6:	b580      	push	{r7, lr}
 8005ba8:	b084      	sub	sp, #16
 8005baa:	af02      	add	r7, sp, #8
 8005bac:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e04f      	b.n	8005c58 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d106      	bne.n	8005bd2 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f7fc fb4d 	bl	800226c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2203      	movs	r2, #3
 8005bd6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f00a fd9b 	bl	801071a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6818      	ldr	r0, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	7c1a      	ldrb	r2, [r3, #16]
 8005bec:	f88d 2000 	strb.w	r2, [sp]
 8005bf0:	3304      	adds	r3, #4
 8005bf2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005bf4:	f00a fd0e 	bl	8010614 <USB_CoreInit>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d005      	beq.n	8005c0a <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2202      	movs	r2, #2
 8005c02:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e026      	b.n	8005c58 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2101      	movs	r1, #1
 8005c10:	4618      	mov	r0, r3
 8005c12:	f00a fd93 	bl	801073c <USB_SetCurrentMode>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d005      	beq.n	8005c28 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e017      	b.n	8005c58 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6818      	ldr	r0, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	7c1a      	ldrb	r2, [r3, #16]
 8005c30:	f88d 2000 	strb.w	r2, [sp]
 8005c34:	3304      	adds	r3, #4
 8005c36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c38:	f00b f8ce 	bl	8010dd8 <USB_HostInit>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2202      	movs	r2, #2
 8005c46:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e004      	b.n	8005c58 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3708      	adds	r7, #8
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8005c60:	b590      	push	{r4, r7, lr}
 8005c62:	b08b      	sub	sp, #44	@ 0x2c
 8005c64:	af04      	add	r7, sp, #16
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	4608      	mov	r0, r1
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4603      	mov	r3, r0
 8005c70:	70fb      	strb	r3, [r7, #3]
 8005c72:	460b      	mov	r3, r1
 8005c74:	70bb      	strb	r3, [r7, #2]
 8005c76:	4613      	mov	r3, r2
 8005c78:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8005c7a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005c7c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d101      	bne.n	8005c8c <HAL_HCD_HC_Init+0x2c>
 8005c88:	2302      	movs	r3, #2
 8005c8a:	e09d      	b.n	8005dc8 <HAL_HCD_HC_Init+0x168>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8005c94:	78fa      	ldrb	r2, [r7, #3]
 8005c96:	6879      	ldr	r1, [r7, #4]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	011b      	lsls	r3, r3, #4
 8005c9c:	1a9b      	subs	r3, r3, r2
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	440b      	add	r3, r1
 8005ca2:	3319      	adds	r3, #25
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005ca8:	78fa      	ldrb	r2, [r7, #3]
 8005caa:	6879      	ldr	r1, [r7, #4]
 8005cac:	4613      	mov	r3, r2
 8005cae:	011b      	lsls	r3, r3, #4
 8005cb0:	1a9b      	subs	r3, r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	440b      	add	r3, r1
 8005cb6:	3314      	adds	r3, #20
 8005cb8:	787a      	ldrb	r2, [r7, #1]
 8005cba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005cbc:	78fa      	ldrb	r2, [r7, #3]
 8005cbe:	6879      	ldr	r1, [r7, #4]
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	1a9b      	subs	r3, r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	440b      	add	r3, r1
 8005cca:	3315      	adds	r3, #21
 8005ccc:	78fa      	ldrb	r2, [r7, #3]
 8005cce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005cd0:	78fa      	ldrb	r2, [r7, #3]
 8005cd2:	6879      	ldr	r1, [r7, #4]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	011b      	lsls	r3, r3, #4
 8005cd8:	1a9b      	subs	r3, r3, r2
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	440b      	add	r3, r1
 8005cde:	3326      	adds	r3, #38	@ 0x26
 8005ce0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005ce4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005ce6:	78fa      	ldrb	r2, [r7, #3]
 8005ce8:	78bb      	ldrb	r3, [r7, #2]
 8005cea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cee:	b2d8      	uxtb	r0, r3
 8005cf0:	6879      	ldr	r1, [r7, #4]
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	1a9b      	subs	r3, r3, r2
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	440b      	add	r3, r1
 8005cfc:	3316      	adds	r3, #22
 8005cfe:	4602      	mov	r2, r0
 8005d00:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8005d02:	78fb      	ldrb	r3, [r7, #3]
 8005d04:	4619      	mov	r1, r3
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 fbc8 	bl	800649c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8005d0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	da0a      	bge.n	8005d2a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005d14:	78fa      	ldrb	r2, [r7, #3]
 8005d16:	6879      	ldr	r1, [r7, #4]
 8005d18:	4613      	mov	r3, r2
 8005d1a:	011b      	lsls	r3, r3, #4
 8005d1c:	1a9b      	subs	r3, r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	440b      	add	r3, r1
 8005d22:	3317      	adds	r3, #23
 8005d24:	2201      	movs	r2, #1
 8005d26:	701a      	strb	r2, [r3, #0]
 8005d28:	e009      	b.n	8005d3e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005d2a:	78fa      	ldrb	r2, [r7, #3]
 8005d2c:	6879      	ldr	r1, [r7, #4]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	011b      	lsls	r3, r3, #4
 8005d32:	1a9b      	subs	r3, r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	440b      	add	r3, r1
 8005d38:	3317      	adds	r3, #23
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4618      	mov	r0, r3
 8005d44:	f00b f992 	bl	801106c <USB_GetHostSpeed>
 8005d48:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8005d4a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d10b      	bne.n	8005d6a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8005d52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d107      	bne.n	8005d6a <HAL_HCD_HC_Init+0x10a>
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d104      	bne.n	8005d6a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	2bbc      	cmp	r3, #188	@ 0xbc
 8005d64:	d901      	bls.n	8005d6a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8005d66:	23bc      	movs	r3, #188	@ 0xbc
 8005d68:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8005d6a:	78fa      	ldrb	r2, [r7, #3]
 8005d6c:	6879      	ldr	r1, [r7, #4]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	011b      	lsls	r3, r3, #4
 8005d72:	1a9b      	subs	r3, r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	440b      	add	r3, r1
 8005d78:	3318      	adds	r3, #24
 8005d7a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005d7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8005d80:	78fa      	ldrb	r2, [r7, #3]
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	b298      	uxth	r0, r3
 8005d86:	6879      	ldr	r1, [r7, #4]
 8005d88:	4613      	mov	r3, r2
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	1a9b      	subs	r3, r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	440b      	add	r3, r1
 8005d92:	3328      	adds	r3, #40	@ 0x28
 8005d94:	4602      	mov	r2, r0
 8005d96:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6818      	ldr	r0, [r3, #0]
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	787c      	ldrb	r4, [r7, #1]
 8005da2:	78ba      	ldrb	r2, [r7, #2]
 8005da4:	78f9      	ldrb	r1, [r7, #3]
 8005da6:	9302      	str	r3, [sp, #8]
 8005da8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005dac:	9301      	str	r3, [sp, #4]
 8005dae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	4623      	mov	r3, r4
 8005db6:	f00b f981 	bl	80110bc <USB_HC_Init>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8005dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	371c      	adds	r7, #28
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd90      	pop	{r4, r7, pc}

08005dd0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	460b      	mov	r3, r1
 8005dda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d101      	bne.n	8005dee <HAL_HCD_HC_Halt+0x1e>
 8005dea:	2302      	movs	r3, #2
 8005dec:	e00f      	b.n	8005e0e <HAL_HCD_HC_Halt+0x3e>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	78fa      	ldrb	r2, [r7, #3]
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f00b fd01 	bl	8011806 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
	...

08005e18 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	4608      	mov	r0, r1
 8005e22:	4611      	mov	r1, r2
 8005e24:	461a      	mov	r2, r3
 8005e26:	4603      	mov	r3, r0
 8005e28:	70fb      	strb	r3, [r7, #3]
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	70bb      	strb	r3, [r7, #2]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8005e32:	78fa      	ldrb	r2, [r7, #3]
 8005e34:	6879      	ldr	r1, [r7, #4]
 8005e36:	4613      	mov	r3, r2
 8005e38:	011b      	lsls	r3, r3, #4
 8005e3a:	1a9b      	subs	r3, r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	440b      	add	r3, r1
 8005e40:	3317      	adds	r3, #23
 8005e42:	78ba      	ldrb	r2, [r7, #2]
 8005e44:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005e46:	78fa      	ldrb	r2, [r7, #3]
 8005e48:	6879      	ldr	r1, [r7, #4]
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	011b      	lsls	r3, r3, #4
 8005e4e:	1a9b      	subs	r3, r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	440b      	add	r3, r1
 8005e54:	3326      	adds	r3, #38	@ 0x26
 8005e56:	787a      	ldrb	r2, [r7, #1]
 8005e58:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005e5a:	7c3b      	ldrb	r3, [r7, #16]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d114      	bne.n	8005e8a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005e60:	78fa      	ldrb	r2, [r7, #3]
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	4613      	mov	r3, r2
 8005e66:	011b      	lsls	r3, r3, #4
 8005e68:	1a9b      	subs	r3, r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	440b      	add	r3, r1
 8005e6e:	332a      	adds	r3, #42	@ 0x2a
 8005e70:	2203      	movs	r2, #3
 8005e72:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005e74:	78fa      	ldrb	r2, [r7, #3]
 8005e76:	6879      	ldr	r1, [r7, #4]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	011b      	lsls	r3, r3, #4
 8005e7c:	1a9b      	subs	r3, r3, r2
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	440b      	add	r3, r1
 8005e82:	3319      	adds	r3, #25
 8005e84:	7f3a      	ldrb	r2, [r7, #28]
 8005e86:	701a      	strb	r2, [r3, #0]
 8005e88:	e009      	b.n	8005e9e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005e8a:	78fa      	ldrb	r2, [r7, #3]
 8005e8c:	6879      	ldr	r1, [r7, #4]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	011b      	lsls	r3, r3, #4
 8005e92:	1a9b      	subs	r3, r3, r2
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	440b      	add	r3, r1
 8005e98:	332a      	adds	r3, #42	@ 0x2a
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005e9e:	787b      	ldrb	r3, [r7, #1]
 8005ea0:	2b03      	cmp	r3, #3
 8005ea2:	f200 8102 	bhi.w	80060aa <HAL_HCD_HC_SubmitRequest+0x292>
 8005ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8005eac <HAL_HCD_HC_SubmitRequest+0x94>)
 8005ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eac:	08005ebd 	.word	0x08005ebd
 8005eb0:	08006095 	.word	0x08006095
 8005eb4:	08005f81 	.word	0x08005f81
 8005eb8:	0800600b 	.word	0x0800600b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8005ebc:	7c3b      	ldrb	r3, [r7, #16]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	f040 80f5 	bne.w	80060ae <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8005ec4:	78bb      	ldrb	r3, [r7, #2]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d12d      	bne.n	8005f26 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8005eca:	8b3b      	ldrh	r3, [r7, #24]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d109      	bne.n	8005ee4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8005ed0:	78fa      	ldrb	r2, [r7, #3]
 8005ed2:	6879      	ldr	r1, [r7, #4]
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	011b      	lsls	r3, r3, #4
 8005ed8:	1a9b      	subs	r3, r3, r2
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	440b      	add	r3, r1
 8005ede:	333d      	adds	r3, #61	@ 0x3d
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8005ee4:	78fa      	ldrb	r2, [r7, #3]
 8005ee6:	6879      	ldr	r1, [r7, #4]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	011b      	lsls	r3, r3, #4
 8005eec:	1a9b      	subs	r3, r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	440b      	add	r3, r1
 8005ef2:	333d      	adds	r3, #61	@ 0x3d
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10a      	bne.n	8005f10 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005efa:	78fa      	ldrb	r2, [r7, #3]
 8005efc:	6879      	ldr	r1, [r7, #4]
 8005efe:	4613      	mov	r3, r2
 8005f00:	011b      	lsls	r3, r3, #4
 8005f02:	1a9b      	subs	r3, r3, r2
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	440b      	add	r3, r1
 8005f08:	332a      	adds	r3, #42	@ 0x2a
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8005f0e:	e0ce      	b.n	80060ae <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005f10:	78fa      	ldrb	r2, [r7, #3]
 8005f12:	6879      	ldr	r1, [r7, #4]
 8005f14:	4613      	mov	r3, r2
 8005f16:	011b      	lsls	r3, r3, #4
 8005f18:	1a9b      	subs	r3, r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	440b      	add	r3, r1
 8005f1e:	332a      	adds	r3, #42	@ 0x2a
 8005f20:	2202      	movs	r2, #2
 8005f22:	701a      	strb	r2, [r3, #0]
      break;
 8005f24:	e0c3      	b.n	80060ae <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8005f26:	78fa      	ldrb	r2, [r7, #3]
 8005f28:	6879      	ldr	r1, [r7, #4]
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	011b      	lsls	r3, r3, #4
 8005f2e:	1a9b      	subs	r3, r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	440b      	add	r3, r1
 8005f34:	331a      	adds	r3, #26
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	f040 80b8 	bne.w	80060ae <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8005f3e:	78fa      	ldrb	r2, [r7, #3]
 8005f40:	6879      	ldr	r1, [r7, #4]
 8005f42:	4613      	mov	r3, r2
 8005f44:	011b      	lsls	r3, r3, #4
 8005f46:	1a9b      	subs	r3, r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	440b      	add	r3, r1
 8005f4c:	333c      	adds	r3, #60	@ 0x3c
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d10a      	bne.n	8005f6a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005f54:	78fa      	ldrb	r2, [r7, #3]
 8005f56:	6879      	ldr	r1, [r7, #4]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	1a9b      	subs	r3, r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	440b      	add	r3, r1
 8005f62:	332a      	adds	r3, #42	@ 0x2a
 8005f64:	2200      	movs	r2, #0
 8005f66:	701a      	strb	r2, [r3, #0]
      break;
 8005f68:	e0a1      	b.n	80060ae <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005f6a:	78fa      	ldrb	r2, [r7, #3]
 8005f6c:	6879      	ldr	r1, [r7, #4]
 8005f6e:	4613      	mov	r3, r2
 8005f70:	011b      	lsls	r3, r3, #4
 8005f72:	1a9b      	subs	r3, r3, r2
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	440b      	add	r3, r1
 8005f78:	332a      	adds	r3, #42	@ 0x2a
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	701a      	strb	r2, [r3, #0]
      break;
 8005f7e:	e096      	b.n	80060ae <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005f80:	78bb      	ldrb	r3, [r7, #2]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d120      	bne.n	8005fc8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005f86:	78fa      	ldrb	r2, [r7, #3]
 8005f88:	6879      	ldr	r1, [r7, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	011b      	lsls	r3, r3, #4
 8005f8e:	1a9b      	subs	r3, r3, r2
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	440b      	add	r3, r1
 8005f94:	333d      	adds	r3, #61	@ 0x3d
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d10a      	bne.n	8005fb2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005f9c:	78fa      	ldrb	r2, [r7, #3]
 8005f9e:	6879      	ldr	r1, [r7, #4]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	011b      	lsls	r3, r3, #4
 8005fa4:	1a9b      	subs	r3, r3, r2
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	440b      	add	r3, r1
 8005faa:	332a      	adds	r3, #42	@ 0x2a
 8005fac:	2200      	movs	r2, #0
 8005fae:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005fb0:	e07e      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005fb2:	78fa      	ldrb	r2, [r7, #3]
 8005fb4:	6879      	ldr	r1, [r7, #4]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	011b      	lsls	r3, r3, #4
 8005fba:	1a9b      	subs	r3, r3, r2
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	440b      	add	r3, r1
 8005fc0:	332a      	adds	r3, #42	@ 0x2a
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	701a      	strb	r2, [r3, #0]
      break;
 8005fc6:	e073      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005fc8:	78fa      	ldrb	r2, [r7, #3]
 8005fca:	6879      	ldr	r1, [r7, #4]
 8005fcc:	4613      	mov	r3, r2
 8005fce:	011b      	lsls	r3, r3, #4
 8005fd0:	1a9b      	subs	r3, r3, r2
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	440b      	add	r3, r1
 8005fd6:	333c      	adds	r3, #60	@ 0x3c
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d10a      	bne.n	8005ff4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005fde:	78fa      	ldrb	r2, [r7, #3]
 8005fe0:	6879      	ldr	r1, [r7, #4]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	011b      	lsls	r3, r3, #4
 8005fe6:	1a9b      	subs	r3, r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	440b      	add	r3, r1
 8005fec:	332a      	adds	r3, #42	@ 0x2a
 8005fee:	2200      	movs	r2, #0
 8005ff0:	701a      	strb	r2, [r3, #0]
      break;
 8005ff2:	e05d      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005ff4:	78fa      	ldrb	r2, [r7, #3]
 8005ff6:	6879      	ldr	r1, [r7, #4]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	011b      	lsls	r3, r3, #4
 8005ffc:	1a9b      	subs	r3, r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	440b      	add	r3, r1
 8006002:	332a      	adds	r3, #42	@ 0x2a
 8006004:	2202      	movs	r2, #2
 8006006:	701a      	strb	r2, [r3, #0]
      break;
 8006008:	e052      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800600a:	78bb      	ldrb	r3, [r7, #2]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d120      	bne.n	8006052 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006010:	78fa      	ldrb	r2, [r7, #3]
 8006012:	6879      	ldr	r1, [r7, #4]
 8006014:	4613      	mov	r3, r2
 8006016:	011b      	lsls	r3, r3, #4
 8006018:	1a9b      	subs	r3, r3, r2
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	440b      	add	r3, r1
 800601e:	333d      	adds	r3, #61	@ 0x3d
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10a      	bne.n	800603c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006026:	78fa      	ldrb	r2, [r7, #3]
 8006028:	6879      	ldr	r1, [r7, #4]
 800602a:	4613      	mov	r3, r2
 800602c:	011b      	lsls	r3, r3, #4
 800602e:	1a9b      	subs	r3, r3, r2
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	440b      	add	r3, r1
 8006034:	332a      	adds	r3, #42	@ 0x2a
 8006036:	2200      	movs	r2, #0
 8006038:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800603a:	e039      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800603c:	78fa      	ldrb	r2, [r7, #3]
 800603e:	6879      	ldr	r1, [r7, #4]
 8006040:	4613      	mov	r3, r2
 8006042:	011b      	lsls	r3, r3, #4
 8006044:	1a9b      	subs	r3, r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	440b      	add	r3, r1
 800604a:	332a      	adds	r3, #42	@ 0x2a
 800604c:	2202      	movs	r2, #2
 800604e:	701a      	strb	r2, [r3, #0]
      break;
 8006050:	e02e      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006052:	78fa      	ldrb	r2, [r7, #3]
 8006054:	6879      	ldr	r1, [r7, #4]
 8006056:	4613      	mov	r3, r2
 8006058:	011b      	lsls	r3, r3, #4
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	440b      	add	r3, r1
 8006060:	333c      	adds	r3, #60	@ 0x3c
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d10a      	bne.n	800607e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006068:	78fa      	ldrb	r2, [r7, #3]
 800606a:	6879      	ldr	r1, [r7, #4]
 800606c:	4613      	mov	r3, r2
 800606e:	011b      	lsls	r3, r3, #4
 8006070:	1a9b      	subs	r3, r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	440b      	add	r3, r1
 8006076:	332a      	adds	r3, #42	@ 0x2a
 8006078:	2200      	movs	r2, #0
 800607a:	701a      	strb	r2, [r3, #0]
      break;
 800607c:	e018      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800607e:	78fa      	ldrb	r2, [r7, #3]
 8006080:	6879      	ldr	r1, [r7, #4]
 8006082:	4613      	mov	r3, r2
 8006084:	011b      	lsls	r3, r3, #4
 8006086:	1a9b      	subs	r3, r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	440b      	add	r3, r1
 800608c:	332a      	adds	r3, #42	@ 0x2a
 800608e:	2202      	movs	r2, #2
 8006090:	701a      	strb	r2, [r3, #0]
      break;
 8006092:	e00d      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006094:	78fa      	ldrb	r2, [r7, #3]
 8006096:	6879      	ldr	r1, [r7, #4]
 8006098:	4613      	mov	r3, r2
 800609a:	011b      	lsls	r3, r3, #4
 800609c:	1a9b      	subs	r3, r3, r2
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	440b      	add	r3, r1
 80060a2:	332a      	adds	r3, #42	@ 0x2a
 80060a4:	2200      	movs	r2, #0
 80060a6:	701a      	strb	r2, [r3, #0]
      break;
 80060a8:	e002      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80060aa:	bf00      	nop
 80060ac:	e000      	b.n	80060b0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80060ae:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80060b0:	78fa      	ldrb	r2, [r7, #3]
 80060b2:	6879      	ldr	r1, [r7, #4]
 80060b4:	4613      	mov	r3, r2
 80060b6:	011b      	lsls	r3, r3, #4
 80060b8:	1a9b      	subs	r3, r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	440b      	add	r3, r1
 80060be:	332c      	adds	r3, #44	@ 0x2c
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80060c4:	78fa      	ldrb	r2, [r7, #3]
 80060c6:	8b39      	ldrh	r1, [r7, #24]
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	4613      	mov	r3, r2
 80060cc:	011b      	lsls	r3, r3, #4
 80060ce:	1a9b      	subs	r3, r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4403      	add	r3, r0
 80060d4:	3334      	adds	r3, #52	@ 0x34
 80060d6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80060d8:	78fa      	ldrb	r2, [r7, #3]
 80060da:	6879      	ldr	r1, [r7, #4]
 80060dc:	4613      	mov	r3, r2
 80060de:	011b      	lsls	r3, r3, #4
 80060e0:	1a9b      	subs	r3, r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	440b      	add	r3, r1
 80060e6:	334c      	adds	r3, #76	@ 0x4c
 80060e8:	2200      	movs	r2, #0
 80060ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80060ec:	78fa      	ldrb	r2, [r7, #3]
 80060ee:	6879      	ldr	r1, [r7, #4]
 80060f0:	4613      	mov	r3, r2
 80060f2:	011b      	lsls	r3, r3, #4
 80060f4:	1a9b      	subs	r3, r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	440b      	add	r3, r1
 80060fa:	3338      	adds	r3, #56	@ 0x38
 80060fc:	2200      	movs	r2, #0
 80060fe:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006100:	78fa      	ldrb	r2, [r7, #3]
 8006102:	6879      	ldr	r1, [r7, #4]
 8006104:	4613      	mov	r3, r2
 8006106:	011b      	lsls	r3, r3, #4
 8006108:	1a9b      	subs	r3, r3, r2
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	440b      	add	r3, r1
 800610e:	3315      	adds	r3, #21
 8006110:	78fa      	ldrb	r2, [r7, #3]
 8006112:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8006114:	78fa      	ldrb	r2, [r7, #3]
 8006116:	6879      	ldr	r1, [r7, #4]
 8006118:	4613      	mov	r3, r2
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	1a9b      	subs	r3, r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	440b      	add	r3, r1
 8006122:	334d      	adds	r3, #77	@ 0x4d
 8006124:	2200      	movs	r2, #0
 8006126:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6818      	ldr	r0, [r3, #0]
 800612c:	78fa      	ldrb	r2, [r7, #3]
 800612e:	4613      	mov	r3, r2
 8006130:	011b      	lsls	r3, r3, #4
 8006132:	1a9b      	subs	r3, r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	3310      	adds	r3, #16
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	4413      	add	r3, r2
 800613c:	1d19      	adds	r1, r3, #4
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	799b      	ldrb	r3, [r3, #6]
 8006142:	461a      	mov	r2, r3
 8006144:	f00b f8de 	bl	8011304 <USB_HC_StartXfer>
 8006148:	4603      	mov	r3, r0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3708      	adds	r7, #8
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop

08006154 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4618      	mov	r0, r3
 800616c:	f00a fdf4 	bl	8010d58 <USB_GetMode>
 8006170:	4603      	mov	r3, r0
 8006172:	2b01      	cmp	r3, #1
 8006174:	f040 80fb 	bne.w	800636e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4618      	mov	r0, r3
 800617e:	f00a fdb7 	bl	8010cf0 <USB_ReadInterrupts>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 80f1 	beq.w	800636c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4618      	mov	r0, r3
 8006190:	f00a fdae 	bl	8010cf0 <USB_ReadInterrupts>
 8006194:	4603      	mov	r3, r0
 8006196:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800619a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800619e:	d104      	bne.n	80061aa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80061a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f00a fd9e 	bl	8010cf0 <USB_ReadInterrupts>
 80061b4:	4603      	mov	r3, r0
 80061b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061be:	d104      	bne.n	80061ca <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80061c8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f00a fd8e 	bl	8010cf0 <USB_ReadInterrupts>
 80061d4:	4603      	mov	r3, r0
 80061d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80061da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061de:	d104      	bne.n	80061ea <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80061e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f00a fd7e 	bl	8010cf0 <USB_ReadInterrupts>
 80061f4:	4603      	mov	r3, r0
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d103      	bne.n	8006206 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2202      	movs	r2, #2
 8006204:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f00a fd70 	bl	8010cf0 <USB_ReadInterrupts>
 8006210:	4603      	mov	r3, r0
 8006212:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006216:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800621a:	d120      	bne.n	800625e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8006224:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b00      	cmp	r3, #0
 8006234:	d113      	bne.n	800625e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006236:	2110      	movs	r1, #16
 8006238:	6938      	ldr	r0, [r7, #16]
 800623a:	f00a fc29 	bl	8010a90 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800623e:	6938      	ldr	r0, [r7, #16]
 8006240:	f00a fc58 	bl	8010af4 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	7a5b      	ldrb	r3, [r3, #9]
 8006248:	2b02      	cmp	r3, #2
 800624a:	d105      	bne.n	8006258 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2101      	movs	r1, #1
 8006252:	4618      	mov	r0, r3
 8006254:	f00a fe6a 	bl	8010f2c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7fc f897 	bl	800238c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4618      	mov	r0, r3
 8006264:	f00a fd44 	bl	8010cf0 <USB_ReadInterrupts>
 8006268:	4603      	mov	r3, r0
 800626a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800626e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006272:	d102      	bne.n	800627a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f001 fd4d 	bl	8007d14 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4618      	mov	r0, r3
 8006280:	f00a fd36 	bl	8010cf0 <USB_ReadInterrupts>
 8006284:	4603      	mov	r3, r0
 8006286:	f003 0308 	and.w	r3, r3, #8
 800628a:	2b08      	cmp	r3, #8
 800628c:	d106      	bne.n	800629c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7fc f860 	bl	8002354 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2208      	movs	r2, #8
 800629a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4618      	mov	r0, r3
 80062a2:	f00a fd25 	bl	8010cf0 <USB_ReadInterrupts>
 80062a6:	4603      	mov	r3, r0
 80062a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062b0:	d139      	bne.n	8006326 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4618      	mov	r0, r3
 80062b8:	f00b fa94 	bl	80117e4 <USB_HC_ReadInterrupt>
 80062bc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80062be:	2300      	movs	r3, #0
 80062c0:	617b      	str	r3, [r7, #20]
 80062c2:	e025      	b.n	8006310 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	f003 030f 	and.w	r3, r3, #15
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	fa22 f303 	lsr.w	r3, r2, r3
 80062d0:	f003 0301 	and.w	r3, r3, #1
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d018      	beq.n	800630a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	015a      	lsls	r2, r3, #5
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	4413      	add	r3, r2
 80062e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062ee:	d106      	bne.n	80062fe <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	4619      	mov	r1, r3
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 f905 	bl	8006506 <HCD_HC_IN_IRQHandler>
 80062fc:	e005      	b.n	800630a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	b2db      	uxtb	r3, r3
 8006302:	4619      	mov	r1, r3
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f000 ff67 	bl	80071d8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	3301      	adds	r3, #1
 800630e:	617b      	str	r3, [r7, #20]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	795b      	ldrb	r3, [r3, #5]
 8006314:	461a      	mov	r2, r3
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	4293      	cmp	r3, r2
 800631a:	d3d3      	bcc.n	80062c4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006324:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4618      	mov	r0, r3
 800632c:	f00a fce0 	bl	8010cf0 <USB_ReadInterrupts>
 8006330:	4603      	mov	r3, r0
 8006332:	f003 0310 	and.w	r3, r3, #16
 8006336:	2b10      	cmp	r3, #16
 8006338:	d101      	bne.n	800633e <HAL_HCD_IRQHandler+0x1ea>
 800633a:	2301      	movs	r3, #1
 800633c:	e000      	b.n	8006340 <HAL_HCD_IRQHandler+0x1ec>
 800633e:	2300      	movs	r3, #0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d014      	beq.n	800636e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	699a      	ldr	r2, [r3, #24]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f022 0210 	bic.w	r2, r2, #16
 8006352:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f001 fbfe 	bl	8007b56 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	699a      	ldr	r2, [r3, #24]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f042 0210 	orr.w	r2, r2, #16
 8006368:	619a      	str	r2, [r3, #24]
 800636a:	e000      	b.n	800636e <HAL_HCD_IRQHandler+0x21a>
      return;
 800636c:	bf00      	nop
    }
  }
}
 800636e:	3718      	adds	r7, #24
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8006382:	2b01      	cmp	r3, #1
 8006384:	d101      	bne.n	800638a <HAL_HCD_Start+0x16>
 8006386:	2302      	movs	r3, #2
 8006388:	e013      	b.n	80063b2 <HAL_HCD_Start+0x3e>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2101      	movs	r1, #1
 8006398:	4618      	mov	r0, r3
 800639a:	f00a fe2e 	bl	8010ffa <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f00a f9a8 	bl	80106f8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3708      	adds	r7, #8
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b082      	sub	sp, #8
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d101      	bne.n	80063d0 <HAL_HCD_Stop+0x16>
 80063cc:	2302      	movs	r3, #2
 80063ce:	e00d      	b.n	80063ec <HAL_HCD_Stop+0x32>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4618      	mov	r0, r3
 80063de:	f00b fb6f 	bl	8011ac0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3708      	adds	r7, #8
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4618      	mov	r0, r3
 8006402:	f00a fdd0 	bl	8010fa6 <USB_ResetPort>
 8006406:	4603      	mov	r3, r0
}
 8006408:	4618      	mov	r0, r3
 800640a:	3708      	adds	r7, #8
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800641c:	78fa      	ldrb	r2, [r7, #3]
 800641e:	6879      	ldr	r1, [r7, #4]
 8006420:	4613      	mov	r3, r2
 8006422:	011b      	lsls	r3, r3, #4
 8006424:	1a9b      	subs	r3, r3, r2
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	440b      	add	r3, r1
 800642a:	334c      	adds	r3, #76	@ 0x4c
 800642c:	781b      	ldrb	r3, [r3, #0]
}
 800642e:	4618      	mov	r0, r3
 8006430:	370c      	adds	r7, #12
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800643a:	b480      	push	{r7}
 800643c:	b083      	sub	sp, #12
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
 8006442:	460b      	mov	r3, r1
 8006444:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8006446:	78fa      	ldrb	r2, [r7, #3]
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	4613      	mov	r3, r2
 800644c:	011b      	lsls	r3, r3, #4
 800644e:	1a9b      	subs	r3, r3, r2
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	440b      	add	r3, r1
 8006454:	3338      	adds	r3, #56	@ 0x38
 8006456:	681b      	ldr	r3, [r3, #0]
}
 8006458:	4618      	mov	r0, r3
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4618      	mov	r0, r3
 8006472:	f00a fe12 	bl	801109a <USB_GetCurrentFrame>
 8006476:	4603      	mov	r3, r0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b082      	sub	sp, #8
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4618      	mov	r0, r3
 800648e:	f00a fded 	bl	801106c <USB_GetHostSpeed>
 8006492:	4603      	mov	r3, r0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3708      	adds	r7, #8
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	460b      	mov	r3, r1
 80064a6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80064a8:	78fa      	ldrb	r2, [r7, #3]
 80064aa:	6879      	ldr	r1, [r7, #4]
 80064ac:	4613      	mov	r3, r2
 80064ae:	011b      	lsls	r3, r3, #4
 80064b0:	1a9b      	subs	r3, r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	440b      	add	r3, r1
 80064b6:	331a      	adds	r3, #26
 80064b8:	2200      	movs	r2, #0
 80064ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80064bc:	78fa      	ldrb	r2, [r7, #3]
 80064be:	6879      	ldr	r1, [r7, #4]
 80064c0:	4613      	mov	r3, r2
 80064c2:	011b      	lsls	r3, r3, #4
 80064c4:	1a9b      	subs	r3, r3, r2
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	440b      	add	r3, r1
 80064ca:	331b      	adds	r3, #27
 80064cc:	2200      	movs	r2, #0
 80064ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80064d0:	78fa      	ldrb	r2, [r7, #3]
 80064d2:	6879      	ldr	r1, [r7, #4]
 80064d4:	4613      	mov	r3, r2
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	1a9b      	subs	r3, r3, r2
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	440b      	add	r3, r1
 80064de:	3325      	adds	r3, #37	@ 0x25
 80064e0:	2200      	movs	r2, #0
 80064e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80064e4:	78fa      	ldrb	r2, [r7, #3]
 80064e6:	6879      	ldr	r1, [r7, #4]
 80064e8:	4613      	mov	r3, r2
 80064ea:	011b      	lsls	r3, r3, #4
 80064ec:	1a9b      	subs	r3, r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	440b      	add	r3, r1
 80064f2:	3324      	adds	r3, #36	@ 0x24
 80064f4:	2200      	movs	r2, #0
 80064f6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	370c      	adds	r7, #12
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b086      	sub	sp, #24
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
 800650e:	460b      	mov	r3, r1
 8006510:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	78fa      	ldrb	r2, [r7, #3]
 8006522:	4611      	mov	r1, r2
 8006524:	4618      	mov	r0, r3
 8006526:	f00a fbf6 	bl	8010d16 <USB_ReadChInterrupts>
 800652a:	4603      	mov	r3, r0
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	2b04      	cmp	r3, #4
 8006532:	d11a      	bne.n	800656a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006534:	78fb      	ldrb	r3, [r7, #3]
 8006536:	015a      	lsls	r2, r3, #5
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	4413      	add	r3, r2
 800653c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006540:	461a      	mov	r2, r3
 8006542:	2304      	movs	r3, #4
 8006544:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006546:	78fa      	ldrb	r2, [r7, #3]
 8006548:	6879      	ldr	r1, [r7, #4]
 800654a:	4613      	mov	r3, r2
 800654c:	011b      	lsls	r3, r3, #4
 800654e:	1a9b      	subs	r3, r3, r2
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	440b      	add	r3, r1
 8006554:	334d      	adds	r3, #77	@ 0x4d
 8006556:	2207      	movs	r2, #7
 8006558:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	78fa      	ldrb	r2, [r7, #3]
 8006560:	4611      	mov	r1, r2
 8006562:	4618      	mov	r0, r3
 8006564:	f00b f94f 	bl	8011806 <USB_HC_Halt>
 8006568:	e09e      	b.n	80066a8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	78fa      	ldrb	r2, [r7, #3]
 8006570:	4611      	mov	r1, r2
 8006572:	4618      	mov	r0, r3
 8006574:	f00a fbcf 	bl	8010d16 <USB_ReadChInterrupts>
 8006578:	4603      	mov	r3, r0
 800657a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800657e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006582:	d11b      	bne.n	80065bc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8006584:	78fb      	ldrb	r3, [r7, #3]
 8006586:	015a      	lsls	r2, r3, #5
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	4413      	add	r3, r2
 800658c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006590:	461a      	mov	r2, r3
 8006592:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006596:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8006598:	78fa      	ldrb	r2, [r7, #3]
 800659a:	6879      	ldr	r1, [r7, #4]
 800659c:	4613      	mov	r3, r2
 800659e:	011b      	lsls	r3, r3, #4
 80065a0:	1a9b      	subs	r3, r3, r2
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	440b      	add	r3, r1
 80065a6:	334d      	adds	r3, #77	@ 0x4d
 80065a8:	2208      	movs	r2, #8
 80065aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	78fa      	ldrb	r2, [r7, #3]
 80065b2:	4611      	mov	r1, r2
 80065b4:	4618      	mov	r0, r3
 80065b6:	f00b f926 	bl	8011806 <USB_HC_Halt>
 80065ba:	e075      	b.n	80066a8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	78fa      	ldrb	r2, [r7, #3]
 80065c2:	4611      	mov	r1, r2
 80065c4:	4618      	mov	r0, r3
 80065c6:	f00a fba6 	bl	8010d16 <USB_ReadChInterrupts>
 80065ca:	4603      	mov	r3, r0
 80065cc:	f003 0308 	and.w	r3, r3, #8
 80065d0:	2b08      	cmp	r3, #8
 80065d2:	d11a      	bne.n	800660a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80065d4:	78fb      	ldrb	r3, [r7, #3]
 80065d6:	015a      	lsls	r2, r3, #5
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	4413      	add	r3, r2
 80065dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065e0:	461a      	mov	r2, r3
 80065e2:	2308      	movs	r3, #8
 80065e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80065e6:	78fa      	ldrb	r2, [r7, #3]
 80065e8:	6879      	ldr	r1, [r7, #4]
 80065ea:	4613      	mov	r3, r2
 80065ec:	011b      	lsls	r3, r3, #4
 80065ee:	1a9b      	subs	r3, r3, r2
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	440b      	add	r3, r1
 80065f4:	334d      	adds	r3, #77	@ 0x4d
 80065f6:	2206      	movs	r2, #6
 80065f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	78fa      	ldrb	r2, [r7, #3]
 8006600:	4611      	mov	r1, r2
 8006602:	4618      	mov	r0, r3
 8006604:	f00b f8ff 	bl	8011806 <USB_HC_Halt>
 8006608:	e04e      	b.n	80066a8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	78fa      	ldrb	r2, [r7, #3]
 8006610:	4611      	mov	r1, r2
 8006612:	4618      	mov	r0, r3
 8006614:	f00a fb7f 	bl	8010d16 <USB_ReadChInterrupts>
 8006618:	4603      	mov	r3, r0
 800661a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800661e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006622:	d11b      	bne.n	800665c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8006624:	78fb      	ldrb	r3, [r7, #3]
 8006626:	015a      	lsls	r2, r3, #5
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	4413      	add	r3, r2
 800662c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006630:	461a      	mov	r2, r3
 8006632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006636:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8006638:	78fa      	ldrb	r2, [r7, #3]
 800663a:	6879      	ldr	r1, [r7, #4]
 800663c:	4613      	mov	r3, r2
 800663e:	011b      	lsls	r3, r3, #4
 8006640:	1a9b      	subs	r3, r3, r2
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	440b      	add	r3, r1
 8006646:	334d      	adds	r3, #77	@ 0x4d
 8006648:	2209      	movs	r2, #9
 800664a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	78fa      	ldrb	r2, [r7, #3]
 8006652:	4611      	mov	r1, r2
 8006654:	4618      	mov	r0, r3
 8006656:	f00b f8d6 	bl	8011806 <USB_HC_Halt>
 800665a:	e025      	b.n	80066a8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	78fa      	ldrb	r2, [r7, #3]
 8006662:	4611      	mov	r1, r2
 8006664:	4618      	mov	r0, r3
 8006666:	f00a fb56 	bl	8010d16 <USB_ReadChInterrupts>
 800666a:	4603      	mov	r3, r0
 800666c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006670:	2b80      	cmp	r3, #128	@ 0x80
 8006672:	d119      	bne.n	80066a8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006674:	78fb      	ldrb	r3, [r7, #3]
 8006676:	015a      	lsls	r2, r3, #5
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	4413      	add	r3, r2
 800667c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006680:	461a      	mov	r2, r3
 8006682:	2380      	movs	r3, #128	@ 0x80
 8006684:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006686:	78fa      	ldrb	r2, [r7, #3]
 8006688:	6879      	ldr	r1, [r7, #4]
 800668a:	4613      	mov	r3, r2
 800668c:	011b      	lsls	r3, r3, #4
 800668e:	1a9b      	subs	r3, r3, r2
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	440b      	add	r3, r1
 8006694:	334d      	adds	r3, #77	@ 0x4d
 8006696:	2207      	movs	r2, #7
 8006698:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	78fa      	ldrb	r2, [r7, #3]
 80066a0:	4611      	mov	r1, r2
 80066a2:	4618      	mov	r0, r3
 80066a4:	f00b f8af 	bl	8011806 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	78fa      	ldrb	r2, [r7, #3]
 80066ae:	4611      	mov	r1, r2
 80066b0:	4618      	mov	r0, r3
 80066b2:	f00a fb30 	bl	8010d16 <USB_ReadChInterrupts>
 80066b6:	4603      	mov	r3, r0
 80066b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066c0:	d112      	bne.n	80066e8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	78fa      	ldrb	r2, [r7, #3]
 80066c8:	4611      	mov	r1, r2
 80066ca:	4618      	mov	r0, r3
 80066cc:	f00b f89b 	bl	8011806 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80066d0:	78fb      	ldrb	r3, [r7, #3]
 80066d2:	015a      	lsls	r2, r3, #5
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	4413      	add	r3, r2
 80066d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066dc:	461a      	mov	r2, r3
 80066de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066e2:	6093      	str	r3, [r2, #8]
 80066e4:	f000 bd75 	b.w	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	78fa      	ldrb	r2, [r7, #3]
 80066ee:	4611      	mov	r1, r2
 80066f0:	4618      	mov	r0, r3
 80066f2:	f00a fb10 	bl	8010d16 <USB_ReadChInterrupts>
 80066f6:	4603      	mov	r3, r0
 80066f8:	f003 0301 	and.w	r3, r3, #1
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	f040 8128 	bne.w	8006952 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006702:	78fb      	ldrb	r3, [r7, #3]
 8006704:	015a      	lsls	r2, r3, #5
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	4413      	add	r3, r2
 800670a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800670e:	461a      	mov	r2, r3
 8006710:	2320      	movs	r3, #32
 8006712:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8006714:	78fa      	ldrb	r2, [r7, #3]
 8006716:	6879      	ldr	r1, [r7, #4]
 8006718:	4613      	mov	r3, r2
 800671a:	011b      	lsls	r3, r3, #4
 800671c:	1a9b      	subs	r3, r3, r2
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	440b      	add	r3, r1
 8006722:	331b      	adds	r3, #27
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d119      	bne.n	800675e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800672a:	78fa      	ldrb	r2, [r7, #3]
 800672c:	6879      	ldr	r1, [r7, #4]
 800672e:	4613      	mov	r3, r2
 8006730:	011b      	lsls	r3, r3, #4
 8006732:	1a9b      	subs	r3, r3, r2
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	440b      	add	r3, r1
 8006738:	331b      	adds	r3, #27
 800673a:	2200      	movs	r2, #0
 800673c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800673e:	78fb      	ldrb	r3, [r7, #3]
 8006740:	015a      	lsls	r2, r3, #5
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	4413      	add	r3, r2
 8006746:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	78fa      	ldrb	r2, [r7, #3]
 800674e:	0151      	lsls	r1, r2, #5
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	440a      	add	r2, r1
 8006754:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006758:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800675c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	799b      	ldrb	r3, [r3, #6]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d01b      	beq.n	800679e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8006766:	78fa      	ldrb	r2, [r7, #3]
 8006768:	6879      	ldr	r1, [r7, #4]
 800676a:	4613      	mov	r3, r2
 800676c:	011b      	lsls	r3, r3, #4
 800676e:	1a9b      	subs	r3, r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	440b      	add	r3, r1
 8006774:	3330      	adds	r3, #48	@ 0x30
 8006776:	6819      	ldr	r1, [r3, #0]
 8006778:	78fb      	ldrb	r3, [r7, #3]
 800677a:	015a      	lsls	r2, r3, #5
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	4413      	add	r3, r2
 8006780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800678a:	78fa      	ldrb	r2, [r7, #3]
 800678c:	1ac9      	subs	r1, r1, r3
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	4613      	mov	r3, r2
 8006792:	011b      	lsls	r3, r3, #4
 8006794:	1a9b      	subs	r3, r3, r2
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	4403      	add	r3, r0
 800679a:	3338      	adds	r3, #56	@ 0x38
 800679c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800679e:	78fa      	ldrb	r2, [r7, #3]
 80067a0:	6879      	ldr	r1, [r7, #4]
 80067a2:	4613      	mov	r3, r2
 80067a4:	011b      	lsls	r3, r3, #4
 80067a6:	1a9b      	subs	r3, r3, r2
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	440b      	add	r3, r1
 80067ac:	334d      	adds	r3, #77	@ 0x4d
 80067ae:	2201      	movs	r2, #1
 80067b0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80067b2:	78fa      	ldrb	r2, [r7, #3]
 80067b4:	6879      	ldr	r1, [r7, #4]
 80067b6:	4613      	mov	r3, r2
 80067b8:	011b      	lsls	r3, r3, #4
 80067ba:	1a9b      	subs	r3, r3, r2
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	440b      	add	r3, r1
 80067c0:	3344      	adds	r3, #68	@ 0x44
 80067c2:	2200      	movs	r2, #0
 80067c4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80067c6:	78fb      	ldrb	r3, [r7, #3]
 80067c8:	015a      	lsls	r2, r3, #5
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	4413      	add	r3, r2
 80067ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067d2:	461a      	mov	r2, r3
 80067d4:	2301      	movs	r3, #1
 80067d6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80067d8:	78fa      	ldrb	r2, [r7, #3]
 80067da:	6879      	ldr	r1, [r7, #4]
 80067dc:	4613      	mov	r3, r2
 80067de:	011b      	lsls	r3, r3, #4
 80067e0:	1a9b      	subs	r3, r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	440b      	add	r3, r1
 80067e6:	3326      	adds	r3, #38	@ 0x26
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00a      	beq.n	8006804 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80067ee:	78fa      	ldrb	r2, [r7, #3]
 80067f0:	6879      	ldr	r1, [r7, #4]
 80067f2:	4613      	mov	r3, r2
 80067f4:	011b      	lsls	r3, r3, #4
 80067f6:	1a9b      	subs	r3, r3, r2
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	440b      	add	r3, r1
 80067fc:	3326      	adds	r3, #38	@ 0x26
 80067fe:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006800:	2b02      	cmp	r3, #2
 8006802:	d110      	bne.n	8006826 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	78fa      	ldrb	r2, [r7, #3]
 800680a:	4611      	mov	r1, r2
 800680c:	4618      	mov	r0, r3
 800680e:	f00a fffa 	bl	8011806 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006812:	78fb      	ldrb	r3, [r7, #3]
 8006814:	015a      	lsls	r2, r3, #5
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	4413      	add	r3, r2
 800681a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800681e:	461a      	mov	r2, r3
 8006820:	2310      	movs	r3, #16
 8006822:	6093      	str	r3, [r2, #8]
 8006824:	e03d      	b.n	80068a2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8006826:	78fa      	ldrb	r2, [r7, #3]
 8006828:	6879      	ldr	r1, [r7, #4]
 800682a:	4613      	mov	r3, r2
 800682c:	011b      	lsls	r3, r3, #4
 800682e:	1a9b      	subs	r3, r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	440b      	add	r3, r1
 8006834:	3326      	adds	r3, #38	@ 0x26
 8006836:	781b      	ldrb	r3, [r3, #0]
 8006838:	2b03      	cmp	r3, #3
 800683a:	d00a      	beq.n	8006852 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800683c:	78fa      	ldrb	r2, [r7, #3]
 800683e:	6879      	ldr	r1, [r7, #4]
 8006840:	4613      	mov	r3, r2
 8006842:	011b      	lsls	r3, r3, #4
 8006844:	1a9b      	subs	r3, r3, r2
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	440b      	add	r3, r1
 800684a:	3326      	adds	r3, #38	@ 0x26
 800684c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800684e:	2b01      	cmp	r3, #1
 8006850:	d127      	bne.n	80068a2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006852:	78fb      	ldrb	r3, [r7, #3]
 8006854:	015a      	lsls	r2, r3, #5
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	4413      	add	r3, r2
 800685a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	78fa      	ldrb	r2, [r7, #3]
 8006862:	0151      	lsls	r1, r2, #5
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	440a      	add	r2, r1
 8006868:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800686c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006870:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006872:	78fa      	ldrb	r2, [r7, #3]
 8006874:	6879      	ldr	r1, [r7, #4]
 8006876:	4613      	mov	r3, r2
 8006878:	011b      	lsls	r3, r3, #4
 800687a:	1a9b      	subs	r3, r3, r2
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	440b      	add	r3, r1
 8006880:	334c      	adds	r3, #76	@ 0x4c
 8006882:	2201      	movs	r2, #1
 8006884:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006886:	78fa      	ldrb	r2, [r7, #3]
 8006888:	6879      	ldr	r1, [r7, #4]
 800688a:	4613      	mov	r3, r2
 800688c:	011b      	lsls	r3, r3, #4
 800688e:	1a9b      	subs	r3, r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	440b      	add	r3, r1
 8006894:	334c      	adds	r3, #76	@ 0x4c
 8006896:	781a      	ldrb	r2, [r3, #0]
 8006898:	78fb      	ldrb	r3, [r7, #3]
 800689a:	4619      	mov	r1, r3
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7fb fd83 	bl	80023a8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	799b      	ldrb	r3, [r3, #6]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d13b      	bne.n	8006922 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80068aa:	78fa      	ldrb	r2, [r7, #3]
 80068ac:	6879      	ldr	r1, [r7, #4]
 80068ae:	4613      	mov	r3, r2
 80068b0:	011b      	lsls	r3, r3, #4
 80068b2:	1a9b      	subs	r3, r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	440b      	add	r3, r1
 80068b8:	3338      	adds	r3, #56	@ 0x38
 80068ba:	6819      	ldr	r1, [r3, #0]
 80068bc:	78fa      	ldrb	r2, [r7, #3]
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4613      	mov	r3, r2
 80068c2:	011b      	lsls	r3, r3, #4
 80068c4:	1a9b      	subs	r3, r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	4403      	add	r3, r0
 80068ca:	3328      	adds	r3, #40	@ 0x28
 80068cc:	881b      	ldrh	r3, [r3, #0]
 80068ce:	440b      	add	r3, r1
 80068d0:	1e59      	subs	r1, r3, #1
 80068d2:	78fa      	ldrb	r2, [r7, #3]
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	4613      	mov	r3, r2
 80068d8:	011b      	lsls	r3, r3, #4
 80068da:	1a9b      	subs	r3, r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	4403      	add	r3, r0
 80068e0:	3328      	adds	r3, #40	@ 0x28
 80068e2:	881b      	ldrh	r3, [r3, #0]
 80068e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80068e8:	f003 0301 	and.w	r3, r3, #1
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 8470 	beq.w	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80068f2:	78fa      	ldrb	r2, [r7, #3]
 80068f4:	6879      	ldr	r1, [r7, #4]
 80068f6:	4613      	mov	r3, r2
 80068f8:	011b      	lsls	r3, r3, #4
 80068fa:	1a9b      	subs	r3, r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	440b      	add	r3, r1
 8006900:	333c      	adds	r3, #60	@ 0x3c
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	78fa      	ldrb	r2, [r7, #3]
 8006906:	f083 0301 	eor.w	r3, r3, #1
 800690a:	b2d8      	uxtb	r0, r3
 800690c:	6879      	ldr	r1, [r7, #4]
 800690e:	4613      	mov	r3, r2
 8006910:	011b      	lsls	r3, r3, #4
 8006912:	1a9b      	subs	r3, r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	440b      	add	r3, r1
 8006918:	333c      	adds	r3, #60	@ 0x3c
 800691a:	4602      	mov	r2, r0
 800691c:	701a      	strb	r2, [r3, #0]
 800691e:	f000 bc58 	b.w	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8006922:	78fa      	ldrb	r2, [r7, #3]
 8006924:	6879      	ldr	r1, [r7, #4]
 8006926:	4613      	mov	r3, r2
 8006928:	011b      	lsls	r3, r3, #4
 800692a:	1a9b      	subs	r3, r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	440b      	add	r3, r1
 8006930:	333c      	adds	r3, #60	@ 0x3c
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	78fa      	ldrb	r2, [r7, #3]
 8006936:	f083 0301 	eor.w	r3, r3, #1
 800693a:	b2d8      	uxtb	r0, r3
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	4613      	mov	r3, r2
 8006940:	011b      	lsls	r3, r3, #4
 8006942:	1a9b      	subs	r3, r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	440b      	add	r3, r1
 8006948:	333c      	adds	r3, #60	@ 0x3c
 800694a:	4602      	mov	r2, r0
 800694c:	701a      	strb	r2, [r3, #0]
 800694e:	f000 bc40 	b.w	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	78fa      	ldrb	r2, [r7, #3]
 8006958:	4611      	mov	r1, r2
 800695a:	4618      	mov	r0, r3
 800695c:	f00a f9db 	bl	8010d16 <USB_ReadChInterrupts>
 8006960:	4603      	mov	r3, r0
 8006962:	f003 0320 	and.w	r3, r3, #32
 8006966:	2b20      	cmp	r3, #32
 8006968:	d131      	bne.n	80069ce <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800696a:	78fb      	ldrb	r3, [r7, #3]
 800696c:	015a      	lsls	r2, r3, #5
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	4413      	add	r3, r2
 8006972:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006976:	461a      	mov	r2, r3
 8006978:	2320      	movs	r3, #32
 800697a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800697c:	78fa      	ldrb	r2, [r7, #3]
 800697e:	6879      	ldr	r1, [r7, #4]
 8006980:	4613      	mov	r3, r2
 8006982:	011b      	lsls	r3, r3, #4
 8006984:	1a9b      	subs	r3, r3, r2
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	440b      	add	r3, r1
 800698a:	331a      	adds	r3, #26
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	2b01      	cmp	r3, #1
 8006990:	f040 841f 	bne.w	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8006994:	78fa      	ldrb	r2, [r7, #3]
 8006996:	6879      	ldr	r1, [r7, #4]
 8006998:	4613      	mov	r3, r2
 800699a:	011b      	lsls	r3, r3, #4
 800699c:	1a9b      	subs	r3, r3, r2
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	440b      	add	r3, r1
 80069a2:	331b      	adds	r3, #27
 80069a4:	2201      	movs	r2, #1
 80069a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80069a8:	78fa      	ldrb	r2, [r7, #3]
 80069aa:	6879      	ldr	r1, [r7, #4]
 80069ac:	4613      	mov	r3, r2
 80069ae:	011b      	lsls	r3, r3, #4
 80069b0:	1a9b      	subs	r3, r3, r2
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	440b      	add	r3, r1
 80069b6:	334d      	adds	r3, #77	@ 0x4d
 80069b8:	2203      	movs	r2, #3
 80069ba:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	78fa      	ldrb	r2, [r7, #3]
 80069c2:	4611      	mov	r1, r2
 80069c4:	4618      	mov	r0, r3
 80069c6:	f00a ff1e 	bl	8011806 <USB_HC_Halt>
 80069ca:	f000 bc02 	b.w	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	78fa      	ldrb	r2, [r7, #3]
 80069d4:	4611      	mov	r1, r2
 80069d6:	4618      	mov	r0, r3
 80069d8:	f00a f99d 	bl	8010d16 <USB_ReadChInterrupts>
 80069dc:	4603      	mov	r3, r0
 80069de:	f003 0302 	and.w	r3, r3, #2
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	f040 8305 	bne.w	8006ff2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80069e8:	78fb      	ldrb	r3, [r7, #3]
 80069ea:	015a      	lsls	r2, r3, #5
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	4413      	add	r3, r2
 80069f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069f4:	461a      	mov	r2, r3
 80069f6:	2302      	movs	r3, #2
 80069f8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80069fa:	78fa      	ldrb	r2, [r7, #3]
 80069fc:	6879      	ldr	r1, [r7, #4]
 80069fe:	4613      	mov	r3, r2
 8006a00:	011b      	lsls	r3, r3, #4
 8006a02:	1a9b      	subs	r3, r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	440b      	add	r3, r1
 8006a08:	334d      	adds	r3, #77	@ 0x4d
 8006a0a:	781b      	ldrb	r3, [r3, #0]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d114      	bne.n	8006a3a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006a10:	78fa      	ldrb	r2, [r7, #3]
 8006a12:	6879      	ldr	r1, [r7, #4]
 8006a14:	4613      	mov	r3, r2
 8006a16:	011b      	lsls	r3, r3, #4
 8006a18:	1a9b      	subs	r3, r3, r2
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	440b      	add	r3, r1
 8006a1e:	334d      	adds	r3, #77	@ 0x4d
 8006a20:	2202      	movs	r2, #2
 8006a22:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006a24:	78fa      	ldrb	r2, [r7, #3]
 8006a26:	6879      	ldr	r1, [r7, #4]
 8006a28:	4613      	mov	r3, r2
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	1a9b      	subs	r3, r3, r2
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	440b      	add	r3, r1
 8006a32:	334c      	adds	r3, #76	@ 0x4c
 8006a34:	2201      	movs	r2, #1
 8006a36:	701a      	strb	r2, [r3, #0]
 8006a38:	e2cc      	b.n	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006a3a:	78fa      	ldrb	r2, [r7, #3]
 8006a3c:	6879      	ldr	r1, [r7, #4]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	011b      	lsls	r3, r3, #4
 8006a42:	1a9b      	subs	r3, r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	440b      	add	r3, r1
 8006a48:	334d      	adds	r3, #77	@ 0x4d
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	2b06      	cmp	r3, #6
 8006a4e:	d114      	bne.n	8006a7a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006a50:	78fa      	ldrb	r2, [r7, #3]
 8006a52:	6879      	ldr	r1, [r7, #4]
 8006a54:	4613      	mov	r3, r2
 8006a56:	011b      	lsls	r3, r3, #4
 8006a58:	1a9b      	subs	r3, r3, r2
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	440b      	add	r3, r1
 8006a5e:	334d      	adds	r3, #77	@ 0x4d
 8006a60:	2202      	movs	r2, #2
 8006a62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8006a64:	78fa      	ldrb	r2, [r7, #3]
 8006a66:	6879      	ldr	r1, [r7, #4]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	011b      	lsls	r3, r3, #4
 8006a6c:	1a9b      	subs	r3, r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	440b      	add	r3, r1
 8006a72:	334c      	adds	r3, #76	@ 0x4c
 8006a74:	2205      	movs	r2, #5
 8006a76:	701a      	strb	r2, [r3, #0]
 8006a78:	e2ac      	b.n	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006a7a:	78fa      	ldrb	r2, [r7, #3]
 8006a7c:	6879      	ldr	r1, [r7, #4]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	011b      	lsls	r3, r3, #4
 8006a82:	1a9b      	subs	r3, r3, r2
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	440b      	add	r3, r1
 8006a88:	334d      	adds	r3, #77	@ 0x4d
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	2b07      	cmp	r3, #7
 8006a8e:	d00b      	beq.n	8006aa8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006a90:	78fa      	ldrb	r2, [r7, #3]
 8006a92:	6879      	ldr	r1, [r7, #4]
 8006a94:	4613      	mov	r3, r2
 8006a96:	011b      	lsls	r3, r3, #4
 8006a98:	1a9b      	subs	r3, r3, r2
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	440b      	add	r3, r1
 8006a9e:	334d      	adds	r3, #77	@ 0x4d
 8006aa0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006aa2:	2b09      	cmp	r3, #9
 8006aa4:	f040 80a6 	bne.w	8006bf4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006aa8:	78fa      	ldrb	r2, [r7, #3]
 8006aaa:	6879      	ldr	r1, [r7, #4]
 8006aac:	4613      	mov	r3, r2
 8006aae:	011b      	lsls	r3, r3, #4
 8006ab0:	1a9b      	subs	r3, r3, r2
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	440b      	add	r3, r1
 8006ab6:	334d      	adds	r3, #77	@ 0x4d
 8006ab8:	2202      	movs	r2, #2
 8006aba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006abc:	78fa      	ldrb	r2, [r7, #3]
 8006abe:	6879      	ldr	r1, [r7, #4]
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	011b      	lsls	r3, r3, #4
 8006ac4:	1a9b      	subs	r3, r3, r2
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	440b      	add	r3, r1
 8006aca:	3344      	adds	r3, #68	@ 0x44
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	1c59      	adds	r1, r3, #1
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	011b      	lsls	r3, r3, #4
 8006ad6:	1a9b      	subs	r3, r3, r2
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	4403      	add	r3, r0
 8006adc:	3344      	adds	r3, #68	@ 0x44
 8006ade:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006ae0:	78fa      	ldrb	r2, [r7, #3]
 8006ae2:	6879      	ldr	r1, [r7, #4]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	011b      	lsls	r3, r3, #4
 8006ae8:	1a9b      	subs	r3, r3, r2
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	440b      	add	r3, r1
 8006aee:	3344      	adds	r3, #68	@ 0x44
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2b02      	cmp	r3, #2
 8006af4:	d943      	bls.n	8006b7e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006af6:	78fa      	ldrb	r2, [r7, #3]
 8006af8:	6879      	ldr	r1, [r7, #4]
 8006afa:	4613      	mov	r3, r2
 8006afc:	011b      	lsls	r3, r3, #4
 8006afe:	1a9b      	subs	r3, r3, r2
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	440b      	add	r3, r1
 8006b04:	3344      	adds	r3, #68	@ 0x44
 8006b06:	2200      	movs	r2, #0
 8006b08:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8006b0a:	78fa      	ldrb	r2, [r7, #3]
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	011b      	lsls	r3, r3, #4
 8006b12:	1a9b      	subs	r3, r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	440b      	add	r3, r1
 8006b18:	331a      	adds	r3, #26
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d123      	bne.n	8006b68 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8006b20:	78fa      	ldrb	r2, [r7, #3]
 8006b22:	6879      	ldr	r1, [r7, #4]
 8006b24:	4613      	mov	r3, r2
 8006b26:	011b      	lsls	r3, r3, #4
 8006b28:	1a9b      	subs	r3, r3, r2
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	440b      	add	r3, r1
 8006b2e:	331b      	adds	r3, #27
 8006b30:	2200      	movs	r2, #0
 8006b32:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8006b34:	78fa      	ldrb	r2, [r7, #3]
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	011b      	lsls	r3, r3, #4
 8006b3c:	1a9b      	subs	r3, r3, r2
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	440b      	add	r3, r1
 8006b42:	331c      	adds	r3, #28
 8006b44:	2200      	movs	r2, #0
 8006b46:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006b48:	78fb      	ldrb	r3, [r7, #3]
 8006b4a:	015a      	lsls	r2, r3, #5
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	78fa      	ldrb	r2, [r7, #3]
 8006b58:	0151      	lsls	r1, r2, #5
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	440a      	add	r2, r1
 8006b5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b66:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006b68:	78fa      	ldrb	r2, [r7, #3]
 8006b6a:	6879      	ldr	r1, [r7, #4]
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	011b      	lsls	r3, r3, #4
 8006b70:	1a9b      	subs	r3, r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	440b      	add	r3, r1
 8006b76:	334c      	adds	r3, #76	@ 0x4c
 8006b78:	2204      	movs	r2, #4
 8006b7a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006b7c:	e229      	b.n	8006fd2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006b7e:	78fa      	ldrb	r2, [r7, #3]
 8006b80:	6879      	ldr	r1, [r7, #4]
 8006b82:	4613      	mov	r3, r2
 8006b84:	011b      	lsls	r3, r3, #4
 8006b86:	1a9b      	subs	r3, r3, r2
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	440b      	add	r3, r1
 8006b8c:	334c      	adds	r3, #76	@ 0x4c
 8006b8e:	2202      	movs	r2, #2
 8006b90:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006b92:	78fa      	ldrb	r2, [r7, #3]
 8006b94:	6879      	ldr	r1, [r7, #4]
 8006b96:	4613      	mov	r3, r2
 8006b98:	011b      	lsls	r3, r3, #4
 8006b9a:	1a9b      	subs	r3, r3, r2
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	440b      	add	r3, r1
 8006ba0:	3326      	adds	r3, #38	@ 0x26
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d00b      	beq.n	8006bc0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006ba8:	78fa      	ldrb	r2, [r7, #3]
 8006baa:	6879      	ldr	r1, [r7, #4]
 8006bac:	4613      	mov	r3, r2
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	1a9b      	subs	r3, r3, r2
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	440b      	add	r3, r1
 8006bb6:	3326      	adds	r3, #38	@ 0x26
 8006bb8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006bba:	2b02      	cmp	r3, #2
 8006bbc:	f040 8209 	bne.w	8006fd2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006bc0:	78fb      	ldrb	r3, [r7, #3]
 8006bc2:	015a      	lsls	r2, r3, #5
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006bd6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006bde:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006be0:	78fb      	ldrb	r3, [r7, #3]
 8006be2:	015a      	lsls	r2, r3, #5
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	4413      	add	r3, r2
 8006be8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bec:	461a      	mov	r2, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006bf2:	e1ee      	b.n	8006fd2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006bf4:	78fa      	ldrb	r2, [r7, #3]
 8006bf6:	6879      	ldr	r1, [r7, #4]
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	011b      	lsls	r3, r3, #4
 8006bfc:	1a9b      	subs	r3, r3, r2
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	440b      	add	r3, r1
 8006c02:	334d      	adds	r3, #77	@ 0x4d
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	2b05      	cmp	r3, #5
 8006c08:	f040 80c8 	bne.w	8006d9c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006c0c:	78fa      	ldrb	r2, [r7, #3]
 8006c0e:	6879      	ldr	r1, [r7, #4]
 8006c10:	4613      	mov	r3, r2
 8006c12:	011b      	lsls	r3, r3, #4
 8006c14:	1a9b      	subs	r3, r3, r2
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	440b      	add	r3, r1
 8006c1a:	334d      	adds	r3, #77	@ 0x4d
 8006c1c:	2202      	movs	r2, #2
 8006c1e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006c20:	78fa      	ldrb	r2, [r7, #3]
 8006c22:	6879      	ldr	r1, [r7, #4]
 8006c24:	4613      	mov	r3, r2
 8006c26:	011b      	lsls	r3, r3, #4
 8006c28:	1a9b      	subs	r3, r3, r2
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	440b      	add	r3, r1
 8006c2e:	331b      	adds	r3, #27
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	f040 81ce 	bne.w	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006c38:	78fa      	ldrb	r2, [r7, #3]
 8006c3a:	6879      	ldr	r1, [r7, #4]
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	011b      	lsls	r3, r3, #4
 8006c40:	1a9b      	subs	r3, r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	440b      	add	r3, r1
 8006c46:	3326      	adds	r3, #38	@ 0x26
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	2b03      	cmp	r3, #3
 8006c4c:	d16b      	bne.n	8006d26 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8006c4e:	78fa      	ldrb	r2, [r7, #3]
 8006c50:	6879      	ldr	r1, [r7, #4]
 8006c52:	4613      	mov	r3, r2
 8006c54:	011b      	lsls	r3, r3, #4
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	3348      	adds	r3, #72	@ 0x48
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	1c59      	adds	r1, r3, #1
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	4613      	mov	r3, r2
 8006c66:	011b      	lsls	r3, r3, #4
 8006c68:	1a9b      	subs	r3, r3, r2
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	4403      	add	r3, r0
 8006c6e:	3348      	adds	r3, #72	@ 0x48
 8006c70:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8006c72:	78fa      	ldrb	r2, [r7, #3]
 8006c74:	6879      	ldr	r1, [r7, #4]
 8006c76:	4613      	mov	r3, r2
 8006c78:	011b      	lsls	r3, r3, #4
 8006c7a:	1a9b      	subs	r3, r3, r2
 8006c7c:	009b      	lsls	r3, r3, #2
 8006c7e:	440b      	add	r3, r1
 8006c80:	3348      	adds	r3, #72	@ 0x48
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2b02      	cmp	r3, #2
 8006c86:	d943      	bls.n	8006d10 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8006c88:	78fa      	ldrb	r2, [r7, #3]
 8006c8a:	6879      	ldr	r1, [r7, #4]
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	011b      	lsls	r3, r3, #4
 8006c90:	1a9b      	subs	r3, r3, r2
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	440b      	add	r3, r1
 8006c96:	3348      	adds	r3, #72	@ 0x48
 8006c98:	2200      	movs	r2, #0
 8006c9a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8006c9c:	78fa      	ldrb	r2, [r7, #3]
 8006c9e:	6879      	ldr	r1, [r7, #4]
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	011b      	lsls	r3, r3, #4
 8006ca4:	1a9b      	subs	r3, r3, r2
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	440b      	add	r3, r1
 8006caa:	331b      	adds	r3, #27
 8006cac:	2200      	movs	r2, #0
 8006cae:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8006cb0:	78fa      	ldrb	r2, [r7, #3]
 8006cb2:	6879      	ldr	r1, [r7, #4]
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	011b      	lsls	r3, r3, #4
 8006cb8:	1a9b      	subs	r3, r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	440b      	add	r3, r1
 8006cbe:	3344      	adds	r3, #68	@ 0x44
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d809      	bhi.n	8006cda <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8006cc6:	78fa      	ldrb	r2, [r7, #3]
 8006cc8:	6879      	ldr	r1, [r7, #4]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	011b      	lsls	r3, r3, #4
 8006cce:	1a9b      	subs	r3, r3, r2
 8006cd0:	009b      	lsls	r3, r3, #2
 8006cd2:	440b      	add	r3, r1
 8006cd4:	331c      	adds	r3, #28
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006cda:	78fb      	ldrb	r3, [r7, #3]
 8006cdc:	015a      	lsls	r2, r3, #5
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	4413      	add	r3, r2
 8006ce2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	78fa      	ldrb	r2, [r7, #3]
 8006cea:	0151      	lsls	r1, r2, #5
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	440a      	add	r2, r1
 8006cf0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cf4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cf8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8006cfa:	78fa      	ldrb	r2, [r7, #3]
 8006cfc:	6879      	ldr	r1, [r7, #4]
 8006cfe:	4613      	mov	r3, r2
 8006d00:	011b      	lsls	r3, r3, #4
 8006d02:	1a9b      	subs	r3, r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	440b      	add	r3, r1
 8006d08:	334c      	adds	r3, #76	@ 0x4c
 8006d0a:	2204      	movs	r2, #4
 8006d0c:	701a      	strb	r2, [r3, #0]
 8006d0e:	e014      	b.n	8006d3a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d10:	78fa      	ldrb	r2, [r7, #3]
 8006d12:	6879      	ldr	r1, [r7, #4]
 8006d14:	4613      	mov	r3, r2
 8006d16:	011b      	lsls	r3, r3, #4
 8006d18:	1a9b      	subs	r3, r3, r2
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	440b      	add	r3, r1
 8006d1e:	334c      	adds	r3, #76	@ 0x4c
 8006d20:	2202      	movs	r2, #2
 8006d22:	701a      	strb	r2, [r3, #0]
 8006d24:	e009      	b.n	8006d3a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006d26:	78fa      	ldrb	r2, [r7, #3]
 8006d28:	6879      	ldr	r1, [r7, #4]
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	011b      	lsls	r3, r3, #4
 8006d2e:	1a9b      	subs	r3, r3, r2
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	440b      	add	r3, r1
 8006d34:	334c      	adds	r3, #76	@ 0x4c
 8006d36:	2202      	movs	r2, #2
 8006d38:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006d3a:	78fa      	ldrb	r2, [r7, #3]
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	011b      	lsls	r3, r3, #4
 8006d42:	1a9b      	subs	r3, r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	440b      	add	r3, r1
 8006d48:	3326      	adds	r3, #38	@ 0x26
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00b      	beq.n	8006d68 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006d50:	78fa      	ldrb	r2, [r7, #3]
 8006d52:	6879      	ldr	r1, [r7, #4]
 8006d54:	4613      	mov	r3, r2
 8006d56:	011b      	lsls	r3, r3, #4
 8006d58:	1a9b      	subs	r3, r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	440b      	add	r3, r1
 8006d5e:	3326      	adds	r3, #38	@ 0x26
 8006d60:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	f040 8136 	bne.w	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006d68:	78fb      	ldrb	r3, [r7, #3]
 8006d6a:	015a      	lsls	r2, r3, #5
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	4413      	add	r3, r2
 8006d70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006d7e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006d86:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006d88:	78fb      	ldrb	r3, [r7, #3]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d94:	461a      	mov	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6013      	str	r3, [r2, #0]
 8006d9a:	e11b      	b.n	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006d9c:	78fa      	ldrb	r2, [r7, #3]
 8006d9e:	6879      	ldr	r1, [r7, #4]
 8006da0:	4613      	mov	r3, r2
 8006da2:	011b      	lsls	r3, r3, #4
 8006da4:	1a9b      	subs	r3, r3, r2
 8006da6:	009b      	lsls	r3, r3, #2
 8006da8:	440b      	add	r3, r1
 8006daa:	334d      	adds	r3, #77	@ 0x4d
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	f040 8081 	bne.w	8006eb6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006db4:	78fa      	ldrb	r2, [r7, #3]
 8006db6:	6879      	ldr	r1, [r7, #4]
 8006db8:	4613      	mov	r3, r2
 8006dba:	011b      	lsls	r3, r3, #4
 8006dbc:	1a9b      	subs	r3, r3, r2
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	440b      	add	r3, r1
 8006dc2:	334d      	adds	r3, #77	@ 0x4d
 8006dc4:	2202      	movs	r2, #2
 8006dc6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8006dc8:	78fa      	ldrb	r2, [r7, #3]
 8006dca:	6879      	ldr	r1, [r7, #4]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	011b      	lsls	r3, r3, #4
 8006dd0:	1a9b      	subs	r3, r3, r2
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	440b      	add	r3, r1
 8006dd6:	331b      	adds	r3, #27
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	f040 80fa 	bne.w	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006de0:	78fa      	ldrb	r2, [r7, #3]
 8006de2:	6879      	ldr	r1, [r7, #4]
 8006de4:	4613      	mov	r3, r2
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	1a9b      	subs	r3, r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	440b      	add	r3, r1
 8006dee:	334c      	adds	r3, #76	@ 0x4c
 8006df0:	2202      	movs	r2, #2
 8006df2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006df4:	78fb      	ldrb	r3, [r7, #3]
 8006df6:	015a      	lsls	r2, r3, #5
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	78fa      	ldrb	r2, [r7, #3]
 8006e04:	0151      	lsls	r1, r2, #5
 8006e06:	693a      	ldr	r2, [r7, #16]
 8006e08:	440a      	add	r2, r1
 8006e0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e12:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006e14:	78fb      	ldrb	r3, [r7, #3]
 8006e16:	015a      	lsls	r2, r3, #5
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	4413      	add	r3, r2
 8006e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	78fa      	ldrb	r2, [r7, #3]
 8006e24:	0151      	lsls	r1, r2, #5
 8006e26:	693a      	ldr	r2, [r7, #16]
 8006e28:	440a      	add	r2, r1
 8006e2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e32:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8006e34:	78fb      	ldrb	r3, [r7, #3]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	78fa      	ldrb	r2, [r7, #3]
 8006e44:	0151      	lsls	r1, r2, #5
 8006e46:	693a      	ldr	r2, [r7, #16]
 8006e48:	440a      	add	r2, r1
 8006e4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e4e:	f023 0320 	bic.w	r3, r3, #32
 8006e52:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006e54:	78fa      	ldrb	r2, [r7, #3]
 8006e56:	6879      	ldr	r1, [r7, #4]
 8006e58:	4613      	mov	r3, r2
 8006e5a:	011b      	lsls	r3, r3, #4
 8006e5c:	1a9b      	subs	r3, r3, r2
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	440b      	add	r3, r1
 8006e62:	3326      	adds	r3, #38	@ 0x26
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d00b      	beq.n	8006e82 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006e6a:	78fa      	ldrb	r2, [r7, #3]
 8006e6c:	6879      	ldr	r1, [r7, #4]
 8006e6e:	4613      	mov	r3, r2
 8006e70:	011b      	lsls	r3, r3, #4
 8006e72:	1a9b      	subs	r3, r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	440b      	add	r3, r1
 8006e78:	3326      	adds	r3, #38	@ 0x26
 8006e7a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006e7c:	2b02      	cmp	r3, #2
 8006e7e:	f040 80a9 	bne.w	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006e82:	78fb      	ldrb	r3, [r7, #3]
 8006e84:	015a      	lsls	r2, r3, #5
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	4413      	add	r3, r2
 8006e8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006e98:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ea0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006ea2:	78fb      	ldrb	r3, [r7, #3]
 8006ea4:	015a      	lsls	r2, r3, #5
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eae:	461a      	mov	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6013      	str	r3, [r2, #0]
 8006eb4:	e08e      	b.n	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006eb6:	78fa      	ldrb	r2, [r7, #3]
 8006eb8:	6879      	ldr	r1, [r7, #4]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	011b      	lsls	r3, r3, #4
 8006ebe:	1a9b      	subs	r3, r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	440b      	add	r3, r1
 8006ec4:	334d      	adds	r3, #77	@ 0x4d
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	2b04      	cmp	r3, #4
 8006eca:	d143      	bne.n	8006f54 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006ecc:	78fa      	ldrb	r2, [r7, #3]
 8006ece:	6879      	ldr	r1, [r7, #4]
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	011b      	lsls	r3, r3, #4
 8006ed4:	1a9b      	subs	r3, r3, r2
 8006ed6:	009b      	lsls	r3, r3, #2
 8006ed8:	440b      	add	r3, r1
 8006eda:	334d      	adds	r3, #77	@ 0x4d
 8006edc:	2202      	movs	r2, #2
 8006ede:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006ee0:	78fa      	ldrb	r2, [r7, #3]
 8006ee2:	6879      	ldr	r1, [r7, #4]
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	1a9b      	subs	r3, r3, r2
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	440b      	add	r3, r1
 8006eee:	334c      	adds	r3, #76	@ 0x4c
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006ef4:	78fa      	ldrb	r2, [r7, #3]
 8006ef6:	6879      	ldr	r1, [r7, #4]
 8006ef8:	4613      	mov	r3, r2
 8006efa:	011b      	lsls	r3, r3, #4
 8006efc:	1a9b      	subs	r3, r3, r2
 8006efe:	009b      	lsls	r3, r3, #2
 8006f00:	440b      	add	r3, r1
 8006f02:	3326      	adds	r3, #38	@ 0x26
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00a      	beq.n	8006f20 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006f0a:	78fa      	ldrb	r2, [r7, #3]
 8006f0c:	6879      	ldr	r1, [r7, #4]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	011b      	lsls	r3, r3, #4
 8006f12:	1a9b      	subs	r3, r3, r2
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	440b      	add	r3, r1
 8006f18:	3326      	adds	r3, #38	@ 0x26
 8006f1a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d159      	bne.n	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006f20:	78fb      	ldrb	r3, [r7, #3]
 8006f22:	015a      	lsls	r2, r3, #5
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	4413      	add	r3, r2
 8006f28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f36:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f3e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006f40:	78fb      	ldrb	r3, [r7, #3]
 8006f42:	015a      	lsls	r2, r3, #5
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	4413      	add	r3, r2
 8006f48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	6013      	str	r3, [r2, #0]
 8006f52:	e03f      	b.n	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8006f54:	78fa      	ldrb	r2, [r7, #3]
 8006f56:	6879      	ldr	r1, [r7, #4]
 8006f58:	4613      	mov	r3, r2
 8006f5a:	011b      	lsls	r3, r3, #4
 8006f5c:	1a9b      	subs	r3, r3, r2
 8006f5e:	009b      	lsls	r3, r3, #2
 8006f60:	440b      	add	r3, r1
 8006f62:	334d      	adds	r3, #77	@ 0x4d
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	2b08      	cmp	r3, #8
 8006f68:	d126      	bne.n	8006fb8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006f6a:	78fa      	ldrb	r2, [r7, #3]
 8006f6c:	6879      	ldr	r1, [r7, #4]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	011b      	lsls	r3, r3, #4
 8006f72:	1a9b      	subs	r3, r3, r2
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	440b      	add	r3, r1
 8006f78:	334d      	adds	r3, #77	@ 0x4d
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006f7e:	78fa      	ldrb	r2, [r7, #3]
 8006f80:	6879      	ldr	r1, [r7, #4]
 8006f82:	4613      	mov	r3, r2
 8006f84:	011b      	lsls	r3, r3, #4
 8006f86:	1a9b      	subs	r3, r3, r2
 8006f88:	009b      	lsls	r3, r3, #2
 8006f8a:	440b      	add	r3, r1
 8006f8c:	3344      	adds	r3, #68	@ 0x44
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	1c59      	adds	r1, r3, #1
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	4613      	mov	r3, r2
 8006f96:	011b      	lsls	r3, r3, #4
 8006f98:	1a9b      	subs	r3, r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	4403      	add	r3, r0
 8006f9e:	3344      	adds	r3, #68	@ 0x44
 8006fa0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8006fa2:	78fa      	ldrb	r2, [r7, #3]
 8006fa4:	6879      	ldr	r1, [r7, #4]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	011b      	lsls	r3, r3, #4
 8006faa:	1a9b      	subs	r3, r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	440b      	add	r3, r1
 8006fb0:	334c      	adds	r3, #76	@ 0x4c
 8006fb2:	2204      	movs	r2, #4
 8006fb4:	701a      	strb	r2, [r3, #0]
 8006fb6:	e00d      	b.n	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8006fb8:	78fa      	ldrb	r2, [r7, #3]
 8006fba:	6879      	ldr	r1, [r7, #4]
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	011b      	lsls	r3, r3, #4
 8006fc0:	1a9b      	subs	r3, r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	440b      	add	r3, r1
 8006fc6:	334d      	adds	r3, #77	@ 0x4d
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	2b02      	cmp	r3, #2
 8006fcc:	f000 8100 	beq.w	80071d0 <HCD_HC_IN_IRQHandler+0xcca>
 8006fd0:	e000      	b.n	8006fd4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006fd2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006fd4:	78fa      	ldrb	r2, [r7, #3]
 8006fd6:	6879      	ldr	r1, [r7, #4]
 8006fd8:	4613      	mov	r3, r2
 8006fda:	011b      	lsls	r3, r3, #4
 8006fdc:	1a9b      	subs	r3, r3, r2
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	440b      	add	r3, r1
 8006fe2:	334c      	adds	r3, #76	@ 0x4c
 8006fe4:	781a      	ldrb	r2, [r3, #0]
 8006fe6:	78fb      	ldrb	r3, [r7, #3]
 8006fe8:	4619      	mov	r1, r3
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7fb f9dc 	bl	80023a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006ff0:	e0ef      	b.n	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	78fa      	ldrb	r2, [r7, #3]
 8006ff8:	4611      	mov	r1, r2
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	f009 fe8b 	bl	8010d16 <USB_ReadChInterrupts>
 8007000:	4603      	mov	r3, r0
 8007002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007006:	2b40      	cmp	r3, #64	@ 0x40
 8007008:	d12f      	bne.n	800706a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800700a:	78fb      	ldrb	r3, [r7, #3]
 800700c:	015a      	lsls	r2, r3, #5
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	4413      	add	r3, r2
 8007012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007016:	461a      	mov	r2, r3
 8007018:	2340      	movs	r3, #64	@ 0x40
 800701a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800701c:	78fa      	ldrb	r2, [r7, #3]
 800701e:	6879      	ldr	r1, [r7, #4]
 8007020:	4613      	mov	r3, r2
 8007022:	011b      	lsls	r3, r3, #4
 8007024:	1a9b      	subs	r3, r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	440b      	add	r3, r1
 800702a:	334d      	adds	r3, #77	@ 0x4d
 800702c:	2205      	movs	r2, #5
 800702e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8007030:	78fa      	ldrb	r2, [r7, #3]
 8007032:	6879      	ldr	r1, [r7, #4]
 8007034:	4613      	mov	r3, r2
 8007036:	011b      	lsls	r3, r3, #4
 8007038:	1a9b      	subs	r3, r3, r2
 800703a:	009b      	lsls	r3, r3, #2
 800703c:	440b      	add	r3, r1
 800703e:	331a      	adds	r3, #26
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d109      	bne.n	800705a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8007046:	78fa      	ldrb	r2, [r7, #3]
 8007048:	6879      	ldr	r1, [r7, #4]
 800704a:	4613      	mov	r3, r2
 800704c:	011b      	lsls	r3, r3, #4
 800704e:	1a9b      	subs	r3, r3, r2
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	440b      	add	r3, r1
 8007054:	3344      	adds	r3, #68	@ 0x44
 8007056:	2200      	movs	r2, #0
 8007058:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	78fa      	ldrb	r2, [r7, #3]
 8007060:	4611      	mov	r1, r2
 8007062:	4618      	mov	r0, r3
 8007064:	f00a fbcf 	bl	8011806 <USB_HC_Halt>
 8007068:	e0b3      	b.n	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	78fa      	ldrb	r2, [r7, #3]
 8007070:	4611      	mov	r1, r2
 8007072:	4618      	mov	r0, r3
 8007074:	f009 fe4f 	bl	8010d16 <USB_ReadChInterrupts>
 8007078:	4603      	mov	r3, r0
 800707a:	f003 0310 	and.w	r3, r3, #16
 800707e:	2b10      	cmp	r3, #16
 8007080:	f040 80a7 	bne.w	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8007084:	78fa      	ldrb	r2, [r7, #3]
 8007086:	6879      	ldr	r1, [r7, #4]
 8007088:	4613      	mov	r3, r2
 800708a:	011b      	lsls	r3, r3, #4
 800708c:	1a9b      	subs	r3, r3, r2
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	440b      	add	r3, r1
 8007092:	3326      	adds	r3, #38	@ 0x26
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	2b03      	cmp	r3, #3
 8007098:	d11b      	bne.n	80070d2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800709a:	78fa      	ldrb	r2, [r7, #3]
 800709c:	6879      	ldr	r1, [r7, #4]
 800709e:	4613      	mov	r3, r2
 80070a0:	011b      	lsls	r3, r3, #4
 80070a2:	1a9b      	subs	r3, r3, r2
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	440b      	add	r3, r1
 80070a8:	3344      	adds	r3, #68	@ 0x44
 80070aa:	2200      	movs	r2, #0
 80070ac:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80070ae:	78fa      	ldrb	r2, [r7, #3]
 80070b0:	6879      	ldr	r1, [r7, #4]
 80070b2:	4613      	mov	r3, r2
 80070b4:	011b      	lsls	r3, r3, #4
 80070b6:	1a9b      	subs	r3, r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	440b      	add	r3, r1
 80070bc:	334d      	adds	r3, #77	@ 0x4d
 80070be:	2204      	movs	r2, #4
 80070c0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	78fa      	ldrb	r2, [r7, #3]
 80070c8:	4611      	mov	r1, r2
 80070ca:	4618      	mov	r0, r3
 80070cc:	f00a fb9b 	bl	8011806 <USB_HC_Halt>
 80070d0:	e03f      	b.n	8007152 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80070d2:	78fa      	ldrb	r2, [r7, #3]
 80070d4:	6879      	ldr	r1, [r7, #4]
 80070d6:	4613      	mov	r3, r2
 80070d8:	011b      	lsls	r3, r3, #4
 80070da:	1a9b      	subs	r3, r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	440b      	add	r3, r1
 80070e0:	3326      	adds	r3, #38	@ 0x26
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d00a      	beq.n	80070fe <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80070e8:	78fa      	ldrb	r2, [r7, #3]
 80070ea:	6879      	ldr	r1, [r7, #4]
 80070ec:	4613      	mov	r3, r2
 80070ee:	011b      	lsls	r3, r3, #4
 80070f0:	1a9b      	subs	r3, r3, r2
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	440b      	add	r3, r1
 80070f6:	3326      	adds	r3, #38	@ 0x26
 80070f8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d129      	bne.n	8007152 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80070fe:	78fa      	ldrb	r2, [r7, #3]
 8007100:	6879      	ldr	r1, [r7, #4]
 8007102:	4613      	mov	r3, r2
 8007104:	011b      	lsls	r3, r3, #4
 8007106:	1a9b      	subs	r3, r3, r2
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	440b      	add	r3, r1
 800710c:	3344      	adds	r3, #68	@ 0x44
 800710e:	2200      	movs	r2, #0
 8007110:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	799b      	ldrb	r3, [r3, #6]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00a      	beq.n	8007130 <HCD_HC_IN_IRQHandler+0xc2a>
 800711a:	78fa      	ldrb	r2, [r7, #3]
 800711c:	6879      	ldr	r1, [r7, #4]
 800711e:	4613      	mov	r3, r2
 8007120:	011b      	lsls	r3, r3, #4
 8007122:	1a9b      	subs	r3, r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	440b      	add	r3, r1
 8007128:	331b      	adds	r3, #27
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	2b01      	cmp	r3, #1
 800712e:	d110      	bne.n	8007152 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8007130:	78fa      	ldrb	r2, [r7, #3]
 8007132:	6879      	ldr	r1, [r7, #4]
 8007134:	4613      	mov	r3, r2
 8007136:	011b      	lsls	r3, r3, #4
 8007138:	1a9b      	subs	r3, r3, r2
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	440b      	add	r3, r1
 800713e:	334d      	adds	r3, #77	@ 0x4d
 8007140:	2204      	movs	r2, #4
 8007142:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	78fa      	ldrb	r2, [r7, #3]
 800714a:	4611      	mov	r1, r2
 800714c:	4618      	mov	r0, r3
 800714e:	f00a fb5a 	bl	8011806 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8007152:	78fa      	ldrb	r2, [r7, #3]
 8007154:	6879      	ldr	r1, [r7, #4]
 8007156:	4613      	mov	r3, r2
 8007158:	011b      	lsls	r3, r3, #4
 800715a:	1a9b      	subs	r3, r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	440b      	add	r3, r1
 8007160:	331b      	adds	r3, #27
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	2b01      	cmp	r3, #1
 8007166:	d129      	bne.n	80071bc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8007168:	78fa      	ldrb	r2, [r7, #3]
 800716a:	6879      	ldr	r1, [r7, #4]
 800716c:	4613      	mov	r3, r2
 800716e:	011b      	lsls	r3, r3, #4
 8007170:	1a9b      	subs	r3, r3, r2
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	440b      	add	r3, r1
 8007176:	331b      	adds	r3, #27
 8007178:	2200      	movs	r2, #0
 800717a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800717c:	78fb      	ldrb	r3, [r7, #3]
 800717e:	015a      	lsls	r2, r3, #5
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	4413      	add	r3, r2
 8007184:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	78fa      	ldrb	r2, [r7, #3]
 800718c:	0151      	lsls	r1, r2, #5
 800718e:	693a      	ldr	r2, [r7, #16]
 8007190:	440a      	add	r2, r1
 8007192:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007196:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800719a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800719c:	78fb      	ldrb	r3, [r7, #3]
 800719e:	015a      	lsls	r2, r3, #5
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	4413      	add	r3, r2
 80071a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	78fa      	ldrb	r2, [r7, #3]
 80071ac:	0151      	lsls	r1, r2, #5
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	440a      	add	r2, r1
 80071b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071b6:	f043 0320 	orr.w	r3, r3, #32
 80071ba:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80071bc:	78fb      	ldrb	r3, [r7, #3]
 80071be:	015a      	lsls	r2, r3, #5
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	4413      	add	r3, r2
 80071c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071c8:	461a      	mov	r2, r3
 80071ca:	2310      	movs	r3, #16
 80071cc:	6093      	str	r3, [r2, #8]
 80071ce:	e000      	b.n	80071d2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80071d0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80071d2:	3718      	adds	r7, #24
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b086      	sub	sp, #24
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	460b      	mov	r3, r1
 80071e2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	78fa      	ldrb	r2, [r7, #3]
 80071f4:	4611      	mov	r1, r2
 80071f6:	4618      	mov	r0, r3
 80071f8:	f009 fd8d 	bl	8010d16 <USB_ReadChInterrupts>
 80071fc:	4603      	mov	r3, r0
 80071fe:	f003 0304 	and.w	r3, r3, #4
 8007202:	2b04      	cmp	r3, #4
 8007204:	d11b      	bne.n	800723e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8007206:	78fb      	ldrb	r3, [r7, #3]
 8007208:	015a      	lsls	r2, r3, #5
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	4413      	add	r3, r2
 800720e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007212:	461a      	mov	r2, r3
 8007214:	2304      	movs	r3, #4
 8007216:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8007218:	78fa      	ldrb	r2, [r7, #3]
 800721a:	6879      	ldr	r1, [r7, #4]
 800721c:	4613      	mov	r3, r2
 800721e:	011b      	lsls	r3, r3, #4
 8007220:	1a9b      	subs	r3, r3, r2
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	440b      	add	r3, r1
 8007226:	334d      	adds	r3, #77	@ 0x4d
 8007228:	2207      	movs	r2, #7
 800722a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	78fa      	ldrb	r2, [r7, #3]
 8007232:	4611      	mov	r1, r2
 8007234:	4618      	mov	r0, r3
 8007236:	f00a fae6 	bl	8011806 <USB_HC_Halt>
 800723a:	f000 bc89 	b.w	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	78fa      	ldrb	r2, [r7, #3]
 8007244:	4611      	mov	r1, r2
 8007246:	4618      	mov	r0, r3
 8007248:	f009 fd65 	bl	8010d16 <USB_ReadChInterrupts>
 800724c:	4603      	mov	r3, r0
 800724e:	f003 0320 	and.w	r3, r3, #32
 8007252:	2b20      	cmp	r3, #32
 8007254:	f040 8082 	bne.w	800735c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8007258:	78fb      	ldrb	r3, [r7, #3]
 800725a:	015a      	lsls	r2, r3, #5
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	4413      	add	r3, r2
 8007260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007264:	461a      	mov	r2, r3
 8007266:	2320      	movs	r3, #32
 8007268:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800726a:	78fa      	ldrb	r2, [r7, #3]
 800726c:	6879      	ldr	r1, [r7, #4]
 800726e:	4613      	mov	r3, r2
 8007270:	011b      	lsls	r3, r3, #4
 8007272:	1a9b      	subs	r3, r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	440b      	add	r3, r1
 8007278:	3319      	adds	r3, #25
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d124      	bne.n	80072ca <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8007280:	78fa      	ldrb	r2, [r7, #3]
 8007282:	6879      	ldr	r1, [r7, #4]
 8007284:	4613      	mov	r3, r2
 8007286:	011b      	lsls	r3, r3, #4
 8007288:	1a9b      	subs	r3, r3, r2
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	440b      	add	r3, r1
 800728e:	3319      	adds	r3, #25
 8007290:	2200      	movs	r2, #0
 8007292:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007294:	78fa      	ldrb	r2, [r7, #3]
 8007296:	6879      	ldr	r1, [r7, #4]
 8007298:	4613      	mov	r3, r2
 800729a:	011b      	lsls	r3, r3, #4
 800729c:	1a9b      	subs	r3, r3, r2
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	440b      	add	r3, r1
 80072a2:	334c      	adds	r3, #76	@ 0x4c
 80072a4:	2202      	movs	r2, #2
 80072a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80072a8:	78fa      	ldrb	r2, [r7, #3]
 80072aa:	6879      	ldr	r1, [r7, #4]
 80072ac:	4613      	mov	r3, r2
 80072ae:	011b      	lsls	r3, r3, #4
 80072b0:	1a9b      	subs	r3, r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	440b      	add	r3, r1
 80072b6:	334d      	adds	r3, #77	@ 0x4d
 80072b8:	2203      	movs	r2, #3
 80072ba:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	78fa      	ldrb	r2, [r7, #3]
 80072c2:	4611      	mov	r1, r2
 80072c4:	4618      	mov	r0, r3
 80072c6:	f00a fa9e 	bl	8011806 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80072ca:	78fa      	ldrb	r2, [r7, #3]
 80072cc:	6879      	ldr	r1, [r7, #4]
 80072ce:	4613      	mov	r3, r2
 80072d0:	011b      	lsls	r3, r3, #4
 80072d2:	1a9b      	subs	r3, r3, r2
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	440b      	add	r3, r1
 80072d8:	331a      	adds	r3, #26
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	f040 8437 	bne.w	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
 80072e2:	78fa      	ldrb	r2, [r7, #3]
 80072e4:	6879      	ldr	r1, [r7, #4]
 80072e6:	4613      	mov	r3, r2
 80072e8:	011b      	lsls	r3, r3, #4
 80072ea:	1a9b      	subs	r3, r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	440b      	add	r3, r1
 80072f0:	331b      	adds	r3, #27
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f040 842b 	bne.w	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80072fa:	78fa      	ldrb	r2, [r7, #3]
 80072fc:	6879      	ldr	r1, [r7, #4]
 80072fe:	4613      	mov	r3, r2
 8007300:	011b      	lsls	r3, r3, #4
 8007302:	1a9b      	subs	r3, r3, r2
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	440b      	add	r3, r1
 8007308:	3326      	adds	r3, #38	@ 0x26
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	2b01      	cmp	r3, #1
 800730e:	d009      	beq.n	8007324 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8007310:	78fa      	ldrb	r2, [r7, #3]
 8007312:	6879      	ldr	r1, [r7, #4]
 8007314:	4613      	mov	r3, r2
 8007316:	011b      	lsls	r3, r3, #4
 8007318:	1a9b      	subs	r3, r3, r2
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	440b      	add	r3, r1
 800731e:	331b      	adds	r3, #27
 8007320:	2201      	movs	r2, #1
 8007322:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8007324:	78fa      	ldrb	r2, [r7, #3]
 8007326:	6879      	ldr	r1, [r7, #4]
 8007328:	4613      	mov	r3, r2
 800732a:	011b      	lsls	r3, r3, #4
 800732c:	1a9b      	subs	r3, r3, r2
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	440b      	add	r3, r1
 8007332:	334d      	adds	r3, #77	@ 0x4d
 8007334:	2203      	movs	r2, #3
 8007336:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	78fa      	ldrb	r2, [r7, #3]
 800733e:	4611      	mov	r1, r2
 8007340:	4618      	mov	r0, r3
 8007342:	f00a fa60 	bl	8011806 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8007346:	78fa      	ldrb	r2, [r7, #3]
 8007348:	6879      	ldr	r1, [r7, #4]
 800734a:	4613      	mov	r3, r2
 800734c:	011b      	lsls	r3, r3, #4
 800734e:	1a9b      	subs	r3, r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	440b      	add	r3, r1
 8007354:	3344      	adds	r3, #68	@ 0x44
 8007356:	2200      	movs	r2, #0
 8007358:	601a      	str	r2, [r3, #0]
 800735a:	e3f9      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	78fa      	ldrb	r2, [r7, #3]
 8007362:	4611      	mov	r1, r2
 8007364:	4618      	mov	r0, r3
 8007366:	f009 fcd6 	bl	8010d16 <USB_ReadChInterrupts>
 800736a:	4603      	mov	r3, r0
 800736c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007370:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007374:	d111      	bne.n	800739a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8007376:	78fb      	ldrb	r3, [r7, #3]
 8007378:	015a      	lsls	r2, r3, #5
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	4413      	add	r3, r2
 800737e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007382:	461a      	mov	r2, r3
 8007384:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007388:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	78fa      	ldrb	r2, [r7, #3]
 8007390:	4611      	mov	r1, r2
 8007392:	4618      	mov	r0, r3
 8007394:	f00a fa37 	bl	8011806 <USB_HC_Halt>
 8007398:	e3da      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	78fa      	ldrb	r2, [r7, #3]
 80073a0:	4611      	mov	r1, r2
 80073a2:	4618      	mov	r0, r3
 80073a4:	f009 fcb7 	bl	8010d16 <USB_ReadChInterrupts>
 80073a8:	4603      	mov	r3, r0
 80073aa:	f003 0301 	and.w	r3, r3, #1
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d168      	bne.n	8007484 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80073b2:	78fa      	ldrb	r2, [r7, #3]
 80073b4:	6879      	ldr	r1, [r7, #4]
 80073b6:	4613      	mov	r3, r2
 80073b8:	011b      	lsls	r3, r3, #4
 80073ba:	1a9b      	subs	r3, r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	440b      	add	r3, r1
 80073c0:	3344      	adds	r3, #68	@ 0x44
 80073c2:	2200      	movs	r2, #0
 80073c4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	78fa      	ldrb	r2, [r7, #3]
 80073cc:	4611      	mov	r1, r2
 80073ce:	4618      	mov	r0, r3
 80073d0:	f009 fca1 	bl	8010d16 <USB_ReadChInterrupts>
 80073d4:	4603      	mov	r3, r0
 80073d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073da:	2b40      	cmp	r3, #64	@ 0x40
 80073dc:	d112      	bne.n	8007404 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80073de:	78fa      	ldrb	r2, [r7, #3]
 80073e0:	6879      	ldr	r1, [r7, #4]
 80073e2:	4613      	mov	r3, r2
 80073e4:	011b      	lsls	r3, r3, #4
 80073e6:	1a9b      	subs	r3, r3, r2
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	440b      	add	r3, r1
 80073ec:	3319      	adds	r3, #25
 80073ee:	2201      	movs	r2, #1
 80073f0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80073f2:	78fb      	ldrb	r3, [r7, #3]
 80073f4:	015a      	lsls	r2, r3, #5
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	4413      	add	r3, r2
 80073fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073fe:	461a      	mov	r2, r3
 8007400:	2340      	movs	r3, #64	@ 0x40
 8007402:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8007404:	78fa      	ldrb	r2, [r7, #3]
 8007406:	6879      	ldr	r1, [r7, #4]
 8007408:	4613      	mov	r3, r2
 800740a:	011b      	lsls	r3, r3, #4
 800740c:	1a9b      	subs	r3, r3, r2
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	440b      	add	r3, r1
 8007412:	331b      	adds	r3, #27
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d019      	beq.n	800744e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800741a:	78fa      	ldrb	r2, [r7, #3]
 800741c:	6879      	ldr	r1, [r7, #4]
 800741e:	4613      	mov	r3, r2
 8007420:	011b      	lsls	r3, r3, #4
 8007422:	1a9b      	subs	r3, r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	440b      	add	r3, r1
 8007428:	331b      	adds	r3, #27
 800742a:	2200      	movs	r2, #0
 800742c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800742e:	78fb      	ldrb	r3, [r7, #3]
 8007430:	015a      	lsls	r2, r3, #5
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	4413      	add	r3, r2
 8007436:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	78fa      	ldrb	r2, [r7, #3]
 800743e:	0151      	lsls	r1, r2, #5
 8007440:	693a      	ldr	r2, [r7, #16]
 8007442:	440a      	add	r2, r1
 8007444:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007448:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800744c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800744e:	78fb      	ldrb	r3, [r7, #3]
 8007450:	015a      	lsls	r2, r3, #5
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	4413      	add	r3, r2
 8007456:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800745a:	461a      	mov	r2, r3
 800745c:	2301      	movs	r3, #1
 800745e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8007460:	78fa      	ldrb	r2, [r7, #3]
 8007462:	6879      	ldr	r1, [r7, #4]
 8007464:	4613      	mov	r3, r2
 8007466:	011b      	lsls	r3, r3, #4
 8007468:	1a9b      	subs	r3, r3, r2
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	440b      	add	r3, r1
 800746e:	334d      	adds	r3, #77	@ 0x4d
 8007470:	2201      	movs	r2, #1
 8007472:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	78fa      	ldrb	r2, [r7, #3]
 800747a:	4611      	mov	r1, r2
 800747c:	4618      	mov	r0, r3
 800747e:	f00a f9c2 	bl	8011806 <USB_HC_Halt>
 8007482:	e365      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	78fa      	ldrb	r2, [r7, #3]
 800748a:	4611      	mov	r1, r2
 800748c:	4618      	mov	r0, r3
 800748e:	f009 fc42 	bl	8010d16 <USB_ReadChInterrupts>
 8007492:	4603      	mov	r3, r0
 8007494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007498:	2b40      	cmp	r3, #64	@ 0x40
 800749a:	d139      	bne.n	8007510 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800749c:	78fa      	ldrb	r2, [r7, #3]
 800749e:	6879      	ldr	r1, [r7, #4]
 80074a0:	4613      	mov	r3, r2
 80074a2:	011b      	lsls	r3, r3, #4
 80074a4:	1a9b      	subs	r3, r3, r2
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	440b      	add	r3, r1
 80074aa:	334d      	adds	r3, #77	@ 0x4d
 80074ac:	2205      	movs	r2, #5
 80074ae:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80074b0:	78fa      	ldrb	r2, [r7, #3]
 80074b2:	6879      	ldr	r1, [r7, #4]
 80074b4:	4613      	mov	r3, r2
 80074b6:	011b      	lsls	r3, r3, #4
 80074b8:	1a9b      	subs	r3, r3, r2
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	440b      	add	r3, r1
 80074be:	331a      	adds	r3, #26
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d109      	bne.n	80074da <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80074c6:	78fa      	ldrb	r2, [r7, #3]
 80074c8:	6879      	ldr	r1, [r7, #4]
 80074ca:	4613      	mov	r3, r2
 80074cc:	011b      	lsls	r3, r3, #4
 80074ce:	1a9b      	subs	r3, r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	440b      	add	r3, r1
 80074d4:	3319      	adds	r3, #25
 80074d6:	2201      	movs	r2, #1
 80074d8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80074da:	78fa      	ldrb	r2, [r7, #3]
 80074dc:	6879      	ldr	r1, [r7, #4]
 80074de:	4613      	mov	r3, r2
 80074e0:	011b      	lsls	r3, r3, #4
 80074e2:	1a9b      	subs	r3, r3, r2
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	440b      	add	r3, r1
 80074e8:	3344      	adds	r3, #68	@ 0x44
 80074ea:	2200      	movs	r2, #0
 80074ec:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	78fa      	ldrb	r2, [r7, #3]
 80074f4:	4611      	mov	r1, r2
 80074f6:	4618      	mov	r0, r3
 80074f8:	f00a f985 	bl	8011806 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80074fc:	78fb      	ldrb	r3, [r7, #3]
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	4413      	add	r3, r2
 8007504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007508:	461a      	mov	r2, r3
 800750a:	2340      	movs	r3, #64	@ 0x40
 800750c:	6093      	str	r3, [r2, #8]
 800750e:	e31f      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	78fa      	ldrb	r2, [r7, #3]
 8007516:	4611      	mov	r1, r2
 8007518:	4618      	mov	r0, r3
 800751a:	f009 fbfc 	bl	8010d16 <USB_ReadChInterrupts>
 800751e:	4603      	mov	r3, r0
 8007520:	f003 0308 	and.w	r3, r3, #8
 8007524:	2b08      	cmp	r3, #8
 8007526:	d11a      	bne.n	800755e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8007528:	78fb      	ldrb	r3, [r7, #3]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	4413      	add	r3, r2
 8007530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007534:	461a      	mov	r2, r3
 8007536:	2308      	movs	r3, #8
 8007538:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800753a:	78fa      	ldrb	r2, [r7, #3]
 800753c:	6879      	ldr	r1, [r7, #4]
 800753e:	4613      	mov	r3, r2
 8007540:	011b      	lsls	r3, r3, #4
 8007542:	1a9b      	subs	r3, r3, r2
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	440b      	add	r3, r1
 8007548:	334d      	adds	r3, #77	@ 0x4d
 800754a:	2206      	movs	r2, #6
 800754c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	78fa      	ldrb	r2, [r7, #3]
 8007554:	4611      	mov	r1, r2
 8007556:	4618      	mov	r0, r3
 8007558:	f00a f955 	bl	8011806 <USB_HC_Halt>
 800755c:	e2f8      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	78fa      	ldrb	r2, [r7, #3]
 8007564:	4611      	mov	r1, r2
 8007566:	4618      	mov	r0, r3
 8007568:	f009 fbd5 	bl	8010d16 <USB_ReadChInterrupts>
 800756c:	4603      	mov	r3, r0
 800756e:	f003 0310 	and.w	r3, r3, #16
 8007572:	2b10      	cmp	r3, #16
 8007574:	d144      	bne.n	8007600 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8007576:	78fa      	ldrb	r2, [r7, #3]
 8007578:	6879      	ldr	r1, [r7, #4]
 800757a:	4613      	mov	r3, r2
 800757c:	011b      	lsls	r3, r3, #4
 800757e:	1a9b      	subs	r3, r3, r2
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	440b      	add	r3, r1
 8007584:	3344      	adds	r3, #68	@ 0x44
 8007586:	2200      	movs	r2, #0
 8007588:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800758a:	78fa      	ldrb	r2, [r7, #3]
 800758c:	6879      	ldr	r1, [r7, #4]
 800758e:	4613      	mov	r3, r2
 8007590:	011b      	lsls	r3, r3, #4
 8007592:	1a9b      	subs	r3, r3, r2
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	440b      	add	r3, r1
 8007598:	334d      	adds	r3, #77	@ 0x4d
 800759a:	2204      	movs	r2, #4
 800759c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800759e:	78fa      	ldrb	r2, [r7, #3]
 80075a0:	6879      	ldr	r1, [r7, #4]
 80075a2:	4613      	mov	r3, r2
 80075a4:	011b      	lsls	r3, r3, #4
 80075a6:	1a9b      	subs	r3, r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	440b      	add	r3, r1
 80075ac:	3319      	adds	r3, #25
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d114      	bne.n	80075de <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80075b4:	78fa      	ldrb	r2, [r7, #3]
 80075b6:	6879      	ldr	r1, [r7, #4]
 80075b8:	4613      	mov	r3, r2
 80075ba:	011b      	lsls	r3, r3, #4
 80075bc:	1a9b      	subs	r3, r3, r2
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	440b      	add	r3, r1
 80075c2:	3318      	adds	r3, #24
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d109      	bne.n	80075de <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80075ca:	78fa      	ldrb	r2, [r7, #3]
 80075cc:	6879      	ldr	r1, [r7, #4]
 80075ce:	4613      	mov	r3, r2
 80075d0:	011b      	lsls	r3, r3, #4
 80075d2:	1a9b      	subs	r3, r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	440b      	add	r3, r1
 80075d8:	3319      	adds	r3, #25
 80075da:	2201      	movs	r2, #1
 80075dc:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	78fa      	ldrb	r2, [r7, #3]
 80075e4:	4611      	mov	r1, r2
 80075e6:	4618      	mov	r0, r3
 80075e8:	f00a f90d 	bl	8011806 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80075ec:	78fb      	ldrb	r3, [r7, #3]
 80075ee:	015a      	lsls	r2, r3, #5
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	4413      	add	r3, r2
 80075f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075f8:	461a      	mov	r2, r3
 80075fa:	2310      	movs	r3, #16
 80075fc:	6093      	str	r3, [r2, #8]
 80075fe:	e2a7      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	78fa      	ldrb	r2, [r7, #3]
 8007606:	4611      	mov	r1, r2
 8007608:	4618      	mov	r0, r3
 800760a:	f009 fb84 	bl	8010d16 <USB_ReadChInterrupts>
 800760e:	4603      	mov	r3, r0
 8007610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007614:	2b80      	cmp	r3, #128	@ 0x80
 8007616:	f040 8083 	bne.w	8007720 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	799b      	ldrb	r3, [r3, #6]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d111      	bne.n	8007646 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8007622:	78fa      	ldrb	r2, [r7, #3]
 8007624:	6879      	ldr	r1, [r7, #4]
 8007626:	4613      	mov	r3, r2
 8007628:	011b      	lsls	r3, r3, #4
 800762a:	1a9b      	subs	r3, r3, r2
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	440b      	add	r3, r1
 8007630:	334d      	adds	r3, #77	@ 0x4d
 8007632:	2207      	movs	r2, #7
 8007634:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	78fa      	ldrb	r2, [r7, #3]
 800763c:	4611      	mov	r1, r2
 800763e:	4618      	mov	r0, r3
 8007640:	f00a f8e1 	bl	8011806 <USB_HC_Halt>
 8007644:	e062      	b.n	800770c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8007646:	78fa      	ldrb	r2, [r7, #3]
 8007648:	6879      	ldr	r1, [r7, #4]
 800764a:	4613      	mov	r3, r2
 800764c:	011b      	lsls	r3, r3, #4
 800764e:	1a9b      	subs	r3, r3, r2
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	440b      	add	r3, r1
 8007654:	3344      	adds	r3, #68	@ 0x44
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	1c59      	adds	r1, r3, #1
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	4613      	mov	r3, r2
 800765e:	011b      	lsls	r3, r3, #4
 8007660:	1a9b      	subs	r3, r3, r2
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	4403      	add	r3, r0
 8007666:	3344      	adds	r3, #68	@ 0x44
 8007668:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800766a:	78fa      	ldrb	r2, [r7, #3]
 800766c:	6879      	ldr	r1, [r7, #4]
 800766e:	4613      	mov	r3, r2
 8007670:	011b      	lsls	r3, r3, #4
 8007672:	1a9b      	subs	r3, r3, r2
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	440b      	add	r3, r1
 8007678:	3344      	adds	r3, #68	@ 0x44
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2b02      	cmp	r3, #2
 800767e:	d922      	bls.n	80076c6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007680:	78fa      	ldrb	r2, [r7, #3]
 8007682:	6879      	ldr	r1, [r7, #4]
 8007684:	4613      	mov	r3, r2
 8007686:	011b      	lsls	r3, r3, #4
 8007688:	1a9b      	subs	r3, r3, r2
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	440b      	add	r3, r1
 800768e:	3344      	adds	r3, #68	@ 0x44
 8007690:	2200      	movs	r2, #0
 8007692:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007694:	78fa      	ldrb	r2, [r7, #3]
 8007696:	6879      	ldr	r1, [r7, #4]
 8007698:	4613      	mov	r3, r2
 800769a:	011b      	lsls	r3, r3, #4
 800769c:	1a9b      	subs	r3, r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	440b      	add	r3, r1
 80076a2:	334c      	adds	r3, #76	@ 0x4c
 80076a4:	2204      	movs	r2, #4
 80076a6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80076a8:	78fa      	ldrb	r2, [r7, #3]
 80076aa:	6879      	ldr	r1, [r7, #4]
 80076ac:	4613      	mov	r3, r2
 80076ae:	011b      	lsls	r3, r3, #4
 80076b0:	1a9b      	subs	r3, r3, r2
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	440b      	add	r3, r1
 80076b6:	334c      	adds	r3, #76	@ 0x4c
 80076b8:	781a      	ldrb	r2, [r3, #0]
 80076ba:	78fb      	ldrb	r3, [r7, #3]
 80076bc:	4619      	mov	r1, r3
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7fa fe72 	bl	80023a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80076c4:	e022      	b.n	800770c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80076c6:	78fa      	ldrb	r2, [r7, #3]
 80076c8:	6879      	ldr	r1, [r7, #4]
 80076ca:	4613      	mov	r3, r2
 80076cc:	011b      	lsls	r3, r3, #4
 80076ce:	1a9b      	subs	r3, r3, r2
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	440b      	add	r3, r1
 80076d4:	334c      	adds	r3, #76	@ 0x4c
 80076d6:	2202      	movs	r2, #2
 80076d8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80076da:	78fb      	ldrb	r3, [r7, #3]
 80076dc:	015a      	lsls	r2, r3, #5
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	4413      	add	r3, r2
 80076e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80076f0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80076f8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80076fa:	78fb      	ldrb	r3, [r7, #3]
 80076fc:	015a      	lsls	r2, r3, #5
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	4413      	add	r3, r2
 8007702:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007706:	461a      	mov	r2, r3
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800770c:	78fb      	ldrb	r3, [r7, #3]
 800770e:	015a      	lsls	r2, r3, #5
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	4413      	add	r3, r2
 8007714:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007718:	461a      	mov	r2, r3
 800771a:	2380      	movs	r3, #128	@ 0x80
 800771c:	6093      	str	r3, [r2, #8]
 800771e:	e217      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	78fa      	ldrb	r2, [r7, #3]
 8007726:	4611      	mov	r1, r2
 8007728:	4618      	mov	r0, r3
 800772a:	f009 faf4 	bl	8010d16 <USB_ReadChInterrupts>
 800772e:	4603      	mov	r3, r0
 8007730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007734:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007738:	d11b      	bne.n	8007772 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800773a:	78fa      	ldrb	r2, [r7, #3]
 800773c:	6879      	ldr	r1, [r7, #4]
 800773e:	4613      	mov	r3, r2
 8007740:	011b      	lsls	r3, r3, #4
 8007742:	1a9b      	subs	r3, r3, r2
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	440b      	add	r3, r1
 8007748:	334d      	adds	r3, #77	@ 0x4d
 800774a:	2209      	movs	r2, #9
 800774c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	78fa      	ldrb	r2, [r7, #3]
 8007754:	4611      	mov	r1, r2
 8007756:	4618      	mov	r0, r3
 8007758:	f00a f855 	bl	8011806 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800775c:	78fb      	ldrb	r3, [r7, #3]
 800775e:	015a      	lsls	r2, r3, #5
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	4413      	add	r3, r2
 8007764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007768:	461a      	mov	r2, r3
 800776a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800776e:	6093      	str	r3, [r2, #8]
 8007770:	e1ee      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	78fa      	ldrb	r2, [r7, #3]
 8007778:	4611      	mov	r1, r2
 800777a:	4618      	mov	r0, r3
 800777c:	f009 facb 	bl	8010d16 <USB_ReadChInterrupts>
 8007780:	4603      	mov	r3, r0
 8007782:	f003 0302 	and.w	r3, r3, #2
 8007786:	2b02      	cmp	r3, #2
 8007788:	f040 81df 	bne.w	8007b4a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800778c:	78fb      	ldrb	r3, [r7, #3]
 800778e:	015a      	lsls	r2, r3, #5
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	4413      	add	r3, r2
 8007794:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007798:	461a      	mov	r2, r3
 800779a:	2302      	movs	r3, #2
 800779c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800779e:	78fa      	ldrb	r2, [r7, #3]
 80077a0:	6879      	ldr	r1, [r7, #4]
 80077a2:	4613      	mov	r3, r2
 80077a4:	011b      	lsls	r3, r3, #4
 80077a6:	1a9b      	subs	r3, r3, r2
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	440b      	add	r3, r1
 80077ac:	334d      	adds	r3, #77	@ 0x4d
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	f040 8093 	bne.w	80078dc <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80077b6:	78fa      	ldrb	r2, [r7, #3]
 80077b8:	6879      	ldr	r1, [r7, #4]
 80077ba:	4613      	mov	r3, r2
 80077bc:	011b      	lsls	r3, r3, #4
 80077be:	1a9b      	subs	r3, r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	440b      	add	r3, r1
 80077c4:	334d      	adds	r3, #77	@ 0x4d
 80077c6:	2202      	movs	r2, #2
 80077c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80077ca:	78fa      	ldrb	r2, [r7, #3]
 80077cc:	6879      	ldr	r1, [r7, #4]
 80077ce:	4613      	mov	r3, r2
 80077d0:	011b      	lsls	r3, r3, #4
 80077d2:	1a9b      	subs	r3, r3, r2
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	440b      	add	r3, r1
 80077d8:	334c      	adds	r3, #76	@ 0x4c
 80077da:	2201      	movs	r2, #1
 80077dc:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80077de:	78fa      	ldrb	r2, [r7, #3]
 80077e0:	6879      	ldr	r1, [r7, #4]
 80077e2:	4613      	mov	r3, r2
 80077e4:	011b      	lsls	r3, r3, #4
 80077e6:	1a9b      	subs	r3, r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	440b      	add	r3, r1
 80077ec:	3326      	adds	r3, #38	@ 0x26
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	2b02      	cmp	r3, #2
 80077f2:	d00b      	beq.n	800780c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80077f4:	78fa      	ldrb	r2, [r7, #3]
 80077f6:	6879      	ldr	r1, [r7, #4]
 80077f8:	4613      	mov	r3, r2
 80077fa:	011b      	lsls	r3, r3, #4
 80077fc:	1a9b      	subs	r3, r3, r2
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	440b      	add	r3, r1
 8007802:	3326      	adds	r3, #38	@ 0x26
 8007804:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8007806:	2b03      	cmp	r3, #3
 8007808:	f040 8190 	bne.w	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	799b      	ldrb	r3, [r3, #6]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d115      	bne.n	8007840 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8007814:	78fa      	ldrb	r2, [r7, #3]
 8007816:	6879      	ldr	r1, [r7, #4]
 8007818:	4613      	mov	r3, r2
 800781a:	011b      	lsls	r3, r3, #4
 800781c:	1a9b      	subs	r3, r3, r2
 800781e:	009b      	lsls	r3, r3, #2
 8007820:	440b      	add	r3, r1
 8007822:	333d      	adds	r3, #61	@ 0x3d
 8007824:	781b      	ldrb	r3, [r3, #0]
 8007826:	78fa      	ldrb	r2, [r7, #3]
 8007828:	f083 0301 	eor.w	r3, r3, #1
 800782c:	b2d8      	uxtb	r0, r3
 800782e:	6879      	ldr	r1, [r7, #4]
 8007830:	4613      	mov	r3, r2
 8007832:	011b      	lsls	r3, r3, #4
 8007834:	1a9b      	subs	r3, r3, r2
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	440b      	add	r3, r1
 800783a:	333d      	adds	r3, #61	@ 0x3d
 800783c:	4602      	mov	r2, r0
 800783e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	799b      	ldrb	r3, [r3, #6]
 8007844:	2b01      	cmp	r3, #1
 8007846:	f040 8171 	bne.w	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
 800784a:	78fa      	ldrb	r2, [r7, #3]
 800784c:	6879      	ldr	r1, [r7, #4]
 800784e:	4613      	mov	r3, r2
 8007850:	011b      	lsls	r3, r3, #4
 8007852:	1a9b      	subs	r3, r3, r2
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	440b      	add	r3, r1
 8007858:	3334      	adds	r3, #52	@ 0x34
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 8165 	beq.w	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8007862:	78fa      	ldrb	r2, [r7, #3]
 8007864:	6879      	ldr	r1, [r7, #4]
 8007866:	4613      	mov	r3, r2
 8007868:	011b      	lsls	r3, r3, #4
 800786a:	1a9b      	subs	r3, r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	440b      	add	r3, r1
 8007870:	3334      	adds	r3, #52	@ 0x34
 8007872:	6819      	ldr	r1, [r3, #0]
 8007874:	78fa      	ldrb	r2, [r7, #3]
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	4613      	mov	r3, r2
 800787a:	011b      	lsls	r3, r3, #4
 800787c:	1a9b      	subs	r3, r3, r2
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	4403      	add	r3, r0
 8007882:	3328      	adds	r3, #40	@ 0x28
 8007884:	881b      	ldrh	r3, [r3, #0]
 8007886:	440b      	add	r3, r1
 8007888:	1e59      	subs	r1, r3, #1
 800788a:	78fa      	ldrb	r2, [r7, #3]
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	4613      	mov	r3, r2
 8007890:	011b      	lsls	r3, r3, #4
 8007892:	1a9b      	subs	r3, r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	4403      	add	r3, r0
 8007898:	3328      	adds	r3, #40	@ 0x28
 800789a:	881b      	ldrh	r3, [r3, #0]
 800789c:	fbb1 f3f3 	udiv	r3, r1, r3
 80078a0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f000 813f 	beq.w	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80078ae:	78fa      	ldrb	r2, [r7, #3]
 80078b0:	6879      	ldr	r1, [r7, #4]
 80078b2:	4613      	mov	r3, r2
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	1a9b      	subs	r3, r3, r2
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	440b      	add	r3, r1
 80078bc:	333d      	adds	r3, #61	@ 0x3d
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	78fa      	ldrb	r2, [r7, #3]
 80078c2:	f083 0301 	eor.w	r3, r3, #1
 80078c6:	b2d8      	uxtb	r0, r3
 80078c8:	6879      	ldr	r1, [r7, #4]
 80078ca:	4613      	mov	r3, r2
 80078cc:	011b      	lsls	r3, r3, #4
 80078ce:	1a9b      	subs	r3, r3, r2
 80078d0:	009b      	lsls	r3, r3, #2
 80078d2:	440b      	add	r3, r1
 80078d4:	333d      	adds	r3, #61	@ 0x3d
 80078d6:	4602      	mov	r2, r0
 80078d8:	701a      	strb	r2, [r3, #0]
 80078da:	e127      	b.n	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80078dc:	78fa      	ldrb	r2, [r7, #3]
 80078de:	6879      	ldr	r1, [r7, #4]
 80078e0:	4613      	mov	r3, r2
 80078e2:	011b      	lsls	r3, r3, #4
 80078e4:	1a9b      	subs	r3, r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	440b      	add	r3, r1
 80078ea:	334d      	adds	r3, #77	@ 0x4d
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	2b03      	cmp	r3, #3
 80078f0:	d120      	bne.n	8007934 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80078f2:	78fa      	ldrb	r2, [r7, #3]
 80078f4:	6879      	ldr	r1, [r7, #4]
 80078f6:	4613      	mov	r3, r2
 80078f8:	011b      	lsls	r3, r3, #4
 80078fa:	1a9b      	subs	r3, r3, r2
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	440b      	add	r3, r1
 8007900:	334d      	adds	r3, #77	@ 0x4d
 8007902:	2202      	movs	r2, #2
 8007904:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007906:	78fa      	ldrb	r2, [r7, #3]
 8007908:	6879      	ldr	r1, [r7, #4]
 800790a:	4613      	mov	r3, r2
 800790c:	011b      	lsls	r3, r3, #4
 800790e:	1a9b      	subs	r3, r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	440b      	add	r3, r1
 8007914:	331b      	adds	r3, #27
 8007916:	781b      	ldrb	r3, [r3, #0]
 8007918:	2b01      	cmp	r3, #1
 800791a:	f040 8107 	bne.w	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800791e:	78fa      	ldrb	r2, [r7, #3]
 8007920:	6879      	ldr	r1, [r7, #4]
 8007922:	4613      	mov	r3, r2
 8007924:	011b      	lsls	r3, r3, #4
 8007926:	1a9b      	subs	r3, r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	440b      	add	r3, r1
 800792c:	334c      	adds	r3, #76	@ 0x4c
 800792e:	2202      	movs	r2, #2
 8007930:	701a      	strb	r2, [r3, #0]
 8007932:	e0fb      	b.n	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8007934:	78fa      	ldrb	r2, [r7, #3]
 8007936:	6879      	ldr	r1, [r7, #4]
 8007938:	4613      	mov	r3, r2
 800793a:	011b      	lsls	r3, r3, #4
 800793c:	1a9b      	subs	r3, r3, r2
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	440b      	add	r3, r1
 8007942:	334d      	adds	r3, #77	@ 0x4d
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	2b04      	cmp	r3, #4
 8007948:	d13a      	bne.n	80079c0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800794a:	78fa      	ldrb	r2, [r7, #3]
 800794c:	6879      	ldr	r1, [r7, #4]
 800794e:	4613      	mov	r3, r2
 8007950:	011b      	lsls	r3, r3, #4
 8007952:	1a9b      	subs	r3, r3, r2
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	440b      	add	r3, r1
 8007958:	334d      	adds	r3, #77	@ 0x4d
 800795a:	2202      	movs	r2, #2
 800795c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800795e:	78fa      	ldrb	r2, [r7, #3]
 8007960:	6879      	ldr	r1, [r7, #4]
 8007962:	4613      	mov	r3, r2
 8007964:	011b      	lsls	r3, r3, #4
 8007966:	1a9b      	subs	r3, r3, r2
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	440b      	add	r3, r1
 800796c:	334c      	adds	r3, #76	@ 0x4c
 800796e:	2202      	movs	r2, #2
 8007970:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007972:	78fa      	ldrb	r2, [r7, #3]
 8007974:	6879      	ldr	r1, [r7, #4]
 8007976:	4613      	mov	r3, r2
 8007978:	011b      	lsls	r3, r3, #4
 800797a:	1a9b      	subs	r3, r3, r2
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	440b      	add	r3, r1
 8007980:	331b      	adds	r3, #27
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	2b01      	cmp	r3, #1
 8007986:	f040 80d1 	bne.w	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800798a:	78fa      	ldrb	r2, [r7, #3]
 800798c:	6879      	ldr	r1, [r7, #4]
 800798e:	4613      	mov	r3, r2
 8007990:	011b      	lsls	r3, r3, #4
 8007992:	1a9b      	subs	r3, r3, r2
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	440b      	add	r3, r1
 8007998:	331b      	adds	r3, #27
 800799a:	2200      	movs	r2, #0
 800799c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800799e:	78fb      	ldrb	r3, [r7, #3]
 80079a0:	015a      	lsls	r2, r3, #5
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	4413      	add	r3, r2
 80079a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	78fa      	ldrb	r2, [r7, #3]
 80079ae:	0151      	lsls	r1, r2, #5
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	440a      	add	r2, r1
 80079b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079bc:	6053      	str	r3, [r2, #4]
 80079be:	e0b5      	b.n	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80079c0:	78fa      	ldrb	r2, [r7, #3]
 80079c2:	6879      	ldr	r1, [r7, #4]
 80079c4:	4613      	mov	r3, r2
 80079c6:	011b      	lsls	r3, r3, #4
 80079c8:	1a9b      	subs	r3, r3, r2
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	440b      	add	r3, r1
 80079ce:	334d      	adds	r3, #77	@ 0x4d
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	2b05      	cmp	r3, #5
 80079d4:	d114      	bne.n	8007a00 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80079d6:	78fa      	ldrb	r2, [r7, #3]
 80079d8:	6879      	ldr	r1, [r7, #4]
 80079da:	4613      	mov	r3, r2
 80079dc:	011b      	lsls	r3, r3, #4
 80079de:	1a9b      	subs	r3, r3, r2
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	440b      	add	r3, r1
 80079e4:	334d      	adds	r3, #77	@ 0x4d
 80079e6:	2202      	movs	r2, #2
 80079e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80079ea:	78fa      	ldrb	r2, [r7, #3]
 80079ec:	6879      	ldr	r1, [r7, #4]
 80079ee:	4613      	mov	r3, r2
 80079f0:	011b      	lsls	r3, r3, #4
 80079f2:	1a9b      	subs	r3, r3, r2
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	440b      	add	r3, r1
 80079f8:	334c      	adds	r3, #76	@ 0x4c
 80079fa:	2202      	movs	r2, #2
 80079fc:	701a      	strb	r2, [r3, #0]
 80079fe:	e095      	b.n	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8007a00:	78fa      	ldrb	r2, [r7, #3]
 8007a02:	6879      	ldr	r1, [r7, #4]
 8007a04:	4613      	mov	r3, r2
 8007a06:	011b      	lsls	r3, r3, #4
 8007a08:	1a9b      	subs	r3, r3, r2
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	440b      	add	r3, r1
 8007a0e:	334d      	adds	r3, #77	@ 0x4d
 8007a10:	781b      	ldrb	r3, [r3, #0]
 8007a12:	2b06      	cmp	r3, #6
 8007a14:	d114      	bne.n	8007a40 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007a16:	78fa      	ldrb	r2, [r7, #3]
 8007a18:	6879      	ldr	r1, [r7, #4]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	011b      	lsls	r3, r3, #4
 8007a1e:	1a9b      	subs	r3, r3, r2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	440b      	add	r3, r1
 8007a24:	334d      	adds	r3, #77	@ 0x4d
 8007a26:	2202      	movs	r2, #2
 8007a28:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8007a2a:	78fa      	ldrb	r2, [r7, #3]
 8007a2c:	6879      	ldr	r1, [r7, #4]
 8007a2e:	4613      	mov	r3, r2
 8007a30:	011b      	lsls	r3, r3, #4
 8007a32:	1a9b      	subs	r3, r3, r2
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	440b      	add	r3, r1
 8007a38:	334c      	adds	r3, #76	@ 0x4c
 8007a3a:	2205      	movs	r2, #5
 8007a3c:	701a      	strb	r2, [r3, #0]
 8007a3e:	e075      	b.n	8007b2c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8007a40:	78fa      	ldrb	r2, [r7, #3]
 8007a42:	6879      	ldr	r1, [r7, #4]
 8007a44:	4613      	mov	r3, r2
 8007a46:	011b      	lsls	r3, r3, #4
 8007a48:	1a9b      	subs	r3, r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	334d      	adds	r3, #77	@ 0x4d
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	2b07      	cmp	r3, #7
 8007a54:	d00a      	beq.n	8007a6c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8007a56:	78fa      	ldrb	r2, [r7, #3]
 8007a58:	6879      	ldr	r1, [r7, #4]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	011b      	lsls	r3, r3, #4
 8007a5e:	1a9b      	subs	r3, r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	440b      	add	r3, r1
 8007a64:	334d      	adds	r3, #77	@ 0x4d
 8007a66:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8007a68:	2b09      	cmp	r3, #9
 8007a6a:	d170      	bne.n	8007b4e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007a6c:	78fa      	ldrb	r2, [r7, #3]
 8007a6e:	6879      	ldr	r1, [r7, #4]
 8007a70:	4613      	mov	r3, r2
 8007a72:	011b      	lsls	r3, r3, #4
 8007a74:	1a9b      	subs	r3, r3, r2
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	440b      	add	r3, r1
 8007a7a:	334d      	adds	r3, #77	@ 0x4d
 8007a7c:	2202      	movs	r2, #2
 8007a7e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8007a80:	78fa      	ldrb	r2, [r7, #3]
 8007a82:	6879      	ldr	r1, [r7, #4]
 8007a84:	4613      	mov	r3, r2
 8007a86:	011b      	lsls	r3, r3, #4
 8007a88:	1a9b      	subs	r3, r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	440b      	add	r3, r1
 8007a8e:	3344      	adds	r3, #68	@ 0x44
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	1c59      	adds	r1, r3, #1
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	4613      	mov	r3, r2
 8007a98:	011b      	lsls	r3, r3, #4
 8007a9a:	1a9b      	subs	r3, r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	4403      	add	r3, r0
 8007aa0:	3344      	adds	r3, #68	@ 0x44
 8007aa2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007aa4:	78fa      	ldrb	r2, [r7, #3]
 8007aa6:	6879      	ldr	r1, [r7, #4]
 8007aa8:	4613      	mov	r3, r2
 8007aaa:	011b      	lsls	r3, r3, #4
 8007aac:	1a9b      	subs	r3, r3, r2
 8007aae:	009b      	lsls	r3, r3, #2
 8007ab0:	440b      	add	r3, r1
 8007ab2:	3344      	adds	r3, #68	@ 0x44
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b02      	cmp	r3, #2
 8007ab8:	d914      	bls.n	8007ae4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007aba:	78fa      	ldrb	r2, [r7, #3]
 8007abc:	6879      	ldr	r1, [r7, #4]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	011b      	lsls	r3, r3, #4
 8007ac2:	1a9b      	subs	r3, r3, r2
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	440b      	add	r3, r1
 8007ac8:	3344      	adds	r3, #68	@ 0x44
 8007aca:	2200      	movs	r2, #0
 8007acc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007ace:	78fa      	ldrb	r2, [r7, #3]
 8007ad0:	6879      	ldr	r1, [r7, #4]
 8007ad2:	4613      	mov	r3, r2
 8007ad4:	011b      	lsls	r3, r3, #4
 8007ad6:	1a9b      	subs	r3, r3, r2
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	440b      	add	r3, r1
 8007adc:	334c      	adds	r3, #76	@ 0x4c
 8007ade:	2204      	movs	r2, #4
 8007ae0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007ae2:	e022      	b.n	8007b2a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007ae4:	78fa      	ldrb	r2, [r7, #3]
 8007ae6:	6879      	ldr	r1, [r7, #4]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	011b      	lsls	r3, r3, #4
 8007aec:	1a9b      	subs	r3, r3, r2
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	440b      	add	r3, r1
 8007af2:	334c      	adds	r3, #76	@ 0x4c
 8007af4:	2202      	movs	r2, #2
 8007af6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8007af8:	78fb      	ldrb	r3, [r7, #3]
 8007afa:	015a      	lsls	r2, r3, #5
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	4413      	add	r3, r2
 8007b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007b0e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b16:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8007b18:	78fb      	ldrb	r3, [r7, #3]
 8007b1a:	015a      	lsls	r2, r3, #5
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	4413      	add	r3, r2
 8007b20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b24:	461a      	mov	r2, r3
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007b2a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8007b2c:	78fa      	ldrb	r2, [r7, #3]
 8007b2e:	6879      	ldr	r1, [r7, #4]
 8007b30:	4613      	mov	r3, r2
 8007b32:	011b      	lsls	r3, r3, #4
 8007b34:	1a9b      	subs	r3, r3, r2
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	440b      	add	r3, r1
 8007b3a:	334c      	adds	r3, #76	@ 0x4c
 8007b3c:	781a      	ldrb	r2, [r3, #0]
 8007b3e:	78fb      	ldrb	r3, [r7, #3]
 8007b40:	4619      	mov	r1, r3
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7fa fc30 	bl	80023a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007b48:	e002      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8007b4a:	bf00      	nop
 8007b4c:	e000      	b.n	8007b50 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8007b4e:	bf00      	nop
  }
}
 8007b50:	3718      	adds	r7, #24
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b08a      	sub	sp, #40	@ 0x28
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b66:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	6a1b      	ldr	r3, [r3, #32]
 8007b6e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007b70:	69fb      	ldr	r3, [r7, #28]
 8007b72:	f003 030f 	and.w	r3, r3, #15
 8007b76:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007b78:	69fb      	ldr	r3, [r7, #28]
 8007b7a:	0c5b      	lsrs	r3, r3, #17
 8007b7c:	f003 030f 	and.w	r3, r3, #15
 8007b80:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	091b      	lsrs	r3, r3, #4
 8007b86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b8a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	d004      	beq.n	8007b9c <HCD_RXQLVL_IRQHandler+0x46>
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	2b05      	cmp	r3, #5
 8007b96:	f000 80b6 	beq.w	8007d06 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007b9a:	e0b7      	b.n	8007d0c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f000 80b3 	beq.w	8007d0a <HCD_RXQLVL_IRQHandler+0x1b4>
 8007ba4:	6879      	ldr	r1, [r7, #4]
 8007ba6:	69ba      	ldr	r2, [r7, #24]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	011b      	lsls	r3, r3, #4
 8007bac:	1a9b      	subs	r3, r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	440b      	add	r3, r1
 8007bb2:	332c      	adds	r3, #44	@ 0x2c
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f000 80a7 	beq.w	8007d0a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8007bbc:	6879      	ldr	r1, [r7, #4]
 8007bbe:	69ba      	ldr	r2, [r7, #24]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	011b      	lsls	r3, r3, #4
 8007bc4:	1a9b      	subs	r3, r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	440b      	add	r3, r1
 8007bca:	3338      	adds	r3, #56	@ 0x38
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	18d1      	adds	r1, r2, r3
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	69ba      	ldr	r2, [r7, #24]
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	011b      	lsls	r3, r3, #4
 8007bda:	1a9b      	subs	r3, r3, r2
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	4403      	add	r3, r0
 8007be0:	3334      	adds	r3, #52	@ 0x34
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4299      	cmp	r1, r3
 8007be6:	f200 8083 	bhi.w	8007cf0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6818      	ldr	r0, [r3, #0]
 8007bee:	6879      	ldr	r1, [r7, #4]
 8007bf0:	69ba      	ldr	r2, [r7, #24]
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	011b      	lsls	r3, r3, #4
 8007bf6:	1a9b      	subs	r3, r3, r2
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	440b      	add	r3, r1
 8007bfc:	332c      	adds	r3, #44	@ 0x2c
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	b292      	uxth	r2, r2
 8007c04:	4619      	mov	r1, r3
 8007c06:	f008 fffa 	bl	8010bfe <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8007c0a:	6879      	ldr	r1, [r7, #4]
 8007c0c:	69ba      	ldr	r2, [r7, #24]
 8007c0e:	4613      	mov	r3, r2
 8007c10:	011b      	lsls	r3, r3, #4
 8007c12:	1a9b      	subs	r3, r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	440b      	add	r3, r1
 8007c18:	332c      	adds	r3, #44	@ 0x2c
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	18d1      	adds	r1, r2, r3
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	69ba      	ldr	r2, [r7, #24]
 8007c24:	4613      	mov	r3, r2
 8007c26:	011b      	lsls	r3, r3, #4
 8007c28:	1a9b      	subs	r3, r3, r2
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	4403      	add	r3, r0
 8007c2e:	332c      	adds	r3, #44	@ 0x2c
 8007c30:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8007c32:	6879      	ldr	r1, [r7, #4]
 8007c34:	69ba      	ldr	r2, [r7, #24]
 8007c36:	4613      	mov	r3, r2
 8007c38:	011b      	lsls	r3, r3, #4
 8007c3a:	1a9b      	subs	r3, r3, r2
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	440b      	add	r3, r1
 8007c40:	3338      	adds	r3, #56	@ 0x38
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	18d1      	adds	r1, r2, r3
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	69ba      	ldr	r2, [r7, #24]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	011b      	lsls	r3, r3, #4
 8007c50:	1a9b      	subs	r3, r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4403      	add	r3, r0
 8007c56:	3338      	adds	r3, #56	@ 0x38
 8007c58:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	6a3b      	ldr	r3, [r7, #32]
 8007c60:	4413      	add	r3, r2
 8007c62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	0cdb      	lsrs	r3, r3, #19
 8007c6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c6e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007c70:	6879      	ldr	r1, [r7, #4]
 8007c72:	69ba      	ldr	r2, [r7, #24]
 8007c74:	4613      	mov	r3, r2
 8007c76:	011b      	lsls	r3, r3, #4
 8007c78:	1a9b      	subs	r3, r3, r2
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	440b      	add	r3, r1
 8007c7e:	3328      	adds	r3, #40	@ 0x28
 8007c80:	881b      	ldrh	r3, [r3, #0]
 8007c82:	461a      	mov	r2, r3
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d13f      	bne.n	8007d0a <HCD_RXQLVL_IRQHandler+0x1b4>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d03c      	beq.n	8007d0a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8007c90:	69bb      	ldr	r3, [r7, #24]
 8007c92:	015a      	lsls	r2, r3, #5
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	4413      	add	r3, r2
 8007c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ca6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cae:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8007cb0:	69bb      	ldr	r3, [r7, #24]
 8007cb2:	015a      	lsls	r2, r3, #5
 8007cb4:	6a3b      	ldr	r3, [r7, #32]
 8007cb6:	4413      	add	r3, r2
 8007cb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8007cc2:	6879      	ldr	r1, [r7, #4]
 8007cc4:	69ba      	ldr	r2, [r7, #24]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	011b      	lsls	r3, r3, #4
 8007cca:	1a9b      	subs	r3, r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	440b      	add	r3, r1
 8007cd0:	333c      	adds	r3, #60	@ 0x3c
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	f083 0301 	eor.w	r3, r3, #1
 8007cd8:	b2d8      	uxtb	r0, r3
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	69ba      	ldr	r2, [r7, #24]
 8007cde:	4613      	mov	r3, r2
 8007ce0:	011b      	lsls	r3, r3, #4
 8007ce2:	1a9b      	subs	r3, r3, r2
 8007ce4:	009b      	lsls	r3, r3, #2
 8007ce6:	440b      	add	r3, r1
 8007ce8:	333c      	adds	r3, #60	@ 0x3c
 8007cea:	4602      	mov	r2, r0
 8007cec:	701a      	strb	r2, [r3, #0]
      break;
 8007cee:	e00c      	b.n	8007d0a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8007cf0:	6879      	ldr	r1, [r7, #4]
 8007cf2:	69ba      	ldr	r2, [r7, #24]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	011b      	lsls	r3, r3, #4
 8007cf8:	1a9b      	subs	r3, r3, r2
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	440b      	add	r3, r1
 8007cfe:	334c      	adds	r3, #76	@ 0x4c
 8007d00:	2204      	movs	r2, #4
 8007d02:	701a      	strb	r2, [r3, #0]
      break;
 8007d04:	e001      	b.n	8007d0a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8007d06:	bf00      	nop
 8007d08:	e000      	b.n	8007d0c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8007d0a:	bf00      	nop
  }
}
 8007d0c:	bf00      	nop
 8007d0e:	3728      	adds	r7, #40	@ 0x28
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b086      	sub	sp, #24
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007d40:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f003 0302 	and.w	r3, r3, #2
 8007d48:	2b02      	cmp	r3, #2
 8007d4a:	d10b      	bne.n	8007d64 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f003 0301 	and.w	r3, r3, #1
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d102      	bne.n	8007d5c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f7fa fb0a 	bl	8002370 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	f043 0302 	orr.w	r3, r3, #2
 8007d62:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f003 0308 	and.w	r3, r3, #8
 8007d6a:	2b08      	cmp	r3, #8
 8007d6c:	d132      	bne.n	8007dd4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	f043 0308 	orr.w	r3, r3, #8
 8007d74:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f003 0304 	and.w	r3, r3, #4
 8007d7c:	2b04      	cmp	r3, #4
 8007d7e:	d126      	bne.n	8007dce <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	7a5b      	ldrb	r3, [r3, #9]
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d113      	bne.n	8007db0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8007d8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d92:	d106      	bne.n	8007da2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2102      	movs	r1, #2
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f009 f8c6 	bl	8010f2c <USB_InitFSLSPClkSel>
 8007da0:	e011      	b.n	8007dc6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2101      	movs	r1, #1
 8007da8:	4618      	mov	r0, r3
 8007daa:	f009 f8bf 	bl	8010f2c <USB_InitFSLSPClkSel>
 8007dae:	e00a      	b.n	8007dc6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	79db      	ldrb	r3, [r3, #7]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d106      	bne.n	8007dc6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8007dc4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f7fa fafc 	bl	80023c4 <HAL_HCD_PortEnabled_Callback>
 8007dcc:	e002      	b.n	8007dd4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f7fa fb06 	bl	80023e0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f003 0320 	and.w	r3, r3, #32
 8007dda:	2b20      	cmp	r3, #32
 8007ddc:	d103      	bne.n	8007de6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f043 0320 	orr.w	r3, r3, #32
 8007de4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007dec:	461a      	mov	r2, r3
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	6013      	str	r3, [r2, #0]
}
 8007df2:	bf00      	nop
 8007df4:	3718      	adds	r7, #24
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
	...

08007dfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d101      	bne.n	8007e0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e08b      	b.n	8007f26 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d106      	bne.n	8007e28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f00b f918 	bl	8013058 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2224      	movs	r2, #36	@ 0x24
 8007e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f022 0201 	bic.w	r2, r2, #1
 8007e3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	685a      	ldr	r2, [r3, #4]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007e4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	689a      	ldr	r2, [r3, #8]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d107      	bne.n	8007e76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	689a      	ldr	r2, [r3, #8]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e72:	609a      	str	r2, [r3, #8]
 8007e74:	e006      	b.n	8007e84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	689a      	ldr	r2, [r3, #8]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007e82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	d108      	bne.n	8007e9e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e9a:	605a      	str	r2, [r3, #4]
 8007e9c:	e007      	b.n	8007eae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	685a      	ldr	r2, [r3, #4]
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007eac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	6859      	ldr	r1, [r3, #4]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8007f30 <HAL_I2C_Init+0x134>)
 8007eba:	430b      	orrs	r3, r1
 8007ebc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68da      	ldr	r2, [r3, #12]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007ecc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	691a      	ldr	r2, [r3, #16]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	695b      	ldr	r3, [r3, #20]
 8007ed6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	699b      	ldr	r3, [r3, #24]
 8007ede:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	430a      	orrs	r2, r1
 8007ee6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	69d9      	ldr	r1, [r3, #28]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6a1a      	ldr	r2, [r3, #32]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f042 0201 	orr.w	r2, r2, #1
 8007f06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2220      	movs	r2, #32
 8007f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3708      	adds	r7, #8
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	02008000 	.word	0x02008000

08007f34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b20      	cmp	r3, #32
 8007f48:	d138      	bne.n	8007fbc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d101      	bne.n	8007f58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007f54:	2302      	movs	r3, #2
 8007f56:	e032      	b.n	8007fbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2224      	movs	r2, #36	@ 0x24
 8007f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f022 0201 	bic.w	r2, r2, #1
 8007f76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6819      	ldr	r1, [r3, #0]
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	683a      	ldr	r2, [r7, #0]
 8007f94:	430a      	orrs	r2, r1
 8007f96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f042 0201 	orr.w	r2, r2, #1
 8007fa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2220      	movs	r2, #32
 8007fac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	e000      	b.n	8007fbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007fbc:	2302      	movs	r3, #2
  }
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	370c      	adds	r7, #12
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc8:	4770      	bx	lr

08007fca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007fca:	b480      	push	{r7}
 8007fcc:	b085      	sub	sp, #20
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	2b20      	cmp	r3, #32
 8007fde:	d139      	bne.n	8008054 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d101      	bne.n	8007fee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007fea:	2302      	movs	r3, #2
 8007fec:	e033      	b.n	8008056 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2224      	movs	r2, #36	@ 0x24
 8007ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f022 0201 	bic.w	r2, r2, #1
 800800c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800801c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	021b      	lsls	r3, r3, #8
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	4313      	orrs	r3, r2
 8008026:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68fa      	ldr	r2, [r7, #12]
 800802e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f042 0201 	orr.w	r2, r2, #1
 800803e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2220      	movs	r2, #32
 8008044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008050:	2300      	movs	r3, #0
 8008052:	e000      	b.n	8008056 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008054:	2302      	movs	r3, #2
  }
}
 8008056:	4618      	mov	r0, r3
 8008058:	3714      	adds	r7, #20
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b086      	sub	sp, #24
 8008066:	af02      	add	r7, sp, #8
 8008068:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e0fe      	b.n	8008272 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800807a:	b2db      	uxtb	r3, r3
 800807c:	2b00      	cmp	r3, #0
 800807e:	d106      	bne.n	800808e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f00d f873 	bl	8015174 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2203      	movs	r2, #3
 8008092:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4618      	mov	r0, r3
 800809c:	f008 fb3d 	bl	801071a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6818      	ldr	r0, [r3, #0]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	7c1a      	ldrb	r2, [r3, #16]
 80080a8:	f88d 2000 	strb.w	r2, [sp]
 80080ac:	3304      	adds	r3, #4
 80080ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80080b0:	f008 fab0 	bl	8010614 <USB_CoreInit>
 80080b4:	4603      	mov	r3, r0
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d005      	beq.n	80080c6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2202      	movs	r2, #2
 80080be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	e0d5      	b.n	8008272 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2100      	movs	r1, #0
 80080cc:	4618      	mov	r0, r3
 80080ce:	f008 fb35 	bl	801073c <USB_SetCurrentMode>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d005      	beq.n	80080e4 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2202      	movs	r2, #2
 80080dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e0c6      	b.n	8008272 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80080e4:	2300      	movs	r3, #0
 80080e6:	73fb      	strb	r3, [r7, #15]
 80080e8:	e04a      	b.n	8008180 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80080ea:	7bfa      	ldrb	r2, [r7, #15]
 80080ec:	6879      	ldr	r1, [r7, #4]
 80080ee:	4613      	mov	r3, r2
 80080f0:	00db      	lsls	r3, r3, #3
 80080f2:	4413      	add	r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	440b      	add	r3, r1
 80080f8:	3315      	adds	r3, #21
 80080fa:	2201      	movs	r2, #1
 80080fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80080fe:	7bfa      	ldrb	r2, [r7, #15]
 8008100:	6879      	ldr	r1, [r7, #4]
 8008102:	4613      	mov	r3, r2
 8008104:	00db      	lsls	r3, r3, #3
 8008106:	4413      	add	r3, r2
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	440b      	add	r3, r1
 800810c:	3314      	adds	r3, #20
 800810e:	7bfa      	ldrb	r2, [r7, #15]
 8008110:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008112:	7bfa      	ldrb	r2, [r7, #15]
 8008114:	7bfb      	ldrb	r3, [r7, #15]
 8008116:	b298      	uxth	r0, r3
 8008118:	6879      	ldr	r1, [r7, #4]
 800811a:	4613      	mov	r3, r2
 800811c:	00db      	lsls	r3, r3, #3
 800811e:	4413      	add	r3, r2
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	440b      	add	r3, r1
 8008124:	332e      	adds	r3, #46	@ 0x2e
 8008126:	4602      	mov	r2, r0
 8008128:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800812a:	7bfa      	ldrb	r2, [r7, #15]
 800812c:	6879      	ldr	r1, [r7, #4]
 800812e:	4613      	mov	r3, r2
 8008130:	00db      	lsls	r3, r3, #3
 8008132:	4413      	add	r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	440b      	add	r3, r1
 8008138:	3318      	adds	r3, #24
 800813a:	2200      	movs	r2, #0
 800813c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800813e:	7bfa      	ldrb	r2, [r7, #15]
 8008140:	6879      	ldr	r1, [r7, #4]
 8008142:	4613      	mov	r3, r2
 8008144:	00db      	lsls	r3, r3, #3
 8008146:	4413      	add	r3, r2
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	440b      	add	r3, r1
 800814c:	331c      	adds	r3, #28
 800814e:	2200      	movs	r2, #0
 8008150:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008152:	7bfa      	ldrb	r2, [r7, #15]
 8008154:	6879      	ldr	r1, [r7, #4]
 8008156:	4613      	mov	r3, r2
 8008158:	00db      	lsls	r3, r3, #3
 800815a:	4413      	add	r3, r2
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	440b      	add	r3, r1
 8008160:	3320      	adds	r3, #32
 8008162:	2200      	movs	r2, #0
 8008164:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008166:	7bfa      	ldrb	r2, [r7, #15]
 8008168:	6879      	ldr	r1, [r7, #4]
 800816a:	4613      	mov	r3, r2
 800816c:	00db      	lsls	r3, r3, #3
 800816e:	4413      	add	r3, r2
 8008170:	009b      	lsls	r3, r3, #2
 8008172:	440b      	add	r3, r1
 8008174:	3324      	adds	r3, #36	@ 0x24
 8008176:	2200      	movs	r2, #0
 8008178:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800817a:	7bfb      	ldrb	r3, [r7, #15]
 800817c:	3301      	adds	r3, #1
 800817e:	73fb      	strb	r3, [r7, #15]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	791b      	ldrb	r3, [r3, #4]
 8008184:	7bfa      	ldrb	r2, [r7, #15]
 8008186:	429a      	cmp	r2, r3
 8008188:	d3af      	bcc.n	80080ea <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800818a:	2300      	movs	r3, #0
 800818c:	73fb      	strb	r3, [r7, #15]
 800818e:	e044      	b.n	800821a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008190:	7bfa      	ldrb	r2, [r7, #15]
 8008192:	6879      	ldr	r1, [r7, #4]
 8008194:	4613      	mov	r3, r2
 8008196:	00db      	lsls	r3, r3, #3
 8008198:	4413      	add	r3, r2
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	440b      	add	r3, r1
 800819e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80081a2:	2200      	movs	r2, #0
 80081a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80081a6:	7bfa      	ldrb	r2, [r7, #15]
 80081a8:	6879      	ldr	r1, [r7, #4]
 80081aa:	4613      	mov	r3, r2
 80081ac:	00db      	lsls	r3, r3, #3
 80081ae:	4413      	add	r3, r2
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	440b      	add	r3, r1
 80081b4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80081b8:	7bfa      	ldrb	r2, [r7, #15]
 80081ba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80081bc:	7bfa      	ldrb	r2, [r7, #15]
 80081be:	6879      	ldr	r1, [r7, #4]
 80081c0:	4613      	mov	r3, r2
 80081c2:	00db      	lsls	r3, r3, #3
 80081c4:	4413      	add	r3, r2
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	440b      	add	r3, r1
 80081ca:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80081ce:	2200      	movs	r2, #0
 80081d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80081d2:	7bfa      	ldrb	r2, [r7, #15]
 80081d4:	6879      	ldr	r1, [r7, #4]
 80081d6:	4613      	mov	r3, r2
 80081d8:	00db      	lsls	r3, r3, #3
 80081da:	4413      	add	r3, r2
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	440b      	add	r3, r1
 80081e0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80081e4:	2200      	movs	r2, #0
 80081e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80081e8:	7bfa      	ldrb	r2, [r7, #15]
 80081ea:	6879      	ldr	r1, [r7, #4]
 80081ec:	4613      	mov	r3, r2
 80081ee:	00db      	lsls	r3, r3, #3
 80081f0:	4413      	add	r3, r2
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	440b      	add	r3, r1
 80081f6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80081fa:	2200      	movs	r2, #0
 80081fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80081fe:	7bfa      	ldrb	r2, [r7, #15]
 8008200:	6879      	ldr	r1, [r7, #4]
 8008202:	4613      	mov	r3, r2
 8008204:	00db      	lsls	r3, r3, #3
 8008206:	4413      	add	r3, r2
 8008208:	009b      	lsls	r3, r3, #2
 800820a:	440b      	add	r3, r1
 800820c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008210:	2200      	movs	r2, #0
 8008212:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008214:	7bfb      	ldrb	r3, [r7, #15]
 8008216:	3301      	adds	r3, #1
 8008218:	73fb      	strb	r3, [r7, #15]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	791b      	ldrb	r3, [r3, #4]
 800821e:	7bfa      	ldrb	r2, [r7, #15]
 8008220:	429a      	cmp	r2, r3
 8008222:	d3b5      	bcc.n	8008190 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6818      	ldr	r0, [r3, #0]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	7c1a      	ldrb	r2, [r3, #16]
 800822c:	f88d 2000 	strb.w	r2, [sp]
 8008230:	3304      	adds	r3, #4
 8008232:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008234:	f008 face 	bl	80107d4 <USB_DevInit>
 8008238:	4603      	mov	r3, r0
 800823a:	2b00      	cmp	r3, #0
 800823c:	d005      	beq.n	800824a <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2202      	movs	r2, #2
 8008242:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	e013      	b.n	8008272 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	7b1b      	ldrb	r3, [r3, #12]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d102      	bne.n	8008266 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 f80b 	bl	800827c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4618      	mov	r0, r3
 800826c:	f008 fd1f 	bl	8010cae <USB_DevDisconnect>

  return HAL_OK;
 8008270:	2300      	movs	r3, #0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3710      	adds	r7, #16
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
	...

0800827c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2201      	movs	r2, #1
 800828e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	699b      	ldr	r3, [r3, #24]
 800829e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80082aa:	4b05      	ldr	r3, [pc, #20]	@ (80082c0 <HAL_PCDEx_ActivateLPM+0x44>)
 80082ac:	4313      	orrs	r3, r2
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3714      	adds	r7, #20
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr
 80082c0:	10000003 	.word	0x10000003

080082c4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80082cc:	4b19      	ldr	r3, [pc, #100]	@ (8008334 <HAL_PWREx_ConfigSupply+0x70>)
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f003 0304 	and.w	r3, r3, #4
 80082d4:	2b04      	cmp	r3, #4
 80082d6:	d00a      	beq.n	80082ee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80082d8:	4b16      	ldr	r3, [pc, #88]	@ (8008334 <HAL_PWREx_ConfigSupply+0x70>)
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	f003 0307 	and.w	r3, r3, #7
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d001      	beq.n	80082ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80082e6:	2301      	movs	r3, #1
 80082e8:	e01f      	b.n	800832a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	e01d      	b.n	800832a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80082ee:	4b11      	ldr	r3, [pc, #68]	@ (8008334 <HAL_PWREx_ConfigSupply+0x70>)
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	f023 0207 	bic.w	r2, r3, #7
 80082f6:	490f      	ldr	r1, [pc, #60]	@ (8008334 <HAL_PWREx_ConfigSupply+0x70>)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	4313      	orrs	r3, r2
 80082fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80082fe:	f7fa fadb 	bl	80028b8 <HAL_GetTick>
 8008302:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008304:	e009      	b.n	800831a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008306:	f7fa fad7 	bl	80028b8 <HAL_GetTick>
 800830a:	4602      	mov	r2, r0
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	1ad3      	subs	r3, r2, r3
 8008310:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008314:	d901      	bls.n	800831a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008316:	2301      	movs	r3, #1
 8008318:	e007      	b.n	800832a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800831a:	4b06      	ldr	r3, [pc, #24]	@ (8008334 <HAL_PWREx_ConfigSupply+0x70>)
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008322:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008326:	d1ee      	bne.n	8008306 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008328:	2300      	movs	r3, #0
}
 800832a:	4618      	mov	r0, r3
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	58024800 	.word	0x58024800

08008338 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8008338:	b480      	push	{r7}
 800833a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800833c:	4b05      	ldr	r3, [pc, #20]	@ (8008354 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	4a04      	ldr	r2, [pc, #16]	@ (8008354 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8008342:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008346:	60d3      	str	r3, [r2, #12]
}
 8008348:	bf00      	nop
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr
 8008352:	bf00      	nop
 8008354:	58024800 	.word	0x58024800

08008358 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b08c      	sub	sp, #48	@ 0x30
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d102      	bne.n	800836c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	f000 bc48 	b.w	8008bfc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f003 0301 	and.w	r3, r3, #1
 8008374:	2b00      	cmp	r3, #0
 8008376:	f000 8088 	beq.w	800848a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800837a:	4b99      	ldr	r3, [pc, #612]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008382:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008384:	4b96      	ldr	r3, [pc, #600]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008388:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800838a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800838c:	2b10      	cmp	r3, #16
 800838e:	d007      	beq.n	80083a0 <HAL_RCC_OscConfig+0x48>
 8008390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008392:	2b18      	cmp	r3, #24
 8008394:	d111      	bne.n	80083ba <HAL_RCC_OscConfig+0x62>
 8008396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008398:	f003 0303 	and.w	r3, r3, #3
 800839c:	2b02      	cmp	r3, #2
 800839e:	d10c      	bne.n	80083ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083a0:	4b8f      	ldr	r3, [pc, #572]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d06d      	beq.n	8008488 <HAL_RCC_OscConfig+0x130>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d169      	bne.n	8008488 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	f000 bc21 	b.w	8008bfc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083c2:	d106      	bne.n	80083d2 <HAL_RCC_OscConfig+0x7a>
 80083c4:	4b86      	ldr	r3, [pc, #536]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a85      	ldr	r2, [pc, #532]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80083ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083ce:	6013      	str	r3, [r2, #0]
 80083d0:	e02e      	b.n	8008430 <HAL_RCC_OscConfig+0xd8>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d10c      	bne.n	80083f4 <HAL_RCC_OscConfig+0x9c>
 80083da:	4b81      	ldr	r3, [pc, #516]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a80      	ldr	r2, [pc, #512]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80083e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083e4:	6013      	str	r3, [r2, #0]
 80083e6:	4b7e      	ldr	r3, [pc, #504]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a7d      	ldr	r2, [pc, #500]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80083ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80083f0:	6013      	str	r3, [r2, #0]
 80083f2:	e01d      	b.n	8008430 <HAL_RCC_OscConfig+0xd8>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80083fc:	d10c      	bne.n	8008418 <HAL_RCC_OscConfig+0xc0>
 80083fe:	4b78      	ldr	r3, [pc, #480]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a77      	ldr	r2, [pc, #476]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008404:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008408:	6013      	str	r3, [r2, #0]
 800840a:	4b75      	ldr	r3, [pc, #468]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a74      	ldr	r2, [pc, #464]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008414:	6013      	str	r3, [r2, #0]
 8008416:	e00b      	b.n	8008430 <HAL_RCC_OscConfig+0xd8>
 8008418:	4b71      	ldr	r3, [pc, #452]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a70      	ldr	r2, [pc, #448]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800841e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008422:	6013      	str	r3, [r2, #0]
 8008424:	4b6e      	ldr	r3, [pc, #440]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a6d      	ldr	r2, [pc, #436]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800842a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800842e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d013      	beq.n	8008460 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008438:	f7fa fa3e 	bl	80028b8 <HAL_GetTick>
 800843c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800843e:	e008      	b.n	8008452 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008440:	f7fa fa3a 	bl	80028b8 <HAL_GetTick>
 8008444:	4602      	mov	r2, r0
 8008446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008448:	1ad3      	subs	r3, r2, r3
 800844a:	2b64      	cmp	r3, #100	@ 0x64
 800844c:	d901      	bls.n	8008452 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800844e:	2303      	movs	r3, #3
 8008450:	e3d4      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008452:	4b63      	ldr	r3, [pc, #396]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800845a:	2b00      	cmp	r3, #0
 800845c:	d0f0      	beq.n	8008440 <HAL_RCC_OscConfig+0xe8>
 800845e:	e014      	b.n	800848a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008460:	f7fa fa2a 	bl	80028b8 <HAL_GetTick>
 8008464:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008466:	e008      	b.n	800847a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008468:	f7fa fa26 	bl	80028b8 <HAL_GetTick>
 800846c:	4602      	mov	r2, r0
 800846e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	2b64      	cmp	r3, #100	@ 0x64
 8008474:	d901      	bls.n	800847a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008476:	2303      	movs	r3, #3
 8008478:	e3c0      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800847a:	4b59      	ldr	r3, [pc, #356]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1f0      	bne.n	8008468 <HAL_RCC_OscConfig+0x110>
 8008486:	e000      	b.n	800848a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008488:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f003 0302 	and.w	r3, r3, #2
 8008492:	2b00      	cmp	r3, #0
 8008494:	f000 80ca 	beq.w	800862c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008498:	4b51      	ldr	r3, [pc, #324]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800849a:	691b      	ldr	r3, [r3, #16]
 800849c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80084a0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80084a2:	4b4f      	ldr	r3, [pc, #316]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80084a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80084a8:	6a3b      	ldr	r3, [r7, #32]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d007      	beq.n	80084be <HAL_RCC_OscConfig+0x166>
 80084ae:	6a3b      	ldr	r3, [r7, #32]
 80084b0:	2b18      	cmp	r3, #24
 80084b2:	d156      	bne.n	8008562 <HAL_RCC_OscConfig+0x20a>
 80084b4:	69fb      	ldr	r3, [r7, #28]
 80084b6:	f003 0303 	and.w	r3, r3, #3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d151      	bne.n	8008562 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80084be:	4b48      	ldr	r3, [pc, #288]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0304 	and.w	r3, r3, #4
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d005      	beq.n	80084d6 <HAL_RCC_OscConfig+0x17e>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d101      	bne.n	80084d6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80084d2:	2301      	movs	r3, #1
 80084d4:	e392      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80084d6:	4b42      	ldr	r3, [pc, #264]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f023 0219 	bic.w	r2, r3, #25
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	493f      	ldr	r1, [pc, #252]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80084e4:	4313      	orrs	r3, r2
 80084e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084e8:	f7fa f9e6 	bl	80028b8 <HAL_GetTick>
 80084ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80084ee:	e008      	b.n	8008502 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084f0:	f7fa f9e2 	bl	80028b8 <HAL_GetTick>
 80084f4:	4602      	mov	r2, r0
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	1ad3      	subs	r3, r2, r3
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d901      	bls.n	8008502 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80084fe:	2303      	movs	r3, #3
 8008500:	e37c      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008502:	4b37      	ldr	r3, [pc, #220]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 0304 	and.w	r3, r3, #4
 800850a:	2b00      	cmp	r3, #0
 800850c:	d0f0      	beq.n	80084f0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800850e:	f7fa fa03 	bl	8002918 <HAL_GetREVID>
 8008512:	4603      	mov	r3, r0
 8008514:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008518:	4293      	cmp	r3, r2
 800851a:	d817      	bhi.n	800854c <HAL_RCC_OscConfig+0x1f4>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	2b40      	cmp	r3, #64	@ 0x40
 8008522:	d108      	bne.n	8008536 <HAL_RCC_OscConfig+0x1de>
 8008524:	4b2e      	ldr	r3, [pc, #184]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800852c:	4a2c      	ldr	r2, [pc, #176]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800852e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008532:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008534:	e07a      	b.n	800862c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008536:	4b2a      	ldr	r3, [pc, #168]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	691b      	ldr	r3, [r3, #16]
 8008542:	031b      	lsls	r3, r3, #12
 8008544:	4926      	ldr	r1, [pc, #152]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008546:	4313      	orrs	r3, r2
 8008548:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800854a:	e06f      	b.n	800862c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800854c:	4b24      	ldr	r3, [pc, #144]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	691b      	ldr	r3, [r3, #16]
 8008558:	061b      	lsls	r3, r3, #24
 800855a:	4921      	ldr	r1, [pc, #132]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800855c:	4313      	orrs	r3, r2
 800855e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008560:	e064      	b.n	800862c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d047      	beq.n	80085fa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800856a:	4b1d      	ldr	r3, [pc, #116]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f023 0219 	bic.w	r2, r3, #25
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	491a      	ldr	r1, [pc, #104]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008578:	4313      	orrs	r3, r2
 800857a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800857c:	f7fa f99c 	bl	80028b8 <HAL_GetTick>
 8008580:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008582:	e008      	b.n	8008596 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008584:	f7fa f998 	bl	80028b8 <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	2b02      	cmp	r3, #2
 8008590:	d901      	bls.n	8008596 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008592:	2303      	movs	r3, #3
 8008594:	e332      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008596:	4b12      	ldr	r3, [pc, #72]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 0304 	and.w	r3, r3, #4
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d0f0      	beq.n	8008584 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085a2:	f7fa f9b9 	bl	8002918 <HAL_GetREVID>
 80085a6:	4603      	mov	r3, r0
 80085a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d819      	bhi.n	80085e4 <HAL_RCC_OscConfig+0x28c>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	691b      	ldr	r3, [r3, #16]
 80085b4:	2b40      	cmp	r3, #64	@ 0x40
 80085b6:	d108      	bne.n	80085ca <HAL_RCC_OscConfig+0x272>
 80085b8:	4b09      	ldr	r3, [pc, #36]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80085c0:	4a07      	ldr	r2, [pc, #28]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80085c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085c6:	6053      	str	r3, [r2, #4]
 80085c8:	e030      	b.n	800862c <HAL_RCC_OscConfig+0x2d4>
 80085ca:	4b05      	ldr	r3, [pc, #20]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	031b      	lsls	r3, r3, #12
 80085d8:	4901      	ldr	r1, [pc, #4]	@ (80085e0 <HAL_RCC_OscConfig+0x288>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	604b      	str	r3, [r1, #4]
 80085de:	e025      	b.n	800862c <HAL_RCC_OscConfig+0x2d4>
 80085e0:	58024400 	.word	0x58024400
 80085e4:	4b9a      	ldr	r3, [pc, #616]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80085e6:	685b      	ldr	r3, [r3, #4]
 80085e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	691b      	ldr	r3, [r3, #16]
 80085f0:	061b      	lsls	r3, r3, #24
 80085f2:	4997      	ldr	r1, [pc, #604]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80085f4:	4313      	orrs	r3, r2
 80085f6:	604b      	str	r3, [r1, #4]
 80085f8:	e018      	b.n	800862c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085fa:	4b95      	ldr	r3, [pc, #596]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a94      	ldr	r2, [pc, #592]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008600:	f023 0301 	bic.w	r3, r3, #1
 8008604:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008606:	f7fa f957 	bl	80028b8 <HAL_GetTick>
 800860a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800860c:	e008      	b.n	8008620 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800860e:	f7fa f953 	bl	80028b8 <HAL_GetTick>
 8008612:	4602      	mov	r2, r0
 8008614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008616:	1ad3      	subs	r3, r2, r3
 8008618:	2b02      	cmp	r3, #2
 800861a:	d901      	bls.n	8008620 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800861c:	2303      	movs	r3, #3
 800861e:	e2ed      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008620:	4b8b      	ldr	r3, [pc, #556]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0304 	and.w	r3, r3, #4
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1f0      	bne.n	800860e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f003 0310 	and.w	r3, r3, #16
 8008634:	2b00      	cmp	r3, #0
 8008636:	f000 80a9 	beq.w	800878c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800863a:	4b85      	ldr	r3, [pc, #532]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008642:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008644:	4b82      	ldr	r3, [pc, #520]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008648:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800864a:	69bb      	ldr	r3, [r7, #24]
 800864c:	2b08      	cmp	r3, #8
 800864e:	d007      	beq.n	8008660 <HAL_RCC_OscConfig+0x308>
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	2b18      	cmp	r3, #24
 8008654:	d13a      	bne.n	80086cc <HAL_RCC_OscConfig+0x374>
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	f003 0303 	and.w	r3, r3, #3
 800865c:	2b01      	cmp	r3, #1
 800865e:	d135      	bne.n	80086cc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008660:	4b7b      	ldr	r3, [pc, #492]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008668:	2b00      	cmp	r3, #0
 800866a:	d005      	beq.n	8008678 <HAL_RCC_OscConfig+0x320>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	69db      	ldr	r3, [r3, #28]
 8008670:	2b80      	cmp	r3, #128	@ 0x80
 8008672:	d001      	beq.n	8008678 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008674:	2301      	movs	r3, #1
 8008676:	e2c1      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008678:	f7fa f94e 	bl	8002918 <HAL_GetREVID>
 800867c:	4603      	mov	r3, r0
 800867e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008682:	4293      	cmp	r3, r2
 8008684:	d817      	bhi.n	80086b6 <HAL_RCC_OscConfig+0x35e>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6a1b      	ldr	r3, [r3, #32]
 800868a:	2b20      	cmp	r3, #32
 800868c:	d108      	bne.n	80086a0 <HAL_RCC_OscConfig+0x348>
 800868e:	4b70      	ldr	r3, [pc, #448]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008696:	4a6e      	ldr	r2, [pc, #440]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008698:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800869c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800869e:	e075      	b.n	800878c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80086a0:	4b6b      	ldr	r3, [pc, #428]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6a1b      	ldr	r3, [r3, #32]
 80086ac:	069b      	lsls	r3, r3, #26
 80086ae:	4968      	ldr	r1, [pc, #416]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80086b0:	4313      	orrs	r3, r2
 80086b2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80086b4:	e06a      	b.n	800878c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80086b6:	4b66      	ldr	r3, [pc, #408]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80086b8:	68db      	ldr	r3, [r3, #12]
 80086ba:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	061b      	lsls	r3, r3, #24
 80086c4:	4962      	ldr	r1, [pc, #392]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80086ca:	e05f      	b.n	800878c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	69db      	ldr	r3, [r3, #28]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d042      	beq.n	800875a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80086d4:	4b5e      	ldr	r3, [pc, #376]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a5d      	ldr	r2, [pc, #372]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80086da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086e0:	f7fa f8ea 	bl	80028b8 <HAL_GetTick>
 80086e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80086e6:	e008      	b.n	80086fa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80086e8:	f7fa f8e6 	bl	80028b8 <HAL_GetTick>
 80086ec:	4602      	mov	r2, r0
 80086ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d901      	bls.n	80086fa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80086f6:	2303      	movs	r3, #3
 80086f8:	e280      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80086fa:	4b55      	ldr	r3, [pc, #340]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008702:	2b00      	cmp	r3, #0
 8008704:	d0f0      	beq.n	80086e8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008706:	f7fa f907 	bl	8002918 <HAL_GetREVID>
 800870a:	4603      	mov	r3, r0
 800870c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008710:	4293      	cmp	r3, r2
 8008712:	d817      	bhi.n	8008744 <HAL_RCC_OscConfig+0x3ec>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	2b20      	cmp	r3, #32
 800871a:	d108      	bne.n	800872e <HAL_RCC_OscConfig+0x3d6>
 800871c:	4b4c      	ldr	r3, [pc, #304]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008724:	4a4a      	ldr	r2, [pc, #296]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008726:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800872a:	6053      	str	r3, [r2, #4]
 800872c:	e02e      	b.n	800878c <HAL_RCC_OscConfig+0x434>
 800872e:	4b48      	ldr	r3, [pc, #288]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a1b      	ldr	r3, [r3, #32]
 800873a:	069b      	lsls	r3, r3, #26
 800873c:	4944      	ldr	r1, [pc, #272]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 800873e:	4313      	orrs	r3, r2
 8008740:	604b      	str	r3, [r1, #4]
 8008742:	e023      	b.n	800878c <HAL_RCC_OscConfig+0x434>
 8008744:	4b42      	ldr	r3, [pc, #264]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a1b      	ldr	r3, [r3, #32]
 8008750:	061b      	lsls	r3, r3, #24
 8008752:	493f      	ldr	r1, [pc, #252]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008754:	4313      	orrs	r3, r2
 8008756:	60cb      	str	r3, [r1, #12]
 8008758:	e018      	b.n	800878c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800875a:	4b3d      	ldr	r3, [pc, #244]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a3c      	ldr	r2, [pc, #240]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008760:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008764:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008766:	f7fa f8a7 	bl	80028b8 <HAL_GetTick>
 800876a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800876c:	e008      	b.n	8008780 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800876e:	f7fa f8a3 	bl	80028b8 <HAL_GetTick>
 8008772:	4602      	mov	r2, r0
 8008774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008776:	1ad3      	subs	r3, r2, r3
 8008778:	2b02      	cmp	r3, #2
 800877a:	d901      	bls.n	8008780 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800877c:	2303      	movs	r3, #3
 800877e:	e23d      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008780:	4b33      	ldr	r3, [pc, #204]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008788:	2b00      	cmp	r3, #0
 800878a:	d1f0      	bne.n	800876e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 0308 	and.w	r3, r3, #8
 8008794:	2b00      	cmp	r3, #0
 8008796:	d036      	beq.n	8008806 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	695b      	ldr	r3, [r3, #20]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d019      	beq.n	80087d4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80087a0:	4b2b      	ldr	r3, [pc, #172]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80087a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087a4:	4a2a      	ldr	r2, [pc, #168]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80087a6:	f043 0301 	orr.w	r3, r3, #1
 80087aa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087ac:	f7fa f884 	bl	80028b8 <HAL_GetTick>
 80087b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80087b2:	e008      	b.n	80087c6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087b4:	f7fa f880 	bl	80028b8 <HAL_GetTick>
 80087b8:	4602      	mov	r2, r0
 80087ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087bc:	1ad3      	subs	r3, r2, r3
 80087be:	2b02      	cmp	r3, #2
 80087c0:	d901      	bls.n	80087c6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80087c2:	2303      	movs	r3, #3
 80087c4:	e21a      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80087c6:	4b22      	ldr	r3, [pc, #136]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80087c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087ca:	f003 0302 	and.w	r3, r3, #2
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d0f0      	beq.n	80087b4 <HAL_RCC_OscConfig+0x45c>
 80087d2:	e018      	b.n	8008806 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80087d4:	4b1e      	ldr	r3, [pc, #120]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80087d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80087da:	f023 0301 	bic.w	r3, r3, #1
 80087de:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087e0:	f7fa f86a 	bl	80028b8 <HAL_GetTick>
 80087e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80087e6:	e008      	b.n	80087fa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087e8:	f7fa f866 	bl	80028b8 <HAL_GetTick>
 80087ec:	4602      	mov	r2, r0
 80087ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d901      	bls.n	80087fa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80087f6:	2303      	movs	r3, #3
 80087f8:	e200      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80087fa:	4b15      	ldr	r3, [pc, #84]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 80087fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087fe:	f003 0302 	and.w	r3, r3, #2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1f0      	bne.n	80087e8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0320 	and.w	r3, r3, #32
 800880e:	2b00      	cmp	r3, #0
 8008810:	d039      	beq.n	8008886 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	699b      	ldr	r3, [r3, #24]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d01c      	beq.n	8008854 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800881a:	4b0d      	ldr	r3, [pc, #52]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a0c      	ldr	r2, [pc, #48]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008820:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008824:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008826:	f7fa f847 	bl	80028b8 <HAL_GetTick>
 800882a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800882c:	e008      	b.n	8008840 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800882e:	f7fa f843 	bl	80028b8 <HAL_GetTick>
 8008832:	4602      	mov	r2, r0
 8008834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008836:	1ad3      	subs	r3, r2, r3
 8008838:	2b02      	cmp	r3, #2
 800883a:	d901      	bls.n	8008840 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800883c:	2303      	movs	r3, #3
 800883e:	e1dd      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008840:	4b03      	ldr	r3, [pc, #12]	@ (8008850 <HAL_RCC_OscConfig+0x4f8>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008848:	2b00      	cmp	r3, #0
 800884a:	d0f0      	beq.n	800882e <HAL_RCC_OscConfig+0x4d6>
 800884c:	e01b      	b.n	8008886 <HAL_RCC_OscConfig+0x52e>
 800884e:	bf00      	nop
 8008850:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008854:	4b9b      	ldr	r3, [pc, #620]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a9a      	ldr	r2, [pc, #616]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 800885a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800885e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008860:	f7fa f82a 	bl	80028b8 <HAL_GetTick>
 8008864:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008866:	e008      	b.n	800887a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008868:	f7fa f826 	bl	80028b8 <HAL_GetTick>
 800886c:	4602      	mov	r2, r0
 800886e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008870:	1ad3      	subs	r3, r2, r3
 8008872:	2b02      	cmp	r3, #2
 8008874:	d901      	bls.n	800887a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008876:	2303      	movs	r3, #3
 8008878:	e1c0      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800887a:	4b92      	ldr	r3, [pc, #584]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1f0      	bne.n	8008868 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f003 0304 	and.w	r3, r3, #4
 800888e:	2b00      	cmp	r3, #0
 8008890:	f000 8081 	beq.w	8008996 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008894:	4b8c      	ldr	r3, [pc, #560]	@ (8008ac8 <HAL_RCC_OscConfig+0x770>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a8b      	ldr	r2, [pc, #556]	@ (8008ac8 <HAL_RCC_OscConfig+0x770>)
 800889a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800889e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80088a0:	f7fa f80a 	bl	80028b8 <HAL_GetTick>
 80088a4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088a6:	e008      	b.n	80088ba <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80088a8:	f7fa f806 	bl	80028b8 <HAL_GetTick>
 80088ac:	4602      	mov	r2, r0
 80088ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b0:	1ad3      	subs	r3, r2, r3
 80088b2:	2b64      	cmp	r3, #100	@ 0x64
 80088b4:	d901      	bls.n	80088ba <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80088b6:	2303      	movs	r3, #3
 80088b8:	e1a0      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088ba:	4b83      	ldr	r3, [pc, #524]	@ (8008ac8 <HAL_RCC_OscConfig+0x770>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d0f0      	beq.n	80088a8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d106      	bne.n	80088dc <HAL_RCC_OscConfig+0x584>
 80088ce:	4b7d      	ldr	r3, [pc, #500]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80088d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088d2:	4a7c      	ldr	r2, [pc, #496]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80088d4:	f043 0301 	orr.w	r3, r3, #1
 80088d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80088da:	e02d      	b.n	8008938 <HAL_RCC_OscConfig+0x5e0>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d10c      	bne.n	80088fe <HAL_RCC_OscConfig+0x5a6>
 80088e4:	4b77      	ldr	r3, [pc, #476]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80088e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088e8:	4a76      	ldr	r2, [pc, #472]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80088ea:	f023 0301 	bic.w	r3, r3, #1
 80088ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80088f0:	4b74      	ldr	r3, [pc, #464]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80088f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088f4:	4a73      	ldr	r2, [pc, #460]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80088f6:	f023 0304 	bic.w	r3, r3, #4
 80088fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80088fc:	e01c      	b.n	8008938 <HAL_RCC_OscConfig+0x5e0>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	2b05      	cmp	r3, #5
 8008904:	d10c      	bne.n	8008920 <HAL_RCC_OscConfig+0x5c8>
 8008906:	4b6f      	ldr	r3, [pc, #444]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800890a:	4a6e      	ldr	r2, [pc, #440]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 800890c:	f043 0304 	orr.w	r3, r3, #4
 8008910:	6713      	str	r3, [r2, #112]	@ 0x70
 8008912:	4b6c      	ldr	r3, [pc, #432]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008916:	4a6b      	ldr	r2, [pc, #428]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008918:	f043 0301 	orr.w	r3, r3, #1
 800891c:	6713      	str	r3, [r2, #112]	@ 0x70
 800891e:	e00b      	b.n	8008938 <HAL_RCC_OscConfig+0x5e0>
 8008920:	4b68      	ldr	r3, [pc, #416]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008924:	4a67      	ldr	r2, [pc, #412]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008926:	f023 0301 	bic.w	r3, r3, #1
 800892a:	6713      	str	r3, [r2, #112]	@ 0x70
 800892c:	4b65      	ldr	r3, [pc, #404]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 800892e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008930:	4a64      	ldr	r2, [pc, #400]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008932:	f023 0304 	bic.w	r3, r3, #4
 8008936:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d015      	beq.n	800896c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008940:	f7f9 ffba 	bl	80028b8 <HAL_GetTick>
 8008944:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008946:	e00a      	b.n	800895e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008948:	f7f9 ffb6 	bl	80028b8 <HAL_GetTick>
 800894c:	4602      	mov	r2, r0
 800894e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008950:	1ad3      	subs	r3, r2, r3
 8008952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008956:	4293      	cmp	r3, r2
 8008958:	d901      	bls.n	800895e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800895a:	2303      	movs	r3, #3
 800895c:	e14e      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800895e:	4b59      	ldr	r3, [pc, #356]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008962:	f003 0302 	and.w	r3, r3, #2
 8008966:	2b00      	cmp	r3, #0
 8008968:	d0ee      	beq.n	8008948 <HAL_RCC_OscConfig+0x5f0>
 800896a:	e014      	b.n	8008996 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800896c:	f7f9 ffa4 	bl	80028b8 <HAL_GetTick>
 8008970:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008972:	e00a      	b.n	800898a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008974:	f7f9 ffa0 	bl	80028b8 <HAL_GetTick>
 8008978:	4602      	mov	r2, r0
 800897a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800897c:	1ad3      	subs	r3, r2, r3
 800897e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008982:	4293      	cmp	r3, r2
 8008984:	d901      	bls.n	800898a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008986:	2303      	movs	r3, #3
 8008988:	e138      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800898a:	4b4e      	ldr	r3, [pc, #312]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 800898c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800898e:	f003 0302 	and.w	r3, r3, #2
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1ee      	bne.n	8008974 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800899a:	2b00      	cmp	r3, #0
 800899c:	f000 812d 	beq.w	8008bfa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80089a0:	4b48      	ldr	r3, [pc, #288]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80089a2:	691b      	ldr	r3, [r3, #16]
 80089a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80089a8:	2b18      	cmp	r3, #24
 80089aa:	f000 80bd 	beq.w	8008b28 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	f040 809e 	bne.w	8008af4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089b8:	4b42      	ldr	r3, [pc, #264]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a41      	ldr	r2, [pc, #260]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80089be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80089c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089c4:	f7f9 ff78 	bl	80028b8 <HAL_GetTick>
 80089c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80089ca:	e008      	b.n	80089de <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089cc:	f7f9 ff74 	bl	80028b8 <HAL_GetTick>
 80089d0:	4602      	mov	r2, r0
 80089d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d4:	1ad3      	subs	r3, r2, r3
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d901      	bls.n	80089de <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80089da:	2303      	movs	r3, #3
 80089dc:	e10e      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80089de:	4b39      	ldr	r3, [pc, #228]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d1f0      	bne.n	80089cc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80089ea:	4b36      	ldr	r3, [pc, #216]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 80089ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80089ee:	4b37      	ldr	r3, [pc, #220]	@ (8008acc <HAL_RCC_OscConfig+0x774>)
 80089f0:	4013      	ands	r3, r2
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80089fa:	0112      	lsls	r2, r2, #4
 80089fc:	430a      	orrs	r2, r1
 80089fe:	4931      	ldr	r1, [pc, #196]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a00:	4313      	orrs	r3, r2
 8008a02:	628b      	str	r3, [r1, #40]	@ 0x28
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a12:	3b01      	subs	r3, #1
 8008a14:	025b      	lsls	r3, r3, #9
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	431a      	orrs	r2, r3
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	041b      	lsls	r3, r3, #16
 8008a22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008a26:	431a      	orrs	r2, r3
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a2c:	3b01      	subs	r3, #1
 8008a2e:	061b      	lsls	r3, r3, #24
 8008a30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008a34:	4923      	ldr	r1, [pc, #140]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a36:	4313      	orrs	r3, r2
 8008a38:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008a3a:	4b22      	ldr	r3, [pc, #136]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a3e:	4a21      	ldr	r2, [pc, #132]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a40:	f023 0301 	bic.w	r3, r3, #1
 8008a44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008a46:	4b1f      	ldr	r3, [pc, #124]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008a4a:	4b21      	ldr	r3, [pc, #132]	@ (8008ad0 <HAL_RCC_OscConfig+0x778>)
 8008a4c:	4013      	ands	r3, r2
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008a52:	00d2      	lsls	r2, r2, #3
 8008a54:	491b      	ldr	r1, [pc, #108]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a5e:	f023 020c 	bic.w	r2, r3, #12
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a66:	4917      	ldr	r1, [pc, #92]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008a6c:	4b15      	ldr	r3, [pc, #84]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a70:	f023 0202 	bic.w	r2, r3, #2
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a78:	4912      	ldr	r1, [pc, #72]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008a7e:	4b11      	ldr	r3, [pc, #68]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a82:	4a10      	ldr	r2, [pc, #64]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a8e:	4a0d      	ldr	r2, [pc, #52]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008a96:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a9a:	4a0a      	ldr	r2, [pc, #40]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008aa0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008aa2:	4b08      	ldr	r3, [pc, #32]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa6:	4a07      	ldr	r2, [pc, #28]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008aa8:	f043 0301 	orr.w	r3, r3, #1
 8008aac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008aae:	4b05      	ldr	r3, [pc, #20]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a04      	ldr	r2, [pc, #16]	@ (8008ac4 <HAL_RCC_OscConfig+0x76c>)
 8008ab4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008aba:	f7f9 fefd 	bl	80028b8 <HAL_GetTick>
 8008abe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008ac0:	e011      	b.n	8008ae6 <HAL_RCC_OscConfig+0x78e>
 8008ac2:	bf00      	nop
 8008ac4:	58024400 	.word	0x58024400
 8008ac8:	58024800 	.word	0x58024800
 8008acc:	fffffc0c 	.word	0xfffffc0c
 8008ad0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ad4:	f7f9 fef0 	bl	80028b8 <HAL_GetTick>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008adc:	1ad3      	subs	r3, r2, r3
 8008ade:	2b02      	cmp	r3, #2
 8008ae0:	d901      	bls.n	8008ae6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e08a      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008ae6:	4b47      	ldr	r3, [pc, #284]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d0f0      	beq.n	8008ad4 <HAL_RCC_OscConfig+0x77c>
 8008af2:	e082      	b.n	8008bfa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008af4:	4b43      	ldr	r3, [pc, #268]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a42      	ldr	r2, [pc, #264]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008afa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008afe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b00:	f7f9 feda 	bl	80028b8 <HAL_GetTick>
 8008b04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008b06:	e008      	b.n	8008b1a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b08:	f7f9 fed6 	bl	80028b8 <HAL_GetTick>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b10:	1ad3      	subs	r3, r2, r3
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	d901      	bls.n	8008b1a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008b16:	2303      	movs	r3, #3
 8008b18:	e070      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008b1a:	4b3a      	ldr	r3, [pc, #232]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1f0      	bne.n	8008b08 <HAL_RCC_OscConfig+0x7b0>
 8008b26:	e068      	b.n	8008bfa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008b28:	4b36      	ldr	r3, [pc, #216]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b2c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008b2e:	4b35      	ldr	r3, [pc, #212]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b32:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d031      	beq.n	8008ba0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	f003 0203 	and.w	r2, r3, #3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d12a      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	091b      	lsrs	r3, r3, #4
 8008b4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d122      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b64:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d11a      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	0a5b      	lsrs	r3, r3, #9
 8008b6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b76:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d111      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	0c1b      	lsrs	r3, r3, #16
 8008b80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b88:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008b8a:	429a      	cmp	r2, r3
 8008b8c:	d108      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	0e1b      	lsrs	r3, r3, #24
 8008b92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b9a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d001      	beq.n	8008ba4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e02b      	b.n	8008bfc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008ba4:	4b17      	ldr	r3, [pc, #92]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ba8:	08db      	lsrs	r3, r3, #3
 8008baa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008bae:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bb4:	693a      	ldr	r2, [r7, #16]
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d01f      	beq.n	8008bfa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008bba:	4b12      	ldr	r3, [pc, #72]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bbe:	4a11      	ldr	r2, [pc, #68]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008bc0:	f023 0301 	bic.w	r3, r3, #1
 8008bc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008bc6:	f7f9 fe77 	bl	80028b8 <HAL_GetTick>
 8008bca:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008bcc:	bf00      	nop
 8008bce:	f7f9 fe73 	bl	80028b8 <HAL_GetTick>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d0f9      	beq.n	8008bce <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008bda:	4b0a      	ldr	r3, [pc, #40]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008bdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bde:	4b0a      	ldr	r3, [pc, #40]	@ (8008c08 <HAL_RCC_OscConfig+0x8b0>)
 8008be0:	4013      	ands	r3, r2
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008be6:	00d2      	lsls	r2, r2, #3
 8008be8:	4906      	ldr	r1, [pc, #24]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008bea:	4313      	orrs	r3, r2
 8008bec:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008bee:	4b05      	ldr	r3, [pc, #20]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf2:	4a04      	ldr	r2, [pc, #16]	@ (8008c04 <HAL_RCC_OscConfig+0x8ac>)
 8008bf4:	f043 0301 	orr.w	r3, r3, #1
 8008bf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3730      	adds	r7, #48	@ 0x30
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	58024400 	.word	0x58024400
 8008c08:	ffff0007 	.word	0xffff0007

08008c0c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b086      	sub	sp, #24
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d101      	bne.n	8008c20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e19c      	b.n	8008f5a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008c20:	4b8a      	ldr	r3, [pc, #552]	@ (8008e4c <HAL_RCC_ClockConfig+0x240>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f003 030f 	and.w	r3, r3, #15
 8008c28:	683a      	ldr	r2, [r7, #0]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d910      	bls.n	8008c50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c2e:	4b87      	ldr	r3, [pc, #540]	@ (8008e4c <HAL_RCC_ClockConfig+0x240>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f023 020f 	bic.w	r2, r3, #15
 8008c36:	4985      	ldr	r1, [pc, #532]	@ (8008e4c <HAL_RCC_ClockConfig+0x240>)
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c3e:	4b83      	ldr	r3, [pc, #524]	@ (8008e4c <HAL_RCC_ClockConfig+0x240>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f003 030f 	and.w	r3, r3, #15
 8008c46:	683a      	ldr	r2, [r7, #0]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d001      	beq.n	8008c50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	e184      	b.n	8008f5a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f003 0304 	and.w	r3, r3, #4
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d010      	beq.n	8008c7e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	691a      	ldr	r2, [r3, #16]
 8008c60:	4b7b      	ldr	r3, [pc, #492]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008c62:	699b      	ldr	r3, [r3, #24]
 8008c64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d908      	bls.n	8008c7e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008c6c:	4b78      	ldr	r3, [pc, #480]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008c6e:	699b      	ldr	r3, [r3, #24]
 8008c70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	691b      	ldr	r3, [r3, #16]
 8008c78:	4975      	ldr	r1, [pc, #468]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f003 0308 	and.w	r3, r3, #8
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d010      	beq.n	8008cac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	695a      	ldr	r2, [r3, #20]
 8008c8e:	4b70      	ldr	r3, [pc, #448]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008c90:	69db      	ldr	r3, [r3, #28]
 8008c92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d908      	bls.n	8008cac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008c9a:	4b6d      	ldr	r3, [pc, #436]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008c9c:	69db      	ldr	r3, [r3, #28]
 8008c9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	695b      	ldr	r3, [r3, #20]
 8008ca6:	496a      	ldr	r1, [pc, #424]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f003 0310 	and.w	r3, r3, #16
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d010      	beq.n	8008cda <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	699a      	ldr	r2, [r3, #24]
 8008cbc:	4b64      	ldr	r3, [pc, #400]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008cbe:	69db      	ldr	r3, [r3, #28]
 8008cc0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	d908      	bls.n	8008cda <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008cc8:	4b61      	ldr	r3, [pc, #388]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	699b      	ldr	r3, [r3, #24]
 8008cd4:	495e      	ldr	r1, [pc, #376]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 0320 	and.w	r3, r3, #32
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d010      	beq.n	8008d08 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	69da      	ldr	r2, [r3, #28]
 8008cea:	4b59      	ldr	r3, [pc, #356]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d908      	bls.n	8008d08 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008cf6:	4b56      	ldr	r3, [pc, #344]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	69db      	ldr	r3, [r3, #28]
 8008d02:	4953      	ldr	r1, [pc, #332]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d04:	4313      	orrs	r3, r2
 8008d06:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f003 0302 	and.w	r3, r3, #2
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d010      	beq.n	8008d36 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	68da      	ldr	r2, [r3, #12]
 8008d18:	4b4d      	ldr	r3, [pc, #308]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d1a:	699b      	ldr	r3, [r3, #24]
 8008d1c:	f003 030f 	and.w	r3, r3, #15
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d908      	bls.n	8008d36 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d24:	4b4a      	ldr	r3, [pc, #296]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d26:	699b      	ldr	r3, [r3, #24]
 8008d28:	f023 020f 	bic.w	r2, r3, #15
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	4947      	ldr	r1, [pc, #284]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d32:	4313      	orrs	r3, r2
 8008d34:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f003 0301 	and.w	r3, r3, #1
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d055      	beq.n	8008dee <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008d42:	4b43      	ldr	r3, [pc, #268]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d44:	699b      	ldr	r3, [r3, #24]
 8008d46:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	4940      	ldr	r1, [pc, #256]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d50:	4313      	orrs	r3, r2
 8008d52:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	2b02      	cmp	r3, #2
 8008d5a:	d107      	bne.n	8008d6c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008d5c:	4b3c      	ldr	r3, [pc, #240]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d121      	bne.n	8008dac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	e0f6      	b.n	8008f5a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	2b03      	cmp	r3, #3
 8008d72:	d107      	bne.n	8008d84 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d74:	4b36      	ldr	r3, [pc, #216]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d115      	bne.n	8008dac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	e0ea      	b.n	8008f5a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d107      	bne.n	8008d9c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008d8c:	4b30      	ldr	r3, [pc, #192]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d109      	bne.n	8008dac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e0de      	b.n	8008f5a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008d9c:	4b2c      	ldr	r3, [pc, #176]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f003 0304 	and.w	r3, r3, #4
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d101      	bne.n	8008dac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e0d6      	b.n	8008f5a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008dac:	4b28      	ldr	r3, [pc, #160]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008dae:	691b      	ldr	r3, [r3, #16]
 8008db0:	f023 0207 	bic.w	r2, r3, #7
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	4925      	ldr	r1, [pc, #148]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008dbe:	f7f9 fd7b 	bl	80028b8 <HAL_GetTick>
 8008dc2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008dc4:	e00a      	b.n	8008ddc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008dc6:	f7f9 fd77 	bl	80028b8 <HAL_GetTick>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d901      	bls.n	8008ddc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008dd8:	2303      	movs	r3, #3
 8008dda:	e0be      	b.n	8008f5a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008dde:	691b      	ldr	r3, [r3, #16]
 8008de0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	00db      	lsls	r3, r3, #3
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d1eb      	bne.n	8008dc6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f003 0302 	and.w	r3, r3, #2
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d010      	beq.n	8008e1c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	68da      	ldr	r2, [r3, #12]
 8008dfe:	4b14      	ldr	r3, [pc, #80]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008e00:	699b      	ldr	r3, [r3, #24]
 8008e02:	f003 030f 	and.w	r3, r3, #15
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d208      	bcs.n	8008e1c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e0a:	4b11      	ldr	r3, [pc, #68]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008e0c:	699b      	ldr	r3, [r3, #24]
 8008e0e:	f023 020f 	bic.w	r2, r3, #15
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	490e      	ldr	r1, [pc, #56]	@ (8008e50 <HAL_RCC_ClockConfig+0x244>)
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8008e4c <HAL_RCC_ClockConfig+0x240>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 030f 	and.w	r3, r3, #15
 8008e24:	683a      	ldr	r2, [r7, #0]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d214      	bcs.n	8008e54 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e2a:	4b08      	ldr	r3, [pc, #32]	@ (8008e4c <HAL_RCC_ClockConfig+0x240>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f023 020f 	bic.w	r2, r3, #15
 8008e32:	4906      	ldr	r1, [pc, #24]	@ (8008e4c <HAL_RCC_ClockConfig+0x240>)
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e3a:	4b04      	ldr	r3, [pc, #16]	@ (8008e4c <HAL_RCC_ClockConfig+0x240>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f003 030f 	and.w	r3, r3, #15
 8008e42:	683a      	ldr	r2, [r7, #0]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d005      	beq.n	8008e54 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	e086      	b.n	8008f5a <HAL_RCC_ClockConfig+0x34e>
 8008e4c:	52002000 	.word	0x52002000
 8008e50:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f003 0304 	and.w	r3, r3, #4
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d010      	beq.n	8008e82 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	691a      	ldr	r2, [r3, #16]
 8008e64:	4b3f      	ldr	r3, [pc, #252]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008e66:	699b      	ldr	r3, [r3, #24]
 8008e68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d208      	bcs.n	8008e82 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008e70:	4b3c      	ldr	r3, [pc, #240]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	691b      	ldr	r3, [r3, #16]
 8008e7c:	4939      	ldr	r1, [pc, #228]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f003 0308 	and.w	r3, r3, #8
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d010      	beq.n	8008eb0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	695a      	ldr	r2, [r3, #20]
 8008e92:	4b34      	ldr	r3, [pc, #208]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008e94:	69db      	ldr	r3, [r3, #28]
 8008e96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d208      	bcs.n	8008eb0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008e9e:	4b31      	ldr	r3, [pc, #196]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008ea0:	69db      	ldr	r3, [r3, #28]
 8008ea2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	492e      	ldr	r1, [pc, #184]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008eac:	4313      	orrs	r3, r2
 8008eae:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f003 0310 	and.w	r3, r3, #16
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d010      	beq.n	8008ede <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	699a      	ldr	r2, [r3, #24]
 8008ec0:	4b28      	ldr	r3, [pc, #160]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008ec2:	69db      	ldr	r3, [r3, #28]
 8008ec4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d208      	bcs.n	8008ede <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008ecc:	4b25      	ldr	r3, [pc, #148]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008ece:	69db      	ldr	r3, [r3, #28]
 8008ed0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	699b      	ldr	r3, [r3, #24]
 8008ed8:	4922      	ldr	r1, [pc, #136]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008eda:	4313      	orrs	r3, r2
 8008edc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f003 0320 	and.w	r3, r3, #32
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d010      	beq.n	8008f0c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	69da      	ldr	r2, [r3, #28]
 8008eee:	4b1d      	ldr	r3, [pc, #116]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008ef0:	6a1b      	ldr	r3, [r3, #32]
 8008ef2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ef6:	429a      	cmp	r2, r3
 8008ef8:	d208      	bcs.n	8008f0c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008efa:	4b1a      	ldr	r3, [pc, #104]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008efc:	6a1b      	ldr	r3, [r3, #32]
 8008efe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	69db      	ldr	r3, [r3, #28]
 8008f06:	4917      	ldr	r1, [pc, #92]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008f0c:	f000 f834 	bl	8008f78 <HAL_RCC_GetSysClockFreq>
 8008f10:	4602      	mov	r2, r0
 8008f12:	4b14      	ldr	r3, [pc, #80]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008f14:	699b      	ldr	r3, [r3, #24]
 8008f16:	0a1b      	lsrs	r3, r3, #8
 8008f18:	f003 030f 	and.w	r3, r3, #15
 8008f1c:	4912      	ldr	r1, [pc, #72]	@ (8008f68 <HAL_RCC_ClockConfig+0x35c>)
 8008f1e:	5ccb      	ldrb	r3, [r1, r3]
 8008f20:	f003 031f 	and.w	r3, r3, #31
 8008f24:	fa22 f303 	lsr.w	r3, r2, r3
 8008f28:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8008f64 <HAL_RCC_ClockConfig+0x358>)
 8008f2c:	699b      	ldr	r3, [r3, #24]
 8008f2e:	f003 030f 	and.w	r3, r3, #15
 8008f32:	4a0d      	ldr	r2, [pc, #52]	@ (8008f68 <HAL_RCC_ClockConfig+0x35c>)
 8008f34:	5cd3      	ldrb	r3, [r2, r3]
 8008f36:	f003 031f 	and.w	r3, r3, #31
 8008f3a:	693a      	ldr	r2, [r7, #16]
 8008f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f40:	4a0a      	ldr	r2, [pc, #40]	@ (8008f6c <HAL_RCC_ClockConfig+0x360>)
 8008f42:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008f44:	4a0a      	ldr	r2, [pc, #40]	@ (8008f70 <HAL_RCC_ClockConfig+0x364>)
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8008f74 <HAL_RCC_ClockConfig+0x368>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7f9 fc68 	bl	8002824 <HAL_InitTick>
 8008f54:	4603      	mov	r3, r0
 8008f56:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3718      	adds	r7, #24
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}
 8008f62:	bf00      	nop
 8008f64:	58024400 	.word	0x58024400
 8008f68:	0801e310 	.word	0x0801e310
 8008f6c:	24000014 	.word	0x24000014
 8008f70:	24000010 	.word	0x24000010
 8008f74:	24000000 	.word	0x24000000

08008f78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b089      	sub	sp, #36	@ 0x24
 8008f7c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008f7e:	4bb3      	ldr	r3, [pc, #716]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f80:	691b      	ldr	r3, [r3, #16]
 8008f82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f86:	2b18      	cmp	r3, #24
 8008f88:	f200 8155 	bhi.w	8009236 <HAL_RCC_GetSysClockFreq+0x2be>
 8008f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f94 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f92:	bf00      	nop
 8008f94:	08008ff9 	.word	0x08008ff9
 8008f98:	08009237 	.word	0x08009237
 8008f9c:	08009237 	.word	0x08009237
 8008fa0:	08009237 	.word	0x08009237
 8008fa4:	08009237 	.word	0x08009237
 8008fa8:	08009237 	.word	0x08009237
 8008fac:	08009237 	.word	0x08009237
 8008fb0:	08009237 	.word	0x08009237
 8008fb4:	0800901f 	.word	0x0800901f
 8008fb8:	08009237 	.word	0x08009237
 8008fbc:	08009237 	.word	0x08009237
 8008fc0:	08009237 	.word	0x08009237
 8008fc4:	08009237 	.word	0x08009237
 8008fc8:	08009237 	.word	0x08009237
 8008fcc:	08009237 	.word	0x08009237
 8008fd0:	08009237 	.word	0x08009237
 8008fd4:	08009025 	.word	0x08009025
 8008fd8:	08009237 	.word	0x08009237
 8008fdc:	08009237 	.word	0x08009237
 8008fe0:	08009237 	.word	0x08009237
 8008fe4:	08009237 	.word	0x08009237
 8008fe8:	08009237 	.word	0x08009237
 8008fec:	08009237 	.word	0x08009237
 8008ff0:	08009237 	.word	0x08009237
 8008ff4:	0800902b 	.word	0x0800902b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ff8:	4b94      	ldr	r3, [pc, #592]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f003 0320 	and.w	r3, r3, #32
 8009000:	2b00      	cmp	r3, #0
 8009002:	d009      	beq.n	8009018 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009004:	4b91      	ldr	r3, [pc, #580]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	08db      	lsrs	r3, r3, #3
 800900a:	f003 0303 	and.w	r3, r3, #3
 800900e:	4a90      	ldr	r2, [pc, #576]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009010:	fa22 f303 	lsr.w	r3, r2, r3
 8009014:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009016:	e111      	b.n	800923c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009018:	4b8d      	ldr	r3, [pc, #564]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800901a:	61bb      	str	r3, [r7, #24]
      break;
 800901c:	e10e      	b.n	800923c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800901e:	4b8d      	ldr	r3, [pc, #564]	@ (8009254 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009020:	61bb      	str	r3, [r7, #24]
      break;
 8009022:	e10b      	b.n	800923c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009024:	4b8c      	ldr	r3, [pc, #560]	@ (8009258 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009026:	61bb      	str	r3, [r7, #24]
      break;
 8009028:	e108      	b.n	800923c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800902a:	4b88      	ldr	r3, [pc, #544]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800902c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800902e:	f003 0303 	and.w	r3, r3, #3
 8009032:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009034:	4b85      	ldr	r3, [pc, #532]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009038:	091b      	lsrs	r3, r3, #4
 800903a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800903e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009040:	4b82      	ldr	r3, [pc, #520]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009044:	f003 0301 	and.w	r3, r3, #1
 8009048:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800904a:	4b80      	ldr	r3, [pc, #512]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800904c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904e:	08db      	lsrs	r3, r3, #3
 8009050:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009054:	68fa      	ldr	r2, [r7, #12]
 8009056:	fb02 f303 	mul.w	r3, r2, r3
 800905a:	ee07 3a90 	vmov	s15, r3
 800905e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009062:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	2b00      	cmp	r3, #0
 800906a:	f000 80e1 	beq.w	8009230 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	2b02      	cmp	r3, #2
 8009072:	f000 8083 	beq.w	800917c <HAL_RCC_GetSysClockFreq+0x204>
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	2b02      	cmp	r3, #2
 800907a:	f200 80a1 	bhi.w	80091c0 <HAL_RCC_GetSysClockFreq+0x248>
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d003      	beq.n	800908c <HAL_RCC_GetSysClockFreq+0x114>
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	2b01      	cmp	r3, #1
 8009088:	d056      	beq.n	8009138 <HAL_RCC_GetSysClockFreq+0x1c0>
 800908a:	e099      	b.n	80091c0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800908c:	4b6f      	ldr	r3, [pc, #444]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f003 0320 	and.w	r3, r3, #32
 8009094:	2b00      	cmp	r3, #0
 8009096:	d02d      	beq.n	80090f4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009098:	4b6c      	ldr	r3, [pc, #432]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	08db      	lsrs	r3, r3, #3
 800909e:	f003 0303 	and.w	r3, r3, #3
 80090a2:	4a6b      	ldr	r2, [pc, #428]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80090a4:	fa22 f303 	lsr.w	r3, r2, r3
 80090a8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	ee07 3a90 	vmov	s15, r3
 80090b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	ee07 3a90 	vmov	s15, r3
 80090ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090c2:	4b62      	ldr	r3, [pc, #392]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090ca:	ee07 3a90 	vmov	s15, r3
 80090ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80090d6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800925c <HAL_RCC_GetSysClockFreq+0x2e4>
 80090da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80090f2:	e087      	b.n	8009204 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	ee07 3a90 	vmov	s15, r3
 80090fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090fe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009260 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009106:	4b51      	ldr	r3, [pc, #324]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800910a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800910e:	ee07 3a90 	vmov	s15, r3
 8009112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009116:	ed97 6a02 	vldr	s12, [r7, #8]
 800911a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800925c <HAL_RCC_GetSysClockFreq+0x2e4>
 800911e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800912a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800912e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009132:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009136:	e065      	b.n	8009204 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	ee07 3a90 	vmov	s15, r3
 800913e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009142:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009264 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800914a:	4b40      	ldr	r3, [pc, #256]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800914c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800914e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009152:	ee07 3a90 	vmov	s15, r3
 8009156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800915a:	ed97 6a02 	vldr	s12, [r7, #8]
 800915e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800925c <HAL_RCC_GetSysClockFreq+0x2e4>
 8009162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800916a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800916e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009176:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800917a:	e043      	b.n	8009204 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	ee07 3a90 	vmov	s15, r3
 8009182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009186:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009268 <HAL_RCC_GetSysClockFreq+0x2f0>
 800918a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800918e:	4b2f      	ldr	r3, [pc, #188]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009196:	ee07 3a90 	vmov	s15, r3
 800919a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800919e:	ed97 6a02 	vldr	s12, [r7, #8]
 80091a2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800925c <HAL_RCC_GetSysClockFreq+0x2e4>
 80091a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80091be:	e021      	b.n	8009204 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	ee07 3a90 	vmov	s15, r3
 80091c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009264 <HAL_RCC_GetSysClockFreq+0x2ec>
 80091ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091d2:	4b1e      	ldr	r3, [pc, #120]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091da:	ee07 3a90 	vmov	s15, r3
 80091de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80091e6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800925c <HAL_RCC_GetSysClockFreq+0x2e4>
 80091ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009202:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009204:	4b11      	ldr	r3, [pc, #68]	@ (800924c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009208:	0a5b      	lsrs	r3, r3, #9
 800920a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800920e:	3301      	adds	r3, #1
 8009210:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	ee07 3a90 	vmov	s15, r3
 8009218:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800921c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009220:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009224:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009228:	ee17 3a90 	vmov	r3, s15
 800922c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800922e:	e005      	b.n	800923c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009230:	2300      	movs	r3, #0
 8009232:	61bb      	str	r3, [r7, #24]
      break;
 8009234:	e002      	b.n	800923c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009236:	4b07      	ldr	r3, [pc, #28]	@ (8009254 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009238:	61bb      	str	r3, [r7, #24]
      break;
 800923a:	bf00      	nop
  }

  return sysclockfreq;
 800923c:	69bb      	ldr	r3, [r7, #24]
}
 800923e:	4618      	mov	r0, r3
 8009240:	3724      	adds	r7, #36	@ 0x24
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr
 800924a:	bf00      	nop
 800924c:	58024400 	.word	0x58024400
 8009250:	03d09000 	.word	0x03d09000
 8009254:	003d0900 	.word	0x003d0900
 8009258:	017d7840 	.word	0x017d7840
 800925c:	46000000 	.word	0x46000000
 8009260:	4c742400 	.word	0x4c742400
 8009264:	4a742400 	.word	0x4a742400
 8009268:	4bbebc20 	.word	0x4bbebc20

0800926c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b082      	sub	sp, #8
 8009270:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009272:	f7ff fe81 	bl	8008f78 <HAL_RCC_GetSysClockFreq>
 8009276:	4602      	mov	r2, r0
 8009278:	4b10      	ldr	r3, [pc, #64]	@ (80092bc <HAL_RCC_GetHCLKFreq+0x50>)
 800927a:	699b      	ldr	r3, [r3, #24]
 800927c:	0a1b      	lsrs	r3, r3, #8
 800927e:	f003 030f 	and.w	r3, r3, #15
 8009282:	490f      	ldr	r1, [pc, #60]	@ (80092c0 <HAL_RCC_GetHCLKFreq+0x54>)
 8009284:	5ccb      	ldrb	r3, [r1, r3]
 8009286:	f003 031f 	and.w	r3, r3, #31
 800928a:	fa22 f303 	lsr.w	r3, r2, r3
 800928e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009290:	4b0a      	ldr	r3, [pc, #40]	@ (80092bc <HAL_RCC_GetHCLKFreq+0x50>)
 8009292:	699b      	ldr	r3, [r3, #24]
 8009294:	f003 030f 	and.w	r3, r3, #15
 8009298:	4a09      	ldr	r2, [pc, #36]	@ (80092c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800929a:	5cd3      	ldrb	r3, [r2, r3]
 800929c:	f003 031f 	and.w	r3, r3, #31
 80092a0:	687a      	ldr	r2, [r7, #4]
 80092a2:	fa22 f303 	lsr.w	r3, r2, r3
 80092a6:	4a07      	ldr	r2, [pc, #28]	@ (80092c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80092a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80092aa:	4a07      	ldr	r2, [pc, #28]	@ (80092c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80092b0:	4b04      	ldr	r3, [pc, #16]	@ (80092c4 <HAL_RCC_GetHCLKFreq+0x58>)
 80092b2:	681b      	ldr	r3, [r3, #0]
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3708      	adds	r7, #8
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}
 80092bc:	58024400 	.word	0x58024400
 80092c0:	0801e310 	.word	0x0801e310
 80092c4:	24000014 	.word	0x24000014
 80092c8:	24000010 	.word	0x24000010

080092cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80092d0:	f7ff ffcc 	bl	800926c <HAL_RCC_GetHCLKFreq>
 80092d4:	4602      	mov	r2, r0
 80092d6:	4b06      	ldr	r3, [pc, #24]	@ (80092f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80092d8:	69db      	ldr	r3, [r3, #28]
 80092da:	091b      	lsrs	r3, r3, #4
 80092dc:	f003 0307 	and.w	r3, r3, #7
 80092e0:	4904      	ldr	r1, [pc, #16]	@ (80092f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80092e2:	5ccb      	ldrb	r3, [r1, r3]
 80092e4:	f003 031f 	and.w	r3, r3, #31
 80092e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	bd80      	pop	{r7, pc}
 80092f0:	58024400 	.word	0x58024400
 80092f4:	0801e310 	.word	0x0801e310

080092f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80092fc:	f7ff ffb6 	bl	800926c <HAL_RCC_GetHCLKFreq>
 8009300:	4602      	mov	r2, r0
 8009302:	4b06      	ldr	r3, [pc, #24]	@ (800931c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009304:	69db      	ldr	r3, [r3, #28]
 8009306:	0a1b      	lsrs	r3, r3, #8
 8009308:	f003 0307 	and.w	r3, r3, #7
 800930c:	4904      	ldr	r1, [pc, #16]	@ (8009320 <HAL_RCC_GetPCLK2Freq+0x28>)
 800930e:	5ccb      	ldrb	r3, [r1, r3]
 8009310:	f003 031f 	and.w	r3, r3, #31
 8009314:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009318:	4618      	mov	r0, r3
 800931a:	bd80      	pop	{r7, pc}
 800931c:	58024400 	.word	0x58024400
 8009320:	0801e310 	.word	0x0801e310

08009324 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009328:	b0ca      	sub	sp, #296	@ 0x128
 800932a:	af00      	add	r7, sp, #0
 800932c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009330:	2300      	movs	r3, #0
 8009332:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009336:	2300      	movs	r3, #0
 8009338:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800933c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009344:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009348:	2500      	movs	r5, #0
 800934a:	ea54 0305 	orrs.w	r3, r4, r5
 800934e:	d049      	beq.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009356:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800935a:	d02f      	beq.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800935c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009360:	d828      	bhi.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009362:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009366:	d01a      	beq.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009368:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800936c:	d822      	bhi.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800936e:	2b00      	cmp	r3, #0
 8009370:	d003      	beq.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009372:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009376:	d007      	beq.n	8009388 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009378:	e01c      	b.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800937a:	4bb8      	ldr	r3, [pc, #736]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800937c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800937e:	4ab7      	ldr	r2, [pc, #732]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009384:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009386:	e01a      	b.n	80093be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938c:	3308      	adds	r3, #8
 800938e:	2102      	movs	r1, #2
 8009390:	4618      	mov	r0, r3
 8009392:	f002 fb61 	bl	800ba58 <RCCEx_PLL2_Config>
 8009396:	4603      	mov	r3, r0
 8009398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800939c:	e00f      	b.n	80093be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800939e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093a2:	3328      	adds	r3, #40	@ 0x28
 80093a4:	2102      	movs	r1, #2
 80093a6:	4618      	mov	r0, r3
 80093a8:	f002 fc08 	bl	800bbbc <RCCEx_PLL3_Config>
 80093ac:	4603      	mov	r3, r0
 80093ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80093b2:	e004      	b.n	80093be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093ba:	e000      	b.n	80093be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80093bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d10a      	bne.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80093c6:	4ba5      	ldr	r3, [pc, #660]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80093c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093ca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80093ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80093d4:	4aa1      	ldr	r2, [pc, #644]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80093d6:	430b      	orrs	r3, r1
 80093d8:	6513      	str	r3, [r2, #80]	@ 0x50
 80093da:	e003      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80093e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80093f0:	f04f 0900 	mov.w	r9, #0
 80093f4:	ea58 0309 	orrs.w	r3, r8, r9
 80093f8:	d047      	beq.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80093fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009400:	2b04      	cmp	r3, #4
 8009402:	d82a      	bhi.n	800945a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009404:	a201      	add	r2, pc, #4	@ (adr r2, 800940c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940a:	bf00      	nop
 800940c:	08009421 	.word	0x08009421
 8009410:	0800942f 	.word	0x0800942f
 8009414:	08009445 	.word	0x08009445
 8009418:	08009463 	.word	0x08009463
 800941c:	08009463 	.word	0x08009463
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009420:	4b8e      	ldr	r3, [pc, #568]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009424:	4a8d      	ldr	r2, [pc, #564]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800942a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800942c:	e01a      	b.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800942e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009432:	3308      	adds	r3, #8
 8009434:	2100      	movs	r1, #0
 8009436:	4618      	mov	r0, r3
 8009438:	f002 fb0e 	bl	800ba58 <RCCEx_PLL2_Config>
 800943c:	4603      	mov	r3, r0
 800943e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009442:	e00f      	b.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009448:	3328      	adds	r3, #40	@ 0x28
 800944a:	2100      	movs	r1, #0
 800944c:	4618      	mov	r0, r3
 800944e:	f002 fbb5 	bl	800bbbc <RCCEx_PLL3_Config>
 8009452:	4603      	mov	r3, r0
 8009454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009458:	e004      	b.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 800945c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009460:	e000      	b.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009462:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009468:	2b00      	cmp	r3, #0
 800946a:	d10a      	bne.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800946c:	4b7b      	ldr	r3, [pc, #492]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800946e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009470:	f023 0107 	bic.w	r1, r3, #7
 8009474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800947a:	4a78      	ldr	r2, [pc, #480]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800947c:	430b      	orrs	r3, r1
 800947e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009480:	e003      	b.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009486:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800948a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800948e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009492:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8009496:	f04f 0b00 	mov.w	fp, #0
 800949a:	ea5a 030b 	orrs.w	r3, sl, fp
 800949e:	d04c      	beq.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80094a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094aa:	d030      	beq.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80094ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094b0:	d829      	bhi.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80094b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80094b4:	d02d      	beq.n	8009512 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80094b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80094b8:	d825      	bhi.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80094ba:	2b80      	cmp	r3, #128	@ 0x80
 80094bc:	d018      	beq.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80094be:	2b80      	cmp	r3, #128	@ 0x80
 80094c0:	d821      	bhi.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d002      	beq.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80094c6:	2b40      	cmp	r3, #64	@ 0x40
 80094c8:	d007      	beq.n	80094da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80094ca:	e01c      	b.n	8009506 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094cc:	4b63      	ldr	r3, [pc, #396]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d0:	4a62      	ldr	r2, [pc, #392]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80094d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80094d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80094d8:	e01c      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80094da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094de:	3308      	adds	r3, #8
 80094e0:	2100      	movs	r1, #0
 80094e2:	4618      	mov	r0, r3
 80094e4:	f002 fab8 	bl	800ba58 <RCCEx_PLL2_Config>
 80094e8:	4603      	mov	r3, r0
 80094ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80094ee:	e011      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80094f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094f4:	3328      	adds	r3, #40	@ 0x28
 80094f6:	2100      	movs	r1, #0
 80094f8:	4618      	mov	r0, r3
 80094fa:	f002 fb5f 	bl	800bbbc <RCCEx_PLL3_Config>
 80094fe:	4603      	mov	r3, r0
 8009500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009504:	e006      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009506:	2301      	movs	r3, #1
 8009508:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800950c:	e002      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800950e:	bf00      	nop
 8009510:	e000      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009514:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009518:	2b00      	cmp	r3, #0
 800951a:	d10a      	bne.n	8009532 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800951c:	4b4f      	ldr	r3, [pc, #316]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800951e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009520:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800952a:	4a4c      	ldr	r2, [pc, #304]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800952c:	430b      	orrs	r3, r1
 800952e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009530:	e003      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800953a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800953e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009542:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009546:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800954a:	2300      	movs	r3, #0
 800954c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009550:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009554:	460b      	mov	r3, r1
 8009556:	4313      	orrs	r3, r2
 8009558:	d053      	beq.n	8009602 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800955a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800955e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009562:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009566:	d035      	beq.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009568:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800956c:	d82e      	bhi.n	80095cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800956e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009572:	d031      	beq.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009574:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009578:	d828      	bhi.n	80095cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800957a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800957e:	d01a      	beq.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009580:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009584:	d822      	bhi.n	80095cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009586:	2b00      	cmp	r3, #0
 8009588:	d003      	beq.n	8009592 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800958a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800958e:	d007      	beq.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009590:	e01c      	b.n	80095cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009592:	4b32      	ldr	r3, [pc, #200]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009596:	4a31      	ldr	r2, [pc, #196]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800959c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800959e:	e01c      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80095a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095a4:	3308      	adds	r3, #8
 80095a6:	2100      	movs	r1, #0
 80095a8:	4618      	mov	r0, r3
 80095aa:	f002 fa55 	bl	800ba58 <RCCEx_PLL2_Config>
 80095ae:	4603      	mov	r3, r0
 80095b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80095b4:	e011      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80095b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095ba:	3328      	adds	r3, #40	@ 0x28
 80095bc:	2100      	movs	r1, #0
 80095be:	4618      	mov	r0, r3
 80095c0:	f002 fafc 	bl	800bbbc <RCCEx_PLL3_Config>
 80095c4:	4603      	mov	r3, r0
 80095c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80095ca:	e006      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80095d2:	e002      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80095d4:	bf00      	nop
 80095d6:	e000      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80095d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d10b      	bne.n	80095fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80095e2:	4b1e      	ldr	r3, [pc, #120]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80095e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095e6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80095ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80095f2:	4a1a      	ldr	r2, [pc, #104]	@ (800965c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80095f4:	430b      	orrs	r3, r1
 80095f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80095f8:	e003      	b.n	8009602 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800960a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800960e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009612:	2300      	movs	r3, #0
 8009614:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009618:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800961c:	460b      	mov	r3, r1
 800961e:	4313      	orrs	r3, r2
 8009620:	d056      	beq.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009626:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800962a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800962e:	d038      	beq.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009630:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009634:	d831      	bhi.n	800969a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009636:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800963a:	d034      	beq.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800963c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009640:	d82b      	bhi.n	800969a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009642:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009646:	d01d      	beq.n	8009684 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009648:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800964c:	d825      	bhi.n	800969a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800964e:	2b00      	cmp	r3, #0
 8009650:	d006      	beq.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009652:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009656:	d00a      	beq.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009658:	e01f      	b.n	800969a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800965a:	bf00      	nop
 800965c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009660:	4ba2      	ldr	r3, [pc, #648]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009664:	4aa1      	ldr	r2, [pc, #644]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009666:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800966a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800966c:	e01c      	b.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800966e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009672:	3308      	adds	r3, #8
 8009674:	2100      	movs	r1, #0
 8009676:	4618      	mov	r0, r3
 8009678:	f002 f9ee 	bl	800ba58 <RCCEx_PLL2_Config>
 800967c:	4603      	mov	r3, r0
 800967e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009682:	e011      	b.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009688:	3328      	adds	r3, #40	@ 0x28
 800968a:	2100      	movs	r1, #0
 800968c:	4618      	mov	r0, r3
 800968e:	f002 fa95 	bl	800bbbc <RCCEx_PLL3_Config>
 8009692:	4603      	mov	r3, r0
 8009694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009698:	e006      	b.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80096a0:	e002      	b.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80096a2:	bf00      	nop
 80096a4:	e000      	b.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80096a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d10b      	bne.n	80096c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80096b0:	4b8e      	ldr	r3, [pc, #568]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80096b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80096b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096bc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80096c0:	4a8a      	ldr	r2, [pc, #552]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80096c2:	430b      	orrs	r3, r1
 80096c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80096c6:	e003      	b.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80096d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80096dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80096e0:	2300      	movs	r3, #0
 80096e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80096e6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80096ea:	460b      	mov	r3, r1
 80096ec:	4313      	orrs	r3, r2
 80096ee:	d03a      	beq.n	8009766 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80096f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096f6:	2b30      	cmp	r3, #48	@ 0x30
 80096f8:	d01f      	beq.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80096fa:	2b30      	cmp	r3, #48	@ 0x30
 80096fc:	d819      	bhi.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80096fe:	2b20      	cmp	r3, #32
 8009700:	d00c      	beq.n	800971c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009702:	2b20      	cmp	r3, #32
 8009704:	d815      	bhi.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009706:	2b00      	cmp	r3, #0
 8009708:	d019      	beq.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800970a:	2b10      	cmp	r3, #16
 800970c:	d111      	bne.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800970e:	4b77      	ldr	r3, [pc, #476]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009712:	4a76      	ldr	r2, [pc, #472]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009718:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800971a:	e011      	b.n	8009740 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800971c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009720:	3308      	adds	r3, #8
 8009722:	2102      	movs	r1, #2
 8009724:	4618      	mov	r0, r3
 8009726:	f002 f997 	bl	800ba58 <RCCEx_PLL2_Config>
 800972a:	4603      	mov	r3, r0
 800972c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009730:	e006      	b.n	8009740 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009732:	2301      	movs	r3, #1
 8009734:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009738:	e002      	b.n	8009740 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800973a:	bf00      	nop
 800973c:	e000      	b.n	8009740 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800973e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009740:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009744:	2b00      	cmp	r3, #0
 8009746:	d10a      	bne.n	800975e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009748:	4b68      	ldr	r3, [pc, #416]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800974a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800974c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009756:	4a65      	ldr	r2, [pc, #404]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009758:	430b      	orrs	r3, r1
 800975a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800975c:	e003      	b.n	8009766 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800975e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009762:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800976a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800976e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009772:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009776:	2300      	movs	r3, #0
 8009778:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800977c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009780:	460b      	mov	r3, r1
 8009782:	4313      	orrs	r3, r2
 8009784:	d051      	beq.n	800982a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800978a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800978c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009790:	d035      	beq.n	80097fe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009792:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009796:	d82e      	bhi.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009798:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800979c:	d031      	beq.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800979e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80097a2:	d828      	bhi.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80097a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097a8:	d01a      	beq.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80097aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097ae:	d822      	bhi.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d003      	beq.n	80097bc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80097b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097b8:	d007      	beq.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80097ba:	e01c      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097bc:	4b4b      	ldr	r3, [pc, #300]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80097be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097c0:	4a4a      	ldr	r2, [pc, #296]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80097c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80097c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80097c8:	e01c      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80097ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097ce:	3308      	adds	r3, #8
 80097d0:	2100      	movs	r1, #0
 80097d2:	4618      	mov	r0, r3
 80097d4:	f002 f940 	bl	800ba58 <RCCEx_PLL2_Config>
 80097d8:	4603      	mov	r3, r0
 80097da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80097de:	e011      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80097e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097e4:	3328      	adds	r3, #40	@ 0x28
 80097e6:	2100      	movs	r1, #0
 80097e8:	4618      	mov	r0, r3
 80097ea:	f002 f9e7 	bl	800bbbc <RCCEx_PLL3_Config>
 80097ee:	4603      	mov	r3, r0
 80097f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80097f4:	e006      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097fc:	e002      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80097fe:	bf00      	nop
 8009800:	e000      	b.n	8009804 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009802:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009808:	2b00      	cmp	r3, #0
 800980a:	d10a      	bne.n	8009822 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800980c:	4b37      	ldr	r3, [pc, #220]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800980e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009810:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800981a:	4a34      	ldr	r2, [pc, #208]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800981c:	430b      	orrs	r3, r1
 800981e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009820:	e003      	b.n	800982a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009826:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800982a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800982e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009832:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009836:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800983a:	2300      	movs	r3, #0
 800983c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009840:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009844:	460b      	mov	r3, r1
 8009846:	4313      	orrs	r3, r2
 8009848:	d056      	beq.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800984a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800984e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009850:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009854:	d033      	beq.n	80098be <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009856:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800985a:	d82c      	bhi.n	80098b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800985c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009860:	d02f      	beq.n	80098c2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009862:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009866:	d826      	bhi.n	80098b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009868:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800986c:	d02b      	beq.n	80098c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800986e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009872:	d820      	bhi.n	80098b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009874:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009878:	d012      	beq.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800987a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800987e:	d81a      	bhi.n	80098b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009880:	2b00      	cmp	r3, #0
 8009882:	d022      	beq.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009888:	d115      	bne.n	80098b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800988a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800988e:	3308      	adds	r3, #8
 8009890:	2101      	movs	r1, #1
 8009892:	4618      	mov	r0, r3
 8009894:	f002 f8e0 	bl	800ba58 <RCCEx_PLL2_Config>
 8009898:	4603      	mov	r3, r0
 800989a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800989e:	e015      	b.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80098a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098a4:	3328      	adds	r3, #40	@ 0x28
 80098a6:	2101      	movs	r1, #1
 80098a8:	4618      	mov	r0, r3
 80098aa:	f002 f987 	bl	800bbbc <RCCEx_PLL3_Config>
 80098ae:	4603      	mov	r3, r0
 80098b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80098b4:	e00a      	b.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80098bc:	e006      	b.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80098be:	bf00      	nop
 80098c0:	e004      	b.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80098c2:	bf00      	nop
 80098c4:	e002      	b.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80098c6:	bf00      	nop
 80098c8:	e000      	b.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80098ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d10d      	bne.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80098d4:	4b05      	ldr	r3, [pc, #20]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80098d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80098dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098e2:	4a02      	ldr	r2, [pc, #8]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80098e4:	430b      	orrs	r3, r1
 80098e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80098e8:	e006      	b.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80098ea:	bf00      	nop
 80098ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80098f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009900:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009904:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009908:	2300      	movs	r3, #0
 800990a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800990e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009912:	460b      	mov	r3, r1
 8009914:	4313      	orrs	r3, r2
 8009916:	d055      	beq.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800991c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009920:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009924:	d033      	beq.n	800998e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009926:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800992a:	d82c      	bhi.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800992c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009930:	d02f      	beq.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009936:	d826      	bhi.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009938:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800993c:	d02b      	beq.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800993e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009942:	d820      	bhi.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009944:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009948:	d012      	beq.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800994a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800994e:	d81a      	bhi.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009950:	2b00      	cmp	r3, #0
 8009952:	d022      	beq.n	800999a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009954:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009958:	d115      	bne.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800995a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800995e:	3308      	adds	r3, #8
 8009960:	2101      	movs	r1, #1
 8009962:	4618      	mov	r0, r3
 8009964:	f002 f878 	bl	800ba58 <RCCEx_PLL2_Config>
 8009968:	4603      	mov	r3, r0
 800996a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800996e:	e015      	b.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009974:	3328      	adds	r3, #40	@ 0x28
 8009976:	2101      	movs	r1, #1
 8009978:	4618      	mov	r0, r3
 800997a:	f002 f91f 	bl	800bbbc <RCCEx_PLL3_Config>
 800997e:	4603      	mov	r3, r0
 8009980:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009984:	e00a      	b.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800998c:	e006      	b.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800998e:	bf00      	nop
 8009990:	e004      	b.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009992:	bf00      	nop
 8009994:	e002      	b.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009996:	bf00      	nop
 8009998:	e000      	b.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800999a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800999c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d10b      	bne.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80099a4:	4ba3      	ldr	r3, [pc, #652]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099a8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80099ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80099b4:	4a9f      	ldr	r2, [pc, #636]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80099b6:	430b      	orrs	r3, r1
 80099b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80099ba:	e003      	b.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80099c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80099d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80099d4:	2300      	movs	r3, #0
 80099d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80099da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80099de:	460b      	mov	r3, r1
 80099e0:	4313      	orrs	r3, r2
 80099e2:	d037      	beq.n	8009a54 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80099e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099ee:	d00e      	beq.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80099f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099f4:	d816      	bhi.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d018      	beq.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80099fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099fe:	d111      	bne.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a00:	4b8c      	ldr	r3, [pc, #560]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a04:	4a8b      	ldr	r2, [pc, #556]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009a0c:	e00f      	b.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a12:	3308      	adds	r3, #8
 8009a14:	2101      	movs	r1, #1
 8009a16:	4618      	mov	r0, r3
 8009a18:	f002 f81e 	bl	800ba58 <RCCEx_PLL2_Config>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009a22:	e004      	b.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a24:	2301      	movs	r3, #1
 8009a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a2a:	e000      	b.n	8009a2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8009a2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d10a      	bne.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009a36:	4b7f      	ldr	r3, [pc, #508]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a3a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a44:	4a7b      	ldr	r2, [pc, #492]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a46:	430b      	orrs	r3, r1
 8009a48:	6513      	str	r3, [r2, #80]	@ 0x50
 8009a4a:	e003      	b.n	8009a54 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009a60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a64:	2300      	movs	r3, #0
 8009a66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009a6a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009a6e:	460b      	mov	r3, r1
 8009a70:	4313      	orrs	r3, r2
 8009a72:	d039      	beq.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a7a:	2b03      	cmp	r3, #3
 8009a7c:	d81c      	bhi.n	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a84 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a84:	08009ac1 	.word	0x08009ac1
 8009a88:	08009a95 	.word	0x08009a95
 8009a8c:	08009aa3 	.word	0x08009aa3
 8009a90:	08009ac1 	.word	0x08009ac1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a94:	4b67      	ldr	r3, [pc, #412]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a98:	4a66      	ldr	r2, [pc, #408]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009aa0:	e00f      	b.n	8009ac2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aa6:	3308      	adds	r3, #8
 8009aa8:	2102      	movs	r1, #2
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f001 ffd4 	bl	800ba58 <RCCEx_PLL2_Config>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009ab6:	e004      	b.n	8009ac2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009ab8:	2301      	movs	r3, #1
 8009aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009abe:	e000      	b.n	8009ac2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d10a      	bne.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009aca:	4b5a      	ldr	r3, [pc, #360]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ace:	f023 0103 	bic.w	r1, r3, #3
 8009ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ad8:	4a56      	ldr	r2, [pc, #344]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009ada:	430b      	orrs	r3, r1
 8009adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009ade:	e003      	b.n	8009ae8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ae4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009af4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009af8:	2300      	movs	r3, #0
 8009afa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009afe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009b02:	460b      	mov	r3, r1
 8009b04:	4313      	orrs	r3, r2
 8009b06:	f000 809f 	beq.w	8009c48 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009b0a:	4b4b      	ldr	r3, [pc, #300]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a4a      	ldr	r2, [pc, #296]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009b16:	f7f8 fecf 	bl	80028b8 <HAL_GetTick>
 8009b1a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009b1e:	e00b      	b.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009b20:	f7f8 feca 	bl	80028b8 <HAL_GetTick>
 8009b24:	4602      	mov	r2, r0
 8009b26:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009b2a:	1ad3      	subs	r3, r2, r3
 8009b2c:	2b64      	cmp	r3, #100	@ 0x64
 8009b2e:	d903      	bls.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009b30:	2303      	movs	r3, #3
 8009b32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b36:	e005      	b.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009b38:	4b3f      	ldr	r3, [pc, #252]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d0ed      	beq.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009b44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d179      	bne.n	8009c40 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009b4c:	4b39      	ldr	r3, [pc, #228]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b4e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009b58:	4053      	eors	r3, r2
 8009b5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d015      	beq.n	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009b62:	4b34      	ldr	r3, [pc, #208]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b6a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009b6e:	4b31      	ldr	r3, [pc, #196]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b72:	4a30      	ldr	r2, [pc, #192]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b78:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b84:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009b86:	4a2b      	ldr	r2, [pc, #172]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009b88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009b8c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009b96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b9a:	d118      	bne.n	8009bce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b9c:	f7f8 fe8c 	bl	80028b8 <HAL_GetTick>
 8009ba0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009ba4:	e00d      	b.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ba6:	f7f8 fe87 	bl	80028b8 <HAL_GetTick>
 8009baa:	4602      	mov	r2, r0
 8009bac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009bb0:	1ad2      	subs	r2, r2, r3
 8009bb2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d903      	bls.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009bba:	2303      	movs	r3, #3
 8009bbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8009bc0:	e005      	b.n	8009bce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009bc6:	f003 0302 	and.w	r3, r3, #2
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d0eb      	beq.n	8009ba6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d129      	bne.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bda:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009bde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009be2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009be6:	d10e      	bne.n	8009c06 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8009be8:	4b12      	ldr	r3, [pc, #72]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009bea:	691b      	ldr	r3, [r3, #16]
 8009bec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bf4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009bf8:	091a      	lsrs	r2, r3, #4
 8009bfa:	4b10      	ldr	r3, [pc, #64]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8009bfc:	4013      	ands	r3, r2
 8009bfe:	4a0d      	ldr	r2, [pc, #52]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009c00:	430b      	orrs	r3, r1
 8009c02:	6113      	str	r3, [r2, #16]
 8009c04:	e005      	b.n	8009c12 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009c06:	4b0b      	ldr	r3, [pc, #44]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009c08:	691b      	ldr	r3, [r3, #16]
 8009c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009c0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009c10:	6113      	str	r3, [r2, #16]
 8009c12:	4b08      	ldr	r3, [pc, #32]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009c14:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c1a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c22:	4a04      	ldr	r2, [pc, #16]	@ (8009c34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009c24:	430b      	orrs	r3, r1
 8009c26:	6713      	str	r3, [r2, #112]	@ 0x70
 8009c28:	e00e      	b.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009c2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009c32:	e009      	b.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009c34:	58024400 	.word	0x58024400
 8009c38:	58024800 	.word	0x58024800
 8009c3c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c50:	f002 0301 	and.w	r3, r2, #1
 8009c54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c58:	2300      	movs	r3, #0
 8009c5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009c5e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009c62:	460b      	mov	r3, r1
 8009c64:	4313      	orrs	r3, r2
 8009c66:	f000 8089 	beq.w	8009d7c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009c70:	2b28      	cmp	r3, #40	@ 0x28
 8009c72:	d86b      	bhi.n	8009d4c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009c74:	a201      	add	r2, pc, #4	@ (adr r2, 8009c7c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c7a:	bf00      	nop
 8009c7c:	08009d55 	.word	0x08009d55
 8009c80:	08009d4d 	.word	0x08009d4d
 8009c84:	08009d4d 	.word	0x08009d4d
 8009c88:	08009d4d 	.word	0x08009d4d
 8009c8c:	08009d4d 	.word	0x08009d4d
 8009c90:	08009d4d 	.word	0x08009d4d
 8009c94:	08009d4d 	.word	0x08009d4d
 8009c98:	08009d4d 	.word	0x08009d4d
 8009c9c:	08009d21 	.word	0x08009d21
 8009ca0:	08009d4d 	.word	0x08009d4d
 8009ca4:	08009d4d 	.word	0x08009d4d
 8009ca8:	08009d4d 	.word	0x08009d4d
 8009cac:	08009d4d 	.word	0x08009d4d
 8009cb0:	08009d4d 	.word	0x08009d4d
 8009cb4:	08009d4d 	.word	0x08009d4d
 8009cb8:	08009d4d 	.word	0x08009d4d
 8009cbc:	08009d37 	.word	0x08009d37
 8009cc0:	08009d4d 	.word	0x08009d4d
 8009cc4:	08009d4d 	.word	0x08009d4d
 8009cc8:	08009d4d 	.word	0x08009d4d
 8009ccc:	08009d4d 	.word	0x08009d4d
 8009cd0:	08009d4d 	.word	0x08009d4d
 8009cd4:	08009d4d 	.word	0x08009d4d
 8009cd8:	08009d4d 	.word	0x08009d4d
 8009cdc:	08009d55 	.word	0x08009d55
 8009ce0:	08009d4d 	.word	0x08009d4d
 8009ce4:	08009d4d 	.word	0x08009d4d
 8009ce8:	08009d4d 	.word	0x08009d4d
 8009cec:	08009d4d 	.word	0x08009d4d
 8009cf0:	08009d4d 	.word	0x08009d4d
 8009cf4:	08009d4d 	.word	0x08009d4d
 8009cf8:	08009d4d 	.word	0x08009d4d
 8009cfc:	08009d55 	.word	0x08009d55
 8009d00:	08009d4d 	.word	0x08009d4d
 8009d04:	08009d4d 	.word	0x08009d4d
 8009d08:	08009d4d 	.word	0x08009d4d
 8009d0c:	08009d4d 	.word	0x08009d4d
 8009d10:	08009d4d 	.word	0x08009d4d
 8009d14:	08009d4d 	.word	0x08009d4d
 8009d18:	08009d4d 	.word	0x08009d4d
 8009d1c:	08009d55 	.word	0x08009d55
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d24:	3308      	adds	r3, #8
 8009d26:	2101      	movs	r1, #1
 8009d28:	4618      	mov	r0, r3
 8009d2a:	f001 fe95 	bl	800ba58 <RCCEx_PLL2_Config>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009d34:	e00f      	b.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d3a:	3328      	adds	r3, #40	@ 0x28
 8009d3c:	2101      	movs	r1, #1
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f001 ff3c 	bl	800bbbc <RCCEx_PLL3_Config>
 8009d44:	4603      	mov	r3, r0
 8009d46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009d4a:	e004      	b.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d52:	e000      	b.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009d54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d10a      	bne.n	8009d74 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009d5e:	4bbf      	ldr	r3, [pc, #764]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d62:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d6c:	4abb      	ldr	r2, [pc, #748]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d6e:	430b      	orrs	r3, r1
 8009d70:	6553      	str	r3, [r2, #84]	@ 0x54
 8009d72:	e003      	b.n	8009d7c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d84:	f002 0302 	and.w	r3, r2, #2
 8009d88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009d92:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009d96:	460b      	mov	r3, r1
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	d041      	beq.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009da2:	2b05      	cmp	r3, #5
 8009da4:	d824      	bhi.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009da6:	a201      	add	r2, pc, #4	@ (adr r2, 8009dac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dac:	08009df9 	.word	0x08009df9
 8009db0:	08009dc5 	.word	0x08009dc5
 8009db4:	08009ddb 	.word	0x08009ddb
 8009db8:	08009df9 	.word	0x08009df9
 8009dbc:	08009df9 	.word	0x08009df9
 8009dc0:	08009df9 	.word	0x08009df9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dc8:	3308      	adds	r3, #8
 8009dca:	2101      	movs	r1, #1
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f001 fe43 	bl	800ba58 <RCCEx_PLL2_Config>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009dd8:	e00f      	b.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dde:	3328      	adds	r3, #40	@ 0x28
 8009de0:	2101      	movs	r1, #1
 8009de2:	4618      	mov	r0, r3
 8009de4:	f001 feea 	bl	800bbbc <RCCEx_PLL3_Config>
 8009de8:	4603      	mov	r3, r0
 8009dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009dee:	e004      	b.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009df0:	2301      	movs	r3, #1
 8009df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009df6:	e000      	b.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009df8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d10a      	bne.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009e02:	4b96      	ldr	r3, [pc, #600]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e06:	f023 0107 	bic.w	r1, r3, #7
 8009e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e10:	4a92      	ldr	r2, [pc, #584]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009e12:	430b      	orrs	r3, r1
 8009e14:	6553      	str	r3, [r2, #84]	@ 0x54
 8009e16:	e003      	b.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e28:	f002 0304 	and.w	r3, r2, #4
 8009e2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009e30:	2300      	movs	r3, #0
 8009e32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009e36:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009e3a:	460b      	mov	r3, r1
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	d044      	beq.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e48:	2b05      	cmp	r3, #5
 8009e4a:	d825      	bhi.n	8009e98 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009e54 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e52:	bf00      	nop
 8009e54:	08009ea1 	.word	0x08009ea1
 8009e58:	08009e6d 	.word	0x08009e6d
 8009e5c:	08009e83 	.word	0x08009e83
 8009e60:	08009ea1 	.word	0x08009ea1
 8009e64:	08009ea1 	.word	0x08009ea1
 8009e68:	08009ea1 	.word	0x08009ea1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e70:	3308      	adds	r3, #8
 8009e72:	2101      	movs	r1, #1
 8009e74:	4618      	mov	r0, r3
 8009e76:	f001 fdef 	bl	800ba58 <RCCEx_PLL2_Config>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009e80:	e00f      	b.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e86:	3328      	adds	r3, #40	@ 0x28
 8009e88:	2101      	movs	r1, #1
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f001 fe96 	bl	800bbbc <RCCEx_PLL3_Config>
 8009e90:	4603      	mov	r3, r0
 8009e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009e96:	e004      	b.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e9e:	e000      	b.n	8009ea2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009ea0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d10b      	bne.n	8009ec2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009eaa:	4b6c      	ldr	r3, [pc, #432]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009eae:	f023 0107 	bic.w	r1, r3, #7
 8009eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009eba:	4a68      	ldr	r2, [pc, #416]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009ebc:	430b      	orrs	r3, r1
 8009ebe:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ec0:	e003      	b.n	8009eca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ec2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ec6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed2:	f002 0320 	and.w	r3, r2, #32
 8009ed6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009eda:	2300      	movs	r3, #0
 8009edc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ee0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009ee4:	460b      	mov	r3, r1
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	d055      	beq.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ef2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ef6:	d033      	beq.n	8009f60 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009ef8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009efc:	d82c      	bhi.n	8009f58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009efe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f02:	d02f      	beq.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009f04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f08:	d826      	bhi.n	8009f58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009f0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009f0e:	d02b      	beq.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009f10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009f14:	d820      	bhi.n	8009f58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009f16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f1a:	d012      	beq.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009f1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f20:	d81a      	bhi.n	8009f58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d022      	beq.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009f26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f2a:	d115      	bne.n	8009f58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f30:	3308      	adds	r3, #8
 8009f32:	2100      	movs	r1, #0
 8009f34:	4618      	mov	r0, r3
 8009f36:	f001 fd8f 	bl	800ba58 <RCCEx_PLL2_Config>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009f40:	e015      	b.n	8009f6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f46:	3328      	adds	r3, #40	@ 0x28
 8009f48:	2102      	movs	r1, #2
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f001 fe36 	bl	800bbbc <RCCEx_PLL3_Config>
 8009f50:	4603      	mov	r3, r0
 8009f52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009f56:	e00a      	b.n	8009f6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f58:	2301      	movs	r3, #1
 8009f5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f5e:	e006      	b.n	8009f6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009f60:	bf00      	nop
 8009f62:	e004      	b.n	8009f6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009f64:	bf00      	nop
 8009f66:	e002      	b.n	8009f6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009f68:	bf00      	nop
 8009f6a:	e000      	b.n	8009f6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009f6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d10b      	bne.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009f76:	4b39      	ldr	r3, [pc, #228]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f7a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f86:	4a35      	ldr	r2, [pc, #212]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009f88:	430b      	orrs	r3, r1
 8009f8a:	6553      	str	r3, [r2, #84]	@ 0x54
 8009f8c:	e003      	b.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009fa2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009fac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	d058      	beq.n	800a068 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009fbe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009fc2:	d033      	beq.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009fc4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009fc8:	d82c      	bhi.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009fca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009fce:	d02f      	beq.n	800a030 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009fd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009fd4:	d826      	bhi.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009fd6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009fda:	d02b      	beq.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009fdc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009fe0:	d820      	bhi.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009fe2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fe6:	d012      	beq.n	800a00e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009fe8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fec:	d81a      	bhi.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d022      	beq.n	800a038 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ff6:	d115      	bne.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ffc:	3308      	adds	r3, #8
 8009ffe:	2100      	movs	r1, #0
 800a000:	4618      	mov	r0, r3
 800a002:	f001 fd29 	bl	800ba58 <RCCEx_PLL2_Config>
 800a006:	4603      	mov	r3, r0
 800a008:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a00c:	e015      	b.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a00e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a012:	3328      	adds	r3, #40	@ 0x28
 800a014:	2102      	movs	r1, #2
 800a016:	4618      	mov	r0, r3
 800a018:	f001 fdd0 	bl	800bbbc <RCCEx_PLL3_Config>
 800a01c:	4603      	mov	r3, r0
 800a01e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a022:	e00a      	b.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a02a:	e006      	b.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a02c:	bf00      	nop
 800a02e:	e004      	b.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a030:	bf00      	nop
 800a032:	e002      	b.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a034:	bf00      	nop
 800a036:	e000      	b.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a038:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a03a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d10e      	bne.n	800a060 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a042:	4b06      	ldr	r3, [pc, #24]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a046:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a04a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a04e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a052:	4a02      	ldr	r2, [pc, #8]	@ (800a05c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a054:	430b      	orrs	r3, r1
 800a056:	6593      	str	r3, [r2, #88]	@ 0x58
 800a058:	e006      	b.n	800a068 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a05a:	bf00      	nop
 800a05c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a064:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a070:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a074:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a078:	2300      	movs	r3, #0
 800a07a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a07e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a082:	460b      	mov	r3, r1
 800a084:	4313      	orrs	r3, r2
 800a086:	d055      	beq.n	800a134 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a08c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a090:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a094:	d033      	beq.n	800a0fe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a096:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a09a:	d82c      	bhi.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a09c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0a0:	d02f      	beq.n	800a102 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a0a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0a6:	d826      	bhi.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a0a8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a0ac:	d02b      	beq.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a0ae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a0b2:	d820      	bhi.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a0b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a0b8:	d012      	beq.n	800a0e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a0ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a0be:	d81a      	bhi.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d022      	beq.n	800a10a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a0c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0c8:	d115      	bne.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0ce:	3308      	adds	r3, #8
 800a0d0:	2100      	movs	r1, #0
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f001 fcc0 	bl	800ba58 <RCCEx_PLL2_Config>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a0de:	e015      	b.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a0e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0e4:	3328      	adds	r3, #40	@ 0x28
 800a0e6:	2102      	movs	r1, #2
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	f001 fd67 	bl	800bbbc <RCCEx_PLL3_Config>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a0f4:	e00a      	b.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a0fc:	e006      	b.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a0fe:	bf00      	nop
 800a100:	e004      	b.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a102:	bf00      	nop
 800a104:	e002      	b.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a106:	bf00      	nop
 800a108:	e000      	b.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a10a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a10c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a110:	2b00      	cmp	r3, #0
 800a112:	d10b      	bne.n	800a12c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a114:	4ba1      	ldr	r3, [pc, #644]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a118:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a11c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a120:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a124:	4a9d      	ldr	r2, [pc, #628]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a126:	430b      	orrs	r3, r1
 800a128:	6593      	str	r3, [r2, #88]	@ 0x58
 800a12a:	e003      	b.n	800a134 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a12c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a130:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a13c:	f002 0308 	and.w	r3, r2, #8
 800a140:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a144:	2300      	movs	r3, #0
 800a146:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a14a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a14e:	460b      	mov	r3, r1
 800a150:	4313      	orrs	r3, r2
 800a152:	d01e      	beq.n	800a192 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a158:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a15c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a160:	d10c      	bne.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a166:	3328      	adds	r3, #40	@ 0x28
 800a168:	2102      	movs	r1, #2
 800a16a:	4618      	mov	r0, r3
 800a16c:	f001 fd26 	bl	800bbbc <RCCEx_PLL3_Config>
 800a170:	4603      	mov	r3, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	d002      	beq.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a176:	2301      	movs	r3, #1
 800a178:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a17c:	4b87      	ldr	r3, [pc, #540]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a17e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a180:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a188:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a18c:	4a83      	ldr	r2, [pc, #524]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a18e:	430b      	orrs	r3, r1
 800a190:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19a:	f002 0310 	and.w	r3, r2, #16
 800a19e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a1a8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	d01e      	beq.n	800a1f0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a1b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1be:	d10c      	bne.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a1c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1c4:	3328      	adds	r3, #40	@ 0x28
 800a1c6:	2102      	movs	r1, #2
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f001 fcf7 	bl	800bbbc <RCCEx_PLL3_Config>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a1da:	4b70      	ldr	r3, [pc, #448]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a1dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1ea:	4a6c      	ldr	r2, [pc, #432]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a1ec:	430b      	orrs	r3, r1
 800a1ee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a1f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a1fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a200:	2300      	movs	r3, #0
 800a202:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a206:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a20a:	460b      	mov	r3, r1
 800a20c:	4313      	orrs	r3, r2
 800a20e:	d03e      	beq.n	800a28e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a214:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a218:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a21c:	d022      	beq.n	800a264 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a21e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a222:	d81b      	bhi.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a224:	2b00      	cmp	r3, #0
 800a226:	d003      	beq.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a22c:	d00b      	beq.n	800a246 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a22e:	e015      	b.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a234:	3308      	adds	r3, #8
 800a236:	2100      	movs	r1, #0
 800a238:	4618      	mov	r0, r3
 800a23a:	f001 fc0d 	bl	800ba58 <RCCEx_PLL2_Config>
 800a23e:	4603      	mov	r3, r0
 800a240:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a244:	e00f      	b.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a24a:	3328      	adds	r3, #40	@ 0x28
 800a24c:	2102      	movs	r1, #2
 800a24e:	4618      	mov	r0, r3
 800a250:	f001 fcb4 	bl	800bbbc <RCCEx_PLL3_Config>
 800a254:	4603      	mov	r3, r0
 800a256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a25a:	e004      	b.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a262:	e000      	b.n	800a266 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a264:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d10b      	bne.n	800a286 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a26e:	4b4b      	ldr	r3, [pc, #300]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a272:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a27a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a27e:	4a47      	ldr	r2, [pc, #284]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a280:	430b      	orrs	r3, r1
 800a282:	6593      	str	r3, [r2, #88]	@ 0x58
 800a284:	e003      	b.n	800a28e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a28a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a28e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a296:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a29a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a29c:	2300      	movs	r3, #0
 800a29e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a2a0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a2a4:	460b      	mov	r3, r1
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	d03b      	beq.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a2aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a2b6:	d01f      	beq.n	800a2f8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a2b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a2bc:	d818      	bhi.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a2be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2c2:	d003      	beq.n	800a2cc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a2c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a2c8:	d007      	beq.n	800a2da <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a2ca:	e011      	b.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a2cc:	4b33      	ldr	r3, [pc, #204]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2d0:	4a32      	ldr	r2, [pc, #200]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a2d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a2d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a2d8:	e00f      	b.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a2da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2de:	3328      	adds	r3, #40	@ 0x28
 800a2e0:	2101      	movs	r1, #1
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f001 fc6a 	bl	800bbbc <RCCEx_PLL3_Config>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a2ee:	e004      	b.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a2f6:	e000      	b.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800a2f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d10b      	bne.n	800a31a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a302:	4b26      	ldr	r3, [pc, #152]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a306:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a30a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a30e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a312:	4a22      	ldr	r2, [pc, #136]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a314:	430b      	orrs	r3, r1
 800a316:	6553      	str	r3, [r2, #84]	@ 0x54
 800a318:	e003      	b.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a31a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a31e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a32e:	673b      	str	r3, [r7, #112]	@ 0x70
 800a330:	2300      	movs	r3, #0
 800a332:	677b      	str	r3, [r7, #116]	@ 0x74
 800a334:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a338:	460b      	mov	r3, r1
 800a33a:	4313      	orrs	r3, r2
 800a33c:	d034      	beq.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a344:	2b00      	cmp	r3, #0
 800a346:	d003      	beq.n	800a350 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a34c:	d007      	beq.n	800a35e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a34e:	e011      	b.n	800a374 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a350:	4b12      	ldr	r3, [pc, #72]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a354:	4a11      	ldr	r2, [pc, #68]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a35a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a35c:	e00e      	b.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a35e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a362:	3308      	adds	r3, #8
 800a364:	2102      	movs	r1, #2
 800a366:	4618      	mov	r0, r3
 800a368:	f001 fb76 	bl	800ba58 <RCCEx_PLL2_Config>
 800a36c:	4603      	mov	r3, r0
 800a36e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a372:	e003      	b.n	800a37c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a374:	2301      	movs	r3, #1
 800a376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a37a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a37c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a380:	2b00      	cmp	r3, #0
 800a382:	d10d      	bne.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a384:	4b05      	ldr	r3, [pc, #20]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a388:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a38c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a392:	4a02      	ldr	r2, [pc, #8]	@ (800a39c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a394:	430b      	orrs	r3, r1
 800a396:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a398:	e006      	b.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a39a:	bf00      	nop
 800a39c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a3a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a3b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a3ba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a3be:	460b      	mov	r3, r1
 800a3c0:	4313      	orrs	r3, r2
 800a3c2:	d00c      	beq.n	800a3de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a3c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3c8:	3328      	adds	r3, #40	@ 0x28
 800a3ca:	2102      	movs	r1, #2
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f001 fbf5 	bl	800bbbc <RCCEx_PLL3_Config>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d002      	beq.n	800a3de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a3de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a3ea:	663b      	str	r3, [r7, #96]	@ 0x60
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	667b      	str	r3, [r7, #100]	@ 0x64
 800a3f0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	d038      	beq.n	800a46c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a3fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a402:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a406:	d018      	beq.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a408:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a40c:	d811      	bhi.n	800a432 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a40e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a412:	d014      	beq.n	800a43e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a418:	d80b      	bhi.n	800a432 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d011      	beq.n	800a442 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a41e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a422:	d106      	bne.n	800a432 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a424:	4bc3      	ldr	r3, [pc, #780]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a428:	4ac2      	ldr	r2, [pc, #776]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a42a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a42e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a430:	e008      	b.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a432:	2301      	movs	r3, #1
 800a434:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a438:	e004      	b.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a43a:	bf00      	nop
 800a43c:	e002      	b.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a43e:	bf00      	nop
 800a440:	e000      	b.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a442:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d10b      	bne.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a44c:	4bb9      	ldr	r3, [pc, #740]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a44e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a450:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a458:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a45c:	4ab5      	ldr	r2, [pc, #724]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a45e:	430b      	orrs	r3, r1
 800a460:	6553      	str	r3, [r2, #84]	@ 0x54
 800a462:	e003      	b.n	800a46c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a468:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a46c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a474:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a478:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a47a:	2300      	movs	r3, #0
 800a47c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a47e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a482:	460b      	mov	r3, r1
 800a484:	4313      	orrs	r3, r2
 800a486:	d009      	beq.n	800a49c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a488:	4baa      	ldr	r3, [pc, #680]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a48a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a48c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a496:	4aa7      	ldr	r2, [pc, #668]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a498:	430b      	orrs	r3, r1
 800a49a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a49c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a4a8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	657b      	str	r3, [r7, #84]	@ 0x54
 800a4ae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	d00a      	beq.n	800a4ce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a4b8:	4b9e      	ldr	r3, [pc, #632]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a4c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a4c8:	4a9a      	ldr	r2, [pc, #616]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4ca:	430b      	orrs	r3, r1
 800a4cc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a4ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a4da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4dc:	2300      	movs	r3, #0
 800a4de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a4e0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	d009      	beq.n	800a4fe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a4ea:	4b92      	ldr	r3, [pc, #584]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4ee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a4f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4f8:	4a8e      	ldr	r2, [pc, #568]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a4fa:	430b      	orrs	r3, r1
 800a4fc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a4fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a506:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a50a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a50c:	2300      	movs	r3, #0
 800a50e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a510:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a514:	460b      	mov	r3, r1
 800a516:	4313      	orrs	r3, r2
 800a518:	d00e      	beq.n	800a538 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a51a:	4b86      	ldr	r3, [pc, #536]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a51c:	691b      	ldr	r3, [r3, #16]
 800a51e:	4a85      	ldr	r2, [pc, #532]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a520:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a524:	6113      	str	r3, [r2, #16]
 800a526:	4b83      	ldr	r3, [pc, #524]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a528:	6919      	ldr	r1, [r3, #16]
 800a52a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a52e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a532:	4a80      	ldr	r2, [pc, #512]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a534:	430b      	orrs	r3, r1
 800a536:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a540:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a544:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a546:	2300      	movs	r3, #0
 800a548:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a54a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a54e:	460b      	mov	r3, r1
 800a550:	4313      	orrs	r3, r2
 800a552:	d009      	beq.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a554:	4b77      	ldr	r3, [pc, #476]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a556:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a558:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a55c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a562:	4a74      	ldr	r2, [pc, #464]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a564:	430b      	orrs	r3, r1
 800a566:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a570:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a574:	633b      	str	r3, [r7, #48]	@ 0x30
 800a576:	2300      	movs	r3, #0
 800a578:	637b      	str	r3, [r7, #52]	@ 0x34
 800a57a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a57e:	460b      	mov	r3, r1
 800a580:	4313      	orrs	r3, r2
 800a582:	d00a      	beq.n	800a59a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a584:	4b6b      	ldr	r3, [pc, #428]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a588:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a58c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a590:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a594:	4a67      	ldr	r2, [pc, #412]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a596:	430b      	orrs	r3, r1
 800a598:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a59a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a5a6:	f003 0301 	and.w	r3, r3, #1
 800a5aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a5ac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	d011      	beq.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a5b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5ba:	3308      	adds	r3, #8
 800a5bc:	2100      	movs	r1, #0
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f001 fa4a 	bl	800ba58 <RCCEx_PLL2_Config>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a5ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d003      	beq.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a5da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e2:	2100      	movs	r1, #0
 800a5e4:	6239      	str	r1, [r7, #32]
 800a5e6:	f003 0302 	and.w	r3, r3, #2
 800a5ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a5f0:	460b      	mov	r3, r1
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	d011      	beq.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a5f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5fa:	3308      	adds	r3, #8
 800a5fc:	2101      	movs	r1, #1
 800a5fe:	4618      	mov	r0, r3
 800a600:	f001 fa2a 	bl	800ba58 <RCCEx_PLL2_Config>
 800a604:	4603      	mov	r3, r0
 800a606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a60a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d003      	beq.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a616:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a61a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a622:	2100      	movs	r1, #0
 800a624:	61b9      	str	r1, [r7, #24]
 800a626:	f003 0304 	and.w	r3, r3, #4
 800a62a:	61fb      	str	r3, [r7, #28]
 800a62c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a630:	460b      	mov	r3, r1
 800a632:	4313      	orrs	r3, r2
 800a634:	d011      	beq.n	800a65a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a63a:	3308      	adds	r3, #8
 800a63c:	2102      	movs	r1, #2
 800a63e:	4618      	mov	r0, r3
 800a640:	f001 fa0a 	bl	800ba58 <RCCEx_PLL2_Config>
 800a644:	4603      	mov	r3, r0
 800a646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a64a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d003      	beq.n	800a65a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a65a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a662:	2100      	movs	r1, #0
 800a664:	6139      	str	r1, [r7, #16]
 800a666:	f003 0308 	and.w	r3, r3, #8
 800a66a:	617b      	str	r3, [r7, #20]
 800a66c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a670:	460b      	mov	r3, r1
 800a672:	4313      	orrs	r3, r2
 800a674:	d011      	beq.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a67a:	3328      	adds	r3, #40	@ 0x28
 800a67c:	2100      	movs	r1, #0
 800a67e:	4618      	mov	r0, r3
 800a680:	f001 fa9c 	bl	800bbbc <RCCEx_PLL3_Config>
 800a684:	4603      	mov	r3, r0
 800a686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a68a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d003      	beq.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a692:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a696:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a69a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a2:	2100      	movs	r1, #0
 800a6a4:	60b9      	str	r1, [r7, #8]
 800a6a6:	f003 0310 	and.w	r3, r3, #16
 800a6aa:	60fb      	str	r3, [r7, #12]
 800a6ac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	d011      	beq.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a6b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6ba:	3328      	adds	r3, #40	@ 0x28
 800a6bc:	2101      	movs	r1, #1
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f001 fa7c 	bl	800bbbc <RCCEx_PLL3_Config>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a6ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d003      	beq.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a6da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e2:	2100      	movs	r1, #0
 800a6e4:	6039      	str	r1, [r7, #0]
 800a6e6:	f003 0320 	and.w	r3, r3, #32
 800a6ea:	607b      	str	r3, [r7, #4]
 800a6ec:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	d011      	beq.n	800a71a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a6f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6fa:	3328      	adds	r3, #40	@ 0x28
 800a6fc:	2102      	movs	r1, #2
 800a6fe:	4618      	mov	r0, r3
 800a700:	f001 fa5c 	bl	800bbbc <RCCEx_PLL3_Config>
 800a704:	4603      	mov	r3, r0
 800a706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a70a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d003      	beq.n	800a71a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a712:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a716:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a71a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d101      	bne.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a722:	2300      	movs	r3, #0
 800a724:	e000      	b.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a726:	2301      	movs	r3, #1
}
 800a728:	4618      	mov	r0, r3
 800a72a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a72e:	46bd      	mov	sp, r7
 800a730:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a734:	58024400 	.word	0x58024400

0800a738 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b090      	sub	sp, #64	@ 0x40
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a742:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a746:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a74a:	430b      	orrs	r3, r1
 800a74c:	f040 8094 	bne.w	800a878 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a750:	4b9e      	ldr	r3, [pc, #632]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a754:	f003 0307 	and.w	r3, r3, #7
 800a758:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a75a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a75c:	2b04      	cmp	r3, #4
 800a75e:	f200 8087 	bhi.w	800a870 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a762:	a201      	add	r2, pc, #4	@ (adr r2, 800a768 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a768:	0800a77d 	.word	0x0800a77d
 800a76c:	0800a7a5 	.word	0x0800a7a5
 800a770:	0800a7cd 	.word	0x0800a7cd
 800a774:	0800a869 	.word	0x0800a869
 800a778:	0800a7f5 	.word	0x0800a7f5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a77c:	4b93      	ldr	r3, [pc, #588]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a784:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a788:	d108      	bne.n	800a79c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a78a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a78e:	4618      	mov	r0, r3
 800a790:	f001 f810 	bl	800b7b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a798:	f000 bd45 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a79c:	2300      	movs	r3, #0
 800a79e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7a0:	f000 bd41 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a7a4:	4b89      	ldr	r3, [pc, #548]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7b0:	d108      	bne.n	800a7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7b2:	f107 0318 	add.w	r3, r7, #24
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f000 fd54 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a7bc:	69bb      	ldr	r3, [r7, #24]
 800a7be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7c0:	f000 bd31 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7c8:	f000 bd2d 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a7cc:	4b7f      	ldr	r3, [pc, #508]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a7d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7d8:	d108      	bne.n	800a7ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7da:	f107 030c 	add.w	r3, r7, #12
 800a7de:	4618      	mov	r0, r3
 800a7e0:	f000 fe94 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7e8:	f000 bd1d 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7f0:	f000 bd19 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a7f4:	4b75      	ldr	r3, [pc, #468]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a7f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a7fc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a7fe:	4b73      	ldr	r3, [pc, #460]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f003 0304 	and.w	r3, r3, #4
 800a806:	2b04      	cmp	r3, #4
 800a808:	d10c      	bne.n	800a824 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a80a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d109      	bne.n	800a824 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a810:	4b6e      	ldr	r3, [pc, #440]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	08db      	lsrs	r3, r3, #3
 800a816:	f003 0303 	and.w	r3, r3, #3
 800a81a:	4a6d      	ldr	r2, [pc, #436]	@ (800a9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a81c:	fa22 f303 	lsr.w	r3, r2, r3
 800a820:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a822:	e01f      	b.n	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a824:	4b69      	ldr	r3, [pc, #420]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a82c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a830:	d106      	bne.n	800a840 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a834:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a838:	d102      	bne.n	800a840 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a83a:	4b66      	ldr	r3, [pc, #408]	@ (800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a83c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a83e:	e011      	b.n	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a840:	4b62      	ldr	r3, [pc, #392]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a848:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a84c:	d106      	bne.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a84e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a850:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a854:	d102      	bne.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a856:	4b60      	ldr	r3, [pc, #384]	@ (800a9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a858:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a85a:	e003      	b.n	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a85c:	2300      	movs	r3, #0
 800a85e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a860:	f000 bce1 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a864:	f000 bcdf 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a868:	4b5c      	ldr	r3, [pc, #368]	@ (800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a86a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a86c:	f000 bcdb 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a870:	2300      	movs	r3, #0
 800a872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a874:	f000 bcd7 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a878:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a87c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a880:	430b      	orrs	r3, r1
 800a882:	f040 80ad 	bne.w	800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a886:	4b51      	ldr	r3, [pc, #324]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a88a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a88e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a896:	d056      	beq.n	800a946 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a89a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a89e:	f200 8090 	bhi.w	800a9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a8a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a4:	2bc0      	cmp	r3, #192	@ 0xc0
 800a8a6:	f000 8088 	beq.w	800a9ba <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ac:	2bc0      	cmp	r3, #192	@ 0xc0
 800a8ae:	f200 8088 	bhi.w	800a9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a8b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b4:	2b80      	cmp	r3, #128	@ 0x80
 800a8b6:	d032      	beq.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a8b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ba:	2b80      	cmp	r3, #128	@ 0x80
 800a8bc:	f200 8081 	bhi.w	800a9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a8c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d003      	beq.n	800a8ce <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	2b40      	cmp	r3, #64	@ 0x40
 800a8ca:	d014      	beq.n	800a8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a8cc:	e079      	b.n	800a9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a8ce:	4b3f      	ldr	r3, [pc, #252]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8da:	d108      	bne.n	800a8ee <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a8dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f000 ff67 	bl	800b7b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a8e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8ea:	f000 bc9c 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8f2:	f000 bc98 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a8f6:	4b35      	ldr	r3, [pc, #212]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a902:	d108      	bne.n	800a916 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a904:	f107 0318 	add.w	r3, r7, #24
 800a908:	4618      	mov	r0, r3
 800a90a:	f000 fcab 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a90e:	69bb      	ldr	r3, [r7, #24]
 800a910:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a912:	f000 bc88 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a916:	2300      	movs	r3, #0
 800a918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a91a:	f000 bc84 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a91e:	4b2b      	ldr	r3, [pc, #172]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a926:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a92a:	d108      	bne.n	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a92c:	f107 030c 	add.w	r3, r7, #12
 800a930:	4618      	mov	r0, r3
 800a932:	f000 fdeb 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a93a:	f000 bc74 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a93e:	2300      	movs	r3, #0
 800a940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a942:	f000 bc70 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a946:	4b21      	ldr	r3, [pc, #132]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a94a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a94e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a950:	4b1e      	ldr	r3, [pc, #120]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f003 0304 	and.w	r3, r3, #4
 800a958:	2b04      	cmp	r3, #4
 800a95a:	d10c      	bne.n	800a976 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a95c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d109      	bne.n	800a976 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a962:	4b1a      	ldr	r3, [pc, #104]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	08db      	lsrs	r3, r3, #3
 800a968:	f003 0303 	and.w	r3, r3, #3
 800a96c:	4a18      	ldr	r2, [pc, #96]	@ (800a9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a96e:	fa22 f303 	lsr.w	r3, r2, r3
 800a972:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a974:	e01f      	b.n	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a976:	4b15      	ldr	r3, [pc, #84]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a97e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a982:	d106      	bne.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a98a:	d102      	bne.n	800a992 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a98c:	4b11      	ldr	r3, [pc, #68]	@ (800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a990:	e011      	b.n	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a992:	4b0e      	ldr	r3, [pc, #56]	@ (800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a99a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a99e:	d106      	bne.n	800a9ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a9a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9a6:	d102      	bne.n	800a9ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a9a8:	4b0b      	ldr	r3, [pc, #44]	@ (800a9d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a9aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9ac:	e003      	b.n	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a9b2:	f000 bc38 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a9b6:	f000 bc36 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a9ba:	4b08      	ldr	r3, [pc, #32]	@ (800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a9bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9be:	f000 bc32 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9c6:	f000 bc2e 	b.w	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a9ca:	bf00      	nop
 800a9cc:	58024400 	.word	0x58024400
 800a9d0:	03d09000 	.word	0x03d09000
 800a9d4:	003d0900 	.word	0x003d0900
 800a9d8:	017d7840 	.word	0x017d7840
 800a9dc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a9e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9e4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a9e8:	430b      	orrs	r3, r1
 800a9ea:	f040 809c 	bne.w	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a9ee:	4b9e      	ldr	r3, [pc, #632]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9f2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a9f6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a9f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a9fe:	d054      	beq.n	800aaaa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800aa00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aa06:	f200 808b 	bhi.w	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800aa0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800aa10:	f000 8083 	beq.w	800ab1a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800aa14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa16:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800aa1a:	f200 8081 	bhi.w	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800aa1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aa24:	d02f      	beq.n	800aa86 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800aa26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aa2c:	d878      	bhi.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d004      	beq.n	800aa3e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800aa34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aa3a:	d012      	beq.n	800aa62 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800aa3c:	e070      	b.n	800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aa3e:	4b8a      	ldr	r3, [pc, #552]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa4a:	d107      	bne.n	800aa5c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa50:	4618      	mov	r0, r3
 800aa52:	f000 feaf 	bl	800b7b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa5a:	e3e4      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa60:	e3e1      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa62:	4b81      	ldr	r3, [pc, #516]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa6e:	d107      	bne.n	800aa80 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa70:	f107 0318 	add.w	r3, r7, #24
 800aa74:	4618      	mov	r0, r3
 800aa76:	f000 fbf5 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa7a:	69bb      	ldr	r3, [r7, #24]
 800aa7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa7e:	e3d2      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa80:	2300      	movs	r3, #0
 800aa82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa84:	e3cf      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa86:	4b78      	ldr	r3, [pc, #480]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa92:	d107      	bne.n	800aaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa94:	f107 030c 	add.w	r3, r7, #12
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f000 fd37 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aaa2:	e3c0      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aaa8:	e3bd      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aaaa:	4b6f      	ldr	r3, [pc, #444]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aaac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aab2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aab4:	4b6c      	ldr	r3, [pc, #432]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f003 0304 	and.w	r3, r3, #4
 800aabc:	2b04      	cmp	r3, #4
 800aabe:	d10c      	bne.n	800aada <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800aac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d109      	bne.n	800aada <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aac6:	4b68      	ldr	r3, [pc, #416]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	08db      	lsrs	r3, r3, #3
 800aacc:	f003 0303 	and.w	r3, r3, #3
 800aad0:	4a66      	ldr	r2, [pc, #408]	@ (800ac6c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800aad2:	fa22 f303 	lsr.w	r3, r2, r3
 800aad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aad8:	e01e      	b.n	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aada:	4b63      	ldr	r3, [pc, #396]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aae2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aae6:	d106      	bne.n	800aaf6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800aae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aaee:	d102      	bne.n	800aaf6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aaf0:	4b5f      	ldr	r3, [pc, #380]	@ (800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800aaf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaf4:	e010      	b.n	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aaf6:	4b5c      	ldr	r3, [pc, #368]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aafe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab02:	d106      	bne.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800ab04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab0a:	d102      	bne.n	800ab12 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ab0c:	4b59      	ldr	r3, [pc, #356]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ab0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab10:	e002      	b.n	800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ab12:	2300      	movs	r3, #0
 800ab14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ab16:	e386      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ab18:	e385      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ab1a:	4b57      	ldr	r3, [pc, #348]	@ (800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ab1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab1e:	e382      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ab20:	2300      	movs	r3, #0
 800ab22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab24:	e37f      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ab26:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab2a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800ab2e:	430b      	orrs	r3, r1
 800ab30:	f040 80a7 	bne.w	800ac82 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ab34:	4b4c      	ldr	r3, [pc, #304]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab38:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ab3c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ab3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ab44:	d055      	beq.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800ab46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ab4c:	f200 8096 	bhi.w	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ab50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ab56:	f000 8084 	beq.w	800ac62 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800ab5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ab60:	f200 808c 	bhi.w	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ab64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab6a:	d030      	beq.n	800abce <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800ab6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab72:	f200 8083 	bhi.w	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ab76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d004      	beq.n	800ab86 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800ab7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ab82:	d012      	beq.n	800abaa <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800ab84:	e07a      	b.n	800ac7c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab86:	4b38      	ldr	r3, [pc, #224]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab92:	d107      	bne.n	800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f000 fe0b 	bl	800b7b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aba2:	e340      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aba4:	2300      	movs	r3, #0
 800aba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aba8:	e33d      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abaa:	4b2f      	ldr	r3, [pc, #188]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abb6:	d107      	bne.n	800abc8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abb8:	f107 0318 	add.w	r3, r7, #24
 800abbc:	4618      	mov	r0, r3
 800abbe:	f000 fb51 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abc6:	e32e      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abc8:	2300      	movs	r3, #0
 800abca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abcc:	e32b      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abce:	4b26      	ldr	r3, [pc, #152]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abda:	d107      	bne.n	800abec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abdc:	f107 030c 	add.w	r3, r7, #12
 800abe0:	4618      	mov	r0, r3
 800abe2:	f000 fc93 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abea:	e31c      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800abec:	2300      	movs	r3, #0
 800abee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abf0:	e319      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800abf2:	4b1d      	ldr	r3, [pc, #116]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abf6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800abfa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800abfc:	4b1a      	ldr	r3, [pc, #104]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f003 0304 	and.w	r3, r3, #4
 800ac04:	2b04      	cmp	r3, #4
 800ac06:	d10c      	bne.n	800ac22 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800ac08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d109      	bne.n	800ac22 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac0e:	4b16      	ldr	r3, [pc, #88]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	08db      	lsrs	r3, r3, #3
 800ac14:	f003 0303 	and.w	r3, r3, #3
 800ac18:	4a14      	ldr	r2, [pc, #80]	@ (800ac6c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ac1a:	fa22 f303 	lsr.w	r3, r2, r3
 800ac1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac20:	e01e      	b.n	800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac22:	4b11      	ldr	r3, [pc, #68]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac2e:	d106      	bne.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800ac30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac36:	d102      	bne.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ac38:	4b0d      	ldr	r3, [pc, #52]	@ (800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ac3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac3c:	e010      	b.n	800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac3e:	4b0a      	ldr	r3, [pc, #40]	@ (800ac68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac4a:	d106      	bne.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800ac4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac52:	d102      	bne.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ac54:	4b07      	ldr	r3, [pc, #28]	@ (800ac74 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ac56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac58:	e002      	b.n	800ac60 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ac5e:	e2e2      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac60:	e2e1      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ac62:	4b05      	ldr	r3, [pc, #20]	@ (800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ac64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac66:	e2de      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac68:	58024400 	.word	0x58024400
 800ac6c:	03d09000 	.word	0x03d09000
 800ac70:	003d0900 	.word	0x003d0900
 800ac74:	017d7840 	.word	0x017d7840
 800ac78:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac80:	e2d1      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ac82:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac86:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ac8a:	430b      	orrs	r3, r1
 800ac8c:	f040 809c 	bne.w	800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ac90:	4b93      	ldr	r3, [pc, #588]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ac92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac94:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ac98:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aca0:	d054      	beq.n	800ad4c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800aca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aca8:	f200 808b 	bhi.w	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800acac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800acb2:	f000 8083 	beq.w	800adbc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800acb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800acbc:	f200 8081 	bhi.w	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800acc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acc6:	d02f      	beq.n	800ad28 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800acc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acce:	d878      	bhi.n	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800acd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d004      	beq.n	800ace0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800acd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800acdc:	d012      	beq.n	800ad04 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800acde:	e070      	b.n	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ace0:	4b7f      	ldr	r3, [pc, #508]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ace8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acec:	d107      	bne.n	800acfe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800acf2:	4618      	mov	r0, r3
 800acf4:	f000 fd5e 	bl	800b7b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800acf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acfc:	e293      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800acfe:	2300      	movs	r3, #0
 800ad00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad02:	e290      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad04:	4b76      	ldr	r3, [pc, #472]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad10:	d107      	bne.n	800ad22 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad12:	f107 0318 	add.w	r3, r7, #24
 800ad16:	4618      	mov	r0, r3
 800ad18:	f000 faa4 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad20:	e281      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad22:	2300      	movs	r3, #0
 800ad24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad26:	e27e      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad28:	4b6d      	ldr	r3, [pc, #436]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad34:	d107      	bne.n	800ad46 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad36:	f107 030c 	add.w	r3, r7, #12
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f000 fbe6 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad44:	e26f      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad46:	2300      	movs	r3, #0
 800ad48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad4a:	e26c      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad4c:	4b64      	ldr	r3, [pc, #400]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad50:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad54:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad56:	4b62      	ldr	r3, [pc, #392]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f003 0304 	and.w	r3, r3, #4
 800ad5e:	2b04      	cmp	r3, #4
 800ad60:	d10c      	bne.n	800ad7c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800ad62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d109      	bne.n	800ad7c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad68:	4b5d      	ldr	r3, [pc, #372]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	08db      	lsrs	r3, r3, #3
 800ad6e:	f003 0303 	and.w	r3, r3, #3
 800ad72:	4a5c      	ldr	r2, [pc, #368]	@ (800aee4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ad74:	fa22 f303 	lsr.w	r3, r2, r3
 800ad78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad7a:	e01e      	b.n	800adba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad7c:	4b58      	ldr	r3, [pc, #352]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad88:	d106      	bne.n	800ad98 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800ad8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad90:	d102      	bne.n	800ad98 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ad92:	4b55      	ldr	r3, [pc, #340]	@ (800aee8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800ad94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad96:	e010      	b.n	800adba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad98:	4b51      	ldr	r3, [pc, #324]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ada0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ada4:	d106      	bne.n	800adb4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800ada6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ada8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adac:	d102      	bne.n	800adb4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800adae:	4b4f      	ldr	r3, [pc, #316]	@ (800aeec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800adb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adb2:	e002      	b.n	800adba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800adb4:	2300      	movs	r3, #0
 800adb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800adb8:	e235      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800adba:	e234      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800adbc:	4b4c      	ldr	r3, [pc, #304]	@ (800aef0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800adbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adc0:	e231      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800adc2:	2300      	movs	r3, #0
 800adc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adc6:	e22e      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800adc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800adcc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800add0:	430b      	orrs	r3, r1
 800add2:	f040 808f 	bne.w	800aef4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800add6:	4b42      	ldr	r3, [pc, #264]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800add8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adda:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800adde:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800ade0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ade6:	d06b      	beq.n	800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800ade8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800adee:	d874      	bhi.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800adf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adf2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800adf6:	d056      	beq.n	800aea6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800adf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adfa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800adfe:	d86c      	bhi.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ae00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ae06:	d03b      	beq.n	800ae80 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800ae08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae0a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ae0e:	d864      	bhi.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ae10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae16:	d021      	beq.n	800ae5c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800ae18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae1e:	d85c      	bhi.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ae20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d004      	beq.n	800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800ae26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae2c:	d004      	beq.n	800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800ae2e:	e054      	b.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800ae30:	f7fe fa4c 	bl	80092cc <HAL_RCC_GetPCLK1Freq>
 800ae34:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ae36:	e1f6      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae38:	4b29      	ldr	r3, [pc, #164]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae44:	d107      	bne.n	800ae56 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae46:	f107 0318 	add.w	r3, r7, #24
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f000 fa0a 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ae50:	69fb      	ldr	r3, [r7, #28]
 800ae52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae54:	e1e7      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae56:	2300      	movs	r3, #0
 800ae58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae5a:	e1e4      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae5c:	4b20      	ldr	r3, [pc, #128]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae68:	d107      	bne.n	800ae7a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae6a:	f107 030c 	add.w	r3, r7, #12
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f000 fb4c 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae78:	e1d5      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae7e:	e1d2      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ae80:	4b17      	ldr	r3, [pc, #92]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f003 0304 	and.w	r3, r3, #4
 800ae88:	2b04      	cmp	r3, #4
 800ae8a:	d109      	bne.n	800aea0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae8c:	4b14      	ldr	r3, [pc, #80]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	08db      	lsrs	r3, r3, #3
 800ae92:	f003 0303 	and.w	r3, r3, #3
 800ae96:	4a13      	ldr	r2, [pc, #76]	@ (800aee4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ae98:	fa22 f303 	lsr.w	r3, r2, r3
 800ae9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae9e:	e1c2      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aea0:	2300      	movs	r3, #0
 800aea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aea4:	e1bf      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aea6:	4b0e      	ldr	r3, [pc, #56]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aeae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aeb2:	d102      	bne.n	800aeba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800aeb4:	4b0c      	ldr	r3, [pc, #48]	@ (800aee8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800aeb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aeb8:	e1b5      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aeba:	2300      	movs	r3, #0
 800aebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aebe:	e1b2      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aec0:	4b07      	ldr	r3, [pc, #28]	@ (800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aec8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aecc:	d102      	bne.n	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800aece:	4b07      	ldr	r3, [pc, #28]	@ (800aeec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800aed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aed2:	e1a8      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aed4:	2300      	movs	r3, #0
 800aed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aed8:	e1a5      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800aeda:	2300      	movs	r3, #0
 800aedc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aede:	e1a2      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aee0:	58024400 	.word	0x58024400
 800aee4:	03d09000 	.word	0x03d09000
 800aee8:	003d0900 	.word	0x003d0900
 800aeec:	017d7840 	.word	0x017d7840
 800aef0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800aef4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aef8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800aefc:	430b      	orrs	r3, r1
 800aefe:	d173      	bne.n	800afe8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800af00:	4b9c      	ldr	r3, [pc, #624]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800af08:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800af0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af10:	d02f      	beq.n	800af72 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800af12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af18:	d863      	bhi.n	800afe2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800af1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d004      	beq.n	800af2a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800af20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af26:	d012      	beq.n	800af4e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800af28:	e05b      	b.n	800afe2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af2a:	4b92      	ldr	r3, [pc, #584]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af36:	d107      	bne.n	800af48 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af38:	f107 0318 	add.w	r3, r7, #24
 800af3c:	4618      	mov	r0, r3
 800af3e:	f000 f991 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800af42:	69bb      	ldr	r3, [r7, #24]
 800af44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af46:	e16e      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af48:	2300      	movs	r3, #0
 800af4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af4c:	e16b      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800af4e:	4b89      	ldr	r3, [pc, #548]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af5a:	d107      	bne.n	800af6c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af5c:	f107 030c 	add.w	r3, r7, #12
 800af60:	4618      	mov	r0, r3
 800af62:	f000 fad3 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af6a:	e15c      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800af6c:	2300      	movs	r3, #0
 800af6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af70:	e159      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800af72:	4b80      	ldr	r3, [pc, #512]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800af7a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800af7c:	4b7d      	ldr	r3, [pc, #500]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f003 0304 	and.w	r3, r3, #4
 800af84:	2b04      	cmp	r3, #4
 800af86:	d10c      	bne.n	800afa2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800af88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d109      	bne.n	800afa2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af8e:	4b79      	ldr	r3, [pc, #484]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	08db      	lsrs	r3, r3, #3
 800af94:	f003 0303 	and.w	r3, r3, #3
 800af98:	4a77      	ldr	r2, [pc, #476]	@ (800b178 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800af9a:	fa22 f303 	lsr.w	r3, r2, r3
 800af9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afa0:	e01e      	b.n	800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800afa2:	4b74      	ldr	r3, [pc, #464]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afae:	d106      	bne.n	800afbe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800afb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afb6:	d102      	bne.n	800afbe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800afb8:	4b70      	ldr	r3, [pc, #448]	@ (800b17c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800afba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afbc:	e010      	b.n	800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800afbe:	4b6d      	ldr	r3, [pc, #436]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800afca:	d106      	bne.n	800afda <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800afcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afd2:	d102      	bne.n	800afda <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800afd4:	4b6a      	ldr	r3, [pc, #424]	@ (800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800afd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afd8:	e002      	b.n	800afe0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800afda:	2300      	movs	r3, #0
 800afdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800afde:	e122      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800afe0:	e121      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800afe2:	2300      	movs	r3, #0
 800afe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afe6:	e11e      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800afe8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800afec:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800aff0:	430b      	orrs	r3, r1
 800aff2:	d133      	bne.n	800b05c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800aff4:	4b5f      	ldr	r3, [pc, #380]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aff8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800affc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800affe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b000:	2b00      	cmp	r3, #0
 800b002:	d004      	beq.n	800b00e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800b004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b006:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b00a:	d012      	beq.n	800b032 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800b00c:	e023      	b.n	800b056 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b00e:	4b59      	ldr	r3, [pc, #356]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b016:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b01a:	d107      	bne.n	800b02c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b01c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b020:	4618      	mov	r0, r3
 800b022:	f000 fbc7 	bl	800b7b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b02a:	e0fc      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b02c:	2300      	movs	r3, #0
 800b02e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b030:	e0f9      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b032:	4b50      	ldr	r3, [pc, #320]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b03a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b03e:	d107      	bne.n	800b050 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b040:	f107 0318 	add.w	r3, r7, #24
 800b044:	4618      	mov	r0, r3
 800b046:	f000 f90d 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b04a:	6a3b      	ldr	r3, [r7, #32]
 800b04c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b04e:	e0ea      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b050:	2300      	movs	r3, #0
 800b052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b054:	e0e7      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800b056:	2300      	movs	r3, #0
 800b058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b05a:	e0e4      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b05c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b060:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b064:	430b      	orrs	r3, r1
 800b066:	f040 808d 	bne.w	800b184 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b06a:	4b42      	ldr	r3, [pc, #264]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b06c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b06e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b072:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b076:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b07a:	d06b      	beq.n	800b154 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800b07c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b07e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b082:	d874      	bhi.n	800b16e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b08a:	d056      	beq.n	800b13a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800b08c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b08e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b092:	d86c      	bhi.n	800b16e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b096:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b09a:	d03b      	beq.n	800b114 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800b09c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b09e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b0a2:	d864      	bhi.n	800b16e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b0a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0aa:	d021      	beq.n	800b0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800b0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0b2:	d85c      	bhi.n	800b16e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800b0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d004      	beq.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800b0ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b0c0:	d004      	beq.n	800b0cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800b0c2:	e054      	b.n	800b16e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b0c4:	f000 f8b8 	bl	800b238 <HAL_RCCEx_GetD3PCLK1Freq>
 800b0c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0ca:	e0ac      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b0cc:	4b29      	ldr	r3, [pc, #164]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b0d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b0d8:	d107      	bne.n	800b0ea <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0da:	f107 0318 	add.w	r3, r7, #24
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f000 f8c0 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b0e4:	69fb      	ldr	r3, [r7, #28]
 800b0e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b0e8:	e09d      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0ee:	e09a      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b0f0:	4b20      	ldr	r3, [pc, #128]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b0f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0fc:	d107      	bne.n	800b10e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0fe:	f107 030c 	add.w	r3, r7, #12
 800b102:	4618      	mov	r0, r3
 800b104:	f000 fa02 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b10c:	e08b      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b10e:	2300      	movs	r3, #0
 800b110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b112:	e088      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b114:	4b17      	ldr	r3, [pc, #92]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f003 0304 	and.w	r3, r3, #4
 800b11c:	2b04      	cmp	r3, #4
 800b11e:	d109      	bne.n	800b134 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b120:	4b14      	ldr	r3, [pc, #80]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	08db      	lsrs	r3, r3, #3
 800b126:	f003 0303 	and.w	r3, r3, #3
 800b12a:	4a13      	ldr	r2, [pc, #76]	@ (800b178 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800b12c:	fa22 f303 	lsr.w	r3, r2, r3
 800b130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b132:	e078      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b134:	2300      	movs	r3, #0
 800b136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b138:	e075      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b13a:	4b0e      	ldr	r3, [pc, #56]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b146:	d102      	bne.n	800b14e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800b148:	4b0c      	ldr	r3, [pc, #48]	@ (800b17c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800b14a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b14c:	e06b      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b14e:	2300      	movs	r3, #0
 800b150:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b152:	e068      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b154:	4b07      	ldr	r3, [pc, #28]	@ (800b174 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b15c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b160:	d102      	bne.n	800b168 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800b162:	4b07      	ldr	r3, [pc, #28]	@ (800b180 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800b164:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b166:	e05e      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b168:	2300      	movs	r3, #0
 800b16a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b16c:	e05b      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b16e:	2300      	movs	r3, #0
 800b170:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b172:	e058      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b174:	58024400 	.word	0x58024400
 800b178:	03d09000 	.word	0x03d09000
 800b17c:	003d0900 	.word	0x003d0900
 800b180:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b184:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b188:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b18c:	430b      	orrs	r3, r1
 800b18e:	d148      	bne.n	800b222 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b190:	4b27      	ldr	r3, [pc, #156]	@ (800b230 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b194:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b198:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b19a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b19c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1a0:	d02a      	beq.n	800b1f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800b1a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1a8:	d838      	bhi.n	800b21c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800b1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d004      	beq.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800b1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1b6:	d00d      	beq.n	800b1d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800b1b8:	e030      	b.n	800b21c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b1ba:	4b1d      	ldr	r3, [pc, #116]	@ (800b230 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1c6:	d102      	bne.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800b1c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b234 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800b1ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1cc:	e02b      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1d2:	e028      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b1d4:	4b16      	ldr	r3, [pc, #88]	@ (800b230 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b1dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b1e0:	d107      	bne.n	800b1f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b1e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f000 fae4 	bl	800b7b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b1ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1f0:	e019      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1f6:	e016      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b1f8:	4b0d      	ldr	r3, [pc, #52]	@ (800b230 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b200:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b204:	d107      	bne.n	800b216 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b206:	f107 0318 	add.w	r3, r7, #24
 800b20a:	4618      	mov	r0, r3
 800b20c:	f000 f82a 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b210:	69fb      	ldr	r3, [r7, #28]
 800b212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b214:	e007      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b216:	2300      	movs	r3, #0
 800b218:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b21a:	e004      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b21c:	2300      	movs	r3, #0
 800b21e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b220:	e001      	b.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800b222:	2300      	movs	r3, #0
 800b224:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3740      	adds	r7, #64	@ 0x40
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	58024400 	.word	0x58024400
 800b234:	017d7840 	.word	0x017d7840

0800b238 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b23c:	f7fe f816 	bl	800926c <HAL_RCC_GetHCLKFreq>
 800b240:	4602      	mov	r2, r0
 800b242:	4b06      	ldr	r3, [pc, #24]	@ (800b25c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b244:	6a1b      	ldr	r3, [r3, #32]
 800b246:	091b      	lsrs	r3, r3, #4
 800b248:	f003 0307 	and.w	r3, r3, #7
 800b24c:	4904      	ldr	r1, [pc, #16]	@ (800b260 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b24e:	5ccb      	ldrb	r3, [r1, r3]
 800b250:	f003 031f 	and.w	r3, r3, #31
 800b254:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b258:	4618      	mov	r0, r3
 800b25a:	bd80      	pop	{r7, pc}
 800b25c:	58024400 	.word	0x58024400
 800b260:	0801e310 	.word	0x0801e310

0800b264 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b264:	b480      	push	{r7}
 800b266:	b089      	sub	sp, #36	@ 0x24
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b26c:	4ba1      	ldr	r3, [pc, #644]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b270:	f003 0303 	and.w	r3, r3, #3
 800b274:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b276:	4b9f      	ldr	r3, [pc, #636]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b27a:	0b1b      	lsrs	r3, r3, #12
 800b27c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b280:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b282:	4b9c      	ldr	r3, [pc, #624]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b286:	091b      	lsrs	r3, r3, #4
 800b288:	f003 0301 	and.w	r3, r3, #1
 800b28c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b28e:	4b99      	ldr	r3, [pc, #612]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b292:	08db      	lsrs	r3, r3, #3
 800b294:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b298:	693a      	ldr	r2, [r7, #16]
 800b29a:	fb02 f303 	mul.w	r3, r2, r3
 800b29e:	ee07 3a90 	vmov	s15, r3
 800b2a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b2aa:	697b      	ldr	r3, [r7, #20]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	f000 8111 	beq.w	800b4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b2b2:	69bb      	ldr	r3, [r7, #24]
 800b2b4:	2b02      	cmp	r3, #2
 800b2b6:	f000 8083 	beq.w	800b3c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b2ba:	69bb      	ldr	r3, [r7, #24]
 800b2bc:	2b02      	cmp	r3, #2
 800b2be:	f200 80a1 	bhi.w	800b404 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b2c2:	69bb      	ldr	r3, [r7, #24]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d003      	beq.n	800b2d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b2c8:	69bb      	ldr	r3, [r7, #24]
 800b2ca:	2b01      	cmp	r3, #1
 800b2cc:	d056      	beq.n	800b37c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b2ce:	e099      	b.n	800b404 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2d0:	4b88      	ldr	r3, [pc, #544]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f003 0320 	and.w	r3, r3, #32
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d02d      	beq.n	800b338 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b2dc:	4b85      	ldr	r3, [pc, #532]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	08db      	lsrs	r3, r3, #3
 800b2e2:	f003 0303 	and.w	r3, r3, #3
 800b2e6:	4a84      	ldr	r2, [pc, #528]	@ (800b4f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b2e8:	fa22 f303 	lsr.w	r3, r2, r3
 800b2ec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	ee07 3a90 	vmov	s15, r3
 800b2f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	ee07 3a90 	vmov	s15, r3
 800b2fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b306:	4b7b      	ldr	r3, [pc, #492]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b30a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b30e:	ee07 3a90 	vmov	s15, r3
 800b312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b316:	ed97 6a03 	vldr	s12, [r7, #12]
 800b31a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b4fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b31e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b32a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b32e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b332:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b336:	e087      	b.n	800b448 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	ee07 3a90 	vmov	s15, r3
 800b33e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b342:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b500 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b34a:	4b6a      	ldr	r3, [pc, #424]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b34c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b34e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b352:	ee07 3a90 	vmov	s15, r3
 800b356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b35a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b35e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b4fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b36a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b36e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b372:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b376:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b37a:	e065      	b.n	800b448 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	ee07 3a90 	vmov	s15, r3
 800b382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b386:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b504 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b38a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b38e:	4b59      	ldr	r3, [pc, #356]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b396:	ee07 3a90 	vmov	s15, r3
 800b39a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b39e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b4fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b3a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3be:	e043      	b.n	800b448 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b3c0:	697b      	ldr	r3, [r7, #20]
 800b3c2:	ee07 3a90 	vmov	s15, r3
 800b3c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b508 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b3ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3d2:	4b48      	ldr	r3, [pc, #288]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3da:	ee07 3a90 	vmov	s15, r3
 800b3de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b4fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b3ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b402:	e021      	b.n	800b448 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	ee07 3a90 	vmov	s15, r3
 800b40a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b40e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b504 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b416:	4b37      	ldr	r3, [pc, #220]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b41a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b41e:	ee07 3a90 	vmov	s15, r3
 800b422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b426:	ed97 6a03 	vldr	s12, [r7, #12]
 800b42a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b4fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b42e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b43a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b43e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b442:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b446:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b448:	4b2a      	ldr	r3, [pc, #168]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b44a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b44c:	0a5b      	lsrs	r3, r3, #9
 800b44e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b452:	ee07 3a90 	vmov	s15, r3
 800b456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b45a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b45e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b462:	edd7 6a07 	vldr	s13, [r7, #28]
 800b466:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b46a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b46e:	ee17 2a90 	vmov	r2, s15
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b476:	4b1f      	ldr	r3, [pc, #124]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b47a:	0c1b      	lsrs	r3, r3, #16
 800b47c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b480:	ee07 3a90 	vmov	s15, r3
 800b484:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b488:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b48c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b490:	edd7 6a07 	vldr	s13, [r7, #28]
 800b494:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b49c:	ee17 2a90 	vmov	r2, s15
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b4a4:	4b13      	ldr	r3, [pc, #76]	@ (800b4f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4a8:	0e1b      	lsrs	r3, r3, #24
 800b4aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4ae:	ee07 3a90 	vmov	s15, r3
 800b4b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4be:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4ca:	ee17 2a90 	vmov	r2, s15
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b4d2:	e008      	b.n	800b4e6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2200      	movs	r2, #0
 800b4de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	609a      	str	r2, [r3, #8]
}
 800b4e6:	bf00      	nop
 800b4e8:	3724      	adds	r7, #36	@ 0x24
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f0:	4770      	bx	lr
 800b4f2:	bf00      	nop
 800b4f4:	58024400 	.word	0x58024400
 800b4f8:	03d09000 	.word	0x03d09000
 800b4fc:	46000000 	.word	0x46000000
 800b500:	4c742400 	.word	0x4c742400
 800b504:	4a742400 	.word	0x4a742400
 800b508:	4bbebc20 	.word	0x4bbebc20

0800b50c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b50c:	b480      	push	{r7}
 800b50e:	b089      	sub	sp, #36	@ 0x24
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b514:	4ba1      	ldr	r3, [pc, #644]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b518:	f003 0303 	and.w	r3, r3, #3
 800b51c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b51e:	4b9f      	ldr	r3, [pc, #636]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b522:	0d1b      	lsrs	r3, r3, #20
 800b524:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b528:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b52a:	4b9c      	ldr	r3, [pc, #624]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b52c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b52e:	0a1b      	lsrs	r3, r3, #8
 800b530:	f003 0301 	and.w	r3, r3, #1
 800b534:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b536:	4b99      	ldr	r3, [pc, #612]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b53a:	08db      	lsrs	r3, r3, #3
 800b53c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b540:	693a      	ldr	r2, [r7, #16]
 800b542:	fb02 f303 	mul.w	r3, r2, r3
 800b546:	ee07 3a90 	vmov	s15, r3
 800b54a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b54e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	2b00      	cmp	r3, #0
 800b556:	f000 8111 	beq.w	800b77c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b55a:	69bb      	ldr	r3, [r7, #24]
 800b55c:	2b02      	cmp	r3, #2
 800b55e:	f000 8083 	beq.w	800b668 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b562:	69bb      	ldr	r3, [r7, #24]
 800b564:	2b02      	cmp	r3, #2
 800b566:	f200 80a1 	bhi.w	800b6ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b56a:	69bb      	ldr	r3, [r7, #24]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d003      	beq.n	800b578 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b570:	69bb      	ldr	r3, [r7, #24]
 800b572:	2b01      	cmp	r3, #1
 800b574:	d056      	beq.n	800b624 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b576:	e099      	b.n	800b6ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b578:	4b88      	ldr	r3, [pc, #544]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	f003 0320 	and.w	r3, r3, #32
 800b580:	2b00      	cmp	r3, #0
 800b582:	d02d      	beq.n	800b5e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b584:	4b85      	ldr	r3, [pc, #532]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	08db      	lsrs	r3, r3, #3
 800b58a:	f003 0303 	and.w	r3, r3, #3
 800b58e:	4a84      	ldr	r2, [pc, #528]	@ (800b7a0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b590:	fa22 f303 	lsr.w	r3, r2, r3
 800b594:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	ee07 3a90 	vmov	s15, r3
 800b59c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	ee07 3a90 	vmov	s15, r3
 800b5a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5ae:	4b7b      	ldr	r3, [pc, #492]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5b6:	ee07 3a90 	vmov	s15, r3
 800b5ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5be:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b7a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b5c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b5de:	e087      	b.n	800b6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	ee07 3a90 	vmov	s15, r3
 800b5e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b7a8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b5ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5f2:	4b6a      	ldr	r3, [pc, #424]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5fa:	ee07 3a90 	vmov	s15, r3
 800b5fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b602:	ed97 6a03 	vldr	s12, [r7, #12]
 800b606:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b7a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b60a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b60e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b61a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b61e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b622:	e065      	b.n	800b6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	ee07 3a90 	vmov	s15, r3
 800b62a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b62e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b7ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b636:	4b59      	ldr	r3, [pc, #356]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b63a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b63e:	ee07 3a90 	vmov	s15, r3
 800b642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b646:	ed97 6a03 	vldr	s12, [r7, #12]
 800b64a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b7a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b64e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b65a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b65e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b662:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b666:	e043      	b.n	800b6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b668:	697b      	ldr	r3, [r7, #20]
 800b66a:	ee07 3a90 	vmov	s15, r3
 800b66e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b672:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b7b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b67a:	4b48      	ldr	r3, [pc, #288]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b67c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b67e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b682:	ee07 3a90 	vmov	s15, r3
 800b686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b68a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b68e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b7a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b69a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b69e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6aa:	e021      	b.n	800b6f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b6ac:	697b      	ldr	r3, [r7, #20]
 800b6ae:	ee07 3a90 	vmov	s15, r3
 800b6b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b7ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b6ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6be:	4b37      	ldr	r3, [pc, #220]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6c6:	ee07 3a90 	vmov	s15, r3
 800b6ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b7a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b6d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6ee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b6f0:	4b2a      	ldr	r3, [pc, #168]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6f4:	0a5b      	lsrs	r3, r3, #9
 800b6f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6fa:	ee07 3a90 	vmov	s15, r3
 800b6fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b702:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b706:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b70a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b70e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b712:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b716:	ee17 2a90 	vmov	r2, s15
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b71e:	4b1f      	ldr	r3, [pc, #124]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b722:	0c1b      	lsrs	r3, r3, #16
 800b724:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b728:	ee07 3a90 	vmov	s15, r3
 800b72c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b730:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b734:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b738:	edd7 6a07 	vldr	s13, [r7, #28]
 800b73c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b740:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b744:	ee17 2a90 	vmov	r2, s15
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b74c:	4b13      	ldr	r3, [pc, #76]	@ (800b79c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b74e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b750:	0e1b      	lsrs	r3, r3, #24
 800b752:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b756:	ee07 3a90 	vmov	s15, r3
 800b75a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b75e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b762:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b766:	edd7 6a07 	vldr	s13, [r7, #28]
 800b76a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b76e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b772:	ee17 2a90 	vmov	r2, s15
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b77a:	e008      	b.n	800b78e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2200      	movs	r2, #0
 800b780:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2200      	movs	r2, #0
 800b786:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2200      	movs	r2, #0
 800b78c:	609a      	str	r2, [r3, #8]
}
 800b78e:	bf00      	nop
 800b790:	3724      	adds	r7, #36	@ 0x24
 800b792:	46bd      	mov	sp, r7
 800b794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b798:	4770      	bx	lr
 800b79a:	bf00      	nop
 800b79c:	58024400 	.word	0x58024400
 800b7a0:	03d09000 	.word	0x03d09000
 800b7a4:	46000000 	.word	0x46000000
 800b7a8:	4c742400 	.word	0x4c742400
 800b7ac:	4a742400 	.word	0x4a742400
 800b7b0:	4bbebc20 	.word	0x4bbebc20

0800b7b4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b089      	sub	sp, #36	@ 0x24
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b7bc:	4ba0      	ldr	r3, [pc, #640]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7c0:	f003 0303 	and.w	r3, r3, #3
 800b7c4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b7c6:	4b9e      	ldr	r3, [pc, #632]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ca:	091b      	lsrs	r3, r3, #4
 800b7cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b7d0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b7d2:	4b9b      	ldr	r3, [pc, #620]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7d6:	f003 0301 	and.w	r3, r3, #1
 800b7da:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b7dc:	4b98      	ldr	r3, [pc, #608]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7e0:	08db      	lsrs	r3, r3, #3
 800b7e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b7e6:	693a      	ldr	r2, [r7, #16]
 800b7e8:	fb02 f303 	mul.w	r3, r2, r3
 800b7ec:	ee07 3a90 	vmov	s15, r3
 800b7f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7f4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	f000 8111 	beq.w	800ba22 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b800:	69bb      	ldr	r3, [r7, #24]
 800b802:	2b02      	cmp	r3, #2
 800b804:	f000 8083 	beq.w	800b90e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b808:	69bb      	ldr	r3, [r7, #24]
 800b80a:	2b02      	cmp	r3, #2
 800b80c:	f200 80a1 	bhi.w	800b952 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b810:	69bb      	ldr	r3, [r7, #24]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d003      	beq.n	800b81e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b816:	69bb      	ldr	r3, [r7, #24]
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d056      	beq.n	800b8ca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b81c:	e099      	b.n	800b952 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b81e:	4b88      	ldr	r3, [pc, #544]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	f003 0320 	and.w	r3, r3, #32
 800b826:	2b00      	cmp	r3, #0
 800b828:	d02d      	beq.n	800b886 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b82a:	4b85      	ldr	r3, [pc, #532]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	08db      	lsrs	r3, r3, #3
 800b830:	f003 0303 	and.w	r3, r3, #3
 800b834:	4a83      	ldr	r2, [pc, #524]	@ (800ba44 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b836:	fa22 f303 	lsr.w	r3, r2, r3
 800b83a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	ee07 3a90 	vmov	s15, r3
 800b842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	ee07 3a90 	vmov	s15, r3
 800b84c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b850:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b854:	4b7a      	ldr	r3, [pc, #488]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b858:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b85c:	ee07 3a90 	vmov	s15, r3
 800b860:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b864:	ed97 6a03 	vldr	s12, [r7, #12]
 800b868:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800ba48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b86c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b870:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b874:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b878:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b87c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b880:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b884:	e087      	b.n	800b996 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	ee07 3a90 	vmov	s15, r3
 800b88c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b890:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800ba4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b894:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b898:	4b69      	ldr	r3, [pc, #420]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b89a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b89c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8a0:	ee07 3a90 	vmov	s15, r3
 800b8a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8a8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8ac:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800ba48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b8b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8c8:	e065      	b.n	800b996 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	ee07 3a90 	vmov	s15, r3
 800b8d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8d4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800ba50 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b8d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8dc:	4b58      	ldr	r3, [pc, #352]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8e4:	ee07 3a90 	vmov	s15, r3
 800b8e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8ec:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8f0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800ba48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b8f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b900:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b904:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b908:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b90c:	e043      	b.n	800b996 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	ee07 3a90 	vmov	s15, r3
 800b914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b918:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800ba54 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b91c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b920:	4b47      	ldr	r3, [pc, #284]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b928:	ee07 3a90 	vmov	s15, r3
 800b92c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b930:	ed97 6a03 	vldr	s12, [r7, #12]
 800b934:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ba48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b938:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b93c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b940:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b944:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b94c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b950:	e021      	b.n	800b996 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	ee07 3a90 	vmov	s15, r3
 800b958:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b95c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ba4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b960:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b964:	4b36      	ldr	r3, [pc, #216]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b96c:	ee07 3a90 	vmov	s15, r3
 800b970:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b974:	ed97 6a03 	vldr	s12, [r7, #12]
 800b978:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ba48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b97c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b980:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b984:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b988:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b98c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b990:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b994:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b996:	4b2a      	ldr	r3, [pc, #168]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b99a:	0a5b      	lsrs	r3, r3, #9
 800b99c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9a0:	ee07 3a90 	vmov	s15, r3
 800b9a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9b0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9bc:	ee17 2a90 	vmov	r2, s15
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b9c4:	4b1e      	ldr	r3, [pc, #120]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9c8:	0c1b      	lsrs	r3, r3, #16
 800b9ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9ce:	ee07 3a90 	vmov	s15, r3
 800b9d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9da:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9de:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9ea:	ee17 2a90 	vmov	r2, s15
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b9f2:	4b13      	ldr	r3, [pc, #76]	@ (800ba40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9f6:	0e1b      	lsrs	r3, r3, #24
 800b9f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9fc:	ee07 3a90 	vmov	s15, r3
 800ba00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba08:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba18:	ee17 2a90 	vmov	r2, s15
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ba20:	e008      	b.n	800ba34 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2200      	movs	r2, #0
 800ba26:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2200      	movs	r2, #0
 800ba32:	609a      	str	r2, [r3, #8]
}
 800ba34:	bf00      	nop
 800ba36:	3724      	adds	r7, #36	@ 0x24
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr
 800ba40:	58024400 	.word	0x58024400
 800ba44:	03d09000 	.word	0x03d09000
 800ba48:	46000000 	.word	0x46000000
 800ba4c:	4c742400 	.word	0x4c742400
 800ba50:	4a742400 	.word	0x4a742400
 800ba54:	4bbebc20 	.word	0x4bbebc20

0800ba58 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
 800ba60:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ba62:	2300      	movs	r3, #0
 800ba64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ba66:	4b53      	ldr	r3, [pc, #332]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800ba68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba6a:	f003 0303 	and.w	r3, r3, #3
 800ba6e:	2b03      	cmp	r3, #3
 800ba70:	d101      	bne.n	800ba76 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ba72:	2301      	movs	r3, #1
 800ba74:	e099      	b.n	800bbaa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ba76:	4b4f      	ldr	r3, [pc, #316]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4a4e      	ldr	r2, [pc, #312]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800ba7c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ba80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba82:	f7f6 ff19 	bl	80028b8 <HAL_GetTick>
 800ba86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ba88:	e008      	b.n	800ba9c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ba8a:	f7f6 ff15 	bl	80028b8 <HAL_GetTick>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	68bb      	ldr	r3, [r7, #8]
 800ba92:	1ad3      	subs	r3, r2, r3
 800ba94:	2b02      	cmp	r3, #2
 800ba96:	d901      	bls.n	800ba9c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ba98:	2303      	movs	r3, #3
 800ba9a:	e086      	b.n	800bbaa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ba9c:	4b45      	ldr	r3, [pc, #276]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d1f0      	bne.n	800ba8a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800baa8:	4b42      	ldr	r3, [pc, #264]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800baaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	031b      	lsls	r3, r3, #12
 800bab6:	493f      	ldr	r1, [pc, #252]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bab8:	4313      	orrs	r3, r2
 800baba:	628b      	str	r3, [r1, #40]	@ 0x28
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	685b      	ldr	r3, [r3, #4]
 800bac0:	3b01      	subs	r3, #1
 800bac2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	689b      	ldr	r3, [r3, #8]
 800baca:	3b01      	subs	r3, #1
 800bacc:	025b      	lsls	r3, r3, #9
 800bace:	b29b      	uxth	r3, r3
 800bad0:	431a      	orrs	r2, r3
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	68db      	ldr	r3, [r3, #12]
 800bad6:	3b01      	subs	r3, #1
 800bad8:	041b      	lsls	r3, r3, #16
 800bada:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bade:	431a      	orrs	r2, r3
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	691b      	ldr	r3, [r3, #16]
 800bae4:	3b01      	subs	r3, #1
 800bae6:	061b      	lsls	r3, r3, #24
 800bae8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800baec:	4931      	ldr	r1, [pc, #196]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800baee:	4313      	orrs	r3, r2
 800baf0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800baf2:	4b30      	ldr	r3, [pc, #192]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800baf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baf6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	695b      	ldr	r3, [r3, #20]
 800bafe:	492d      	ldr	r1, [pc, #180]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb00:	4313      	orrs	r3, r2
 800bb02:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bb04:	4b2b      	ldr	r3, [pc, #172]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb08:	f023 0220 	bic.w	r2, r3, #32
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	699b      	ldr	r3, [r3, #24]
 800bb10:	4928      	ldr	r1, [pc, #160]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb12:	4313      	orrs	r3, r2
 800bb14:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bb16:	4b27      	ldr	r3, [pc, #156]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb1a:	4a26      	ldr	r2, [pc, #152]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb1c:	f023 0310 	bic.w	r3, r3, #16
 800bb20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bb22:	4b24      	ldr	r3, [pc, #144]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bb26:	4b24      	ldr	r3, [pc, #144]	@ (800bbb8 <RCCEx_PLL2_Config+0x160>)
 800bb28:	4013      	ands	r3, r2
 800bb2a:	687a      	ldr	r2, [r7, #4]
 800bb2c:	69d2      	ldr	r2, [r2, #28]
 800bb2e:	00d2      	lsls	r2, r2, #3
 800bb30:	4920      	ldr	r1, [pc, #128]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb32:	4313      	orrs	r3, r2
 800bb34:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bb36:	4b1f      	ldr	r3, [pc, #124]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb3a:	4a1e      	ldr	r2, [pc, #120]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb3c:	f043 0310 	orr.w	r3, r3, #16
 800bb40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d106      	bne.n	800bb56 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bb48:	4b1a      	ldr	r3, [pc, #104]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb4c:	4a19      	ldr	r2, [pc, #100]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb4e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bb52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bb54:	e00f      	b.n	800bb76 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	2b01      	cmp	r3, #1
 800bb5a:	d106      	bne.n	800bb6a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bb5c:	4b15      	ldr	r3, [pc, #84]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb60:	4a14      	ldr	r2, [pc, #80]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bb66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bb68:	e005      	b.n	800bb76 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bb6a:	4b12      	ldr	r3, [pc, #72]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb6e:	4a11      	ldr	r2, [pc, #68]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bb74:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bb76:	4b0f      	ldr	r3, [pc, #60]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	4a0e      	ldr	r2, [pc, #56]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb7c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bb80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb82:	f7f6 fe99 	bl	80028b8 <HAL_GetTick>
 800bb86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bb88:	e008      	b.n	800bb9c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bb8a:	f7f6 fe95 	bl	80028b8 <HAL_GetTick>
 800bb8e:	4602      	mov	r2, r0
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	1ad3      	subs	r3, r2, r3
 800bb94:	2b02      	cmp	r3, #2
 800bb96:	d901      	bls.n	800bb9c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bb98:	2303      	movs	r3, #3
 800bb9a:	e006      	b.n	800bbaa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bb9c:	4b05      	ldr	r3, [pc, #20]	@ (800bbb4 <RCCEx_PLL2_Config+0x15c>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d0f0      	beq.n	800bb8a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bba8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbaa:	4618      	mov	r0, r3
 800bbac:	3710      	adds	r7, #16
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
 800bbb2:	bf00      	nop
 800bbb4:	58024400 	.word	0x58024400
 800bbb8:	ffff0007 	.word	0xffff0007

0800bbbc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b084      	sub	sp, #16
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
 800bbc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bbca:	4b53      	ldr	r3, [pc, #332]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bbcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbce:	f003 0303 	and.w	r3, r3, #3
 800bbd2:	2b03      	cmp	r3, #3
 800bbd4:	d101      	bne.n	800bbda <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	e099      	b.n	800bd0e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bbda:	4b4f      	ldr	r3, [pc, #316]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	4a4e      	ldr	r2, [pc, #312]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bbe0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bbe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bbe6:	f7f6 fe67 	bl	80028b8 <HAL_GetTick>
 800bbea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bbec:	e008      	b.n	800bc00 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bbee:	f7f6 fe63 	bl	80028b8 <HAL_GetTick>
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	68bb      	ldr	r3, [r7, #8]
 800bbf6:	1ad3      	subs	r3, r2, r3
 800bbf8:	2b02      	cmp	r3, #2
 800bbfa:	d901      	bls.n	800bc00 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bbfc:	2303      	movs	r3, #3
 800bbfe:	e086      	b.n	800bd0e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bc00:	4b45      	ldr	r3, [pc, #276]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d1f0      	bne.n	800bbee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bc0c:	4b42      	ldr	r3, [pc, #264]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc10:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	051b      	lsls	r3, r3, #20
 800bc1a:	493f      	ldr	r1, [pc, #252]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	628b      	str	r3, [r1, #40]	@ 0x28
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	3b01      	subs	r3, #1
 800bc26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	689b      	ldr	r3, [r3, #8]
 800bc2e:	3b01      	subs	r3, #1
 800bc30:	025b      	lsls	r3, r3, #9
 800bc32:	b29b      	uxth	r3, r3
 800bc34:	431a      	orrs	r2, r3
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	68db      	ldr	r3, [r3, #12]
 800bc3a:	3b01      	subs	r3, #1
 800bc3c:	041b      	lsls	r3, r3, #16
 800bc3e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bc42:	431a      	orrs	r2, r3
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	691b      	ldr	r3, [r3, #16]
 800bc48:	3b01      	subs	r3, #1
 800bc4a:	061b      	lsls	r3, r3, #24
 800bc4c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bc50:	4931      	ldr	r1, [pc, #196]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc52:	4313      	orrs	r3, r2
 800bc54:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bc56:	4b30      	ldr	r3, [pc, #192]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc5a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	695b      	ldr	r3, [r3, #20]
 800bc62:	492d      	ldr	r1, [pc, #180]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc64:	4313      	orrs	r3, r2
 800bc66:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bc68:	4b2b      	ldr	r3, [pc, #172]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc6c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	699b      	ldr	r3, [r3, #24]
 800bc74:	4928      	ldr	r1, [pc, #160]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc76:	4313      	orrs	r3, r2
 800bc78:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bc7a:	4b27      	ldr	r3, [pc, #156]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc7e:	4a26      	ldr	r2, [pc, #152]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bc86:	4b24      	ldr	r3, [pc, #144]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc8a:	4b24      	ldr	r3, [pc, #144]	@ (800bd1c <RCCEx_PLL3_Config+0x160>)
 800bc8c:	4013      	ands	r3, r2
 800bc8e:	687a      	ldr	r2, [r7, #4]
 800bc90:	69d2      	ldr	r2, [r2, #28]
 800bc92:	00d2      	lsls	r2, r2, #3
 800bc94:	4920      	ldr	r1, [pc, #128]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc96:	4313      	orrs	r3, r2
 800bc98:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bc9a:	4b1f      	ldr	r3, [pc, #124]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bc9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc9e:	4a1e      	ldr	r2, [pc, #120]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bca4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d106      	bne.n	800bcba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bcac:	4b1a      	ldr	r3, [pc, #104]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bcae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcb0:	4a19      	ldr	r2, [pc, #100]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bcb2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bcb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bcb8:	e00f      	b.n	800bcda <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bcba:	683b      	ldr	r3, [r7, #0]
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	d106      	bne.n	800bcce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bcc0:	4b15      	ldr	r3, [pc, #84]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bcc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcc4:	4a14      	ldr	r2, [pc, #80]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bcc6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bcca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bccc:	e005      	b.n	800bcda <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bcce:	4b12      	ldr	r3, [pc, #72]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bcd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcd2:	4a11      	ldr	r2, [pc, #68]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bcd4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bcd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bcda:	4b0f      	ldr	r3, [pc, #60]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	4a0e      	ldr	r2, [pc, #56]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bce0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bce4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bce6:	f7f6 fde7 	bl	80028b8 <HAL_GetTick>
 800bcea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bcec:	e008      	b.n	800bd00 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bcee:	f7f6 fde3 	bl	80028b8 <HAL_GetTick>
 800bcf2:	4602      	mov	r2, r0
 800bcf4:	68bb      	ldr	r3, [r7, #8]
 800bcf6:	1ad3      	subs	r3, r2, r3
 800bcf8:	2b02      	cmp	r3, #2
 800bcfa:	d901      	bls.n	800bd00 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bcfc:	2303      	movs	r3, #3
 800bcfe:	e006      	b.n	800bd0e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bd00:	4b05      	ldr	r3, [pc, #20]	@ (800bd18 <RCCEx_PLL3_Config+0x15c>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d0f0      	beq.n	800bcee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bd0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd0e:	4618      	mov	r0, r3
 800bd10:	3710      	adds	r7, #16
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}
 800bd16:	bf00      	nop
 800bd18:	58024400 	.word	0x58024400
 800bd1c:	ffff0007 	.word	0xffff0007

0800bd20 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b08a      	sub	sp, #40	@ 0x28
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d101      	bne.n	800bd32 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800bd2e:	2301      	movs	r3, #1
 800bd30:	e28e      	b.n	800c250 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800bd32:	f7f6 fdf1 	bl	8002918 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bd3c:	2b01      	cmp	r3, #1
 800bd3e:	d113      	bne.n	800bd68 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	4a96      	ldr	r2, [pc, #600]	@ (800bfa0 <HAL_SAI_Init+0x280>)
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d004      	beq.n	800bd54 <HAL_SAI_Init+0x34>
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	4a95      	ldr	r2, [pc, #596]	@ (800bfa4 <HAL_SAI_Init+0x284>)
 800bd50:	4293      	cmp	r3, r2
 800bd52:	d107      	bne.n	800bd64 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d103      	bne.n	800bd64 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d001      	beq.n	800bd68 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800bd64:	2301      	movs	r3, #1
 800bd66:	e273      	b.n	800c250 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	4a8c      	ldr	r2, [pc, #560]	@ (800bfa0 <HAL_SAI_Init+0x280>)
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d004      	beq.n	800bd7c <HAL_SAI_Init+0x5c>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	4a8c      	ldr	r2, [pc, #560]	@ (800bfa8 <HAL_SAI_Init+0x288>)
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d102      	bne.n	800bd82 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800bd7c:	4b8b      	ldr	r3, [pc, #556]	@ (800bfac <HAL_SAI_Init+0x28c>)
 800bd7e:	61bb      	str	r3, [r7, #24]
 800bd80:	e028      	b.n	800bdd4 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	4a8a      	ldr	r2, [pc, #552]	@ (800bfb0 <HAL_SAI_Init+0x290>)
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d004      	beq.n	800bd96 <HAL_SAI_Init+0x76>
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4a88      	ldr	r2, [pc, #544]	@ (800bfb4 <HAL_SAI_Init+0x294>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d102      	bne.n	800bd9c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800bd96:	4b88      	ldr	r3, [pc, #544]	@ (800bfb8 <HAL_SAI_Init+0x298>)
 800bd98:	61bb      	str	r3, [r7, #24]
 800bd9a:	e01b      	b.n	800bdd4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	4a86      	ldr	r2, [pc, #536]	@ (800bfbc <HAL_SAI_Init+0x29c>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d004      	beq.n	800bdb0 <HAL_SAI_Init+0x90>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	4a85      	ldr	r2, [pc, #532]	@ (800bfc0 <HAL_SAI_Init+0x2a0>)
 800bdac:	4293      	cmp	r3, r2
 800bdae:	d102      	bne.n	800bdb6 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800bdb0:	4b84      	ldr	r3, [pc, #528]	@ (800bfc4 <HAL_SAI_Init+0x2a4>)
 800bdb2:	61bb      	str	r3, [r7, #24]
 800bdb4:	e00e      	b.n	800bdd4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	4a7a      	ldr	r2, [pc, #488]	@ (800bfa4 <HAL_SAI_Init+0x284>)
 800bdbc:	4293      	cmp	r3, r2
 800bdbe:	d004      	beq.n	800bdca <HAL_SAI_Init+0xaa>
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4a80      	ldr	r2, [pc, #512]	@ (800bfc8 <HAL_SAI_Init+0x2a8>)
 800bdc6:	4293      	cmp	r3, r2
 800bdc8:	d102      	bne.n	800bdd0 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800bdca:	4b80      	ldr	r3, [pc, #512]	@ (800bfcc <HAL_SAI_Init+0x2ac>)
 800bdcc:	61bb      	str	r3, [r7, #24]
 800bdce:	e001      	b.n	800bdd4 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	e23d      	b.n	800c250 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800bdda:	b2db      	uxtb	r3, r3
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d106      	bne.n	800bdee <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	2200      	movs	r2, #0
 800bde4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f007 fb49 	bl	8013480 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800bdee:	6878      	ldr	r0, [r7, #4]
 800bdf0:	f000 fe20 	bl	800ca34 <SAI_Disable>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d001      	beq.n	800bdfe <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	e228      	b.n	800c250 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	2202      	movs	r2, #2
 800be02:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	68db      	ldr	r3, [r3, #12]
 800be0a:	2b02      	cmp	r3, #2
 800be0c:	d00c      	beq.n	800be28 <HAL_SAI_Init+0x108>
 800be0e:	2b02      	cmp	r3, #2
 800be10:	d80d      	bhi.n	800be2e <HAL_SAI_Init+0x10e>
 800be12:	2b00      	cmp	r3, #0
 800be14:	d002      	beq.n	800be1c <HAL_SAI_Init+0xfc>
 800be16:	2b01      	cmp	r3, #1
 800be18:	d003      	beq.n	800be22 <HAL_SAI_Init+0x102>
 800be1a:	e008      	b.n	800be2e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800be1c:	2300      	movs	r3, #0
 800be1e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800be20:	e008      	b.n	800be34 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800be22:	2310      	movs	r3, #16
 800be24:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800be26:	e005      	b.n	800be34 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800be28:	2320      	movs	r3, #32
 800be2a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800be2c:	e002      	b.n	800be34 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800be2e:	2300      	movs	r3, #0
 800be30:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800be32:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	689b      	ldr	r3, [r3, #8]
 800be38:	2b05      	cmp	r3, #5
 800be3a:	d832      	bhi.n	800bea2 <HAL_SAI_Init+0x182>
 800be3c:	a201      	add	r2, pc, #4	@ (adr r2, 800be44 <HAL_SAI_Init+0x124>)
 800be3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be42:	bf00      	nop
 800be44:	0800be5d 	.word	0x0800be5d
 800be48:	0800be63 	.word	0x0800be63
 800be4c:	0800be6b 	.word	0x0800be6b
 800be50:	0800be73 	.word	0x0800be73
 800be54:	0800be83 	.word	0x0800be83
 800be58:	0800be93 	.word	0x0800be93
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800be5c:	2300      	movs	r3, #0
 800be5e:	61fb      	str	r3, [r7, #28]
      break;
 800be60:	e022      	b.n	800bea8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800be62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be66:	61fb      	str	r3, [r7, #28]
      break;
 800be68:	e01e      	b.n	800bea8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800be6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800be6e:	61fb      	str	r3, [r7, #28]
      break;
 800be70:	e01a      	b.n	800bea8 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800be72:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800be76:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800be78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7a:	f043 0301 	orr.w	r3, r3, #1
 800be7e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800be80:	e012      	b.n	800bea8 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800be82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800be86:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800be88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be8a:	f043 0302 	orr.w	r3, r3, #2
 800be8e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800be90:	e00a      	b.n	800bea8 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800be92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800be96:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800be98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be9a:	f043 0303 	orr.w	r3, r3, #3
 800be9e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800bea0:	e002      	b.n	800bea8 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800bea2:	2300      	movs	r3, #0
 800bea4:	61fb      	str	r3, [r7, #28]
      break;
 800bea6:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800bea8:	69bb      	ldr	r3, [r7, #24]
 800beaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800beac:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	6a1b      	ldr	r3, [r3, #32]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	f000 80c5 	beq.w	800c042 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800beb8:	2300      	movs	r3, #0
 800beba:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	4a37      	ldr	r2, [pc, #220]	@ (800bfa0 <HAL_SAI_Init+0x280>)
 800bec2:	4293      	cmp	r3, r2
 800bec4:	d004      	beq.n	800bed0 <HAL_SAI_Init+0x1b0>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	4a37      	ldr	r2, [pc, #220]	@ (800bfa8 <HAL_SAI_Init+0x288>)
 800becc:	4293      	cmp	r3, r2
 800bece:	d106      	bne.n	800bede <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800bed0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800bed4:	f04f 0100 	mov.w	r1, #0
 800bed8:	f7fe fc2e 	bl	800a738 <HAL_RCCEx_GetPeriphCLKFreq>
 800bedc:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	4a33      	ldr	r2, [pc, #204]	@ (800bfb0 <HAL_SAI_Init+0x290>)
 800bee4:	4293      	cmp	r3, r2
 800bee6:	d004      	beq.n	800bef2 <HAL_SAI_Init+0x1d2>
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	4a31      	ldr	r2, [pc, #196]	@ (800bfb4 <HAL_SAI_Init+0x294>)
 800beee:	4293      	cmp	r3, r2
 800bef0:	d106      	bne.n	800bf00 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800bef2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800bef6:	f04f 0100 	mov.w	r1, #0
 800befa:	f7fe fc1d 	bl	800a738 <HAL_RCCEx_GetPeriphCLKFreq>
 800befe:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	4a2d      	ldr	r2, [pc, #180]	@ (800bfbc <HAL_SAI_Init+0x29c>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d004      	beq.n	800bf14 <HAL_SAI_Init+0x1f4>
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	4a2c      	ldr	r2, [pc, #176]	@ (800bfc0 <HAL_SAI_Init+0x2a0>)
 800bf10:	4293      	cmp	r3, r2
 800bf12:	d106      	bne.n	800bf22 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800bf14:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800bf18:	f04f 0100 	mov.w	r1, #0
 800bf1c:	f7fe fc0c 	bl	800a738 <HAL_RCCEx_GetPeriphCLKFreq>
 800bf20:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	4a1f      	ldr	r2, [pc, #124]	@ (800bfa4 <HAL_SAI_Init+0x284>)
 800bf28:	4293      	cmp	r3, r2
 800bf2a:	d106      	bne.n	800bf3a <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800bf2c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800bf30:	f04f 0100 	mov.w	r1, #0
 800bf34:	f7fe fc00 	bl	800a738 <HAL_RCCEx_GetPeriphCLKFreq>
 800bf38:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	4a22      	ldr	r2, [pc, #136]	@ (800bfc8 <HAL_SAI_Init+0x2a8>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d106      	bne.n	800bf52 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800bf44:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800bf48:	f04f 0100 	mov.w	r1, #0
 800bf4c:	f7fe fbf4 	bl	800a738 <HAL_RCCEx_GetPeriphCLKFreq>
 800bf50:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	699b      	ldr	r3, [r3, #24]
 800bf56:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bf5a:	d139      	bne.n	800bfd0 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf60:	2b04      	cmp	r3, #4
 800bf62:	d102      	bne.n	800bf6a <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800bf64:	2340      	movs	r3, #64	@ 0x40
 800bf66:	60fb      	str	r3, [r7, #12]
 800bf68:	e00a      	b.n	800bf80 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf6e:	2b08      	cmp	r3, #8
 800bf70:	d103      	bne.n	800bf7a <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800bf72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bf76:	60fb      	str	r3, [r7, #12]
 800bf78:	e002      	b.n	800bf80 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf7e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800bf80:	697a      	ldr	r2, [r7, #20]
 800bf82:	4613      	mov	r3, r2
 800bf84:	009b      	lsls	r3, r3, #2
 800bf86:	4413      	add	r3, r2
 800bf88:	005b      	lsls	r3, r3, #1
 800bf8a:	4619      	mov	r1, r3
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6a1b      	ldr	r3, [r3, #32]
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	fb02 f303 	mul.w	r3, r2, r3
 800bf96:	fbb1 f3f3 	udiv	r3, r1, r3
 800bf9a:	613b      	str	r3, [r7, #16]
 800bf9c:	e030      	b.n	800c000 <HAL_SAI_Init+0x2e0>
 800bf9e:	bf00      	nop
 800bfa0:	40015804 	.word	0x40015804
 800bfa4:	58005404 	.word	0x58005404
 800bfa8:	40015824 	.word	0x40015824
 800bfac:	40015800 	.word	0x40015800
 800bfb0:	40015c04 	.word	0x40015c04
 800bfb4:	40015c24 	.word	0x40015c24
 800bfb8:	40015c00 	.word	0x40015c00
 800bfbc:	40016004 	.word	0x40016004
 800bfc0:	40016024 	.word	0x40016024
 800bfc4:	40016000 	.word	0x40016000
 800bfc8:	58005424 	.word	0x58005424
 800bfcc:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bfd8:	d101      	bne.n	800bfde <HAL_SAI_Init+0x2be>
 800bfda:	2302      	movs	r3, #2
 800bfdc:	e000      	b.n	800bfe0 <HAL_SAI_Init+0x2c0>
 800bfde:	2301      	movs	r3, #1
 800bfe0:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800bfe2:	697a      	ldr	r2, [r7, #20]
 800bfe4:	4613      	mov	r3, r2
 800bfe6:	009b      	lsls	r3, r3, #2
 800bfe8:	4413      	add	r3, r2
 800bfea:	005b      	lsls	r3, r3, #1
 800bfec:	4619      	mov	r1, r3
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6a1b      	ldr	r3, [r3, #32]
 800bff2:	68ba      	ldr	r2, [r7, #8]
 800bff4:	fb02 f303 	mul.w	r3, r2, r3
 800bff8:	021b      	lsls	r3, r3, #8
 800bffa:	fbb1 f3f3 	udiv	r3, r1, r3
 800bffe:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	4a95      	ldr	r2, [pc, #596]	@ (800c258 <HAL_SAI_Init+0x538>)
 800c004:	fba2 2303 	umull	r2, r3, r2, r3
 800c008:	08da      	lsrs	r2, r3, #3
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800c00e:	6939      	ldr	r1, [r7, #16]
 800c010:	4b91      	ldr	r3, [pc, #580]	@ (800c258 <HAL_SAI_Init+0x538>)
 800c012:	fba3 2301 	umull	r2, r3, r3, r1
 800c016:	08da      	lsrs	r2, r3, #3
 800c018:	4613      	mov	r3, r2
 800c01a:	009b      	lsls	r3, r3, #2
 800c01c:	4413      	add	r3, r2
 800c01e:	005b      	lsls	r3, r3, #1
 800c020:	1aca      	subs	r2, r1, r3
 800c022:	2a08      	cmp	r2, #8
 800c024:	d904      	bls.n	800c030 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c02a:	1c5a      	adds	r2, r3, #1
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c034:	2b04      	cmp	r3, #4
 800c036:	d104      	bne.n	800c042 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c03c:	085a      	lsrs	r2, r3, #1
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	685b      	ldr	r3, [r3, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d003      	beq.n	800c052 <HAL_SAI_Init+0x332>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	2b02      	cmp	r3, #2
 800c050:	d109      	bne.n	800c066 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c056:	2b01      	cmp	r3, #1
 800c058:	d101      	bne.n	800c05e <HAL_SAI_Init+0x33e>
 800c05a:	2300      	movs	r3, #0
 800c05c:	e001      	b.n	800c062 <HAL_SAI_Init+0x342>
 800c05e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c062:	623b      	str	r3, [r7, #32]
 800c064:	e008      	b.n	800c078 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c06a:	2b01      	cmp	r3, #1
 800c06c:	d102      	bne.n	800c074 <HAL_SAI_Init+0x354>
 800c06e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c072:	e000      	b.n	800c076 <HAL_SAI_Init+0x356>
 800c074:	2300      	movs	r3, #0
 800c076:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800c078:	f7f6 fc4e 	bl	8002918 <HAL_GetREVID>
 800c07c:	4603      	mov	r3, r0
 800c07e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c082:	d331      	bcc.n	800c0e8 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	6819      	ldr	r1, [r3, #0]
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681a      	ldr	r2, [r3, #0]
 800c08e:	4b73      	ldr	r3, [pc, #460]	@ (800c25c <HAL_SAI_Init+0x53c>)
 800c090:	400b      	ands	r3, r1
 800c092:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	6819      	ldr	r1, [r3, #0]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	685a      	ldr	r2, [r3, #4]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0a2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c0a8:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0ae:	431a      	orrs	r2, r3
 800c0b0:	6a3b      	ldr	r3, [r7, #32]
 800c0b2:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800c0b4:	69fb      	ldr	r3, [r7, #28]
 800c0b6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800c0bc:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	695b      	ldr	r3, [r3, #20]
 800c0c2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c0c8:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0ce:	051b      	lsls	r3, r3, #20
 800c0d0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c0d6:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	691b      	ldr	r3, [r3, #16]
 800c0dc:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	430a      	orrs	r2, r1
 800c0e4:	601a      	str	r2, [r3, #0]
 800c0e6:	e02d      	b.n	800c144 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	6819      	ldr	r1, [r3, #0]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681a      	ldr	r2, [r3, #0]
 800c0f2:	4b5b      	ldr	r3, [pc, #364]	@ (800c260 <HAL_SAI_Init+0x540>)
 800c0f4:	400b      	ands	r3, r1
 800c0f6:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	6819      	ldr	r1, [r3, #0]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	685a      	ldr	r2, [r3, #4]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c106:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c10c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c112:	431a      	orrs	r2, r3
 800c114:	6a3b      	ldr	r3, [r7, #32]
 800c116:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800c118:	69fb      	ldr	r3, [r7, #28]
 800c11a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800c120:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	695b      	ldr	r3, [r3, #20]
 800c126:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800c12c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c132:	051b      	lsls	r3, r3, #20
 800c134:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800c13a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	430a      	orrs	r2, r1
 800c142:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	6859      	ldr	r1, [r3, #4]
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	4b45      	ldr	r3, [pc, #276]	@ (800c264 <HAL_SAI_Init+0x544>)
 800c150:	400b      	ands	r3, r1
 800c152:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	6859      	ldr	r1, [r3, #4]
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	69da      	ldr	r2, [r3, #28]
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c162:	431a      	orrs	r2, r3
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c168:	431a      	orrs	r2, r3
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	430a      	orrs	r2, r1
 800c170:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	6899      	ldr	r1, [r3, #8]
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	4b3a      	ldr	r3, [pc, #232]	@ (800c268 <HAL_SAI_Init+0x548>)
 800c17e:	400b      	ands	r3, r1
 800c180:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	6899      	ldr	r1, [r3, #8]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c18c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c192:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800c198:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800c19e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1a4:	3b01      	subs	r3, #1
 800c1a6:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800c1a8:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	430a      	orrs	r2, r1
 800c1b0:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	68d9      	ldr	r1, [r3, #12]
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681a      	ldr	r2, [r3, #0]
 800c1bc:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800c1c0:	400b      	ands	r3, r1
 800c1c2:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	68d9      	ldr	r1, [r3, #12]
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c1d2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1d8:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c1da:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c1e0:	3b01      	subs	r3, #1
 800c1e2:	021b      	lsls	r3, r3, #8
 800c1e4:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	430a      	orrs	r2, r1
 800c1ec:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	4a1e      	ldr	r2, [pc, #120]	@ (800c26c <HAL_SAI_Init+0x54c>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d004      	beq.n	800c202 <HAL_SAI_Init+0x4e2>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	4a1c      	ldr	r2, [pc, #112]	@ (800c270 <HAL_SAI_Init+0x550>)
 800c1fe:	4293      	cmp	r3, r2
 800c200:	d119      	bne.n	800c236 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c206:	f023 0201 	bic.w	r2, r3, #1
 800c20a:	69bb      	ldr	r3, [r7, #24]
 800c20c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c214:	2b01      	cmp	r3, #1
 800c216:	d10e      	bne.n	800c236 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c220:	3b01      	subs	r3, #1
 800c222:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800c224:	431a      	orrs	r2, r3
 800c226:	69bb      	ldr	r3, [r7, #24]
 800c228:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800c22a:	69bb      	ldr	r3, [r7, #24]
 800c22c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c22e:	f043 0201 	orr.w	r2, r3, #1
 800c232:	69bb      	ldr	r3, [r7, #24]
 800c234:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2200      	movs	r2, #0
 800c23a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2201      	movs	r2, #1
 800c242:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2200      	movs	r2, #0
 800c24a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800c24e:	2300      	movs	r3, #0
}
 800c250:	4618      	mov	r0, r3
 800c252:	3728      	adds	r7, #40	@ 0x28
 800c254:	46bd      	mov	sp, r7
 800c256:	bd80      	pop	{r7, pc}
 800c258:	cccccccd 	.word	0xcccccccd
 800c25c:	f005c010 	.word	0xf005c010
 800c260:	f805c010 	.word	0xf805c010
 800c264:	ffff1ff0 	.word	0xffff1ff0
 800c268:	fff88000 	.word	0xfff88000
 800c26c:	40015804 	.word	0x40015804
 800c270:	58005404 	.word	0x58005404

0800c274 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b084      	sub	sp, #16
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c27c:	2300      	movs	r3, #0
 800c27e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800c286:	2b01      	cmp	r3, #1
 800c288:	d101      	bne.n	800c28e <HAL_SAI_Abort+0x1a>
 800c28a:	2302      	movs	r3, #2
 800c28c:	e07d      	b.n	800c38a <HAL_SAI_Abort+0x116>
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2201      	movs	r2, #1
 800c292:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f000 fbcc 	bl	800ca34 <SAI_Disable>
 800c29c:	4603      	mov	r3, r0
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d001      	beq.n	800c2a6 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c2b4:	d14f      	bne.n	800c356 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	681a      	ldr	r2, [r3, #0]
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800c2c4:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c2cc:	b2db      	uxtb	r3, r3
 800c2ce:	2b12      	cmp	r3, #18
 800c2d0:	d11d      	bne.n	800c30e <HAL_SAI_Abort+0x9a>
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d018      	beq.n	800c30e <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f7f7 f9fa 	bl	80036dc <HAL_DMA_Abort>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d00f      	beq.n	800c30e <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2f6:	2b80      	cmp	r3, #128	@ 0x80
 800c2f8:	d009      	beq.n	800c30e <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c304:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c314:	b2db      	uxtb	r3, r3
 800c316:	2b22      	cmp	r3, #34	@ 0x22
 800c318:	d11d      	bne.n	800c356 <HAL_SAI_Abort+0xe2>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c320:	2b00      	cmp	r3, #0
 800c322:	d018      	beq.n	800c356 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c32a:	4618      	mov	r0, r3
 800c32c:	f7f7 f9d6 	bl	80036dc <HAL_DMA_Abort>
 800c330:	4603      	mov	r3, r0
 800c332:	2b00      	cmp	r3, #0
 800c334:	d00f      	beq.n	800c356 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c33c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c33e:	2b80      	cmp	r3, #128	@ 0x80
 800c340:	d009      	beq.n	800c356 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800c342:	2301      	movs	r3, #1
 800c344:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c34c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	2200      	movs	r2, #0
 800c35c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f04f 32ff 	mov.w	r2, #4294967295
 800c366:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	685a      	ldr	r2, [r3, #4]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f042 0208 	orr.w	r2, r2, #8
 800c376:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2201      	movs	r2, #1
 800c37c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2200      	movs	r2, #0
 800c384:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800c388:	7bfb      	ldrb	r3, [r7, #15]
}
 800c38a:	4618      	mov	r0, r3
 800c38c:	3710      	adds	r7, #16
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}
	...

0800c394 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b086      	sub	sp, #24
 800c398:	af00      	add	r7, sp, #0
 800c39a:	60f8      	str	r0, [r7, #12]
 800c39c:	60b9      	str	r1, [r7, #8]
 800c39e:	4613      	mov	r3, r2
 800c3a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800c3a2:	f7f6 fa89 	bl	80028b8 <HAL_GetTick>
 800c3a6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d002      	beq.n	800c3b4 <HAL_SAI_Transmit_DMA+0x20>
 800c3ae:	88fb      	ldrh	r3, [r7, #6]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d101      	bne.n	800c3b8 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	e098      	b.n	800c4ea <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c3be:	b2db      	uxtb	r3, r3
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	f040 8091 	bne.w	800c4e8 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800c3cc:	2b01      	cmp	r3, #1
 800c3ce:	d101      	bne.n	800c3d4 <HAL_SAI_Transmit_DMA+0x40>
 800c3d0:	2302      	movs	r3, #2
 800c3d2:	e08a      	b.n	800c4ea <HAL_SAI_Transmit_DMA+0x156>
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	68ba      	ldr	r2, [r7, #8]
 800c3e0:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	88fa      	ldrh	r2, [r7, #6]
 800c3e6:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	88fa      	ldrh	r2, [r7, #6]
 800c3ee:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	2212      	movs	r2, #18
 800c3fe:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c408:	4a3a      	ldr	r2, [pc, #232]	@ (800c4f4 <HAL_SAI_Transmit_DMA+0x160>)
 800c40a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c412:	4a39      	ldr	r2, [pc, #228]	@ (800c4f8 <HAL_SAI_Transmit_DMA+0x164>)
 800c414:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c41c:	4a37      	ldr	r2, [pc, #220]	@ (800c4fc <HAL_SAI_Transmit_DMA+0x168>)
 800c41e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c426:	2200      	movs	r2, #0
 800c428:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c434:	4619      	mov	r1, r3
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	331c      	adds	r3, #28
 800c43c:	461a      	mov	r2, r3
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800c444:	f7f6 fee0 	bl	8003208 <HAL_DMA_Start_IT>
 800c448:	4603      	mov	r3, r0
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d005      	beq.n	800c45a <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	2200      	movs	r2, #0
 800c452:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800c456:	2301      	movs	r3, #1
 800c458:	e047      	b.n	800c4ea <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c45a:	2100      	movs	r1, #0
 800c45c:	68f8      	ldr	r0, [r7, #12]
 800c45e:	f000 fab2 	bl	800c9c6 <SAI_InterruptFlag>
 800c462:	4601      	mov	r1, r0
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	691a      	ldr	r2, [r3, #16]
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	430a      	orrs	r2, r1
 800c470:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	681a      	ldr	r2, [r3, #0]
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800c480:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800c482:	e015      	b.n	800c4b0 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800c484:	f7f6 fa18 	bl	80028b8 <HAL_GetTick>
 800c488:	4602      	mov	r2, r0
 800c48a:	697b      	ldr	r3, [r7, #20]
 800c48c:	1ad3      	subs	r3, r2, r3
 800c48e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c492:	d90d      	bls.n	800c4b0 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c49a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800c4ac:	2303      	movs	r3, #3
 800c4ae:	e01c      	b.n	800c4ea <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	695b      	ldr	r3, [r3, #20]
 800c4b6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d0e2      	beq.n	800c484 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d107      	bne.n	800c4dc <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	681a      	ldr	r2, [r3, #0]
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800c4da:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	e000      	b.n	800c4ea <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800c4e8:	2302      	movs	r3, #2
  }
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3718      	adds	r7, #24
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}
 800c4f2:	bf00      	nop
 800c4f4:	0800cb09 	.word	0x0800cb09
 800c4f8:	0800caa9 	.word	0x0800caa9
 800c4fc:	0800cba1 	.word	0x0800cba1

0800c500 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b084      	sub	sp, #16
 800c504:	af00      	add	r7, sp, #0
 800c506:	60f8      	str	r0, [r7, #12]
 800c508:	60b9      	str	r1, [r7, #8]
 800c50a:	4613      	mov	r3, r2
 800c50c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d002      	beq.n	800c51a <HAL_SAI_Receive_DMA+0x1a>
 800c514:	88fb      	ldrh	r3, [r7, #6]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d101      	bne.n	800c51e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800c51a:	2301      	movs	r3, #1
 800c51c:	e079      	b.n	800c612 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c524:	b2db      	uxtb	r3, r3
 800c526:	2b01      	cmp	r3, #1
 800c528:	d172      	bne.n	800c610 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800c530:	2b01      	cmp	r3, #1
 800c532:	d101      	bne.n	800c538 <HAL_SAI_Receive_DMA+0x38>
 800c534:	2302      	movs	r3, #2
 800c536:	e06c      	b.n	800c612 <HAL_SAI_Receive_DMA+0x112>
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	2201      	movs	r2, #1
 800c53c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	68ba      	ldr	r2, [r7, #8]
 800c544:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	88fa      	ldrh	r2, [r7, #6]
 800c54a:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	88fa      	ldrh	r2, [r7, #6]
 800c552:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	2200      	movs	r2, #0
 800c55a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	2222      	movs	r2, #34	@ 0x22
 800c562:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c56c:	4a2b      	ldr	r2, [pc, #172]	@ (800c61c <HAL_SAI_Receive_DMA+0x11c>)
 800c56e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c576:	4a2a      	ldr	r2, [pc, #168]	@ (800c620 <HAL_SAI_Receive_DMA+0x120>)
 800c578:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c580:	4a28      	ldr	r2, [pc, #160]	@ (800c624 <HAL_SAI_Receive_DMA+0x124>)
 800c582:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c58a:	2200      	movs	r2, #0
 800c58c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	331c      	adds	r3, #28
 800c59a:	4619      	mov	r1, r3
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c5a0:	461a      	mov	r2, r3
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800c5a8:	f7f6 fe2e 	bl	8003208 <HAL_DMA_Start_IT>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d005      	beq.n	800c5be <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800c5ba:	2301      	movs	r3, #1
 800c5bc:	e029      	b.n	800c612 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800c5be:	2100      	movs	r1, #0
 800c5c0:	68f8      	ldr	r0, [r7, #12]
 800c5c2:	f000 fa00 	bl	800c9c6 <SAI_InterruptFlag>
 800c5c6:	4601      	mov	r1, r0
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	691a      	ldr	r2, [r3, #16]
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	430a      	orrs	r2, r1
 800c5d4:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	681a      	ldr	r2, [r3, #0]
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800c5e4:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d107      	bne.n	800c604 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	681a      	ldr	r2, [r3, #0]
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800c602:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	2200      	movs	r2, #0
 800c608:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800c60c:	2300      	movs	r3, #0
 800c60e:	e000      	b.n	800c612 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800c610:	2302      	movs	r3, #2
  }
}
 800c612:	4618      	mov	r0, r3
 800c614:	3710      	adds	r7, #16
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}
 800c61a:	bf00      	nop
 800c61c:	0800cb85 	.word	0x0800cb85
 800c620:	0800cb25 	.word	0x0800cb25
 800c624:	0800cba1 	.word	0x0800cba1

0800c628 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b086      	sub	sp, #24
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c636:	b2db      	uxtb	r3, r3
 800c638:	2b00      	cmp	r3, #0
 800c63a:	f000 81a7 	beq.w	800c98c <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	695b      	ldr	r3, [r3, #20]
 800c644:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	691b      	ldr	r3, [r3, #16]
 800c64c:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800c656:	697b      	ldr	r3, [r7, #20]
 800c658:	f003 0308 	and.w	r3, r3, #8
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d00a      	beq.n	800c676 <HAL_SAI_IRQHandler+0x4e>
 800c660:	693b      	ldr	r3, [r7, #16]
 800c662:	f003 0308 	and.w	r3, r3, #8
 800c666:	2b00      	cmp	r3, #0
 800c668:	d005      	beq.n	800c676 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	4798      	blx	r3
 800c674:	e18a      	b.n	800c98c <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	f003 0301 	and.w	r3, r3, #1
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d01e      	beq.n	800c6be <HAL_SAI_IRQHandler+0x96>
 800c680:	693b      	ldr	r3, [r7, #16]
 800c682:	f003 0301 	and.w	r3, r3, #1
 800c686:	2b00      	cmp	r3, #0
 800c688:	d019      	beq.n	800c6be <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2201      	movs	r2, #1
 800c690:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800c698:	b2db      	uxtb	r3, r3
 800c69a:	2b22      	cmp	r3, #34	@ 0x22
 800c69c:	d101      	bne.n	800c6a2 <HAL_SAI_IRQHandler+0x7a>
 800c69e:	2301      	movs	r3, #1
 800c6a0:	e000      	b.n	800c6a4 <HAL_SAI_IRQHandler+0x7c>
 800c6a2:	2302      	movs	r3, #2
 800c6a4:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	431a      	orrs	r2, r3
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f000 f96e 	bl	800c998 <HAL_SAI_ErrorCallback>
 800c6bc:	e166      	b.n	800c98c <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800c6be:	697b      	ldr	r3, [r7, #20]
 800c6c0:	f003 0302 	and.w	r3, r3, #2
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d013      	beq.n	800c6f0 <HAL_SAI_IRQHandler+0xc8>
 800c6c8:	693b      	ldr	r3, [r7, #16]
 800c6ca:	f003 0302 	and.w	r3, r3, #2
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d00e      	beq.n	800c6f0 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	2202      	movs	r2, #2
 800c6d8:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	f000 8153 	beq.w	800c98c <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6ec:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800c6ee:	e14d      	b.n	800c98c <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800c6f0:	697b      	ldr	r3, [r7, #20]
 800c6f2:	f003 0320 	and.w	r3, r3, #32
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d05b      	beq.n	800c7b2 <HAL_SAI_IRQHandler+0x18a>
 800c6fa:	693b      	ldr	r3, [r7, #16]
 800c6fc:	f003 0320 	and.w	r3, r3, #32
 800c700:	2b00      	cmp	r3, #0
 800c702:	d056      	beq.n	800c7b2 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	2220      	movs	r2, #32
 800c70a:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c712:	f043 0204 	orr.w	r2, r3, #4
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c722:	2b00      	cmp	r3, #0
 800c724:	d03e      	beq.n	800c7a4 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d018      	beq.n	800c762 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c736:	4a97      	ldr	r2, [pc, #604]	@ (800c994 <HAL_SAI_IRQHandler+0x36c>)
 800c738:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c740:	4618      	mov	r0, r3
 800c742:	f7f7 fae9 	bl	8003d18 <HAL_DMA_Abort_IT>
 800c746:	4603      	mov	r3, r0
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d00a      	beq.n	800c762 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c752:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	f000 f91b 	bl	800c998 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f000 810a 	beq.w	800c982 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c774:	4a87      	ldr	r2, [pc, #540]	@ (800c994 <HAL_SAI_IRQHandler+0x36c>)
 800c776:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c77e:	4618      	mov	r0, r3
 800c780:	f7f7 faca 	bl	8003d18 <HAL_DMA_Abort_IT>
 800c784:	4603      	mov	r3, r0
 800c786:	2b00      	cmp	r3, #0
 800c788:	f000 80fb 	beq.w	800c982 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c792:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f000 f8fb 	bl	800c998 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c7a2:	e0ee      	b.n	800c982 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f7ff fd65 	bl	800c274 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f000 f8f4 	bl	800c998 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c7b0:	e0e7      	b.n	800c982 <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800c7b2:	697b      	ldr	r3, [r7, #20]
 800c7b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d05b      	beq.n	800c874 <HAL_SAI_IRQHandler+0x24c>
 800c7bc:	693b      	ldr	r3, [r7, #16]
 800c7be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d056      	beq.n	800c874 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	2240      	movs	r2, #64	@ 0x40
 800c7cc:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c7d4:	f043 0208 	orr.w	r2, r3, #8
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d03e      	beq.n	800c866 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d018      	beq.n	800c824 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7f8:	4a66      	ldr	r2, [pc, #408]	@ (800c994 <HAL_SAI_IRQHandler+0x36c>)
 800c7fa:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c802:	4618      	mov	r0, r3
 800c804:	f7f7 fa88 	bl	8003d18 <HAL_DMA_Abort_IT>
 800c808:	4603      	mov	r3, r0
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d00a      	beq.n	800c824 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c814:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c81e:	6878      	ldr	r0, [r7, #4]
 800c820:	f000 f8ba 	bl	800c998 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	f000 80ab 	beq.w	800c986 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c836:	4a57      	ldr	r2, [pc, #348]	@ (800c994 <HAL_SAI_IRQHandler+0x36c>)
 800c838:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c840:	4618      	mov	r0, r3
 800c842:	f7f7 fa69 	bl	8003d18 <HAL_DMA_Abort_IT>
 800c846:	4603      	mov	r3, r0
 800c848:	2b00      	cmp	r3, #0
 800c84a:	f000 809c 	beq.w	800c986 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c854:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f000 f89a 	bl	800c998 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c864:	e08f      	b.n	800c986 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f7ff fd04 	bl	800c274 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c86c:	6878      	ldr	r0, [r7, #4]
 800c86e:	f000 f893 	bl	800c998 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c872:	e088      	b.n	800c986 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800c874:	697b      	ldr	r3, [r7, #20]
 800c876:	f003 0304 	and.w	r3, r3, #4
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d067      	beq.n	800c94e <HAL_SAI_IRQHandler+0x326>
 800c87e:	693b      	ldr	r3, [r7, #16]
 800c880:	f003 0304 	and.w	r3, r3, #4
 800c884:	2b00      	cmp	r3, #0
 800c886:	d062      	beq.n	800c94e <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	2204      	movs	r2, #4
 800c88e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c896:	f043 0220 	orr.w	r2, r3, #32
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d03c      	beq.n	800c924 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d018      	beq.n	800c8e6 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8ba:	4a36      	ldr	r2, [pc, #216]	@ (800c994 <HAL_SAI_IRQHandler+0x36c>)
 800c8bc:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	f7f7 fa27 	bl	8003d18 <HAL_DMA_Abort_IT>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d00a      	beq.n	800c8e6 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c8d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c8e0:	6878      	ldr	r0, [r7, #4]
 800c8e2:	f000 f859 	bl	800c998 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d04c      	beq.n	800c98a <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c8f6:	4a27      	ldr	r2, [pc, #156]	@ (800c994 <HAL_SAI_IRQHandler+0x36c>)
 800c8f8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c900:	4618      	mov	r0, r3
 800c902:	f7f7 fa09 	bl	8003d18 <HAL_DMA_Abort_IT>
 800c906:	4603      	mov	r3, r0
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d03e      	beq.n	800c98a <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c912:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f000 f83b 	bl	800c998 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c922:	e032      	b.n	800c98a <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	2200      	movs	r2, #0
 800c92a:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f04f 32ff 	mov.w	r2, #4294967295
 800c934:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2201      	movs	r2, #1
 800c93a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2200      	movs	r2, #0
 800c942:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f000 f826 	bl	800c998 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c94c:	e01d      	b.n	800c98a <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800c94e:	697b      	ldr	r3, [r7, #20]
 800c950:	f003 0310 	and.w	r3, r3, #16
 800c954:	2b00      	cmp	r3, #0
 800c956:	d019      	beq.n	800c98c <HAL_SAI_IRQHandler+0x364>
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	f003 0310 	and.w	r3, r3, #16
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d014      	beq.n	800c98c <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	2210      	movs	r2, #16
 800c968:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c970:	f043 0210 	orr.w	r2, r3, #16
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	f000 f80c 	bl	800c998 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800c980:	e004      	b.n	800c98c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c982:	bf00      	nop
 800c984:	e002      	b.n	800c98c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c986:	bf00      	nop
 800c988:	e000      	b.n	800c98c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800c98a:	bf00      	nop
}
 800c98c:	bf00      	nop
 800c98e:	3718      	adds	r7, #24
 800c990:	46bd      	mov	sp, r7
 800c992:	bd80      	pop	{r7, pc}
 800c994:	0800cbff 	.word	0x0800cbff

0800c998 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800c998:	b480      	push	{r7}
 800c99a:	b083      	sub	sp, #12
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800c9a0:	bf00      	nop
 800c9a2:	370c      	adds	r7, #12
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9aa:	4770      	bx	lr

0800c9ac <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800c9ac:	b480      	push	{r7}
 800c9ae:	b083      	sub	sp, #12
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	370c      	adds	r7, #12
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800c9c6:	b480      	push	{r7}
 800c9c8:	b085      	sub	sp, #20
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
 800c9ce:	460b      	mov	r3, r1
 800c9d0:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800c9d2:	2301      	movs	r3, #1
 800c9d4:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800c9d6:	78fb      	ldrb	r3, [r7, #3]
 800c9d8:	2b01      	cmp	r3, #1
 800c9da:	d103      	bne.n	800c9e4 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	f043 0308 	orr.w	r3, r3, #8
 800c9e2:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9e8:	2b08      	cmp	r3, #8
 800c9ea:	d10b      	bne.n	800ca04 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800c9f0:	2b03      	cmp	r3, #3
 800c9f2:	d003      	beq.n	800c9fc <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	685b      	ldr	r3, [r3, #4]
 800c9f8:	2b01      	cmp	r3, #1
 800c9fa:	d103      	bne.n	800ca04 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	f043 0310 	orr.w	r3, r3, #16
 800ca02:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	685b      	ldr	r3, [r3, #4]
 800ca08:	2b03      	cmp	r3, #3
 800ca0a:	d003      	beq.n	800ca14 <SAI_InterruptFlag+0x4e>
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	685b      	ldr	r3, [r3, #4]
 800ca10:	2b02      	cmp	r3, #2
 800ca12:	d104      	bne.n	800ca1e <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ca1a:	60fb      	str	r3, [r7, #12]
 800ca1c:	e003      	b.n	800ca26 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	f043 0304 	orr.w	r3, r3, #4
 800ca24:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800ca26:	68fb      	ldr	r3, [r7, #12]
}
 800ca28:	4618      	mov	r0, r3
 800ca2a:	3714      	adds	r7, #20
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca32:	4770      	bx	lr

0800ca34 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800ca34:	b480      	push	{r7}
 800ca36:	b085      	sub	sp, #20
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800ca3c:	4b18      	ldr	r3, [pc, #96]	@ (800caa0 <SAI_Disable+0x6c>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	4a18      	ldr	r2, [pc, #96]	@ (800caa4 <SAI_Disable+0x70>)
 800ca42:	fba2 2303 	umull	r2, r3, r2, r3
 800ca46:	0b1b      	lsrs	r3, r3, #12
 800ca48:	009b      	lsls	r3, r3, #2
 800ca4a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	681a      	ldr	r2, [r3, #0]
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800ca5e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d10a      	bne.n	800ca7c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ca6c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800ca76:	2303      	movs	r3, #3
 800ca78:	72fb      	strb	r3, [r7, #11]
      break;
 800ca7a:	e009      	b.n	800ca90 <SAI_Disable+0x5c>
    }
    count--;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	3b01      	subs	r3, #1
 800ca80:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d1e7      	bne.n	800ca60 <SAI_Disable+0x2c>

  return status;
 800ca90:	7afb      	ldrb	r3, [r7, #11]
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3714      	adds	r7, #20
 800ca96:	46bd      	mov	sp, r7
 800ca98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9c:	4770      	bx	lr
 800ca9e:	bf00      	nop
 800caa0:	24000010 	.word	0x24000010
 800caa4:	95cbec1b 	.word	0x95cbec1b

0800caa8 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cab4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	69db      	ldr	r3, [r3, #28]
 800caba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cabe:	d01c      	beq.n	800cafa <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	2200      	movs	r2, #0
 800cac4:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	681a      	ldr	r2, [r3, #0]
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800cad6:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800cad8:	2100      	movs	r1, #0
 800cada:	68f8      	ldr	r0, [r7, #12]
 800cadc:	f7ff ff73 	bl	800c9c6 <SAI_InterruptFlag>
 800cae0:	4603      	mov	r3, r0
 800cae2:	43d9      	mvns	r1, r3
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	691a      	ldr	r2, [r3, #16]
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	400a      	ands	r2, r1
 800caf0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	2201      	movs	r2, #1
 800caf6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800cafa:	68f8      	ldr	r0, [r7, #12]
 800cafc:	f005 facc 	bl	8012098 <HAL_SAI_TxCpltCallback>
#endif
}
 800cb00:	bf00      	nop
 800cb02:	3710      	adds	r7, #16
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}

0800cb08 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b084      	sub	sp, #16
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb14:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800cb16:	68f8      	ldr	r0, [r7, #12]
 800cb18:	f005 faa6 	bl	8012068 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800cb1c:	bf00      	nop
 800cb1e:	3710      	adds	r7, #16
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}

0800cb24 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b084      	sub	sp, #16
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb30:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	69db      	ldr	r3, [r3, #28]
 800cb36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb3a:	d01c      	beq.n	800cb76 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	681a      	ldr	r2, [r3, #0]
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800cb4a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800cb54:	2100      	movs	r1, #0
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	f7ff ff35 	bl	800c9c6 <SAI_InterruptFlag>
 800cb5c:	4603      	mov	r3, r0
 800cb5e:	43d9      	mvns	r1, r3
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	691a      	ldr	r2, [r3, #16]
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	400a      	ands	r2, r1
 800cb6c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2201      	movs	r2, #1
 800cb72:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800cb76:	68f8      	ldr	r0, [r7, #12]
 800cb78:	f005 f904 	bl	8011d84 <HAL_SAI_RxCpltCallback>
#endif
}
 800cb7c:	bf00      	nop
 800cb7e:	3710      	adds	r7, #16
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bd80      	pop	{r7, pc}

0800cb84 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b084      	sub	sp, #16
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb90:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800cb92:	68f8      	ldr	r0, [r7, #12]
 800cb94:	f005 f8de 	bl	8011d54 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800cb98:	bf00      	nop
 800cb9a:	3710      	adds	r7, #16
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	bd80      	pop	{r7, pc}

0800cba0 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b084      	sub	sp, #16
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbac:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800cbae:	6878      	ldr	r0, [r7, #4]
 800cbb0:	f7f8 fa22 	bl	8004ff8 <HAL_DMA_GetError>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	2b02      	cmp	r3, #2
 800cbb8:	d01d      	beq.n	800cbf6 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cbc0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	681a      	ldr	r2, [r3, #0]
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800cbd8:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800cbda:	68f8      	ldr	r0, [r7, #12]
 800cbdc:	f7ff ff2a 	bl	800ca34 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	2201      	movs	r2, #1
 800cbe4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	2200      	movs	r2, #0
 800cbec:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800cbf0:	68f8      	ldr	r0, [r7, #12]
 800cbf2:	f7ff fed1 	bl	800c998 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800cbf6:	bf00      	nop
 800cbf8:	3710      	adds	r7, #16
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}

0800cbfe <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800cbfe:	b580      	push	{r7, lr}
 800cc00:	b084      	sub	sp, #16
 800cc02:	af00      	add	r7, sp, #0
 800cc04:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc0a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	681a      	ldr	r2, [r3, #0]
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800cc1a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	2200      	movs	r2, #0
 800cc22:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	f04f 32ff 	mov.w	r2, #4294967295
 800cc2c:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cc34:	2b20      	cmp	r3, #32
 800cc36:	d00a      	beq.n	800cc4e <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800cc38:	68f8      	ldr	r0, [r7, #12]
 800cc3a:	f7ff fefb 	bl	800ca34 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	685a      	ldr	r2, [r3, #4]
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	f042 0208 	orr.w	r2, r2, #8
 800cc4c:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	2201      	movs	r2, #1
 800cc52:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	2200      	movs	r2, #0
 800cc5a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800cc5e:	68f8      	ldr	r0, [r7, #12]
 800cc60:	f7ff fe9a 	bl	800c998 <HAL_SAI_ErrorCallback>
#endif
}
 800cc64:	bf00      	nop
 800cc66:	3710      	adds	r7, #16
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	bd80      	pop	{r7, pc}

0800cc6c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b08a      	sub	sp, #40	@ 0x28
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d101      	bne.n	800cc7e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800cc7a:	2301      	movs	r3, #1
 800cc7c:	e075      	b.n	800cd6a <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d105      	bne.n	800cc96 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f007 fb89 	bl	80143a8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2204      	movs	r2, #4
 800cc9a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 f868 	bl	800cd74 <HAL_SD_InitCard>
 800cca4:	4603      	mov	r3, r0
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d001      	beq.n	800ccae <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ccaa:	2301      	movs	r3, #1
 800ccac:	e05d      	b.n	800cd6a <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800ccae:	f107 0308 	add.w	r3, r7, #8
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f000 fc61 	bl	800d57c <HAL_SD_GetCardStatus>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d001      	beq.n	800ccc4 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	e052      	b.n	800cd6a <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800ccc4:	7e3b      	ldrb	r3, [r7, #24]
 800ccc6:	b2db      	uxtb	r3, r3
 800ccc8:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800ccca:	7e7b      	ldrb	r3, [r7, #25]
 800cccc:	b2db      	uxtb	r3, r3
 800ccce:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccd4:	2b01      	cmp	r3, #1
 800ccd6:	d10a      	bne.n	800ccee <HAL_SD_Init+0x82>
 800ccd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d102      	bne.n	800cce4 <HAL_SD_Init+0x78>
 800ccde:	6a3b      	ldr	r3, [r7, #32]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d004      	beq.n	800ccee <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ccea:	659a      	str	r2, [r3, #88]	@ 0x58
 800ccec:	e00b      	b.n	800cd06 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccf2:	2b01      	cmp	r3, #1
 800ccf4:	d104      	bne.n	800cd00 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ccfc:	659a      	str	r2, [r3, #88]	@ 0x58
 800ccfe:	e002      	b.n	800cd06 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2200      	movs	r2, #0
 800cd04:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	68db      	ldr	r3, [r3, #12]
 800cd0a:	4619      	mov	r1, r3
 800cd0c:	6878      	ldr	r0, [r7, #4]
 800cd0e:	f000 fd1f 	bl	800d750 <HAL_SD_ConfigWideBusOperation>
 800cd12:	4603      	mov	r3, r0
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d001      	beq.n	800cd1c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800cd18:	2301      	movs	r3, #1
 800cd1a:	e026      	b.n	800cd6a <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800cd1c:	f7f5 fdcc 	bl	80028b8 <HAL_GetTick>
 800cd20:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cd22:	e011      	b.n	800cd48 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800cd24:	f7f5 fdc8 	bl	80028b8 <HAL_GetTick>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	69fb      	ldr	r3, [r7, #28]
 800cd2c:	1ad3      	subs	r3, r2, r3
 800cd2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd32:	d109      	bne.n	800cd48 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cd3a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	2201      	movs	r2, #1
 800cd40:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800cd44:	2303      	movs	r3, #3
 800cd46:	e010      	b.n	800cd6a <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f000 fe13 	bl	800d974 <HAL_SD_GetCardState>
 800cd4e:	4603      	mov	r3, r0
 800cd50:	2b04      	cmp	r3, #4
 800cd52:	d1e7      	bne.n	800cd24 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2200      	movs	r2, #0
 800cd58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2201      	movs	r2, #1
 800cd64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800cd68:	2300      	movs	r3, #0
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	3728      	adds	r7, #40	@ 0x28
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
	...

0800cd74 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cd74:	b590      	push	{r4, r7, lr}
 800cd76:	b08d      	sub	sp, #52	@ 0x34
 800cd78:	af02      	add	r7, sp, #8
 800cd7a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800cd80:	2300      	movs	r3, #0
 800cd82:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800cd84:	2300      	movs	r3, #0
 800cd86:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800cd8c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800cd90:	f04f 0100 	mov.w	r1, #0
 800cd94:	f7fd fcd0 	bl	800a738 <HAL_RCCEx_GetPeriphCLKFreq>
 800cd98:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800cd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d109      	bne.n	800cdb4 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	2201      	movs	r2, #1
 800cda4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800cdae:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	e070      	b.n	800ce96 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800cdb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdb6:	0a1b      	lsrs	r3, r3, #8
 800cdb8:	4a39      	ldr	r2, [pc, #228]	@ (800cea0 <HAL_SD_InitCard+0x12c>)
 800cdba:	fba2 2303 	umull	r2, r3, r2, r3
 800cdbe:	091b      	lsrs	r3, r3, #4
 800cdc0:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681c      	ldr	r4, [r3, #0]
 800cdc6:	466a      	mov	r2, sp
 800cdc8:	f107 0318 	add.w	r3, r7, #24
 800cdcc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800cdd0:	e882 0003 	stmia.w	r2, {r0, r1}
 800cdd4:	f107 030c 	add.w	r3, r7, #12
 800cdd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cdda:	4620      	mov	r0, r4
 800cddc:	f002 fe96 	bl	800fb0c <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4618      	mov	r0, r3
 800cde6:	f002 fed9 	bl	800fb9c <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800cdea:	69fb      	ldr	r3, [r7, #28]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d005      	beq.n	800cdfc <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800cdf0:	69fb      	ldr	r3, [r7, #28]
 800cdf2:	005b      	lsls	r3, r3, #1
 800cdf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdf6:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdfa:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800cdfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d007      	beq.n	800ce12 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800ce02:	4a28      	ldr	r2, [pc, #160]	@ (800cea4 <HAL_SD_InitCard+0x130>)
 800ce04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce06:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce0a:	3301      	adds	r3, #1
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f7f5 fd5f 	bl	80028d0 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ce12:	6878      	ldr	r0, [r7, #4]
 800ce14:	f000 fe9c 	bl	800db50 <SD_PowerON>
 800ce18:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ce1a:	6a3b      	ldr	r3, [r7, #32]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d00b      	beq.n	800ce38 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2201      	movs	r2, #1
 800ce24:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce2c:	6a3b      	ldr	r3, [r7, #32]
 800ce2e:	431a      	orrs	r2, r3
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800ce34:	2301      	movs	r3, #1
 800ce36:	e02e      	b.n	800ce96 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ce38:	6878      	ldr	r0, [r7, #4]
 800ce3a:	f000 fdbb 	bl	800d9b4 <SD_InitCard>
 800ce3e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ce40:	6a3b      	ldr	r3, [r7, #32]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d00b      	beq.n	800ce5e <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	2201      	movs	r2, #1
 800ce4a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce52:	6a3b      	ldr	r3, [r7, #32]
 800ce54:	431a      	orrs	r2, r3
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	e01b      	b.n	800ce96 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ce66:	4618      	mov	r0, r3
 800ce68:	f002 ff2e 	bl	800fcc8 <SDMMC_CmdBlockLength>
 800ce6c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ce6e:	6a3b      	ldr	r3, [r7, #32]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d00f      	beq.n	800ce94 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	4a0b      	ldr	r2, [pc, #44]	@ (800cea8 <HAL_SD_InitCard+0x134>)
 800ce7a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce80:	6a3b      	ldr	r3, [r7, #32]
 800ce82:	431a      	orrs	r2, r3
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2201      	movs	r2, #1
 800ce8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800ce90:	2301      	movs	r3, #1
 800ce92:	e000      	b.n	800ce96 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800ce94:	2300      	movs	r3, #0
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	372c      	adds	r7, #44	@ 0x2c
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd90      	pop	{r4, r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	014f8b59 	.word	0x014f8b59
 800cea4:	00012110 	.word	0x00012110
 800cea8:	1fe00fff 	.word	0x1fe00fff

0800ceac <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b084      	sub	sp, #16
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceb8:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cec0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d008      	beq.n	800ceda <HAL_SD_IRQHandler+0x2e>
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	f003 0308 	and.w	r3, r3, #8
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d003      	beq.n	800ceda <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800ced2:	6878      	ldr	r0, [r7, #4]
 800ced4:	f001 f928 	bl	800e128 <SD_Read_IT>
 800ced8:	e19a      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	f000 80ac 	beq.w	800d042 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cef2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681a      	ldr	r2, [r3, #0]
 800cefe:	4b59      	ldr	r3, [pc, #356]	@ (800d064 <HAL_SD_IRQHandler+0x1b8>)
 800cf00:	400b      	ands	r3, r1
 800cf02:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800cf12:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	68da      	ldr	r2, [r3, #12]
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cf22:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	f003 0308 	and.w	r3, r3, #8
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d038      	beq.n	800cfa0 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	f003 0302 	and.w	r3, r3, #2
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d104      	bne.n	800cf42 <HAL_SD_IRQHandler+0x96>
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	f003 0320 	and.w	r3, r3, #32
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d011      	beq.n	800cf66 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	4618      	mov	r0, r3
 800cf48:	f002 ff28 	bl	800fd9c <SDMMC_CmdStopTransfer>
 800cf4c:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d008      	beq.n	800cf66 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	431a      	orrs	r2, r3
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f007 f911 	bl	8014188 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	4a3f      	ldr	r2, [pc, #252]	@ (800d068 <HAL_SD_IRQHandler+0x1bc>)
 800cf6c:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2201      	movs	r2, #1
 800cf72:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	f003 0301 	and.w	r3, r3, #1
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d104      	bne.n	800cf90 <HAL_SD_IRQHandler+0xe4>
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	f003 0302 	and.w	r3, r3, #2
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d003      	beq.n	800cf98 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800cf90:	6878      	ldr	r0, [r7, #4]
 800cf92:	f007 f8bd 	bl	8014110 <HAL_SD_RxCpltCallback>
 800cf96:	e13b      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800cf98:	6878      	ldr	r0, [r7, #4]
 800cf9a:	f007 f8d7 	bl	801414c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800cf9e:	e137      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	f000 8132 	beq.w	800d210 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	2200      	movs	r2, #0
 800cfba:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	f003 0302 	and.w	r3, r3, #2
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d104      	bne.n	800cfd8 <HAL_SD_IRQHandler+0x12c>
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	f003 0320 	and.w	r3, r3, #32
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d011      	beq.n	800cffc <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f002 fedd 	bl	800fd9c <SDMMC_CmdStopTransfer>
 800cfe2:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800cfe4:	68bb      	ldr	r3, [r7, #8]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d008      	beq.n	800cffc <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	431a      	orrs	r2, r3
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800cff6:	6878      	ldr	r0, [r7, #4]
 800cff8:	f007 f8c6 	bl	8014188 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2201      	movs	r2, #1
 800d000:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2200      	movs	r2, #0
 800d008:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	f003 0310 	and.w	r3, r3, #16
 800d010:	2b00      	cmp	r3, #0
 800d012:	d104      	bne.n	800d01e <HAL_SD_IRQHandler+0x172>
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	f003 0320 	and.w	r3, r3, #32
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d002      	beq.n	800d024 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f007 f894 	bl	801414c <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	f003 0301 	and.w	r3, r3, #1
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d105      	bne.n	800d03a <HAL_SD_IRQHandler+0x18e>
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	f003 0302 	and.w	r3, r3, #2
 800d034:	2b00      	cmp	r3, #0
 800d036:	f000 80eb 	beq.w	800d210 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f007 f868 	bl	8014110 <HAL_SD_RxCpltCallback>
}
 800d040:	e0e6      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d048:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d00d      	beq.n	800d06c <HAL_SD_IRQHandler+0x1c0>
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	f003 0308 	and.w	r3, r3, #8
 800d056:	2b00      	cmp	r3, #0
 800d058:	d008      	beq.n	800d06c <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800d05a:	6878      	ldr	r0, [r7, #4]
 800d05c:	f001 f8aa 	bl	800e1b4 <SD_Write_IT>
 800d060:	e0d6      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
 800d062:	bf00      	nop
 800d064:	ffff3ec5 	.word	0xffff3ec5
 800d068:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d072:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800d076:	2b00      	cmp	r3, #0
 800d078:	f000 809d 	beq.w	800d1b6 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d082:	f003 0302 	and.w	r3, r3, #2
 800d086:	2b00      	cmp	r3, #0
 800d088:	d005      	beq.n	800d096 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d08e:	f043 0202 	orr.w	r2, r3, #2
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d09c:	f003 0308 	and.w	r3, r3, #8
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d005      	beq.n	800d0b0 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0a8:	f043 0208 	orr.w	r2, r3, #8
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0b6:	f003 0320 	and.w	r3, r3, #32
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d005      	beq.n	800d0ca <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0c2:	f043 0220 	orr.w	r2, r3, #32
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0d0:	f003 0310 	and.w	r3, r3, #16
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d005      	beq.n	800d0e4 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0dc:	f043 0210 	orr.w	r2, r3, #16
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	4a4b      	ldr	r2, [pc, #300]	@ (800d218 <HAL_SD_IRQHandler+0x36c>)
 800d0ea:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800d0fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	68da      	ldr	r2, [r3, #12]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d10a:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d11a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	68da      	ldr	r2, [r3, #12]
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800d12a:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	4618      	mov	r0, r3
 800d132:	f002 fe33 	bl	800fd9c <SDMMC_CmdStopTransfer>
 800d136:	4602      	mov	r2, r0
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d13c:	431a      	orrs	r2, r3
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	68da      	ldr	r2, [r3, #12]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d150:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d15a:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	f003 0308 	and.w	r3, r3, #8
 800d162:	2b00      	cmp	r3, #0
 800d164:	d00a      	beq.n	800d17c <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2201      	movs	r2, #1
 800d16a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	2200      	movs	r2, #0
 800d172:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f007 f807 	bl	8014188 <HAL_SD_ErrorCallback>
}
 800d17a:	e049      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d182:	2b00      	cmp	r3, #0
 800d184:	d044      	beq.n	800d210 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d040      	beq.n	800d210 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800d19c:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2201      	movs	r2, #1
 800d1aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f006 ffea 	bl	8014188 <HAL_SD_ErrorCallback>
}
 800d1b4:	e02c      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d025      	beq.n	800d210 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1cc:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1d4:	f003 0304 	and.w	r3, r3, #4
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d10c      	bne.n	800d1f6 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	f003 0320 	and.w	r3, r3, #32
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d003      	beq.n	800d1ee <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800d1e6:	6878      	ldr	r0, [r7, #4]
 800d1e8:	f007 f88a 	bl	8014300 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800d1ec:	e010      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f007 f822 	bl	8014238 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800d1f4:	e00c      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	f003 0320 	and.w	r3, r3, #32
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d003      	beq.n	800d208 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f007 f84f 	bl	80142a4 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800d206:	e003      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800d208:	6878      	ldr	r0, [r7, #4]
 800d20a:	f006 ffdf 	bl	80141cc <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800d20e:	e7ff      	b.n	800d210 <HAL_SD_IRQHandler+0x364>
 800d210:	bf00      	nop
 800d212:	3710      	adds	r7, #16
 800d214:	46bd      	mov	sp, r7
 800d216:	bd80      	pop	{r7, pc}
 800d218:	18000f3a 	.word	0x18000f3a

0800d21c <HAL_SD_GetError>:
  * @param  hsd : Pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval SD Error Code
  */
uint32_t HAL_SD_GetError(const SD_HandleTypeDef *hsd)
{
 800d21c:	b480      	push	{r7}
 800d21e:	b083      	sub	sp, #12
 800d220:	af00      	add	r7, sp, #0
 800d222:	6078      	str	r0, [r7, #4]
  return hsd->ErrorCode;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 800d228:	4618      	mov	r0, r3
 800d22a:	370c      	adds	r7, #12
 800d22c:	46bd      	mov	sp, r7
 800d22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d232:	4770      	bx	lr

0800d234 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d234:	b480      	push	{r7}
 800d236:	b083      	sub	sp, #12
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
 800d23c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d242:	0f9b      	lsrs	r3, r3, #30
 800d244:	b2da      	uxtb	r2, r3
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d24e:	0e9b      	lsrs	r3, r3, #26
 800d250:	b2db      	uxtb	r3, r3
 800d252:	f003 030f 	and.w	r3, r3, #15
 800d256:	b2da      	uxtb	r2, r3
 800d258:	683b      	ldr	r3, [r7, #0]
 800d25a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d260:	0e1b      	lsrs	r3, r3, #24
 800d262:	b2db      	uxtb	r3, r3
 800d264:	f003 0303 	and.w	r3, r3, #3
 800d268:	b2da      	uxtb	r2, r3
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d272:	0c1b      	lsrs	r3, r3, #16
 800d274:	b2da      	uxtb	r2, r3
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d27e:	0a1b      	lsrs	r3, r3, #8
 800d280:	b2da      	uxtb	r2, r3
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d28a:	b2da      	uxtb	r2, r3
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d294:	0d1b      	lsrs	r3, r3, #20
 800d296:	b29a      	uxth	r2, r3
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2a0:	0c1b      	lsrs	r3, r3, #16
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	f003 030f 	and.w	r3, r3, #15
 800d2a8:	b2da      	uxtb	r2, r3
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2b2:	0bdb      	lsrs	r3, r3, #15
 800d2b4:	b2db      	uxtb	r3, r3
 800d2b6:	f003 0301 	and.w	r3, r3, #1
 800d2ba:	b2da      	uxtb	r2, r3
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2c4:	0b9b      	lsrs	r3, r3, #14
 800d2c6:	b2db      	uxtb	r3, r3
 800d2c8:	f003 0301 	and.w	r3, r3, #1
 800d2cc:	b2da      	uxtb	r2, r3
 800d2ce:	683b      	ldr	r3, [r7, #0]
 800d2d0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2d6:	0b5b      	lsrs	r3, r3, #13
 800d2d8:	b2db      	uxtb	r3, r3
 800d2da:	f003 0301 	and.w	r3, r3, #1
 800d2de:	b2da      	uxtb	r2, r3
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d2e8:	0b1b      	lsrs	r3, r3, #12
 800d2ea:	b2db      	uxtb	r3, r3
 800d2ec:	f003 0301 	and.w	r3, r3, #1
 800d2f0:	b2da      	uxtb	r2, r3
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d300:	2b00      	cmp	r3, #0
 800d302:	d163      	bne.n	800d3cc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d308:	009a      	lsls	r2, r3, #2
 800d30a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800d30e:	4013      	ands	r3, r2
 800d310:	687a      	ldr	r2, [r7, #4]
 800d312:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800d314:	0f92      	lsrs	r2, r2, #30
 800d316:	431a      	orrs	r2, r3
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d320:	0edb      	lsrs	r3, r3, #27
 800d322:	b2db      	uxtb	r3, r3
 800d324:	f003 0307 	and.w	r3, r3, #7
 800d328:	b2da      	uxtb	r2, r3
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d332:	0e1b      	lsrs	r3, r3, #24
 800d334:	b2db      	uxtb	r3, r3
 800d336:	f003 0307 	and.w	r3, r3, #7
 800d33a:	b2da      	uxtb	r2, r3
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d344:	0d5b      	lsrs	r3, r3, #21
 800d346:	b2db      	uxtb	r3, r3
 800d348:	f003 0307 	and.w	r3, r3, #7
 800d34c:	b2da      	uxtb	r2, r3
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d356:	0c9b      	lsrs	r3, r3, #18
 800d358:	b2db      	uxtb	r3, r3
 800d35a:	f003 0307 	and.w	r3, r3, #7
 800d35e:	b2da      	uxtb	r2, r3
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d368:	0bdb      	lsrs	r3, r3, #15
 800d36a:	b2db      	uxtb	r3, r3
 800d36c:	f003 0307 	and.w	r3, r3, #7
 800d370:	b2da      	uxtb	r2, r3
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	691b      	ldr	r3, [r3, #16]
 800d37a:	1c5a      	adds	r2, r3, #1
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	7e1b      	ldrb	r3, [r3, #24]
 800d384:	b2db      	uxtb	r3, r3
 800d386:	f003 0307 	and.w	r3, r3, #7
 800d38a:	3302      	adds	r3, #2
 800d38c:	2201      	movs	r2, #1
 800d38e:	fa02 f303 	lsl.w	r3, r2, r3
 800d392:	687a      	ldr	r2, [r7, #4]
 800d394:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d396:	fb03 f202 	mul.w	r2, r3, r2
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	7a1b      	ldrb	r3, [r3, #8]
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	f003 030f 	and.w	r3, r3, #15
 800d3a8:	2201      	movs	r2, #1
 800d3aa:	409a      	lsls	r2, r3
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d3b4:	687a      	ldr	r2, [r7, #4]
 800d3b6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800d3b8:	0a52      	lsrs	r2, r2, #9
 800d3ba:	fb03 f202 	mul.w	r2, r3, r2
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d3c8:	655a      	str	r2, [r3, #84]	@ 0x54
 800d3ca:	e031      	b.n	800d430 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3d0:	2b01      	cmp	r3, #1
 800d3d2:	d11d      	bne.n	800d410 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d3d8:	041b      	lsls	r3, r3, #16
 800d3da:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d3e2:	0c1b      	lsrs	r3, r3, #16
 800d3e4:	431a      	orrs	r2, r3
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	691b      	ldr	r3, [r3, #16]
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	029a      	lsls	r2, r3, #10
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d404:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	655a      	str	r2, [r3, #84]	@ 0x54
 800d40e:	e00f      	b.n	800d430 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4a58      	ldr	r2, [pc, #352]	@ (800d578 <HAL_SD_GetCardCSD+0x344>)
 800d416:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d41c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2201      	movs	r2, #1
 800d428:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800d42c:	2301      	movs	r3, #1
 800d42e:	e09d      	b.n	800d56c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d434:	0b9b      	lsrs	r3, r3, #14
 800d436:	b2db      	uxtb	r3, r3
 800d438:	f003 0301 	and.w	r3, r3, #1
 800d43c:	b2da      	uxtb	r2, r3
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d446:	09db      	lsrs	r3, r3, #7
 800d448:	b2db      	uxtb	r3, r3
 800d44a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d44e:	b2da      	uxtb	r2, r3
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d458:	b2db      	uxtb	r3, r3
 800d45a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d45e:	b2da      	uxtb	r2, r3
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d468:	0fdb      	lsrs	r3, r3, #31
 800d46a:	b2da      	uxtb	r2, r3
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d474:	0f5b      	lsrs	r3, r3, #29
 800d476:	b2db      	uxtb	r3, r3
 800d478:	f003 0303 	and.w	r3, r3, #3
 800d47c:	b2da      	uxtb	r2, r3
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d486:	0e9b      	lsrs	r3, r3, #26
 800d488:	b2db      	uxtb	r3, r3
 800d48a:	f003 0307 	and.w	r3, r3, #7
 800d48e:	b2da      	uxtb	r2, r3
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d498:	0d9b      	lsrs	r3, r3, #22
 800d49a:	b2db      	uxtb	r3, r3
 800d49c:	f003 030f 	and.w	r3, r3, #15
 800d4a0:	b2da      	uxtb	r2, r3
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d4aa:	0d5b      	lsrs	r3, r3, #21
 800d4ac:	b2db      	uxtb	r3, r3
 800d4ae:	f003 0301 	and.w	r3, r3, #1
 800d4b2:	b2da      	uxtb	r2, r3
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	2200      	movs	r2, #0
 800d4be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d4c6:	0c1b      	lsrs	r3, r3, #16
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	f003 0301 	and.w	r3, r3, #1
 800d4ce:	b2da      	uxtb	r2, r3
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d4da:	0bdb      	lsrs	r3, r3, #15
 800d4dc:	b2db      	uxtb	r3, r3
 800d4de:	f003 0301 	and.w	r3, r3, #1
 800d4e2:	b2da      	uxtb	r2, r3
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d4ee:	0b9b      	lsrs	r3, r3, #14
 800d4f0:	b2db      	uxtb	r3, r3
 800d4f2:	f003 0301 	and.w	r3, r3, #1
 800d4f6:	b2da      	uxtb	r2, r3
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d502:	0b5b      	lsrs	r3, r3, #13
 800d504:	b2db      	uxtb	r3, r3
 800d506:	f003 0301 	and.w	r3, r3, #1
 800d50a:	b2da      	uxtb	r2, r3
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d516:	0b1b      	lsrs	r3, r3, #12
 800d518:	b2db      	uxtb	r3, r3
 800d51a:	f003 0301 	and.w	r3, r3, #1
 800d51e:	b2da      	uxtb	r2, r3
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d52a:	0a9b      	lsrs	r3, r3, #10
 800d52c:	b2db      	uxtb	r3, r3
 800d52e:	f003 0303 	and.w	r3, r3, #3
 800d532:	b2da      	uxtb	r2, r3
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d53e:	0a1b      	lsrs	r3, r3, #8
 800d540:	b2db      	uxtb	r3, r3
 800d542:	f003 0303 	and.w	r3, r3, #3
 800d546:	b2da      	uxtb	r2, r3
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d552:	085b      	lsrs	r3, r3, #1
 800d554:	b2db      	uxtb	r3, r3
 800d556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d55a:	b2da      	uxtb	r2, r3
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	2201      	movs	r2, #1
 800d566:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800d56a:	2300      	movs	r3, #0
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	370c      	adds	r7, #12
 800d570:	46bd      	mov	sp, r7
 800d572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d576:	4770      	bx	lr
 800d578:	1fe00fff 	.word	0x1fe00fff

0800d57c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b094      	sub	sp, #80	@ 0x50
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
 800d584:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800d586:	2300      	movs	r3, #0
 800d588:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d592:	b2db      	uxtb	r3, r3
 800d594:	2b03      	cmp	r3, #3
 800d596:	d101      	bne.n	800d59c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800d598:	2301      	movs	r3, #1
 800d59a:	e0a7      	b.n	800d6ec <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800d59c:	f107 0308 	add.w	r3, r7, #8
 800d5a0:	4619      	mov	r1, r3
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f000 fb62 	bl	800dc6c <SD_SendSDStatus>
 800d5a8:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800d5aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d011      	beq.n	800d5d4 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a4f      	ldr	r2, [pc, #316]	@ (800d6f4 <HAL_SD_GetCardStatus+0x178>)
 800d5b6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d5bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d5be:	431a      	orrs	r2, r3
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800d5cc:	2301      	movs	r3, #1
 800d5ce:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800d5d2:	e070      	b.n	800d6b6 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800d5d4:	68bb      	ldr	r3, [r7, #8]
 800d5d6:	099b      	lsrs	r3, r3, #6
 800d5d8:	b2db      	uxtb	r3, r3
 800d5da:	f003 0303 	and.w	r3, r3, #3
 800d5de:	b2da      	uxtb	r2, r3
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	095b      	lsrs	r3, r3, #5
 800d5e8:	b2db      	uxtb	r3, r3
 800d5ea:	f003 0301 	and.w	r3, r3, #1
 800d5ee:	b2da      	uxtb	r2, r3
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800d5f4:	68bb      	ldr	r3, [r7, #8]
 800d5f6:	0a1b      	lsrs	r3, r3, #8
 800d5f8:	b29b      	uxth	r3, r3
 800d5fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d5fe:	b29a      	uxth	r2, r3
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	0e1b      	lsrs	r3, r3, #24
 800d604:	b29b      	uxth	r3, r3
 800d606:	4313      	orrs	r3, r2
 800d608:	b29a      	uxth	r2, r3
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	061a      	lsls	r2, r3, #24
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	021b      	lsls	r3, r3, #8
 800d616:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800d61a:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	0a1b      	lsrs	r3, r3, #8
 800d620:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d624:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	0e1b      	lsrs	r3, r3, #24
 800d62a:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d62c:	683b      	ldr	r3, [r7, #0]
 800d62e:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	b2da      	uxtb	r2, r3
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800d638:	693b      	ldr	r3, [r7, #16]
 800d63a:	0a1b      	lsrs	r3, r3, #8
 800d63c:	b2da      	uxtb	r2, r3
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800d642:	693b      	ldr	r3, [r7, #16]
 800d644:	0d1b      	lsrs	r3, r3, #20
 800d646:	b2db      	uxtb	r3, r3
 800d648:	f003 030f 	and.w	r3, r3, #15
 800d64c:	b2da      	uxtb	r2, r3
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800d652:	693b      	ldr	r3, [r7, #16]
 800d654:	0c1b      	lsrs	r3, r3, #16
 800d656:	b29b      	uxth	r3, r3
 800d658:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d65c:	b29a      	uxth	r2, r3
 800d65e:	697b      	ldr	r3, [r7, #20]
 800d660:	b29b      	uxth	r3, r3
 800d662:	b2db      	uxtb	r3, r3
 800d664:	b29b      	uxth	r3, r3
 800d666:	4313      	orrs	r3, r2
 800d668:	b29a      	uxth	r2, r3
 800d66a:	683b      	ldr	r3, [r7, #0]
 800d66c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800d66e:	697b      	ldr	r3, [r7, #20]
 800d670:	0a9b      	lsrs	r3, r3, #10
 800d672:	b2db      	uxtb	r3, r3
 800d674:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d678:	b2da      	uxtb	r2, r3
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	0a1b      	lsrs	r3, r3, #8
 800d682:	b2db      	uxtb	r3, r3
 800d684:	f003 0303 	and.w	r3, r3, #3
 800d688:	b2da      	uxtb	r2, r3
 800d68a:	683b      	ldr	r3, [r7, #0]
 800d68c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800d68e:	697b      	ldr	r3, [r7, #20]
 800d690:	091b      	lsrs	r3, r3, #4
 800d692:	b2db      	uxtb	r3, r3
 800d694:	f003 030f 	and.w	r3, r3, #15
 800d698:	b2da      	uxtb	r2, r3
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800d69e:	697b      	ldr	r3, [r7, #20]
 800d6a0:	b2db      	uxtb	r3, r3
 800d6a2:	f003 030f 	and.w	r3, r3, #15
 800d6a6:	b2da      	uxtb	r2, r3
 800d6a8:	683b      	ldr	r3, [r7, #0]
 800d6aa:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800d6ac:	69bb      	ldr	r3, [r7, #24]
 800d6ae:	0e1b      	lsrs	r3, r3, #24
 800d6b0:	b2da      	uxtb	r2, r3
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f002 fb02 	bl	800fcc8 <SDMMC_CmdBlockLength>
 800d6c4:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800d6c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d00d      	beq.n	800d6e8 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	4a08      	ldr	r2, [pc, #32]	@ (800d6f4 <HAL_SD_GetCardStatus+0x178>)
 800d6d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d6d8:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	2201      	movs	r2, #1
 800d6de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 800d6e8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	3750      	adds	r7, #80	@ 0x50
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	1fe00fff 	.word	0x1fe00fff

0800d6f8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b083      	sub	sp, #12
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
 800d700:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d70e:	683b      	ldr	r3, [r7, #0]
 800d710:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d726:	683b      	ldr	r3, [r7, #0]
 800d728:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d72e:	683b      	ldr	r3, [r7, #0]
 800d730:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d742:	2300      	movs	r3, #0
}
 800d744:	4618      	mov	r0, r3
 800d746:	370c      	adds	r7, #12
 800d748:	46bd      	mov	sp, r7
 800d74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74e:	4770      	bx	lr

0800d750 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d750:	b590      	push	{r4, r7, lr}
 800d752:	b08d      	sub	sp, #52	@ 0x34
 800d754:	af02      	add	r7, sp, #8
 800d756:	6078      	str	r0, [r7, #4]
 800d758:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 800d75a:	2300      	movs	r3, #0
 800d75c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2203      	movs	r2, #3
 800d764:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d76c:	2b03      	cmp	r3, #3
 800d76e:	d02e      	beq.n	800d7ce <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d776:	d106      	bne.n	800d786 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d77c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	635a      	str	r2, [r3, #52]	@ 0x34
 800d784:	e029      	b.n	800d7da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d78c:	d10a      	bne.n	800d7a4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d78e:	6878      	ldr	r0, [r7, #4]
 800d790:	f000 fb64 	bl	800de5c <SD_WideBus_Enable>
 800d794:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d79a:	6a3b      	ldr	r3, [r7, #32]
 800d79c:	431a      	orrs	r2, r3
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	635a      	str	r2, [r3, #52]	@ 0x34
 800d7a2:	e01a      	b.n	800d7da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d10a      	bne.n	800d7c0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f000 fba1 	bl	800def2 <SD_WideBus_Disable>
 800d7b0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d7b6:	6a3b      	ldr	r3, [r7, #32]
 800d7b8:	431a      	orrs	r2, r3
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	635a      	str	r2, [r3, #52]	@ 0x34
 800d7be:	e00c      	b.n	800d7da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7c4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	635a      	str	r2, [r3, #52]	@ 0x34
 800d7cc:	e005      	b.n	800d7da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7d2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d007      	beq.n	800d7f2 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	4a5f      	ldr	r2, [pc, #380]	@ (800d964 <HAL_SD_ConfigWideBusOperation+0x214>)
 800d7e8:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d7f0:	e096      	b.n	800d920 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800d7f2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800d7f6:	f04f 0100 	mov.w	r1, #0
 800d7fa:	f7fc ff9d 	bl	800a738 <HAL_RCCEx_GetPeriphCLKFreq>
 800d7fe:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800d800:	69fb      	ldr	r3, [r7, #28]
 800d802:	2b00      	cmp	r3, #0
 800d804:	f000 8083 	beq.w	800d90e <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	685b      	ldr	r3, [r3, #4]
 800d80c:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	689b      	ldr	r3, [r3, #8]
 800d812:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	691b      	ldr	r3, [r3, #16]
 800d81c:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	695a      	ldr	r2, [r3, #20]
 800d822:	69fb      	ldr	r3, [r7, #28]
 800d824:	4950      	ldr	r1, [pc, #320]	@ (800d968 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d826:	fba1 1303 	umull	r1, r3, r1, r3
 800d82a:	0e1b      	lsrs	r3, r3, #24
 800d82c:	429a      	cmp	r2, r3
 800d82e:	d303      	bcc.n	800d838 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	695b      	ldr	r3, [r3, #20]
 800d834:	61bb      	str	r3, [r7, #24]
 800d836:	e05a      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d83c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d840:	d103      	bne.n	800d84a <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	695b      	ldr	r3, [r3, #20]
 800d846:	61bb      	str	r3, [r7, #24]
 800d848:	e051      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d84e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d852:	d126      	bne.n	800d8a2 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	695b      	ldr	r3, [r3, #20]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d10e      	bne.n	800d87a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800d85c:	69fb      	ldr	r3, [r7, #28]
 800d85e:	4a43      	ldr	r2, [pc, #268]	@ (800d96c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d860:	4293      	cmp	r3, r2
 800d862:	d906      	bls.n	800d872 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800d864:	69fb      	ldr	r3, [r7, #28]
 800d866:	4a40      	ldr	r2, [pc, #256]	@ (800d968 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d868:	fba2 2303 	umull	r2, r3, r2, r3
 800d86c:	0e5b      	lsrs	r3, r3, #25
 800d86e:	61bb      	str	r3, [r7, #24]
 800d870:	e03d      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	695b      	ldr	r3, [r3, #20]
 800d876:	61bb      	str	r3, [r7, #24]
 800d878:	e039      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	695b      	ldr	r3, [r3, #20]
 800d87e:	005b      	lsls	r3, r3, #1
 800d880:	69fa      	ldr	r2, [r7, #28]
 800d882:	fbb2 f3f3 	udiv	r3, r2, r3
 800d886:	4a39      	ldr	r2, [pc, #228]	@ (800d96c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d888:	4293      	cmp	r3, r2
 800d88a:	d906      	bls.n	800d89a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800d88c:	69fb      	ldr	r3, [r7, #28]
 800d88e:	4a36      	ldr	r2, [pc, #216]	@ (800d968 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d890:	fba2 2303 	umull	r2, r3, r2, r3
 800d894:	0e5b      	lsrs	r3, r3, #25
 800d896:	61bb      	str	r3, [r7, #24]
 800d898:	e029      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	695b      	ldr	r3, [r3, #20]
 800d89e:	61bb      	str	r3, [r7, #24]
 800d8a0:	e025      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	695b      	ldr	r3, [r3, #20]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d10e      	bne.n	800d8c8 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800d8aa:	69fb      	ldr	r3, [r7, #28]
 800d8ac:	4a30      	ldr	r2, [pc, #192]	@ (800d970 <HAL_SD_ConfigWideBusOperation+0x220>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d906      	bls.n	800d8c0 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800d8b2:	69fb      	ldr	r3, [r7, #28]
 800d8b4:	4a2c      	ldr	r2, [pc, #176]	@ (800d968 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d8b6:	fba2 2303 	umull	r2, r3, r2, r3
 800d8ba:	0e1b      	lsrs	r3, r3, #24
 800d8bc:	61bb      	str	r3, [r7, #24]
 800d8be:	e016      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	695b      	ldr	r3, [r3, #20]
 800d8c4:	61bb      	str	r3, [r7, #24]
 800d8c6:	e012      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	695b      	ldr	r3, [r3, #20]
 800d8cc:	005b      	lsls	r3, r3, #1
 800d8ce:	69fa      	ldr	r2, [r7, #28]
 800d8d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8d4:	4a26      	ldr	r2, [pc, #152]	@ (800d970 <HAL_SD_ConfigWideBusOperation+0x220>)
 800d8d6:	4293      	cmp	r3, r2
 800d8d8:	d906      	bls.n	800d8e8 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800d8da:	69fb      	ldr	r3, [r7, #28]
 800d8dc:	4a22      	ldr	r2, [pc, #136]	@ (800d968 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d8de:	fba2 2303 	umull	r2, r3, r2, r3
 800d8e2:	0e1b      	lsrs	r3, r3, #24
 800d8e4:	61bb      	str	r3, [r7, #24]
 800d8e6:	e002      	b.n	800d8ee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	695b      	ldr	r3, [r3, #20]
 800d8ec:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681c      	ldr	r4, [r3, #0]
 800d8f2:	466a      	mov	r2, sp
 800d8f4:	f107 0314 	add.w	r3, r7, #20
 800d8f8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d8fc:	e882 0003 	stmia.w	r2, {r0, r1}
 800d900:	f107 0308 	add.w	r3, r7, #8
 800d904:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d906:	4620      	mov	r0, r4
 800d908:	f002 f900 	bl	800fb0c <SDMMC_Init>
 800d90c:	e008      	b.n	800d920 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d912:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800d91a:	2301      	movs	r3, #1
 800d91c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d928:	4618      	mov	r0, r3
 800d92a:	f002 f9cd 	bl	800fcc8 <SDMMC_CmdBlockLength>
 800d92e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d930:	6a3b      	ldr	r3, [r7, #32]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d00c      	beq.n	800d950 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	4a0a      	ldr	r2, [pc, #40]	@ (800d964 <HAL_SD_ConfigWideBusOperation+0x214>)
 800d93c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d942:	6a3b      	ldr	r3, [r7, #32]
 800d944:	431a      	orrs	r2, r3
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800d94a:	2301      	movs	r3, #1
 800d94c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	2201      	movs	r2, #1
 800d954:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800d958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d95c:	4618      	mov	r0, r3
 800d95e:	372c      	adds	r7, #44	@ 0x2c
 800d960:	46bd      	mov	sp, r7
 800d962:	bd90      	pop	{r4, r7, pc}
 800d964:	1fe00fff 	.word	0x1fe00fff
 800d968:	55e63b89 	.word	0x55e63b89
 800d96c:	02faf080 	.word	0x02faf080
 800d970:	017d7840 	.word	0x017d7840

0800d974 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b086      	sub	sp, #24
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d97c:	2300      	movs	r3, #0
 800d97e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d980:	f107 030c 	add.w	r3, r7, #12
 800d984:	4619      	mov	r1, r3
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	f000 fa40 	bl	800de0c <SD_SendStatus>
 800d98c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d98e:	697b      	ldr	r3, [r7, #20]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d005      	beq.n	800d9a0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d998:	697b      	ldr	r3, [r7, #20]
 800d99a:	431a      	orrs	r2, r3
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	0a5b      	lsrs	r3, r3, #9
 800d9a4:	f003 030f 	and.w	r3, r3, #15
 800d9a8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d9aa:	693b      	ldr	r3, [r7, #16]
}
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	3718      	adds	r7, #24
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	bd80      	pop	{r7, pc}

0800d9b4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b090      	sub	sp, #64	@ 0x40
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800d9bc:	2300      	movs	r3, #0
 800d9be:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800d9c0:	f7f4 ff7a 	bl	80028b8 <HAL_GetTick>
 800d9c4:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	f002 f8f7 	bl	800fbbe <SDMMC_GetPowerState>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d102      	bne.n	800d9dc <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800d9d6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800d9da:	e0b5      	b.n	800db48 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9e0:	2b03      	cmp	r3, #3
 800d9e2:	d02e      	beq.n	800da42 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	f002 fafc 	bl	800ffe6 <SDMMC_CmdSendCID>
 800d9ee:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800d9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d001      	beq.n	800d9fa <SD_InitCard+0x46>
    {
      return errorstate;
 800d9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9f8:	e0a6      	b.n	800db48 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	2100      	movs	r1, #0
 800da00:	4618      	mov	r0, r3
 800da02:	f002 f922 	bl	800fc4a <SDMMC_GetResponse>
 800da06:	4602      	mov	r2, r0
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	2104      	movs	r1, #4
 800da12:	4618      	mov	r0, r3
 800da14:	f002 f919 	bl	800fc4a <SDMMC_GetResponse>
 800da18:	4602      	mov	r2, r0
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	2108      	movs	r1, #8
 800da24:	4618      	mov	r0, r3
 800da26:	f002 f910 	bl	800fc4a <SDMMC_GetResponse>
 800da2a:	4602      	mov	r2, r0
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	210c      	movs	r1, #12
 800da36:	4618      	mov	r0, r3
 800da38:	f002 f907 	bl	800fc4a <SDMMC_GetResponse>
 800da3c:	4602      	mov	r2, r0
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da46:	2b03      	cmp	r3, #3
 800da48:	d01d      	beq.n	800da86 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800da4a:	e019      	b.n	800da80 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	f107 020a 	add.w	r2, r7, #10
 800da54:	4611      	mov	r1, r2
 800da56:	4618      	mov	r0, r3
 800da58:	f002 fb04 	bl	8010064 <SDMMC_CmdSetRelAdd>
 800da5c:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800da5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da60:	2b00      	cmp	r3, #0
 800da62:	d001      	beq.n	800da68 <SD_InitCard+0xb4>
      {
        return errorstate;
 800da64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da66:	e06f      	b.n	800db48 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800da68:	f7f4 ff26 	bl	80028b8 <HAL_GetTick>
 800da6c:	4602      	mov	r2, r0
 800da6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da70:	1ad3      	subs	r3, r2, r3
 800da72:	f241 3287 	movw	r2, #4999	@ 0x1387
 800da76:	4293      	cmp	r3, r2
 800da78:	d902      	bls.n	800da80 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800da7a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800da7e:	e063      	b.n	800db48 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800da80:	897b      	ldrh	r3, [r7, #10]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d0e2      	beq.n	800da4c <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da8a:	2b03      	cmp	r3, #3
 800da8c:	d036      	beq.n	800dafc <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800da8e:	897b      	ldrh	r3, [r7, #10]
 800da90:	461a      	mov	r2, r3
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681a      	ldr	r2, [r3, #0]
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800da9e:	041b      	lsls	r3, r3, #16
 800daa0:	4619      	mov	r1, r3
 800daa2:	4610      	mov	r0, r2
 800daa4:	f002 fabe 	bl	8010024 <SDMMC_CmdSendCSD>
 800daa8:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800daaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daac:	2b00      	cmp	r3, #0
 800daae:	d001      	beq.n	800dab4 <SD_InitCard+0x100>
    {
      return errorstate;
 800dab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dab2:	e049      	b.n	800db48 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	2100      	movs	r1, #0
 800daba:	4618      	mov	r0, r3
 800dabc:	f002 f8c5 	bl	800fc4a <SDMMC_GetResponse>
 800dac0:	4602      	mov	r2, r0
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	2104      	movs	r1, #4
 800dacc:	4618      	mov	r0, r3
 800dace:	f002 f8bc 	bl	800fc4a <SDMMC_GetResponse>
 800dad2:	4602      	mov	r2, r0
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	2108      	movs	r1, #8
 800dade:	4618      	mov	r0, r3
 800dae0:	f002 f8b3 	bl	800fc4a <SDMMC_GetResponse>
 800dae4:	4602      	mov	r2, r0
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	210c      	movs	r1, #12
 800daf0:	4618      	mov	r0, r3
 800daf2:	f002 f8aa 	bl	800fc4a <SDMMC_GetResponse>
 800daf6:	4602      	mov	r2, r0
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	2104      	movs	r1, #4
 800db02:	4618      	mov	r0, r3
 800db04:	f002 f8a1 	bl	800fc4a <SDMMC_GetResponse>
 800db08:	4603      	mov	r3, r0
 800db0a:	0d1a      	lsrs	r2, r3, #20
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800db10:	f107 030c 	add.w	r3, r7, #12
 800db14:	4619      	mov	r1, r3
 800db16:	6878      	ldr	r0, [r7, #4]
 800db18:	f7ff fb8c 	bl	800d234 <HAL_SD_GetCardCSD>
 800db1c:	4603      	mov	r3, r0
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d002      	beq.n	800db28 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800db22:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800db26:	e00f      	b.n	800db48 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681a      	ldr	r2, [r3, #0]
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db30:	041b      	lsls	r3, r3, #16
 800db32:	4619      	mov	r1, r3
 800db34:	4610      	mov	r0, r2
 800db36:	f002 f96d 	bl	800fe14 <SDMMC_CmdSelDesel>
 800db3a:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800db3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d001      	beq.n	800db46 <SD_InitCard+0x192>
  {
    return errorstate;
 800db42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db44:	e000      	b.n	800db48 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800db46:	2300      	movs	r3, #0
}
 800db48:	4618      	mov	r0, r3
 800db4a:	3740      	adds	r7, #64	@ 0x40
 800db4c:	46bd      	mov	sp, r7
 800db4e:	bd80      	pop	{r7, pc}

0800db50 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b086      	sub	sp, #24
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800db58:	2300      	movs	r3, #0
 800db5a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800db5c:	2300      	movs	r3, #0
 800db5e:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800db60:	2300      	movs	r3, #0
 800db62:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	4618      	mov	r0, r3
 800db6a:	f002 f976 	bl	800fe5a <SDMMC_CmdGoIdleState>
 800db6e:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d001      	beq.n	800db7a <SD_PowerON+0x2a>
  {
    return errorstate;
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	e072      	b.n	800dc60 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	4618      	mov	r0, r3
 800db80:	f002 f989 	bl	800fe96 <SDMMC_CmdOperCond>
 800db84:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800db8c:	d10d      	bne.n	800dbaa <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2200      	movs	r2, #0
 800db92:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	4618      	mov	r0, r3
 800db9a:	f002 f95e 	bl	800fe5a <SDMMC_CmdGoIdleState>
 800db9e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d004      	beq.n	800dbb0 <SD_PowerON+0x60>
    {
      return errorstate;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	e05a      	b.n	800dc60 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	2201      	movs	r2, #1
 800dbae:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	d137      	bne.n	800dc28 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	2100      	movs	r1, #0
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f002 f989 	bl	800fed6 <SDMMC_CmdAppCommand>
 800dbc4:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d02d      	beq.n	800dc28 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dbcc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800dbd0:	e046      	b.n	800dc60 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	2100      	movs	r1, #0
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f002 f97c 	bl	800fed6 <SDMMC_CmdAppCommand>
 800dbde:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d001      	beq.n	800dbea <SD_PowerON+0x9a>
    {
      return errorstate;
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	e03a      	b.n	800dc60 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	491e      	ldr	r1, [pc, #120]	@ (800dc68 <SD_PowerON+0x118>)
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f002 f993 	bl	800ff1c <SDMMC_CmdAppOperCommand>
 800dbf6:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d002      	beq.n	800dc04 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dbfe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800dc02:	e02d      	b.n	800dc60 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	2100      	movs	r1, #0
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f002 f81d 	bl	800fc4a <SDMMC_GetResponse>
 800dc10:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800dc12:	697b      	ldr	r3, [r7, #20]
 800dc14:	0fdb      	lsrs	r3, r3, #31
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d101      	bne.n	800dc1e <SD_PowerON+0xce>
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	e000      	b.n	800dc20 <SD_PowerON+0xd0>
 800dc1e:	2300      	movs	r3, #0
 800dc20:	613b      	str	r3, [r7, #16]

    count++;
 800dc22:	68bb      	ldr	r3, [r7, #8]
 800dc24:	3301      	adds	r3, #1
 800dc26:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800dc2e:	4293      	cmp	r3, r2
 800dc30:	d802      	bhi.n	800dc38 <SD_PowerON+0xe8>
 800dc32:	693b      	ldr	r3, [r7, #16]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d0cc      	beq.n	800dbd2 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800dc38:	68bb      	ldr	r3, [r7, #8]
 800dc3a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	d902      	bls.n	800dc48 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800dc42:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800dc46:	e00b      	b.n	800dc60 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d002      	beq.n	800dc5e <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800dc5e:	2300      	movs	r3, #0
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	3718      	adds	r7, #24
 800dc64:	46bd      	mov	sp, r7
 800dc66:	bd80      	pop	{r7, pc}
 800dc68:	c1100000 	.word	0xc1100000

0800dc6c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b08c      	sub	sp, #48	@ 0x30
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	6078      	str	r0, [r7, #4]
 800dc74:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800dc76:	f7f4 fe1f 	bl	80028b8 <HAL_GetTick>
 800dc7a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	2100      	movs	r1, #0
 800dc86:	4618      	mov	r0, r3
 800dc88:	f001 ffdf 	bl	800fc4a <SDMMC_GetResponse>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dc96:	d102      	bne.n	800dc9e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800dc98:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dc9c:	e0b0      	b.n	800de00 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	2140      	movs	r1, #64	@ 0x40
 800dca4:	4618      	mov	r0, r3
 800dca6:	f002 f80f 	bl	800fcc8 <SDMMC_CmdBlockLength>
 800dcaa:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800dcac:	6a3b      	ldr	r3, [r7, #32]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d005      	beq.n	800dcbe <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800dcba:	6a3b      	ldr	r3, [r7, #32]
 800dcbc:	e0a0      	b.n	800de00 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681a      	ldr	r2, [r3, #0]
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dcc6:	041b      	lsls	r3, r3, #16
 800dcc8:	4619      	mov	r1, r3
 800dcca:	4610      	mov	r0, r2
 800dccc:	f002 f903 	bl	800fed6 <SDMMC_CmdAppCommand>
 800dcd0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800dcd2:	6a3b      	ldr	r3, [r7, #32]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d005      	beq.n	800dce4 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800dce0:	6a3b      	ldr	r3, [r7, #32]
 800dce2:	e08d      	b.n	800de00 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dce4:	f04f 33ff 	mov.w	r3, #4294967295
 800dce8:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800dcea:	2340      	movs	r3, #64	@ 0x40
 800dcec:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800dcee:	2360      	movs	r3, #96	@ 0x60
 800dcf0:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800dcf2:	2302      	movs	r3, #2
 800dcf4:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800dcfa:	2301      	movs	r3, #1
 800dcfc:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f107 0208 	add.w	r2, r7, #8
 800dd06:	4611      	mov	r1, r2
 800dd08:	4618      	mov	r0, r3
 800dd0a:	f001 ffb1 	bl	800fc70 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	4618      	mov	r0, r3
 800dd14:	f002 f9eb 	bl	80100ee <SDMMC_CmdStatusRegister>
 800dd18:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800dd1a:	6a3b      	ldr	r3, [r7, #32]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d02b      	beq.n	800dd78 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800dd28:	6a3b      	ldr	r3, [r7, #32]
 800dd2a:	e069      	b.n	800de00 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d013      	beq.n	800dd62 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd3e:	e00d      	b.n	800dd5c <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	4618      	mov	r0, r3
 800dd46:	f001 ff0b 	bl	800fb60 <SDMMC_ReadFIFO>
 800dd4a:	4602      	mov	r2, r0
 800dd4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd4e:	601a      	str	r2, [r3, #0]
        pData++;
 800dd50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd52:	3304      	adds	r3, #4
 800dd54:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800dd56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd58:	3301      	adds	r3, #1
 800dd5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd5e:	2b07      	cmp	r3, #7
 800dd60:	d9ee      	bls.n	800dd40 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800dd62:	f7f4 fda9 	bl	80028b8 <HAL_GetTick>
 800dd66:	4602      	mov	r2, r0
 800dd68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd6a:	1ad3      	subs	r3, r2, r3
 800dd6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd70:	d102      	bne.n	800dd78 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800dd72:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dd76:	e043      	b.n	800de00 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd7e:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d0d2      	beq.n	800dd2c <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd8c:	f003 0308 	and.w	r3, r3, #8
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d001      	beq.n	800dd98 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800dd94:	2308      	movs	r3, #8
 800dd96:	e033      	b.n	800de00 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd9e:	f003 0302 	and.w	r3, r3, #2
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d001      	beq.n	800ddaa <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800dda6:	2302      	movs	r3, #2
 800dda8:	e02a      	b.n	800de00 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddb0:	f003 0320 	and.w	r3, r3, #32
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d017      	beq.n	800dde8 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800ddb8:	2320      	movs	r3, #32
 800ddba:	e021      	b.n	800de00 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f001 fecd 	bl	800fb60 <SDMMC_ReadFIFO>
 800ddc6:	4602      	mov	r2, r0
 800ddc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddca:	601a      	str	r2, [r3, #0]
    pData++;
 800ddcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddce:	3304      	adds	r3, #4
 800ddd0:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800ddd2:	f7f4 fd71 	bl	80028b8 <HAL_GetTick>
 800ddd6:	4602      	mov	r2, r0
 800ddd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddda:	1ad3      	subs	r3, r2, r3
 800dddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dde0:	d102      	bne.n	800dde8 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800dde2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dde6:	e00b      	b.n	800de00 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d1e2      	bne.n	800ddbc <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	4a03      	ldr	r2, [pc, #12]	@ (800de08 <SD_SendSDStatus+0x19c>)
 800ddfc:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800ddfe:	2300      	movs	r3, #0
}
 800de00:	4618      	mov	r0, r3
 800de02:	3730      	adds	r7, #48	@ 0x30
 800de04:	46bd      	mov	sp, r7
 800de06:	bd80      	pop	{r7, pc}
 800de08:	18000f3a 	.word	0x18000f3a

0800de0c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800de0c:	b580      	push	{r7, lr}
 800de0e:	b084      	sub	sp, #16
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d102      	bne.n	800de22 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800de1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800de20:	e018      	b.n	800de54 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681a      	ldr	r2, [r3, #0]
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de2a:	041b      	lsls	r3, r3, #16
 800de2c:	4619      	mov	r1, r3
 800de2e:	4610      	mov	r0, r2
 800de30:	f002 f93a 	bl	80100a8 <SDMMC_CmdSendStatus>
 800de34:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d001      	beq.n	800de40 <SD_SendStatus+0x34>
  {
    return errorstate;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	e009      	b.n	800de54 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	2100      	movs	r1, #0
 800de46:	4618      	mov	r0, r3
 800de48:	f001 feff 	bl	800fc4a <SDMMC_GetResponse>
 800de4c:	4602      	mov	r2, r0
 800de4e:	683b      	ldr	r3, [r7, #0]
 800de50:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800de52:	2300      	movs	r3, #0
}
 800de54:	4618      	mov	r0, r3
 800de56:	3710      	adds	r7, #16
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}

0800de5c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b086      	sub	sp, #24
 800de60:	af00      	add	r7, sp, #0
 800de62:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800de64:	2300      	movs	r3, #0
 800de66:	60fb      	str	r3, [r7, #12]
 800de68:	2300      	movs	r3, #0
 800de6a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	2100      	movs	r1, #0
 800de72:	4618      	mov	r0, r3
 800de74:	f001 fee9 	bl	800fc4a <SDMMC_GetResponse>
 800de78:	4603      	mov	r3, r0
 800de7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800de7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800de82:	d102      	bne.n	800de8a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800de84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800de88:	e02f      	b.n	800deea <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800de8a:	f107 030c 	add.w	r3, r7, #12
 800de8e:	4619      	mov	r1, r3
 800de90:	6878      	ldr	r0, [r7, #4]
 800de92:	f000 f879 	bl	800df88 <SD_FindSCR>
 800de96:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800de98:	697b      	ldr	r3, [r7, #20]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d001      	beq.n	800dea2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800de9e:	697b      	ldr	r3, [r7, #20]
 800dea0:	e023      	b.n	800deea <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dea2:	693b      	ldr	r3, [r7, #16]
 800dea4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d01c      	beq.n	800dee6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681a      	ldr	r2, [r3, #0]
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800deb4:	041b      	lsls	r3, r3, #16
 800deb6:	4619      	mov	r1, r3
 800deb8:	4610      	mov	r0, r2
 800deba:	f002 f80c 	bl	800fed6 <SDMMC_CmdAppCommand>
 800debe:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dec0:	697b      	ldr	r3, [r7, #20]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d001      	beq.n	800deca <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800dec6:	697b      	ldr	r3, [r7, #20]
 800dec8:	e00f      	b.n	800deea <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	2102      	movs	r1, #2
 800ded0:	4618      	mov	r0, r3
 800ded2:	f002 f843 	bl	800ff5c <SDMMC_CmdBusWidth>
 800ded6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ded8:	697b      	ldr	r3, [r7, #20]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d001      	beq.n	800dee2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800dede:	697b      	ldr	r3, [r7, #20]
 800dee0:	e003      	b.n	800deea <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800dee2:	2300      	movs	r3, #0
 800dee4:	e001      	b.n	800deea <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dee6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800deea:	4618      	mov	r0, r3
 800deec:	3718      	adds	r7, #24
 800deee:	46bd      	mov	sp, r7
 800def0:	bd80      	pop	{r7, pc}

0800def2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800def2:	b580      	push	{r7, lr}
 800def4:	b086      	sub	sp, #24
 800def6:	af00      	add	r7, sp, #0
 800def8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800defa:	2300      	movs	r3, #0
 800defc:	60fb      	str	r3, [r7, #12]
 800defe:	2300      	movs	r3, #0
 800df00:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	2100      	movs	r1, #0
 800df08:	4618      	mov	r0, r3
 800df0a:	f001 fe9e 	bl	800fc4a <SDMMC_GetResponse>
 800df0e:	4603      	mov	r3, r0
 800df10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800df14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800df18:	d102      	bne.n	800df20 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800df1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800df1e:	e02f      	b.n	800df80 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800df20:	f107 030c 	add.w	r3, r7, #12
 800df24:	4619      	mov	r1, r3
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f000 f82e 	bl	800df88 <SD_FindSCR>
 800df2c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800df2e:	697b      	ldr	r3, [r7, #20]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d001      	beq.n	800df38 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800df34:	697b      	ldr	r3, [r7, #20]
 800df36:	e023      	b.n	800df80 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800df38:	693b      	ldr	r3, [r7, #16]
 800df3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d01c      	beq.n	800df7c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681a      	ldr	r2, [r3, #0]
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df4a:	041b      	lsls	r3, r3, #16
 800df4c:	4619      	mov	r1, r3
 800df4e:	4610      	mov	r0, r2
 800df50:	f001 ffc1 	bl	800fed6 <SDMMC_CmdAppCommand>
 800df54:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800df56:	697b      	ldr	r3, [r7, #20]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d001      	beq.n	800df60 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800df5c:	697b      	ldr	r3, [r7, #20]
 800df5e:	e00f      	b.n	800df80 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	2100      	movs	r1, #0
 800df66:	4618      	mov	r0, r3
 800df68:	f001 fff8 	bl	800ff5c <SDMMC_CmdBusWidth>
 800df6c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800df6e:	697b      	ldr	r3, [r7, #20]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d001      	beq.n	800df78 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800df74:	697b      	ldr	r3, [r7, #20]
 800df76:	e003      	b.n	800df80 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800df78:	2300      	movs	r3, #0
 800df7a:	e001      	b.n	800df80 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800df7c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800df80:	4618      	mov	r0, r3
 800df82:	3718      	adds	r7, #24
 800df84:	46bd      	mov	sp, r7
 800df86:	bd80      	pop	{r7, pc}

0800df88 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b08e      	sub	sp, #56	@ 0x38
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
 800df90:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800df92:	f7f4 fc91 	bl	80028b8 <HAL_GetTick>
 800df96:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800df98:	2300      	movs	r3, #0
 800df9a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800df9c:	2300      	movs	r3, #0
 800df9e:	60bb      	str	r3, [r7, #8]
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	2108      	movs	r1, #8
 800dfae:	4618      	mov	r0, r3
 800dfb0:	f001 fe8a 	bl	800fcc8 <SDMMC_CmdBlockLength>
 800dfb4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800dfb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d001      	beq.n	800dfc0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800dfbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfbe:	e0ad      	b.n	800e11c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681a      	ldr	r2, [r3, #0]
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfc8:	041b      	lsls	r3, r3, #16
 800dfca:	4619      	mov	r1, r3
 800dfcc:	4610      	mov	r0, r2
 800dfce:	f001 ff82 	bl	800fed6 <SDMMC_CmdAppCommand>
 800dfd2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800dfd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d001      	beq.n	800dfde <SD_FindSCR+0x56>
  {
    return errorstate;
 800dfda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfdc:	e09e      	b.n	800e11c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dfde:	f04f 33ff 	mov.w	r3, #4294967295
 800dfe2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800dfe4:	2308      	movs	r3, #8
 800dfe6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800dfe8:	2330      	movs	r3, #48	@ 0x30
 800dfea:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800dfec:	2302      	movs	r3, #2
 800dfee:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dff0:	2300      	movs	r3, #0
 800dff2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800dff4:	2301      	movs	r3, #1
 800dff6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	f107 0210 	add.w	r2, r7, #16
 800e000:	4611      	mov	r1, r2
 800e002:	4618      	mov	r0, r3
 800e004:	f001 fe34 	bl	800fc70 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	4618      	mov	r0, r3
 800e00e:	f001 ffc8 	bl	800ffa2 <SDMMC_CmdSendSCR>
 800e012:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e016:	2b00      	cmp	r3, #0
 800e018:	d027      	beq.n	800e06a <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e01a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e01c:	e07e      	b.n	800e11c <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e024:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d113      	bne.n	800e054 <SD_FindSCR+0xcc>
 800e02c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d110      	bne.n	800e054 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	4618      	mov	r0, r3
 800e038:	f001 fd92 	bl	800fb60 <SDMMC_ReadFIFO>
 800e03c:	4603      	mov	r3, r0
 800e03e:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	4618      	mov	r0, r3
 800e046:	f001 fd8b 	bl	800fb60 <SDMMC_ReadFIFO>
 800e04a:	4603      	mov	r3, r0
 800e04c:	60fb      	str	r3, [r7, #12]
      index++;
 800e04e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e050:	3301      	adds	r3, #1
 800e052:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e054:	f7f4 fc30 	bl	80028b8 <HAL_GetTick>
 800e058:	4602      	mov	r2, r0
 800e05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e05c:	1ad3      	subs	r3, r2, r3
 800e05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e062:	d102      	bne.n	800e06a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e064:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e068:	e058      	b.n	800e11c <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e070:	f240 532a 	movw	r3, #1322	@ 0x52a
 800e074:	4013      	ands	r3, r2
 800e076:	2b00      	cmp	r3, #0
 800e078:	d0d1      	beq.n	800e01e <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e080:	f003 0308 	and.w	r3, r3, #8
 800e084:	2b00      	cmp	r3, #0
 800e086:	d005      	beq.n	800e094 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	2208      	movs	r2, #8
 800e08e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e090:	2308      	movs	r3, #8
 800e092:	e043      	b.n	800e11c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e09a:	f003 0302 	and.w	r3, r3, #2
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d005      	beq.n	800e0ae <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2202      	movs	r2, #2
 800e0a8:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e0aa:	2302      	movs	r3, #2
 800e0ac:	e036      	b.n	800e11c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0b4:	f003 0320 	and.w	r3, r3, #32
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d005      	beq.n	800e0c8 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	2220      	movs	r2, #32
 800e0c2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e0c4:	2320      	movs	r3, #32
 800e0c6:	e029      	b.n	800e11c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	4a15      	ldr	r2, [pc, #84]	@ (800e124 <SD_FindSCR+0x19c>)
 800e0ce:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	061a      	lsls	r2, r3, #24
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	021b      	lsls	r3, r3, #8
 800e0d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e0dc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	0a1b      	lsrs	r3, r3, #8
 800e0e2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800e0e6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	0e1b      	lsrs	r3, r3, #24
 800e0ec:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800e0ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f0:	601a      	str	r2, [r3, #0]
    scr++;
 800e0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f4:	3304      	adds	r3, #4
 800e0f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800e0f8:	68bb      	ldr	r3, [r7, #8]
 800e0fa:	061a      	lsls	r2, r3, #24
 800e0fc:	68bb      	ldr	r3, [r7, #8]
 800e0fe:	021b      	lsls	r3, r3, #8
 800e100:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e104:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800e106:	68bb      	ldr	r3, [r7, #8]
 800e108:	0a1b      	lsrs	r3, r3, #8
 800e10a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800e10e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800e110:	68bb      	ldr	r3, [r7, #8]
 800e112:	0e1b      	lsrs	r3, r3, #24
 800e114:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800e116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e118:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e11a:	2300      	movs	r3, #0
}
 800e11c:	4618      	mov	r0, r3
 800e11e:	3738      	adds	r7, #56	@ 0x38
 800e120:	46bd      	mov	sp, r7
 800e122:	bd80      	pop	{r7, pc}
 800e124:	18000f3a 	.word	0x18000f3a

0800e128 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b086      	sub	sp, #24
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e134:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e13a:	2b1f      	cmp	r3, #31
 800e13c:	d936      	bls.n	800e1ac <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800e13e:	2300      	movs	r3, #0
 800e140:	617b      	str	r3, [r7, #20]
 800e142:	e027      	b.n	800e194 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	4618      	mov	r0, r3
 800e14a:	f001 fd09 	bl	800fb60 <SDMMC_ReadFIFO>
 800e14e:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	b2da      	uxtb	r2, r3
 800e154:	693b      	ldr	r3, [r7, #16]
 800e156:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e158:	693b      	ldr	r3, [r7, #16]
 800e15a:	3301      	adds	r3, #1
 800e15c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	0a1b      	lsrs	r3, r3, #8
 800e162:	b2da      	uxtb	r2, r3
 800e164:	693b      	ldr	r3, [r7, #16]
 800e166:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e168:	693b      	ldr	r3, [r7, #16]
 800e16a:	3301      	adds	r3, #1
 800e16c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	0c1b      	lsrs	r3, r3, #16
 800e172:	b2da      	uxtb	r2, r3
 800e174:	693b      	ldr	r3, [r7, #16]
 800e176:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e178:	693b      	ldr	r3, [r7, #16]
 800e17a:	3301      	adds	r3, #1
 800e17c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	0e1b      	lsrs	r3, r3, #24
 800e182:	b2da      	uxtb	r2, r3
 800e184:	693b      	ldr	r3, [r7, #16]
 800e186:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e188:	693b      	ldr	r3, [r7, #16]
 800e18a:	3301      	adds	r3, #1
 800e18c:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800e18e:	697b      	ldr	r3, [r7, #20]
 800e190:	3301      	adds	r3, #1
 800e192:	617b      	str	r3, [r7, #20]
 800e194:	697b      	ldr	r3, [r7, #20]
 800e196:	2b07      	cmp	r3, #7
 800e198:	d9d4      	bls.n	800e144 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	693a      	ldr	r2, [r7, #16]
 800e19e:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1a4:	f1a3 0220 	sub.w	r2, r3, #32
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800e1ac:	bf00      	nop
 800e1ae:	3718      	adds	r7, #24
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}

0800e1b4 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b086      	sub	sp, #24
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	69db      	ldr	r3, [r3, #28]
 800e1c0:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6a1b      	ldr	r3, [r3, #32]
 800e1c6:	2b1f      	cmp	r3, #31
 800e1c8:	d93a      	bls.n	800e240 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	617b      	str	r3, [r7, #20]
 800e1ce:	e02b      	b.n	800e228 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800e1d0:	693b      	ldr	r3, [r7, #16]
 800e1d2:	781b      	ldrb	r3, [r3, #0]
 800e1d4:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e1d6:	693b      	ldr	r3, [r7, #16]
 800e1d8:	3301      	adds	r3, #1
 800e1da:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	781b      	ldrb	r3, [r3, #0]
 800e1e0:	021a      	lsls	r2, r3, #8
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	4313      	orrs	r3, r2
 800e1e6:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	3301      	adds	r3, #1
 800e1ec:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e1ee:	693b      	ldr	r3, [r7, #16]
 800e1f0:	781b      	ldrb	r3, [r3, #0]
 800e1f2:	041a      	lsls	r2, r3, #16
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	4313      	orrs	r3, r2
 800e1f8:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e1fa:	693b      	ldr	r3, [r7, #16]
 800e1fc:	3301      	adds	r3, #1
 800e1fe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	781b      	ldrb	r3, [r3, #0]
 800e204:	061a      	lsls	r2, r3, #24
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	4313      	orrs	r3, r2
 800e20a:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e20c:	693b      	ldr	r3, [r7, #16]
 800e20e:	3301      	adds	r3, #1
 800e210:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	f107 020c 	add.w	r2, r7, #12
 800e21a:	4611      	mov	r1, r2
 800e21c:	4618      	mov	r0, r3
 800e21e:	f001 fcac 	bl	800fb7a <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800e222:	697b      	ldr	r3, [r7, #20]
 800e224:	3301      	adds	r3, #1
 800e226:	617b      	str	r3, [r7, #20]
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	2b07      	cmp	r3, #7
 800e22c:	d9d0      	bls.n	800e1d0 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	693a      	ldr	r2, [r7, #16]
 800e232:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6a1b      	ldr	r3, [r3, #32]
 800e238:	f1a3 0220 	sub.w	r2, r3, #32
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	621a      	str	r2, [r3, #32]
  }
}
 800e240:	bf00      	nop
 800e242:	3718      	adds	r7, #24
 800e244:	46bd      	mov	sp, r7
 800e246:	bd80      	pop	{r7, pc}

0800e248 <HAL_SDEx_ConfigDMAMultiBuffer>:
  * @param  BufferSize: Size of Buffer0 in Blocks. Buffer0 and Buffer1 must have the same size.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_ConfigDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t *pDataBuffer0, uint32_t *pDataBuffer1,
                                                uint32_t BufferSize)
{
 800e248:	b480      	push	{r7}
 800e24a:	b085      	sub	sp, #20
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	60f8      	str	r0, [r7, #12]
 800e250:	60b9      	str	r1, [r7, #8]
 800e252:	607a      	str	r2, [r7, #4]
 800e254:	603b      	str	r3, [r7, #0]
  if (hsd->State == HAL_SD_STATE_READY)
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e25c:	b2db      	uxtb	r3, r3
 800e25e:	2b01      	cmp	r3, #1
 800e260:	d10e      	bne.n	800e280 <HAL_SDEx_ConfigDMAMultiBuffer+0x38>
  {
    hsd->Instance->IDMABASE0 = (uint32_t) pDataBuffer0;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	68ba      	ldr	r2, [r7, #8]
 800e268:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMABASE1 = (uint32_t) pDataBuffer1;
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	687a      	ldr	r2, [r7, #4]
 800e270:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->Instance->IDMABSIZE = (uint32_t)(BLOCKSIZE * BufferSize);
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	683a      	ldr	r2, [r7, #0]
 800e278:	0252      	lsls	r2, r2, #9
 800e27a:	655a      	str	r2, [r3, #84]	@ 0x54

    return HAL_OK;
 800e27c:	2300      	movs	r3, #0
 800e27e:	e000      	b.n	800e282 <HAL_SDEx_ConfigDMAMultiBuffer+0x3a>
  }
  else
  {
    return HAL_BUSY;
 800e280:	2302      	movs	r3, #2
  }
}
 800e282:	4618      	mov	r0, r3
 800e284:	3714      	adds	r7, #20
 800e286:	46bd      	mov	sp, r7
 800e288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e28c:	4770      	bx	lr
	...

0800e290 <HAL_SDEx_ReadBlocksDMAMultiBuffer>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Total number of blocks to read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_ReadBlocksDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b08e      	sub	sp, #56	@ 0x38
 800e294:	af00      	add	r7, sp, #0
 800e296:	60f8      	str	r0, [r7, #12]
 800e298:	60b9      	str	r1, [r7, #8]
 800e29a:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t DmaBase0_reg;
  uint32_t DmaBase1_reg;
  uint32_t add = BlockAdd;
 800e29c:	68bb      	ldr	r3, [r7, #8]
 800e29e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hsd->State == HAL_SD_STATE_READY)
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e2a6:	b2db      	uxtb	r3, r3
 800e2a8:	2b01      	cmp	r3, #1
 800e2aa:	f040 808b 	bne.w	800e3c4 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x134>
  {
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e2ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	441a      	add	r2, r3
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2b8:	429a      	cmp	r2, r3
 800e2ba:	d907      	bls.n	800e2cc <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x3c>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2c0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800e2c8:	2301      	movs	r3, #1
 800e2ca:	e07c      	b.n	800e3c6 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    DmaBase0_reg = hsd->Instance->IDMABASE0;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2d2:	633b      	str	r3, [r7, #48]	@ 0x30
    DmaBase1_reg = hsd->Instance->IDMABASE1;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2da:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if ((hsd->Instance->IDMABSIZE == 0U) || (DmaBase0_reg == 0U) || (DmaBase1_reg == 0U))
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d005      	beq.n	800e2f2 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x62>
 800e2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d002      	beq.n	800e2f2 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x62>
 800e2ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d105      	bne.n	800e2fe <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x6e>
    {
      hsd->ErrorCode = HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800e2f8:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	e063      	b.n	800e3c6 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	2200      	movs	r2, #0
 800e304:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Clear old Flags*/
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	4a31      	ldr	r2, [pc, #196]	@ (800e3d0 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x140>)
 800e30c:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	2200      	movs	r2, #0
 800e312:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_BUSY;
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	2203      	movs	r2, #3
 800e318:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e320:	2b01      	cmp	r3, #1
 800e322:	d002      	beq.n	800e32a <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x9a>
    {
      add *= 512U;
 800e324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e326:	025b      	lsls	r3, r3, #9
 800e328:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e32a:	f04f 33ff 	mov.w	r3, #4294967295
 800e32e:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	025b      	lsls	r3, r3, #9
 800e334:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e336:	2390      	movs	r3, #144	@ 0x90
 800e338:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e33a:	2302      	movs	r3, #2
 800e33c:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e33e:	2300      	movs	r3, #0
 800e340:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e342:	2300      	movs	r3, #0
 800e344:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	f107 0210 	add.w	r2, r7, #16
 800e34e:	4611      	mov	r1, r2
 800e350:	4618      	mov	r0, r3
 800e352:	f001 fc8d 	bl	800fc70 <SDMMC_ConfigData>

    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e364:	62da      	str	r2, [r3, #44]	@ 0x2c

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	68da      	ldr	r2, [r3, #12]
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e374:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMACTRL = SDMMC_ENABLE_IDMA_DOUBLE_BUFF0;
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	2203      	movs	r2, #3
 800e37c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	2282      	movs	r2, #130	@ 0x82
 800e382:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Read Multi Block command */
    errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e38a:	4618      	mov	r0, r3
 800e38c:	f001 fcbf 	bl	800fd0e <SDMMC_CmdReadMultiBlock>
 800e390:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_SD_ERROR_NONE)
 800e392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e394:	2b00      	cmp	r3, #0
 800e396:	d00b      	beq.n	800e3b0 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x120>
    {
      hsd->State = HAL_SD_STATE_READY;
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	2201      	movs	r2, #1
 800e39c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->ErrorCode |= errorstate;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3a6:	431a      	orrs	r2, r3
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	e00a      	b.n	800e3c6 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND |
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	681a      	ldr	r2, [r3, #0]
 800e3ba:	4b06      	ldr	r3, [pc, #24]	@ (800e3d4 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x144>)
 800e3bc:	430b      	orrs	r3, r1
 800e3be:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_IDMABTC));

    return HAL_OK;
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	e000      	b.n	800e3c6 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
  }
  else
  {
    return HAL_BUSY;
 800e3c4:	2302      	movs	r3, #2
  }

}
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	3738      	adds	r7, #56	@ 0x38
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	bd80      	pop	{r7, pc}
 800e3ce:	bf00      	nop
 800e3d0:	18000f3a 	.word	0x18000f3a
 800e3d4:	1000012a 	.word	0x1000012a

0800e3d8 <HAL_SDEx_WriteBlocksDMAMultiBuffer>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Total number of blocks to read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_WriteBlocksDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b08e      	sub	sp, #56	@ 0x38
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	60f8      	str	r0, [r7, #12]
 800e3e0:	60b9      	str	r1, [r7, #8]
 800e3e2:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t DmaBase0_reg;
  uint32_t DmaBase1_reg;
  uint32_t add = BlockAdd;
 800e3e4:	68bb      	ldr	r3, [r7, #8]
 800e3e6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hsd->State == HAL_SD_STATE_READY)
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e3ee:	b2db      	uxtb	r3, r3
 800e3f0:	2b01      	cmp	r3, #1
 800e3f2:	d17e      	bne.n	800e4f2 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11a>
  {
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e3f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	441a      	add	r2, r3
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3fe:	429a      	cmp	r2, r3
 800e400:	d907      	bls.n	800e412 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x3a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e406:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800e40e:	2301      	movs	r3, #1
 800e410:	e070      	b.n	800e4f4 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    DmaBase0_reg = hsd->Instance->IDMABASE0;
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e418:	633b      	str	r3, [r7, #48]	@ 0x30
    DmaBase1_reg = hsd->Instance->IDMABASE1;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e420:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if ((hsd->Instance->IDMABSIZE == 0U) || (DmaBase0_reg == 0U) || (DmaBase1_reg == 0U))
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d005      	beq.n	800e438 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x60>
 800e42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d002      	beq.n	800e438 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x60>
 800e432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e434:	2b00      	cmp	r3, #0
 800e436:	d105      	bne.n	800e444 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x6c>
    {
      hsd->ErrorCode = HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800e43e:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800e440:	2301      	movs	r3, #1
 800e442:	e057      	b.n	800e4f4 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	2200      	movs	r2, #0
 800e44a:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	2200      	movs	r2, #0
 800e450:	635a      	str	r2, [r3, #52]	@ 0x34

    hsd->State = HAL_SD_STATE_BUSY;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	2203      	movs	r2, #3
 800e456:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e45e:	2b01      	cmp	r3, #1
 800e460:	d002      	beq.n	800e468 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x90>
    {
      add *= 512U;
 800e462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e464:	025b      	lsls	r3, r3, #9
 800e466:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e468:	f04f 33ff 	mov.w	r3, #4294967295
 800e46c:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	025b      	lsls	r3, r3, #9
 800e472:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e474:	2390      	movs	r3, #144	@ 0x90
 800e476:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800e478:	2300      	movs	r3, #0
 800e47a:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e47c:	2300      	movs	r3, #0
 800e47e:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e480:	2300      	movs	r3, #0
 800e482:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	f107 0210 	add.w	r2, r7, #16
 800e48c:	4611      	mov	r1, r2
 800e48e:	4618      	mov	r0, r3
 800e490:	f001 fbee 	bl	800fc70 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	68da      	ldr	r2, [r3, #12]
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e4a2:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMACTRL = SDMMC_ENABLE_IDMA_DOUBLE_BUFF0;
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	2203      	movs	r2, #3
 800e4aa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in DMA mode */
    hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	22a0      	movs	r2, #160	@ 0xa0
 800e4b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Write Multi Block command */
    errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	f001 fc4b 	bl	800fd54 <SDMMC_CmdWriteMultiBlock>
 800e4be:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_SD_ERROR_NONE)
 800e4c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d00b      	beq.n	800e4de <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x106>
    {
      hsd->State = HAL_SD_STATE_READY;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2201      	movs	r2, #1
 800e4ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->ErrorCode |= errorstate;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e4d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4d4:	431a      	orrs	r2, r3
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800e4da:	2301      	movs	r3, #1
 800e4dc:	e00a      	b.n	800e4f4 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
    }

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND |
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	681a      	ldr	r2, [r3, #0]
 800e4e8:	4b04      	ldr	r3, [pc, #16]	@ (800e4fc <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x124>)
 800e4ea:	430b      	orrs	r3, r1
 800e4ec:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_IDMABTC));

    return HAL_OK;
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	e000      	b.n	800e4f4 <HAL_SDEx_WriteBlocksDMAMultiBuffer+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800e4f2:	2302      	movs	r3, #2
  }
}
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	3738      	adds	r7, #56	@ 0x38
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}
 800e4fc:	1000011a 	.word	0x1000011a

0800e500 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b082      	sub	sp, #8
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
 800e508:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d101      	bne.n	800e514 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800e510:	2301      	movs	r3, #1
 800e512:	e02b      	b.n	800e56c <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e51a:	b2db      	uxtb	r3, r3
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d106      	bne.n	800e52e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	2200      	movs	r2, #0
 800e524:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800e528:	6878      	ldr	r0, [r7, #4]
 800e52a:	f004 fcad 	bl	8012e88 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2202      	movs	r2, #2
 800e532:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	681a      	ldr	r2, [r3, #0]
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	3304      	adds	r3, #4
 800e53e:	4619      	mov	r1, r3
 800e540:	4610      	mov	r0, r2
 800e542:	f001 f9e1 	bl	800f908 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6818      	ldr	r0, [r3, #0]
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	685b      	ldr	r3, [r3, #4]
 800e54e:	461a      	mov	r2, r3
 800e550:	6839      	ldr	r1, [r7, #0]
 800e552:	f001 fa35 	bl	800f9c0 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800e556:	4b07      	ldr	r3, [pc, #28]	@ (800e574 <HAL_SDRAM_Init+0x74>)
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	4a06      	ldr	r2, [pc, #24]	@ (800e574 <HAL_SDRAM_Init+0x74>)
 800e55c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e560:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2201      	movs	r2, #1
 800e566:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800e56a:	2300      	movs	r3, #0
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	3708      	adds	r7, #8
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}
 800e574:	52004000 	.word	0x52004000

0800e578 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b086      	sub	sp, #24
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	60f8      	str	r0, [r7, #12]
 800e580:	60b9      	str	r1, [r7, #8]
 800e582:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e58a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800e58c:	7dfb      	ldrb	r3, [r7, #23]
 800e58e:	2b02      	cmp	r3, #2
 800e590:	d101      	bne.n	800e596 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800e592:	2302      	movs	r3, #2
 800e594:	e021      	b.n	800e5da <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800e596:	7dfb      	ldrb	r3, [r7, #23]
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d002      	beq.n	800e5a2 <HAL_SDRAM_SendCommand+0x2a>
 800e59c:	7dfb      	ldrb	r3, [r7, #23]
 800e59e:	2b05      	cmp	r3, #5
 800e5a0:	d118      	bne.n	800e5d4 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	2202      	movs	r2, #2
 800e5a6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	687a      	ldr	r2, [r7, #4]
 800e5b0:	68b9      	ldr	r1, [r7, #8]
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	f001 fa6e 	bl	800fa94 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	2b02      	cmp	r3, #2
 800e5be:	d104      	bne.n	800e5ca <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	2205      	movs	r2, #5
 800e5c4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800e5c8:	e006      	b.n	800e5d8 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800e5d2:	e001      	b.n	800e5d8 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800e5d4:	2301      	movs	r3, #1
 800e5d6:	e000      	b.n	800e5da <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800e5d8:	2300      	movs	r3, #0
}
 800e5da:	4618      	mov	r0, r3
 800e5dc:	3718      	adds	r7, #24
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	bd80      	pop	{r7, pc}

0800e5e2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800e5e2:	b580      	push	{r7, lr}
 800e5e4:	b082      	sub	sp, #8
 800e5e6:	af00      	add	r7, sp, #0
 800e5e8:	6078      	str	r0, [r7, #4]
 800e5ea:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e5f2:	b2db      	uxtb	r3, r3
 800e5f4:	2b02      	cmp	r3, #2
 800e5f6:	d101      	bne.n	800e5fc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800e5f8:	2302      	movs	r3, #2
 800e5fa:	e016      	b.n	800e62a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e602:	b2db      	uxtb	r3, r3
 800e604:	2b01      	cmp	r3, #1
 800e606:	d10f      	bne.n	800e628 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	2202      	movs	r2, #2
 800e60c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	6839      	ldr	r1, [r7, #0]
 800e616:	4618      	mov	r0, r3
 800e618:	f001 fa60 	bl	800fadc <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	2201      	movs	r2, #1
 800e620:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800e624:	2300      	movs	r3, #0
 800e626:	e000      	b.n	800e62a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800e628:	2301      	movs	r3, #1
}
 800e62a:	4618      	mov	r0, r3
 800e62c:	3708      	adds	r7, #8
 800e62e:	46bd      	mov	sp, r7
 800e630:	bd80      	pop	{r7, pc}

0800e632 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e632:	b580      	push	{r7, lr}
 800e634:	b082      	sub	sp, #8
 800e636:	af00      	add	r7, sp, #0
 800e638:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d101      	bne.n	800e644 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e640:	2301      	movs	r3, #1
 800e642:	e042      	b.n	800e6ca <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d106      	bne.n	800e65c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	2200      	movs	r2, #0
 800e652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e656:	6878      	ldr	r0, [r7, #4]
 800e658:	f006 fc90 	bl	8014f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2224      	movs	r2, #36	@ 0x24
 800e660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	681a      	ldr	r2, [r3, #0]
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f022 0201 	bic.w	r2, r2, #1
 800e672:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d002      	beq.n	800e682 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e67c:	6878      	ldr	r0, [r7, #4]
 800e67e:	f000 fe1f 	bl	800f2c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e682:	6878      	ldr	r0, [r7, #4]
 800e684:	f000 f8b4 	bl	800e7f0 <UART_SetConfig>
 800e688:	4603      	mov	r3, r0
 800e68a:	2b01      	cmp	r3, #1
 800e68c:	d101      	bne.n	800e692 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e68e:	2301      	movs	r3, #1
 800e690:	e01b      	b.n	800e6ca <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	685a      	ldr	r2, [r3, #4]
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e6a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	689a      	ldr	r2, [r3, #8]
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e6b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	681a      	ldr	r2, [r3, #0]
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	f042 0201 	orr.w	r2, r2, #1
 800e6c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f000 fe9e 	bl	800f404 <UART_CheckIdleState>
 800e6c8:	4603      	mov	r3, r0
}
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	3708      	adds	r7, #8
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	bd80      	pop	{r7, pc}

0800e6d2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e6d2:	b580      	push	{r7, lr}
 800e6d4:	b08a      	sub	sp, #40	@ 0x28
 800e6d6:	af02      	add	r7, sp, #8
 800e6d8:	60f8      	str	r0, [r7, #12]
 800e6da:	60b9      	str	r1, [r7, #8]
 800e6dc:	603b      	str	r3, [r7, #0]
 800e6de:	4613      	mov	r3, r2
 800e6e0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e6e8:	2b20      	cmp	r3, #32
 800e6ea:	d17b      	bne.n	800e7e4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d002      	beq.n	800e6f8 <HAL_UART_Transmit+0x26>
 800e6f2:	88fb      	ldrh	r3, [r7, #6]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d101      	bne.n	800e6fc <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	e074      	b.n	800e7e6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	2200      	movs	r2, #0
 800e700:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	2221      	movs	r2, #33	@ 0x21
 800e708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e70c:	f7f4 f8d4 	bl	80028b8 <HAL_GetTick>
 800e710:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	88fa      	ldrh	r2, [r7, #6]
 800e716:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	88fa      	ldrh	r2, [r7, #6]
 800e71e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	689b      	ldr	r3, [r3, #8]
 800e726:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e72a:	d108      	bne.n	800e73e <HAL_UART_Transmit+0x6c>
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	691b      	ldr	r3, [r3, #16]
 800e730:	2b00      	cmp	r3, #0
 800e732:	d104      	bne.n	800e73e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e734:	2300      	movs	r3, #0
 800e736:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e738:	68bb      	ldr	r3, [r7, #8]
 800e73a:	61bb      	str	r3, [r7, #24]
 800e73c:	e003      	b.n	800e746 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e73e:	68bb      	ldr	r3, [r7, #8]
 800e740:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e742:	2300      	movs	r3, #0
 800e744:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e746:	e030      	b.n	800e7aa <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e748:	683b      	ldr	r3, [r7, #0]
 800e74a:	9300      	str	r3, [sp, #0]
 800e74c:	697b      	ldr	r3, [r7, #20]
 800e74e:	2200      	movs	r2, #0
 800e750:	2180      	movs	r1, #128	@ 0x80
 800e752:	68f8      	ldr	r0, [r7, #12]
 800e754:	f000 ff00 	bl	800f558 <UART_WaitOnFlagUntilTimeout>
 800e758:	4603      	mov	r3, r0
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d005      	beq.n	800e76a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	2220      	movs	r2, #32
 800e762:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800e766:	2303      	movs	r3, #3
 800e768:	e03d      	b.n	800e7e6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e76a:	69fb      	ldr	r3, [r7, #28]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d10b      	bne.n	800e788 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e770:	69bb      	ldr	r3, [r7, #24]
 800e772:	881b      	ldrh	r3, [r3, #0]
 800e774:	461a      	mov	r2, r3
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e77e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e780:	69bb      	ldr	r3, [r7, #24]
 800e782:	3302      	adds	r3, #2
 800e784:	61bb      	str	r3, [r7, #24]
 800e786:	e007      	b.n	800e798 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e788:	69fb      	ldr	r3, [r7, #28]
 800e78a:	781a      	ldrb	r2, [r3, #0]
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e792:	69fb      	ldr	r3, [r7, #28]
 800e794:	3301      	adds	r3, #1
 800e796:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e79e:	b29b      	uxth	r3, r3
 800e7a0:	3b01      	subs	r3, #1
 800e7a2:	b29a      	uxth	r2, r3
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e7b0:	b29b      	uxth	r3, r3
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d1c8      	bne.n	800e748 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	9300      	str	r3, [sp, #0]
 800e7ba:	697b      	ldr	r3, [r7, #20]
 800e7bc:	2200      	movs	r2, #0
 800e7be:	2140      	movs	r1, #64	@ 0x40
 800e7c0:	68f8      	ldr	r0, [r7, #12]
 800e7c2:	f000 fec9 	bl	800f558 <UART_WaitOnFlagUntilTimeout>
 800e7c6:	4603      	mov	r3, r0
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d005      	beq.n	800e7d8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	2220      	movs	r2, #32
 800e7d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800e7d4:	2303      	movs	r3, #3
 800e7d6:	e006      	b.n	800e7e6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	2220      	movs	r2, #32
 800e7dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	e000      	b.n	800e7e6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e7e4:	2302      	movs	r3, #2
  }
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3720      	adds	r7, #32
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}
	...

0800e7f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e7f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e7f4:	b092      	sub	sp, #72	@ 0x48
 800e7f6:	af00      	add	r7, sp, #0
 800e7f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e800:	697b      	ldr	r3, [r7, #20]
 800e802:	689a      	ldr	r2, [r3, #8]
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	691b      	ldr	r3, [r3, #16]
 800e808:	431a      	orrs	r2, r3
 800e80a:	697b      	ldr	r3, [r7, #20]
 800e80c:	695b      	ldr	r3, [r3, #20]
 800e80e:	431a      	orrs	r2, r3
 800e810:	697b      	ldr	r3, [r7, #20]
 800e812:	69db      	ldr	r3, [r3, #28]
 800e814:	4313      	orrs	r3, r2
 800e816:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e818:	697b      	ldr	r3, [r7, #20]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	681a      	ldr	r2, [r3, #0]
 800e81e:	4bbe      	ldr	r3, [pc, #760]	@ (800eb18 <UART_SetConfig+0x328>)
 800e820:	4013      	ands	r3, r2
 800e822:	697a      	ldr	r2, [r7, #20]
 800e824:	6812      	ldr	r2, [r2, #0]
 800e826:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e828:	430b      	orrs	r3, r1
 800e82a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	685b      	ldr	r3, [r3, #4]
 800e832:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e836:	697b      	ldr	r3, [r7, #20]
 800e838:	68da      	ldr	r2, [r3, #12]
 800e83a:	697b      	ldr	r3, [r7, #20]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	430a      	orrs	r2, r1
 800e840:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e842:	697b      	ldr	r3, [r7, #20]
 800e844:	699b      	ldr	r3, [r3, #24]
 800e846:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e848:	697b      	ldr	r3, [r7, #20]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	4ab3      	ldr	r2, [pc, #716]	@ (800eb1c <UART_SetConfig+0x32c>)
 800e84e:	4293      	cmp	r3, r2
 800e850:	d004      	beq.n	800e85c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e852:	697b      	ldr	r3, [r7, #20]
 800e854:	6a1b      	ldr	r3, [r3, #32]
 800e856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e858:	4313      	orrs	r3, r2
 800e85a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e85c:	697b      	ldr	r3, [r7, #20]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	689a      	ldr	r2, [r3, #8]
 800e862:	4baf      	ldr	r3, [pc, #700]	@ (800eb20 <UART_SetConfig+0x330>)
 800e864:	4013      	ands	r3, r2
 800e866:	697a      	ldr	r2, [r7, #20]
 800e868:	6812      	ldr	r2, [r2, #0]
 800e86a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e86c:	430b      	orrs	r3, r1
 800e86e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e870:	697b      	ldr	r3, [r7, #20]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e876:	f023 010f 	bic.w	r1, r3, #15
 800e87a:	697b      	ldr	r3, [r7, #20]
 800e87c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e87e:	697b      	ldr	r3, [r7, #20]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	430a      	orrs	r2, r1
 800e884:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	4aa6      	ldr	r2, [pc, #664]	@ (800eb24 <UART_SetConfig+0x334>)
 800e88c:	4293      	cmp	r3, r2
 800e88e:	d177      	bne.n	800e980 <UART_SetConfig+0x190>
 800e890:	4ba5      	ldr	r3, [pc, #660]	@ (800eb28 <UART_SetConfig+0x338>)
 800e892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e894:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e898:	2b28      	cmp	r3, #40	@ 0x28
 800e89a:	d86d      	bhi.n	800e978 <UART_SetConfig+0x188>
 800e89c:	a201      	add	r2, pc, #4	@ (adr r2, 800e8a4 <UART_SetConfig+0xb4>)
 800e89e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8a2:	bf00      	nop
 800e8a4:	0800e949 	.word	0x0800e949
 800e8a8:	0800e979 	.word	0x0800e979
 800e8ac:	0800e979 	.word	0x0800e979
 800e8b0:	0800e979 	.word	0x0800e979
 800e8b4:	0800e979 	.word	0x0800e979
 800e8b8:	0800e979 	.word	0x0800e979
 800e8bc:	0800e979 	.word	0x0800e979
 800e8c0:	0800e979 	.word	0x0800e979
 800e8c4:	0800e951 	.word	0x0800e951
 800e8c8:	0800e979 	.word	0x0800e979
 800e8cc:	0800e979 	.word	0x0800e979
 800e8d0:	0800e979 	.word	0x0800e979
 800e8d4:	0800e979 	.word	0x0800e979
 800e8d8:	0800e979 	.word	0x0800e979
 800e8dc:	0800e979 	.word	0x0800e979
 800e8e0:	0800e979 	.word	0x0800e979
 800e8e4:	0800e959 	.word	0x0800e959
 800e8e8:	0800e979 	.word	0x0800e979
 800e8ec:	0800e979 	.word	0x0800e979
 800e8f0:	0800e979 	.word	0x0800e979
 800e8f4:	0800e979 	.word	0x0800e979
 800e8f8:	0800e979 	.word	0x0800e979
 800e8fc:	0800e979 	.word	0x0800e979
 800e900:	0800e979 	.word	0x0800e979
 800e904:	0800e961 	.word	0x0800e961
 800e908:	0800e979 	.word	0x0800e979
 800e90c:	0800e979 	.word	0x0800e979
 800e910:	0800e979 	.word	0x0800e979
 800e914:	0800e979 	.word	0x0800e979
 800e918:	0800e979 	.word	0x0800e979
 800e91c:	0800e979 	.word	0x0800e979
 800e920:	0800e979 	.word	0x0800e979
 800e924:	0800e969 	.word	0x0800e969
 800e928:	0800e979 	.word	0x0800e979
 800e92c:	0800e979 	.word	0x0800e979
 800e930:	0800e979 	.word	0x0800e979
 800e934:	0800e979 	.word	0x0800e979
 800e938:	0800e979 	.word	0x0800e979
 800e93c:	0800e979 	.word	0x0800e979
 800e940:	0800e979 	.word	0x0800e979
 800e944:	0800e971 	.word	0x0800e971
 800e948:	2301      	movs	r3, #1
 800e94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e94e:	e222      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e950:	2304      	movs	r3, #4
 800e952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e956:	e21e      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e958:	2308      	movs	r3, #8
 800e95a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e95e:	e21a      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e960:	2310      	movs	r3, #16
 800e962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e966:	e216      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e968:	2320      	movs	r3, #32
 800e96a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e96e:	e212      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e970:	2340      	movs	r3, #64	@ 0x40
 800e972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e976:	e20e      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e978:	2380      	movs	r3, #128	@ 0x80
 800e97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e97e:	e20a      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e980:	697b      	ldr	r3, [r7, #20]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	4a69      	ldr	r2, [pc, #420]	@ (800eb2c <UART_SetConfig+0x33c>)
 800e986:	4293      	cmp	r3, r2
 800e988:	d130      	bne.n	800e9ec <UART_SetConfig+0x1fc>
 800e98a:	4b67      	ldr	r3, [pc, #412]	@ (800eb28 <UART_SetConfig+0x338>)
 800e98c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e98e:	f003 0307 	and.w	r3, r3, #7
 800e992:	2b05      	cmp	r3, #5
 800e994:	d826      	bhi.n	800e9e4 <UART_SetConfig+0x1f4>
 800e996:	a201      	add	r2, pc, #4	@ (adr r2, 800e99c <UART_SetConfig+0x1ac>)
 800e998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e99c:	0800e9b5 	.word	0x0800e9b5
 800e9a0:	0800e9bd 	.word	0x0800e9bd
 800e9a4:	0800e9c5 	.word	0x0800e9c5
 800e9a8:	0800e9cd 	.word	0x0800e9cd
 800e9ac:	0800e9d5 	.word	0x0800e9d5
 800e9b0:	0800e9dd 	.word	0x0800e9dd
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ba:	e1ec      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e9bc:	2304      	movs	r3, #4
 800e9be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9c2:	e1e8      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e9c4:	2308      	movs	r3, #8
 800e9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ca:	e1e4      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e9cc:	2310      	movs	r3, #16
 800e9ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9d2:	e1e0      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e9d4:	2320      	movs	r3, #32
 800e9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9da:	e1dc      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e9dc:	2340      	movs	r3, #64	@ 0x40
 800e9de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9e2:	e1d8      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e9e4:	2380      	movs	r3, #128	@ 0x80
 800e9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ea:	e1d4      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800e9ec:	697b      	ldr	r3, [r7, #20]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	4a4f      	ldr	r2, [pc, #316]	@ (800eb30 <UART_SetConfig+0x340>)
 800e9f2:	4293      	cmp	r3, r2
 800e9f4:	d130      	bne.n	800ea58 <UART_SetConfig+0x268>
 800e9f6:	4b4c      	ldr	r3, [pc, #304]	@ (800eb28 <UART_SetConfig+0x338>)
 800e9f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9fa:	f003 0307 	and.w	r3, r3, #7
 800e9fe:	2b05      	cmp	r3, #5
 800ea00:	d826      	bhi.n	800ea50 <UART_SetConfig+0x260>
 800ea02:	a201      	add	r2, pc, #4	@ (adr r2, 800ea08 <UART_SetConfig+0x218>)
 800ea04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea08:	0800ea21 	.word	0x0800ea21
 800ea0c:	0800ea29 	.word	0x0800ea29
 800ea10:	0800ea31 	.word	0x0800ea31
 800ea14:	0800ea39 	.word	0x0800ea39
 800ea18:	0800ea41 	.word	0x0800ea41
 800ea1c:	0800ea49 	.word	0x0800ea49
 800ea20:	2300      	movs	r3, #0
 800ea22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea26:	e1b6      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea28:	2304      	movs	r3, #4
 800ea2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea2e:	e1b2      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea30:	2308      	movs	r3, #8
 800ea32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea36:	e1ae      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea38:	2310      	movs	r3, #16
 800ea3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea3e:	e1aa      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea40:	2320      	movs	r3, #32
 800ea42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea46:	e1a6      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea48:	2340      	movs	r3, #64	@ 0x40
 800ea4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea4e:	e1a2      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea50:	2380      	movs	r3, #128	@ 0x80
 800ea52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea56:	e19e      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea58:	697b      	ldr	r3, [r7, #20]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	4a35      	ldr	r2, [pc, #212]	@ (800eb34 <UART_SetConfig+0x344>)
 800ea5e:	4293      	cmp	r3, r2
 800ea60:	d130      	bne.n	800eac4 <UART_SetConfig+0x2d4>
 800ea62:	4b31      	ldr	r3, [pc, #196]	@ (800eb28 <UART_SetConfig+0x338>)
 800ea64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea66:	f003 0307 	and.w	r3, r3, #7
 800ea6a:	2b05      	cmp	r3, #5
 800ea6c:	d826      	bhi.n	800eabc <UART_SetConfig+0x2cc>
 800ea6e:	a201      	add	r2, pc, #4	@ (adr r2, 800ea74 <UART_SetConfig+0x284>)
 800ea70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea74:	0800ea8d 	.word	0x0800ea8d
 800ea78:	0800ea95 	.word	0x0800ea95
 800ea7c:	0800ea9d 	.word	0x0800ea9d
 800ea80:	0800eaa5 	.word	0x0800eaa5
 800ea84:	0800eaad 	.word	0x0800eaad
 800ea88:	0800eab5 	.word	0x0800eab5
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea92:	e180      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea94:	2304      	movs	r3, #4
 800ea96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea9a:	e17c      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ea9c:	2308      	movs	r3, #8
 800ea9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaa2:	e178      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eaa4:	2310      	movs	r3, #16
 800eaa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaaa:	e174      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eaac:	2320      	movs	r3, #32
 800eaae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eab2:	e170      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eab4:	2340      	movs	r3, #64	@ 0x40
 800eab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaba:	e16c      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eabc:	2380      	movs	r3, #128	@ 0x80
 800eabe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eac2:	e168      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eac4:	697b      	ldr	r3, [r7, #20]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	4a1b      	ldr	r2, [pc, #108]	@ (800eb38 <UART_SetConfig+0x348>)
 800eaca:	4293      	cmp	r3, r2
 800eacc:	d142      	bne.n	800eb54 <UART_SetConfig+0x364>
 800eace:	4b16      	ldr	r3, [pc, #88]	@ (800eb28 <UART_SetConfig+0x338>)
 800ead0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ead2:	f003 0307 	and.w	r3, r3, #7
 800ead6:	2b05      	cmp	r3, #5
 800ead8:	d838      	bhi.n	800eb4c <UART_SetConfig+0x35c>
 800eada:	a201      	add	r2, pc, #4	@ (adr r2, 800eae0 <UART_SetConfig+0x2f0>)
 800eadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eae0:	0800eaf9 	.word	0x0800eaf9
 800eae4:	0800eb01 	.word	0x0800eb01
 800eae8:	0800eb09 	.word	0x0800eb09
 800eaec:	0800eb11 	.word	0x0800eb11
 800eaf0:	0800eb3d 	.word	0x0800eb3d
 800eaf4:	0800eb45 	.word	0x0800eb45
 800eaf8:	2300      	movs	r3, #0
 800eafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eafe:	e14a      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eb00:	2304      	movs	r3, #4
 800eb02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb06:	e146      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eb08:	2308      	movs	r3, #8
 800eb0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb0e:	e142      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eb10:	2310      	movs	r3, #16
 800eb12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb16:	e13e      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eb18:	cfff69f3 	.word	0xcfff69f3
 800eb1c:	58000c00 	.word	0x58000c00
 800eb20:	11fff4ff 	.word	0x11fff4ff
 800eb24:	40011000 	.word	0x40011000
 800eb28:	58024400 	.word	0x58024400
 800eb2c:	40004400 	.word	0x40004400
 800eb30:	40004800 	.word	0x40004800
 800eb34:	40004c00 	.word	0x40004c00
 800eb38:	40005000 	.word	0x40005000
 800eb3c:	2320      	movs	r3, #32
 800eb3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb42:	e128      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eb44:	2340      	movs	r3, #64	@ 0x40
 800eb46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb4a:	e124      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eb4c:	2380      	movs	r3, #128	@ 0x80
 800eb4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb52:	e120      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eb54:	697b      	ldr	r3, [r7, #20]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	4acb      	ldr	r2, [pc, #812]	@ (800ee88 <UART_SetConfig+0x698>)
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d176      	bne.n	800ec4c <UART_SetConfig+0x45c>
 800eb5e:	4bcb      	ldr	r3, [pc, #812]	@ (800ee8c <UART_SetConfig+0x69c>)
 800eb60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eb66:	2b28      	cmp	r3, #40	@ 0x28
 800eb68:	d86c      	bhi.n	800ec44 <UART_SetConfig+0x454>
 800eb6a:	a201      	add	r2, pc, #4	@ (adr r2, 800eb70 <UART_SetConfig+0x380>)
 800eb6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb70:	0800ec15 	.word	0x0800ec15
 800eb74:	0800ec45 	.word	0x0800ec45
 800eb78:	0800ec45 	.word	0x0800ec45
 800eb7c:	0800ec45 	.word	0x0800ec45
 800eb80:	0800ec45 	.word	0x0800ec45
 800eb84:	0800ec45 	.word	0x0800ec45
 800eb88:	0800ec45 	.word	0x0800ec45
 800eb8c:	0800ec45 	.word	0x0800ec45
 800eb90:	0800ec1d 	.word	0x0800ec1d
 800eb94:	0800ec45 	.word	0x0800ec45
 800eb98:	0800ec45 	.word	0x0800ec45
 800eb9c:	0800ec45 	.word	0x0800ec45
 800eba0:	0800ec45 	.word	0x0800ec45
 800eba4:	0800ec45 	.word	0x0800ec45
 800eba8:	0800ec45 	.word	0x0800ec45
 800ebac:	0800ec45 	.word	0x0800ec45
 800ebb0:	0800ec25 	.word	0x0800ec25
 800ebb4:	0800ec45 	.word	0x0800ec45
 800ebb8:	0800ec45 	.word	0x0800ec45
 800ebbc:	0800ec45 	.word	0x0800ec45
 800ebc0:	0800ec45 	.word	0x0800ec45
 800ebc4:	0800ec45 	.word	0x0800ec45
 800ebc8:	0800ec45 	.word	0x0800ec45
 800ebcc:	0800ec45 	.word	0x0800ec45
 800ebd0:	0800ec2d 	.word	0x0800ec2d
 800ebd4:	0800ec45 	.word	0x0800ec45
 800ebd8:	0800ec45 	.word	0x0800ec45
 800ebdc:	0800ec45 	.word	0x0800ec45
 800ebe0:	0800ec45 	.word	0x0800ec45
 800ebe4:	0800ec45 	.word	0x0800ec45
 800ebe8:	0800ec45 	.word	0x0800ec45
 800ebec:	0800ec45 	.word	0x0800ec45
 800ebf0:	0800ec35 	.word	0x0800ec35
 800ebf4:	0800ec45 	.word	0x0800ec45
 800ebf8:	0800ec45 	.word	0x0800ec45
 800ebfc:	0800ec45 	.word	0x0800ec45
 800ec00:	0800ec45 	.word	0x0800ec45
 800ec04:	0800ec45 	.word	0x0800ec45
 800ec08:	0800ec45 	.word	0x0800ec45
 800ec0c:	0800ec45 	.word	0x0800ec45
 800ec10:	0800ec3d 	.word	0x0800ec3d
 800ec14:	2301      	movs	r3, #1
 800ec16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec1a:	e0bc      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec1c:	2304      	movs	r3, #4
 800ec1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec22:	e0b8      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec24:	2308      	movs	r3, #8
 800ec26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec2a:	e0b4      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec2c:	2310      	movs	r3, #16
 800ec2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec32:	e0b0      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec34:	2320      	movs	r3, #32
 800ec36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec3a:	e0ac      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec3c:	2340      	movs	r3, #64	@ 0x40
 800ec3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec42:	e0a8      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec44:	2380      	movs	r3, #128	@ 0x80
 800ec46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec4a:	e0a4      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec4c:	697b      	ldr	r3, [r7, #20]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	4a8f      	ldr	r2, [pc, #572]	@ (800ee90 <UART_SetConfig+0x6a0>)
 800ec52:	4293      	cmp	r3, r2
 800ec54:	d130      	bne.n	800ecb8 <UART_SetConfig+0x4c8>
 800ec56:	4b8d      	ldr	r3, [pc, #564]	@ (800ee8c <UART_SetConfig+0x69c>)
 800ec58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec5a:	f003 0307 	and.w	r3, r3, #7
 800ec5e:	2b05      	cmp	r3, #5
 800ec60:	d826      	bhi.n	800ecb0 <UART_SetConfig+0x4c0>
 800ec62:	a201      	add	r2, pc, #4	@ (adr r2, 800ec68 <UART_SetConfig+0x478>)
 800ec64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec68:	0800ec81 	.word	0x0800ec81
 800ec6c:	0800ec89 	.word	0x0800ec89
 800ec70:	0800ec91 	.word	0x0800ec91
 800ec74:	0800ec99 	.word	0x0800ec99
 800ec78:	0800eca1 	.word	0x0800eca1
 800ec7c:	0800eca9 	.word	0x0800eca9
 800ec80:	2300      	movs	r3, #0
 800ec82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec86:	e086      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec88:	2304      	movs	r3, #4
 800ec8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec8e:	e082      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec90:	2308      	movs	r3, #8
 800ec92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec96:	e07e      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ec98:	2310      	movs	r3, #16
 800ec9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec9e:	e07a      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eca0:	2320      	movs	r3, #32
 800eca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eca6:	e076      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800eca8:	2340      	movs	r3, #64	@ 0x40
 800ecaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecae:	e072      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ecb0:	2380      	movs	r3, #128	@ 0x80
 800ecb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecb6:	e06e      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ecb8:	697b      	ldr	r3, [r7, #20]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	4a75      	ldr	r2, [pc, #468]	@ (800ee94 <UART_SetConfig+0x6a4>)
 800ecbe:	4293      	cmp	r3, r2
 800ecc0:	d130      	bne.n	800ed24 <UART_SetConfig+0x534>
 800ecc2:	4b72      	ldr	r3, [pc, #456]	@ (800ee8c <UART_SetConfig+0x69c>)
 800ecc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecc6:	f003 0307 	and.w	r3, r3, #7
 800ecca:	2b05      	cmp	r3, #5
 800eccc:	d826      	bhi.n	800ed1c <UART_SetConfig+0x52c>
 800ecce:	a201      	add	r2, pc, #4	@ (adr r2, 800ecd4 <UART_SetConfig+0x4e4>)
 800ecd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecd4:	0800eced 	.word	0x0800eced
 800ecd8:	0800ecf5 	.word	0x0800ecf5
 800ecdc:	0800ecfd 	.word	0x0800ecfd
 800ece0:	0800ed05 	.word	0x0800ed05
 800ece4:	0800ed0d 	.word	0x0800ed0d
 800ece8:	0800ed15 	.word	0x0800ed15
 800ecec:	2300      	movs	r3, #0
 800ecee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecf2:	e050      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ecf4:	2304      	movs	r3, #4
 800ecf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecfa:	e04c      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ecfc:	2308      	movs	r3, #8
 800ecfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed02:	e048      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed04:	2310      	movs	r3, #16
 800ed06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed0a:	e044      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed0c:	2320      	movs	r3, #32
 800ed0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed12:	e040      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed14:	2340      	movs	r3, #64	@ 0x40
 800ed16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed1a:	e03c      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed1c:	2380      	movs	r3, #128	@ 0x80
 800ed1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed22:	e038      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed24:	697b      	ldr	r3, [r7, #20]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	4a5b      	ldr	r2, [pc, #364]	@ (800ee98 <UART_SetConfig+0x6a8>)
 800ed2a:	4293      	cmp	r3, r2
 800ed2c:	d130      	bne.n	800ed90 <UART_SetConfig+0x5a0>
 800ed2e:	4b57      	ldr	r3, [pc, #348]	@ (800ee8c <UART_SetConfig+0x69c>)
 800ed30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed32:	f003 0307 	and.w	r3, r3, #7
 800ed36:	2b05      	cmp	r3, #5
 800ed38:	d826      	bhi.n	800ed88 <UART_SetConfig+0x598>
 800ed3a:	a201      	add	r2, pc, #4	@ (adr r2, 800ed40 <UART_SetConfig+0x550>)
 800ed3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed40:	0800ed59 	.word	0x0800ed59
 800ed44:	0800ed61 	.word	0x0800ed61
 800ed48:	0800ed69 	.word	0x0800ed69
 800ed4c:	0800ed71 	.word	0x0800ed71
 800ed50:	0800ed79 	.word	0x0800ed79
 800ed54:	0800ed81 	.word	0x0800ed81
 800ed58:	2302      	movs	r3, #2
 800ed5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed5e:	e01a      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed60:	2304      	movs	r3, #4
 800ed62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed66:	e016      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed68:	2308      	movs	r3, #8
 800ed6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed6e:	e012      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed70:	2310      	movs	r3, #16
 800ed72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed76:	e00e      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed78:	2320      	movs	r3, #32
 800ed7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed7e:	e00a      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed80:	2340      	movs	r3, #64	@ 0x40
 800ed82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed86:	e006      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed88:	2380      	movs	r3, #128	@ 0x80
 800ed8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed8e:	e002      	b.n	800ed96 <UART_SetConfig+0x5a6>
 800ed90:	2380      	movs	r3, #128	@ 0x80
 800ed92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	4a3f      	ldr	r2, [pc, #252]	@ (800ee98 <UART_SetConfig+0x6a8>)
 800ed9c:	4293      	cmp	r3, r2
 800ed9e:	f040 80f8 	bne.w	800ef92 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800eda2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800eda6:	2b20      	cmp	r3, #32
 800eda8:	dc46      	bgt.n	800ee38 <UART_SetConfig+0x648>
 800edaa:	2b02      	cmp	r3, #2
 800edac:	f2c0 8082 	blt.w	800eeb4 <UART_SetConfig+0x6c4>
 800edb0:	3b02      	subs	r3, #2
 800edb2:	2b1e      	cmp	r3, #30
 800edb4:	d87e      	bhi.n	800eeb4 <UART_SetConfig+0x6c4>
 800edb6:	a201      	add	r2, pc, #4	@ (adr r2, 800edbc <UART_SetConfig+0x5cc>)
 800edb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edbc:	0800ee3f 	.word	0x0800ee3f
 800edc0:	0800eeb5 	.word	0x0800eeb5
 800edc4:	0800ee47 	.word	0x0800ee47
 800edc8:	0800eeb5 	.word	0x0800eeb5
 800edcc:	0800eeb5 	.word	0x0800eeb5
 800edd0:	0800eeb5 	.word	0x0800eeb5
 800edd4:	0800ee57 	.word	0x0800ee57
 800edd8:	0800eeb5 	.word	0x0800eeb5
 800eddc:	0800eeb5 	.word	0x0800eeb5
 800ede0:	0800eeb5 	.word	0x0800eeb5
 800ede4:	0800eeb5 	.word	0x0800eeb5
 800ede8:	0800eeb5 	.word	0x0800eeb5
 800edec:	0800eeb5 	.word	0x0800eeb5
 800edf0:	0800eeb5 	.word	0x0800eeb5
 800edf4:	0800ee67 	.word	0x0800ee67
 800edf8:	0800eeb5 	.word	0x0800eeb5
 800edfc:	0800eeb5 	.word	0x0800eeb5
 800ee00:	0800eeb5 	.word	0x0800eeb5
 800ee04:	0800eeb5 	.word	0x0800eeb5
 800ee08:	0800eeb5 	.word	0x0800eeb5
 800ee0c:	0800eeb5 	.word	0x0800eeb5
 800ee10:	0800eeb5 	.word	0x0800eeb5
 800ee14:	0800eeb5 	.word	0x0800eeb5
 800ee18:	0800eeb5 	.word	0x0800eeb5
 800ee1c:	0800eeb5 	.word	0x0800eeb5
 800ee20:	0800eeb5 	.word	0x0800eeb5
 800ee24:	0800eeb5 	.word	0x0800eeb5
 800ee28:	0800eeb5 	.word	0x0800eeb5
 800ee2c:	0800eeb5 	.word	0x0800eeb5
 800ee30:	0800eeb5 	.word	0x0800eeb5
 800ee34:	0800eea7 	.word	0x0800eea7
 800ee38:	2b40      	cmp	r3, #64	@ 0x40
 800ee3a:	d037      	beq.n	800eeac <UART_SetConfig+0x6bc>
 800ee3c:	e03a      	b.n	800eeb4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ee3e:	f7fc f9fb 	bl	800b238 <HAL_RCCEx_GetD3PCLK1Freq>
 800ee42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ee44:	e03c      	b.n	800eec0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	f7fc fa0a 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ee50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee54:	e034      	b.n	800eec0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ee56:	f107 0318 	add.w	r3, r7, #24
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	f7fc fb56 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ee60:	69fb      	ldr	r3, [r7, #28]
 800ee62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee64:	e02c      	b.n	800eec0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ee66:	4b09      	ldr	r3, [pc, #36]	@ (800ee8c <UART_SetConfig+0x69c>)
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	f003 0320 	and.w	r3, r3, #32
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d016      	beq.n	800eea0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ee72:	4b06      	ldr	r3, [pc, #24]	@ (800ee8c <UART_SetConfig+0x69c>)
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	08db      	lsrs	r3, r3, #3
 800ee78:	f003 0303 	and.w	r3, r3, #3
 800ee7c:	4a07      	ldr	r2, [pc, #28]	@ (800ee9c <UART_SetConfig+0x6ac>)
 800ee7e:	fa22 f303 	lsr.w	r3, r2, r3
 800ee82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ee84:	e01c      	b.n	800eec0 <UART_SetConfig+0x6d0>
 800ee86:	bf00      	nop
 800ee88:	40011400 	.word	0x40011400
 800ee8c:	58024400 	.word	0x58024400
 800ee90:	40007800 	.word	0x40007800
 800ee94:	40007c00 	.word	0x40007c00
 800ee98:	58000c00 	.word	0x58000c00
 800ee9c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800eea0:	4b9d      	ldr	r3, [pc, #628]	@ (800f118 <UART_SetConfig+0x928>)
 800eea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eea4:	e00c      	b.n	800eec0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eea6:	4b9d      	ldr	r3, [pc, #628]	@ (800f11c <UART_SetConfig+0x92c>)
 800eea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eeaa:	e009      	b.n	800eec0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eeac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eeb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eeb2:	e005      	b.n	800eec0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800eeb8:	2301      	movs	r3, #1
 800eeba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800eebe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800eec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	f000 81de 	beq.w	800f284 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eecc:	4a94      	ldr	r2, [pc, #592]	@ (800f120 <UART_SetConfig+0x930>)
 800eece:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eed2:	461a      	mov	r2, r3
 800eed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eed6:	fbb3 f3f2 	udiv	r3, r3, r2
 800eeda:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eedc:	697b      	ldr	r3, [r7, #20]
 800eede:	685a      	ldr	r2, [r3, #4]
 800eee0:	4613      	mov	r3, r2
 800eee2:	005b      	lsls	r3, r3, #1
 800eee4:	4413      	add	r3, r2
 800eee6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eee8:	429a      	cmp	r2, r3
 800eeea:	d305      	bcc.n	800eef8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800eeec:	697b      	ldr	r3, [r7, #20]
 800eeee:	685b      	ldr	r3, [r3, #4]
 800eef0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800eef2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eef4:	429a      	cmp	r2, r3
 800eef6:	d903      	bls.n	800ef00 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800eef8:	2301      	movs	r3, #1
 800eefa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800eefe:	e1c1      	b.n	800f284 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ef00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef02:	2200      	movs	r2, #0
 800ef04:	60bb      	str	r3, [r7, #8]
 800ef06:	60fa      	str	r2, [r7, #12]
 800ef08:	697b      	ldr	r3, [r7, #20]
 800ef0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef0c:	4a84      	ldr	r2, [pc, #528]	@ (800f120 <UART_SetConfig+0x930>)
 800ef0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef12:	b29b      	uxth	r3, r3
 800ef14:	2200      	movs	r2, #0
 800ef16:	603b      	str	r3, [r7, #0]
 800ef18:	607a      	str	r2, [r7, #4]
 800ef1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ef1e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ef22:	f7f1 fa45 	bl	80003b0 <__aeabi_uldivmod>
 800ef26:	4602      	mov	r2, r0
 800ef28:	460b      	mov	r3, r1
 800ef2a:	4610      	mov	r0, r2
 800ef2c:	4619      	mov	r1, r3
 800ef2e:	f04f 0200 	mov.w	r2, #0
 800ef32:	f04f 0300 	mov.w	r3, #0
 800ef36:	020b      	lsls	r3, r1, #8
 800ef38:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ef3c:	0202      	lsls	r2, r0, #8
 800ef3e:	6979      	ldr	r1, [r7, #20]
 800ef40:	6849      	ldr	r1, [r1, #4]
 800ef42:	0849      	lsrs	r1, r1, #1
 800ef44:	2000      	movs	r0, #0
 800ef46:	460c      	mov	r4, r1
 800ef48:	4605      	mov	r5, r0
 800ef4a:	eb12 0804 	adds.w	r8, r2, r4
 800ef4e:	eb43 0905 	adc.w	r9, r3, r5
 800ef52:	697b      	ldr	r3, [r7, #20]
 800ef54:	685b      	ldr	r3, [r3, #4]
 800ef56:	2200      	movs	r2, #0
 800ef58:	469a      	mov	sl, r3
 800ef5a:	4693      	mov	fp, r2
 800ef5c:	4652      	mov	r2, sl
 800ef5e:	465b      	mov	r3, fp
 800ef60:	4640      	mov	r0, r8
 800ef62:	4649      	mov	r1, r9
 800ef64:	f7f1 fa24 	bl	80003b0 <__aeabi_uldivmod>
 800ef68:	4602      	mov	r2, r0
 800ef6a:	460b      	mov	r3, r1
 800ef6c:	4613      	mov	r3, r2
 800ef6e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ef70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ef76:	d308      	bcc.n	800ef8a <UART_SetConfig+0x79a>
 800ef78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ef7e:	d204      	bcs.n	800ef8a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ef80:	697b      	ldr	r3, [r7, #20]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ef86:	60da      	str	r2, [r3, #12]
 800ef88:	e17c      	b.n	800f284 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ef8a:	2301      	movs	r3, #1
 800ef8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ef90:	e178      	b.n	800f284 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ef92:	697b      	ldr	r3, [r7, #20]
 800ef94:	69db      	ldr	r3, [r3, #28]
 800ef96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ef9a:	f040 80c5 	bne.w	800f128 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ef9e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800efa2:	2b20      	cmp	r3, #32
 800efa4:	dc48      	bgt.n	800f038 <UART_SetConfig+0x848>
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	db7b      	blt.n	800f0a2 <UART_SetConfig+0x8b2>
 800efaa:	2b20      	cmp	r3, #32
 800efac:	d879      	bhi.n	800f0a2 <UART_SetConfig+0x8b2>
 800efae:	a201      	add	r2, pc, #4	@ (adr r2, 800efb4 <UART_SetConfig+0x7c4>)
 800efb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efb4:	0800f03f 	.word	0x0800f03f
 800efb8:	0800f047 	.word	0x0800f047
 800efbc:	0800f0a3 	.word	0x0800f0a3
 800efc0:	0800f0a3 	.word	0x0800f0a3
 800efc4:	0800f04f 	.word	0x0800f04f
 800efc8:	0800f0a3 	.word	0x0800f0a3
 800efcc:	0800f0a3 	.word	0x0800f0a3
 800efd0:	0800f0a3 	.word	0x0800f0a3
 800efd4:	0800f05f 	.word	0x0800f05f
 800efd8:	0800f0a3 	.word	0x0800f0a3
 800efdc:	0800f0a3 	.word	0x0800f0a3
 800efe0:	0800f0a3 	.word	0x0800f0a3
 800efe4:	0800f0a3 	.word	0x0800f0a3
 800efe8:	0800f0a3 	.word	0x0800f0a3
 800efec:	0800f0a3 	.word	0x0800f0a3
 800eff0:	0800f0a3 	.word	0x0800f0a3
 800eff4:	0800f06f 	.word	0x0800f06f
 800eff8:	0800f0a3 	.word	0x0800f0a3
 800effc:	0800f0a3 	.word	0x0800f0a3
 800f000:	0800f0a3 	.word	0x0800f0a3
 800f004:	0800f0a3 	.word	0x0800f0a3
 800f008:	0800f0a3 	.word	0x0800f0a3
 800f00c:	0800f0a3 	.word	0x0800f0a3
 800f010:	0800f0a3 	.word	0x0800f0a3
 800f014:	0800f0a3 	.word	0x0800f0a3
 800f018:	0800f0a3 	.word	0x0800f0a3
 800f01c:	0800f0a3 	.word	0x0800f0a3
 800f020:	0800f0a3 	.word	0x0800f0a3
 800f024:	0800f0a3 	.word	0x0800f0a3
 800f028:	0800f0a3 	.word	0x0800f0a3
 800f02c:	0800f0a3 	.word	0x0800f0a3
 800f030:	0800f0a3 	.word	0x0800f0a3
 800f034:	0800f095 	.word	0x0800f095
 800f038:	2b40      	cmp	r3, #64	@ 0x40
 800f03a:	d02e      	beq.n	800f09a <UART_SetConfig+0x8aa>
 800f03c:	e031      	b.n	800f0a2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f03e:	f7fa f945 	bl	80092cc <HAL_RCC_GetPCLK1Freq>
 800f042:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f044:	e033      	b.n	800f0ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f046:	f7fa f957 	bl	80092f8 <HAL_RCC_GetPCLK2Freq>
 800f04a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f04c:	e02f      	b.n	800f0ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f04e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f052:	4618      	mov	r0, r3
 800f054:	f7fc f906 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f05a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f05c:	e027      	b.n	800f0ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f05e:	f107 0318 	add.w	r3, r7, #24
 800f062:	4618      	mov	r0, r3
 800f064:	f7fc fa52 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f068:	69fb      	ldr	r3, [r7, #28]
 800f06a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f06c:	e01f      	b.n	800f0ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f06e:	4b2d      	ldr	r3, [pc, #180]	@ (800f124 <UART_SetConfig+0x934>)
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	f003 0320 	and.w	r3, r3, #32
 800f076:	2b00      	cmp	r3, #0
 800f078:	d009      	beq.n	800f08e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f07a:	4b2a      	ldr	r3, [pc, #168]	@ (800f124 <UART_SetConfig+0x934>)
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	08db      	lsrs	r3, r3, #3
 800f080:	f003 0303 	and.w	r3, r3, #3
 800f084:	4a24      	ldr	r2, [pc, #144]	@ (800f118 <UART_SetConfig+0x928>)
 800f086:	fa22 f303 	lsr.w	r3, r2, r3
 800f08a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f08c:	e00f      	b.n	800f0ae <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f08e:	4b22      	ldr	r3, [pc, #136]	@ (800f118 <UART_SetConfig+0x928>)
 800f090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f092:	e00c      	b.n	800f0ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f094:	4b21      	ldr	r3, [pc, #132]	@ (800f11c <UART_SetConfig+0x92c>)
 800f096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f098:	e009      	b.n	800f0ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f09a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f09e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0a0:	e005      	b.n	800f0ae <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f0a6:	2301      	movs	r3, #1
 800f0a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f0ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f0ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	f000 80e7 	beq.w	800f284 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f0b6:	697b      	ldr	r3, [r7, #20]
 800f0b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0ba:	4a19      	ldr	r2, [pc, #100]	@ (800f120 <UART_SetConfig+0x930>)
 800f0bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f0c0:	461a      	mov	r2, r3
 800f0c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800f0c8:	005a      	lsls	r2, r3, #1
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	685b      	ldr	r3, [r3, #4]
 800f0ce:	085b      	lsrs	r3, r3, #1
 800f0d0:	441a      	add	r2, r3
 800f0d2:	697b      	ldr	r3, [r7, #20]
 800f0d4:	685b      	ldr	r3, [r3, #4]
 800f0d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f0dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0de:	2b0f      	cmp	r3, #15
 800f0e0:	d916      	bls.n	800f110 <UART_SetConfig+0x920>
 800f0e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f0e8:	d212      	bcs.n	800f110 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f0ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0ec:	b29b      	uxth	r3, r3
 800f0ee:	f023 030f 	bic.w	r3, r3, #15
 800f0f2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f0f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0f6:	085b      	lsrs	r3, r3, #1
 800f0f8:	b29b      	uxth	r3, r3
 800f0fa:	f003 0307 	and.w	r3, r3, #7
 800f0fe:	b29a      	uxth	r2, r3
 800f100:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f102:	4313      	orrs	r3, r2
 800f104:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f10c:	60da      	str	r2, [r3, #12]
 800f10e:	e0b9      	b.n	800f284 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f110:	2301      	movs	r3, #1
 800f112:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f116:	e0b5      	b.n	800f284 <UART_SetConfig+0xa94>
 800f118:	03d09000 	.word	0x03d09000
 800f11c:	003d0900 	.word	0x003d0900
 800f120:	0801e0e8 	.word	0x0801e0e8
 800f124:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f128:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f12c:	2b20      	cmp	r3, #32
 800f12e:	dc49      	bgt.n	800f1c4 <UART_SetConfig+0x9d4>
 800f130:	2b00      	cmp	r3, #0
 800f132:	db7c      	blt.n	800f22e <UART_SetConfig+0xa3e>
 800f134:	2b20      	cmp	r3, #32
 800f136:	d87a      	bhi.n	800f22e <UART_SetConfig+0xa3e>
 800f138:	a201      	add	r2, pc, #4	@ (adr r2, 800f140 <UART_SetConfig+0x950>)
 800f13a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f13e:	bf00      	nop
 800f140:	0800f1cb 	.word	0x0800f1cb
 800f144:	0800f1d3 	.word	0x0800f1d3
 800f148:	0800f22f 	.word	0x0800f22f
 800f14c:	0800f22f 	.word	0x0800f22f
 800f150:	0800f1db 	.word	0x0800f1db
 800f154:	0800f22f 	.word	0x0800f22f
 800f158:	0800f22f 	.word	0x0800f22f
 800f15c:	0800f22f 	.word	0x0800f22f
 800f160:	0800f1eb 	.word	0x0800f1eb
 800f164:	0800f22f 	.word	0x0800f22f
 800f168:	0800f22f 	.word	0x0800f22f
 800f16c:	0800f22f 	.word	0x0800f22f
 800f170:	0800f22f 	.word	0x0800f22f
 800f174:	0800f22f 	.word	0x0800f22f
 800f178:	0800f22f 	.word	0x0800f22f
 800f17c:	0800f22f 	.word	0x0800f22f
 800f180:	0800f1fb 	.word	0x0800f1fb
 800f184:	0800f22f 	.word	0x0800f22f
 800f188:	0800f22f 	.word	0x0800f22f
 800f18c:	0800f22f 	.word	0x0800f22f
 800f190:	0800f22f 	.word	0x0800f22f
 800f194:	0800f22f 	.word	0x0800f22f
 800f198:	0800f22f 	.word	0x0800f22f
 800f19c:	0800f22f 	.word	0x0800f22f
 800f1a0:	0800f22f 	.word	0x0800f22f
 800f1a4:	0800f22f 	.word	0x0800f22f
 800f1a8:	0800f22f 	.word	0x0800f22f
 800f1ac:	0800f22f 	.word	0x0800f22f
 800f1b0:	0800f22f 	.word	0x0800f22f
 800f1b4:	0800f22f 	.word	0x0800f22f
 800f1b8:	0800f22f 	.word	0x0800f22f
 800f1bc:	0800f22f 	.word	0x0800f22f
 800f1c0:	0800f221 	.word	0x0800f221
 800f1c4:	2b40      	cmp	r3, #64	@ 0x40
 800f1c6:	d02e      	beq.n	800f226 <UART_SetConfig+0xa36>
 800f1c8:	e031      	b.n	800f22e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f1ca:	f7fa f87f 	bl	80092cc <HAL_RCC_GetPCLK1Freq>
 800f1ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f1d0:	e033      	b.n	800f23a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f1d2:	f7fa f891 	bl	80092f8 <HAL_RCC_GetPCLK2Freq>
 800f1d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f1d8:	e02f      	b.n	800f23a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f1da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f1de:	4618      	mov	r0, r3
 800f1e0:	f7fc f840 	bl	800b264 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f1e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f1e8:	e027      	b.n	800f23a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f1ea:	f107 0318 	add.w	r3, r7, #24
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	f7fc f98c 	bl	800b50c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f1f4:	69fb      	ldr	r3, [r7, #28]
 800f1f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f1f8:	e01f      	b.n	800f23a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f1fa:	4b2d      	ldr	r3, [pc, #180]	@ (800f2b0 <UART_SetConfig+0xac0>)
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	f003 0320 	and.w	r3, r3, #32
 800f202:	2b00      	cmp	r3, #0
 800f204:	d009      	beq.n	800f21a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f206:	4b2a      	ldr	r3, [pc, #168]	@ (800f2b0 <UART_SetConfig+0xac0>)
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	08db      	lsrs	r3, r3, #3
 800f20c:	f003 0303 	and.w	r3, r3, #3
 800f210:	4a28      	ldr	r2, [pc, #160]	@ (800f2b4 <UART_SetConfig+0xac4>)
 800f212:	fa22 f303 	lsr.w	r3, r2, r3
 800f216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f218:	e00f      	b.n	800f23a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f21a:	4b26      	ldr	r3, [pc, #152]	@ (800f2b4 <UART_SetConfig+0xac4>)
 800f21c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f21e:	e00c      	b.n	800f23a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f220:	4b25      	ldr	r3, [pc, #148]	@ (800f2b8 <UART_SetConfig+0xac8>)
 800f222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f224:	e009      	b.n	800f23a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f226:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f22c:	e005      	b.n	800f23a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f22e:	2300      	movs	r3, #0
 800f230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f232:	2301      	movs	r3, #1
 800f234:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f238:	bf00      	nop
    }

    if (pclk != 0U)
 800f23a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d021      	beq.n	800f284 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f240:	697b      	ldr	r3, [r7, #20]
 800f242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f244:	4a1d      	ldr	r2, [pc, #116]	@ (800f2bc <UART_SetConfig+0xacc>)
 800f246:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f24a:	461a      	mov	r2, r3
 800f24c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f24e:	fbb3 f2f2 	udiv	r2, r3, r2
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	685b      	ldr	r3, [r3, #4]
 800f256:	085b      	lsrs	r3, r3, #1
 800f258:	441a      	add	r2, r3
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	685b      	ldr	r3, [r3, #4]
 800f25e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f262:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f266:	2b0f      	cmp	r3, #15
 800f268:	d909      	bls.n	800f27e <UART_SetConfig+0xa8e>
 800f26a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f26c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f270:	d205      	bcs.n	800f27e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f274:	b29a      	uxth	r2, r3
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	60da      	str	r2, [r3, #12]
 800f27c:	e002      	b.n	800f284 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f27e:	2301      	movs	r3, #1
 800f280:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	2201      	movs	r2, #1
 800f288:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f28c:	697b      	ldr	r3, [r7, #20]
 800f28e:	2201      	movs	r2, #1
 800f290:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f294:	697b      	ldr	r3, [r7, #20]
 800f296:	2200      	movs	r2, #0
 800f298:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f29a:	697b      	ldr	r3, [r7, #20]
 800f29c:	2200      	movs	r2, #0
 800f29e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f2a0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	3748      	adds	r7, #72	@ 0x48
 800f2a8:	46bd      	mov	sp, r7
 800f2aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f2ae:	bf00      	nop
 800f2b0:	58024400 	.word	0x58024400
 800f2b4:	03d09000 	.word	0x03d09000
 800f2b8:	003d0900 	.word	0x003d0900
 800f2bc:	0801e0e8 	.word	0x0801e0e8

0800f2c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f2c0:	b480      	push	{r7}
 800f2c2:	b083      	sub	sp, #12
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2cc:	f003 0308 	and.w	r3, r3, #8
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d00a      	beq.n	800f2ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	685b      	ldr	r3, [r3, #4]
 800f2da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	430a      	orrs	r2, r1
 800f2e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2ee:	f003 0301 	and.w	r3, r3, #1
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d00a      	beq.n	800f30c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	685b      	ldr	r3, [r3, #4]
 800f2fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	430a      	orrs	r2, r1
 800f30a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f310:	f003 0302 	and.w	r3, r3, #2
 800f314:	2b00      	cmp	r3, #0
 800f316:	d00a      	beq.n	800f32e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	685b      	ldr	r3, [r3, #4]
 800f31e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	430a      	orrs	r2, r1
 800f32c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f332:	f003 0304 	and.w	r3, r3, #4
 800f336:	2b00      	cmp	r3, #0
 800f338:	d00a      	beq.n	800f350 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	685b      	ldr	r3, [r3, #4]
 800f340:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	430a      	orrs	r2, r1
 800f34e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f354:	f003 0310 	and.w	r3, r3, #16
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d00a      	beq.n	800f372 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	689b      	ldr	r3, [r3, #8]
 800f362:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	430a      	orrs	r2, r1
 800f370:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f376:	f003 0320 	and.w	r3, r3, #32
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d00a      	beq.n	800f394 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	689b      	ldr	r3, [r3, #8]
 800f384:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	430a      	orrs	r2, r1
 800f392:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d01a      	beq.n	800f3d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	685b      	ldr	r3, [r3, #4]
 800f3a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	430a      	orrs	r2, r1
 800f3b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f3be:	d10a      	bne.n	800f3d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	685b      	ldr	r3, [r3, #4]
 800f3c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	430a      	orrs	r2, r1
 800f3d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d00a      	beq.n	800f3f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	685b      	ldr	r3, [r3, #4]
 800f3e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	430a      	orrs	r2, r1
 800f3f6:	605a      	str	r2, [r3, #4]
  }
}
 800f3f8:	bf00      	nop
 800f3fa:	370c      	adds	r7, #12
 800f3fc:	46bd      	mov	sp, r7
 800f3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f402:	4770      	bx	lr

0800f404 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b098      	sub	sp, #96	@ 0x60
 800f408:	af02      	add	r7, sp, #8
 800f40a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	2200      	movs	r2, #0
 800f410:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f414:	f7f3 fa50 	bl	80028b8 <HAL_GetTick>
 800f418:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	f003 0308 	and.w	r3, r3, #8
 800f424:	2b08      	cmp	r3, #8
 800f426:	d12f      	bne.n	800f488 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f428:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f42c:	9300      	str	r3, [sp, #0]
 800f42e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f430:	2200      	movs	r2, #0
 800f432:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f000 f88e 	bl	800f558 <UART_WaitOnFlagUntilTimeout>
 800f43c:	4603      	mov	r3, r0
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d022      	beq.n	800f488 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f44a:	e853 3f00 	ldrex	r3, [r3]
 800f44e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f452:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f456:	653b      	str	r3, [r7, #80]	@ 0x50
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	461a      	mov	r2, r3
 800f45e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f460:	647b      	str	r3, [r7, #68]	@ 0x44
 800f462:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f464:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f466:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f468:	e841 2300 	strex	r3, r2, [r1]
 800f46c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f46e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f470:	2b00      	cmp	r3, #0
 800f472:	d1e6      	bne.n	800f442 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2220      	movs	r2, #32
 800f478:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2200      	movs	r2, #0
 800f480:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f484:	2303      	movs	r3, #3
 800f486:	e063      	b.n	800f550 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	f003 0304 	and.w	r3, r3, #4
 800f492:	2b04      	cmp	r3, #4
 800f494:	d149      	bne.n	800f52a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f496:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f49a:	9300      	str	r3, [sp, #0]
 800f49c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f49e:	2200      	movs	r2, #0
 800f4a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f4a4:	6878      	ldr	r0, [r7, #4]
 800f4a6:	f000 f857 	bl	800f558 <UART_WaitOnFlagUntilTimeout>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d03c      	beq.n	800f52a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4b8:	e853 3f00 	ldrex	r3, [r3]
 800f4bc:	623b      	str	r3, [r7, #32]
   return(result);
 800f4be:	6a3b      	ldr	r3, [r7, #32]
 800f4c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f4c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	461a      	mov	r2, r3
 800f4cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f4ce:	633b      	str	r3, [r7, #48]	@ 0x30
 800f4d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f4d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4d6:	e841 2300 	strex	r3, r2, [r1]
 800f4da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d1e6      	bne.n	800f4b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	3308      	adds	r3, #8
 800f4e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4ea:	693b      	ldr	r3, [r7, #16]
 800f4ec:	e853 3f00 	ldrex	r3, [r3]
 800f4f0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	f023 0301 	bic.w	r3, r3, #1
 800f4f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	3308      	adds	r3, #8
 800f500:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f502:	61fa      	str	r2, [r7, #28]
 800f504:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f506:	69b9      	ldr	r1, [r7, #24]
 800f508:	69fa      	ldr	r2, [r7, #28]
 800f50a:	e841 2300 	strex	r3, r2, [r1]
 800f50e:	617b      	str	r3, [r7, #20]
   return(result);
 800f510:	697b      	ldr	r3, [r7, #20]
 800f512:	2b00      	cmp	r3, #0
 800f514:	d1e5      	bne.n	800f4e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	2220      	movs	r2, #32
 800f51a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2200      	movs	r2, #0
 800f522:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f526:	2303      	movs	r3, #3
 800f528:	e012      	b.n	800f550 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2220      	movs	r2, #32
 800f52e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	2220      	movs	r2, #32
 800f536:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	2200      	movs	r2, #0
 800f53e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2200      	movs	r2, #0
 800f544:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2200      	movs	r2, #0
 800f54a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f54e:	2300      	movs	r3, #0
}
 800f550:	4618      	mov	r0, r3
 800f552:	3758      	adds	r7, #88	@ 0x58
 800f554:	46bd      	mov	sp, r7
 800f556:	bd80      	pop	{r7, pc}

0800f558 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	b084      	sub	sp, #16
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	60f8      	str	r0, [r7, #12]
 800f560:	60b9      	str	r1, [r7, #8]
 800f562:	603b      	str	r3, [r7, #0]
 800f564:	4613      	mov	r3, r2
 800f566:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f568:	e04f      	b.n	800f60a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f56a:	69bb      	ldr	r3, [r7, #24]
 800f56c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f570:	d04b      	beq.n	800f60a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f572:	f7f3 f9a1 	bl	80028b8 <HAL_GetTick>
 800f576:	4602      	mov	r2, r0
 800f578:	683b      	ldr	r3, [r7, #0]
 800f57a:	1ad3      	subs	r3, r2, r3
 800f57c:	69ba      	ldr	r2, [r7, #24]
 800f57e:	429a      	cmp	r2, r3
 800f580:	d302      	bcc.n	800f588 <UART_WaitOnFlagUntilTimeout+0x30>
 800f582:	69bb      	ldr	r3, [r7, #24]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d101      	bne.n	800f58c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f588:	2303      	movs	r3, #3
 800f58a:	e04e      	b.n	800f62a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	f003 0304 	and.w	r3, r3, #4
 800f596:	2b00      	cmp	r3, #0
 800f598:	d037      	beq.n	800f60a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f59a:	68bb      	ldr	r3, [r7, #8]
 800f59c:	2b80      	cmp	r3, #128	@ 0x80
 800f59e:	d034      	beq.n	800f60a <UART_WaitOnFlagUntilTimeout+0xb2>
 800f5a0:	68bb      	ldr	r3, [r7, #8]
 800f5a2:	2b40      	cmp	r3, #64	@ 0x40
 800f5a4:	d031      	beq.n	800f60a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	69db      	ldr	r3, [r3, #28]
 800f5ac:	f003 0308 	and.w	r3, r3, #8
 800f5b0:	2b08      	cmp	r3, #8
 800f5b2:	d110      	bne.n	800f5d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	2208      	movs	r2, #8
 800f5ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f5bc:	68f8      	ldr	r0, [r7, #12]
 800f5be:	f000 f839 	bl	800f634 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	2208      	movs	r2, #8
 800f5c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	2200      	movs	r2, #0
 800f5ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f5d2:	2301      	movs	r3, #1
 800f5d4:	e029      	b.n	800f62a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	69db      	ldr	r3, [r3, #28]
 800f5dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f5e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f5e4:	d111      	bne.n	800f60a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f5ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f5f0:	68f8      	ldr	r0, [r7, #12]
 800f5f2:	f000 f81f 	bl	800f634 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	2220      	movs	r2, #32
 800f5fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	2200      	movs	r2, #0
 800f602:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f606:	2303      	movs	r3, #3
 800f608:	e00f      	b.n	800f62a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	69da      	ldr	r2, [r3, #28]
 800f610:	68bb      	ldr	r3, [r7, #8]
 800f612:	4013      	ands	r3, r2
 800f614:	68ba      	ldr	r2, [r7, #8]
 800f616:	429a      	cmp	r2, r3
 800f618:	bf0c      	ite	eq
 800f61a:	2301      	moveq	r3, #1
 800f61c:	2300      	movne	r3, #0
 800f61e:	b2db      	uxtb	r3, r3
 800f620:	461a      	mov	r2, r3
 800f622:	79fb      	ldrb	r3, [r7, #7]
 800f624:	429a      	cmp	r2, r3
 800f626:	d0a0      	beq.n	800f56a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f628:	2300      	movs	r3, #0
}
 800f62a:	4618      	mov	r0, r3
 800f62c:	3710      	adds	r7, #16
 800f62e:	46bd      	mov	sp, r7
 800f630:	bd80      	pop	{r7, pc}
	...

0800f634 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f634:	b480      	push	{r7}
 800f636:	b095      	sub	sp, #84	@ 0x54
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f644:	e853 3f00 	ldrex	r3, [r3]
 800f648:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f64c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f650:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	461a      	mov	r2, r3
 800f658:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f65a:	643b      	str	r3, [r7, #64]	@ 0x40
 800f65c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f65e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f660:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f662:	e841 2300 	strex	r3, r2, [r1]
 800f666:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d1e6      	bne.n	800f63c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	3308      	adds	r3, #8
 800f674:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f676:	6a3b      	ldr	r3, [r7, #32]
 800f678:	e853 3f00 	ldrex	r3, [r3]
 800f67c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f67e:	69fa      	ldr	r2, [r7, #28]
 800f680:	4b1e      	ldr	r3, [pc, #120]	@ (800f6fc <UART_EndRxTransfer+0xc8>)
 800f682:	4013      	ands	r3, r2
 800f684:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	3308      	adds	r3, #8
 800f68c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f68e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f690:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f692:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f694:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f696:	e841 2300 	strex	r3, r2, [r1]
 800f69a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d1e5      	bne.n	800f66e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f6a6:	2b01      	cmp	r3, #1
 800f6a8:	d118      	bne.n	800f6dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	e853 3f00 	ldrex	r3, [r3]
 800f6b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800f6b8:	68bb      	ldr	r3, [r7, #8]
 800f6ba:	f023 0310 	bic.w	r3, r3, #16
 800f6be:	647b      	str	r3, [r7, #68]	@ 0x44
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	461a      	mov	r2, r3
 800f6c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6c8:	61bb      	str	r3, [r7, #24]
 800f6ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6cc:	6979      	ldr	r1, [r7, #20]
 800f6ce:	69ba      	ldr	r2, [r7, #24]
 800f6d0:	e841 2300 	strex	r3, r2, [r1]
 800f6d4:	613b      	str	r3, [r7, #16]
   return(result);
 800f6d6:	693b      	ldr	r3, [r7, #16]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d1e6      	bne.n	800f6aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	2220      	movs	r2, #32
 800f6e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f6f0:	bf00      	nop
 800f6f2:	3754      	adds	r7, #84	@ 0x54
 800f6f4:	46bd      	mov	sp, r7
 800f6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6fa:	4770      	bx	lr
 800f6fc:	effffffe 	.word	0xeffffffe

0800f700 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f700:	b480      	push	{r7}
 800f702:	b085      	sub	sp, #20
 800f704:	af00      	add	r7, sp, #0
 800f706:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f70e:	2b01      	cmp	r3, #1
 800f710:	d101      	bne.n	800f716 <HAL_UARTEx_DisableFifoMode+0x16>
 800f712:	2302      	movs	r3, #2
 800f714:	e027      	b.n	800f766 <HAL_UARTEx_DisableFifoMode+0x66>
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	2201      	movs	r2, #1
 800f71a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	2224      	movs	r2, #36	@ 0x24
 800f722:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	681a      	ldr	r2, [r3, #0]
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	f022 0201 	bic.w	r2, r2, #1
 800f73c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f744:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	2200      	movs	r2, #0
 800f74a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	68fa      	ldr	r2, [r7, #12]
 800f752:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	2220      	movs	r2, #32
 800f758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	2200      	movs	r2, #0
 800f760:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f764:	2300      	movs	r3, #0
}
 800f766:	4618      	mov	r0, r3
 800f768:	3714      	adds	r7, #20
 800f76a:	46bd      	mov	sp, r7
 800f76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f770:	4770      	bx	lr

0800f772 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f772:	b580      	push	{r7, lr}
 800f774:	b084      	sub	sp, #16
 800f776:	af00      	add	r7, sp, #0
 800f778:	6078      	str	r0, [r7, #4]
 800f77a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f782:	2b01      	cmp	r3, #1
 800f784:	d101      	bne.n	800f78a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f786:	2302      	movs	r3, #2
 800f788:	e02d      	b.n	800f7e6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	2201      	movs	r2, #1
 800f78e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	2224      	movs	r2, #36	@ 0x24
 800f796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	681b      	ldr	r3, [r3, #0]
 800f7a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	681a      	ldr	r2, [r3, #0]
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	f022 0201 	bic.w	r2, r2, #1
 800f7b0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	689b      	ldr	r3, [r3, #8]
 800f7b8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	683a      	ldr	r2, [r7, #0]
 800f7c2:	430a      	orrs	r2, r1
 800f7c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f7c6:	6878      	ldr	r0, [r7, #4]
 800f7c8:	f000 f850 	bl	800f86c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	68fa      	ldr	r2, [r7, #12]
 800f7d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	2220      	movs	r2, #32
 800f7d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	2200      	movs	r2, #0
 800f7e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f7e4:	2300      	movs	r3, #0
}
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	3710      	adds	r7, #16
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	bd80      	pop	{r7, pc}

0800f7ee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f7ee:	b580      	push	{r7, lr}
 800f7f0:	b084      	sub	sp, #16
 800f7f2:	af00      	add	r7, sp, #0
 800f7f4:	6078      	str	r0, [r7, #4]
 800f7f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f7fe:	2b01      	cmp	r3, #1
 800f800:	d101      	bne.n	800f806 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f802:	2302      	movs	r3, #2
 800f804:	e02d      	b.n	800f862 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	2201      	movs	r2, #1
 800f80a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	2224      	movs	r2, #36	@ 0x24
 800f812:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	681a      	ldr	r2, [r3, #0]
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	f022 0201 	bic.w	r2, r2, #1
 800f82c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	689b      	ldr	r3, [r3, #8]
 800f834:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	683a      	ldr	r2, [r7, #0]
 800f83e:	430a      	orrs	r2, r1
 800f840:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f842:	6878      	ldr	r0, [r7, #4]
 800f844:	f000 f812 	bl	800f86c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	68fa      	ldr	r2, [r7, #12]
 800f84e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2220      	movs	r2, #32
 800f854:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2200      	movs	r2, #0
 800f85c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f860:	2300      	movs	r3, #0
}
 800f862:	4618      	mov	r0, r3
 800f864:	3710      	adds	r7, #16
 800f866:	46bd      	mov	sp, r7
 800f868:	bd80      	pop	{r7, pc}
	...

0800f86c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f86c:	b480      	push	{r7}
 800f86e:	b085      	sub	sp, #20
 800f870:	af00      	add	r7, sp, #0
 800f872:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d108      	bne.n	800f88e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	2201      	movs	r2, #1
 800f880:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	2201      	movs	r2, #1
 800f888:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f88c:	e031      	b.n	800f8f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f88e:	2310      	movs	r3, #16
 800f890:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f892:	2310      	movs	r3, #16
 800f894:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	689b      	ldr	r3, [r3, #8]
 800f89c:	0e5b      	lsrs	r3, r3, #25
 800f89e:	b2db      	uxtb	r3, r3
 800f8a0:	f003 0307 	and.w	r3, r3, #7
 800f8a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	689b      	ldr	r3, [r3, #8]
 800f8ac:	0f5b      	lsrs	r3, r3, #29
 800f8ae:	b2db      	uxtb	r3, r3
 800f8b0:	f003 0307 	and.w	r3, r3, #7
 800f8b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f8b6:	7bbb      	ldrb	r3, [r7, #14]
 800f8b8:	7b3a      	ldrb	r2, [r7, #12]
 800f8ba:	4911      	ldr	r1, [pc, #68]	@ (800f900 <UARTEx_SetNbDataToProcess+0x94>)
 800f8bc:	5c8a      	ldrb	r2, [r1, r2]
 800f8be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f8c2:	7b3a      	ldrb	r2, [r7, #12]
 800f8c4:	490f      	ldr	r1, [pc, #60]	@ (800f904 <UARTEx_SetNbDataToProcess+0x98>)
 800f8c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f8c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8cc:	b29a      	uxth	r2, r3
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f8d4:	7bfb      	ldrb	r3, [r7, #15]
 800f8d6:	7b7a      	ldrb	r2, [r7, #13]
 800f8d8:	4909      	ldr	r1, [pc, #36]	@ (800f900 <UARTEx_SetNbDataToProcess+0x94>)
 800f8da:	5c8a      	ldrb	r2, [r1, r2]
 800f8dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f8e0:	7b7a      	ldrb	r2, [r7, #13]
 800f8e2:	4908      	ldr	r1, [pc, #32]	@ (800f904 <UARTEx_SetNbDataToProcess+0x98>)
 800f8e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f8e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8ea:	b29a      	uxth	r2, r3
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f8f2:	bf00      	nop
 800f8f4:	3714      	adds	r7, #20
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fc:	4770      	bx	lr
 800f8fe:	bf00      	nop
 800f900:	0801e100 	.word	0x0801e100
 800f904:	0801e108 	.word	0x0801e108

0800f908 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800f908:	b480      	push	{r7}
 800f90a:	b083      	sub	sp, #12
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
 800f910:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800f912:	683b      	ldr	r3, [r7, #0]
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	2b00      	cmp	r3, #0
 800f918:	d121      	bne.n	800f95e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	681a      	ldr	r2, [r3, #0]
 800f91e:	4b27      	ldr	r3, [pc, #156]	@ (800f9bc <FMC_SDRAM_Init+0xb4>)
 800f920:	4013      	ands	r3, r2
 800f922:	683a      	ldr	r2, [r7, #0]
 800f924:	6851      	ldr	r1, [r2, #4]
 800f926:	683a      	ldr	r2, [r7, #0]
 800f928:	6892      	ldr	r2, [r2, #8]
 800f92a:	4311      	orrs	r1, r2
 800f92c:	683a      	ldr	r2, [r7, #0]
 800f92e:	68d2      	ldr	r2, [r2, #12]
 800f930:	4311      	orrs	r1, r2
 800f932:	683a      	ldr	r2, [r7, #0]
 800f934:	6912      	ldr	r2, [r2, #16]
 800f936:	4311      	orrs	r1, r2
 800f938:	683a      	ldr	r2, [r7, #0]
 800f93a:	6952      	ldr	r2, [r2, #20]
 800f93c:	4311      	orrs	r1, r2
 800f93e:	683a      	ldr	r2, [r7, #0]
 800f940:	6992      	ldr	r2, [r2, #24]
 800f942:	4311      	orrs	r1, r2
 800f944:	683a      	ldr	r2, [r7, #0]
 800f946:	69d2      	ldr	r2, [r2, #28]
 800f948:	4311      	orrs	r1, r2
 800f94a:	683a      	ldr	r2, [r7, #0]
 800f94c:	6a12      	ldr	r2, [r2, #32]
 800f94e:	4311      	orrs	r1, r2
 800f950:	683a      	ldr	r2, [r7, #0]
 800f952:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800f954:	430a      	orrs	r2, r1
 800f956:	431a      	orrs	r2, r3
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	601a      	str	r2, [r3, #0]
 800f95c:	e026      	b.n	800f9ac <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	69d9      	ldr	r1, [r3, #28]
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	6a1b      	ldr	r3, [r3, #32]
 800f96e:	4319      	orrs	r1, r3
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f974:	430b      	orrs	r3, r1
 800f976:	431a      	orrs	r2, r3
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	685a      	ldr	r2, [r3, #4]
 800f980:	4b0e      	ldr	r3, [pc, #56]	@ (800f9bc <FMC_SDRAM_Init+0xb4>)
 800f982:	4013      	ands	r3, r2
 800f984:	683a      	ldr	r2, [r7, #0]
 800f986:	6851      	ldr	r1, [r2, #4]
 800f988:	683a      	ldr	r2, [r7, #0]
 800f98a:	6892      	ldr	r2, [r2, #8]
 800f98c:	4311      	orrs	r1, r2
 800f98e:	683a      	ldr	r2, [r7, #0]
 800f990:	68d2      	ldr	r2, [r2, #12]
 800f992:	4311      	orrs	r1, r2
 800f994:	683a      	ldr	r2, [r7, #0]
 800f996:	6912      	ldr	r2, [r2, #16]
 800f998:	4311      	orrs	r1, r2
 800f99a:	683a      	ldr	r2, [r7, #0]
 800f99c:	6952      	ldr	r2, [r2, #20]
 800f99e:	4311      	orrs	r1, r2
 800f9a0:	683a      	ldr	r2, [r7, #0]
 800f9a2:	6992      	ldr	r2, [r2, #24]
 800f9a4:	430a      	orrs	r2, r1
 800f9a6:	431a      	orrs	r2, r3
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800f9ac:	2300      	movs	r3, #0
}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	370c      	adds	r7, #12
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b8:	4770      	bx	lr
 800f9ba:	bf00      	nop
 800f9bc:	ffff8000 	.word	0xffff8000

0800f9c0 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800f9c0:	b480      	push	{r7}
 800f9c2:	b085      	sub	sp, #20
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	60f8      	str	r0, [r7, #12]
 800f9c8:	60b9      	str	r1, [r7, #8]
 800f9ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d128      	bne.n	800fa24 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	689b      	ldr	r3, [r3, #8]
 800f9d6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	1e59      	subs	r1, r3, #1
 800f9e0:	68bb      	ldr	r3, [r7, #8]
 800f9e2:	685b      	ldr	r3, [r3, #4]
 800f9e4:	3b01      	subs	r3, #1
 800f9e6:	011b      	lsls	r3, r3, #4
 800f9e8:	4319      	orrs	r1, r3
 800f9ea:	68bb      	ldr	r3, [r7, #8]
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	3b01      	subs	r3, #1
 800f9f0:	021b      	lsls	r3, r3, #8
 800f9f2:	4319      	orrs	r1, r3
 800f9f4:	68bb      	ldr	r3, [r7, #8]
 800f9f6:	68db      	ldr	r3, [r3, #12]
 800f9f8:	3b01      	subs	r3, #1
 800f9fa:	031b      	lsls	r3, r3, #12
 800f9fc:	4319      	orrs	r1, r3
 800f9fe:	68bb      	ldr	r3, [r7, #8]
 800fa00:	691b      	ldr	r3, [r3, #16]
 800fa02:	3b01      	subs	r3, #1
 800fa04:	041b      	lsls	r3, r3, #16
 800fa06:	4319      	orrs	r1, r3
 800fa08:	68bb      	ldr	r3, [r7, #8]
 800fa0a:	695b      	ldr	r3, [r3, #20]
 800fa0c:	3b01      	subs	r3, #1
 800fa0e:	051b      	lsls	r3, r3, #20
 800fa10:	4319      	orrs	r1, r3
 800fa12:	68bb      	ldr	r3, [r7, #8]
 800fa14:	699b      	ldr	r3, [r3, #24]
 800fa16:	3b01      	subs	r3, #1
 800fa18:	061b      	lsls	r3, r3, #24
 800fa1a:	430b      	orrs	r3, r1
 800fa1c:	431a      	orrs	r2, r3
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	609a      	str	r2, [r3, #8]
 800fa22:	e02d      	b.n	800fa80 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	689a      	ldr	r2, [r3, #8]
 800fa28:	4b19      	ldr	r3, [pc, #100]	@ (800fa90 <FMC_SDRAM_Timing_Init+0xd0>)
 800fa2a:	4013      	ands	r3, r2
 800fa2c:	68ba      	ldr	r2, [r7, #8]
 800fa2e:	68d2      	ldr	r2, [r2, #12]
 800fa30:	3a01      	subs	r2, #1
 800fa32:	0311      	lsls	r1, r2, #12
 800fa34:	68ba      	ldr	r2, [r7, #8]
 800fa36:	6952      	ldr	r2, [r2, #20]
 800fa38:	3a01      	subs	r2, #1
 800fa3a:	0512      	lsls	r2, r2, #20
 800fa3c:	430a      	orrs	r2, r1
 800fa3e:	431a      	orrs	r2, r3
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	68db      	ldr	r3, [r3, #12]
 800fa48:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800fa4c:	68bb      	ldr	r3, [r7, #8]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	1e59      	subs	r1, r3, #1
 800fa52:	68bb      	ldr	r3, [r7, #8]
 800fa54:	685b      	ldr	r3, [r3, #4]
 800fa56:	3b01      	subs	r3, #1
 800fa58:	011b      	lsls	r3, r3, #4
 800fa5a:	4319      	orrs	r1, r3
 800fa5c:	68bb      	ldr	r3, [r7, #8]
 800fa5e:	689b      	ldr	r3, [r3, #8]
 800fa60:	3b01      	subs	r3, #1
 800fa62:	021b      	lsls	r3, r3, #8
 800fa64:	4319      	orrs	r1, r3
 800fa66:	68bb      	ldr	r3, [r7, #8]
 800fa68:	691b      	ldr	r3, [r3, #16]
 800fa6a:	3b01      	subs	r3, #1
 800fa6c:	041b      	lsls	r3, r3, #16
 800fa6e:	4319      	orrs	r1, r3
 800fa70:	68bb      	ldr	r3, [r7, #8]
 800fa72:	699b      	ldr	r3, [r3, #24]
 800fa74:	3b01      	subs	r3, #1
 800fa76:	061b      	lsls	r3, r3, #24
 800fa78:	430b      	orrs	r3, r1
 800fa7a:	431a      	orrs	r2, r3
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 800fa80:	2300      	movs	r3, #0
}
 800fa82:	4618      	mov	r0, r3
 800fa84:	3714      	adds	r7, #20
 800fa86:	46bd      	mov	sp, r7
 800fa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8c:	4770      	bx	lr
 800fa8e:	bf00      	nop
 800fa90:	ff0f0fff 	.word	0xff0f0fff

0800fa94 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800fa94:	b480      	push	{r7}
 800fa96:	b085      	sub	sp, #20
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	60f8      	str	r0, [r7, #12]
 800fa9c:	60b9      	str	r1, [r7, #8]
 800fa9e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	691a      	ldr	r2, [r3, #16]
 800faa4:	4b0c      	ldr	r3, [pc, #48]	@ (800fad8 <FMC_SDRAM_SendCommand+0x44>)
 800faa6:	4013      	ands	r3, r2
 800faa8:	68ba      	ldr	r2, [r7, #8]
 800faaa:	6811      	ldr	r1, [r2, #0]
 800faac:	68ba      	ldr	r2, [r7, #8]
 800faae:	6852      	ldr	r2, [r2, #4]
 800fab0:	4311      	orrs	r1, r2
 800fab2:	68ba      	ldr	r2, [r7, #8]
 800fab4:	6892      	ldr	r2, [r2, #8]
 800fab6:	3a01      	subs	r2, #1
 800fab8:	0152      	lsls	r2, r2, #5
 800faba:	4311      	orrs	r1, r2
 800fabc:	68ba      	ldr	r2, [r7, #8]
 800fabe:	68d2      	ldr	r2, [r2, #12]
 800fac0:	0252      	lsls	r2, r2, #9
 800fac2:	430a      	orrs	r2, r1
 800fac4:	431a      	orrs	r2, r3
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800faca:	2300      	movs	r3, #0
}
 800facc:	4618      	mov	r0, r3
 800face:	3714      	adds	r7, #20
 800fad0:	46bd      	mov	sp, r7
 800fad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad6:	4770      	bx	lr
 800fad8:	ffc00000 	.word	0xffc00000

0800fadc <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800fadc:	b480      	push	{r7}
 800fade:	b083      	sub	sp, #12
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
 800fae4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	695a      	ldr	r2, [r3, #20]
 800faea:	4b07      	ldr	r3, [pc, #28]	@ (800fb08 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800faec:	4013      	ands	r3, r2
 800faee:	683a      	ldr	r2, [r7, #0]
 800faf0:	0052      	lsls	r2, r2, #1
 800faf2:	431a      	orrs	r2, r3
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800faf8:	2300      	movs	r3, #0
}
 800fafa:	4618      	mov	r0, r3
 800fafc:	370c      	adds	r7, #12
 800fafe:	46bd      	mov	sp, r7
 800fb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb04:	4770      	bx	lr
 800fb06:	bf00      	nop
 800fb08:	ffffc001 	.word	0xffffc001

0800fb0c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800fb0c:	b084      	sub	sp, #16
 800fb0e:	b480      	push	{r7}
 800fb10:	b085      	sub	sp, #20
 800fb12:	af00      	add	r7, sp, #0
 800fb14:	6078      	str	r0, [r7, #4]
 800fb16:	f107 001c 	add.w	r0, r7, #28
 800fb1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800fb1e:	2300      	movs	r3, #0
 800fb20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800fb22:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800fb24:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800fb26:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800fb28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800fb2a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800fb2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800fb2e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800fb30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800fb32:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800fb34:	68fa      	ldr	r2, [r7, #12]
 800fb36:	4313      	orrs	r3, r2
 800fb38:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	685a      	ldr	r2, [r3, #4]
 800fb3e:	4b07      	ldr	r3, [pc, #28]	@ (800fb5c <SDMMC_Init+0x50>)
 800fb40:	4013      	ands	r3, r2
 800fb42:	68fa      	ldr	r2, [r7, #12]
 800fb44:	431a      	orrs	r2, r3
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800fb4a:	2300      	movs	r3, #0
}
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	3714      	adds	r7, #20
 800fb50:	46bd      	mov	sp, r7
 800fb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb56:	b004      	add	sp, #16
 800fb58:	4770      	bx	lr
 800fb5a:	bf00      	nop
 800fb5c:	ffc02c00 	.word	0xffc02c00

0800fb60 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 800fb60:	b480      	push	{r7}
 800fb62:	b083      	sub	sp, #12
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800fb6e:	4618      	mov	r0, r3
 800fb70:	370c      	adds	r7, #12
 800fb72:	46bd      	mov	sp, r7
 800fb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb78:	4770      	bx	lr

0800fb7a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800fb7a:	b480      	push	{r7}
 800fb7c:	b083      	sub	sp, #12
 800fb7e:	af00      	add	r7, sp, #0
 800fb80:	6078      	str	r0, [r7, #4]
 800fb82:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800fb84:	683b      	ldr	r3, [r7, #0]
 800fb86:	681a      	ldr	r2, [r3, #0]
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800fb8e:	2300      	movs	r3, #0
}
 800fb90:	4618      	mov	r0, r3
 800fb92:	370c      	adds	r7, #12
 800fb94:	46bd      	mov	sp, r7
 800fb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9a:	4770      	bx	lr

0800fb9c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800fb9c:	b480      	push	{r7}
 800fb9e:	b083      	sub	sp, #12
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	f043 0203 	orr.w	r2, r3, #3
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800fbb0:	2300      	movs	r3, #0
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	370c      	adds	r7, #12
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbbc:	4770      	bx	lr

0800fbbe <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 800fbbe:	b480      	push	{r7}
 800fbc0:	b083      	sub	sp, #12
 800fbc2:	af00      	add	r7, sp, #0
 800fbc4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	f003 0303 	and.w	r3, r3, #3
}
 800fbce:	4618      	mov	r0, r3
 800fbd0:	370c      	adds	r7, #12
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd8:	4770      	bx	lr
	...

0800fbdc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 800fbdc:	b480      	push	{r7}
 800fbde:	b085      	sub	sp, #20
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
 800fbe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800fbea:	683b      	ldr	r3, [r7, #0]
 800fbec:	681a      	ldr	r2, [r3, #0]
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800fbf6:	683b      	ldr	r3, [r7, #0]
 800fbf8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800fbfa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800fbfc:	683b      	ldr	r3, [r7, #0]
 800fbfe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800fc00:	431a      	orrs	r2, r3
                       Command->CPSM);
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800fc06:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800fc08:	68fa      	ldr	r2, [r7, #12]
 800fc0a:	4313      	orrs	r3, r2
 800fc0c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	68da      	ldr	r2, [r3, #12]
 800fc12:	4b06      	ldr	r3, [pc, #24]	@ (800fc2c <SDMMC_SendCommand+0x50>)
 800fc14:	4013      	ands	r3, r2
 800fc16:	68fa      	ldr	r2, [r7, #12]
 800fc18:	431a      	orrs	r2, r3
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800fc1e:	2300      	movs	r3, #0
}
 800fc20:	4618      	mov	r0, r3
 800fc22:	3714      	adds	r7, #20
 800fc24:	46bd      	mov	sp, r7
 800fc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc2a:	4770      	bx	lr
 800fc2c:	fffee0c0 	.word	0xfffee0c0

0800fc30 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 800fc30:	b480      	push	{r7}
 800fc32:	b083      	sub	sp, #12
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	691b      	ldr	r3, [r3, #16]
 800fc3c:	b2db      	uxtb	r3, r3
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	370c      	adds	r7, #12
 800fc42:	46bd      	mov	sp, r7
 800fc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc48:	4770      	bx	lr

0800fc4a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800fc4a:	b480      	push	{r7}
 800fc4c:	b085      	sub	sp, #20
 800fc4e:	af00      	add	r7, sp, #0
 800fc50:	6078      	str	r0, [r7, #4]
 800fc52:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	3314      	adds	r3, #20
 800fc58:	461a      	mov	r2, r3
 800fc5a:	683b      	ldr	r3, [r7, #0]
 800fc5c:	4413      	add	r3, r2
 800fc5e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	681b      	ldr	r3, [r3, #0]
}
 800fc64:	4618      	mov	r0, r3
 800fc66:	3714      	adds	r7, #20
 800fc68:	46bd      	mov	sp, r7
 800fc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6e:	4770      	bx	lr

0800fc70 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 800fc70:	b480      	push	{r7}
 800fc72:	b085      	sub	sp, #20
 800fc74:	af00      	add	r7, sp, #0
 800fc76:	6078      	str	r0, [r7, #4]
 800fc78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	681a      	ldr	r2, [r3, #0]
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	685a      	ldr	r2, [r3, #4]
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800fc96:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800fc98:	683b      	ldr	r3, [r7, #0]
 800fc9a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800fc9c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800fc9e:	683b      	ldr	r3, [r7, #0]
 800fca0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800fca2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800fca4:	68fa      	ldr	r2, [r7, #12]
 800fca6:	4313      	orrs	r3, r2
 800fca8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	431a      	orrs	r2, r3
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800fcba:	2300      	movs	r3, #0

}
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	3714      	adds	r7, #20
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc6:	4770      	bx	lr

0800fcc8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b088      	sub	sp, #32
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	6078      	str	r0, [r7, #4]
 800fcd0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800fcd2:	683b      	ldr	r3, [r7, #0]
 800fcd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800fcd6:	2310      	movs	r3, #16
 800fcd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fcda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fcde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fce0:	2300      	movs	r3, #0
 800fce2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fce4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fce8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fcea:	f107 0308 	add.w	r3, r7, #8
 800fcee:	4619      	mov	r1, r3
 800fcf0:	6878      	ldr	r0, [r7, #4]
 800fcf2:	f7ff ff73 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800fcf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fcfa:	2110      	movs	r1, #16
 800fcfc:	6878      	ldr	r0, [r7, #4]
 800fcfe:	f000 fa19 	bl	8010134 <SDMMC_GetCmdResp1>
 800fd02:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fd04:	69fb      	ldr	r3, [r7, #28]
}
 800fd06:	4618      	mov	r0, r3
 800fd08:	3720      	adds	r7, #32
 800fd0a:	46bd      	mov	sp, r7
 800fd0c:	bd80      	pop	{r7, pc}

0800fd0e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800fd0e:	b580      	push	{r7, lr}
 800fd10:	b088      	sub	sp, #32
 800fd12:	af00      	add	r7, sp, #0
 800fd14:	6078      	str	r0, [r7, #4]
 800fd16:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800fd1c:	2312      	movs	r3, #18
 800fd1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fd20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fd26:	2300      	movs	r3, #0
 800fd28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fd2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fd2e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fd30:	f107 0308 	add.w	r3, r7, #8
 800fd34:	4619      	mov	r1, r3
 800fd36:	6878      	ldr	r0, [r7, #4]
 800fd38:	f7ff ff50 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800fd3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fd40:	2112      	movs	r1, #18
 800fd42:	6878      	ldr	r0, [r7, #4]
 800fd44:	f000 f9f6 	bl	8010134 <SDMMC_GetCmdResp1>
 800fd48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fd4a:	69fb      	ldr	r3, [r7, #28]
}
 800fd4c:	4618      	mov	r0, r3
 800fd4e:	3720      	adds	r7, #32
 800fd50:	46bd      	mov	sp, r7
 800fd52:	bd80      	pop	{r7, pc}

0800fd54 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b088      	sub	sp, #32
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
 800fd5c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800fd5e:	683b      	ldr	r3, [r7, #0]
 800fd60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800fd62:	2319      	movs	r3, #25
 800fd64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fd66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fd70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fd74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fd76:	f107 0308 	add.w	r3, r7, #8
 800fd7a:	4619      	mov	r1, r3
 800fd7c:	6878      	ldr	r0, [r7, #4]
 800fd7e:	f7ff ff2d 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800fd82:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fd86:	2119      	movs	r1, #25
 800fd88:	6878      	ldr	r0, [r7, #4]
 800fd8a:	f000 f9d3 	bl	8010134 <SDMMC_GetCmdResp1>
 800fd8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fd90:	69fb      	ldr	r3, [r7, #28]
}
 800fd92:	4618      	mov	r0, r3
 800fd94:	3720      	adds	r7, #32
 800fd96:	46bd      	mov	sp, r7
 800fd98:	bd80      	pop	{r7, pc}
	...

0800fd9c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800fd9c:	b580      	push	{r7, lr}
 800fd9e:	b088      	sub	sp, #32
 800fda0:	af00      	add	r7, sp, #0
 800fda2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800fda4:	2300      	movs	r3, #0
 800fda6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800fda8:	230c      	movs	r3, #12
 800fdaa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fdac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fdb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fdb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fdba:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	68db      	ldr	r3, [r3, #12]
 800fdc0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	68db      	ldr	r3, [r3, #12]
 800fdcc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fdd4:	f107 0308 	add.w	r3, r7, #8
 800fdd8:	4619      	mov	r1, r3
 800fdda:	6878      	ldr	r0, [r7, #4]
 800fddc:	f7ff fefe 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800fde0:	4a0b      	ldr	r2, [pc, #44]	@ (800fe10 <SDMMC_CmdStopTransfer+0x74>)
 800fde2:	210c      	movs	r1, #12
 800fde4:	6878      	ldr	r0, [r7, #4]
 800fde6:	f000 f9a5 	bl	8010134 <SDMMC_GetCmdResp1>
 800fdea:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	68db      	ldr	r3, [r3, #12]
 800fdf0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800fdf8:	69fb      	ldr	r3, [r7, #28]
 800fdfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fdfe:	d101      	bne.n	800fe04 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800fe00:	2300      	movs	r3, #0
 800fe02:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800fe04:	69fb      	ldr	r3, [r7, #28]
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	3720      	adds	r7, #32
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	bd80      	pop	{r7, pc}
 800fe0e:	bf00      	nop
 800fe10:	05f5e100 	.word	0x05f5e100

0800fe14 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800fe14:	b580      	push	{r7, lr}
 800fe16:	b088      	sub	sp, #32
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
 800fe1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800fe22:	2307      	movs	r3, #7
 800fe24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fe26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fe2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fe30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fe34:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fe36:	f107 0308 	add.w	r3, r7, #8
 800fe3a:	4619      	mov	r1, r3
 800fe3c:	6878      	ldr	r0, [r7, #4]
 800fe3e:	f7ff fecd 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800fe42:	f241 3288 	movw	r2, #5000	@ 0x1388
 800fe46:	2107      	movs	r1, #7
 800fe48:	6878      	ldr	r0, [r7, #4]
 800fe4a:	f000 f973 	bl	8010134 <SDMMC_GetCmdResp1>
 800fe4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fe50:	69fb      	ldr	r3, [r7, #28]
}
 800fe52:	4618      	mov	r0, r3
 800fe54:	3720      	adds	r7, #32
 800fe56:	46bd      	mov	sp, r7
 800fe58:	bd80      	pop	{r7, pc}

0800fe5a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800fe5a:	b580      	push	{r7, lr}
 800fe5c:	b088      	sub	sp, #32
 800fe5e:	af00      	add	r7, sp, #0
 800fe60:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800fe62:	2300      	movs	r3, #0
 800fe64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800fe66:	2300      	movs	r3, #0
 800fe68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fe6e:	2300      	movs	r3, #0
 800fe70:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fe72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fe76:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fe78:	f107 0308 	add.w	r3, r7, #8
 800fe7c:	4619      	mov	r1, r3
 800fe7e:	6878      	ldr	r0, [r7, #4]
 800fe80:	f7ff feac 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800fe84:	6878      	ldr	r0, [r7, #4]
 800fe86:	f000 fb97 	bl	80105b8 <SDMMC_GetCmdError>
 800fe8a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fe8c:	69fb      	ldr	r3, [r7, #28]
}
 800fe8e:	4618      	mov	r0, r3
 800fe90:	3720      	adds	r7, #32
 800fe92:	46bd      	mov	sp, r7
 800fe94:	bd80      	pop	{r7, pc}

0800fe96 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800fe96:	b580      	push	{r7, lr}
 800fe98:	b088      	sub	sp, #32
 800fe9a:	af00      	add	r7, sp, #0
 800fe9c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800fe9e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800fea2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800fea4:	2308      	movs	r3, #8
 800fea6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fea8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800feac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800feae:	2300      	movs	r3, #0
 800feb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800feb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800feb6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800feb8:	f107 0308 	add.w	r3, r7, #8
 800febc:	4619      	mov	r1, r3
 800febe:	6878      	ldr	r0, [r7, #4]
 800fec0:	f7ff fe8c 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800fec4:	6878      	ldr	r0, [r7, #4]
 800fec6:	f000 fb29 	bl	801051c <SDMMC_GetCmdResp7>
 800feca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800fecc:	69fb      	ldr	r3, [r7, #28]
}
 800fece:	4618      	mov	r0, r3
 800fed0:	3720      	adds	r7, #32
 800fed2:	46bd      	mov	sp, r7
 800fed4:	bd80      	pop	{r7, pc}

0800fed6 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800fed6:	b580      	push	{r7, lr}
 800fed8:	b088      	sub	sp, #32
 800feda:	af00      	add	r7, sp, #0
 800fedc:	6078      	str	r0, [r7, #4]
 800fede:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800fee4:	2337      	movs	r3, #55	@ 0x37
 800fee6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800fee8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800feec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800feee:	2300      	movs	r3, #0
 800fef0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800fef2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fef6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800fef8:	f107 0308 	add.w	r3, r7, #8
 800fefc:	4619      	mov	r1, r3
 800fefe:	6878      	ldr	r0, [r7, #4]
 800ff00:	f7ff fe6c 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800ff04:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff08:	2137      	movs	r1, #55	@ 0x37
 800ff0a:	6878      	ldr	r0, [r7, #4]
 800ff0c:	f000 f912 	bl	8010134 <SDMMC_GetCmdResp1>
 800ff10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ff12:	69fb      	ldr	r3, [r7, #28]
}
 800ff14:	4618      	mov	r0, r3
 800ff16:	3720      	adds	r7, #32
 800ff18:	46bd      	mov	sp, r7
 800ff1a:	bd80      	pop	{r7, pc}

0800ff1c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ff1c:	b580      	push	{r7, lr}
 800ff1e:	b088      	sub	sp, #32
 800ff20:	af00      	add	r7, sp, #0
 800ff22:	6078      	str	r0, [r7, #4]
 800ff24:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800ff26:	683b      	ldr	r3, [r7, #0]
 800ff28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ff2a:	2329      	movs	r3, #41	@ 0x29
 800ff2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ff2e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ff32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ff34:	2300      	movs	r3, #0
 800ff36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ff38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff3c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ff3e:	f107 0308 	add.w	r3, r7, #8
 800ff42:	4619      	mov	r1, r3
 800ff44:	6878      	ldr	r0, [r7, #4]
 800ff46:	f7ff fe49 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800ff4a:	6878      	ldr	r0, [r7, #4]
 800ff4c:	f000 fa2e 	bl	80103ac <SDMMC_GetCmdResp3>
 800ff50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ff52:	69fb      	ldr	r3, [r7, #28]
}
 800ff54:	4618      	mov	r0, r3
 800ff56:	3720      	adds	r7, #32
 800ff58:	46bd      	mov	sp, r7
 800ff5a:	bd80      	pop	{r7, pc}

0800ff5c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800ff5c:	b580      	push	{r7, lr}
 800ff5e:	b088      	sub	sp, #32
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
 800ff64:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ff66:	683b      	ldr	r3, [r7, #0]
 800ff68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ff6a:	2306      	movs	r3, #6
 800ff6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ff6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ff72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ff74:	2300      	movs	r3, #0
 800ff76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ff78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ff7c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ff7e:	f107 0308 	add.w	r3, r7, #8
 800ff82:	4619      	mov	r1, r3
 800ff84:	6878      	ldr	r0, [r7, #4]
 800ff86:	f7ff fe29 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800ff8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff8e:	2106      	movs	r1, #6
 800ff90:	6878      	ldr	r0, [r7, #4]
 800ff92:	f000 f8cf 	bl	8010134 <SDMMC_GetCmdResp1>
 800ff96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ff98:	69fb      	ldr	r3, [r7, #28]
}
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	3720      	adds	r7, #32
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	bd80      	pop	{r7, pc}

0800ffa2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800ffa2:	b580      	push	{r7, lr}
 800ffa4:	b088      	sub	sp, #32
 800ffa6:	af00      	add	r7, sp, #0
 800ffa8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ffaa:	2300      	movs	r3, #0
 800ffac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800ffae:	2333      	movs	r3, #51	@ 0x33
 800ffb0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ffb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ffb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ffb8:	2300      	movs	r3, #0
 800ffba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ffbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ffc0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ffc2:	f107 0308 	add.w	r3, r7, #8
 800ffc6:	4619      	mov	r1, r3
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f7ff fe07 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800ffce:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ffd2:	2133      	movs	r1, #51	@ 0x33
 800ffd4:	6878      	ldr	r0, [r7, #4]
 800ffd6:	f000 f8ad 	bl	8010134 <SDMMC_GetCmdResp1>
 800ffda:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ffdc:	69fb      	ldr	r3, [r7, #28]
}
 800ffde:	4618      	mov	r0, r3
 800ffe0:	3720      	adds	r7, #32
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	bd80      	pop	{r7, pc}

0800ffe6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800ffe6:	b580      	push	{r7, lr}
 800ffe8:	b088      	sub	sp, #32
 800ffea:	af00      	add	r7, sp, #0
 800ffec:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ffee:	2300      	movs	r3, #0
 800fff0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800fff2:	2302      	movs	r3, #2
 800fff4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800fff6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800fffa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800fffc:	2300      	movs	r3, #0
 800fffe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010000:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010004:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010006:	f107 0308 	add.w	r3, r7, #8
 801000a:	4619      	mov	r1, r3
 801000c:	6878      	ldr	r0, [r7, #4]
 801000e:	f7ff fde5 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010012:	6878      	ldr	r0, [r7, #4]
 8010014:	f000 f980 	bl	8010318 <SDMMC_GetCmdResp2>
 8010018:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801001a:	69fb      	ldr	r3, [r7, #28]
}
 801001c:	4618      	mov	r0, r3
 801001e:	3720      	adds	r7, #32
 8010020:	46bd      	mov	sp, r7
 8010022:	bd80      	pop	{r7, pc}

08010024 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010024:	b580      	push	{r7, lr}
 8010026:	b088      	sub	sp, #32
 8010028:	af00      	add	r7, sp, #0
 801002a:	6078      	str	r0, [r7, #4]
 801002c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801002e:	683b      	ldr	r3, [r7, #0]
 8010030:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010032:	2309      	movs	r3, #9
 8010034:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010036:	f44f 7340 	mov.w	r3, #768	@ 0x300
 801003a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801003c:	2300      	movs	r3, #0
 801003e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010040:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010044:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010046:	f107 0308 	add.w	r3, r7, #8
 801004a:	4619      	mov	r1, r3
 801004c:	6878      	ldr	r0, [r7, #4]
 801004e:	f7ff fdc5 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010052:	6878      	ldr	r0, [r7, #4]
 8010054:	f000 f960 	bl	8010318 <SDMMC_GetCmdResp2>
 8010058:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801005a:	69fb      	ldr	r3, [r7, #28]
}
 801005c:	4618      	mov	r0, r3
 801005e:	3720      	adds	r7, #32
 8010060:	46bd      	mov	sp, r7
 8010062:	bd80      	pop	{r7, pc}

08010064 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b088      	sub	sp, #32
 8010068:	af00      	add	r7, sp, #0
 801006a:	6078      	str	r0, [r7, #4]
 801006c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801006e:	2300      	movs	r3, #0
 8010070:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010072:	2303      	movs	r3, #3
 8010074:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010076:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801007a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801007c:	2300      	movs	r3, #0
 801007e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010080:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010084:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010086:	f107 0308 	add.w	r3, r7, #8
 801008a:	4619      	mov	r1, r3
 801008c:	6878      	ldr	r0, [r7, #4]
 801008e:	f7ff fda5 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010092:	683a      	ldr	r2, [r7, #0]
 8010094:	2103      	movs	r1, #3
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 f9c8 	bl	801042c <SDMMC_GetCmdResp6>
 801009c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801009e:	69fb      	ldr	r3, [r7, #28]
}
 80100a0:	4618      	mov	r0, r3
 80100a2:	3720      	adds	r7, #32
 80100a4:	46bd      	mov	sp, r7
 80100a6:	bd80      	pop	{r7, pc}

080100a8 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	b088      	sub	sp, #32
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
 80100b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80100b2:	683b      	ldr	r3, [r7, #0]
 80100b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80100b6:	230d      	movs	r3, #13
 80100b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80100ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80100be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80100c0:	2300      	movs	r3, #0
 80100c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80100c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80100c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80100ca:	f107 0308 	add.w	r3, r7, #8
 80100ce:	4619      	mov	r1, r3
 80100d0:	6878      	ldr	r0, [r7, #4]
 80100d2:	f7ff fd83 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80100d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80100da:	210d      	movs	r1, #13
 80100dc:	6878      	ldr	r0, [r7, #4]
 80100de:	f000 f829 	bl	8010134 <SDMMC_GetCmdResp1>
 80100e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80100e4:	69fb      	ldr	r3, [r7, #28]
}
 80100e6:	4618      	mov	r0, r3
 80100e8:	3720      	adds	r7, #32
 80100ea:	46bd      	mov	sp, r7
 80100ec:	bd80      	pop	{r7, pc}

080100ee <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 80100ee:	b580      	push	{r7, lr}
 80100f0:	b088      	sub	sp, #32
 80100f2:	af00      	add	r7, sp, #0
 80100f4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80100f6:	2300      	movs	r3, #0
 80100f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80100fa:	230d      	movs	r3, #13
 80100fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80100fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010102:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010104:	2300      	movs	r3, #0
 8010106:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010108:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801010c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801010e:	f107 0308 	add.w	r3, r7, #8
 8010112:	4619      	mov	r1, r3
 8010114:	6878      	ldr	r0, [r7, #4]
 8010116:	f7ff fd61 	bl	800fbdc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801011a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801011e:	210d      	movs	r1, #13
 8010120:	6878      	ldr	r0, [r7, #4]
 8010122:	f000 f807 	bl	8010134 <SDMMC_GetCmdResp1>
 8010126:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010128:	69fb      	ldr	r3, [r7, #28]
}
 801012a:	4618      	mov	r0, r3
 801012c:	3720      	adds	r7, #32
 801012e:	46bd      	mov	sp, r7
 8010130:	bd80      	pop	{r7, pc}
	...

08010134 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b088      	sub	sp, #32
 8010138:	af00      	add	r7, sp, #0
 801013a:	60f8      	str	r0, [r7, #12]
 801013c:	460b      	mov	r3, r1
 801013e:	607a      	str	r2, [r7, #4]
 8010140:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8010142:	4b70      	ldr	r3, [pc, #448]	@ (8010304 <SDMMC_GetCmdResp1+0x1d0>)
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	4a70      	ldr	r2, [pc, #448]	@ (8010308 <SDMMC_GetCmdResp1+0x1d4>)
 8010148:	fba2 2303 	umull	r2, r3, r2, r3
 801014c:	0a5a      	lsrs	r2, r3, #9
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	fb02 f303 	mul.w	r3, r2, r3
 8010154:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8010156:	69fb      	ldr	r3, [r7, #28]
 8010158:	1e5a      	subs	r2, r3, #1
 801015a:	61fa      	str	r2, [r7, #28]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d102      	bne.n	8010166 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010160:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010164:	e0c9      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801016a:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 801016c:	69ba      	ldr	r2, [r7, #24]
 801016e:	4b67      	ldr	r3, [pc, #412]	@ (801030c <SDMMC_GetCmdResp1+0x1d8>)
 8010170:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010172:	2b00      	cmp	r3, #0
 8010174:	d0ef      	beq.n	8010156 <SDMMC_GetCmdResp1+0x22>
 8010176:	69bb      	ldr	r3, [r7, #24]
 8010178:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801017c:	2b00      	cmp	r3, #0
 801017e:	d1ea      	bne.n	8010156 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010184:	f003 0304 	and.w	r3, r3, #4
 8010188:	2b00      	cmp	r3, #0
 801018a:	d004      	beq.n	8010196 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	2204      	movs	r2, #4
 8010190:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010192:	2304      	movs	r3, #4
 8010194:	e0b1      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801019a:	f003 0301 	and.w	r3, r3, #1
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d004      	beq.n	80101ac <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	2201      	movs	r2, #1
 80101a6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80101a8:	2301      	movs	r3, #1
 80101aa:	e0a6      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	4a58      	ldr	r2, [pc, #352]	@ (8010310 <SDMMC_GetCmdResp1+0x1dc>)
 80101b0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80101b2:	68f8      	ldr	r0, [r7, #12]
 80101b4:	f7ff fd3c 	bl	800fc30 <SDMMC_GetCommandResponse>
 80101b8:	4603      	mov	r3, r0
 80101ba:	461a      	mov	r2, r3
 80101bc:	7afb      	ldrb	r3, [r7, #11]
 80101be:	4293      	cmp	r3, r2
 80101c0:	d001      	beq.n	80101c6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80101c2:	2301      	movs	r3, #1
 80101c4:	e099      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80101c6:	2100      	movs	r1, #0
 80101c8:	68f8      	ldr	r0, [r7, #12]
 80101ca:	f7ff fd3e 	bl	800fc4a <SDMMC_GetResponse>
 80101ce:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80101d0:	697a      	ldr	r2, [r7, #20]
 80101d2:	4b50      	ldr	r3, [pc, #320]	@ (8010314 <SDMMC_GetCmdResp1+0x1e0>)
 80101d4:	4013      	ands	r3, r2
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d101      	bne.n	80101de <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80101da:	2300      	movs	r3, #0
 80101dc:	e08d      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80101de:	697b      	ldr	r3, [r7, #20]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	da02      	bge.n	80101ea <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80101e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80101e8:	e087      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80101ea:	697b      	ldr	r3, [r7, #20]
 80101ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d001      	beq.n	80101f8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80101f4:	2340      	movs	r3, #64	@ 0x40
 80101f6:	e080      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80101f8:	697b      	ldr	r3, [r7, #20]
 80101fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d001      	beq.n	8010206 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010202:	2380      	movs	r3, #128	@ 0x80
 8010204:	e079      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010206:	697b      	ldr	r3, [r7, #20]
 8010208:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801020c:	2b00      	cmp	r3, #0
 801020e:	d002      	beq.n	8010216 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010214:	e071      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801021c:	2b00      	cmp	r3, #0
 801021e:	d002      	beq.n	8010226 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010220:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010224:	e069      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801022c:	2b00      	cmp	r3, #0
 801022e:	d002      	beq.n	8010236 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010234:	e061      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010236:	697b      	ldr	r3, [r7, #20]
 8010238:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801023c:	2b00      	cmp	r3, #0
 801023e:	d002      	beq.n	8010246 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010240:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010244:	e059      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010246:	697b      	ldr	r3, [r7, #20]
 8010248:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801024c:	2b00      	cmp	r3, #0
 801024e:	d002      	beq.n	8010256 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010254:	e051      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010256:	697b      	ldr	r3, [r7, #20]
 8010258:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801025c:	2b00      	cmp	r3, #0
 801025e:	d002      	beq.n	8010266 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010260:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010264:	e049      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010266:	697b      	ldr	r3, [r7, #20]
 8010268:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801026c:	2b00      	cmp	r3, #0
 801026e:	d002      	beq.n	8010276 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010270:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010274:	e041      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010276:	697b      	ldr	r3, [r7, #20]
 8010278:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801027c:	2b00      	cmp	r3, #0
 801027e:	d002      	beq.n	8010286 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010280:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010284:	e039      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010286:	697b      	ldr	r3, [r7, #20]
 8010288:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801028c:	2b00      	cmp	r3, #0
 801028e:	d002      	beq.n	8010296 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010290:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8010294:	e031      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010296:	697b      	ldr	r3, [r7, #20]
 8010298:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801029c:	2b00      	cmp	r3, #0
 801029e:	d002      	beq.n	80102a6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80102a0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80102a4:	e029      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d002      	beq.n	80102b6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80102b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80102b4:	e021      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80102b6:	697b      	ldr	r3, [r7, #20]
 80102b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d002      	beq.n	80102c6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80102c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80102c4:	e019      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80102c6:	697b      	ldr	r3, [r7, #20]
 80102c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d002      	beq.n	80102d6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80102d0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80102d4:	e011      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80102d6:	697b      	ldr	r3, [r7, #20]
 80102d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d002      	beq.n	80102e6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80102e0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80102e4:	e009      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80102e6:	697b      	ldr	r3, [r7, #20]
 80102e8:	f003 0308 	and.w	r3, r3, #8
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d002      	beq.n	80102f6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80102f0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80102f4:	e001      	b.n	80102fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80102f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80102fa:	4618      	mov	r0, r3
 80102fc:	3720      	adds	r7, #32
 80102fe:	46bd      	mov	sp, r7
 8010300:	bd80      	pop	{r7, pc}
 8010302:	bf00      	nop
 8010304:	24000010 	.word	0x24000010
 8010308:	10624dd3 	.word	0x10624dd3
 801030c:	00200045 	.word	0x00200045
 8010310:	002000c5 	.word	0x002000c5
 8010314:	fdffe008 	.word	0xfdffe008

08010318 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8010318:	b480      	push	{r7}
 801031a:	b085      	sub	sp, #20
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010320:	4b1f      	ldr	r3, [pc, #124]	@ (80103a0 <SDMMC_GetCmdResp2+0x88>)
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	4a1f      	ldr	r2, [pc, #124]	@ (80103a4 <SDMMC_GetCmdResp2+0x8c>)
 8010326:	fba2 2303 	umull	r2, r3, r2, r3
 801032a:	0a5b      	lsrs	r3, r3, #9
 801032c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010330:	fb02 f303 	mul.w	r3, r2, r3
 8010334:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	1e5a      	subs	r2, r3, #1
 801033a:	60fa      	str	r2, [r7, #12]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d102      	bne.n	8010346 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010340:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010344:	e026      	b.n	8010394 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801034a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801034c:	68bb      	ldr	r3, [r7, #8]
 801034e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010352:	2b00      	cmp	r3, #0
 8010354:	d0ef      	beq.n	8010336 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010356:	68bb      	ldr	r3, [r7, #8]
 8010358:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801035c:	2b00      	cmp	r3, #0
 801035e:	d1ea      	bne.n	8010336 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010364:	f003 0304 	and.w	r3, r3, #4
 8010368:	2b00      	cmp	r3, #0
 801036a:	d004      	beq.n	8010376 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	2204      	movs	r2, #4
 8010370:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010372:	2304      	movs	r3, #4
 8010374:	e00e      	b.n	8010394 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801037a:	f003 0301 	and.w	r3, r3, #1
 801037e:	2b00      	cmp	r3, #0
 8010380:	d004      	beq.n	801038c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	2201      	movs	r2, #1
 8010386:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010388:	2301      	movs	r3, #1
 801038a:	e003      	b.n	8010394 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	4a06      	ldr	r2, [pc, #24]	@ (80103a8 <SDMMC_GetCmdResp2+0x90>)
 8010390:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010392:	2300      	movs	r3, #0
}
 8010394:	4618      	mov	r0, r3
 8010396:	3714      	adds	r7, #20
 8010398:	46bd      	mov	sp, r7
 801039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801039e:	4770      	bx	lr
 80103a0:	24000010 	.word	0x24000010
 80103a4:	10624dd3 	.word	0x10624dd3
 80103a8:	002000c5 	.word	0x002000c5

080103ac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80103ac:	b480      	push	{r7}
 80103ae:	b085      	sub	sp, #20
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80103b4:	4b1a      	ldr	r3, [pc, #104]	@ (8010420 <SDMMC_GetCmdResp3+0x74>)
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	4a1a      	ldr	r2, [pc, #104]	@ (8010424 <SDMMC_GetCmdResp3+0x78>)
 80103ba:	fba2 2303 	umull	r2, r3, r2, r3
 80103be:	0a5b      	lsrs	r3, r3, #9
 80103c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80103c4:	fb02 f303 	mul.w	r3, r2, r3
 80103c8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	1e5a      	subs	r2, r3, #1
 80103ce:	60fa      	str	r2, [r7, #12]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d102      	bne.n	80103da <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80103d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80103d8:	e01b      	b.n	8010412 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103de:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80103e0:	68bb      	ldr	r3, [r7, #8]
 80103e2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d0ef      	beq.n	80103ca <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d1ea      	bne.n	80103ca <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103f8:	f003 0304 	and.w	r3, r3, #4
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d004      	beq.n	801040a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	2204      	movs	r2, #4
 8010404:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010406:	2304      	movs	r3, #4
 8010408:	e003      	b.n	8010412 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	4a06      	ldr	r2, [pc, #24]	@ (8010428 <SDMMC_GetCmdResp3+0x7c>)
 801040e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8010410:	2300      	movs	r3, #0
}
 8010412:	4618      	mov	r0, r3
 8010414:	3714      	adds	r7, #20
 8010416:	46bd      	mov	sp, r7
 8010418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041c:	4770      	bx	lr
 801041e:	bf00      	nop
 8010420:	24000010 	.word	0x24000010
 8010424:	10624dd3 	.word	0x10624dd3
 8010428:	002000c5 	.word	0x002000c5

0801042c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b088      	sub	sp, #32
 8010430:	af00      	add	r7, sp, #0
 8010432:	60f8      	str	r0, [r7, #12]
 8010434:	460b      	mov	r3, r1
 8010436:	607a      	str	r2, [r7, #4]
 8010438:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801043a:	4b35      	ldr	r3, [pc, #212]	@ (8010510 <SDMMC_GetCmdResp6+0xe4>)
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	4a35      	ldr	r2, [pc, #212]	@ (8010514 <SDMMC_GetCmdResp6+0xe8>)
 8010440:	fba2 2303 	umull	r2, r3, r2, r3
 8010444:	0a5b      	lsrs	r3, r3, #9
 8010446:	f241 3288 	movw	r2, #5000	@ 0x1388
 801044a:	fb02 f303 	mul.w	r3, r2, r3
 801044e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8010450:	69fb      	ldr	r3, [r7, #28]
 8010452:	1e5a      	subs	r2, r3, #1
 8010454:	61fa      	str	r2, [r7, #28]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d102      	bne.n	8010460 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801045a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801045e:	e052      	b.n	8010506 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010464:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010466:	69bb      	ldr	r3, [r7, #24]
 8010468:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801046c:	2b00      	cmp	r3, #0
 801046e:	d0ef      	beq.n	8010450 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010470:	69bb      	ldr	r3, [r7, #24]
 8010472:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010476:	2b00      	cmp	r3, #0
 8010478:	d1ea      	bne.n	8010450 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801047a:	68fb      	ldr	r3, [r7, #12]
 801047c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801047e:	f003 0304 	and.w	r3, r3, #4
 8010482:	2b00      	cmp	r3, #0
 8010484:	d004      	beq.n	8010490 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	2204      	movs	r2, #4
 801048a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801048c:	2304      	movs	r3, #4
 801048e:	e03a      	b.n	8010506 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010494:	f003 0301 	and.w	r3, r3, #1
 8010498:	2b00      	cmp	r3, #0
 801049a:	d004      	beq.n	80104a6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	2201      	movs	r2, #1
 80104a0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80104a2:	2301      	movs	r3, #1
 80104a4:	e02f      	b.n	8010506 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80104a6:	68f8      	ldr	r0, [r7, #12]
 80104a8:	f7ff fbc2 	bl	800fc30 <SDMMC_GetCommandResponse>
 80104ac:	4603      	mov	r3, r0
 80104ae:	461a      	mov	r2, r3
 80104b0:	7afb      	ldrb	r3, [r7, #11]
 80104b2:	4293      	cmp	r3, r2
 80104b4:	d001      	beq.n	80104ba <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80104b6:	2301      	movs	r3, #1
 80104b8:	e025      	b.n	8010506 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	4a16      	ldr	r2, [pc, #88]	@ (8010518 <SDMMC_GetCmdResp6+0xec>)
 80104be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80104c0:	2100      	movs	r1, #0
 80104c2:	68f8      	ldr	r0, [r7, #12]
 80104c4:	f7ff fbc1 	bl	800fc4a <SDMMC_GetResponse>
 80104c8:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80104ca:	697b      	ldr	r3, [r7, #20]
 80104cc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d106      	bne.n	80104e2 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80104d4:	697b      	ldr	r3, [r7, #20]
 80104d6:	0c1b      	lsrs	r3, r3, #16
 80104d8:	b29a      	uxth	r2, r3
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80104de:	2300      	movs	r3, #0
 80104e0:	e011      	b.n	8010506 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80104e2:	697b      	ldr	r3, [r7, #20]
 80104e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d002      	beq.n	80104f2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80104ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80104f0:	e009      	b.n	8010506 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80104f2:	697b      	ldr	r3, [r7, #20]
 80104f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d002      	beq.n	8010502 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80104fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010500:	e001      	b.n	8010506 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010502:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8010506:	4618      	mov	r0, r3
 8010508:	3720      	adds	r7, #32
 801050a:	46bd      	mov	sp, r7
 801050c:	bd80      	pop	{r7, pc}
 801050e:	bf00      	nop
 8010510:	24000010 	.word	0x24000010
 8010514:	10624dd3 	.word	0x10624dd3
 8010518:	002000c5 	.word	0x002000c5

0801051c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 801051c:	b480      	push	{r7}
 801051e:	b085      	sub	sp, #20
 8010520:	af00      	add	r7, sp, #0
 8010522:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010524:	4b22      	ldr	r3, [pc, #136]	@ (80105b0 <SDMMC_GetCmdResp7+0x94>)
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	4a22      	ldr	r2, [pc, #136]	@ (80105b4 <SDMMC_GetCmdResp7+0x98>)
 801052a:	fba2 2303 	umull	r2, r3, r2, r3
 801052e:	0a5b      	lsrs	r3, r3, #9
 8010530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010534:	fb02 f303 	mul.w	r3, r2, r3
 8010538:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	1e5a      	subs	r2, r3, #1
 801053e:	60fa      	str	r2, [r7, #12]
 8010540:	2b00      	cmp	r3, #0
 8010542:	d102      	bne.n	801054a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010544:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010548:	e02c      	b.n	80105a4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801054e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010556:	2b00      	cmp	r3, #0
 8010558:	d0ef      	beq.n	801053a <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801055a:	68bb      	ldr	r3, [r7, #8]
 801055c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010560:	2b00      	cmp	r3, #0
 8010562:	d1ea      	bne.n	801053a <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010568:	f003 0304 	and.w	r3, r3, #4
 801056c:	2b00      	cmp	r3, #0
 801056e:	d004      	beq.n	801057a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	2204      	movs	r2, #4
 8010574:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010576:	2304      	movs	r3, #4
 8010578:	e014      	b.n	80105a4 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801057e:	f003 0301 	and.w	r3, r3, #1
 8010582:	2b00      	cmp	r3, #0
 8010584:	d004      	beq.n	8010590 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	2201      	movs	r2, #1
 801058a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801058c:	2301      	movs	r3, #1
 801058e:	e009      	b.n	80105a4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010598:	2b00      	cmp	r3, #0
 801059a:	d002      	beq.n	80105a2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2240      	movs	r2, #64	@ 0x40
 80105a0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80105a2:	2300      	movs	r3, #0

}
 80105a4:	4618      	mov	r0, r3
 80105a6:	3714      	adds	r7, #20
 80105a8:	46bd      	mov	sp, r7
 80105aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ae:	4770      	bx	lr
 80105b0:	24000010 	.word	0x24000010
 80105b4:	10624dd3 	.word	0x10624dd3

080105b8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80105b8:	b480      	push	{r7}
 80105ba:	b085      	sub	sp, #20
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80105c0:	4b11      	ldr	r3, [pc, #68]	@ (8010608 <SDMMC_GetCmdError+0x50>)
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	4a11      	ldr	r2, [pc, #68]	@ (801060c <SDMMC_GetCmdError+0x54>)
 80105c6:	fba2 2303 	umull	r2, r3, r2, r3
 80105ca:	0a5b      	lsrs	r3, r3, #9
 80105cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80105d0:	fb02 f303 	mul.w	r3, r2, r3
 80105d4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	1e5a      	subs	r2, r3, #1
 80105da:	60fa      	str	r2, [r7, #12]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d102      	bne.n	80105e6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80105e0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80105e4:	e009      	b.n	80105fa <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80105ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d0f1      	beq.n	80105d6 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	4a06      	ldr	r2, [pc, #24]	@ (8010610 <SDMMC_GetCmdError+0x58>)
 80105f6:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 80105f8:	2300      	movs	r3, #0
}
 80105fa:	4618      	mov	r0, r3
 80105fc:	3714      	adds	r7, #20
 80105fe:	46bd      	mov	sp, r7
 8010600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010604:	4770      	bx	lr
 8010606:	bf00      	nop
 8010608:	24000010 	.word	0x24000010
 801060c:	10624dd3 	.word	0x10624dd3
 8010610:	002000c5 	.word	0x002000c5

08010614 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010614:	b084      	sub	sp, #16
 8010616:	b580      	push	{r7, lr}
 8010618:	b084      	sub	sp, #16
 801061a:	af00      	add	r7, sp, #0
 801061c:	6078      	str	r0, [r7, #4]
 801061e:	f107 001c 	add.w	r0, r7, #28
 8010622:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010626:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801062a:	2b01      	cmp	r3, #1
 801062c:	d121      	bne.n	8010672 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010632:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	68da      	ldr	r2, [r3, #12]
 801063e:	4b2c      	ldr	r3, [pc, #176]	@ (80106f0 <USB_CoreInit+0xdc>)
 8010640:	4013      	ands	r3, r2
 8010642:	687a      	ldr	r2, [r7, #4]
 8010644:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	68db      	ldr	r3, [r3, #12]
 801064a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8010652:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010656:	2b01      	cmp	r3, #1
 8010658:	d105      	bne.n	8010666 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	68db      	ldr	r3, [r3, #12]
 801065e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8010666:	6878      	ldr	r0, [r7, #4]
 8010668:	f000 fb84 	bl	8010d74 <USB_CoreReset>
 801066c:	4603      	mov	r3, r0
 801066e:	73fb      	strb	r3, [r7, #15]
 8010670:	e01b      	b.n	80106aa <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	68db      	ldr	r3, [r3, #12]
 8010676:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801067e:	6878      	ldr	r0, [r7, #4]
 8010680:	f000 fb78 	bl	8010d74 <USB_CoreReset>
 8010684:	4603      	mov	r3, r0
 8010686:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8010688:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801068c:	2b00      	cmp	r3, #0
 801068e:	d106      	bne.n	801069e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010694:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	639a      	str	r2, [r3, #56]	@ 0x38
 801069c:	e005      	b.n	80106aa <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80106aa:	7fbb      	ldrb	r3, [r7, #30]
 80106ac:	2b01      	cmp	r3, #1
 80106ae:	d116      	bne.n	80106de <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80106b4:	b29a      	uxth	r2, r3
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80106be:	4b0d      	ldr	r3, [pc, #52]	@ (80106f4 <USB_CoreInit+0xe0>)
 80106c0:	4313      	orrs	r3, r2
 80106c2:	687a      	ldr	r2, [r7, #4]
 80106c4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	689b      	ldr	r3, [r3, #8]
 80106ca:	f043 0206 	orr.w	r2, r3, #6
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	689b      	ldr	r3, [r3, #8]
 80106d6:	f043 0220 	orr.w	r2, r3, #32
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80106de:	7bfb      	ldrb	r3, [r7, #15]
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3710      	adds	r7, #16
 80106e4:	46bd      	mov	sp, r7
 80106e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80106ea:	b004      	add	sp, #16
 80106ec:	4770      	bx	lr
 80106ee:	bf00      	nop
 80106f0:	ffbdffbf 	.word	0xffbdffbf
 80106f4:	03ee0000 	.word	0x03ee0000

080106f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80106f8:	b480      	push	{r7}
 80106fa:	b083      	sub	sp, #12
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	689b      	ldr	r3, [r3, #8]
 8010704:	f043 0201 	orr.w	r2, r3, #1
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801070c:	2300      	movs	r3, #0
}
 801070e:	4618      	mov	r0, r3
 8010710:	370c      	adds	r7, #12
 8010712:	46bd      	mov	sp, r7
 8010714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010718:	4770      	bx	lr

0801071a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801071a:	b480      	push	{r7}
 801071c:	b083      	sub	sp, #12
 801071e:	af00      	add	r7, sp, #0
 8010720:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	689b      	ldr	r3, [r3, #8]
 8010726:	f023 0201 	bic.w	r2, r3, #1
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801072e:	2300      	movs	r3, #0
}
 8010730:	4618      	mov	r0, r3
 8010732:	370c      	adds	r7, #12
 8010734:	46bd      	mov	sp, r7
 8010736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073a:	4770      	bx	lr

0801073c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801073c:	b580      	push	{r7, lr}
 801073e:	b084      	sub	sp, #16
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]
 8010744:	460b      	mov	r3, r1
 8010746:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8010748:	2300      	movs	r3, #0
 801074a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	68db      	ldr	r3, [r3, #12]
 8010750:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010758:	78fb      	ldrb	r3, [r7, #3]
 801075a:	2b01      	cmp	r3, #1
 801075c:	d115      	bne.n	801078a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	68db      	ldr	r3, [r3, #12]
 8010762:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801076a:	200a      	movs	r0, #10
 801076c:	f7f2 f8b0 	bl	80028d0 <HAL_Delay>
      ms += 10U;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	330a      	adds	r3, #10
 8010774:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010776:	6878      	ldr	r0, [r7, #4]
 8010778:	f000 faee 	bl	8010d58 <USB_GetMode>
 801077c:	4603      	mov	r3, r0
 801077e:	2b01      	cmp	r3, #1
 8010780:	d01e      	beq.n	80107c0 <USB_SetCurrentMode+0x84>
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	2bc7      	cmp	r3, #199	@ 0xc7
 8010786:	d9f0      	bls.n	801076a <USB_SetCurrentMode+0x2e>
 8010788:	e01a      	b.n	80107c0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801078a:	78fb      	ldrb	r3, [r7, #3]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d115      	bne.n	80107bc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	68db      	ldr	r3, [r3, #12]
 8010794:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801079c:	200a      	movs	r0, #10
 801079e:	f7f2 f897 	bl	80028d0 <HAL_Delay>
      ms += 10U;
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	330a      	adds	r3, #10
 80107a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80107a8:	6878      	ldr	r0, [r7, #4]
 80107aa:	f000 fad5 	bl	8010d58 <USB_GetMode>
 80107ae:	4603      	mov	r3, r0
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d005      	beq.n	80107c0 <USB_SetCurrentMode+0x84>
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	2bc7      	cmp	r3, #199	@ 0xc7
 80107b8:	d9f0      	bls.n	801079c <USB_SetCurrentMode+0x60>
 80107ba:	e001      	b.n	80107c0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80107bc:	2301      	movs	r3, #1
 80107be:	e005      	b.n	80107cc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	2bc8      	cmp	r3, #200	@ 0xc8
 80107c4:	d101      	bne.n	80107ca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80107c6:	2301      	movs	r3, #1
 80107c8:	e000      	b.n	80107cc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80107ca:	2300      	movs	r3, #0
}
 80107cc:	4618      	mov	r0, r3
 80107ce:	3710      	adds	r7, #16
 80107d0:	46bd      	mov	sp, r7
 80107d2:	bd80      	pop	{r7, pc}

080107d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80107d4:	b084      	sub	sp, #16
 80107d6:	b580      	push	{r7, lr}
 80107d8:	b086      	sub	sp, #24
 80107da:	af00      	add	r7, sp, #0
 80107dc:	6078      	str	r0, [r7, #4]
 80107de:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80107e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80107e6:	2300      	movs	r3, #0
 80107e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80107ee:	2300      	movs	r3, #0
 80107f0:	613b      	str	r3, [r7, #16]
 80107f2:	e009      	b.n	8010808 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80107f4:	687a      	ldr	r2, [r7, #4]
 80107f6:	693b      	ldr	r3, [r7, #16]
 80107f8:	3340      	adds	r3, #64	@ 0x40
 80107fa:	009b      	lsls	r3, r3, #2
 80107fc:	4413      	add	r3, r2
 80107fe:	2200      	movs	r2, #0
 8010800:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010802:	693b      	ldr	r3, [r7, #16]
 8010804:	3301      	adds	r3, #1
 8010806:	613b      	str	r3, [r7, #16]
 8010808:	693b      	ldr	r3, [r7, #16]
 801080a:	2b0e      	cmp	r3, #14
 801080c:	d9f2      	bls.n	80107f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801080e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010812:	2b00      	cmp	r3, #0
 8010814:	d11c      	bne.n	8010850 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801081c:	685b      	ldr	r3, [r3, #4]
 801081e:	68fa      	ldr	r2, [r7, #12]
 8010820:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010824:	f043 0302 	orr.w	r3, r3, #2
 8010828:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801082e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	601a      	str	r2, [r3, #0]
 801084e:	e005      	b.n	801085c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010854:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010862:	461a      	mov	r2, r3
 8010864:	2300      	movs	r3, #0
 8010866:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010868:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 801086c:	2b01      	cmp	r3, #1
 801086e:	d10d      	bne.n	801088c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8010870:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010874:	2b00      	cmp	r3, #0
 8010876:	d104      	bne.n	8010882 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8010878:	2100      	movs	r1, #0
 801087a:	6878      	ldr	r0, [r7, #4]
 801087c:	f000 f968 	bl	8010b50 <USB_SetDevSpeed>
 8010880:	e008      	b.n	8010894 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8010882:	2101      	movs	r1, #1
 8010884:	6878      	ldr	r0, [r7, #4]
 8010886:	f000 f963 	bl	8010b50 <USB_SetDevSpeed>
 801088a:	e003      	b.n	8010894 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801088c:	2103      	movs	r1, #3
 801088e:	6878      	ldr	r0, [r7, #4]
 8010890:	f000 f95e 	bl	8010b50 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010894:	2110      	movs	r1, #16
 8010896:	6878      	ldr	r0, [r7, #4]
 8010898:	f000 f8fa 	bl	8010a90 <USB_FlushTxFifo>
 801089c:	4603      	mov	r3, r0
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d001      	beq.n	80108a6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80108a2:	2301      	movs	r3, #1
 80108a4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80108a6:	6878      	ldr	r0, [r7, #4]
 80108a8:	f000 f924 	bl	8010af4 <USB_FlushRxFifo>
 80108ac:	4603      	mov	r3, r0
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d001      	beq.n	80108b6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80108b2:	2301      	movs	r3, #1
 80108b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80108bc:	461a      	mov	r2, r3
 80108be:	2300      	movs	r3, #0
 80108c0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80108c8:	461a      	mov	r2, r3
 80108ca:	2300      	movs	r3, #0
 80108cc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80108d4:	461a      	mov	r2, r3
 80108d6:	2300      	movs	r3, #0
 80108d8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80108da:	2300      	movs	r3, #0
 80108dc:	613b      	str	r3, [r7, #16]
 80108de:	e043      	b.n	8010968 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80108e0:	693b      	ldr	r3, [r7, #16]
 80108e2:	015a      	lsls	r2, r3, #5
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	4413      	add	r3, r2
 80108e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80108f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80108f6:	d118      	bne.n	801092a <USB_DevInit+0x156>
    {
      if (i == 0U)
 80108f8:	693b      	ldr	r3, [r7, #16]
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d10a      	bne.n	8010914 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80108fe:	693b      	ldr	r3, [r7, #16]
 8010900:	015a      	lsls	r2, r3, #5
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	4413      	add	r3, r2
 8010906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801090a:	461a      	mov	r2, r3
 801090c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010910:	6013      	str	r3, [r2, #0]
 8010912:	e013      	b.n	801093c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010914:	693b      	ldr	r3, [r7, #16]
 8010916:	015a      	lsls	r2, r3, #5
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	4413      	add	r3, r2
 801091c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010920:	461a      	mov	r2, r3
 8010922:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010926:	6013      	str	r3, [r2, #0]
 8010928:	e008      	b.n	801093c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801092a:	693b      	ldr	r3, [r7, #16]
 801092c:	015a      	lsls	r2, r3, #5
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	4413      	add	r3, r2
 8010932:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010936:	461a      	mov	r2, r3
 8010938:	2300      	movs	r3, #0
 801093a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 801093c:	693b      	ldr	r3, [r7, #16]
 801093e:	015a      	lsls	r2, r3, #5
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	4413      	add	r3, r2
 8010944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010948:	461a      	mov	r2, r3
 801094a:	2300      	movs	r3, #0
 801094c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801094e:	693b      	ldr	r3, [r7, #16]
 8010950:	015a      	lsls	r2, r3, #5
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	4413      	add	r3, r2
 8010956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801095a:	461a      	mov	r2, r3
 801095c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010960:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010962:	693b      	ldr	r3, [r7, #16]
 8010964:	3301      	adds	r3, #1
 8010966:	613b      	str	r3, [r7, #16]
 8010968:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801096c:	461a      	mov	r2, r3
 801096e:	693b      	ldr	r3, [r7, #16]
 8010970:	4293      	cmp	r3, r2
 8010972:	d3b5      	bcc.n	80108e0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010974:	2300      	movs	r3, #0
 8010976:	613b      	str	r3, [r7, #16]
 8010978:	e043      	b.n	8010a02 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801097a:	693b      	ldr	r3, [r7, #16]
 801097c:	015a      	lsls	r2, r3, #5
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	4413      	add	r3, r2
 8010982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801098c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010990:	d118      	bne.n	80109c4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8010992:	693b      	ldr	r3, [r7, #16]
 8010994:	2b00      	cmp	r3, #0
 8010996:	d10a      	bne.n	80109ae <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8010998:	693b      	ldr	r3, [r7, #16]
 801099a:	015a      	lsls	r2, r3, #5
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	4413      	add	r3, r2
 80109a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109a4:	461a      	mov	r2, r3
 80109a6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80109aa:	6013      	str	r3, [r2, #0]
 80109ac:	e013      	b.n	80109d6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80109ae:	693b      	ldr	r3, [r7, #16]
 80109b0:	015a      	lsls	r2, r3, #5
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	4413      	add	r3, r2
 80109b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109ba:	461a      	mov	r2, r3
 80109bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80109c0:	6013      	str	r3, [r2, #0]
 80109c2:	e008      	b.n	80109d6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80109c4:	693b      	ldr	r3, [r7, #16]
 80109c6:	015a      	lsls	r2, r3, #5
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	4413      	add	r3, r2
 80109cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109d0:	461a      	mov	r2, r3
 80109d2:	2300      	movs	r3, #0
 80109d4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80109d6:	693b      	ldr	r3, [r7, #16]
 80109d8:	015a      	lsls	r2, r3, #5
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	4413      	add	r3, r2
 80109de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109e2:	461a      	mov	r2, r3
 80109e4:	2300      	movs	r3, #0
 80109e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80109e8:	693b      	ldr	r3, [r7, #16]
 80109ea:	015a      	lsls	r2, r3, #5
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	4413      	add	r3, r2
 80109f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109f4:	461a      	mov	r2, r3
 80109f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80109fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80109fc:	693b      	ldr	r3, [r7, #16]
 80109fe:	3301      	adds	r3, #1
 8010a00:	613b      	str	r3, [r7, #16]
 8010a02:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010a06:	461a      	mov	r2, r3
 8010a08:	693b      	ldr	r3, [r7, #16]
 8010a0a:	4293      	cmp	r3, r2
 8010a0c:	d3b5      	bcc.n	801097a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010a14:	691b      	ldr	r3, [r3, #16]
 8010a16:	68fa      	ldr	r2, [r7, #12]
 8010a18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010a1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010a20:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	2200      	movs	r2, #0
 8010a26:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8010a2e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010a30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d105      	bne.n	8010a44 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	699b      	ldr	r3, [r3, #24]
 8010a3c:	f043 0210 	orr.w	r2, r3, #16
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	699a      	ldr	r2, [r3, #24]
 8010a48:	4b0f      	ldr	r3, [pc, #60]	@ (8010a88 <USB_DevInit+0x2b4>)
 8010a4a:	4313      	orrs	r3, r2
 8010a4c:	687a      	ldr	r2, [r7, #4]
 8010a4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8010a50:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d005      	beq.n	8010a64 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	699b      	ldr	r3, [r3, #24]
 8010a5c:	f043 0208 	orr.w	r2, r3, #8
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010a64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010a68:	2b01      	cmp	r3, #1
 8010a6a:	d105      	bne.n	8010a78 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	699a      	ldr	r2, [r3, #24]
 8010a70:	4b06      	ldr	r3, [pc, #24]	@ (8010a8c <USB_DevInit+0x2b8>)
 8010a72:	4313      	orrs	r3, r2
 8010a74:	687a      	ldr	r2, [r7, #4]
 8010a76:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8010a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	3718      	adds	r7, #24
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010a84:	b004      	add	sp, #16
 8010a86:	4770      	bx	lr
 8010a88:	803c3800 	.word	0x803c3800
 8010a8c:	40000004 	.word	0x40000004

08010a90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8010a90:	b480      	push	{r7}
 8010a92:	b085      	sub	sp, #20
 8010a94:	af00      	add	r7, sp, #0
 8010a96:	6078      	str	r0, [r7, #4]
 8010a98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	3301      	adds	r3, #1
 8010aa2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010aaa:	d901      	bls.n	8010ab0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8010aac:	2303      	movs	r3, #3
 8010aae:	e01b      	b.n	8010ae8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	691b      	ldr	r3, [r3, #16]
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	daf2      	bge.n	8010a9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8010ab8:	2300      	movs	r3, #0
 8010aba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010abc:	683b      	ldr	r3, [r7, #0]
 8010abe:	019b      	lsls	r3, r3, #6
 8010ac0:	f043 0220 	orr.w	r2, r3, #32
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	3301      	adds	r3, #1
 8010acc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010ad4:	d901      	bls.n	8010ada <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8010ad6:	2303      	movs	r3, #3
 8010ad8:	e006      	b.n	8010ae8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	691b      	ldr	r3, [r3, #16]
 8010ade:	f003 0320 	and.w	r3, r3, #32
 8010ae2:	2b20      	cmp	r3, #32
 8010ae4:	d0f0      	beq.n	8010ac8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8010ae6:	2300      	movs	r3, #0
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	3714      	adds	r7, #20
 8010aec:	46bd      	mov	sp, r7
 8010aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af2:	4770      	bx	lr

08010af4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010af4:	b480      	push	{r7}
 8010af6:	b085      	sub	sp, #20
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010afc:	2300      	movs	r3, #0
 8010afe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	3301      	adds	r3, #1
 8010b04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010b0c:	d901      	bls.n	8010b12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8010b0e:	2303      	movs	r3, #3
 8010b10:	e018      	b.n	8010b44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	691b      	ldr	r3, [r3, #16]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	daf2      	bge.n	8010b00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	2210      	movs	r2, #16
 8010b22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	3301      	adds	r3, #1
 8010b28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010b30:	d901      	bls.n	8010b36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010b32:	2303      	movs	r3, #3
 8010b34:	e006      	b.n	8010b44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	691b      	ldr	r3, [r3, #16]
 8010b3a:	f003 0310 	and.w	r3, r3, #16
 8010b3e:	2b10      	cmp	r3, #16
 8010b40:	d0f0      	beq.n	8010b24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010b42:	2300      	movs	r3, #0
}
 8010b44:	4618      	mov	r0, r3
 8010b46:	3714      	adds	r7, #20
 8010b48:	46bd      	mov	sp, r7
 8010b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b4e:	4770      	bx	lr

08010b50 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8010b50:	b480      	push	{r7}
 8010b52:	b085      	sub	sp, #20
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
 8010b58:	460b      	mov	r3, r1
 8010b5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b66:	681a      	ldr	r2, [r3, #0]
 8010b68:	78fb      	ldrb	r3, [r7, #3]
 8010b6a:	68f9      	ldr	r1, [r7, #12]
 8010b6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010b70:	4313      	orrs	r3, r2
 8010b72:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8010b74:	2300      	movs	r3, #0
}
 8010b76:	4618      	mov	r0, r3
 8010b78:	3714      	adds	r7, #20
 8010b7a:	46bd      	mov	sp, r7
 8010b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b80:	4770      	bx	lr

08010b82 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8010b82:	b480      	push	{r7}
 8010b84:	b089      	sub	sp, #36	@ 0x24
 8010b86:	af00      	add	r7, sp, #0
 8010b88:	60f8      	str	r0, [r7, #12]
 8010b8a:	60b9      	str	r1, [r7, #8]
 8010b8c:	4611      	mov	r1, r2
 8010b8e:	461a      	mov	r2, r3
 8010b90:	460b      	mov	r3, r1
 8010b92:	71fb      	strb	r3, [r7, #7]
 8010b94:	4613      	mov	r3, r2
 8010b96:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8010b9c:	68bb      	ldr	r3, [r7, #8]
 8010b9e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8010ba0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d123      	bne.n	8010bf0 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8010ba8:	88bb      	ldrh	r3, [r7, #4]
 8010baa:	3303      	adds	r3, #3
 8010bac:	089b      	lsrs	r3, r3, #2
 8010bae:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	61bb      	str	r3, [r7, #24]
 8010bb4:	e018      	b.n	8010be8 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8010bb6:	79fb      	ldrb	r3, [r7, #7]
 8010bb8:	031a      	lsls	r2, r3, #12
 8010bba:	697b      	ldr	r3, [r7, #20]
 8010bbc:	4413      	add	r3, r2
 8010bbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010bc2:	461a      	mov	r2, r3
 8010bc4:	69fb      	ldr	r3, [r7, #28]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	6013      	str	r3, [r2, #0]
      pSrc++;
 8010bca:	69fb      	ldr	r3, [r7, #28]
 8010bcc:	3301      	adds	r3, #1
 8010bce:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010bd0:	69fb      	ldr	r3, [r7, #28]
 8010bd2:	3301      	adds	r3, #1
 8010bd4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010bd6:	69fb      	ldr	r3, [r7, #28]
 8010bd8:	3301      	adds	r3, #1
 8010bda:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010bdc:	69fb      	ldr	r3, [r7, #28]
 8010bde:	3301      	adds	r3, #1
 8010be0:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8010be2:	69bb      	ldr	r3, [r7, #24]
 8010be4:	3301      	adds	r3, #1
 8010be6:	61bb      	str	r3, [r7, #24]
 8010be8:	69ba      	ldr	r2, [r7, #24]
 8010bea:	693b      	ldr	r3, [r7, #16]
 8010bec:	429a      	cmp	r2, r3
 8010bee:	d3e2      	bcc.n	8010bb6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8010bf0:	2300      	movs	r3, #0
}
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	3724      	adds	r7, #36	@ 0x24
 8010bf6:	46bd      	mov	sp, r7
 8010bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bfc:	4770      	bx	lr

08010bfe <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8010bfe:	b480      	push	{r7}
 8010c00:	b08b      	sub	sp, #44	@ 0x2c
 8010c02:	af00      	add	r7, sp, #0
 8010c04:	60f8      	str	r0, [r7, #12]
 8010c06:	60b9      	str	r1, [r7, #8]
 8010c08:	4613      	mov	r3, r2
 8010c0a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8010c10:	68bb      	ldr	r3, [r7, #8]
 8010c12:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8010c14:	88fb      	ldrh	r3, [r7, #6]
 8010c16:	089b      	lsrs	r3, r3, #2
 8010c18:	b29b      	uxth	r3, r3
 8010c1a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8010c1c:	88fb      	ldrh	r3, [r7, #6]
 8010c1e:	f003 0303 	and.w	r3, r3, #3
 8010c22:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8010c24:	2300      	movs	r3, #0
 8010c26:	623b      	str	r3, [r7, #32]
 8010c28:	e014      	b.n	8010c54 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010c2a:	69bb      	ldr	r3, [r7, #24]
 8010c2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010c30:	681a      	ldr	r2, [r3, #0]
 8010c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c34:	601a      	str	r2, [r3, #0]
    pDest++;
 8010c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c38:	3301      	adds	r3, #1
 8010c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c3e:	3301      	adds	r3, #1
 8010c40:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c44:	3301      	adds	r3, #1
 8010c46:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c4a:	3301      	adds	r3, #1
 8010c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8010c4e:	6a3b      	ldr	r3, [r7, #32]
 8010c50:	3301      	adds	r3, #1
 8010c52:	623b      	str	r3, [r7, #32]
 8010c54:	6a3a      	ldr	r2, [r7, #32]
 8010c56:	697b      	ldr	r3, [r7, #20]
 8010c58:	429a      	cmp	r2, r3
 8010c5a:	d3e6      	bcc.n	8010c2a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8010c5c:	8bfb      	ldrh	r3, [r7, #30]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d01e      	beq.n	8010ca0 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8010c62:	2300      	movs	r3, #0
 8010c64:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8010c66:	69bb      	ldr	r3, [r7, #24]
 8010c68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010c6c:	461a      	mov	r2, r3
 8010c6e:	f107 0310 	add.w	r3, r7, #16
 8010c72:	6812      	ldr	r2, [r2, #0]
 8010c74:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8010c76:	693a      	ldr	r2, [r7, #16]
 8010c78:	6a3b      	ldr	r3, [r7, #32]
 8010c7a:	b2db      	uxtb	r3, r3
 8010c7c:	00db      	lsls	r3, r3, #3
 8010c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8010c82:	b2da      	uxtb	r2, r3
 8010c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c86:	701a      	strb	r2, [r3, #0]
      i++;
 8010c88:	6a3b      	ldr	r3, [r7, #32]
 8010c8a:	3301      	adds	r3, #1
 8010c8c:	623b      	str	r3, [r7, #32]
      pDest++;
 8010c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c90:	3301      	adds	r3, #1
 8010c92:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8010c94:	8bfb      	ldrh	r3, [r7, #30]
 8010c96:	3b01      	subs	r3, #1
 8010c98:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8010c9a:	8bfb      	ldrh	r3, [r7, #30]
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d1ea      	bne.n	8010c76 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8010ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	372c      	adds	r7, #44	@ 0x2c
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cac:	4770      	bx	lr

08010cae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8010cae:	b480      	push	{r7}
 8010cb0:	b085      	sub	sp, #20
 8010cb2:	af00      	add	r7, sp, #0
 8010cb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010cba:	68fb      	ldr	r3, [r7, #12]
 8010cbc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	68fa      	ldr	r2, [r7, #12]
 8010cc4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010cc8:	f023 0303 	bic.w	r3, r3, #3
 8010ccc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010cd4:	685b      	ldr	r3, [r3, #4]
 8010cd6:	68fa      	ldr	r2, [r7, #12]
 8010cd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010cdc:	f043 0302 	orr.w	r3, r3, #2
 8010ce0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010ce2:	2300      	movs	r3, #0
}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	3714      	adds	r7, #20
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr

08010cf0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8010cf0:	b480      	push	{r7}
 8010cf2:	b085      	sub	sp, #20
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	695b      	ldr	r3, [r3, #20]
 8010cfc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	699b      	ldr	r3, [r3, #24]
 8010d02:	68fa      	ldr	r2, [r7, #12]
 8010d04:	4013      	ands	r3, r2
 8010d06:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010d08:	68fb      	ldr	r3, [r7, #12]
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	3714      	adds	r7, #20
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d14:	4770      	bx	lr

08010d16 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8010d16:	b480      	push	{r7}
 8010d18:	b085      	sub	sp, #20
 8010d1a:	af00      	add	r7, sp, #0
 8010d1c:	6078      	str	r0, [r7, #4]
 8010d1e:	460b      	mov	r3, r1
 8010d20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8010d26:	78fb      	ldrb	r3, [r7, #3]
 8010d28:	015a      	lsls	r2, r3, #5
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	4413      	add	r3, r2
 8010d2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8010d32:	689b      	ldr	r3, [r3, #8]
 8010d34:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8010d36:	78fb      	ldrb	r3, [r7, #3]
 8010d38:	015a      	lsls	r2, r3, #5
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	4413      	add	r3, r2
 8010d3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8010d42:	68db      	ldr	r3, [r3, #12]
 8010d44:	68ba      	ldr	r2, [r7, #8]
 8010d46:	4013      	ands	r3, r2
 8010d48:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010d4a:	68bb      	ldr	r3, [r7, #8]
}
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	3714      	adds	r7, #20
 8010d50:	46bd      	mov	sp, r7
 8010d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d56:	4770      	bx	lr

08010d58 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8010d58:	b480      	push	{r7}
 8010d5a:	b083      	sub	sp, #12
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	695b      	ldr	r3, [r3, #20]
 8010d64:	f003 0301 	and.w	r3, r3, #1
}
 8010d68:	4618      	mov	r0, r3
 8010d6a:	370c      	adds	r7, #12
 8010d6c:	46bd      	mov	sp, r7
 8010d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d72:	4770      	bx	lr

08010d74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010d74:	b480      	push	{r7}
 8010d76:	b085      	sub	sp, #20
 8010d78:	af00      	add	r7, sp, #0
 8010d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010d7c:	2300      	movs	r3, #0
 8010d7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	3301      	adds	r3, #1
 8010d84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010d8c:	d901      	bls.n	8010d92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010d8e:	2303      	movs	r3, #3
 8010d90:	e01b      	b.n	8010dca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	691b      	ldr	r3, [r3, #16]
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	daf2      	bge.n	8010d80 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	691b      	ldr	r3, [r3, #16]
 8010da2:	f043 0201 	orr.w	r2, r3, #1
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	3301      	adds	r3, #1
 8010dae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010db6:	d901      	bls.n	8010dbc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010db8:	2303      	movs	r3, #3
 8010dba:	e006      	b.n	8010dca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	691b      	ldr	r3, [r3, #16]
 8010dc0:	f003 0301 	and.w	r3, r3, #1
 8010dc4:	2b01      	cmp	r3, #1
 8010dc6:	d0f0      	beq.n	8010daa <USB_CoreReset+0x36>

  return HAL_OK;
 8010dc8:	2300      	movs	r3, #0
}
 8010dca:	4618      	mov	r0, r3
 8010dcc:	3714      	adds	r7, #20
 8010dce:	46bd      	mov	sp, r7
 8010dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd4:	4770      	bx	lr
	...

08010dd8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010dd8:	b084      	sub	sp, #16
 8010dda:	b580      	push	{r7, lr}
 8010ddc:	b086      	sub	sp, #24
 8010dde:	af00      	add	r7, sp, #0
 8010de0:	6078      	str	r0, [r7, #4]
 8010de2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8010de6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8010dea:	2300      	movs	r3, #0
 8010dec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010df8:	461a      	mov	r2, r3
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e02:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e0e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	68db      	ldr	r3, [r3, #12]
 8010e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d119      	bne.n	8010e56 <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8010e22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010e26:	2b01      	cmp	r3, #1
 8010e28:	d10a      	bne.n	8010e40 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	68fa      	ldr	r2, [r7, #12]
 8010e34:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8010e38:	f043 0304 	orr.w	r3, r3, #4
 8010e3c:	6013      	str	r3, [r2, #0]
 8010e3e:	e014      	b.n	8010e6a <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	68fa      	ldr	r2, [r7, #12]
 8010e4a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8010e4e:	f023 0304 	bic.w	r3, r3, #4
 8010e52:	6013      	str	r3, [r2, #0]
 8010e54:	e009      	b.n	8010e6a <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	68fa      	ldr	r2, [r7, #12]
 8010e60:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8010e64:	f023 0304 	bic.w	r3, r3, #4
 8010e68:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010e6a:	2110      	movs	r1, #16
 8010e6c:	6878      	ldr	r0, [r7, #4]
 8010e6e:	f7ff fe0f 	bl	8010a90 <USB_FlushTxFifo>
 8010e72:	4603      	mov	r3, r0
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d001      	beq.n	8010e7c <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 8010e78:	2301      	movs	r3, #1
 8010e7a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010e7c:	6878      	ldr	r0, [r7, #4]
 8010e7e:	f7ff fe39 	bl	8010af4 <USB_FlushRxFifo>
 8010e82:	4603      	mov	r3, r0
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d001      	beq.n	8010e8c <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 8010e88:	2301      	movs	r3, #1
 8010e8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	613b      	str	r3, [r7, #16]
 8010e90:	e015      	b.n	8010ebe <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	015a      	lsls	r2, r3, #5
 8010e96:	68fb      	ldr	r3, [r7, #12]
 8010e98:	4413      	add	r3, r2
 8010e9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8010e9e:	461a      	mov	r2, r3
 8010ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8010ea4:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8010ea6:	693b      	ldr	r3, [r7, #16]
 8010ea8:	015a      	lsls	r2, r3, #5
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	4413      	add	r3, r2
 8010eae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8010eb2:	461a      	mov	r2, r3
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8010eb8:	693b      	ldr	r3, [r7, #16]
 8010eba:	3301      	adds	r3, #1
 8010ebc:	613b      	str	r3, [r7, #16]
 8010ebe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8010ec2:	461a      	mov	r2, r3
 8010ec4:	693b      	ldr	r3, [r7, #16]
 8010ec6:	4293      	cmp	r3, r2
 8010ec8:	d3e3      	bcc.n	8010e92 <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	2200      	movs	r2, #0
 8010ece:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ed6:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010ede:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	4a0f      	ldr	r2, [pc, #60]	@ (8010f20 <USB_HostInit+0x148>)
 8010ee4:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	4a0e      	ldr	r2, [pc, #56]	@ (8010f24 <USB_HostInit+0x14c>)
 8010eea:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010eee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d105      	bne.n	8010f02 <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	699b      	ldr	r3, [r3, #24]
 8010efa:	f043 0210 	orr.w	r2, r3, #16
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	699a      	ldr	r2, [r3, #24]
 8010f06:	4b08      	ldr	r3, [pc, #32]	@ (8010f28 <USB_HostInit+0x150>)
 8010f08:	4313      	orrs	r3, r2
 8010f0a:	687a      	ldr	r2, [r7, #4]
 8010f0c:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8010f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f10:	4618      	mov	r0, r3
 8010f12:	3718      	adds	r7, #24
 8010f14:	46bd      	mov	sp, r7
 8010f16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010f1a:	b004      	add	sp, #16
 8010f1c:	4770      	bx	lr
 8010f1e:	bf00      	nop
 8010f20:	01000200 	.word	0x01000200
 8010f24:	00e00300 	.word	0x00e00300
 8010f28:	a3200008 	.word	0xa3200008

08010f2c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8010f2c:	b480      	push	{r7}
 8010f2e:	b085      	sub	sp, #20
 8010f30:	af00      	add	r7, sp, #0
 8010f32:	6078      	str	r0, [r7, #4]
 8010f34:	460b      	mov	r3, r1
 8010f36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	68fa      	ldr	r2, [r7, #12]
 8010f46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8010f4a:	f023 0303 	bic.w	r3, r3, #3
 8010f4e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010f56:	681a      	ldr	r2, [r3, #0]
 8010f58:	78fb      	ldrb	r3, [r7, #3]
 8010f5a:	f003 0303 	and.w	r3, r3, #3
 8010f5e:	68f9      	ldr	r1, [r7, #12]
 8010f60:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8010f64:	4313      	orrs	r3, r2
 8010f66:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8010f68:	78fb      	ldrb	r3, [r7, #3]
 8010f6a:	2b01      	cmp	r3, #1
 8010f6c:	d107      	bne.n	8010f7e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010f74:	461a      	mov	r2, r3
 8010f76:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8010f7a:	6053      	str	r3, [r2, #4]
 8010f7c:	e00c      	b.n	8010f98 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8010f7e:	78fb      	ldrb	r3, [r7, #3]
 8010f80:	2b02      	cmp	r3, #2
 8010f82:	d107      	bne.n	8010f94 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010f8a:	461a      	mov	r2, r3
 8010f8c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8010f90:	6053      	str	r3, [r2, #4]
 8010f92:	e001      	b.n	8010f98 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8010f94:	2301      	movs	r3, #1
 8010f96:	e000      	b.n	8010f9a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8010f98:	2300      	movs	r3, #0
}
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	3714      	adds	r7, #20
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa4:	4770      	bx	lr

08010fa6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8010fa6:	b580      	push	{r7, lr}
 8010fa8:	b084      	sub	sp, #16
 8010faa:	af00      	add	r7, sp, #0
 8010fac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8010fb2:	2300      	movs	r3, #0
 8010fb4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8010fc0:	68bb      	ldr	r3, [r7, #8]
 8010fc2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8010fc6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8010fc8:	68bb      	ldr	r3, [r7, #8]
 8010fca:	68fa      	ldr	r2, [r7, #12]
 8010fcc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8010fd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010fd4:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8010fd6:	2064      	movs	r0, #100	@ 0x64
 8010fd8:	f7f1 fc7a 	bl	80028d0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8010fdc:	68bb      	ldr	r3, [r7, #8]
 8010fde:	68fa      	ldr	r2, [r7, #12]
 8010fe0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8010fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010fe8:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8010fea:	200a      	movs	r0, #10
 8010fec:	f7f1 fc70 	bl	80028d0 <HAL_Delay>

  return HAL_OK;
 8010ff0:	2300      	movs	r3, #0
}
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	3710      	adds	r7, #16
 8010ff6:	46bd      	mov	sp, r7
 8010ff8:	bd80      	pop	{r7, pc}

08010ffa <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8010ffa:	b480      	push	{r7}
 8010ffc:	b085      	sub	sp, #20
 8010ffe:	af00      	add	r7, sp, #0
 8011000:	6078      	str	r0, [r7, #4]
 8011002:	460b      	mov	r3, r1
 8011004:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 801100a:	2300      	movs	r3, #0
 801100c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011018:	68bb      	ldr	r3, [r7, #8]
 801101a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 801101e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8011020:	68bb      	ldr	r3, [r7, #8]
 8011022:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011026:	2b00      	cmp	r3, #0
 8011028:	d109      	bne.n	801103e <USB_DriveVbus+0x44>
 801102a:	78fb      	ldrb	r3, [r7, #3]
 801102c:	2b01      	cmp	r3, #1
 801102e:	d106      	bne.n	801103e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8011030:	68bb      	ldr	r3, [r7, #8]
 8011032:	68fa      	ldr	r2, [r7, #12]
 8011034:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011038:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801103c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 801103e:	68bb      	ldr	r3, [r7, #8]
 8011040:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011044:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011048:	d109      	bne.n	801105e <USB_DriveVbus+0x64>
 801104a:	78fb      	ldrb	r3, [r7, #3]
 801104c:	2b00      	cmp	r3, #0
 801104e:	d106      	bne.n	801105e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8011050:	68bb      	ldr	r3, [r7, #8]
 8011052:	68fa      	ldr	r2, [r7, #12]
 8011054:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011058:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801105c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 801105e:	2300      	movs	r3, #0
}
 8011060:	4618      	mov	r0, r3
 8011062:	3714      	adds	r7, #20
 8011064:	46bd      	mov	sp, r7
 8011066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801106a:	4770      	bx	lr

0801106c <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 801106c:	b480      	push	{r7}
 801106e:	b085      	sub	sp, #20
 8011070:	af00      	add	r7, sp, #0
 8011072:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011078:	2300      	movs	r3, #0
 801107a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8011086:	68bb      	ldr	r3, [r7, #8]
 8011088:	0c5b      	lsrs	r3, r3, #17
 801108a:	f003 0303 	and.w	r3, r3, #3
}
 801108e:	4618      	mov	r0, r3
 8011090:	3714      	adds	r7, #20
 8011092:	46bd      	mov	sp, r7
 8011094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011098:	4770      	bx	lr

0801109a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 801109a:	b480      	push	{r7}
 801109c:	b085      	sub	sp, #20
 801109e:	af00      	add	r7, sp, #0
 80110a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80110ac:	689b      	ldr	r3, [r3, #8]
 80110ae:	b29b      	uxth	r3, r3
}
 80110b0:	4618      	mov	r0, r3
 80110b2:	3714      	adds	r7, #20
 80110b4:	46bd      	mov	sp, r7
 80110b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ba:	4770      	bx	lr

080110bc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b088      	sub	sp, #32
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	6078      	str	r0, [r7, #4]
 80110c4:	4608      	mov	r0, r1
 80110c6:	4611      	mov	r1, r2
 80110c8:	461a      	mov	r2, r3
 80110ca:	4603      	mov	r3, r0
 80110cc:	70fb      	strb	r3, [r7, #3]
 80110ce:	460b      	mov	r3, r1
 80110d0:	70bb      	strb	r3, [r7, #2]
 80110d2:	4613      	mov	r3, r2
 80110d4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80110d6:	2300      	movs	r3, #0
 80110d8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80110de:	78fb      	ldrb	r3, [r7, #3]
 80110e0:	015a      	lsls	r2, r3, #5
 80110e2:	693b      	ldr	r3, [r7, #16]
 80110e4:	4413      	add	r3, r2
 80110e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80110ea:	461a      	mov	r2, r3
 80110ec:	f04f 33ff 	mov.w	r3, #4294967295
 80110f0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80110f2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80110f6:	2b03      	cmp	r3, #3
 80110f8:	d878      	bhi.n	80111ec <USB_HC_Init+0x130>
 80110fa:	a201      	add	r2, pc, #4	@ (adr r2, 8011100 <USB_HC_Init+0x44>)
 80110fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011100:	08011111 	.word	0x08011111
 8011104:	080111af 	.word	0x080111af
 8011108:	08011111 	.word	0x08011111
 801110c:	08011171 	.word	0x08011171
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011110:	78fb      	ldrb	r3, [r7, #3]
 8011112:	015a      	lsls	r2, r3, #5
 8011114:	693b      	ldr	r3, [r7, #16]
 8011116:	4413      	add	r3, r2
 8011118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801111c:	461a      	mov	r2, r3
 801111e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8011122:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8011124:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011128:	2b00      	cmp	r3, #0
 801112a:	da10      	bge.n	801114e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 801112c:	78fb      	ldrb	r3, [r7, #3]
 801112e:	015a      	lsls	r2, r3, #5
 8011130:	693b      	ldr	r3, [r7, #16]
 8011132:	4413      	add	r3, r2
 8011134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011138:	68db      	ldr	r3, [r3, #12]
 801113a:	78fa      	ldrb	r2, [r7, #3]
 801113c:	0151      	lsls	r1, r2, #5
 801113e:	693a      	ldr	r2, [r7, #16]
 8011140:	440a      	add	r2, r1
 8011142:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801114a:	60d3      	str	r3, [r2, #12]
      else
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                               USB_OTG_HCINTMSK_ACKM;
      }
      break;
 801114c:	e054      	b.n	80111f8 <USB_HC_Init+0x13c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 801114e:	78fb      	ldrb	r3, [r7, #3]
 8011150:	015a      	lsls	r2, r3, #5
 8011152:	693b      	ldr	r3, [r7, #16]
 8011154:	4413      	add	r3, r2
 8011156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801115a:	68db      	ldr	r3, [r3, #12]
 801115c:	78fa      	ldrb	r2, [r7, #3]
 801115e:	0151      	lsls	r1, r2, #5
 8011160:	693a      	ldr	r2, [r7, #16]
 8011162:	440a      	add	r2, r1
 8011164:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011168:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 801116c:	60d3      	str	r3, [r2, #12]
      break;
 801116e:	e043      	b.n	80111f8 <USB_HC_Init+0x13c>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011170:	78fb      	ldrb	r3, [r7, #3]
 8011172:	015a      	lsls	r2, r3, #5
 8011174:	693b      	ldr	r3, [r7, #16]
 8011176:	4413      	add	r3, r2
 8011178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801117c:	461a      	mov	r2, r3
 801117e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8011182:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011184:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011188:	2b00      	cmp	r3, #0
 801118a:	da32      	bge.n	80111f2 <USB_HC_Init+0x136>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 801118c:	78fb      	ldrb	r3, [r7, #3]
 801118e:	015a      	lsls	r2, r3, #5
 8011190:	693b      	ldr	r3, [r7, #16]
 8011192:	4413      	add	r3, r2
 8011194:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011198:	68db      	ldr	r3, [r3, #12]
 801119a:	78fa      	ldrb	r2, [r7, #3]
 801119c:	0151      	lsls	r1, r2, #5
 801119e:	693a      	ldr	r2, [r7, #16]
 80111a0:	440a      	add	r2, r1
 80111a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80111a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80111aa:	60d3      	str	r3, [r2, #12]
      }

      break;
 80111ac:	e021      	b.n	80111f2 <USB_HC_Init+0x136>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80111ae:	78fb      	ldrb	r3, [r7, #3]
 80111b0:	015a      	lsls	r2, r3, #5
 80111b2:	693b      	ldr	r3, [r7, #16]
 80111b4:	4413      	add	r3, r2
 80111b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80111ba:	461a      	mov	r2, r3
 80111bc:	f240 2325 	movw	r3, #549	@ 0x225
 80111c0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80111c2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	da15      	bge.n	80111f6 <USB_HC_Init+0x13a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80111ca:	78fb      	ldrb	r3, [r7, #3]
 80111cc:	015a      	lsls	r2, r3, #5
 80111ce:	693b      	ldr	r3, [r7, #16]
 80111d0:	4413      	add	r3, r2
 80111d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80111d6:	68db      	ldr	r3, [r3, #12]
 80111d8:	78fa      	ldrb	r2, [r7, #3]
 80111da:	0151      	lsls	r1, r2, #5
 80111dc:	693a      	ldr	r2, [r7, #16]
 80111de:	440a      	add	r2, r1
 80111e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80111e4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80111e8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80111ea:	e004      	b.n	80111f6 <USB_HC_Init+0x13a>

    default:
      ret = HAL_ERROR;
 80111ec:	2301      	movs	r3, #1
 80111ee:	77fb      	strb	r3, [r7, #31]
      break;
 80111f0:	e002      	b.n	80111f8 <USB_HC_Init+0x13c>
      break;
 80111f2:	bf00      	nop
 80111f4:	e000      	b.n	80111f8 <USB_HC_Init+0x13c>
      break;
 80111f6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80111f8:	78fb      	ldrb	r3, [r7, #3]
 80111fa:	015a      	lsls	r2, r3, #5
 80111fc:	693b      	ldr	r3, [r7, #16]
 80111fe:	4413      	add	r3, r2
 8011200:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011204:	461a      	mov	r2, r3
 8011206:	2300      	movs	r3, #0
 8011208:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 801120a:	78fb      	ldrb	r3, [r7, #3]
 801120c:	015a      	lsls	r2, r3, #5
 801120e:	693b      	ldr	r3, [r7, #16]
 8011210:	4413      	add	r3, r2
 8011212:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011216:	68db      	ldr	r3, [r3, #12]
 8011218:	78fa      	ldrb	r2, [r7, #3]
 801121a:	0151      	lsls	r1, r2, #5
 801121c:	693a      	ldr	r2, [r7, #16]
 801121e:	440a      	add	r2, r1
 8011220:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011224:	f043 0302 	orr.w	r3, r3, #2
 8011228:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 801122a:	693b      	ldr	r3, [r7, #16]
 801122c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011230:	699a      	ldr	r2, [r3, #24]
 8011232:	78fb      	ldrb	r3, [r7, #3]
 8011234:	f003 030f 	and.w	r3, r3, #15
 8011238:	2101      	movs	r1, #1
 801123a:	fa01 f303 	lsl.w	r3, r1, r3
 801123e:	6939      	ldr	r1, [r7, #16]
 8011240:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011244:	4313      	orrs	r3, r2
 8011246:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	699b      	ldr	r3, [r3, #24]
 801124c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8011254:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011258:	2b00      	cmp	r3, #0
 801125a:	da03      	bge.n	8011264 <USB_HC_Init+0x1a8>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 801125c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011260:	61bb      	str	r3, [r7, #24]
 8011262:	e001      	b.n	8011268 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharEpDir = 0U;
 8011264:	2300      	movs	r3, #0
 8011266:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8011268:	6878      	ldr	r0, [r7, #4]
 801126a:	f7ff feff 	bl	801106c <USB_GetHostSpeed>
 801126e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8011270:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011274:	2b02      	cmp	r3, #2
 8011276:	d106      	bne.n	8011286 <USB_HC_Init+0x1ca>
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	2b02      	cmp	r3, #2
 801127c:	d003      	beq.n	8011286 <USB_HC_Init+0x1ca>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 801127e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011282:	617b      	str	r3, [r7, #20]
 8011284:	e001      	b.n	801128a <USB_HC_Init+0x1ce>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8011286:	2300      	movs	r3, #0
 8011288:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801128a:	787b      	ldrb	r3, [r7, #1]
 801128c:	059b      	lsls	r3, r3, #22
 801128e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011292:	78bb      	ldrb	r3, [r7, #2]
 8011294:	02db      	lsls	r3, r3, #11
 8011296:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801129a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 801129c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80112a0:	049b      	lsls	r3, r3, #18
 80112a2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80112a6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80112a8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80112aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80112ae:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80112b0:	69bb      	ldr	r3, [r7, #24]
 80112b2:	431a      	orrs	r2, r3
 80112b4:	697b      	ldr	r3, [r7, #20]
 80112b6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80112b8:	78fa      	ldrb	r2, [r7, #3]
 80112ba:	0151      	lsls	r1, r2, #5
 80112bc:	693a      	ldr	r2, [r7, #16]
 80112be:	440a      	add	r2, r1
 80112c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80112c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80112c8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80112ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80112ce:	2b03      	cmp	r3, #3
 80112d0:	d003      	beq.n	80112da <USB_HC_Init+0x21e>
 80112d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80112d6:	2b01      	cmp	r3, #1
 80112d8:	d10f      	bne.n	80112fa <USB_HC_Init+0x23e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80112da:	78fb      	ldrb	r3, [r7, #3]
 80112dc:	015a      	lsls	r2, r3, #5
 80112de:	693b      	ldr	r3, [r7, #16]
 80112e0:	4413      	add	r3, r2
 80112e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	78fa      	ldrb	r2, [r7, #3]
 80112ea:	0151      	lsls	r1, r2, #5
 80112ec:	693a      	ldr	r2, [r7, #16]
 80112ee:	440a      	add	r2, r1
 80112f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80112f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80112f8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80112fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80112fc:	4618      	mov	r0, r3
 80112fe:	3720      	adds	r7, #32
 8011300:	46bd      	mov	sp, r7
 8011302:	bd80      	pop	{r7, pc}

08011304 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8011304:	b580      	push	{r7, lr}
 8011306:	b08c      	sub	sp, #48	@ 0x30
 8011308:	af02      	add	r7, sp, #8
 801130a:	60f8      	str	r0, [r7, #12]
 801130c:	60b9      	str	r1, [r7, #8]
 801130e:	4613      	mov	r3, r2
 8011310:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8011316:	68bb      	ldr	r3, [r7, #8]
 8011318:	785b      	ldrb	r3, [r3, #1]
 801131a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 801131c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011320:	837b      	strh	r3, [r7, #26]

  /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
  if (dma == 1U)
 8011322:	79fb      	ldrb	r3, [r7, #7]
 8011324:	2b01      	cmp	r3, #1
 8011326:	d118      	bne.n	801135a <USB_HC_StartXfer+0x56>
  {
    if ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK))
 8011328:	68bb      	ldr	r3, [r7, #8]
 801132a:	7c9b      	ldrb	r3, [r3, #18]
 801132c:	2b00      	cmp	r3, #0
 801132e:	d003      	beq.n	8011338 <USB_HC_StartXfer+0x34>
 8011330:	68bb      	ldr	r3, [r7, #8]
 8011332:	7c9b      	ldrb	r3, [r3, #18]
 8011334:	2b02      	cmp	r3, #2
 8011336:	d120      	bne.n	801137a <USB_HC_StartXfer+0x76>
    {

      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8011338:	69fb      	ldr	r3, [r7, #28]
 801133a:	015a      	lsls	r2, r3, #5
 801133c:	6a3b      	ldr	r3, [r7, #32]
 801133e:	4413      	add	r3, r2
 8011340:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011344:	68db      	ldr	r3, [r3, #12]
 8011346:	69fa      	ldr	r2, [r7, #28]
 8011348:	0151      	lsls	r1, r2, #5
 801134a:	6a3a      	ldr	r2, [r7, #32]
 801134c:	440a      	add	r2, r1
 801134e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011356:	60d3      	str	r3, [r2, #12]
 8011358:	e00f      	b.n	801137a <USB_HC_StartXfer+0x76>
                                               USB_OTG_HCINTMSK_NAKM);
    }
  }
  else
  {
    if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 801135a:	68bb      	ldr	r3, [r7, #8]
 801135c:	791b      	ldrb	r3, [r3, #4]
 801135e:	2b00      	cmp	r3, #0
 8011360:	d10b      	bne.n	801137a <USB_HC_StartXfer+0x76>
 8011362:	68bb      	ldr	r3, [r7, #8]
 8011364:	795b      	ldrb	r3, [r3, #5]
 8011366:	2b01      	cmp	r3, #1
 8011368:	d107      	bne.n	801137a <USB_HC_StartXfer+0x76>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 801136a:	68bb      	ldr	r3, [r7, #8]
 801136c:	785b      	ldrb	r3, [r3, #1]
 801136e:	4619      	mov	r1, r3
 8011370:	68f8      	ldr	r0, [r7, #12]
 8011372:	f000 fb69 	bl	8011a48 <USB_DoPing>
      return HAL_OK;
 8011376:	2300      	movs	r3, #0
 8011378:	e230      	b.n	80117dc <USB_HC_StartXfer+0x4d8>
    }
  }

  if (hc->do_ssplit == 1U)
 801137a:	68bb      	ldr	r3, [r7, #8]
 801137c:	799b      	ldrb	r3, [r3, #6]
 801137e:	2b01      	cmp	r3, #1
 8011380:	d158      	bne.n	8011434 <USB_HC_StartXfer+0x130>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8011382:	2301      	movs	r3, #1
 8011384:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8011386:	68bb      	ldr	r3, [r7, #8]
 8011388:	78db      	ldrb	r3, [r3, #3]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d007      	beq.n	801139e <USB_HC_StartXfer+0x9a>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801138e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011390:	68ba      	ldr	r2, [r7, #8]
 8011392:	8a92      	ldrh	r2, [r2, #20]
 8011394:	fb03 f202 	mul.w	r2, r3, r2
 8011398:	68bb      	ldr	r3, [r7, #8]
 801139a:	61da      	str	r2, [r3, #28]
 801139c:	e079      	b.n	8011492 <USB_HC_StartXfer+0x18e>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 801139e:	68bb      	ldr	r3, [r7, #8]
 80113a0:	7c9b      	ldrb	r3, [r3, #18]
 80113a2:	2b01      	cmp	r3, #1
 80113a4:	d130      	bne.n	8011408 <USB_HC_StartXfer+0x104>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80113a6:	68bb      	ldr	r3, [r7, #8]
 80113a8:	6a1b      	ldr	r3, [r3, #32]
 80113aa:	2bbc      	cmp	r3, #188	@ 0xbc
 80113ac:	d918      	bls.n	80113e0 <USB_HC_StartXfer+0xdc>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80113ae:	68bb      	ldr	r3, [r7, #8]
 80113b0:	8a9b      	ldrh	r3, [r3, #20]
 80113b2:	461a      	mov	r2, r3
 80113b4:	68bb      	ldr	r3, [r7, #8]
 80113b6:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80113b8:	68bb      	ldr	r3, [r7, #8]
 80113ba:	69da      	ldr	r2, [r3, #28]
 80113bc:	68bb      	ldr	r3, [r7, #8]
 80113be:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80113c0:	68bb      	ldr	r3, [r7, #8]
 80113c2:	68db      	ldr	r3, [r3, #12]
 80113c4:	2b01      	cmp	r3, #1
 80113c6:	d003      	beq.n	80113d0 <USB_HC_StartXfer+0xcc>
 80113c8:	68bb      	ldr	r3, [r7, #8]
 80113ca:	68db      	ldr	r3, [r3, #12]
 80113cc:	2b02      	cmp	r3, #2
 80113ce:	d103      	bne.n	80113d8 <USB_HC_StartXfer+0xd4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80113d0:	68bb      	ldr	r3, [r7, #8]
 80113d2:	2202      	movs	r2, #2
 80113d4:	60da      	str	r2, [r3, #12]
 80113d6:	e05c      	b.n	8011492 <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	2201      	movs	r2, #1
 80113dc:	60da      	str	r2, [r3, #12]
 80113de:	e058      	b.n	8011492 <USB_HC_StartXfer+0x18e>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80113e0:	68bb      	ldr	r3, [r7, #8]
 80113e2:	6a1a      	ldr	r2, [r3, #32]
 80113e4:	68bb      	ldr	r3, [r7, #8]
 80113e6:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80113e8:	68bb      	ldr	r3, [r7, #8]
 80113ea:	68db      	ldr	r3, [r3, #12]
 80113ec:	2b01      	cmp	r3, #1
 80113ee:	d007      	beq.n	8011400 <USB_HC_StartXfer+0xfc>
 80113f0:	68bb      	ldr	r3, [r7, #8]
 80113f2:	68db      	ldr	r3, [r3, #12]
 80113f4:	2b02      	cmp	r3, #2
 80113f6:	d003      	beq.n	8011400 <USB_HC_StartXfer+0xfc>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80113f8:	68bb      	ldr	r3, [r7, #8]
 80113fa:	2204      	movs	r2, #4
 80113fc:	60da      	str	r2, [r3, #12]
 80113fe:	e048      	b.n	8011492 <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8011400:	68bb      	ldr	r3, [r7, #8]
 8011402:	2203      	movs	r2, #3
 8011404:	60da      	str	r2, [r3, #12]
 8011406:	e044      	b.n	8011492 <USB_HC_StartXfer+0x18e>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8011408:	79fb      	ldrb	r3, [r7, #7]
 801140a:	2b01      	cmp	r3, #1
 801140c:	d10d      	bne.n	801142a <USB_HC_StartXfer+0x126>
 801140e:	68bb      	ldr	r3, [r7, #8]
 8011410:	6a1b      	ldr	r3, [r3, #32]
 8011412:	68ba      	ldr	r2, [r7, #8]
 8011414:	8a92      	ldrh	r2, [r2, #20]
 8011416:	4293      	cmp	r3, r2
 8011418:	d907      	bls.n	801142a <USB_HC_StartXfer+0x126>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801141a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801141c:	68ba      	ldr	r2, [r7, #8]
 801141e:	8a92      	ldrh	r2, [r2, #20]
 8011420:	fb03 f202 	mul.w	r2, r3, r2
 8011424:	68bb      	ldr	r3, [r7, #8]
 8011426:	61da      	str	r2, [r3, #28]
 8011428:	e033      	b.n	8011492 <USB_HC_StartXfer+0x18e>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 801142a:	68bb      	ldr	r3, [r7, #8]
 801142c:	6a1a      	ldr	r2, [r3, #32]
 801142e:	68bb      	ldr	r3, [r7, #8]
 8011430:	61da      	str	r2, [r3, #28]
 8011432:	e02e      	b.n	8011492 <USB_HC_StartXfer+0x18e>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8011434:	68bb      	ldr	r3, [r7, #8]
 8011436:	6a1b      	ldr	r3, [r3, #32]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d018      	beq.n	801146e <USB_HC_StartXfer+0x16a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	6a1b      	ldr	r3, [r3, #32]
 8011440:	68ba      	ldr	r2, [r7, #8]
 8011442:	8a92      	ldrh	r2, [r2, #20]
 8011444:	4413      	add	r3, r2
 8011446:	3b01      	subs	r3, #1
 8011448:	68ba      	ldr	r2, [r7, #8]
 801144a:	8a92      	ldrh	r2, [r2, #20]
 801144c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011450:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8011452:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011454:	8b7b      	ldrh	r3, [r7, #26]
 8011456:	429a      	cmp	r2, r3
 8011458:	d90b      	bls.n	8011472 <USB_HC_StartXfer+0x16e>
      {
        num_packets = max_hc_pkt_count;
 801145a:	8b7b      	ldrh	r3, [r7, #26]
 801145c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801145e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011460:	68ba      	ldr	r2, [r7, #8]
 8011462:	8a92      	ldrh	r2, [r2, #20]
 8011464:	fb03 f202 	mul.w	r2, r3, r2
 8011468:	68bb      	ldr	r3, [r7, #8]
 801146a:	61da      	str	r2, [r3, #28]
 801146c:	e001      	b.n	8011472 <USB_HC_StartXfer+0x16e>
      }
    }
    else
    {
      num_packets = 1U;
 801146e:	2301      	movs	r3, #1
 8011470:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8011472:	68bb      	ldr	r3, [r7, #8]
 8011474:	78db      	ldrb	r3, [r3, #3]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d007      	beq.n	801148a <USB_HC_StartXfer+0x186>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801147a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801147c:	68ba      	ldr	r2, [r7, #8]
 801147e:	8a92      	ldrh	r2, [r2, #20]
 8011480:	fb03 f202 	mul.w	r2, r3, r2
 8011484:	68bb      	ldr	r3, [r7, #8]
 8011486:	61da      	str	r2, [r3, #28]
 8011488:	e003      	b.n	8011492 <USB_HC_StartXfer+0x18e>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 801148a:	68bb      	ldr	r3, [r7, #8]
 801148c:	6a1a      	ldr	r2, [r3, #32]
 801148e:	68bb      	ldr	r3, [r7, #8]
 8011490:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011492:	68bb      	ldr	r3, [r7, #8]
 8011494:	69db      	ldr	r3, [r3, #28]
 8011496:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 801149a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801149c:	04d9      	lsls	r1, r3, #19
 801149e:	4ba4      	ldr	r3, [pc, #656]	@ (8011730 <USB_HC_StartXfer+0x42c>)
 80114a0:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80114a2:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80114a4:	68bb      	ldr	r3, [r7, #8]
 80114a6:	7d9b      	ldrb	r3, [r3, #22]
 80114a8:	075b      	lsls	r3, r3, #29
 80114aa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80114ae:	69f9      	ldr	r1, [r7, #28]
 80114b0:	0148      	lsls	r0, r1, #5
 80114b2:	6a39      	ldr	r1, [r7, #32]
 80114b4:	4401      	add	r1, r0
 80114b6:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80114ba:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80114bc:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80114be:	79fb      	ldrb	r3, [r7, #7]
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d009      	beq.n	80114d8 <USB_HC_StartXfer+0x1d4>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80114c4:	68bb      	ldr	r3, [r7, #8]
 80114c6:	6999      	ldr	r1, [r3, #24]
 80114c8:	69fb      	ldr	r3, [r7, #28]
 80114ca:	015a      	lsls	r2, r3, #5
 80114cc:	6a3b      	ldr	r3, [r7, #32]
 80114ce:	4413      	add	r3, r2
 80114d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80114d4:	460a      	mov	r2, r1
 80114d6:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80114d8:	6a3b      	ldr	r3, [r7, #32]
 80114da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80114de:	689b      	ldr	r3, [r3, #8]
 80114e0:	f003 0301 	and.w	r3, r3, #1
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	bf0c      	ite	eq
 80114e8:	2301      	moveq	r3, #1
 80114ea:	2300      	movne	r3, #0
 80114ec:	b2db      	uxtb	r3, r3
 80114ee:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80114f0:	69fb      	ldr	r3, [r7, #28]
 80114f2:	015a      	lsls	r2, r3, #5
 80114f4:	6a3b      	ldr	r3, [r7, #32]
 80114f6:	4413      	add	r3, r2
 80114f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	69fa      	ldr	r2, [r7, #28]
 8011500:	0151      	lsls	r1, r2, #5
 8011502:	6a3a      	ldr	r2, [r7, #32]
 8011504:	440a      	add	r2, r1
 8011506:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801150a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801150e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8011510:	69fb      	ldr	r3, [r7, #28]
 8011512:	015a      	lsls	r2, r3, #5
 8011514:	6a3b      	ldr	r3, [r7, #32]
 8011516:	4413      	add	r3, r2
 8011518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801151c:	681a      	ldr	r2, [r3, #0]
 801151e:	7e7b      	ldrb	r3, [r7, #25]
 8011520:	075b      	lsls	r3, r3, #29
 8011522:	69f9      	ldr	r1, [r7, #28]
 8011524:	0148      	lsls	r0, r1, #5
 8011526:	6a39      	ldr	r1, [r7, #32]
 8011528:	4401      	add	r1, r0
 801152a:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 801152e:	4313      	orrs	r3, r2
 8011530:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8011532:	68bb      	ldr	r3, [r7, #8]
 8011534:	799b      	ldrb	r3, [r3, #6]
 8011536:	2b01      	cmp	r3, #1
 8011538:	f040 80c4 	bne.w	80116c4 <USB_HC_StartXfer+0x3c0>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 801153c:	68bb      	ldr	r3, [r7, #8]
 801153e:	7c5b      	ldrb	r3, [r3, #17]
 8011540:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011542:	68ba      	ldr	r2, [r7, #8]
 8011544:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011546:	4313      	orrs	r3, r2
 8011548:	69fa      	ldr	r2, [r7, #28]
 801154a:	0151      	lsls	r1, r2, #5
 801154c:	6a3a      	ldr	r2, [r7, #32]
 801154e:	440a      	add	r2, r1
 8011550:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011554:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011558:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 801155a:	69fb      	ldr	r3, [r7, #28]
 801155c:	015a      	lsls	r2, r3, #5
 801155e:	6a3b      	ldr	r3, [r7, #32]
 8011560:	4413      	add	r3, r2
 8011562:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011566:	68db      	ldr	r3, [r3, #12]
 8011568:	69fa      	ldr	r2, [r7, #28]
 801156a:	0151      	lsls	r1, r2, #5
 801156c:	6a3a      	ldr	r2, [r7, #32]
 801156e:	440a      	add	r2, r1
 8011570:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011574:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011578:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 801157a:	68bb      	ldr	r3, [r7, #8]
 801157c:	79db      	ldrb	r3, [r3, #7]
 801157e:	2b01      	cmp	r3, #1
 8011580:	d123      	bne.n	80115ca <USB_HC_StartXfer+0x2c6>
 8011582:	68bb      	ldr	r3, [r7, #8]
 8011584:	78db      	ldrb	r3, [r3, #3]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d11f      	bne.n	80115ca <USB_HC_StartXfer+0x2c6>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 801158a:	69fb      	ldr	r3, [r7, #28]
 801158c:	015a      	lsls	r2, r3, #5
 801158e:	6a3b      	ldr	r3, [r7, #32]
 8011590:	4413      	add	r3, r2
 8011592:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011596:	685b      	ldr	r3, [r3, #4]
 8011598:	69fa      	ldr	r2, [r7, #28]
 801159a:	0151      	lsls	r1, r2, #5
 801159c:	6a3a      	ldr	r2, [r7, #32]
 801159e:	440a      	add	r2, r1
 80115a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80115a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80115a8:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80115aa:	69fb      	ldr	r3, [r7, #28]
 80115ac:	015a      	lsls	r2, r3, #5
 80115ae:	6a3b      	ldr	r3, [r7, #32]
 80115b0:	4413      	add	r3, r2
 80115b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80115b6:	68db      	ldr	r3, [r3, #12]
 80115b8:	69fa      	ldr	r2, [r7, #28]
 80115ba:	0151      	lsls	r1, r2, #5
 80115bc:	6a3a      	ldr	r2, [r7, #32]
 80115be:	440a      	add	r2, r1
 80115c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80115c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80115c8:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80115ca:	68bb      	ldr	r3, [r7, #8]
 80115cc:	7c9b      	ldrb	r3, [r3, #18]
 80115ce:	2b01      	cmp	r3, #1
 80115d0:	d003      	beq.n	80115da <USB_HC_StartXfer+0x2d6>
 80115d2:	68bb      	ldr	r3, [r7, #8]
 80115d4:	7c9b      	ldrb	r3, [r3, #18]
 80115d6:	2b03      	cmp	r3, #3
 80115d8:	d117      	bne.n	801160a <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80115da:	68bb      	ldr	r3, [r7, #8]
 80115dc:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80115de:	2b01      	cmp	r3, #1
 80115e0:	d113      	bne.n	801160a <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80115e2:	68bb      	ldr	r3, [r7, #8]
 80115e4:	78db      	ldrb	r3, [r3, #3]
 80115e6:	2b01      	cmp	r3, #1
 80115e8:	d10f      	bne.n	801160a <USB_HC_StartXfer+0x306>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80115ea:	69fb      	ldr	r3, [r7, #28]
 80115ec:	015a      	lsls	r2, r3, #5
 80115ee:	6a3b      	ldr	r3, [r7, #32]
 80115f0:	4413      	add	r3, r2
 80115f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80115f6:	685b      	ldr	r3, [r3, #4]
 80115f8:	69fa      	ldr	r2, [r7, #28]
 80115fa:	0151      	lsls	r1, r2, #5
 80115fc:	6a3a      	ldr	r2, [r7, #32]
 80115fe:	440a      	add	r2, r1
 8011600:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011608:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 801160a:	68bb      	ldr	r3, [r7, #8]
 801160c:	7c9b      	ldrb	r3, [r3, #18]
 801160e:	2b01      	cmp	r3, #1
 8011610:	d163      	bne.n	80116da <USB_HC_StartXfer+0x3d6>
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	78db      	ldrb	r3, [r3, #3]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d15f      	bne.n	80116da <USB_HC_StartXfer+0x3d6>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 801161a:	68bb      	ldr	r3, [r7, #8]
 801161c:	68db      	ldr	r3, [r3, #12]
 801161e:	3b01      	subs	r3, #1
 8011620:	2b03      	cmp	r3, #3
 8011622:	d859      	bhi.n	80116d8 <USB_HC_StartXfer+0x3d4>
 8011624:	a201      	add	r2, pc, #4	@ (adr r2, 801162c <USB_HC_StartXfer+0x328>)
 8011626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801162a:	bf00      	nop
 801162c:	0801163d 	.word	0x0801163d
 8011630:	0801165f 	.word	0x0801165f
 8011634:	08011681 	.word	0x08011681
 8011638:	080116a3 	.word	0x080116a3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 801163c:	69fb      	ldr	r3, [r7, #28]
 801163e:	015a      	lsls	r2, r3, #5
 8011640:	6a3b      	ldr	r3, [r7, #32]
 8011642:	4413      	add	r3, r2
 8011644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011648:	685b      	ldr	r3, [r3, #4]
 801164a:	69fa      	ldr	r2, [r7, #28]
 801164c:	0151      	lsls	r1, r2, #5
 801164e:	6a3a      	ldr	r2, [r7, #32]
 8011650:	440a      	add	r2, r1
 8011652:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011656:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801165a:	6053      	str	r3, [r2, #4]
          break;
 801165c:	e03d      	b.n	80116da <USB_HC_StartXfer+0x3d6>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 801165e:	69fb      	ldr	r3, [r7, #28]
 8011660:	015a      	lsls	r2, r3, #5
 8011662:	6a3b      	ldr	r3, [r7, #32]
 8011664:	4413      	add	r3, r2
 8011666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801166a:	685b      	ldr	r3, [r3, #4]
 801166c:	69fa      	ldr	r2, [r7, #28]
 801166e:	0151      	lsls	r1, r2, #5
 8011670:	6a3a      	ldr	r2, [r7, #32]
 8011672:	440a      	add	r2, r1
 8011674:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011678:	f043 030e 	orr.w	r3, r3, #14
 801167c:	6053      	str	r3, [r2, #4]
          break;
 801167e:	e02c      	b.n	80116da <USB_HC_StartXfer+0x3d6>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8011680:	69fb      	ldr	r3, [r7, #28]
 8011682:	015a      	lsls	r2, r3, #5
 8011684:	6a3b      	ldr	r3, [r7, #32]
 8011686:	4413      	add	r3, r2
 8011688:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801168c:	685b      	ldr	r3, [r3, #4]
 801168e:	69fa      	ldr	r2, [r7, #28]
 8011690:	0151      	lsls	r1, r2, #5
 8011692:	6a3a      	ldr	r2, [r7, #32]
 8011694:	440a      	add	r2, r1
 8011696:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801169a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801169e:	6053      	str	r3, [r2, #4]
          break;
 80116a0:	e01b      	b.n	80116da <USB_HC_StartXfer+0x3d6>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80116a2:	69fb      	ldr	r3, [r7, #28]
 80116a4:	015a      	lsls	r2, r3, #5
 80116a6:	6a3b      	ldr	r3, [r7, #32]
 80116a8:	4413      	add	r3, r2
 80116aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116ae:	685b      	ldr	r3, [r3, #4]
 80116b0:	69fa      	ldr	r2, [r7, #28]
 80116b2:	0151      	lsls	r1, r2, #5
 80116b4:	6a3a      	ldr	r2, [r7, #32]
 80116b6:	440a      	add	r2, r1
 80116b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80116bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80116c0:	6053      	str	r3, [r2, #4]
          break;
 80116c2:	e00a      	b.n	80116da <USB_HC_StartXfer+0x3d6>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80116c4:	69fb      	ldr	r3, [r7, #28]
 80116c6:	015a      	lsls	r2, r3, #5
 80116c8:	6a3b      	ldr	r3, [r7, #32]
 80116ca:	4413      	add	r3, r2
 80116cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116d0:	461a      	mov	r2, r3
 80116d2:	2300      	movs	r3, #0
 80116d4:	6053      	str	r3, [r2, #4]
 80116d6:	e000      	b.n	80116da <USB_HC_StartXfer+0x3d6>
          break;
 80116d8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80116da:	69fb      	ldr	r3, [r7, #28]
 80116dc:	015a      	lsls	r2, r3, #5
 80116de:	6a3b      	ldr	r3, [r7, #32]
 80116e0:	4413      	add	r3, r2
 80116e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80116ea:	693b      	ldr	r3, [r7, #16]
 80116ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80116f0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80116f2:	68bb      	ldr	r3, [r7, #8]
 80116f4:	78db      	ldrb	r3, [r3, #3]
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d004      	beq.n	8011704 <USB_HC_StartXfer+0x400>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80116fa:	693b      	ldr	r3, [r7, #16]
 80116fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011700:	613b      	str	r3, [r7, #16]
 8011702:	e003      	b.n	801170c <USB_HC_StartXfer+0x408>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8011704:	693b      	ldr	r3, [r7, #16]
 8011706:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801170a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 801170c:	693b      	ldr	r3, [r7, #16]
 801170e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011712:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8011714:	69fb      	ldr	r3, [r7, #28]
 8011716:	015a      	lsls	r2, r3, #5
 8011718:	6a3b      	ldr	r3, [r7, #32]
 801171a:	4413      	add	r3, r2
 801171c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011720:	461a      	mov	r2, r3
 8011722:	693b      	ldr	r3, [r7, #16]
 8011724:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8011726:	79fb      	ldrb	r3, [r7, #7]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d003      	beq.n	8011734 <USB_HC_StartXfer+0x430>
  {
    return HAL_OK;
 801172c:	2300      	movs	r3, #0
 801172e:	e055      	b.n	80117dc <USB_HC_StartXfer+0x4d8>
 8011730:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8011734:	68bb      	ldr	r3, [r7, #8]
 8011736:	78db      	ldrb	r3, [r3, #3]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d14e      	bne.n	80117da <USB_HC_StartXfer+0x4d6>
 801173c:	68bb      	ldr	r3, [r7, #8]
 801173e:	6a1b      	ldr	r3, [r3, #32]
 8011740:	2b00      	cmp	r3, #0
 8011742:	d04a      	beq.n	80117da <USB_HC_StartXfer+0x4d6>
 8011744:	68bb      	ldr	r3, [r7, #8]
 8011746:	79db      	ldrb	r3, [r3, #7]
 8011748:	2b00      	cmp	r3, #0
 801174a:	d146      	bne.n	80117da <USB_HC_StartXfer+0x4d6>
  {
    switch (hc->ep_type)
 801174c:	68bb      	ldr	r3, [r7, #8]
 801174e:	7c9b      	ldrb	r3, [r3, #18]
 8011750:	2b03      	cmp	r3, #3
 8011752:	d831      	bhi.n	80117b8 <USB_HC_StartXfer+0x4b4>
 8011754:	a201      	add	r2, pc, #4	@ (adr r2, 801175c <USB_HC_StartXfer+0x458>)
 8011756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801175a:	bf00      	nop
 801175c:	0801176d 	.word	0x0801176d
 8011760:	08011791 	.word	0x08011791
 8011764:	0801176d 	.word	0x0801176d
 8011768:	08011791 	.word	0x08011791
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 801176c:	68bb      	ldr	r3, [r7, #8]
 801176e:	6a1b      	ldr	r3, [r3, #32]
 8011770:	3303      	adds	r3, #3
 8011772:	089b      	lsrs	r3, r3, #2
 8011774:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8011776:	8afa      	ldrh	r2, [r7, #22]
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801177c:	b29b      	uxth	r3, r3
 801177e:	429a      	cmp	r2, r3
 8011780:	d91c      	bls.n	80117bc <USB_HC_StartXfer+0x4b8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	699b      	ldr	r3, [r3, #24]
 8011786:	f043 0220 	orr.w	r2, r3, #32
 801178a:	68fb      	ldr	r3, [r7, #12]
 801178c:	619a      	str	r2, [r3, #24]
        }
        break;
 801178e:	e015      	b.n	80117bc <USB_HC_StartXfer+0x4b8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	6a1b      	ldr	r3, [r3, #32]
 8011794:	3303      	adds	r3, #3
 8011796:	089b      	lsrs	r3, r3, #2
 8011798:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 801179a:	8afa      	ldrh	r2, [r7, #22]
 801179c:	6a3b      	ldr	r3, [r7, #32]
 801179e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80117a2:	691b      	ldr	r3, [r3, #16]
 80117a4:	b29b      	uxth	r3, r3
 80117a6:	429a      	cmp	r2, r3
 80117a8:	d90a      	bls.n	80117c0 <USB_HC_StartXfer+0x4bc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	699b      	ldr	r3, [r3, #24]
 80117ae:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80117b2:	68fb      	ldr	r3, [r7, #12]
 80117b4:	619a      	str	r2, [r3, #24]
        }
        break;
 80117b6:	e003      	b.n	80117c0 <USB_HC_StartXfer+0x4bc>

      default:
        break;
 80117b8:	bf00      	nop
 80117ba:	e002      	b.n	80117c2 <USB_HC_StartXfer+0x4be>
        break;
 80117bc:	bf00      	nop
 80117be:	e000      	b.n	80117c2 <USB_HC_StartXfer+0x4be>
        break;
 80117c0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80117c2:	68bb      	ldr	r3, [r7, #8]
 80117c4:	6999      	ldr	r1, [r3, #24]
 80117c6:	68bb      	ldr	r3, [r7, #8]
 80117c8:	785a      	ldrb	r2, [r3, #1]
 80117ca:	68bb      	ldr	r3, [r7, #8]
 80117cc:	6a1b      	ldr	r3, [r3, #32]
 80117ce:	b29b      	uxth	r3, r3
 80117d0:	2000      	movs	r0, #0
 80117d2:	9000      	str	r0, [sp, #0]
 80117d4:	68f8      	ldr	r0, [r7, #12]
 80117d6:	f7ff f9d4 	bl	8010b82 <USB_WritePacket>
  }

  return HAL_OK;
 80117da:	2300      	movs	r3, #0
}
 80117dc:	4618      	mov	r0, r3
 80117de:	3728      	adds	r7, #40	@ 0x28
 80117e0:	46bd      	mov	sp, r7
 80117e2:	bd80      	pop	{r7, pc}

080117e4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80117e4:	b480      	push	{r7}
 80117e6:	b085      	sub	sp, #20
 80117e8:	af00      	add	r7, sp, #0
 80117ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80117f6:	695b      	ldr	r3, [r3, #20]
 80117f8:	b29b      	uxth	r3, r3
}
 80117fa:	4618      	mov	r0, r3
 80117fc:	3714      	adds	r7, #20
 80117fe:	46bd      	mov	sp, r7
 8011800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011804:	4770      	bx	lr

08011806 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8011806:	b480      	push	{r7}
 8011808:	b089      	sub	sp, #36	@ 0x24
 801180a:	af00      	add	r7, sp, #0
 801180c:	6078      	str	r0, [r7, #4]
 801180e:	460b      	mov	r3, r1
 8011810:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8011816:	78fb      	ldrb	r3, [r7, #3]
 8011818:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 801181a:	2300      	movs	r3, #0
 801181c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 801181e:	69bb      	ldr	r3, [r7, #24]
 8011820:	015a      	lsls	r2, r3, #5
 8011822:	69fb      	ldr	r3, [r7, #28]
 8011824:	4413      	add	r3, r2
 8011826:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	0c9b      	lsrs	r3, r3, #18
 801182e:	f003 0303 	and.w	r3, r3, #3
 8011832:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8011834:	69bb      	ldr	r3, [r7, #24]
 8011836:	015a      	lsls	r2, r3, #5
 8011838:	69fb      	ldr	r3, [r7, #28]
 801183a:	4413      	add	r3, r2
 801183c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	0fdb      	lsrs	r3, r3, #31
 8011844:	f003 0301 	and.w	r3, r3, #1
 8011848:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 801184a:	69bb      	ldr	r3, [r7, #24]
 801184c:	015a      	lsls	r2, r3, #5
 801184e:	69fb      	ldr	r3, [r7, #28]
 8011850:	4413      	add	r3, r2
 8011852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011856:	685b      	ldr	r3, [r3, #4]
 8011858:	0fdb      	lsrs	r3, r3, #31
 801185a:	f003 0301 	and.w	r3, r3, #1
 801185e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	689b      	ldr	r3, [r3, #8]
 8011864:	f003 0320 	and.w	r3, r3, #32
 8011868:	2b20      	cmp	r3, #32
 801186a:	d10d      	bne.n	8011888 <USB_HC_Halt+0x82>
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d10a      	bne.n	8011888 <USB_HC_Halt+0x82>
 8011872:	693b      	ldr	r3, [r7, #16]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d005      	beq.n	8011884 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8011878:	697b      	ldr	r3, [r7, #20]
 801187a:	2b01      	cmp	r3, #1
 801187c:	d002      	beq.n	8011884 <USB_HC_Halt+0x7e>
 801187e:	697b      	ldr	r3, [r7, #20]
 8011880:	2b03      	cmp	r3, #3
 8011882:	d101      	bne.n	8011888 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8011884:	2300      	movs	r3, #0
 8011886:	e0d8      	b.n	8011a3a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8011888:	697b      	ldr	r3, [r7, #20]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d002      	beq.n	8011894 <USB_HC_Halt+0x8e>
 801188e:	697b      	ldr	r3, [r7, #20]
 8011890:	2b02      	cmp	r3, #2
 8011892:	d173      	bne.n	801197c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8011894:	69bb      	ldr	r3, [r7, #24]
 8011896:	015a      	lsls	r2, r3, #5
 8011898:	69fb      	ldr	r3, [r7, #28]
 801189a:	4413      	add	r3, r2
 801189c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	69ba      	ldr	r2, [r7, #24]
 80118a4:	0151      	lsls	r1, r2, #5
 80118a6:	69fa      	ldr	r2, [r7, #28]
 80118a8:	440a      	add	r2, r1
 80118aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80118ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80118b2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	689b      	ldr	r3, [r3, #8]
 80118b8:	f003 0320 	and.w	r3, r3, #32
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d14a      	bne.n	8011956 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d133      	bne.n	8011934 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80118cc:	69bb      	ldr	r3, [r7, #24]
 80118ce:	015a      	lsls	r2, r3, #5
 80118d0:	69fb      	ldr	r3, [r7, #28]
 80118d2:	4413      	add	r3, r2
 80118d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	69ba      	ldr	r2, [r7, #24]
 80118dc:	0151      	lsls	r1, r2, #5
 80118de:	69fa      	ldr	r2, [r7, #28]
 80118e0:	440a      	add	r2, r1
 80118e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80118e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80118ea:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80118ec:	69bb      	ldr	r3, [r7, #24]
 80118ee:	015a      	lsls	r2, r3, #5
 80118f0:	69fb      	ldr	r3, [r7, #28]
 80118f2:	4413      	add	r3, r2
 80118f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	69ba      	ldr	r2, [r7, #24]
 80118fc:	0151      	lsls	r1, r2, #5
 80118fe:	69fa      	ldr	r2, [r7, #28]
 8011900:	440a      	add	r2, r1
 8011902:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801190a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 801190c:	68bb      	ldr	r3, [r7, #8]
 801190e:	3301      	adds	r3, #1
 8011910:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8011912:	68bb      	ldr	r3, [r7, #8]
 8011914:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011918:	d82e      	bhi.n	8011978 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 801191a:	69bb      	ldr	r3, [r7, #24]
 801191c:	015a      	lsls	r2, r3, #5
 801191e:	69fb      	ldr	r3, [r7, #28]
 8011920:	4413      	add	r3, r2
 8011922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801192c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011930:	d0ec      	beq.n	801190c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011932:	e081      	b.n	8011a38 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011934:	69bb      	ldr	r3, [r7, #24]
 8011936:	015a      	lsls	r2, r3, #5
 8011938:	69fb      	ldr	r3, [r7, #28]
 801193a:	4413      	add	r3, r2
 801193c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	69ba      	ldr	r2, [r7, #24]
 8011944:	0151      	lsls	r1, r2, #5
 8011946:	69fa      	ldr	r2, [r7, #28]
 8011948:	440a      	add	r2, r1
 801194a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801194e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011952:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011954:	e070      	b.n	8011a38 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011956:	69bb      	ldr	r3, [r7, #24]
 8011958:	015a      	lsls	r2, r3, #5
 801195a:	69fb      	ldr	r3, [r7, #28]
 801195c:	4413      	add	r3, r2
 801195e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	69ba      	ldr	r2, [r7, #24]
 8011966:	0151      	lsls	r1, r2, #5
 8011968:	69fa      	ldr	r2, [r7, #28]
 801196a:	440a      	add	r2, r1
 801196c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011970:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011974:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8011976:	e05f      	b.n	8011a38 <USB_HC_Halt+0x232>
            break;
 8011978:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801197a:	e05d      	b.n	8011a38 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801197c:	69bb      	ldr	r3, [r7, #24]
 801197e:	015a      	lsls	r2, r3, #5
 8011980:	69fb      	ldr	r3, [r7, #28]
 8011982:	4413      	add	r3, r2
 8011984:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	69ba      	ldr	r2, [r7, #24]
 801198c:	0151      	lsls	r1, r2, #5
 801198e:	69fa      	ldr	r2, [r7, #28]
 8011990:	440a      	add	r2, r1
 8011992:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011996:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801199a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 801199c:	69fb      	ldr	r3, [r7, #28]
 801199e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119a2:	691b      	ldr	r3, [r3, #16]
 80119a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d133      	bne.n	8011a14 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80119ac:	69bb      	ldr	r3, [r7, #24]
 80119ae:	015a      	lsls	r2, r3, #5
 80119b0:	69fb      	ldr	r3, [r7, #28]
 80119b2:	4413      	add	r3, r2
 80119b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	69ba      	ldr	r2, [r7, #24]
 80119bc:	0151      	lsls	r1, r2, #5
 80119be:	69fa      	ldr	r2, [r7, #28]
 80119c0:	440a      	add	r2, r1
 80119c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80119c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80119ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80119cc:	69bb      	ldr	r3, [r7, #24]
 80119ce:	015a      	lsls	r2, r3, #5
 80119d0:	69fb      	ldr	r3, [r7, #28]
 80119d2:	4413      	add	r3, r2
 80119d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	69ba      	ldr	r2, [r7, #24]
 80119dc:	0151      	lsls	r1, r2, #5
 80119de:	69fa      	ldr	r2, [r7, #28]
 80119e0:	440a      	add	r2, r1
 80119e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80119e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80119ea:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80119ec:	68bb      	ldr	r3, [r7, #8]
 80119ee:	3301      	adds	r3, #1
 80119f0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80119f2:	68bb      	ldr	r3, [r7, #8]
 80119f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80119f8:	d81d      	bhi.n	8011a36 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80119fa:	69bb      	ldr	r3, [r7, #24]
 80119fc:	015a      	lsls	r2, r3, #5
 80119fe:	69fb      	ldr	r3, [r7, #28]
 8011a00:	4413      	add	r3, r2
 8011a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011a0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011a10:	d0ec      	beq.n	80119ec <USB_HC_Halt+0x1e6>
 8011a12:	e011      	b.n	8011a38 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8011a14:	69bb      	ldr	r3, [r7, #24]
 8011a16:	015a      	lsls	r2, r3, #5
 8011a18:	69fb      	ldr	r3, [r7, #28]
 8011a1a:	4413      	add	r3, r2
 8011a1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	69ba      	ldr	r2, [r7, #24]
 8011a24:	0151      	lsls	r1, r2, #5
 8011a26:	69fa      	ldr	r2, [r7, #28]
 8011a28:	440a      	add	r2, r1
 8011a2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011a32:	6013      	str	r3, [r2, #0]
 8011a34:	e000      	b.n	8011a38 <USB_HC_Halt+0x232>
          break;
 8011a36:	bf00      	nop
    }
  }

  return HAL_OK;
 8011a38:	2300      	movs	r3, #0
}
 8011a3a:	4618      	mov	r0, r3
 8011a3c:	3724      	adds	r7, #36	@ 0x24
 8011a3e:	46bd      	mov	sp, r7
 8011a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a44:	4770      	bx	lr
	...

08011a48 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8011a48:	b480      	push	{r7}
 8011a4a:	b087      	sub	sp, #28
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	6078      	str	r0, [r7, #4]
 8011a50:	460b      	mov	r3, r1
 8011a52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8011a58:	78fb      	ldrb	r3, [r7, #3]
 8011a5a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8011a5c:	2301      	movs	r3, #1
 8011a5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	04da      	lsls	r2, r3, #19
 8011a64:	4b15      	ldr	r3, [pc, #84]	@ (8011abc <USB_DoPing+0x74>)
 8011a66:	4013      	ands	r3, r2
 8011a68:	693a      	ldr	r2, [r7, #16]
 8011a6a:	0151      	lsls	r1, r2, #5
 8011a6c:	697a      	ldr	r2, [r7, #20]
 8011a6e:	440a      	add	r2, r1
 8011a70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011a74:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011a78:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8011a7a:	693b      	ldr	r3, [r7, #16]
 8011a7c:	015a      	lsls	r2, r3, #5
 8011a7e:	697b      	ldr	r3, [r7, #20]
 8011a80:	4413      	add	r3, r2
 8011a82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8011a8a:	68bb      	ldr	r3, [r7, #8]
 8011a8c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011a90:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8011a92:	68bb      	ldr	r3, [r7, #8]
 8011a94:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011a98:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8011a9a:	693b      	ldr	r3, [r7, #16]
 8011a9c:	015a      	lsls	r2, r3, #5
 8011a9e:	697b      	ldr	r3, [r7, #20]
 8011aa0:	4413      	add	r3, r2
 8011aa2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011aa6:	461a      	mov	r2, r3
 8011aa8:	68bb      	ldr	r3, [r7, #8]
 8011aaa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8011aac:	2300      	movs	r3, #0
}
 8011aae:	4618      	mov	r0, r3
 8011ab0:	371c      	adds	r7, #28
 8011ab2:	46bd      	mov	sp, r7
 8011ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ab8:	4770      	bx	lr
 8011aba:	bf00      	nop
 8011abc:	1ff80000 	.word	0x1ff80000

08011ac0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b088      	sub	sp, #32
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8011ac8:	2300      	movs	r3, #0
 8011aca:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8011ad4:	6878      	ldr	r0, [r7, #4]
 8011ad6:	f7fe fe20 	bl	801071a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011ada:	2110      	movs	r1, #16
 8011adc:	6878      	ldr	r0, [r7, #4]
 8011ade:	f7fe ffd7 	bl	8010a90 <USB_FlushTxFifo>
 8011ae2:	4603      	mov	r3, r0
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d001      	beq.n	8011aec <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8011ae8:	2301      	movs	r3, #1
 8011aea:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011aec:	6878      	ldr	r0, [r7, #4]
 8011aee:	f7ff f801 	bl	8010af4 <USB_FlushRxFifo>
 8011af2:	4603      	mov	r3, r0
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d001      	beq.n	8011afc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8011af8:	2301      	movs	r3, #1
 8011afa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8011afc:	2300      	movs	r3, #0
 8011afe:	61bb      	str	r3, [r7, #24]
 8011b00:	e01f      	b.n	8011b42 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8011b02:	69bb      	ldr	r3, [r7, #24]
 8011b04:	015a      	lsls	r2, r3, #5
 8011b06:	697b      	ldr	r3, [r7, #20]
 8011b08:	4413      	add	r3, r2
 8011b0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8011b12:	693b      	ldr	r3, [r7, #16]
 8011b14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011b18:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8011b1a:	693b      	ldr	r3, [r7, #16]
 8011b1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011b20:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011b22:	693b      	ldr	r3, [r7, #16]
 8011b24:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011b28:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011b2a:	69bb      	ldr	r3, [r7, #24]
 8011b2c:	015a      	lsls	r2, r3, #5
 8011b2e:	697b      	ldr	r3, [r7, #20]
 8011b30:	4413      	add	r3, r2
 8011b32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b36:	461a      	mov	r2, r3
 8011b38:	693b      	ldr	r3, [r7, #16]
 8011b3a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8011b3c:	69bb      	ldr	r3, [r7, #24]
 8011b3e:	3301      	adds	r3, #1
 8011b40:	61bb      	str	r3, [r7, #24]
 8011b42:	69bb      	ldr	r3, [r7, #24]
 8011b44:	2b0f      	cmp	r3, #15
 8011b46:	d9dc      	bls.n	8011b02 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8011b48:	2300      	movs	r3, #0
 8011b4a:	61bb      	str	r3, [r7, #24]
 8011b4c:	e034      	b.n	8011bb8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8011b4e:	69bb      	ldr	r3, [r7, #24]
 8011b50:	015a      	lsls	r2, r3, #5
 8011b52:	697b      	ldr	r3, [r7, #20]
 8011b54:	4413      	add	r3, r2
 8011b56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8011b5e:	693b      	ldr	r3, [r7, #16]
 8011b60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011b64:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8011b66:	693b      	ldr	r3, [r7, #16]
 8011b68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011b6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8011b6e:	693b      	ldr	r3, [r7, #16]
 8011b70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8011b74:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8011b76:	69bb      	ldr	r3, [r7, #24]
 8011b78:	015a      	lsls	r2, r3, #5
 8011b7a:	697b      	ldr	r3, [r7, #20]
 8011b7c:	4413      	add	r3, r2
 8011b7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b82:	461a      	mov	r2, r3
 8011b84:	693b      	ldr	r3, [r7, #16]
 8011b86:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	3301      	adds	r3, #1
 8011b8c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011b94:	d80c      	bhi.n	8011bb0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8011b96:	69bb      	ldr	r3, [r7, #24]
 8011b98:	015a      	lsls	r2, r3, #5
 8011b9a:	697b      	ldr	r3, [r7, #20]
 8011b9c:	4413      	add	r3, r2
 8011b9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011ba8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011bac:	d0ec      	beq.n	8011b88 <USB_StopHost+0xc8>
 8011bae:	e000      	b.n	8011bb2 <USB_StopHost+0xf2>
        break;
 8011bb0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8011bb2:	69bb      	ldr	r3, [r7, #24]
 8011bb4:	3301      	adds	r3, #1
 8011bb6:	61bb      	str	r3, [r7, #24]
 8011bb8:	69bb      	ldr	r3, [r7, #24]
 8011bba:	2b0f      	cmp	r3, #15
 8011bbc:	d9c7      	bls.n	8011b4e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8011bbe:	697b      	ldr	r3, [r7, #20]
 8011bc0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011bc4:	461a      	mov	r2, r3
 8011bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8011bca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	f04f 32ff 	mov.w	r2, #4294967295
 8011bd2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8011bd4:	6878      	ldr	r0, [r7, #4]
 8011bd6:	f7fe fd8f 	bl	80106f8 <USB_EnableGlobalInt>

  return ret;
 8011bda:	7ffb      	ldrb	r3, [r7, #31]
}
 8011bdc:	4618      	mov	r0, r3
 8011bde:	3720      	adds	r7, #32
 8011be0:	46bd      	mov	sp, r7
 8011be2:	bd80      	pop	{r7, pc}

08011be4 <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	b082      	sub	sp, #8
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 8011bec:	4a0c      	ldr	r2, [pc, #48]	@ (8011c20 <AudioIn_Init+0x3c>)
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 8011bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8011c24 <AudioIn_Init+0x40>)
 8011bf4:	2200      	movs	r2, #0
 8011bf6:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 8011bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8011c28 <AudioIn_Init+0x44>)
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 8011bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8011c2c <AudioIn_Init+0x48>)
 8011c00:	2200      	movs	r2, #0
 8011c02:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 8011c04:	4b0a      	ldr	r3, [pc, #40]	@ (8011c30 <AudioIn_Init+0x4c>)
 8011c06:	2200      	movs	r2, #0
 8011c08:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 8011c0a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8011c0e:	2100      	movs	r1, #0
 8011c10:	4808      	ldr	r0, [pc, #32]	@ (8011c34 <AudioIn_Init+0x50>)
 8011c12:	f00b f9f7 	bl	801d004 <memset>
}
 8011c16:	bf00      	nop
 8011c18:	3708      	adds	r7, #8
 8011c1a:	46bd      	mov	sp, r7
 8011c1c:	bd80      	pop	{r7, pc}
 8011c1e:	bf00      	nop
 8011c20:	24004984 	.word	0x24004984
 8011c24:	24004974 	.word	0x24004974
 8011c28:	24004978 	.word	0x24004978
 8011c2c:	2400497c 	.word	0x2400497c
 8011c30:	24004980 	.word	0x24004980
 8011c34:	24000974 	.word	0x24000974

08011c38 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 8011c38:	b480      	push	{r7}
 8011c3a:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8011c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8011c68 <AudioIn_ProcessHalf+0x30>)
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d00b      	beq.n	8011c5c <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 8011c44:	4b09      	ldr	r3, [pc, #36]	@ (8011c6c <AudioIn_ProcessHalf+0x34>)
 8011c46:	2200      	movs	r2, #0
 8011c48:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8011c4a:	4b09      	ldr	r3, [pc, #36]	@ (8011c70 <AudioIn_ProcessHalf+0x38>)
 8011c4c:	2201      	movs	r2, #1
 8011c4e:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 8011c50:	4b08      	ldr	r3, [pc, #32]	@ (8011c74 <AudioIn_ProcessHalf+0x3c>)
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	3301      	adds	r3, #1
 8011c56:	4a07      	ldr	r2, [pc, #28]	@ (8011c74 <AudioIn_ProcessHalf+0x3c>)
 8011c58:	6013      	str	r3, [r2, #0]
 8011c5a:	e000      	b.n	8011c5e <AudioIn_ProcessHalf+0x26>
    return;
 8011c5c:	bf00      	nop
}
 8011c5e:	46bd      	mov	sp, r7
 8011c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c64:	4770      	bx	lr
 8011c66:	bf00      	nop
 8011c68:	24004984 	.word	0x24004984
 8011c6c:	2400497c 	.word	0x2400497c
 8011c70:	24004980 	.word	0x24004980
 8011c74:	24004974 	.word	0x24004974

08011c78 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 8011c78:	b480      	push	{r7}
 8011c7a:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8011c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8011ca8 <AudioIn_ProcessFull+0x30>)
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d00b      	beq.n	8011c9c <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 8011c84:	4b09      	ldr	r3, [pc, #36]	@ (8011cac <AudioIn_ProcessFull+0x34>)
 8011c86:	2201      	movs	r2, #1
 8011c88:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8011c8a:	4b09      	ldr	r3, [pc, #36]	@ (8011cb0 <AudioIn_ProcessFull+0x38>)
 8011c8c:	2201      	movs	r2, #1
 8011c8e:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 8011c90:	4b08      	ldr	r3, [pc, #32]	@ (8011cb4 <AudioIn_ProcessFull+0x3c>)
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	3301      	adds	r3, #1
 8011c96:	4a07      	ldr	r2, [pc, #28]	@ (8011cb4 <AudioIn_ProcessFull+0x3c>)
 8011c98:	6013      	str	r3, [r2, #0]
 8011c9a:	e000      	b.n	8011c9e <AudioIn_ProcessFull+0x26>
    return;
 8011c9c:	bf00      	nop
}
 8011c9e:	46bd      	mov	sp, r7
 8011ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca4:	4770      	bx	lr
 8011ca6:	bf00      	nop
 8011ca8:	24004984 	.word	0x24004984
 8011cac:	2400497c 	.word	0x2400497c
 8011cb0:	24004980 	.word	0x24004980
 8011cb4:	24004978 	.word	0x24004978

08011cb8 <AudioIn_GetBuffer>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

int32_t *AudioIn_GetBuffer(void)
{
 8011cb8:	b480      	push	{r7}
 8011cba:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 8011cbc:	4b02      	ldr	r3, [pc, #8]	@ (8011cc8 <AudioIn_GetBuffer+0x10>)
}
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	46bd      	mov	sp, r7
 8011cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc6:	4770      	bx	lr
 8011cc8:	24000974 	.word	0x24000974

08011ccc <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 8011ccc:	b480      	push	{r7}
 8011cce:	b083      	sub	sp, #12
 8011cd0:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 8011cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8011d04 <AudioIn_GetLatestBlock+0x38>)
 8011cd4:	781b      	ldrb	r3, [r3, #0]
 8011cd6:	b2db      	uxtb	r3, r3
 8011cd8:	f083 0301 	eor.w	r3, r3, #1
 8011cdc:	b2db      	uxtb	r3, r3
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d001      	beq.n	8011ce6 <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 8011ce2:	2300      	movs	r3, #0
 8011ce4:	e007      	b.n	8011cf6 <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 8011ce6:	4b08      	ldr	r3, [pc, #32]	@ (8011d08 <AudioIn_GetLatestBlock+0x3c>)
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	02db      	lsls	r3, r3, #11
 8011cec:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	009b      	lsls	r3, r3, #2
 8011cf2:	4a06      	ldr	r2, [pc, #24]	@ (8011d0c <AudioIn_GetLatestBlock+0x40>)
 8011cf4:	4413      	add	r3, r2
}
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	370c      	adds	r7, #12
 8011cfa:	46bd      	mov	sp, r7
 8011cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d00:	4770      	bx	lr
 8011d02:	bf00      	nop
 8011d04:	24004980 	.word	0x24004980
 8011d08:	2400497c 	.word	0x2400497c
 8011d0c:	24000974 	.word	0x24000974

08011d10 <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 8011d10:	b480      	push	{r7}
 8011d12:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 8011d14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 8011d18:	4618      	mov	r0, r3
 8011d1a:	46bd      	mov	sp, r7
 8011d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d20:	4770      	bx	lr
	...

08011d24 <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 8011d24:	b480      	push	{r7}
 8011d26:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 8011d28:	4b03      	ldr	r3, [pc, #12]	@ (8011d38 <AudioIn_GetHalfEvents+0x14>)
 8011d2a:	681b      	ldr	r3, [r3, #0]
}
 8011d2c:	4618      	mov	r0, r3
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d34:	4770      	bx	lr
 8011d36:	bf00      	nop
 8011d38:	24004974 	.word	0x24004974

08011d3c <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 8011d3c:	b480      	push	{r7}
 8011d3e:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 8011d40:	4b03      	ldr	r3, [pc, #12]	@ (8011d50 <AudioIn_GetFullEvents+0x14>)
 8011d42:	681b      	ldr	r3, [r3, #0]
}
 8011d44:	4618      	mov	r0, r3
 8011d46:	46bd      	mov	sp, r7
 8011d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d4c:	4770      	bx	lr
 8011d4e:	bf00      	nop
 8011d50:	24004978 	.word	0x24004978

08011d54 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b082      	sub	sp, #8
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	4a06      	ldr	r2, [pc, #24]	@ (8011d7c <HAL_SAI_RxHalfCpltCallback+0x28>)
 8011d62:	4293      	cmp	r3, r2
 8011d64:	d106      	bne.n	8011d74 <HAL_SAI_RxHalfCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_rx_half_count++;
 8011d66:	4b06      	ldr	r3, [pc, #24]	@ (8011d80 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	3301      	adds	r3, #1
 8011d6c:	4a04      	ldr	r2, [pc, #16]	@ (8011d80 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 8011d6e:	6013      	str	r3, [r2, #0]
#endif
    AudioIn_ProcessHalf();
 8011d70:	f7ff ff62 	bl	8011c38 <AudioIn_ProcessHalf>
  }
}
 8011d74:	bf00      	nop
 8011d76:	3708      	adds	r7, #8
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	bd80      	pop	{r7, pc}
 8011d7c:	40015824 	.word	0x40015824
 8011d80:	240089a8 	.word	0x240089a8

08011d84 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8011d84:	b580      	push	{r7, lr}
 8011d86:	b082      	sub	sp, #8
 8011d88:	af00      	add	r7, sp, #0
 8011d8a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	4a06      	ldr	r2, [pc, #24]	@ (8011dac <HAL_SAI_RxCpltCallback+0x28>)
 8011d92:	4293      	cmp	r3, r2
 8011d94:	d106      	bne.n	8011da4 <HAL_SAI_RxCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_rx_full_count++;
 8011d96:	4b06      	ldr	r3, [pc, #24]	@ (8011db0 <HAL_SAI_RxCpltCallback+0x2c>)
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	3301      	adds	r3, #1
 8011d9c:	4a04      	ldr	r2, [pc, #16]	@ (8011db0 <HAL_SAI_RxCpltCallback+0x2c>)
 8011d9e:	6013      	str	r3, [r2, #0]
#endif
    AudioIn_ProcessFull();
 8011da0:	f7ff ff6a 	bl	8011c78 <AudioIn_ProcessFull>
  }
}
 8011da4:	bf00      	nop
 8011da6:	3708      	adds	r7, #8
 8011da8:	46bd      	mov	sp, r7
 8011daa:	bd80      	pop	{r7, pc}
 8011dac:	40015824 	.word	0x40015824
 8011db0:	240089ac 	.word	0x240089ac

08011db4 <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b08e      	sub	sp, #56	@ 0x38
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	6078      	str	r0, [r7, #4]
 8011dbc:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	00db      	lsls	r3, r3, #3
 8011dc2:	637b      	str	r3, [r7, #52]	@ 0x34
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 8011dc4:	f7ff ff82 	bl	8011ccc <AudioIn_GetLatestBlock>
 8011dc8:	61f8      	str	r0, [r7, #28]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8011dca:	2300      	movs	r3, #0
 8011dcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8011dce:	e070      	b.n	8011eb2 <audio_out_fill_samples+0xfe>
  {
    if (audio_test_sine_enable)
 8011dd0:	4b3c      	ldr	r3, [pc, #240]	@ (8011ec4 <audio_out_fill_samples+0x110>)
 8011dd2:	781b      	ldrb	r3, [r3, #0]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d022      	beq.n	8011e1e <audio_out_fill_samples+0x6a>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 8011dd8:	4b3b      	ldr	r3, [pc, #236]	@ (8011ec8 <audio_out_fill_samples+0x114>)
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	0c1b      	lsrs	r3, r3, #16
 8011dde:	b2db      	uxtb	r3, r3
 8011de0:	613b      	str	r3, [r7, #16]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 8011de2:	4a3a      	ldr	r2, [pc, #232]	@ (8011ecc <audio_out_fill_samples+0x118>)
 8011de4:	693b      	ldr	r3, [r7, #16]
 8011de6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8011dea:	021b      	lsls	r3, r3, #8
 8011dec:	60fb      	str	r3, [r7, #12]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 8011dee:	2300      	movs	r3, #0
 8011df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011df2:	e009      	b.n	8011e08 <audio_out_fill_samples+0x54>
      {
        audio_out_buffer[index + slot] = sample24;
 8011df4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011df8:	4413      	add	r3, r2
 8011dfa:	4935      	ldr	r1, [pc, #212]	@ (8011ed0 <audio_out_fill_samples+0x11c>)
 8011dfc:	68fa      	ldr	r2, [r7, #12]
 8011dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 8011e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e04:	3301      	adds	r3, #1
 8011e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e0a:	2b07      	cmp	r3, #7
 8011e0c:	d9f2      	bls.n	8011df4 <audio_out_fill_samples+0x40>
      }

      audio_out_phase += audio_out_phase_inc;
 8011e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8011ec8 <audio_out_fill_samples+0x114>)
 8011e10:	681a      	ldr	r2, [r3, #0]
 8011e12:	4b30      	ldr	r3, [pc, #192]	@ (8011ed4 <audio_out_fill_samples+0x120>)
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	4413      	add	r3, r2
 8011e18:	4a2b      	ldr	r2, [pc, #172]	@ (8011ec8 <audio_out_fill_samples+0x114>)
 8011e1a:	6013      	str	r3, [r2, #0]
 8011e1c:	e043      	b.n	8011ea6 <audio_out_fill_samples+0xf2>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 8011e1e:	4b2e      	ldr	r3, [pc, #184]	@ (8011ed8 <audio_out_fill_samples+0x124>)
 8011e20:	781b      	ldrb	r3, [r3, #0]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d02f      	beq.n	8011e86 <audio_out_fill_samples+0xd2>
 8011e26:	69fb      	ldr	r3, [r7, #28]
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d02c      	beq.n	8011e86 <audio_out_fill_samples+0xd2>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 8011e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e2e:	00db      	lsls	r3, r3, #3
 8011e30:	61bb      	str	r3, [r7, #24]
      uint32_t loop_slots =
 8011e32:	2306      	movs	r3, #6
 8011e34:	617b      	str	r3, [r7, #20]
          ((uint32_t)AUDIO_IN_ACTIVE_SLOTS < (uint32_t)AUDIO_OUT_DAC_CHANNELS)
              ? (uint32_t)AUDIO_IN_ACTIVE_SLOTS
              : (uint32_t)AUDIO_OUT_DAC_CHANNELS;


      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 8011e36:	2300      	movs	r3, #0
 8011e38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011e3a:	e00f      	b.n	8011e5c <audio_out_fill_samples+0xa8>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 8011e3c:	69ba      	ldr	r2, [r7, #24]
 8011e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e40:	4413      	add	r3, r2
 8011e42:	009b      	lsls	r3, r3, #2
 8011e44:	69fa      	ldr	r2, [r7, #28]
 8011e46:	441a      	add	r2, r3
 8011e48:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8011e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e4c:	440b      	add	r3, r1
 8011e4e:	6812      	ldr	r2, [r2, #0]
 8011e50:	491f      	ldr	r1, [pc, #124]	@ (8011ed0 <audio_out_fill_samples+0x11c>)
 8011e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 8011e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e58:	3301      	adds	r3, #1
 8011e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011e5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011e5e:	697b      	ldr	r3, [r7, #20]
 8011e60:	429a      	cmp	r2, r3
 8011e62:	d3eb      	bcc.n	8011e3c <audio_out_fill_samples+0x88>
      }

      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8011e64:	697b      	ldr	r3, [r7, #20]
 8011e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8011e68:	e009      	b.n	8011e7e <audio_out_fill_samples+0xca>
      {
        audio_out_buffer[index + slot] = 0;
 8011e6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e6e:	4413      	add	r3, r2
 8011e70:	4a17      	ldr	r2, [pc, #92]	@ (8011ed0 <audio_out_fill_samples+0x11c>)
 8011e72:	2100      	movs	r1, #0
 8011e74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8011e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e7a:	3301      	adds	r3, #1
 8011e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8011e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e80:	2b07      	cmp	r3, #7
 8011e82:	d9f2      	bls.n	8011e6a <audio_out_fill_samples+0xb6>
    {
 8011e84:	e00f      	b.n	8011ea6 <audio_out_fill_samples+0xf2>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8011e86:	2300      	movs	r3, #0
 8011e88:	623b      	str	r3, [r7, #32]
 8011e8a:	e009      	b.n	8011ea0 <audio_out_fill_samples+0xec>
      {
        audio_out_buffer[index + slot] = 0;
 8011e8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011e8e:	6a3b      	ldr	r3, [r7, #32]
 8011e90:	4413      	add	r3, r2
 8011e92:	4a0f      	ldr	r2, [pc, #60]	@ (8011ed0 <audio_out_fill_samples+0x11c>)
 8011e94:	2100      	movs	r1, #0
 8011e96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8011e9a:	6a3b      	ldr	r3, [r7, #32]
 8011e9c:	3301      	adds	r3, #1
 8011e9e:	623b      	str	r3, [r7, #32]
 8011ea0:	6a3b      	ldr	r3, [r7, #32]
 8011ea2:	2b07      	cmp	r3, #7
 8011ea4:	d9f2      	bls.n	8011e8c <audio_out_fill_samples+0xd8>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 8011ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ea8:	3308      	adds	r3, #8
 8011eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8011eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011eae:	3301      	adds	r3, #1
 8011eb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8011eb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011eb4:	683b      	ldr	r3, [r7, #0]
 8011eb6:	429a      	cmp	r2, r3
 8011eb8:	d38a      	bcc.n	8011dd0 <audio_out_fill_samples+0x1c>
  }
}
 8011eba:	bf00      	nop
 8011ebc:	bf00      	nop
 8011ebe:	3738      	adds	r7, #56	@ 0x38
 8011ec0:	46bd      	mov	sp, r7
 8011ec2:	bd80      	pop	{r7, pc}
 8011ec4:	24000005 	.word	0x24000005
 8011ec8:	24008990 	.word	0x24008990
 8011ecc:	0801e110 	.word	0x0801e110
 8011ed0:	24004988 	.word	0x24004988
 8011ed4:	24008994 	.word	0x24008994
 8011ed8:	2400899c 	.word	0x2400899c

08011edc <audio_out_copy_ring_block>:

static void audio_out_copy_ring_block(uint32_t frame_offset)
{
 8011edc:	b580      	push	{r7, lr}
 8011ede:	b08a      	sub	sp, #40	@ 0x28
 8011ee0:	af00      	add	r7, sp, #0
 8011ee2:	6078      	str	r0, [r7, #4]
  uint32_t sample_offset = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	00db      	lsls	r3, r3, #3
 8011ee8:	61bb      	str	r3, [r7, #24]
  uint32_t sample_count = AUDIO_OUT_FRAMES_PER_HALF * AUDIO_OUT_WORDS_PER_FRAME;
 8011eea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011eee:	617b      	str	r3, [r7, #20]
  uint32_t total_bytes = sample_count * sizeof(int32_t);
 8011ef0:	697b      	ldr	r3, [r7, #20]
 8011ef2:	009b      	lsls	r3, r3, #2
 8011ef4:	613b      	str	r3, [r7, #16]
  uint32_t remaining = total_bytes;
 8011ef6:	693b      	ldr	r3, [r7, #16]
 8011ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t *dest = (uint8_t *)&audio_out_buffer[sample_offset];
 8011efa:	69bb      	ldr	r3, [r7, #24]
 8011efc:	009b      	lsls	r3, r3, #2
 8011efe:	4a1d      	ldr	r2, [pc, #116]	@ (8011f74 <audio_out_copy_ring_block+0x98>)
 8011f00:	4413      	add	r3, r2
 8011f02:	623b      	str	r3, [r7, #32]
  uint8_t underflow = 0U;
 8011f04:	2300      	movs	r3, #0
 8011f06:	77fb      	strb	r3, [r7, #31]

  while (remaining > 0U)
 8011f08:	e025      	b.n	8011f56 <audio_out_copy_ring_block+0x7a>
  {
    uint8_t *read_ptr = audio_block_ring_get_read_ptr(&sd_audio_block_ring);
 8011f0a:	481b      	ldr	r0, [pc, #108]	@ (8011f78 <audio_out_copy_ring_block+0x9c>)
 8011f0c:	f001 fc31 	bl	8013772 <audio_block_ring_get_read_ptr>
 8011f10:	60f8      	str	r0, [r7, #12]

    if (read_ptr == NULL)
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d107      	bne.n	8011f28 <audio_out_copy_ring_block+0x4c>
    {
      memset(dest, 0, remaining);
 8011f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011f1a:	2100      	movs	r1, #0
 8011f1c:	6a38      	ldr	r0, [r7, #32]
 8011f1e:	f00b f871 	bl	801d004 <memset>
      underflow = 1U;
 8011f22:	2301      	movs	r3, #1
 8011f24:	77fb      	strb	r3, [r7, #31]
      break;
 8011f26:	e019      	b.n	8011f5c <audio_out_copy_ring_block+0x80>
    }

    uint32_t copy_bytes = (remaining < AUDIO_BLOCK_SIZE) ? remaining : AUDIO_BLOCK_SIZE;
 8011f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011f2e:	bf28      	it	cs
 8011f30:	f44f 5380 	movcs.w	r3, #4096	@ 0x1000
 8011f34:	60bb      	str	r3, [r7, #8]
    memcpy(dest, read_ptr, copy_bytes);
 8011f36:	68ba      	ldr	r2, [r7, #8]
 8011f38:	68f9      	ldr	r1, [r7, #12]
 8011f3a:	6a38      	ldr	r0, [r7, #32]
 8011f3c:	f00b f896 	bl	801d06c <memcpy>
    audio_block_ring_consume(&sd_audio_block_ring);
 8011f40:	480d      	ldr	r0, [pc, #52]	@ (8011f78 <audio_out_copy_ring_block+0x9c>)
 8011f42:	f001 fc32 	bl	80137aa <audio_block_ring_consume>
    dest += copy_bytes;
 8011f46:	6a3a      	ldr	r2, [r7, #32]
 8011f48:	68bb      	ldr	r3, [r7, #8]
 8011f4a:	4413      	add	r3, r2
 8011f4c:	623b      	str	r3, [r7, #32]
    remaining -= copy_bytes;
 8011f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011f50:	68bb      	ldr	r3, [r7, #8]
 8011f52:	1ad3      	subs	r3, r2, r3
 8011f54:	627b      	str	r3, [r7, #36]	@ 0x24
  while (remaining > 0U)
 8011f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	d1d6      	bne.n	8011f0a <audio_out_copy_ring_block+0x2e>
  }

  if (underflow != 0U)
 8011f5c:	7ffb      	ldrb	r3, [r7, #31]
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d004      	beq.n	8011f6c <audio_out_copy_ring_block+0x90>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    audio_underflow_count++;
 8011f62:	4b06      	ldr	r3, [pc, #24]	@ (8011f7c <audio_out_copy_ring_block+0xa0>)
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	3301      	adds	r3, #1
 8011f68:	4a04      	ldr	r2, [pc, #16]	@ (8011f7c <audio_out_copy_ring_block+0xa0>)
 8011f6a:	6013      	str	r3, [r2, #0]
#endif
  }
}
 8011f6c:	bf00      	nop
 8011f6e:	3728      	adds	r7, #40	@ 0x28
 8011f70:	46bd      	mov	sp, r7
 8011f72:	bd80      	pop	{r7, pc}
 8011f74:	24004988 	.word	0x24004988
 8011f78:	24008cbc 	.word	0x24008cbc
 8011f7c:	240089d8 	.word	0x240089d8

08011f80 <AudioOut_Init>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 8011f80:	b580      	push	{r7, lr}
 8011f82:	b082      	sub	sp, #8
 8011f84:	af00      	add	r7, sp, #0
 8011f86:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 8011f88:	4a10      	ldr	r2, [pc, #64]	@ (8011fcc <AudioOut_Init+0x4c>)
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 8011f8e:	4b10      	ldr	r3, [pc, #64]	@ (8011fd0 <AudioOut_Init+0x50>)
 8011f90:	2200      	movs	r2, #0
 8011f92:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 8011f94:	4b0f      	ldr	r3, [pc, #60]	@ (8011fd4 <AudioOut_Init+0x54>)
 8011f96:	f648 0288 	movw	r2, #34952	@ 0x8888
 8011f9a:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 8011f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8011fd8 <AudioOut_Init+0x58>)
 8011f9e:	2200      	movs	r2, #0
 8011fa0:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 8011fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8011fdc <AudioOut_Init+0x5c>)
 8011fa4:	2200      	movs	r2, #0
 8011fa6:	601a      	str	r2, [r3, #0]
  audio_dma_half_ready = 0U;
 8011fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8011fe0 <AudioOut_Init+0x60>)
 8011faa:	2200      	movs	r2, #0
 8011fac:	701a      	strb	r2, [r3, #0]
  audio_dma_full_ready = 0U;
 8011fae:	4b0d      	ldr	r3, [pc, #52]	@ (8011fe4 <AudioOut_Init+0x64>)
 8011fb0:	2200      	movs	r2, #0
 8011fb2:	701a      	strb	r2, [r3, #0]
#if BRICK6_ENABLE_DIAGNOSTICS
  audio_underflow_count = 0U;
 8011fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8011fe8 <AudioOut_Init+0x68>)
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	601a      	str	r2, [r3, #0]
#endif

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 8011fba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8011fbe:	2000      	movs	r0, #0
 8011fc0:	f7ff fef8 	bl	8011db4 <audio_out_fill_samples>
}
 8011fc4:	bf00      	nop
 8011fc6:	3708      	adds	r7, #8
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	bd80      	pop	{r7, pc}
 8011fcc:	24008998 	.word	0x24008998
 8011fd0:	24008990 	.word	0x24008990
 8011fd4:	24008994 	.word	0x24008994
 8011fd8:	24008988 	.word	0x24008988
 8011fdc:	2400898c 	.word	0x2400898c
 8011fe0:	2400899d 	.word	0x2400899d
 8011fe4:	2400899e 	.word	0x2400899e
 8011fe8:	240089d8 	.word	0x240089d8

08011fec <AudioOut_Start>:

void AudioOut_Start(void)
{
 8011fec:	b580      	push	{r7, lr}
 8011fee:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 8011ff0:	4b07      	ldr	r3, [pc, #28]	@ (8012010 <AudioOut_Start+0x24>)
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d008      	beq.n	801200a <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 8011ff8:	4b05      	ldr	r3, [pc, #20]	@ (8012010 <AudioOut_Start+0x24>)
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8012000:	4904      	ldr	r1, [pc, #16]	@ (8012014 <AudioOut_Start+0x28>)
 8012002:	4618      	mov	r0, r3
 8012004:	f7fa f9c6 	bl	800c394 <HAL_SAI_Transmit_DMA>
 8012008:	e000      	b.n	801200c <AudioOut_Start+0x20>
    return;
 801200a:	bf00      	nop
}
 801200c:	bd80      	pop	{r7, pc}
 801200e:	bf00      	nop
 8012010:	24008998 	.word	0x24008998
 8012014:	24004988 	.word	0x24004988

08012018 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 8012018:	b480      	push	{r7}
 801201a:	af00      	add	r7, sp, #0
  audio_dma_half_ready = 1U;
 801201c:	4b06      	ldr	r3, [pc, #24]	@ (8012038 <AudioOut_ProcessHalf+0x20>)
 801201e:	2201      	movs	r2, #1
 8012020:	701a      	strb	r2, [r3, #0]
  audio_out_half_events++;
 8012022:	4b06      	ldr	r3, [pc, #24]	@ (801203c <AudioOut_ProcessHalf+0x24>)
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	3301      	adds	r3, #1
 8012028:	4a04      	ldr	r2, [pc, #16]	@ (801203c <AudioOut_ProcessHalf+0x24>)
 801202a:	6013      	str	r3, [r2, #0]
}
 801202c:	bf00      	nop
 801202e:	46bd      	mov	sp, r7
 8012030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012034:	4770      	bx	lr
 8012036:	bf00      	nop
 8012038:	2400899d 	.word	0x2400899d
 801203c:	24008988 	.word	0x24008988

08012040 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 8012040:	b480      	push	{r7}
 8012042:	af00      	add	r7, sp, #0
  audio_dma_full_ready = 1U;
 8012044:	4b06      	ldr	r3, [pc, #24]	@ (8012060 <AudioOut_ProcessFull+0x20>)
 8012046:	2201      	movs	r2, #1
 8012048:	701a      	strb	r2, [r3, #0]
  audio_out_full_events++;
 801204a:	4b06      	ldr	r3, [pc, #24]	@ (8012064 <AudioOut_ProcessFull+0x24>)
 801204c:	681b      	ldr	r3, [r3, #0]
 801204e:	3301      	adds	r3, #1
 8012050:	4a04      	ldr	r2, [pc, #16]	@ (8012064 <AudioOut_ProcessFull+0x24>)
 8012052:	6013      	str	r3, [r2, #0]
}
 8012054:	bf00      	nop
 8012056:	46bd      	mov	sp, r7
 8012058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801205c:	4770      	bx	lr
 801205e:	bf00      	nop
 8012060:	2400899e 	.word	0x2400899e
 8012064:	2400898c 	.word	0x2400898c

08012068 <HAL_SAI_TxHalfCpltCallback>:

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8012068:	b580      	push	{r7, lr}
 801206a:	b082      	sub	sp, #8
 801206c:	af00      	add	r7, sp, #0
 801206e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	4a06      	ldr	r2, [pc, #24]	@ (8012090 <HAL_SAI_TxHalfCpltCallback+0x28>)
 8012076:	4293      	cmp	r3, r2
 8012078:	d106      	bne.n	8012088 <HAL_SAI_TxHalfCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_tx_half_count++;
 801207a:	4b06      	ldr	r3, [pc, #24]	@ (8012094 <HAL_SAI_TxHalfCpltCallback+0x2c>)
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	3301      	adds	r3, #1
 8012080:	4a04      	ldr	r2, [pc, #16]	@ (8012094 <HAL_SAI_TxHalfCpltCallback+0x2c>)
 8012082:	6013      	str	r3, [r2, #0]
#endif
    AudioOut_ProcessHalf();
 8012084:	f7ff ffc8 	bl	8012018 <AudioOut_ProcessHalf>
  }
}
 8012088:	bf00      	nop
 801208a:	3708      	adds	r7, #8
 801208c:	46bd      	mov	sp, r7
 801208e:	bd80      	pop	{r7, pc}
 8012090:	40015804 	.word	0x40015804
 8012094:	240089a0 	.word	0x240089a0

08012098 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8012098:	b580      	push	{r7, lr}
 801209a:	b082      	sub	sp, #8
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	4a06      	ldr	r2, [pc, #24]	@ (80120c0 <HAL_SAI_TxCpltCallback+0x28>)
 80120a6:	4293      	cmp	r3, r2
 80120a8:	d106      	bne.n	80120b8 <HAL_SAI_TxCpltCallback+0x20>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_audio_tx_full_count++;
 80120aa:	4b06      	ldr	r3, [pc, #24]	@ (80120c4 <HAL_SAI_TxCpltCallback+0x2c>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	3301      	adds	r3, #1
 80120b0:	4a04      	ldr	r2, [pc, #16]	@ (80120c4 <HAL_SAI_TxCpltCallback+0x2c>)
 80120b2:	6013      	str	r3, [r2, #0]
#endif
    AudioOut_ProcessFull();
 80120b4:	f7ff ffc4 	bl	8012040 <AudioOut_ProcessFull>
  }
}
 80120b8:	bf00      	nop
 80120ba:	3708      	adds	r7, #8
 80120bc:	46bd      	mov	sp, r7
 80120be:	bd80      	pop	{r7, pc}
 80120c0:	40015804 	.word	0x40015804
 80120c4:	240089a4 	.word	0x240089a4

080120c8 <audio_tasklet_poll>:

void audio_tasklet_poll(void)
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	af00      	add	r7, sp, #0
  if (audio_dma_half_ready != 0U)
 80120cc:	4b10      	ldr	r3, [pc, #64]	@ (8012110 <audio_tasklet_poll+0x48>)
 80120ce:	781b      	ldrb	r3, [r3, #0]
 80120d0:	b2db      	uxtb	r3, r3
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d009      	beq.n	80120ea <audio_tasklet_poll+0x22>
  {
    audio_dma_half_ready = 0U;
 80120d6:	4b0e      	ldr	r3, [pc, #56]	@ (8012110 <audio_tasklet_poll+0x48>)
 80120d8:	2200      	movs	r2, #0
 80120da:	701a      	strb	r2, [r3, #0]
    /* TODO: STM32H7 DCache/MPU enabled -> add cache maintenance for audio_out_buffer. */
    audio_out_copy_ring_block(0U);
 80120dc:	2000      	movs	r0, #0
 80120de:	f7ff fefd 	bl	8011edc <audio_out_copy_ring_block>
    engine_tasklet_notify_frames(AUDIO_OUT_FRAMES_PER_HALF);
 80120e2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80120e6:	f000 fd87 	bl	8012bf8 <engine_tasklet_notify_frames>
  }

  if (audio_dma_full_ready != 0U)
 80120ea:	4b0a      	ldr	r3, [pc, #40]	@ (8012114 <audio_tasklet_poll+0x4c>)
 80120ec:	781b      	ldrb	r3, [r3, #0]
 80120ee:	b2db      	uxtb	r3, r3
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d00a      	beq.n	801210a <audio_tasklet_poll+0x42>
  {
    audio_dma_full_ready = 0U;
 80120f4:	4b07      	ldr	r3, [pc, #28]	@ (8012114 <audio_tasklet_poll+0x4c>)
 80120f6:	2200      	movs	r2, #0
 80120f8:	701a      	strb	r2, [r3, #0]
    /* TODO: STM32H7 DCache/MPU enabled -> add cache maintenance for audio_out_buffer. */
    audio_out_copy_ring_block(AUDIO_OUT_FRAMES_PER_HALF);
 80120fa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80120fe:	f7ff feed 	bl	8011edc <audio_out_copy_ring_block>
    engine_tasklet_notify_frames(AUDIO_OUT_FRAMES_PER_HALF);
 8012102:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8012106:	f000 fd77 	bl	8012bf8 <engine_tasklet_notify_frames>
  }
}
 801210a:	bf00      	nop
 801210c:	bd80      	pop	{r7, pc}
 801210e:	bf00      	nop
 8012110:	2400899d 	.word	0x2400899d
 8012114:	2400899e 	.word	0x2400899e

08012118 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 8012118:	b480      	push	{r7}
 801211a:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 801211c:	4b03      	ldr	r3, [pc, #12]	@ (801212c <AudioOut_GetHalfEvents+0x14>)
 801211e:	681b      	ldr	r3, [r3, #0]
}
 8012120:	4618      	mov	r0, r3
 8012122:	46bd      	mov	sp, r7
 8012124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012128:	4770      	bx	lr
 801212a:	bf00      	nop
 801212c:	24008988 	.word	0x24008988

08012130 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 8012130:	b480      	push	{r7}
 8012132:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 8012134:	4b03      	ldr	r3, [pc, #12]	@ (8012144 <AudioOut_GetFullEvents+0x14>)
 8012136:	681b      	ldr	r3, [r3, #0]
}
 8012138:	4618      	mov	r0, r3
 801213a:	46bd      	mov	sp, r7
 801213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012140:	4770      	bx	lr
 8012142:	bf00      	nop
 8012144:	2400898c 	.word	0x2400898c

08012148 <brick6_app_init>:
#include "tusb.h"
#include "tinyusb_app.h"
#include "usb_host.h"

void brick6_app_init(void)
{
 8012148:	b598      	push	{r3, r4, r7, lr}
 801214a:	af00      	add	r7, sp, #0
  diagnostics_log("FMC init OK\r\n");
 801214c:	481e      	ldr	r0, [pc, #120]	@ (80121c8 <brick6_app_init+0x80>)
 801214e:	f000 f895 	bl	801227c <diagnostics_log>
  diagnostics_log("Starting SDRAM init...\r\n");
 8012152:	481e      	ldr	r0, [pc, #120]	@ (80121cc <brick6_app_init+0x84>)
 8012154:	f000 f892 	bl	801227c <diagnostics_log>
  SDRAM_Init();
 8012158:	f002 fa1c 	bl	8014594 <SDRAM_Init>
  diagnostics_log("SDRAM init done\r\n");
 801215c:	481c      	ldr	r0, [pc, #112]	@ (80121d0 <brick6_app_init+0x88>)
 801215e:	f000 f88d 	bl	801227c <diagnostics_log>
  diagnostics_log("Starting SDRAM test...\r\n");
 8012162:	481c      	ldr	r0, [pc, #112]	@ (80121d4 <brick6_app_init+0x8c>)
 8012164:	f000 f88a 	bl	801227c <diagnostics_log>
  SDRAM_Test();
 8012168:	f002 fa42 	bl	80145f0 <SDRAM_Test>
  diagnostics_sdram_alloc_test();
 801216c:	f000 f8c8 	bl	8012300 <diagnostics_sdram_alloc_test>

  diagnostics_on_sd_stream_init(sd_stream_init(&hsd1));
 8012170:	4819      	ldr	r0, [pc, #100]	@ (80121d8 <brick6_app_init+0x90>)
 8012172:	f001 fcd7 	bl	8013b24 <sd_stream_init>
 8012176:	4603      	mov	r3, r0
 8012178:	4618      	mov	r0, r3
 801217a:	f000 fa61 	bl	8012640 <diagnostics_on_sd_stream_init>
  tusb_init();
 801217e:	2100      	movs	r1, #0
 8012180:	2000      	movs	r0, #0
 8012182:	f00a fb27 	bl	801c7d4 <tusb_rhport_init>
  tinyusb_app_init();
 8012186:	f002 fd85 	bl	8014c94 <tinyusb_app_init>
  MX_USB_HOST_Init();
 801218a:	f7ef ff85 	bl	8002098 <MX_USB_HOST_Init>
  /* Init audio */
  AudioOut_Init(&hsai_BlockA1);
 801218e:	4813      	ldr	r0, [pc, #76]	@ (80121dc <brick6_app_init+0x94>)
 8012190:	f7ff fef6 	bl	8011f80 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 8012194:	4812      	ldr	r0, [pc, #72]	@ (80121e0 <brick6_app_init+0x98>)
 8012196:	f7ff fd25 	bl	8011be4 <AudioIn_Init>

  engine_tasklet_init(AUDIO_OUT_SAMPLE_RATE);
 801219a:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 801219e:	f000 fd05 	bl	8012bac <engine_tasklet_init>

  AudioOut_Start();
 80121a2:	f7ff ff23 	bl	8011fec <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 80121a6:	f7ff fd87 	bl	8011cb8 <AudioIn_GetBuffer>
 80121aa:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 80121ac:	f7ff fdb0 	bl	8011d10 <AudioIn_GetBufferSamples>
 80121b0:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 80121b2:	b29b      	uxth	r3, r3
 80121b4:	461a      	mov	r2, r3
 80121b6:	4621      	mov	r1, r4
 80121b8:	4809      	ldr	r0, [pc, #36]	@ (80121e0 <brick6_app_init+0x98>)
 80121ba:	f7fa f9a1 	bl	800c500 <HAL_SAI_Receive_DMA>

  HAL_Delay(200);
 80121be:	20c8      	movs	r0, #200	@ 0xc8
 80121c0:	f7f0 fb86 	bl	80028d0 <HAL_Delay>

  /* Init MIDI */
  //midi_init();
}
 80121c4:	bf00      	nop
 80121c6:	bd98      	pop	{r3, r4, r7, pc}
 80121c8:	0801dad8 	.word	0x0801dad8
 80121cc:	0801dae8 	.word	0x0801dae8
 80121d0:	0801db04 	.word	0x0801db04
 80121d4:	0801db18 	.word	0x0801db18
 80121d8:	2400cd24 	.word	0x2400cd24
 80121dc:	24008a98 	.word	0x24008a98
 80121e0:	24008b30 	.word	0x24008b30

080121e4 <sdram_swap16>:
 *
 * Do NOT use direct 32-bit pointers on SDRAM without the swap.
 * ========================================================= */

static inline uint32_t sdram_swap16(uint32_t value)
{
 80121e4:	b480      	push	{r7}
 80121e6:	b083      	sub	sp, #12
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 80121f2:	4618      	mov	r0, r3
 80121f4:	370c      	adds	r7, #12
 80121f6:	46bd      	mov	sp, r7
 80121f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121fc:	4770      	bx	lr

080121fe <sdram_write32>:

static inline void sdram_write32(uint32_t index, uint32_t value)
{
 80121fe:	b590      	push	{r4, r7, lr}
 8012200:	b085      	sub	sp, #20
 8012202:	af00      	add	r7, sp, #0
 8012204:	6078      	str	r0, [r7, #4]
 8012206:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8012208:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 801220c:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	009b      	lsls	r3, r3, #2
 8012212:	68fa      	ldr	r2, [r7, #12]
 8012214:	18d4      	adds	r4, r2, r3
 8012216:	6838      	ldr	r0, [r7, #0]
 8012218:	f7ff ffe4 	bl	80121e4 <sdram_swap16>
 801221c:	4603      	mov	r3, r0
 801221e:	6023      	str	r3, [r4, #0]
}
 8012220:	bf00      	nop
 8012222:	3714      	adds	r7, #20
 8012224:	46bd      	mov	sp, r7
 8012226:	bd90      	pop	{r4, r7, pc}

08012228 <sdram_read32>:

static inline uint32_t sdram_read32(uint32_t index)
{
 8012228:	b580      	push	{r7, lr}
 801222a:	b084      	sub	sp, #16
 801222c:	af00      	add	r7, sp, #0
 801222e:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8012230:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8012234:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	009b      	lsls	r3, r3, #2
 801223a:	68fa      	ldr	r2, [r7, #12]
 801223c:	4413      	add	r3, r2
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 8012242:	68b8      	ldr	r0, [r7, #8]
 8012244:	f7ff ffce 	bl	80121e4 <sdram_swap16>
 8012248:	4603      	mov	r3, r0
}
 801224a:	4618      	mov	r0, r3
 801224c:	3710      	adds	r7, #16
 801224e:	46bd      	mov	sp, r7
 8012250:	bd80      	pop	{r7, pc}
	...

08012254 <uart_log>:
static uint32_t sd_last_buf1_count = 0U;
static uint8_t sd_test_sector0_done = 0U;
static uint8_t sd_test_known_done = 0U;

static void uart_log(const char *message)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b082      	sub	sp, #8
 8012258:	af00      	add	r7, sp, #0
 801225a:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 801225c:	6878      	ldr	r0, [r7, #4]
 801225e:	f7ee f849 	bl	80002f4 <strlen>
 8012262:	4603      	mov	r3, r0
 8012264:	b29a      	uxth	r2, r3
 8012266:	230a      	movs	r3, #10
 8012268:	6879      	ldr	r1, [r7, #4]
 801226a:	4803      	ldr	r0, [pc, #12]	@ (8012278 <uart_log+0x24>)
 801226c:	f7fc fa31 	bl	800e6d2 <HAL_UART_Transmit>
}
 8012270:	bf00      	nop
 8012272:	3708      	adds	r7, #8
 8012274:	46bd      	mov	sp, r7
 8012276:	bd80      	pop	{r7, pc}
 8012278:	24014e40 	.word	0x24014e40

0801227c <diagnostics_log>:

void diagnostics_log(const char *message)
{
 801227c:	b580      	push	{r7, lr}
 801227e:	b082      	sub	sp, #8
 8012280:	af00      	add	r7, sp, #0
 8012282:	6078      	str	r0, [r7, #4]
  uart_log(message);
 8012284:	6878      	ldr	r0, [r7, #4]
 8012286:	f7ff ffe5 	bl	8012254 <uart_log>
}
 801228a:	bf00      	nop
 801228c:	3708      	adds	r7, #8
 801228e:	46bd      	mov	sp, r7
 8012290:	bd80      	pop	{r7, pc}

08012292 <diagnostics_logf>:

void diagnostics_logf(const char *fmt, ...)
{
 8012292:	b40f      	push	{r0, r1, r2, r3}
 8012294:	b580      	push	{r7, lr}
 8012296:	b0c2      	sub	sp, #264	@ 0x108
 8012298:	af00      	add	r7, sp, #0
  char buffer[256];
  va_list args;

  va_start(args, fmt);
 801229a:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 801229e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80122a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80122a6:	601a      	str	r2, [r3, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 80122a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80122ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80122b0:	f107 0008 	add.w	r0, r7, #8
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80122ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80122be:	f00a fe93 	bl	801cfe8 <vsniprintf>
  va_end(args);

  uart_log(buffer);
 80122c2:	f107 0308 	add.w	r3, r7, #8
 80122c6:	4618      	mov	r0, r3
 80122c8:	f7ff ffc4 	bl	8012254 <uart_log>
}
 80122cc:	bf00      	nop
 80122ce:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80122d2:	46bd      	mov	sp, r7
 80122d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80122d8:	b004      	add	sp, #16
 80122da:	4770      	bx	lr

080122dc <SDRAM_Alloc_Test_Stop>:

#define LOG(msg) diagnostics_log(msg)
#define LOGF(fmt, ...) diagnostics_logf(fmt, __VA_ARGS__)

static void SDRAM_Alloc_Test_Stop(uint32_t index, uint32_t got, uint32_t expected)
{
 80122dc:	b580      	push	{r7, lr}
 80122de:	b084      	sub	sp, #16
 80122e0:	af00      	add	r7, sp, #0
 80122e2:	60f8      	str	r0, [r7, #12]
 80122e4:	60b9      	str	r1, [r7, #8]
 80122e6:	607a      	str	r2, [r7, #4]
  LOGF("SDRAM alloc test FAILED idx=%lu got=0x%08lX expected=0x%08lX\r\n",
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	68ba      	ldr	r2, [r7, #8]
 80122ec:	68f9      	ldr	r1, [r7, #12]
 80122ee:	4803      	ldr	r0, [pc, #12]	@ (80122fc <SDRAM_Alloc_Test_Stop+0x20>)
 80122f0:	f7ff ffcf 	bl	8012292 <diagnostics_logf>
       (unsigned long)index,
       (unsigned long)got,
       (unsigned long)expected);
  while (1)
  {
    HAL_Delay(100);
 80122f4:	2064      	movs	r0, #100	@ 0x64
 80122f6:	f7f0 faeb 	bl	80028d0 <HAL_Delay>
 80122fa:	e7fb      	b.n	80122f4 <SDRAM_Alloc_Test_Stop+0x18>
 80122fc:	0801db34 	.word	0x0801db34

08012300 <diagnostics_sdram_alloc_test>:
  }
}

void diagnostics_sdram_alloc_test(void)
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b090      	sub	sp, #64	@ 0x40
 8012304:	af00      	add	r7, sp, #0
  const uint32_t block1_size = 1024U * 1024U;
 8012306:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801230a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint32_t block2_size = 512U * 1024U;
 801230c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8012310:	62bb      	str	r3, [r7, #40]	@ 0x28

  SDRAM_Alloc_Reset();
 8012312:	f002 faa1 	bl	8014858 <SDRAM_Alloc_Reset>

  uint16_t *block16 = (uint16_t *)SDRAM_Alloc(block1_size, 2U);
 8012316:	2102      	movs	r1, #2
 8012318:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801231a:	f002 fac3 	bl	80148a4 <SDRAM_Alloc>
 801231e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t *block32 = (uint32_t *)SDRAM_Alloc(block2_size, 4U);
 8012320:	2104      	movs	r1, #4
 8012322:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012324:	f002 fabe 	bl	80148a4 <SDRAM_Alloc>
 8012328:	6238      	str	r0, [r7, #32]

  LOGF("SDRAM alloc block1=%p size=%lu\r\n", (void *)block16, (unsigned long)block1_size);
 801232a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801232c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801232e:	4849      	ldr	r0, [pc, #292]	@ (8012454 <diagnostics_sdram_alloc_test+0x154>)
 8012330:	f7ff ffaf 	bl	8012292 <diagnostics_logf>
  LOGF("SDRAM alloc block2=%p size=%lu\r\n", (void *)block32, (unsigned long)block2_size);
 8012334:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012336:	6a39      	ldr	r1, [r7, #32]
 8012338:	4847      	ldr	r0, [pc, #284]	@ (8012458 <diagnostics_sdram_alloc_test+0x158>)
 801233a:	f7ff ffaa 	bl	8012292 <diagnostics_logf>

  if ((block16 == NULL) || (block32 == NULL))
 801233e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012340:	2b00      	cmp	r3, #0
 8012342:	d002      	beq.n	801234a <diagnostics_sdram_alloc_test+0x4a>
 8012344:	6a3b      	ldr	r3, [r7, #32]
 8012346:	2b00      	cmp	r3, #0
 8012348:	d106      	bne.n	8012358 <diagnostics_sdram_alloc_test+0x58>
  {
    LOG("SDRAM alloc test FAILED: out of memory\r\n");
 801234a:	4844      	ldr	r0, [pc, #272]	@ (801245c <diagnostics_sdram_alloc_test+0x15c>)
 801234c:	f7ff ff96 	bl	801227c <diagnostics_log>
    while (1)
    {
      HAL_Delay(100);
 8012350:	2064      	movs	r0, #100	@ 0x64
 8012352:	f7f0 fabd 	bl	80028d0 <HAL_Delay>
 8012356:	e7fb      	b.n	8012350 <diagnostics_sdram_alloc_test+0x50>
    }
  }

  /* 16-bit pattern test (safe on x16 bus). */
  uint32_t count16 = block1_size / sizeof(uint16_t);
 8012358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801235a:	085b      	lsrs	r3, r3, #1
 801235c:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < count16; i++)
 801235e:	2300      	movs	r3, #0
 8012360:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012362:	e00c      	b.n	801237e <diagnostics_sdram_alloc_test+0x7e>
  {
    block16[i] = (uint16_t)(0xA500U ^ (uint16_t)i);
 8012364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012366:	b299      	uxth	r1, r3
 8012368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801236a:	005b      	lsls	r3, r3, #1
 801236c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801236e:	441a      	add	r2, r3
 8012370:	4b3b      	ldr	r3, [pc, #236]	@ (8012460 <diagnostics_sdram_alloc_test+0x160>)
 8012372:	404b      	eors	r3, r1
 8012374:	b29b      	uxth	r3, r3
 8012376:	8013      	strh	r3, [r2, #0]
  for (uint32_t i = 0; i < count16; i++)
 8012378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801237a:	3301      	adds	r3, #1
 801237c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801237e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012380:	69fb      	ldr	r3, [r7, #28]
 8012382:	429a      	cmp	r2, r3
 8012384:	d3ee      	bcc.n	8012364 <diagnostics_sdram_alloc_test+0x64>
  }

  for (uint32_t i = 0; i < count16; i++)
 8012386:	2300      	movs	r3, #0
 8012388:	63bb      	str	r3, [r7, #56]	@ 0x38
 801238a:	e01a      	b.n	80123c2 <diagnostics_sdram_alloc_test+0xc2>
  {
    uint16_t expected = (uint16_t)(0xA500U ^ (uint16_t)i);
 801238c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801238e:	b29a      	uxth	r2, r3
 8012390:	4b33      	ldr	r3, [pc, #204]	@ (8012460 <diagnostics_sdram_alloc_test+0x160>)
 8012392:	4053      	eors	r3, r2
 8012394:	80fb      	strh	r3, [r7, #6]
    if (block16[i] != expected)
 8012396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012398:	005b      	lsls	r3, r3, #1
 801239a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801239c:	4413      	add	r3, r2
 801239e:	881b      	ldrh	r3, [r3, #0]
 80123a0:	88fa      	ldrh	r2, [r7, #6]
 80123a2:	429a      	cmp	r2, r3
 80123a4:	d00a      	beq.n	80123bc <diagnostics_sdram_alloc_test+0xbc>
    {
      SDRAM_Alloc_Test_Stop(i, block16[i], expected);
 80123a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123a8:	005b      	lsls	r3, r3, #1
 80123aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80123ac:	4413      	add	r3, r2
 80123ae:	881b      	ldrh	r3, [r3, #0]
 80123b0:	4619      	mov	r1, r3
 80123b2:	88fb      	ldrh	r3, [r7, #6]
 80123b4:	461a      	mov	r2, r3
 80123b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80123b8:	f7ff ff90 	bl	80122dc <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count16; i++)
 80123bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123be:	3301      	adds	r3, #1
 80123c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80123c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80123c4:	69fb      	ldr	r3, [r7, #28]
 80123c6:	429a      	cmp	r2, r3
 80123c8:	d3e0      	bcc.n	801238c <diagnostics_sdram_alloc_test+0x8c>
    }
  }

  /* 32-bit pattern test using swap-safe helpers. */
  uint32_t count32 = block2_size / sizeof(uint32_t);
 80123ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123cc:	089b      	lsrs	r3, r3, #2
 80123ce:	61bb      	str	r3, [r7, #24]
  uint32_t base_index = ((uint32_t)(uintptr_t)block32 - SDRAM_BANK_ADDR) / sizeof(uint32_t);
 80123d0:	6a3b      	ldr	r3, [r7, #32]
 80123d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80123d6:	089b      	lsrs	r3, r3, #2
 80123d8:	617b      	str	r3, [r7, #20]

  for (uint32_t i = 0; i < count32; i++)
 80123da:	2300      	movs	r3, #0
 80123dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80123de:	e00e      	b.n	80123fe <diagnostics_sdram_alloc_test+0xfe>
  {
    uint32_t value = 0x5A5A0000U | (i & 0xFFFFU);
 80123e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123e2:	b29a      	uxth	r2, r3
 80123e4:	4b1f      	ldr	r3, [pc, #124]	@ (8012464 <diagnostics_sdram_alloc_test+0x164>)
 80123e6:	4313      	orrs	r3, r2
 80123e8:	60bb      	str	r3, [r7, #8]
    sdram_write32(base_index + i, value);
 80123ea:	697a      	ldr	r2, [r7, #20]
 80123ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123ee:	4413      	add	r3, r2
 80123f0:	68b9      	ldr	r1, [r7, #8]
 80123f2:	4618      	mov	r0, r3
 80123f4:	f7ff ff03 	bl	80121fe <sdram_write32>
  for (uint32_t i = 0; i < count32; i++)
 80123f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123fa:	3301      	adds	r3, #1
 80123fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80123fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012400:	69bb      	ldr	r3, [r7, #24]
 8012402:	429a      	cmp	r2, r3
 8012404:	d3ec      	bcc.n	80123e0 <diagnostics_sdram_alloc_test+0xe0>
  }

  for (uint32_t i = 0; i < count32; i++)
 8012406:	2300      	movs	r3, #0
 8012408:	633b      	str	r3, [r7, #48]	@ 0x30
 801240a:	e017      	b.n	801243c <diagnostics_sdram_alloc_test+0x13c>
  {
    uint32_t expected = 0x5A5A0000U | (i & 0xFFFFU);
 801240c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801240e:	b29a      	uxth	r2, r3
 8012410:	4b14      	ldr	r3, [pc, #80]	@ (8012464 <diagnostics_sdram_alloc_test+0x164>)
 8012412:	4313      	orrs	r3, r2
 8012414:	613b      	str	r3, [r7, #16]
    uint32_t read_value = sdram_read32(base_index + i);
 8012416:	697a      	ldr	r2, [r7, #20]
 8012418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801241a:	4413      	add	r3, r2
 801241c:	4618      	mov	r0, r3
 801241e:	f7ff ff03 	bl	8012228 <sdram_read32>
 8012422:	60f8      	str	r0, [r7, #12]
    if (read_value != expected)
 8012424:	68fa      	ldr	r2, [r7, #12]
 8012426:	693b      	ldr	r3, [r7, #16]
 8012428:	429a      	cmp	r2, r3
 801242a:	d004      	beq.n	8012436 <diagnostics_sdram_alloc_test+0x136>
    {
      SDRAM_Alloc_Test_Stop(i, read_value, expected);
 801242c:	693a      	ldr	r2, [r7, #16]
 801242e:	68f9      	ldr	r1, [r7, #12]
 8012430:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012432:	f7ff ff53 	bl	80122dc <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count32; i++)
 8012436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012438:	3301      	adds	r3, #1
 801243a:	633b      	str	r3, [r7, #48]	@ 0x30
 801243c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801243e:	69bb      	ldr	r3, [r7, #24]
 8012440:	429a      	cmp	r2, r3
 8012442:	d3e3      	bcc.n	801240c <diagnostics_sdram_alloc_test+0x10c>
    }
  }

  LOG("SDRAM alloc test OK\r\n");
 8012444:	4808      	ldr	r0, [pc, #32]	@ (8012468 <diagnostics_sdram_alloc_test+0x168>)
 8012446:	f7ff ff19 	bl	801227c <diagnostics_log>
}
 801244a:	bf00      	nop
 801244c:	3740      	adds	r7, #64	@ 0x40
 801244e:	46bd      	mov	sp, r7
 8012450:	bd80      	pop	{r7, pc}
 8012452:	bf00      	nop
 8012454:	0801db74 	.word	0x0801db74
 8012458:	0801db98 	.word	0x0801db98
 801245c:	0801dbbc 	.word	0x0801dbbc
 8012460:	ffffa500 	.word	0xffffa500
 8012464:	5a5a0000 	.word	0x5a5a0000
 8012468:	0801dbe8 	.word	0x0801dbe8

0801246c <SD_MemoryRegion>:

static const char *SD_MemoryRegion(const void *address)
{
 801246c:	b480      	push	{r7}
 801246e:	b085      	sub	sp, #20
 8012470:	af00      	add	r7, sp, #0
 8012472:	6078      	str	r0, [r7, #4]
  uintptr_t addr = (uintptr_t)address;
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	60fb      	str	r3, [r7, #12]
  if (addr >= 0x20000000U && addr < 0x20020000U)
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801247e:	d305      	bcc.n	801248c <SD_MemoryRegion+0x20>
 8012480:	68fb      	ldr	r3, [r7, #12]
 8012482:	4a1a      	ldr	r2, [pc, #104]	@ (80124ec <SD_MemoryRegion+0x80>)
 8012484:	4293      	cmp	r3, r2
 8012486:	d801      	bhi.n	801248c <SD_MemoryRegion+0x20>
  {
    return "DTCM";
 8012488:	4b19      	ldr	r3, [pc, #100]	@ (80124f0 <SD_MemoryRegion+0x84>)
 801248a:	e028      	b.n	80124de <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x24000000U && addr < 0x24080000U)
 801248c:	68fb      	ldr	r3, [r7, #12]
 801248e:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 8012492:	d305      	bcc.n	80124a0 <SD_MemoryRegion+0x34>
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	4a17      	ldr	r2, [pc, #92]	@ (80124f4 <SD_MemoryRegion+0x88>)
 8012498:	4293      	cmp	r3, r2
 801249a:	d801      	bhi.n	80124a0 <SD_MemoryRegion+0x34>
  {
    return "AXI SRAM";
 801249c:	4b16      	ldr	r3, [pc, #88]	@ (80124f8 <SD_MemoryRegion+0x8c>)
 801249e:	e01e      	b.n	80124de <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x30000000U && addr < 0x30048000U)
 80124a0:	68fb      	ldr	r3, [r7, #12]
 80124a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80124a6:	d305      	bcc.n	80124b4 <SD_MemoryRegion+0x48>
 80124a8:	68fb      	ldr	r3, [r7, #12]
 80124aa:	4a14      	ldr	r2, [pc, #80]	@ (80124fc <SD_MemoryRegion+0x90>)
 80124ac:	4293      	cmp	r3, r2
 80124ae:	d201      	bcs.n	80124b4 <SD_MemoryRegion+0x48>
  {
    return "D2 SRAM";
 80124b0:	4b13      	ldr	r3, [pc, #76]	@ (8012500 <SD_MemoryRegion+0x94>)
 80124b2:	e014      	b.n	80124de <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x38000000U && addr < 0x38010000U)
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	f1b3 5f60 	cmp.w	r3, #939524096	@ 0x38000000
 80124ba:	d305      	bcc.n	80124c8 <SD_MemoryRegion+0x5c>
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	4a11      	ldr	r2, [pc, #68]	@ (8012504 <SD_MemoryRegion+0x98>)
 80124c0:	4293      	cmp	r3, r2
 80124c2:	d801      	bhi.n	80124c8 <SD_MemoryRegion+0x5c>
  {
    return "D3 SRAM";
 80124c4:	4b10      	ldr	r3, [pc, #64]	@ (8012508 <SD_MemoryRegion+0x9c>)
 80124c6:	e00a      	b.n	80124de <SD_MemoryRegion+0x72>
  }
  if (addr >= 0xC0000000U && addr < 0xD0000000U)
 80124c8:	68fb      	ldr	r3, [r7, #12]
 80124ca:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80124ce:	d305      	bcc.n	80124dc <SD_MemoryRegion+0x70>
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	f1b3 4f50 	cmp.w	r3, #3489660928	@ 0xd0000000
 80124d6:	d201      	bcs.n	80124dc <SD_MemoryRegion+0x70>
  {
    return "SDRAM";
 80124d8:	4b0c      	ldr	r3, [pc, #48]	@ (801250c <SD_MemoryRegion+0xa0>)
 80124da:	e000      	b.n	80124de <SD_MemoryRegion+0x72>
  }
  return "UNKNOWN";
 80124dc:	4b0c      	ldr	r3, [pc, #48]	@ (8012510 <SD_MemoryRegion+0xa4>)
}
 80124de:	4618      	mov	r0, r3
 80124e0:	3714      	adds	r7, #20
 80124e2:	46bd      	mov	sp, r7
 80124e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124e8:	4770      	bx	lr
 80124ea:	bf00      	nop
 80124ec:	2001ffff 	.word	0x2001ffff
 80124f0:	0801dc00 	.word	0x0801dc00
 80124f4:	2407ffff 	.word	0x2407ffff
 80124f8:	0801dc08 	.word	0x0801dc08
 80124fc:	30048000 	.word	0x30048000
 8012500:	0801dc14 	.word	0x0801dc14
 8012504:	3800ffff 	.word	0x3800ffff
 8012508:	0801dc1c 	.word	0x0801dc1c
 801250c:	0801dc24 	.word	0x0801dc24
 8012510:	0801dc2c 	.word	0x0801dc2c

08012514 <SD_LogHex>:

static void SD_LogHex(const uint8_t *data, uint32_t length)
{
 8012514:	b580      	push	{r7, lr}
 8012516:	b09a      	sub	sp, #104	@ 0x68
 8012518:	af00      	add	r7, sp, #0
 801251a:	6078      	str	r0, [r7, #4]
 801251c:	6039      	str	r1, [r7, #0]
  char line[80];
  uint32_t offset = 0U;
 801251e:	2300      	movs	r3, #0
 8012520:	667b      	str	r3, [r7, #100]	@ 0x64
  while (offset < length)
 8012522:	e043      	b.n	80125ac <SD_LogHex+0x98>
  {
    uint32_t count = (length - offset > 16U) ? 16U : (length - offset);
 8012524:	683a      	ldr	r2, [r7, #0]
 8012526:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012528:	1ad3      	subs	r3, r2, r3
 801252a:	2b10      	cmp	r3, #16
 801252c:	bf28      	it	cs
 801252e:	2310      	movcs	r3, #16
 8012530:	65bb      	str	r3, [r7, #88]	@ 0x58
    int pos = snprintf(line, sizeof(line), "%04lX:", (unsigned long)offset);
 8012532:	f107 0008 	add.w	r0, r7, #8
 8012536:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012538:	4a21      	ldr	r2, [pc, #132]	@ (80125c0 <SD_LogHex+0xac>)
 801253a:	2150      	movs	r1, #80	@ 0x50
 801253c:	f00a fcf0 	bl	801cf20 <sniprintf>
 8012540:	6638      	str	r0, [r7, #96]	@ 0x60
    for (uint32_t i = 0; i < count && pos < (int)sizeof(line) - 4; i++)
 8012542:	2300      	movs	r3, #0
 8012544:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012546:	e016      	b.n	8012576 <SD_LogHex+0x62>
    {
      pos += snprintf(&line[pos], sizeof(line) - (size_t)pos, " %02X", data[offset + i]);
 8012548:	f107 0208 	add.w	r2, r7, #8
 801254c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801254e:	18d0      	adds	r0, r2, r3
 8012550:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012552:	f1c3 0150 	rsb	r1, r3, #80	@ 0x50
 8012556:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012558:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801255a:	4413      	add	r3, r2
 801255c:	687a      	ldr	r2, [r7, #4]
 801255e:	4413      	add	r3, r2
 8012560:	781b      	ldrb	r3, [r3, #0]
 8012562:	4a18      	ldr	r2, [pc, #96]	@ (80125c4 <SD_LogHex+0xb0>)
 8012564:	f00a fcdc 	bl	801cf20 <sniprintf>
 8012568:	4602      	mov	r2, r0
 801256a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801256c:	4413      	add	r3, r2
 801256e:	663b      	str	r3, [r7, #96]	@ 0x60
    for (uint32_t i = 0; i < count && pos < (int)sizeof(line) - 4; i++)
 8012570:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012572:	3301      	adds	r3, #1
 8012574:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012576:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012578:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801257a:	429a      	cmp	r2, r3
 801257c:	d202      	bcs.n	8012584 <SD_LogHex+0x70>
 801257e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012580:	2b4b      	cmp	r3, #75	@ 0x4b
 8012582:	dde1      	ble.n	8012548 <SD_LogHex+0x34>
    }
    snprintf(&line[pos], sizeof(line) - (size_t)pos, "\r\n");
 8012584:	f107 0208 	add.w	r2, r7, #8
 8012588:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801258a:	18d0      	adds	r0, r2, r3
 801258c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801258e:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 8012592:	4a0d      	ldr	r2, [pc, #52]	@ (80125c8 <SD_LogHex+0xb4>)
 8012594:	4619      	mov	r1, r3
 8012596:	f00a fcc3 	bl	801cf20 <sniprintf>
    uart_log(line);
 801259a:	f107 0308 	add.w	r3, r7, #8
 801259e:	4618      	mov	r0, r3
 80125a0:	f7ff fe58 	bl	8012254 <uart_log>
    offset += count;
 80125a4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80125a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80125a8:	4413      	add	r3, r2
 80125aa:	667b      	str	r3, [r7, #100]	@ 0x64
  while (offset < length)
 80125ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80125ae:	683b      	ldr	r3, [r7, #0]
 80125b0:	429a      	cmp	r2, r3
 80125b2:	d3b7      	bcc.n	8012524 <SD_LogHex+0x10>
  }
}
 80125b4:	bf00      	nop
 80125b6:	bf00      	nop
 80125b8:	3768      	adds	r7, #104	@ 0x68
 80125ba:	46bd      	mov	sp, r7
 80125bc:	bd80      	pop	{r7, pc}
 80125be:	bf00      	nop
 80125c0:	0801dc34 	.word	0x0801dc34
 80125c4:	0801dc3c 	.word	0x0801dc3c
 80125c8:	0801dc44 	.word	0x0801dc44

080125cc <SD_CRC32>:

static uint32_t SD_CRC32(const uint8_t *data, uint32_t length)
{
 80125cc:	b480      	push	{r7}
 80125ce:	b087      	sub	sp, #28
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]
 80125d4:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0xFFFFFFFFU;
 80125d6:	f04f 33ff 	mov.w	r3, #4294967295
 80125da:	617b      	str	r3, [r7, #20]
  for (uint32_t i = 0U; i < length; i++)
 80125dc:	2300      	movs	r3, #0
 80125de:	613b      	str	r3, [r7, #16]
 80125e0:	e01f      	b.n	8012622 <SD_CRC32+0x56>
  {
    crc ^= data[i];
 80125e2:	687a      	ldr	r2, [r7, #4]
 80125e4:	693b      	ldr	r3, [r7, #16]
 80125e6:	4413      	add	r3, r2
 80125e8:	781b      	ldrb	r3, [r3, #0]
 80125ea:	461a      	mov	r2, r3
 80125ec:	697b      	ldr	r3, [r7, #20]
 80125ee:	4053      	eors	r3, r2
 80125f0:	617b      	str	r3, [r7, #20]
    for (uint32_t bit = 0U; bit < 8U; bit++)
 80125f2:	2300      	movs	r3, #0
 80125f4:	60fb      	str	r3, [r7, #12]
 80125f6:	e00e      	b.n	8012616 <SD_CRC32+0x4a>
    {
      uint32_t mask = 0U - (crc & 1U);
 80125f8:	697b      	ldr	r3, [r7, #20]
 80125fa:	f003 0301 	and.w	r3, r3, #1
 80125fe:	425b      	negs	r3, r3
 8012600:	60bb      	str	r3, [r7, #8]
      crc = (crc >> 1U) ^ (0xEDB88320U & mask);
 8012602:	697b      	ldr	r3, [r7, #20]
 8012604:	085a      	lsrs	r2, r3, #1
 8012606:	68b9      	ldr	r1, [r7, #8]
 8012608:	4b0c      	ldr	r3, [pc, #48]	@ (801263c <SD_CRC32+0x70>)
 801260a:	400b      	ands	r3, r1
 801260c:	4053      	eors	r3, r2
 801260e:	617b      	str	r3, [r7, #20]
    for (uint32_t bit = 0U; bit < 8U; bit++)
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	3301      	adds	r3, #1
 8012614:	60fb      	str	r3, [r7, #12]
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	2b07      	cmp	r3, #7
 801261a:	d9ed      	bls.n	80125f8 <SD_CRC32+0x2c>
  for (uint32_t i = 0U; i < length; i++)
 801261c:	693b      	ldr	r3, [r7, #16]
 801261e:	3301      	adds	r3, #1
 8012620:	613b      	str	r3, [r7, #16]
 8012622:	693a      	ldr	r2, [r7, #16]
 8012624:	683b      	ldr	r3, [r7, #0]
 8012626:	429a      	cmp	r2, r3
 8012628:	d3db      	bcc.n	80125e2 <SD_CRC32+0x16>
    }
  }
  return ~crc;
 801262a:	697b      	ldr	r3, [r7, #20]
 801262c:	43db      	mvns	r3, r3
}
 801262e:	4618      	mov	r0, r3
 8012630:	371c      	adds	r7, #28
 8012632:	46bd      	mov	sp, r7
 8012634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012638:	4770      	bx	lr
 801263a:	bf00      	nop
 801263c:	edb88320 	.word	0xedb88320

08012640 <diagnostics_on_sd_stream_init>:

void diagnostics_on_sd_stream_init(HAL_StatusTypeDef status)
{
 8012640:	b580      	push	{r7, lr}
 8012642:	b082      	sub	sp, #8
 8012644:	af00      	add	r7, sp, #0
 8012646:	4603      	mov	r3, r0
 8012648:	71fb      	strb	r3, [r7, #7]
  sd_test_running = 0U;
 801264a:	4b16      	ldr	r3, [pc, #88]	@ (80126a4 <diagnostics_on_sd_stream_init+0x64>)
 801264c:	2200      	movs	r2, #0
 801264e:	701a      	strb	r2, [r3, #0]
  sd_test_done_logged = 0U;
 8012650:	4b15      	ldr	r3, [pc, #84]	@ (80126a8 <diagnostics_on_sd_stream_init+0x68>)
 8012652:	2200      	movs	r2, #0
 8012654:	701a      	strb	r2, [r3, #0]
  sd_test_failed = 0U;
 8012656:	4b15      	ldr	r3, [pc, #84]	@ (80126ac <diagnostics_on_sd_stream_init+0x6c>)
 8012658:	2200      	movs	r2, #0
 801265a:	701a      	strb	r2, [r3, #0]
  sd_test_state = SD_TEST_STATE_IDLE;
 801265c:	4b14      	ldr	r3, [pc, #80]	@ (80126b0 <diagnostics_on_sd_stream_init+0x70>)
 801265e:	2200      	movs	r2, #0
 8012660:	701a      	strb	r2, [r3, #0]
  sd_test_sector0_done = 0U;
 8012662:	4b14      	ldr	r3, [pc, #80]	@ (80126b4 <diagnostics_on_sd_stream_init+0x74>)
 8012664:	2200      	movs	r2, #0
 8012666:	701a      	strb	r2, [r3, #0]
  sd_test_known_done = 0U;
 8012668:	4b13      	ldr	r3, [pc, #76]	@ (80126b8 <diagnostics_on_sd_stream_init+0x78>)
 801266a:	2200      	movs	r2, #0
 801266c:	701a      	strb	r2, [r3, #0]

  if (status == HAL_OK)
 801266e:	79fb      	ldrb	r3, [r7, #7]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d10f      	bne.n	8012694 <diagnostics_on_sd_stream_init+0x54>
  {
    LOG("SD stream init OK\r\n");
 8012674:	4811      	ldr	r0, [pc, #68]	@ (80126bc <diagnostics_on_sd_stream_init+0x7c>)
 8012676:	f7ff fe01 	bl	801227c <diagnostics_log>
    sd_stream_set_logger(diagnostics_log);
 801267a:	4811      	ldr	r0, [pc, #68]	@ (80126c0 <diagnostics_on_sd_stream_init+0x80>)
 801267c:	f001 fade 	bl	8013c3c <sd_stream_set_logger>
    sd_stream_set_callback_logging(SD_TEST_LOG_CALLBACKS != 0U);
 8012680:	2001      	movs	r0, #1
 8012682:	f001 faeb 	bl	8013c5c <sd_stream_set_callback_logging>
    sd_test_running = (SD_TEST_ENABLE != 0U);
 8012686:	4b07      	ldr	r3, [pc, #28]	@ (80126a4 <diagnostics_on_sd_stream_init+0x64>)
 8012688:	2201      	movs	r2, #1
 801268a:	701a      	strb	r2, [r3, #0]
    sd_test_state = SD_TEST_STATE_MEMCHECK;
 801268c:	4b08      	ldr	r3, [pc, #32]	@ (80126b0 <diagnostics_on_sd_stream_init+0x70>)
 801268e:	2201      	movs	r2, #1
 8012690:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    LOG("SD stream init FAILED\r\n");
  }
}
 8012692:	e002      	b.n	801269a <diagnostics_on_sd_stream_init+0x5a>
    LOG("SD stream init FAILED\r\n");
 8012694:	480b      	ldr	r0, [pc, #44]	@ (80126c4 <diagnostics_on_sd_stream_init+0x84>)
 8012696:	f7ff fdf1 	bl	801227c <diagnostics_log>
}
 801269a:	bf00      	nop
 801269c:	3708      	adds	r7, #8
 801269e:	46bd      	mov	sp, r7
 80126a0:	bd80      	pop	{r7, pc}
 80126a2:	bf00      	nop
 80126a4:	240089dc 	.word	0x240089dc
 80126a8:	240089dd 	.word	0x240089dd
 80126ac:	240089df 	.word	0x240089df
 80126b0:	240089de 	.word	0x240089de
 80126b4:	240089f0 	.word	0x240089f0
 80126b8:	240089f1 	.word	0x240089f1
 80126bc:	0801dc48 	.word	0x0801dc48
 80126c0:	0801227d 	.word	0x0801227d
 80126c4:	0801dc5c 	.word	0x0801dc5c

080126c8 <diagnostics_tasklet_poll>:

void diagnostics_tasklet_poll(void)
{
 80126c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80126ca:	b0c7      	sub	sp, #284	@ 0x11c
 80126cc:	af0c      	add	r7, sp, #48	@ 0x30
  static uint32_t last_led_tick = 0U;
  static uint32_t last_log_tick = 0U;
  static uint32_t last_error = 0U;
  char log_buffer[128];

  uint32_t now = HAL_GetTick();
 80126ce:	f7f0 f8f3 	bl	80028b8 <HAL_GetTick>
 80126d2:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if ((now - last_led_tick) >= 500U)
 80126d6:	4ba4      	ldr	r3, [pc, #656]	@ (8012968 <diagnostics_tasklet_poll+0x2a0>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80126de:	1ad3      	subs	r3, r2, r3
 80126e0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80126e4:	d307      	bcc.n	80126f6 <diagnostics_tasklet_poll+0x2e>
  {
    HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80126e6:	2180      	movs	r1, #128	@ 0x80
 80126e8:	48a0      	ldr	r0, [pc, #640]	@ (801296c <diagnostics_tasklet_poll+0x2a4>)
 80126ea:	f7f3 fa42 	bl	8005b72 <HAL_GPIO_TogglePin>
    last_led_tick = now;
 80126ee:	4a9e      	ldr	r2, [pc, #632]	@ (8012968 <diagnostics_tasklet_poll+0x2a0>)
 80126f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80126f4:	6013      	str	r3, [r2, #0]
  }

  if ((now - last_log_tick) >= 1000U)
 80126f6:	4b9e      	ldr	r3, [pc, #632]	@ (8012970 <diagnostics_tasklet_poll+0x2a8>)
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80126fe:	1ad3      	subs	r3, r2, r3
 8012700:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012704:	d370      	bcc.n	80127e8 <diagnostics_tasklet_poll+0x120>
  {
    uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8012706:	489b      	ldr	r0, [pc, #620]	@ (8012974 <diagnostics_tasklet_poll+0x2ac>)
 8012708:	f7fa f950 	bl	800c9ac <HAL_SAI_GetError>
 801270c:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
    uint32_t half = AudioOut_GetHalfEvents();
 8012710:	f7ff fd02 	bl	8012118 <AudioOut_GetHalfEvents>
 8012714:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    uint32_t full = AudioOut_GetFullEvents();
 8012718:	f7ff fd0a 	bl	8012130 <AudioOut_GetFullEvents>
 801271c:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
    uint32_t rx_half = AudioIn_GetHalfEvents();
 8012720:	f7ff fb00 	bl	8011d24 <AudioIn_GetHalfEvents>
 8012724:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    uint32_t rx_full = AudioIn_GetFullEvents();
 8012728:	f7ff fb08 	bl	8011d3c <AudioIn_GetFullEvents>
 801272c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0

#if BRICK6_ENABLE_DIAGNOSTICS
    LOGF("REF1 audio tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu sd_rx=%lu sd_tx=%lu "
 8012730:	4b91      	ldr	r3, [pc, #580]	@ (8012978 <diagnostics_tasklet_poll+0x2b0>)
 8012732:	681b      	ldr	r3, [r3, #0]
 8012734:	61fb      	str	r3, [r7, #28]
 8012736:	4b91      	ldr	r3, [pc, #580]	@ (801297c <diagnostics_tasklet_poll+0x2b4>)
 8012738:	681a      	ldr	r2, [r3, #0]
 801273a:	61ba      	str	r2, [r7, #24]
 801273c:	4b90      	ldr	r3, [pc, #576]	@ (8012980 <diagnostics_tasklet_poll+0x2b8>)
 801273e:	6818      	ldr	r0, [r3, #0]
 8012740:	6178      	str	r0, [r7, #20]
 8012742:	4b90      	ldr	r3, [pc, #576]	@ (8012984 <diagnostics_tasklet_poll+0x2bc>)
 8012744:	6819      	ldr	r1, [r3, #0]
 8012746:	4b90      	ldr	r3, [pc, #576]	@ (8012988 <diagnostics_tasklet_poll+0x2c0>)
 8012748:	6818      	ldr	r0, [r3, #0]
 801274a:	4b90      	ldr	r3, [pc, #576]	@ (801298c <diagnostics_tasklet_poll+0x2c4>)
 801274c:	681c      	ldr	r4, [r3, #0]
 801274e:	4b90      	ldr	r3, [pc, #576]	@ (8012990 <diagnostics_tasklet_poll+0x2c8>)
 8012750:	681d      	ldr	r5, [r3, #0]
 8012752:	4b90      	ldr	r3, [pc, #576]	@ (8012994 <diagnostics_tasklet_poll+0x2cc>)
 8012754:	681e      	ldr	r6, [r3, #0]
 8012756:	4b90      	ldr	r3, [pc, #576]	@ (8012998 <diagnostics_tasklet_poll+0x2d0>)
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	613b      	str	r3, [r7, #16]
 801275c:	4b8f      	ldr	r3, [pc, #572]	@ (801299c <diagnostics_tasklet_poll+0x2d4>)
 801275e:	681a      	ldr	r2, [r3, #0]
 8012760:	60fa      	str	r2, [r7, #12]
 8012762:	4b8f      	ldr	r3, [pc, #572]	@ (80129a0 <diagnostics_tasklet_poll+0x2d8>)
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	60bb      	str	r3, [r7, #8]
 8012768:	4b8e      	ldr	r3, [pc, #568]	@ (80129a4 <diagnostics_tasklet_poll+0x2dc>)
 801276a:	681a      	ldr	r2, [r3, #0]
 801276c:	607a      	str	r2, [r7, #4]
 801276e:	4b8e      	ldr	r3, [pc, #568]	@ (80129a8 <diagnostics_tasklet_poll+0x2e0>)
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	603b      	str	r3, [r7, #0]
 8012774:	4b8d      	ldr	r3, [pc, #564]	@ (80129ac <diagnostics_tasklet_poll+0x2e4>)
 8012776:	681a      	ldr	r2, [r3, #0]
 8012778:	4b8d      	ldr	r3, [pc, #564]	@ (80129b0 <diagnostics_tasklet_poll+0x2e8>)
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801277e:	920a      	str	r2, [sp, #40]	@ 0x28
 8012780:	683b      	ldr	r3, [r7, #0]
 8012782:	9309      	str	r3, [sp, #36]	@ 0x24
 8012784:	687a      	ldr	r2, [r7, #4]
 8012786:	9208      	str	r2, [sp, #32]
 8012788:	68bb      	ldr	r3, [r7, #8]
 801278a:	9307      	str	r3, [sp, #28]
 801278c:	68fa      	ldr	r2, [r7, #12]
 801278e:	9206      	str	r2, [sp, #24]
 8012790:	693b      	ldr	r3, [r7, #16]
 8012792:	9305      	str	r3, [sp, #20]
 8012794:	9604      	str	r6, [sp, #16]
 8012796:	9503      	str	r5, [sp, #12]
 8012798:	9402      	str	r4, [sp, #8]
 801279a:	9001      	str	r0, [sp, #4]
 801279c:	9100      	str	r1, [sp, #0]
 801279e:	697b      	ldr	r3, [r7, #20]
 80127a0:	69ba      	ldr	r2, [r7, #24]
 80127a2:	69f9      	ldr	r1, [r7, #28]
 80127a4:	4883      	ldr	r0, [pc, #524]	@ (80129b4 <diagnostics_tasklet_poll+0x2ec>)
 80127a6:	f7ff fd74 	bl	8012292 <diagnostics_logf>
         (unsigned long)usb_budget_hit_count,
         (unsigned long)midi_budget_hit_count,
         (unsigned long)sd_budget_hit_count);
#endif

    if (error != 0U && error != last_error)
 80127aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d016      	beq.n	80127e0 <diagnostics_tasklet_poll+0x118>
 80127b2:	4b81      	ldr	r3, [pc, #516]	@ (80129b8 <diagnostics_tasklet_poll+0x2f0>)
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80127ba:	429a      	cmp	r2, r3
 80127bc:	d010      	beq.n	80127e0 <diagnostics_tasklet_poll+0x118>
    {
      snprintf(log_buffer, sizeof(log_buffer),
 80127be:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80127c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80127c6:	4a7d      	ldr	r2, [pc, #500]	@ (80129bc <diagnostics_tasklet_poll+0x2f4>)
 80127c8:	2180      	movs	r1, #128	@ 0x80
 80127ca:	f00a fba9 	bl	801cf20 <sniprintf>
               "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
      uart_log(log_buffer);
 80127ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80127d2:	4618      	mov	r0, r3
 80127d4:	f7ff fd3e 	bl	8012254 <uart_log>
      last_error = error;
 80127d8:	4a77      	ldr	r2, [pc, #476]	@ (80129b8 <diagnostics_tasklet_poll+0x2f0>)
 80127da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80127de:	6013      	str	r3, [r2, #0]

    (void)half;
    (void)full;
    (void)rx_half;
    (void)rx_full;
    last_log_tick = now;
 80127e0:	4a63      	ldr	r2, [pc, #396]	@ (8012970 <diagnostics_tasklet_poll+0x2a8>)
 80127e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80127e6:	6013      	str	r3, [r2, #0]
  }

  if ((sd_test_running != 0U) && (sd_test_state == SD_TEST_STATE_MEMCHECK))
 80127e8:	4b75      	ldr	r3, [pc, #468]	@ (80129c0 <diagnostics_tasklet_poll+0x2f8>)
 80127ea:	781b      	ldrb	r3, [r3, #0]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d057      	beq.n	80128a0 <diagnostics_tasklet_poll+0x1d8>
 80127f0:	4b74      	ldr	r3, [pc, #464]	@ (80129c4 <diagnostics_tasklet_poll+0x2fc>)
 80127f2:	781b      	ldrb	r3, [r3, #0]
 80127f4:	2b01      	cmp	r3, #1
 80127f6:	d153      	bne.n	80128a0 <diagnostics_tasklet_poll+0x1d8>
  {
    if (sd_test_failed != 0U)
 80127f8:	4b73      	ldr	r3, [pc, #460]	@ (80129c8 <diagnostics_tasklet_poll+0x300>)
 80127fa:	781b      	ldrb	r3, [r3, #0]
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d00a      	beq.n	8012816 <diagnostics_tasklet_poll+0x14e>
    {
      if (sd_test_done_logged == 0U)
 8012800:	4b72      	ldr	r3, [pc, #456]	@ (80129cc <diagnostics_tasklet_poll+0x304>)
 8012802:	781b      	ldrb	r3, [r3, #0]
 8012804:	2b00      	cmp	r3, #0
 8012806:	d14b      	bne.n	80128a0 <diagnostics_tasklet_poll+0x1d8>
      {
        LOG("SD test FAILED\r\n");
 8012808:	4871      	ldr	r0, [pc, #452]	@ (80129d0 <diagnostics_tasklet_poll+0x308>)
 801280a:	f7ff fd37 	bl	801227c <diagnostics_log>
        sd_test_done_logged = 1U;
 801280e:	4b6f      	ldr	r3, [pc, #444]	@ (80129cc <diagnostics_tasklet_poll+0x304>)
 8012810:	2201      	movs	r2, #1
 8012812:	701a      	strb	r2, [r3, #0]
 8012814:	e044      	b.n	80128a0 <diagnostics_tasklet_poll+0x1d8>
      }
    }
    else if (SD_TEST_MEMORY_PLACEMENT != 0U)
    {
      const uint32_t *buf0 = sd_stream_get_buffer0();
 8012816:	f001 fb57 	bl	8013ec8 <sd_stream_get_buffer0>
 801281a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
      const uint32_t *buf1 = sd_stream_get_buffer1();
 801281e:	f001 fb5d 	bl	8013edc <sd_stream_get_buffer1>
 8012822:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
      const char *region0 = SD_MemoryRegion(buf0);
 8012826:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 801282a:	f7ff fe1f 	bl	801246c <SD_MemoryRegion>
 801282e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      const char *region1 = SD_MemoryRegion(buf1);
 8012832:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8012836:	f7ff fe19 	bl	801246c <SD_MemoryRegion>
 801283a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      LOGF("SD buf0 addr=%p region=%s\r\n", (void *)buf0, region0);
 801283e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8012842:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 8012846:	4863      	ldr	r0, [pc, #396]	@ (80129d4 <diagnostics_tasklet_poll+0x30c>)
 8012848:	f7ff fd23 	bl	8012292 <diagnostics_logf>
      LOGF("SD buf1 addr=%p region=%s\r\n", (void *)buf1, region1);
 801284c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8012850:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8012854:	4860      	ldr	r0, [pc, #384]	@ (80129d8 <diagnostics_tasklet_poll+0x310>)
 8012856:	f7ff fd1c 	bl	8012292 <diagnostics_logf>

      if ((strcmp(region0, "DTCM") == 0) || (strcmp(region1, "DTCM") == 0))
 801285a:	4960      	ldr	r1, [pc, #384]	@ (80129dc <diagnostics_tasklet_poll+0x314>)
 801285c:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8012860:	f7ed fd3e 	bl	80002e0 <strcmp>
 8012864:	4603      	mov	r3, r0
 8012866:	2b00      	cmp	r3, #0
 8012868:	d007      	beq.n	801287a <diagnostics_tasklet_poll+0x1b2>
 801286a:	495c      	ldr	r1, [pc, #368]	@ (80129dc <diagnostics_tasklet_poll+0x314>)
 801286c:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8012870:	f7ed fd36 	bl	80002e0 <strcmp>
 8012874:	4603      	mov	r3, r0
 8012876:	2b00      	cmp	r3, #0
 8012878:	d105      	bne.n	8012886 <diagnostics_tasklet_poll+0x1be>
      {
        LOG("SD buffer placement ERROR: DTCM not allowed\r\n");
 801287a:	4859      	ldr	r0, [pc, #356]	@ (80129e0 <diagnostics_tasklet_poll+0x318>)
 801287c:	f7ff fcfe 	bl	801227c <diagnostics_log>
        sd_test_failed = 1U;
 8012880:	4b51      	ldr	r3, [pc, #324]	@ (80129c8 <diagnostics_tasklet_poll+0x300>)
 8012882:	2201      	movs	r2, #1
 8012884:	701a      	strb	r2, [r3, #0]
      }

      sd_test_running = (sd_test_failed == 0U);
 8012886:	4b50      	ldr	r3, [pc, #320]	@ (80129c8 <diagnostics_tasklet_poll+0x300>)
 8012888:	781b      	ldrb	r3, [r3, #0]
 801288a:	2b00      	cmp	r3, #0
 801288c:	bf0c      	ite	eq
 801288e:	2301      	moveq	r3, #1
 8012890:	2300      	movne	r3, #0
 8012892:	b2db      	uxtb	r3, r3
 8012894:	461a      	mov	r2, r3
 8012896:	4b4a      	ldr	r3, [pc, #296]	@ (80129c0 <diagnostics_tasklet_poll+0x2f8>)
 8012898:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 801289a:	4b4a      	ldr	r3, [pc, #296]	@ (80129c4 <diagnostics_tasklet_poll+0x2fc>)
 801289c:	2200      	movs	r2, #0
 801289e:	701a      	strb	r2, [r3, #0]
    {
      sd_test_state = SD_TEST_STATE_IDLE;
    }
  }

  if ((sd_test_running != 0U) && (sd_test_state == SD_TEST_STATE_IDLE) && (sd_test_failed == 0U))
 80128a0:	4b47      	ldr	r3, [pc, #284]	@ (80129c0 <diagnostics_tasklet_poll+0x2f8>)
 80128a2:	781b      	ldrb	r3, [r3, #0]
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d029      	beq.n	80128fc <diagnostics_tasklet_poll+0x234>
 80128a8:	4b46      	ldr	r3, [pc, #280]	@ (80129c4 <diagnostics_tasklet_poll+0x2fc>)
 80128aa:	781b      	ldrb	r3, [r3, #0]
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d125      	bne.n	80128fc <diagnostics_tasklet_poll+0x234>
 80128b0:	4b45      	ldr	r3, [pc, #276]	@ (80129c8 <diagnostics_tasklet_poll+0x300>)
 80128b2:	781b      	ldrb	r3, [r3, #0]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d121      	bne.n	80128fc <diagnostics_tasklet_poll+0x234>
  {
    if ((SD_TEST_SECTOR0 != 0U) && (sd_test_sector0_done == 0U))
 80128b8:	4b4a      	ldr	r3, [pc, #296]	@ (80129e4 <diagnostics_tasklet_poll+0x31c>)
 80128ba:	781b      	ldrb	r3, [r3, #0]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d11a      	bne.n	80128f6 <diagnostics_tasklet_poll+0x22e>
    {
      if (sd_stream_start_read(0U, SD_STREAM_BLOCKS_PER_BUFFER) == HAL_OK)
 80128c0:	2108      	movs	r1, #8
 80128c2:	2000      	movs	r0, #0
 80128c4:	f001 f9e0 	bl	8013c88 <sd_stream_start_read>
 80128c8:	4603      	mov	r3, r0
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d10c      	bne.n	80128e8 <diagnostics_tasklet_poll+0x220>
      {
        sd_test_state = SD_TEST_STATE_SECTOR0_WAIT;
 80128ce:	4b3d      	ldr	r3, [pc, #244]	@ (80129c4 <diagnostics_tasklet_poll+0x2fc>)
 80128d0:	2202      	movs	r2, #2
 80128d2:	701a      	strb	r2, [r3, #0]
        sd_test_timeout = now + 2000U;
 80128d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128d8:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80128dc:	4a42      	ldr	r2, [pc, #264]	@ (80129e8 <diagnostics_tasklet_poll+0x320>)
 80128de:	6013      	str	r3, [r2, #0]
        LOG("SD test sector0 start\r\n");
 80128e0:	4842      	ldr	r0, [pc, #264]	@ (80129ec <diagnostics_tasklet_poll+0x324>)
 80128e2:	f7ff fccb 	bl	801227c <diagnostics_log>
 80128e6:	e009      	b.n	80128fc <diagnostics_tasklet_poll+0x234>
      }
      else
      {
        LOG("SD test sector0 FAILED to start\r\n");
 80128e8:	4841      	ldr	r0, [pc, #260]	@ (80129f0 <diagnostics_tasklet_poll+0x328>)
 80128ea:	f7ff fcc7 	bl	801227c <diagnostics_log>
        sd_test_failed = 1U;
 80128ee:	4b36      	ldr	r3, [pc, #216]	@ (80129c8 <diagnostics_tasklet_poll+0x300>)
 80128f0:	2201      	movs	r2, #1
 80128f2:	701a      	strb	r2, [r3, #0]
 80128f4:	e002      	b.n	80128fc <diagnostics_tasklet_poll+0x234>
        sd_test_failed = 1U;
      }
    }
    else
    {
      sd_test_running = 0U;
 80128f6:	4b32      	ldr	r3, [pc, #200]	@ (80129c0 <diagnostics_tasklet_poll+0x2f8>)
 80128f8:	2200      	movs	r2, #0
 80128fa:	701a      	strb	r2, [r3, #0]
    }
  }

  if ((sd_test_running != 0U) && (sd_test_failed == 0U))
 80128fc:	4b30      	ldr	r3, [pc, #192]	@ (80129c0 <diagnostics_tasklet_poll+0x2f8>)
 80128fe:	781b      	ldrb	r3, [r3, #0]
 8012900:	2b00      	cmp	r3, #0
 8012902:	f000 8102 	beq.w	8012b0a <diagnostics_tasklet_poll+0x442>
 8012906:	4b30      	ldr	r3, [pc, #192]	@ (80129c8 <diagnostics_tasklet_poll+0x300>)
 8012908:	781b      	ldrb	r3, [r3, #0]
 801290a:	2b00      	cmp	r3, #0
 801290c:	f040 80fd 	bne.w	8012b0a <diagnostics_tasklet_poll+0x442>
  {
    if (sd_stream_has_error())
 8012910:	f001 fab0 	bl	8013e74 <sd_stream_has_error>
 8012914:	4603      	mov	r3, r0
 8012916:	2b00      	cmp	r3, #0
 8012918:	d006      	beq.n	8012928 <diagnostics_tasklet_poll+0x260>
    {
      LOG("SD stream error\r\n");
 801291a:	4836      	ldr	r0, [pc, #216]	@ (80129f4 <diagnostics_tasklet_poll+0x32c>)
 801291c:	f7ff fcae 	bl	801227c <diagnostics_log>
      sd_test_failed = 1U;
 8012920:	4b29      	ldr	r3, [pc, #164]	@ (80129c8 <diagnostics_tasklet_poll+0x300>)
 8012922:	2201      	movs	r2, #1
 8012924:	701a      	strb	r2, [r3, #0]
    {
      LOG("SD test timeout\r\n");
      sd_test_failed = 1U;
    }
  }
}
 8012926:	e0f0      	b.n	8012b0a <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT) && sd_stream_is_complete())
 8012928:	4b26      	ldr	r3, [pc, #152]	@ (80129c4 <diagnostics_tasklet_poll+0x2fc>)
 801292a:	781b      	ldrb	r3, [r3, #0]
 801292c:	2b02      	cmp	r3, #2
 801292e:	d174      	bne.n	8012a1a <diagnostics_tasklet_poll+0x352>
 8012930:	f001 fa84 	bl	8013e3c <sd_stream_is_complete>
 8012934:	4603      	mov	r3, r0
 8012936:	2b00      	cmp	r3, #0
 8012938:	d06f      	beq.n	8012a1a <diagnostics_tasklet_poll+0x352>
      const uint8_t *bytes = (const uint8_t *)sd_stream_get_buffer0();
 801293a:	f001 fac5 	bl	8013ec8 <sd_stream_get_buffer0>
 801293e:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
      if ((bytes[510] == 0x55U) && (bytes[511] == 0xAAU))
 8012942:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8012946:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801294a:	781b      	ldrb	r3, [r3, #0]
 801294c:	2b55      	cmp	r3, #85	@ 0x55
 801294e:	d155      	bne.n	80129fc <diagnostics_tasklet_poll+0x334>
 8012950:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8012954:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8012958:	781b      	ldrb	r3, [r3, #0]
 801295a:	2baa      	cmp	r3, #170	@ 0xaa
 801295c:	d14e      	bne.n	80129fc <diagnostics_tasklet_poll+0x334>
        LOG("SD sector0 signature OK (0x55AA)\r\n");
 801295e:	4826      	ldr	r0, [pc, #152]	@ (80129f8 <diagnostics_tasklet_poll+0x330>)
 8012960:	f7ff fc8c 	bl	801227c <diagnostics_log>
 8012964:	e052      	b.n	8012a0c <diagnostics_tasklet_poll+0x344>
 8012966:	bf00      	nop
 8012968:	240089f4 	.word	0x240089f4
 801296c:	58021c00 	.word	0x58021c00
 8012970:	240089f8 	.word	0x240089f8
 8012974:	24008a98 	.word	0x24008a98
 8012978:	240089a0 	.word	0x240089a0
 801297c:	240089a4 	.word	0x240089a4
 8012980:	240089a8 	.word	0x240089a8
 8012984:	240089ac 	.word	0x240089ac
 8012988:	240089b0 	.word	0x240089b0
 801298c:	240089b4 	.word	0x240089b4
 8012990:	240089bc 	.word	0x240089bc
 8012994:	240089c0 	.word	0x240089c0
 8012998:	240089b8 	.word	0x240089b8
 801299c:	240089c4 	.word	0x240089c4
 80129a0:	240089c8 	.word	0x240089c8
 80129a4:	24008a00 	.word	0x24008a00
 80129a8:	240089cc 	.word	0x240089cc
 80129ac:	240089d0 	.word	0x240089d0
 80129b0:	240089d4 	.word	0x240089d4
 80129b4:	0801dc74 	.word	0x0801dc74
 80129b8:	240089fc 	.word	0x240089fc
 80129bc:	0801dd44 	.word	0x0801dd44
 80129c0:	240089dc 	.word	0x240089dc
 80129c4:	240089de 	.word	0x240089de
 80129c8:	240089df 	.word	0x240089df
 80129cc:	240089dd 	.word	0x240089dd
 80129d0:	0801dd64 	.word	0x0801dd64
 80129d4:	0801dd78 	.word	0x0801dd78
 80129d8:	0801dd94 	.word	0x0801dd94
 80129dc:	0801dc00 	.word	0x0801dc00
 80129e0:	0801ddb0 	.word	0x0801ddb0
 80129e4:	240089f0 	.word	0x240089f0
 80129e8:	240089e0 	.word	0x240089e0
 80129ec:	0801dde0 	.word	0x0801dde0
 80129f0:	0801ddf8 	.word	0x0801ddf8
 80129f4:	0801de1c 	.word	0x0801de1c
 80129f8:	0801de30 	.word	0x0801de30
        LOG("SD sector0 signature missing, dump first 64 bytes:\r\n");
 80129fc:	4845      	ldr	r0, [pc, #276]	@ (8012b14 <diagnostics_tasklet_poll+0x44c>)
 80129fe:	f7ff fc3d 	bl	801227c <diagnostics_log>
        SD_LogHex(bytes, 64U);
 8012a02:	2140      	movs	r1, #64	@ 0x40
 8012a04:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8012a08:	f7ff fd84 	bl	8012514 <SD_LogHex>
      sd_test_sector0_done = 1U;
 8012a0c:	4b42      	ldr	r3, [pc, #264]	@ (8012b18 <diagnostics_tasklet_poll+0x450>)
 8012a0e:	2201      	movs	r2, #1
 8012a10:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 8012a12:	4b42      	ldr	r3, [pc, #264]	@ (8012b1c <diagnostics_tasklet_poll+0x454>)
 8012a14:	2200      	movs	r2, #0
 8012a16:	701a      	strb	r2, [r3, #0]
    {
 8012a18:	e077      	b.n	8012b0a <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && sd_stream_is_complete())
 8012a1a:	4b40      	ldr	r3, [pc, #256]	@ (8012b1c <diagnostics_tasklet_poll+0x454>)
 8012a1c:	781b      	ldrb	r3, [r3, #0]
 8012a1e:	2b03      	cmp	r3, #3
 8012a20:	d11c      	bne.n	8012a5c <diagnostics_tasklet_poll+0x394>
 8012a22:	f001 fa0b 	bl	8013e3c <sd_stream_is_complete>
 8012a26:	4603      	mov	r3, r0
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d017      	beq.n	8012a5c <diagnostics_tasklet_poll+0x394>
      const uint8_t *bytes = (const uint8_t *)sd_stream_get_buffer0();
 8012a2c:	f001 fa4c 	bl	8013ec8 <sd_stream_get_buffer0>
 8012a30:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
      uint32_t crc = SD_CRC32(bytes, SD_TEST_KNOWN_BLOCKS * SD_STREAM_BLOCK_SIZE_BYTES);
 8012a34:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8012a38:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8012a3c:	f7ff fdc6 	bl	80125cc <SD_CRC32>
 8012a40:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
      LOGF("SD known region CRC32=0x%08lX\r\n", (unsigned long)crc);
 8012a44:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8012a48:	4835      	ldr	r0, [pc, #212]	@ (8012b20 <diagnostics_tasklet_poll+0x458>)
 8012a4a:	f7ff fc22 	bl	8012292 <diagnostics_logf>
      sd_test_known_done = 1U;
 8012a4e:	4b35      	ldr	r3, [pc, #212]	@ (8012b24 <diagnostics_tasklet_poll+0x45c>)
 8012a50:	2201      	movs	r2, #1
 8012a52:	701a      	strb	r2, [r3, #0]
      sd_test_state = SD_TEST_STATE_IDLE;
 8012a54:	4b31      	ldr	r3, [pc, #196]	@ (8012b1c <diagnostics_tasklet_poll+0x454>)
 8012a56:	2200      	movs	r2, #0
 8012a58:	701a      	strb	r2, [r3, #0]
    {
 8012a5a:	e056      	b.n	8012b0a <diagnostics_tasklet_poll+0x442>
    else if (sd_test_state == SD_TEST_STATE_LONG_RUN)
 8012a5c:	4b2f      	ldr	r3, [pc, #188]	@ (8012b1c <diagnostics_tasklet_poll+0x454>)
 8012a5e:	781b      	ldrb	r3, [r3, #0]
 8012a60:	2b04      	cmp	r3, #4
 8012a62:	d13d      	bne.n	8012ae0 <diagnostics_tasklet_poll+0x418>
      if ((now - sd_last_stats_tick) >= 1000U)
 8012a64:	4b30      	ldr	r3, [pc, #192]	@ (8012b28 <diagnostics_tasklet_poll+0x460>)
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8012a6c:	1ad3      	subs	r3, r2, r3
 8012a6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012a72:	d325      	bcc.n	8012ac0 <diagnostics_tasklet_poll+0x3f8>
        uint32_t buf0 = sd_stream_get_read_buf0_count();
 8012a74:	f001 fa10 	bl	8013e98 <sd_stream_get_read_buf0_count>
 8012a78:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        uint32_t buf1 = sd_stream_get_read_buf1_count();
 8012a7c:	f001 fa18 	bl	8013eb0 <sd_stream_get_read_buf1_count>
 8012a80:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        uint32_t delta = (buf0 - sd_last_buf0_count) + (buf1 - sd_last_buf1_count);
 8012a84:	4b29      	ldr	r3, [pc, #164]	@ (8012b2c <diagnostics_tasklet_poll+0x464>)
 8012a86:	681b      	ldr	r3, [r3, #0]
 8012a88:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8012a8c:	1ad2      	subs	r2, r2, r3
 8012a8e:	4b28      	ldr	r3, [pc, #160]	@ (8012b30 <diagnostics_tasklet_poll+0x468>)
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8012a96:	1acb      	subs	r3, r1, r3
 8012a98:	4413      	add	r3, r2
 8012a9a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        uint32_t bytes = delta * SD_STREAM_BUFFER_SIZE_BYTES;
 8012a9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012aa2:	031b      	lsls	r3, r3, #12
 8012aa4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        sd_last_buf0_count = buf0;
 8012aa8:	4a20      	ldr	r2, [pc, #128]	@ (8012b2c <diagnostics_tasklet_poll+0x464>)
 8012aaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012aae:	6013      	str	r3, [r2, #0]
        sd_last_buf1_count = buf1;
 8012ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8012b30 <diagnostics_tasklet_poll+0x468>)
 8012ab2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012ab6:	6013      	str	r3, [r2, #0]
        sd_last_stats_tick = now;
 8012ab8:	4a1b      	ldr	r2, [pc, #108]	@ (8012b28 <diagnostics_tasklet_poll+0x460>)
 8012aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012abe:	6013      	str	r3, [r2, #0]
      if (sd_stream_is_complete())
 8012ac0:	f001 f9bc 	bl	8013e3c <sd_stream_is_complete>
 8012ac4:	4603      	mov	r3, r0
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d01f      	beq.n	8012b0a <diagnostics_tasklet_poll+0x442>
        if (sd_stream_start_read(0U, SD_TEST_LONG_BLOCKS) != HAL_OK)
 8012aca:	2180      	movs	r1, #128	@ 0x80
 8012acc:	2000      	movs	r0, #0
 8012ace:	f001 f8db 	bl	8013c88 <sd_stream_start_read>
 8012ad2:	4603      	mov	r3, r0
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d018      	beq.n	8012b0a <diagnostics_tasklet_poll+0x442>
          sd_test_failed = 1U;
 8012ad8:	4b16      	ldr	r3, [pc, #88]	@ (8012b34 <diagnostics_tasklet_poll+0x46c>)
 8012ada:	2201      	movs	r2, #1
 8012adc:	701a      	strb	r2, [r3, #0]
}
 8012ade:	e014      	b.n	8012b0a <diagnostics_tasklet_poll+0x442>
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT ||
 8012ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8012b1c <diagnostics_tasklet_poll+0x454>)
 8012ae2:	781b      	ldrb	r3, [r3, #0]
 8012ae4:	2b02      	cmp	r3, #2
 8012ae6:	d003      	beq.n	8012af0 <diagnostics_tasklet_poll+0x428>
              sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && (now > sd_test_timeout))
 8012ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8012b1c <diagnostics_tasklet_poll+0x454>)
 8012aea:	781b      	ldrb	r3, [r3, #0]
    else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT ||
 8012aec:	2b03      	cmp	r3, #3
 8012aee:	d10c      	bne.n	8012b0a <diagnostics_tasklet_poll+0x442>
              sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && (now > sd_test_timeout))
 8012af0:	4b11      	ldr	r3, [pc, #68]	@ (8012b38 <diagnostics_tasklet_poll+0x470>)
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8012af8:	429a      	cmp	r2, r3
 8012afa:	d906      	bls.n	8012b0a <diagnostics_tasklet_poll+0x442>
      LOG("SD test timeout\r\n");
 8012afc:	480f      	ldr	r0, [pc, #60]	@ (8012b3c <diagnostics_tasklet_poll+0x474>)
 8012afe:	f7ff fbbd 	bl	801227c <diagnostics_log>
      sd_test_failed = 1U;
 8012b02:	4b0c      	ldr	r3, [pc, #48]	@ (8012b34 <diagnostics_tasklet_poll+0x46c>)
 8012b04:	2201      	movs	r2, #1
 8012b06:	701a      	strb	r2, [r3, #0]
}
 8012b08:	e7ff      	b.n	8012b0a <diagnostics_tasklet_poll+0x442>
 8012b0a:	bf00      	nop
 8012b0c:	37ec      	adds	r7, #236	@ 0xec
 8012b0e:	46bd      	mov	sp, r7
 8012b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b12:	bf00      	nop
 8012b14:	0801de54 	.word	0x0801de54
 8012b18:	240089f0 	.word	0x240089f0
 8012b1c:	240089de 	.word	0x240089de
 8012b20:	0801de8c 	.word	0x0801de8c
 8012b24:	240089f1 	.word	0x240089f1
 8012b28:	240089e4 	.word	0x240089e4
 8012b2c:	240089e8 	.word	0x240089e8
 8012b30:	240089ec 	.word	0x240089ec
 8012b34:	240089df 	.word	0x240089df
 8012b38:	240089e0 	.word	0x240089e0
 8012b3c:	0801deac 	.word	0x0801deac

08012b40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b082      	sub	sp, #8
 8012b44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8012b46:	4b11      	ldr	r3, [pc, #68]	@ (8012b8c <MX_DMA_Init+0x4c>)
 8012b48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8012b4c:	4a0f      	ldr	r2, [pc, #60]	@ (8012b8c <MX_DMA_Init+0x4c>)
 8012b4e:	f043 0301 	orr.w	r3, r3, #1
 8012b52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8012b56:	4b0d      	ldr	r3, [pc, #52]	@ (8012b8c <MX_DMA_Init+0x4c>)
 8012b58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8012b5c:	f003 0301 	and.w	r3, r3, #1
 8012b60:	607b      	str	r3, [r7, #4]
 8012b62:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8012b64:	2200      	movs	r2, #0
 8012b66:	2100      	movs	r1, #0
 8012b68:	200b      	movs	r0, #11
 8012b6a:	f7ef ffbc 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8012b6e:	200b      	movs	r0, #11
 8012b70:	f7ef ffd3 	bl	8002b1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8012b74:	2200      	movs	r2, #0
 8012b76:	2100      	movs	r1, #0
 8012b78:	200c      	movs	r0, #12
 8012b7a:	f7ef ffb4 	bl	8002ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8012b7e:	200c      	movs	r0, #12
 8012b80:	f7ef ffcb 	bl	8002b1a <HAL_NVIC_EnableIRQ>

}
 8012b84:	bf00      	nop
 8012b86:	3708      	adds	r7, #8
 8012b88:	46bd      	mov	sp, r7
 8012b8a:	bd80      	pop	{r7, pc}
 8012b8c:	58024400 	.word	0x58024400

08012b90 <engine_tick>:
volatile uint32_t engine_tick_count = 0U;
static uint32_t engine_frames_accum = 0U;
static uint32_t engine_frames_per_tick = 0U;

static void engine_tick(void)
{
 8012b90:	b480      	push	{r7}
 8012b92:	af00      	add	r7, sp, #0
  engine_tick_count++;
 8012b94:	4b04      	ldr	r3, [pc, #16]	@ (8012ba8 <engine_tick+0x18>)
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	3301      	adds	r3, #1
 8012b9a:	4a03      	ldr	r2, [pc, #12]	@ (8012ba8 <engine_tick+0x18>)
 8012b9c:	6013      	str	r3, [r2, #0]
}
 8012b9e:	bf00      	nop
 8012ba0:	46bd      	mov	sp, r7
 8012ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba6:	4770      	bx	lr
 8012ba8:	24008a00 	.word	0x24008a00

08012bac <engine_tasklet_init>:

void engine_tasklet_init(uint32_t sample_rate)
{
 8012bac:	b480      	push	{r7}
 8012bae:	b083      	sub	sp, #12
 8012bb0:	af00      	add	r7, sp, #0
 8012bb2:	6078      	str	r0, [r7, #4]
  engine_tick_count = 0U;
 8012bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8012be8 <engine_tasklet_init+0x3c>)
 8012bb6:	2200      	movs	r2, #0
 8012bb8:	601a      	str	r2, [r3, #0]
  engine_frames_accum = 0U;
 8012bba:	4b0c      	ldr	r3, [pc, #48]	@ (8012bec <engine_tasklet_init+0x40>)
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	601a      	str	r2, [r3, #0]
  engine_frames_per_tick = sample_rate / 1000U;
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	4a0b      	ldr	r2, [pc, #44]	@ (8012bf0 <engine_tasklet_init+0x44>)
 8012bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8012bc8:	099b      	lsrs	r3, r3, #6
 8012bca:	4a0a      	ldr	r2, [pc, #40]	@ (8012bf4 <engine_tasklet_init+0x48>)
 8012bcc:	6013      	str	r3, [r2, #0]

  if (engine_frames_per_tick == 0U)
 8012bce:	4b09      	ldr	r3, [pc, #36]	@ (8012bf4 <engine_tasklet_init+0x48>)
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d102      	bne.n	8012bdc <engine_tasklet_init+0x30>
  {
    engine_frames_per_tick = 1U;
 8012bd6:	4b07      	ldr	r3, [pc, #28]	@ (8012bf4 <engine_tasklet_init+0x48>)
 8012bd8:	2201      	movs	r2, #1
 8012bda:	601a      	str	r2, [r3, #0]
  }
}
 8012bdc:	bf00      	nop
 8012bde:	370c      	adds	r7, #12
 8012be0:	46bd      	mov	sp, r7
 8012be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012be6:	4770      	bx	lr
 8012be8:	24008a00 	.word	0x24008a00
 8012bec:	24008a04 	.word	0x24008a04
 8012bf0:	10624dd3 	.word	0x10624dd3
 8012bf4:	24008a08 	.word	0x24008a08

08012bf8 <engine_tasklet_notify_frames>:

void engine_tasklet_notify_frames(uint32_t frames)
{
 8012bf8:	b480      	push	{r7}
 8012bfa:	b083      	sub	sp, #12
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	6078      	str	r0, [r7, #4]
  engine_frames_accum += frames;
 8012c00:	4b05      	ldr	r3, [pc, #20]	@ (8012c18 <engine_tasklet_notify_frames+0x20>)
 8012c02:	681a      	ldr	r2, [r3, #0]
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	4413      	add	r3, r2
 8012c08:	4a03      	ldr	r2, [pc, #12]	@ (8012c18 <engine_tasklet_notify_frames+0x20>)
 8012c0a:	6013      	str	r3, [r2, #0]
}
 8012c0c:	bf00      	nop
 8012c0e:	370c      	adds	r7, #12
 8012c10:	46bd      	mov	sp, r7
 8012c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c16:	4770      	bx	lr
 8012c18:	24008a04 	.word	0x24008a04

08012c1c <engine_tasklet_poll>:

void engine_tasklet_poll(void)
{
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	af00      	add	r7, sp, #0
  while (engine_frames_accum >= engine_frames_per_tick)
 8012c20:	e008      	b.n	8012c34 <engine_tasklet_poll+0x18>
  {
    engine_frames_accum -= engine_frames_per_tick;
 8012c22:	4b09      	ldr	r3, [pc, #36]	@ (8012c48 <engine_tasklet_poll+0x2c>)
 8012c24:	681a      	ldr	r2, [r3, #0]
 8012c26:	4b09      	ldr	r3, [pc, #36]	@ (8012c4c <engine_tasklet_poll+0x30>)
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	1ad3      	subs	r3, r2, r3
 8012c2c:	4a06      	ldr	r2, [pc, #24]	@ (8012c48 <engine_tasklet_poll+0x2c>)
 8012c2e:	6013      	str	r3, [r2, #0]
    engine_tick();
 8012c30:	f7ff ffae 	bl	8012b90 <engine_tick>
  while (engine_frames_accum >= engine_frames_per_tick)
 8012c34:	4b04      	ldr	r3, [pc, #16]	@ (8012c48 <engine_tasklet_poll+0x2c>)
 8012c36:	681a      	ldr	r2, [r3, #0]
 8012c38:	4b04      	ldr	r3, [pc, #16]	@ (8012c4c <engine_tasklet_poll+0x30>)
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	429a      	cmp	r2, r3
 8012c3e:	d2f0      	bcs.n	8012c22 <engine_tasklet_poll+0x6>
  }
}
 8012c40:	bf00      	nop
 8012c42:	bf00      	nop
 8012c44:	bd80      	pop	{r7, pc}
 8012c46:	bf00      	nop
 8012c48:	24008a04 	.word	0x24008a04
 8012c4c:	24008a08 	.word	0x24008a08

08012c50 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8012c50:	b580      	push	{r7, lr}
 8012c52:	b088      	sub	sp, #32
 8012c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8012c56:	1d3b      	adds	r3, r7, #4
 8012c58:	2200      	movs	r2, #0
 8012c5a:	601a      	str	r2, [r3, #0]
 8012c5c:	605a      	str	r2, [r3, #4]
 8012c5e:	609a      	str	r2, [r3, #8]
 8012c60:	60da      	str	r2, [r3, #12]
 8012c62:	611a      	str	r2, [r3, #16]
 8012c64:	615a      	str	r2, [r3, #20]
 8012c66:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8012c68:	4b20      	ldr	r3, [pc, #128]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c6a:	4a21      	ldr	r2, [pc, #132]	@ (8012cf0 <MX_FMC_Init+0xa0>)
 8012c6c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8012c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c70:	2200      	movs	r2, #0
 8012c72:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8012c74:	4b1d      	ldr	r3, [pc, #116]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c76:	2201      	movs	r2, #1
 8012c78:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8012c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c7c:	2208      	movs	r2, #8
 8012c7e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8012c80:	4b1a      	ldr	r3, [pc, #104]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c82:	2210      	movs	r2, #16
 8012c84:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8012c86:	4b19      	ldr	r3, [pc, #100]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c88:	2240      	movs	r2, #64	@ 0x40
 8012c8a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8012c8c:	4b17      	ldr	r3, [pc, #92]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c8e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8012c92:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8012c94:	4b15      	ldr	r3, [pc, #84]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c96:	2200      	movs	r2, #0
 8012c98:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8012c9a:	4b14      	ldr	r3, [pc, #80]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012c9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012ca0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8012ca2:	4b12      	ldr	r3, [pc, #72]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012ca4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8012ca8:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8012caa:	4b10      	ldr	r3, [pc, #64]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012cac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8012cb0:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8012cb2:	2302      	movs	r3, #2
 8012cb4:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8012cb6:	2307      	movs	r3, #7
 8012cb8:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8012cba:	2304      	movs	r3, #4
 8012cbc:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8012cbe:	2307      	movs	r3, #7
 8012cc0:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8012cc2:	2303      	movs	r3, #3
 8012cc4:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8012cc6:	2302      	movs	r3, #2
 8012cc8:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8012cca:	2302      	movs	r3, #2
 8012ccc:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8012cce:	1d3b      	adds	r3, r7, #4
 8012cd0:	4619      	mov	r1, r3
 8012cd2:	4806      	ldr	r0, [pc, #24]	@ (8012cec <MX_FMC_Init+0x9c>)
 8012cd4:	f7fb fc14 	bl	800e500 <HAL_SDRAM_Init>
 8012cd8:	4603      	mov	r3, r0
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d001      	beq.n	8012ce2 <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 8012cde:	f000 fb01 	bl	80132e4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8012ce2:	bf00      	nop
 8012ce4:	3720      	adds	r7, #32
 8012ce6:	46bd      	mov	sp, r7
 8012ce8:	bd80      	pop	{r7, pc}
 8012cea:	bf00      	nop
 8012cec:	24008a0c 	.word	0x24008a0c
 8012cf0:	52004140 	.word	0x52004140

08012cf4 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b0b8      	sub	sp, #224	@ 0xe0
 8012cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012cfa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8012cfe:	2200      	movs	r2, #0
 8012d00:	601a      	str	r2, [r3, #0]
 8012d02:	605a      	str	r2, [r3, #4]
 8012d04:	609a      	str	r2, [r3, #8]
 8012d06:	60da      	str	r2, [r3, #12]
 8012d08:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8012d0a:	4b58      	ldr	r3, [pc, #352]	@ (8012e6c <HAL_FMC_MspInit+0x178>)
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	f040 80a7 	bne.w	8012e62 <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 8012d14:	4b55      	ldr	r3, [pc, #340]	@ (8012e6c <HAL_FMC_MspInit+0x178>)
 8012d16:	2201      	movs	r2, #1
 8012d18:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8012d1a:	f107 0308 	add.w	r3, r7, #8
 8012d1e:	22c0      	movs	r2, #192	@ 0xc0
 8012d20:	2100      	movs	r1, #0
 8012d22:	4618      	mov	r0, r3
 8012d24:	f00a f96e 	bl	801d004 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8012d28:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012d2c:	f04f 0300 	mov.w	r3, #0
 8012d30:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 8012d34:	2305      	movs	r3, #5
 8012d36:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 160;
 8012d38:	23a0      	movs	r3, #160	@ 0xa0
 8012d3a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 8012d3c:	2308      	movs	r3, #8
 8012d3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 8012d40:	2301      	movs	r3, #1
 8012d42:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 8;
 8012d44:	2308      	movs	r3, #8
 8012d46:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8012d48:	2380      	movs	r3, #128	@ 0x80
 8012d4a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8012d50:	2302      	movs	r3, #2
 8012d52:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8012d54:	f107 0308 	add.w	r3, r7, #8
 8012d58:	4618      	mov	r0, r3
 8012d5a:	f7f6 fae3 	bl	8009324 <HAL_RCCEx_PeriphCLKConfig>
 8012d5e:	4603      	mov	r3, r0
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d001      	beq.n	8012d68 <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 8012d64:	f000 fabe 	bl	80132e4 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8012d68:	4b41      	ldr	r3, [pc, #260]	@ (8012e70 <HAL_FMC_MspInit+0x17c>)
 8012d6a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8012d6e:	4a40      	ldr	r2, [pc, #256]	@ (8012e70 <HAL_FMC_MspInit+0x17c>)
 8012d70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8012d74:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8012d78:	4b3d      	ldr	r3, [pc, #244]	@ (8012e70 <HAL_FMC_MspInit+0x17c>)
 8012d7a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8012d7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8012d82:	607b      	str	r3, [r7, #4]
 8012d84:	687b      	ldr	r3, [r7, #4]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8012d86:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8012d8a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012d8e:	2302      	movs	r3, #2
 8012d90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012d94:	2300      	movs	r3, #0
 8012d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012d9a:	2303      	movs	r3, #3
 8012d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8012da0:	230c      	movs	r3, #12
 8012da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8012da6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8012daa:	4619      	mov	r1, r3
 8012dac:	4831      	ldr	r0, [pc, #196]	@ (8012e74 <HAL_FMC_MspInit+0x180>)
 8012dae:	f7f2 fd17 	bl	80057e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 8012db2:	232c      	movs	r3, #44	@ 0x2c
 8012db4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012db8:	2302      	movs	r3, #2
 8012dba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012dbe:	2300      	movs	r3, #0
 8012dc0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012dc4:	2303      	movs	r3, #3
 8012dc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8012dca:	230c      	movs	r3, #12
 8012dcc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8012dd0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8012dd4:	4619      	mov	r1, r3
 8012dd6:	4828      	ldr	r0, [pc, #160]	@ (8012e78 <HAL_FMC_MspInit+0x184>)
 8012dd8:	f7f2 fd02 	bl	80057e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8012ddc:	f248 1337 	movw	r3, #33079	@ 0x8137
 8012de0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012de4:	2302      	movs	r3, #2
 8012de6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012dea:	2300      	movs	r3, #0
 8012dec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012df0:	2303      	movs	r3, #3
 8012df2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8012df6:	230c      	movs	r3, #12
 8012df8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8012dfc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8012e00:	4619      	mov	r1, r3
 8012e02:	481e      	ldr	r0, [pc, #120]	@ (8012e7c <HAL_FMC_MspInit+0x188>)
 8012e04:	f7f2 fcec 	bl	80057e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8012e08:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8012e0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012e10:	2302      	movs	r3, #2
 8012e12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012e16:	2300      	movs	r3, #0
 8012e18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012e1c:	2303      	movs	r3, #3
 8012e1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8012e22:	230c      	movs	r3, #12
 8012e24:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8012e28:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8012e2c:	4619      	mov	r1, r3
 8012e2e:	4814      	ldr	r0, [pc, #80]	@ (8012e80 <HAL_FMC_MspInit+0x18c>)
 8012e30:	f7f2 fcd6 	bl	80057e0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8012e34:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8012e38:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012e3c:	2302      	movs	r3, #2
 8012e3e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012e42:	2300      	movs	r3, #0
 8012e44:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012e48:	2303      	movs	r3, #3
 8012e4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8012e4e:	230c      	movs	r3, #12
 8012e50:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8012e54:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8012e58:	4619      	mov	r1, r3
 8012e5a:	480a      	ldr	r0, [pc, #40]	@ (8012e84 <HAL_FMC_MspInit+0x190>)
 8012e5c:	f7f2 fcc0 	bl	80057e0 <HAL_GPIO_Init>
 8012e60:	e000      	b.n	8012e64 <HAL_FMC_MspInit+0x170>
    return;
 8012e62:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8012e64:	37e0      	adds	r7, #224	@ 0xe0
 8012e66:	46bd      	mov	sp, r7
 8012e68:	bd80      	pop	{r7, pc}
 8012e6a:	bf00      	nop
 8012e6c:	24008a40 	.word	0x24008a40
 8012e70:	58024400 	.word	0x58024400
 8012e74:	58021400 	.word	0x58021400
 8012e78:	58021c00 	.word	0x58021c00
 8012e7c:	58021800 	.word	0x58021800
 8012e80:	58021000 	.word	0x58021000
 8012e84:	58020c00 	.word	0x58020c00

08012e88 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	b082      	sub	sp, #8
 8012e8c:	af00      	add	r7, sp, #0
 8012e8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8012e90:	f7ff ff30 	bl	8012cf4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8012e94:	bf00      	nop
 8012e96:	3708      	adds	r7, #8
 8012e98:	46bd      	mov	sp, r7
 8012e9a:	bd80      	pop	{r7, pc}

08012e9c <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8012e9c:	b580      	push	{r7, lr}
 8012e9e:	b08e      	sub	sp, #56	@ 0x38
 8012ea0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012ea2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012ea6:	2200      	movs	r2, #0
 8012ea8:	601a      	str	r2, [r3, #0]
 8012eaa:	605a      	str	r2, [r3, #4]
 8012eac:	609a      	str	r2, [r3, #8]
 8012eae:	60da      	str	r2, [r3, #12]
 8012eb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8012eb2:	4b47      	ldr	r3, [pc, #284]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012eb8:	4a45      	ldr	r2, [pc, #276]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012eba:	f043 0310 	orr.w	r3, r3, #16
 8012ebe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012ec2:	4b43      	ldr	r3, [pc, #268]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012ec8:	f003 0310 	and.w	r3, r3, #16
 8012ecc:	623b      	str	r3, [r7, #32]
 8012ece:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012ed0:	4b3f      	ldr	r3, [pc, #252]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012ed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012ed6:	4a3e      	ldr	r2, [pc, #248]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012ed8:	f043 0320 	orr.w	r3, r3, #32
 8012edc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012ee0:	4b3b      	ldr	r3, [pc, #236]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012ee6:	f003 0320 	and.w	r3, r3, #32
 8012eea:	61fb      	str	r3, [r7, #28]
 8012eec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8012eee:	4b38      	ldr	r3, [pc, #224]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012ef4:	4a36      	ldr	r2, [pc, #216]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012efa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012efe:	4b34      	ldr	r3, [pc, #208]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012f08:	61bb      	str	r3, [r7, #24]
 8012f0a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8012f0c:	4b30      	ldr	r3, [pc, #192]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f12:	4a2f      	ldr	r2, [pc, #188]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012f18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012f1c:	4b2c      	ldr	r3, [pc, #176]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012f26:	617b      	str	r3, [r7, #20]
 8012f28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8012f2a:	4b29      	ldr	r3, [pc, #164]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f30:	4a27      	ldr	r2, [pc, #156]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f32:	f043 0302 	orr.w	r3, r3, #2
 8012f36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012f3a:	4b25      	ldr	r3, [pc, #148]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f40:	f003 0302 	and.w	r3, r3, #2
 8012f44:	613b      	str	r3, [r7, #16]
 8012f46:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8012f48:	4b21      	ldr	r3, [pc, #132]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f4e:	4a20      	ldr	r2, [pc, #128]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f50:	f043 0308 	orr.w	r3, r3, #8
 8012f54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012f58:	4b1d      	ldr	r3, [pc, #116]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f5e:	f003 0308 	and.w	r3, r3, #8
 8012f62:	60fb      	str	r3, [r7, #12]
 8012f64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012f66:	4b1a      	ldr	r3, [pc, #104]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f6c:	4a18      	ldr	r2, [pc, #96]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f6e:	f043 0304 	orr.w	r3, r3, #4
 8012f72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012f76:	4b16      	ldr	r3, [pc, #88]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f7c:	f003 0304 	and.w	r3, r3, #4
 8012f80:	60bb      	str	r3, [r7, #8]
 8012f82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012f84:	4b12      	ldr	r3, [pc, #72]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f8a:	4a11      	ldr	r2, [pc, #68]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f8c:	f043 0301 	orr.w	r3, r3, #1
 8012f90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8012f94:	4b0e      	ldr	r3, [pc, #56]	@ (8012fd0 <MX_GPIO_Init+0x134>)
 8012f96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012f9a:	f003 0301 	and.w	r3, r3, #1
 8012f9e:	607b      	str	r3, [r7, #4]
 8012fa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 8012fa2:	2200      	movs	r2, #0
 8012fa4:	2180      	movs	r1, #128	@ 0x80
 8012fa6:	480b      	ldr	r0, [pc, #44]	@ (8012fd4 <MX_GPIO_Init+0x138>)
 8012fa8:	f7f2 fdca 	bl	8005b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 8012fac:	2380      	movs	r3, #128	@ 0x80
 8012fae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8012fb0:	2301      	movs	r3, #1
 8012fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012fb4:	2300      	movs	r3, #0
 8012fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012fb8:	2300      	movs	r3, #0
 8012fba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 8012fbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012fc0:	4619      	mov	r1, r3
 8012fc2:	4804      	ldr	r0, [pc, #16]	@ (8012fd4 <MX_GPIO_Init+0x138>)
 8012fc4:	f7f2 fc0c 	bl	80057e0 <HAL_GPIO_Init>

}
 8012fc8:	bf00      	nop
 8012fca:	3738      	adds	r7, #56	@ 0x38
 8012fcc:	46bd      	mov	sp, r7
 8012fce:	bd80      	pop	{r7, pc}
 8012fd0:	58024400 	.word	0x58024400
 8012fd4:	58021c00 	.word	0x58021c00

08012fd8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8012fdc:	4b1b      	ldr	r3, [pc, #108]	@ (801304c <MX_I2C1_Init+0x74>)
 8012fde:	4a1c      	ldr	r2, [pc, #112]	@ (8013050 <MX_I2C1_Init+0x78>)
 8012fe0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8012fe2:	4b1a      	ldr	r3, [pc, #104]	@ (801304c <MX_I2C1_Init+0x74>)
 8012fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8013054 <MX_I2C1_Init+0x7c>)
 8012fe6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8012fe8:	4b18      	ldr	r3, [pc, #96]	@ (801304c <MX_I2C1_Init+0x74>)
 8012fea:	2200      	movs	r2, #0
 8012fec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8012fee:	4b17      	ldr	r3, [pc, #92]	@ (801304c <MX_I2C1_Init+0x74>)
 8012ff0:	2201      	movs	r2, #1
 8012ff2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8012ff4:	4b15      	ldr	r3, [pc, #84]	@ (801304c <MX_I2C1_Init+0x74>)
 8012ff6:	2200      	movs	r2, #0
 8012ff8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8012ffa:	4b14      	ldr	r3, [pc, #80]	@ (801304c <MX_I2C1_Init+0x74>)
 8012ffc:	2200      	movs	r2, #0
 8012ffe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8013000:	4b12      	ldr	r3, [pc, #72]	@ (801304c <MX_I2C1_Init+0x74>)
 8013002:	2200      	movs	r2, #0
 8013004:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8013006:	4b11      	ldr	r3, [pc, #68]	@ (801304c <MX_I2C1_Init+0x74>)
 8013008:	2200      	movs	r2, #0
 801300a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 801300c:	4b0f      	ldr	r3, [pc, #60]	@ (801304c <MX_I2C1_Init+0x74>)
 801300e:	2200      	movs	r2, #0
 8013010:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8013012:	480e      	ldr	r0, [pc, #56]	@ (801304c <MX_I2C1_Init+0x74>)
 8013014:	f7f4 fef2 	bl	8007dfc <HAL_I2C_Init>
 8013018:	4603      	mov	r3, r0
 801301a:	2b00      	cmp	r3, #0
 801301c:	d001      	beq.n	8013022 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 801301e:	f000 f961 	bl	80132e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8013022:	2100      	movs	r1, #0
 8013024:	4809      	ldr	r0, [pc, #36]	@ (801304c <MX_I2C1_Init+0x74>)
 8013026:	f7f4 ff85 	bl	8007f34 <HAL_I2CEx_ConfigAnalogFilter>
 801302a:	4603      	mov	r3, r0
 801302c:	2b00      	cmp	r3, #0
 801302e:	d001      	beq.n	8013034 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8013030:	f000 f958 	bl	80132e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8013034:	2100      	movs	r1, #0
 8013036:	4805      	ldr	r0, [pc, #20]	@ (801304c <MX_I2C1_Init+0x74>)
 8013038:	f7f4 ffc7 	bl	8007fca <HAL_I2CEx_ConfigDigitalFilter>
 801303c:	4603      	mov	r3, r0
 801303e:	2b00      	cmp	r3, #0
 8013040:	d001      	beq.n	8013046 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8013042:	f000 f94f 	bl	80132e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8013046:	bf00      	nop
 8013048:	bd80      	pop	{r7, pc}
 801304a:	bf00      	nop
 801304c:	24008a44 	.word	0x24008a44
 8013050:	40005400 	.word	0x40005400
 8013054:	10c0ecff 	.word	0x10c0ecff

08013058 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8013058:	b580      	push	{r7, lr}
 801305a:	b0ba      	sub	sp, #232	@ 0xe8
 801305c:	af00      	add	r7, sp, #0
 801305e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013060:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8013064:	2200      	movs	r2, #0
 8013066:	601a      	str	r2, [r3, #0]
 8013068:	605a      	str	r2, [r3, #4]
 801306a:	609a      	str	r2, [r3, #8]
 801306c:	60da      	str	r2, [r3, #12]
 801306e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8013070:	f107 0310 	add.w	r3, r7, #16
 8013074:	22c0      	movs	r2, #192	@ 0xc0
 8013076:	2100      	movs	r1, #0
 8013078:	4618      	mov	r0, r3
 801307a:	f009 ffc3 	bl	801d004 <memset>
  if(i2cHandle->Instance==I2C1)
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	4a26      	ldr	r2, [pc, #152]	@ (801311c <HAL_I2C_MspInit+0xc4>)
 8013084:	4293      	cmp	r3, r2
 8013086:	d145      	bne.n	8013114 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8013088:	f04f 0208 	mov.w	r2, #8
 801308c:	f04f 0300 	mov.w	r3, #0
 8013090:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8013094:	2300      	movs	r3, #0
 8013096:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801309a:	f107 0310 	add.w	r3, r7, #16
 801309e:	4618      	mov	r0, r3
 80130a0:	f7f6 f940 	bl	8009324 <HAL_RCCEx_PeriphCLKConfig>
 80130a4:	4603      	mov	r3, r0
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d001      	beq.n	80130ae <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80130aa:	f000 f91b 	bl	80132e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80130ae:	4b1c      	ldr	r3, [pc, #112]	@ (8013120 <HAL_I2C_MspInit+0xc8>)
 80130b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80130b4:	4a1a      	ldr	r2, [pc, #104]	@ (8013120 <HAL_I2C_MspInit+0xc8>)
 80130b6:	f043 0302 	orr.w	r3, r3, #2
 80130ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80130be:	4b18      	ldr	r3, [pc, #96]	@ (8013120 <HAL_I2C_MspInit+0xc8>)
 80130c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80130c4:	f003 0302 	and.w	r3, r3, #2
 80130c8:	60fb      	str	r3, [r7, #12]
 80130ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80130cc:	23c0      	movs	r3, #192	@ 0xc0
 80130ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80130d2:	2312      	movs	r3, #18
 80130d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80130d8:	2300      	movs	r3, #0
 80130da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80130de:	2300      	movs	r3, #0
 80130e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80130e4:	2304      	movs	r3, #4
 80130e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80130ea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80130ee:	4619      	mov	r1, r3
 80130f0:	480c      	ldr	r0, [pc, #48]	@ (8013124 <HAL_I2C_MspInit+0xcc>)
 80130f2:	f7f2 fb75 	bl	80057e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80130f6:	4b0a      	ldr	r3, [pc, #40]	@ (8013120 <HAL_I2C_MspInit+0xc8>)
 80130f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80130fc:	4a08      	ldr	r2, [pc, #32]	@ (8013120 <HAL_I2C_MspInit+0xc8>)
 80130fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8013102:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8013106:	4b06      	ldr	r3, [pc, #24]	@ (8013120 <HAL_I2C_MspInit+0xc8>)
 8013108:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801310c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013110:	60bb      	str	r3, [r7, #8]
 8013112:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8013114:	bf00      	nop
 8013116:	37e8      	adds	r7, #232	@ 0xe8
 8013118:	46bd      	mov	sp, r7
 801311a:	bd80      	pop	{r7, pc}
 801311c:	40005400 	.word	0x40005400
 8013120:	58024400 	.word	0x58024400
 8013124:	58020400 	.word	0x58020400

08013128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8013128:	b580      	push	{r7, lr}
 801312a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 801312c:	f7ef fb3e 	bl	80027ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8013130:	f000 f82c 	bl	801318c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8013134:	f000 f8a6 	bl	8013284 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8013138:	f7ff feb0 	bl	8012e9c <MX_GPIO_Init>
  MX_DMA_Init();
 801313c:	f7ff fd00 	bl	8012b40 <MX_DMA_Init>
  MX_SAI1_Init();
 8013140:	f000 f8d8 	bl	80132f4 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8013144:	f001 fece 	bl	8014ee4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8013148:	f7ff ff46 	bl	8012fd8 <MX_I2C1_Init>
  MX_USB_OTG_FS_PCD_Init();
 801314c:	f001 ffe0 	bl	8015110 <MX_USB_OTG_FS_PCD_Init>
  MX_FMC_Init();
 8013150:	f7ff fd7e 	bl	8012c50 <MX_FMC_Init>
  MX_SDMMC1_SD_Init();
 8013154:	f001 f902 	bl	801435c <MX_SDMMC1_SD_Init>
  /* USER CODE BEGIN 2 */
  brick6_app_init();
 8013158:	f7fe fff6 	bl	8012148 <brick6_app_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    audio_tasklet_poll();        // priorit absolue
 801315c:	f7fe ffb4 	bl	80120c8 <audio_tasklet_poll>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 8013160:	2100      	movs	r1, #0
 8013162:	f04f 30ff 	mov.w	r0, #4294967295
 8013166:	f005 fb89 	bl	801887c <tud_task_ext>
}
 801316a:	bf00      	nop
    tud_task();                  // TinyUSB Device (audio + MIDI)
    tinyusb_app_task();
 801316c:	f001 fdf0 	bl	8014d50 <tinyusb_app_task>
    engine_tasklet_poll();
 8013170:	f7ff fd54 	bl	8012c1c <engine_tasklet_poll>
    sd_tasklet_poll_bounded(SD_BUDGET_STEPS);
 8013174:	2002      	movs	r0, #2
 8013176:	f000 ff99 	bl	80140ac <sd_tasklet_poll_bounded>
    usb_host_tasklet_poll_bounded(USB_BUDGET_PACKETS);
 801317a:	2004      	movs	r0, #4
 801317c:	f7ee ffe8 	bl	8002150 <usb_host_tasklet_poll_bounded>
    //midi_host_poll_bounded(MIDI_BUDGET_MSGS);
    ui_tasklet_poll();
 8013180:	f001 fea8 	bl	8014ed4 <ui_tasklet_poll>
    diagnostics_tasklet_poll();
 8013184:	f7ff faa0 	bl	80126c8 <diagnostics_tasklet_poll>
    audio_tasklet_poll();        // priorit absolue
 8013188:	bf00      	nop
 801318a:	e7e7      	b.n	801315c <main+0x34>

0801318c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 801318c:	b580      	push	{r7, lr}
 801318e:	b09c      	sub	sp, #112	@ 0x70
 8013190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8013192:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013196:	224c      	movs	r2, #76	@ 0x4c
 8013198:	2100      	movs	r1, #0
 801319a:	4618      	mov	r0, r3
 801319c:	f009 ff32 	bl	801d004 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80131a0:	1d3b      	adds	r3, r7, #4
 80131a2:	2220      	movs	r2, #32
 80131a4:	2100      	movs	r1, #0
 80131a6:	4618      	mov	r0, r3
 80131a8:	f009 ff2c 	bl	801d004 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80131ac:	2002      	movs	r0, #2
 80131ae:	f7f5 f889 	bl	80082c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80131b2:	2300      	movs	r3, #0
 80131b4:	603b      	str	r3, [r7, #0]
 80131b6:	4b31      	ldr	r3, [pc, #196]	@ (801327c <SystemClock_Config+0xf0>)
 80131b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131ba:	4a30      	ldr	r2, [pc, #192]	@ (801327c <SystemClock_Config+0xf0>)
 80131bc:	f023 0301 	bic.w	r3, r3, #1
 80131c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80131c2:	4b2e      	ldr	r3, [pc, #184]	@ (801327c <SystemClock_Config+0xf0>)
 80131c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131c6:	f003 0301 	and.w	r3, r3, #1
 80131ca:	603b      	str	r3, [r7, #0]
 80131cc:	4b2c      	ldr	r3, [pc, #176]	@ (8013280 <SystemClock_Config+0xf4>)
 80131ce:	699b      	ldr	r3, [r3, #24]
 80131d0:	4a2b      	ldr	r2, [pc, #172]	@ (8013280 <SystemClock_Config+0xf4>)
 80131d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80131d6:	6193      	str	r3, [r2, #24]
 80131d8:	4b29      	ldr	r3, [pc, #164]	@ (8013280 <SystemClock_Config+0xf4>)
 80131da:	699b      	ldr	r3, [r3, #24]
 80131dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80131e0:	603b      	str	r3, [r7, #0]
 80131e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80131e4:	bf00      	nop
 80131e6:	4b26      	ldr	r3, [pc, #152]	@ (8013280 <SystemClock_Config+0xf4>)
 80131e8:	699b      	ldr	r3, [r3, #24]
 80131ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80131ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80131f2:	d1f8      	bne.n	80131e6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80131f4:	2321      	movs	r3, #33	@ 0x21
 80131f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80131f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80131fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80131fe:	2301      	movs	r3, #1
 8013200:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8013202:	2302      	movs	r3, #2
 8013204:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8013206:	2302      	movs	r3, #2
 8013208:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 801320a:	2305      	movs	r3, #5
 801320c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 801320e:	23a0      	movs	r3, #160	@ 0xa0
 8013210:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8013212:	2302      	movs	r3, #2
 8013214:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8013216:	2304      	movs	r3, #4
 8013218:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 801321a:	2302      	movs	r3, #2
 801321c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 801321e:	2308      	movs	r3, #8
 8013220:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8013222:	2300      	movs	r3, #0
 8013224:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8013226:	2300      	movs	r3, #0
 8013228:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801322a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801322e:	4618      	mov	r0, r3
 8013230:	f7f5 f892 	bl	8008358 <HAL_RCC_OscConfig>
 8013234:	4603      	mov	r3, r0
 8013236:	2b00      	cmp	r3, #0
 8013238:	d001      	beq.n	801323e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 801323a:	f000 f853 	bl	80132e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 801323e:	233f      	movs	r3, #63	@ 0x3f
 8013240:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8013242:	2303      	movs	r3, #3
 8013244:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8013246:	2300      	movs	r3, #0
 8013248:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 801324a:	2308      	movs	r3, #8
 801324c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 801324e:	2340      	movs	r3, #64	@ 0x40
 8013250:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8013252:	2340      	movs	r3, #64	@ 0x40
 8013254:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8013256:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801325a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 801325c:	2340      	movs	r3, #64	@ 0x40
 801325e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8013260:	1d3b      	adds	r3, r7, #4
 8013262:	2102      	movs	r1, #2
 8013264:	4618      	mov	r0, r3
 8013266:	f7f5 fcd1 	bl	8008c0c <HAL_RCC_ClockConfig>
 801326a:	4603      	mov	r3, r0
 801326c:	2b00      	cmp	r3, #0
 801326e:	d001      	beq.n	8013274 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8013270:	f000 f838 	bl	80132e4 <Error_Handler>
  }
}
 8013274:	bf00      	nop
 8013276:	3770      	adds	r7, #112	@ 0x70
 8013278:	46bd      	mov	sp, r7
 801327a:	bd80      	pop	{r7, pc}
 801327c:	58000400 	.word	0x58000400
 8013280:	58024800 	.word	0x58024800

08013284 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8013284:	b580      	push	{r7, lr}
 8013286:	b0b0      	sub	sp, #192	@ 0xc0
 8013288:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801328a:	463b      	mov	r3, r7
 801328c:	22c0      	movs	r2, #192	@ 0xc0
 801328e:	2100      	movs	r1, #0
 8013290:	4618      	mov	r0, r3
 8013292:	f009 feb7 	bl	801d004 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8013296:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801329a:	f04f 0300 	mov.w	r3, #0
 801329e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 80132a2:	2319      	movs	r3, #25
 80132a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 80132a6:	f240 13eb 	movw	r3, #491	@ 0x1eb
 80132aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 80132ac:	2328      	movs	r3, #40	@ 0x28
 80132ae:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80132b0:	2302      	movs	r3, #2
 80132b2:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 80132b4:	2302      	movs	r3, #2
 80132b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 80132b8:	2300      	movs	r3, #0
 80132ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80132bc:	2300      	movs	r3, #0
 80132be:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 80132c0:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 80132c4:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 80132c6:	2302      	movs	r3, #2
 80132c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80132ca:	463b      	mov	r3, r7
 80132cc:	4618      	mov	r0, r3
 80132ce:	f7f6 f829 	bl	8009324 <HAL_RCCEx_PeriphCLKConfig>
 80132d2:	4603      	mov	r3, r0
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d001      	beq.n	80132dc <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 80132d8:	f000 f804 	bl	80132e4 <Error_Handler>
  }
}
 80132dc:	bf00      	nop
 80132de:	37c0      	adds	r7, #192	@ 0xc0
 80132e0:	46bd      	mov	sp, r7
 80132e2:	bd80      	pop	{r7, pc}

080132e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80132e4:	b480      	push	{r7}
 80132e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80132e8:	b672      	cpsid	i
}
 80132ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  __BKPT(0);   //  force un break debugger ICI
 80132ec:	be00      	bkpt	0x0000
  while (1)
 80132ee:	bf00      	nop
 80132f0:	e7fd      	b.n	80132ee <Error_Handler+0xa>
	...

080132f4 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80132f4:	b580      	push	{r7, lr}
 80132f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 80132f8:	4b5d      	ldr	r3, [pc, #372]	@ (8013470 <MX_SAI1_Init+0x17c>)
 80132fa:	4a5e      	ldr	r2, [pc, #376]	@ (8013474 <MX_SAI1_Init+0x180>)
 80132fc:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80132fe:	4b5c      	ldr	r3, [pc, #368]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013300:	2200      	movs	r2, #0
 8013302:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8013304:	4b5a      	ldr	r3, [pc, #360]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013306:	2200      	movs	r2, #0
 8013308:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 801330a:	4b59      	ldr	r3, [pc, #356]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801330c:	22c0      	movs	r2, #192	@ 0xc0
 801330e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8013310:	4b57      	ldr	r3, [pc, #348]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013312:	2200      	movs	r2, #0
 8013314:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8013316:	4b56      	ldr	r3, [pc, #344]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013318:	2200      	movs	r2, #0
 801331a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 801331c:	4b54      	ldr	r3, [pc, #336]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801331e:	2200      	movs	r2, #0
 8013320:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8013322:	4b53      	ldr	r3, [pc, #332]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013324:	2200      	movs	r2, #0
 8013326:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8013328:	4b51      	ldr	r3, [pc, #324]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801332a:	2200      	movs	r2, #0
 801332c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 801332e:	4b50      	ldr	r3, [pc, #320]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013330:	2200      	movs	r2, #0
 8013332:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8013334:	4b4e      	ldr	r3, [pc, #312]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013336:	2201      	movs	r2, #1
 8013338:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 801333a:	4b4d      	ldr	r3, [pc, #308]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801333c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8013340:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8013342:	4b4b      	ldr	r3, [pc, #300]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013344:	2200      	movs	r2, #0
 8013346:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8013348:	4b49      	ldr	r3, [pc, #292]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801334a:	2200      	movs	r2, #0
 801334c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 801334e:	4b48      	ldr	r3, [pc, #288]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013350:	2200      	movs	r2, #0
 8013352:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8013354:	4b46      	ldr	r3, [pc, #280]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013356:	2200      	movs	r2, #0
 8013358:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 801335a:	4b45      	ldr	r3, [pc, #276]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801335c:	2200      	movs	r2, #0
 801335e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8013362:	4b43      	ldr	r3, [pc, #268]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013364:	2201      	movs	r2, #1
 8013366:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8013368:	4b41      	ldr	r3, [pc, #260]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801336a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801336e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 8013370:	4b3f      	ldr	r3, [pc, #252]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013372:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013376:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8013378:	4b3d      	ldr	r3, [pc, #244]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801337a:	2201      	movs	r2, #1
 801337c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 801337e:	4b3c      	ldr	r3, [pc, #240]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013380:	2200      	movs	r2, #0
 8013382:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8013384:	4b3a      	ldr	r3, [pc, #232]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013386:	2200      	movs	r2, #0
 8013388:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 801338a:	4b39      	ldr	r3, [pc, #228]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801338c:	2200      	movs	r2, #0
 801338e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8013390:	4b37      	ldr	r3, [pc, #220]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013392:	2200      	movs	r2, #0
 8013394:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8013396:	4b36      	ldr	r3, [pc, #216]	@ (8013470 <MX_SAI1_Init+0x17c>)
 8013398:	2280      	movs	r2, #128	@ 0x80
 801339a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 801339c:	4b34      	ldr	r3, [pc, #208]	@ (8013470 <MX_SAI1_Init+0x17c>)
 801339e:	2208      	movs	r2, #8
 80133a0:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 80133a2:	4b33      	ldr	r3, [pc, #204]	@ (8013470 <MX_SAI1_Init+0x17c>)
 80133a4:	22ff      	movs	r2, #255	@ 0xff
 80133a6:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80133a8:	4831      	ldr	r0, [pc, #196]	@ (8013470 <MX_SAI1_Init+0x17c>)
 80133aa:	f7f8 fcb9 	bl	800bd20 <HAL_SAI_Init>
 80133ae:	4603      	mov	r3, r0
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d001      	beq.n	80133b8 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 80133b4:	f7ff ff96 	bl	80132e4 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80133b8:	4b2f      	ldr	r3, [pc, #188]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133ba:	4a30      	ldr	r2, [pc, #192]	@ (801347c <MX_SAI1_Init+0x188>)
 80133bc:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80133be:	4b2e      	ldr	r3, [pc, #184]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133c0:	2200      	movs	r2, #0
 80133c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80133c4:	4b2c      	ldr	r3, [pc, #176]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133c6:	2203      	movs	r2, #3
 80133c8:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 80133ca:	4b2b      	ldr	r3, [pc, #172]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133cc:	22c0      	movs	r2, #192	@ 0xc0
 80133ce:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80133d0:	4b29      	ldr	r3, [pc, #164]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133d2:	2200      	movs	r2, #0
 80133d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80133d6:	4b28      	ldr	r3, [pc, #160]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133d8:	2200      	movs	r2, #0
 80133da:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 80133dc:	4b26      	ldr	r3, [pc, #152]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133de:	2201      	movs	r2, #1
 80133e0:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80133e2:	4b25      	ldr	r3, [pc, #148]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133e4:	2200      	movs	r2, #0
 80133e6:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80133e8:	4b23      	ldr	r3, [pc, #140]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133ea:	2200      	movs	r2, #0
 80133ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80133ee:	4b22      	ldr	r3, [pc, #136]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133f0:	2201      	movs	r2, #1
 80133f2:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80133f4:	4b20      	ldr	r3, [pc, #128]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133f6:	2200      	movs	r2, #0
 80133f8:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80133fa:	4b1f      	ldr	r3, [pc, #124]	@ (8013478 <MX_SAI1_Init+0x184>)
 80133fc:	2200      	movs	r2, #0
 80133fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8013400:	4b1d      	ldr	r3, [pc, #116]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013402:	2200      	movs	r2, #0
 8013404:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8013406:	4b1c      	ldr	r3, [pc, #112]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013408:	2200      	movs	r2, #0
 801340a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 801340c:	4b1a      	ldr	r3, [pc, #104]	@ (8013478 <MX_SAI1_Init+0x184>)
 801340e:	2200      	movs	r2, #0
 8013410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8013414:	4b18      	ldr	r3, [pc, #96]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013416:	2201      	movs	r2, #1
 8013418:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 801341a:	4b17      	ldr	r3, [pc, #92]	@ (8013478 <MX_SAI1_Init+0x184>)
 801341c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013420:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 8013422:	4b15      	ldr	r3, [pc, #84]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013424:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013428:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 801342a:	4b13      	ldr	r3, [pc, #76]	@ (8013478 <MX_SAI1_Init+0x184>)
 801342c:	2201      	movs	r2, #1
 801342e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8013430:	4b11      	ldr	r3, [pc, #68]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013432:	2200      	movs	r2, #0
 8013434:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8013436:	4b10      	ldr	r3, [pc, #64]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013438:	2200      	movs	r2, #0
 801343a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 801343c:	4b0e      	ldr	r3, [pc, #56]	@ (8013478 <MX_SAI1_Init+0x184>)
 801343e:	2200      	movs	r2, #0
 8013440:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8013442:	4b0d      	ldr	r3, [pc, #52]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013444:	2200      	movs	r2, #0
 8013446:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8013448:	4b0b      	ldr	r3, [pc, #44]	@ (8013478 <MX_SAI1_Init+0x184>)
 801344a:	2280      	movs	r2, #128	@ 0x80
 801344c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 801344e:	4b0a      	ldr	r3, [pc, #40]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013450:	2208      	movs	r2, #8
 8013452:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 8013454:	4b08      	ldr	r3, [pc, #32]	@ (8013478 <MX_SAI1_Init+0x184>)
 8013456:	223f      	movs	r2, #63	@ 0x3f
 8013458:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 801345a:	4807      	ldr	r0, [pc, #28]	@ (8013478 <MX_SAI1_Init+0x184>)
 801345c:	f7f8 fc60 	bl	800bd20 <HAL_SAI_Init>
 8013460:	4603      	mov	r3, r0
 8013462:	2b00      	cmp	r3, #0
 8013464:	d001      	beq.n	801346a <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 8013466:	f7ff ff3d 	bl	80132e4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 801346a:	bf00      	nop
 801346c:	bd80      	pop	{r7, pc}
 801346e:	bf00      	nop
 8013470:	24008a98 	.word	0x24008a98
 8013474:	40015804 	.word	0x40015804
 8013478:	24008b30 	.word	0x24008b30
 801347c:	40015824 	.word	0x40015824

08013480 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b08a      	sub	sp, #40	@ 0x28
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	4a77      	ldr	r2, [pc, #476]	@ (801366c <HAL_SAI_MspInit+0x1ec>)
 801348e:	4293      	cmp	r3, r2
 8013490:	d171      	bne.n	8013576 <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8013492:	4b77      	ldr	r3, [pc, #476]	@ (8013670 <HAL_SAI_MspInit+0x1f0>)
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	2b00      	cmp	r3, #0
 8013498:	d116      	bne.n	80134c8 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 801349a:	4b76      	ldr	r3, [pc, #472]	@ (8013674 <HAL_SAI_MspInit+0x1f4>)
 801349c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80134a0:	4a74      	ldr	r2, [pc, #464]	@ (8013674 <HAL_SAI_MspInit+0x1f4>)
 80134a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80134a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80134aa:	4b72      	ldr	r3, [pc, #456]	@ (8013674 <HAL_SAI_MspInit+0x1f4>)
 80134ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80134b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80134b4:	613b      	str	r3, [r7, #16]
 80134b6:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80134b8:	2200      	movs	r2, #0
 80134ba:	2105      	movs	r1, #5
 80134bc:	2057      	movs	r0, #87	@ 0x57
 80134be:	f7ef fb12 	bl	8002ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80134c2:	2057      	movs	r0, #87	@ 0x57
 80134c4:	f7ef fb29 	bl	8002b1a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80134c8:	4b69      	ldr	r3, [pc, #420]	@ (8013670 <HAL_SAI_MspInit+0x1f0>)
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	3301      	adds	r3, #1
 80134ce:	4a68      	ldr	r2, [pc, #416]	@ (8013670 <HAL_SAI_MspInit+0x1f0>)
 80134d0:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80134d2:	2374      	movs	r3, #116	@ 0x74
 80134d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80134d6:	2302      	movs	r3, #2
 80134d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80134da:	2300      	movs	r3, #0
 80134dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80134de:	2300      	movs	r3, #0
 80134e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80134e2:	2306      	movs	r3, #6
 80134e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80134e6:	f107 0314 	add.w	r3, r7, #20
 80134ea:	4619      	mov	r1, r3
 80134ec:	4862      	ldr	r0, [pc, #392]	@ (8013678 <HAL_SAI_MspInit+0x1f8>)
 80134ee:	f7f2 f977 	bl	80057e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 80134f2:	4b62      	ldr	r3, [pc, #392]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 80134f4:	4a62      	ldr	r2, [pc, #392]	@ (8013680 <HAL_SAI_MspInit+0x200>)
 80134f6:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 80134f8:	4b60      	ldr	r3, [pc, #384]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 80134fa:	2257      	movs	r2, #87	@ 0x57
 80134fc:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80134fe:	4b5f      	ldr	r3, [pc, #380]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013500:	2240      	movs	r2, #64	@ 0x40
 8013502:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8013504:	4b5d      	ldr	r3, [pc, #372]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013506:	2200      	movs	r2, #0
 8013508:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 801350a:	4b5c      	ldr	r3, [pc, #368]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 801350c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8013510:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8013512:	4b5a      	ldr	r3, [pc, #360]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013514:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8013518:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801351a:	4b58      	ldr	r3, [pc, #352]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 801351c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8013520:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8013522:	4b56      	ldr	r3, [pc, #344]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013524:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013528:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 801352a:	4b54      	ldr	r3, [pc, #336]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 801352c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8013530:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8013532:	4b52      	ldr	r3, [pc, #328]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013534:	2204      	movs	r2, #4
 8013536:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8013538:	4b50      	ldr	r3, [pc, #320]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 801353a:	2200      	movs	r2, #0
 801353c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 801353e:	4b4f      	ldr	r3, [pc, #316]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013540:	2200      	movs	r2, #0
 8013542:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8013544:	4b4d      	ldr	r3, [pc, #308]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013546:	2200      	movs	r2, #0
 8013548:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 801354a:	484c      	ldr	r0, [pc, #304]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 801354c:	f7ef fb00 	bl	8002b50 <HAL_DMA_Init>
 8013550:	4603      	mov	r3, r0
 8013552:	2b00      	cmp	r3, #0
 8013554:	d001      	beq.n	801355a <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 8013556:	f7ff fec5 	bl	80132e4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	4a47      	ldr	r2, [pc, #284]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 801355e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8013562:	4a46      	ldr	r2, [pc, #280]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	4a44      	ldr	r2, [pc, #272]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 801356c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8013570:	4a42      	ldr	r2, [pc, #264]	@ (801367c <HAL_SAI_MspInit+0x1fc>)
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	681b      	ldr	r3, [r3, #0]
 801357a:	4a42      	ldr	r2, [pc, #264]	@ (8013684 <HAL_SAI_MspInit+0x204>)
 801357c:	4293      	cmp	r3, r2
 801357e:	d171      	bne.n	8013664 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8013580:	4b3b      	ldr	r3, [pc, #236]	@ (8013670 <HAL_SAI_MspInit+0x1f0>)
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d116      	bne.n	80135b6 <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8013588:	4b3a      	ldr	r3, [pc, #232]	@ (8013674 <HAL_SAI_MspInit+0x1f4>)
 801358a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801358e:	4a39      	ldr	r2, [pc, #228]	@ (8013674 <HAL_SAI_MspInit+0x1f4>)
 8013590:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8013594:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8013598:	4b36      	ldr	r3, [pc, #216]	@ (8013674 <HAL_SAI_MspInit+0x1f4>)
 801359a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801359e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80135a2:	60fb      	str	r3, [r7, #12]
 80135a4:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80135a6:	2200      	movs	r2, #0
 80135a8:	2105      	movs	r1, #5
 80135aa:	2057      	movs	r0, #87	@ 0x57
 80135ac:	f7ef fa9b 	bl	8002ae6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80135b0:	2057      	movs	r0, #87	@ 0x57
 80135b2:	f7ef fab2 	bl	8002b1a <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 80135b6:	4b2e      	ldr	r3, [pc, #184]	@ (8013670 <HAL_SAI_MspInit+0x1f0>)
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	3301      	adds	r3, #1
 80135bc:	4a2c      	ldr	r2, [pc, #176]	@ (8013670 <HAL_SAI_MspInit+0x1f0>)
 80135be:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80135c0:	2308      	movs	r3, #8
 80135c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80135c4:	2302      	movs	r3, #2
 80135c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80135c8:	2300      	movs	r3, #0
 80135ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80135cc:	2300      	movs	r3, #0
 80135ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80135d0:	2306      	movs	r3, #6
 80135d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80135d4:	f107 0314 	add.w	r3, r7, #20
 80135d8:	4619      	mov	r1, r3
 80135da:	4827      	ldr	r0, [pc, #156]	@ (8013678 <HAL_SAI_MspInit+0x1f8>)
 80135dc:	f7f2 f900 	bl	80057e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 80135e0:	4b29      	ldr	r3, [pc, #164]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 80135e2:	4a2a      	ldr	r2, [pc, #168]	@ (801368c <HAL_SAI_MspInit+0x20c>)
 80135e4:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 80135e6:	4b28      	ldr	r3, [pc, #160]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 80135e8:	2258      	movs	r2, #88	@ 0x58
 80135ea:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80135ec:	4b26      	ldr	r3, [pc, #152]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 80135ee:	2200      	movs	r2, #0
 80135f0:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80135f2:	4b25      	ldr	r3, [pc, #148]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 80135f4:	2200      	movs	r2, #0
 80135f6:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 80135f8:	4b23      	ldr	r3, [pc, #140]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 80135fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80135fe:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8013600:	4b21      	ldr	r3, [pc, #132]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 8013602:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8013606:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8013608:	4b1f      	ldr	r3, [pc, #124]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 801360a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 801360e:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8013610:	4b1d      	ldr	r3, [pc, #116]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 8013612:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013616:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 8013618:	4b1b      	ldr	r3, [pc, #108]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 801361a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 801361e:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8013620:	4b19      	ldr	r3, [pc, #100]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 8013622:	2204      	movs	r2, #4
 8013624:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8013626:	4b18      	ldr	r3, [pc, #96]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 8013628:	2200      	movs	r2, #0
 801362a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 801362c:	4b16      	ldr	r3, [pc, #88]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 801362e:	2200      	movs	r2, #0
 8013630:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8013632:	4b15      	ldr	r3, [pc, #84]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 8013634:	2200      	movs	r2, #0
 8013636:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8013638:	4813      	ldr	r0, [pc, #76]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 801363a:	f7ef fa89 	bl	8002b50 <HAL_DMA_Init>
 801363e:	4603      	mov	r3, r0
 8013640:	2b00      	cmp	r3, #0
 8013642:	d001      	beq.n	8013648 <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 8013644:	f7ff fe4e 	bl	80132e4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	4a0f      	ldr	r2, [pc, #60]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 801364c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8013650:	4a0d      	ldr	r2, [pc, #52]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	4a0b      	ldr	r2, [pc, #44]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 801365a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 801365e:	4a0a      	ldr	r2, [pc, #40]	@ (8013688 <HAL_SAI_MspInit+0x208>)
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8013664:	bf00      	nop
 8013666:	3728      	adds	r7, #40	@ 0x28
 8013668:	46bd      	mov	sp, r7
 801366a:	bd80      	pop	{r7, pc}
 801366c:	40015804 	.word	0x40015804
 8013670:	24008cb8 	.word	0x24008cb8
 8013674:	58024400 	.word	0x58024400
 8013678:	58021000 	.word	0x58021000
 801367c:	24008bc8 	.word	0x24008bc8
 8013680:	40020010 	.word	0x40020010
 8013684:	40015824 	.word	0x40015824
 8013688:	24008c40 	.word	0x24008c40
 801368c:	40020028 	.word	0x40020028

08013690 <audio_block_ring_advance>:

#include "sd_audio_block_ring.h"
#include <stddef.h>

static uint32_t audio_block_ring_advance(uint32_t index)
{
 8013690:	b480      	push	{r7}
 8013692:	b083      	sub	sp, #12
 8013694:	af00      	add	r7, sp, #0
 8013696:	6078      	str	r0, [r7, #4]
  return (index + 1U) % AUDIO_BLOCK_COUNT;
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	3301      	adds	r3, #1
 801369c:	f003 0303 	and.w	r3, r3, #3
}
 80136a0:	4618      	mov	r0, r3
 80136a2:	370c      	adds	r7, #12
 80136a4:	46bd      	mov	sp, r7
 80136a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136aa:	4770      	bx	lr

080136ac <audio_block_ring_init>:

audio_block_ring_t sd_audio_block_ring;

void audio_block_ring_init(audio_block_ring_t *ring)
{
 80136ac:	b480      	push	{r7}
 80136ae:	b083      	sub	sp, #12
 80136b0:	af00      	add	r7, sp, #0
 80136b2:	6078      	str	r0, [r7, #4]
  if (ring == NULL)
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d012      	beq.n	80136e0 <audio_block_ring_init+0x34>
  {
    return;
  }

  ring->write_index = 0U;
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80136c0:	461a      	mov	r2, r3
 80136c2:	2300      	movs	r3, #0
 80136c4:	6013      	str	r3, [r2, #0]
  ring->read_index = 0U;
 80136c6:	687b      	ldr	r3, [r7, #4]
 80136c8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80136cc:	461a      	mov	r2, r3
 80136ce:	2300      	movs	r3, #0
 80136d0:	6053      	str	r3, [r2, #4]
  ring->fill_level = 0U;
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80136d8:	461a      	mov	r2, r3
 80136da:	2300      	movs	r3, #0
 80136dc:	6093      	str	r3, [r2, #8]
 80136de:	e000      	b.n	80136e2 <audio_block_ring_init+0x36>
    return;
 80136e0:	bf00      	nop
}
 80136e2:	370c      	adds	r7, #12
 80136e4:	46bd      	mov	sp, r7
 80136e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ea:	4770      	bx	lr

080136ec <audio_block_ring_get_write_ptr>:

uint8_t *audio_block_ring_get_write_ptr(audio_block_ring_t *ring)
{
 80136ec:	b480      	push	{r7}
 80136ee:	b083      	sub	sp, #12
 80136f0:	af00      	add	r7, sp, #0
 80136f2:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level >= AUDIO_BLOCK_COUNT))
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d005      	beq.n	8013706 <audio_block_ring_get_write_ptr+0x1a>
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8013700:	689b      	ldr	r3, [r3, #8]
 8013702:	2b03      	cmp	r3, #3
 8013704:	d901      	bls.n	801370a <audio_block_ring_get_write_ptr+0x1e>
  {
    return NULL;
 8013706:	2300      	movs	r3, #0
 8013708:	e006      	b.n	8013718 <audio_block_ring_get_write_ptr+0x2c>
  }

  return ring->blocks[ring->write_index];
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	031b      	lsls	r3, r3, #12
 8013714:	687a      	ldr	r2, [r7, #4]
 8013716:	4413      	add	r3, r2
}
 8013718:	4618      	mov	r0, r3
 801371a:	370c      	adds	r7, #12
 801371c:	46bd      	mov	sp, r7
 801371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013722:	4770      	bx	lr

08013724 <audio_block_ring_produce>:

void audio_block_ring_produce(audio_block_ring_t *ring)
{
 8013724:	b580      	push	{r7, lr}
 8013726:	b082      	sub	sp, #8
 8013728:	af00      	add	r7, sp, #0
 801372a:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level >= AUDIO_BLOCK_COUNT))
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	2b00      	cmp	r3, #0
 8013730:	d01b      	beq.n	801376a <audio_block_ring_produce+0x46>
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8013738:	689b      	ldr	r3, [r3, #8]
 801373a:	2b03      	cmp	r3, #3
 801373c:	d815      	bhi.n	801376a <audio_block_ring_produce+0x46>
  {
    return;
  }

  ring->write_index = audio_block_ring_advance(ring->write_index);
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8013744:	681b      	ldr	r3, [r3, #0]
 8013746:	4618      	mov	r0, r3
 8013748:	f7ff ffa2 	bl	8013690 <audio_block_ring_advance>
 801374c:	4602      	mov	r2, r0
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8013754:	601a      	str	r2, [r3, #0]
  ring->fill_level++;
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 801375c:	689b      	ldr	r3, [r3, #8]
 801375e:	3301      	adds	r3, #1
 8013760:	687a      	ldr	r2, [r7, #4]
 8013762:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8013766:	6093      	str	r3, [r2, #8]
 8013768:	e000      	b.n	801376c <audio_block_ring_produce+0x48>
    return;
 801376a:	bf00      	nop
}
 801376c:	3708      	adds	r7, #8
 801376e:	46bd      	mov	sp, r7
 8013770:	bd80      	pop	{r7, pc}

08013772 <audio_block_ring_get_read_ptr>:

uint8_t *audio_block_ring_get_read_ptr(audio_block_ring_t *ring)
{
 8013772:	b480      	push	{r7}
 8013774:	b083      	sub	sp, #12
 8013776:	af00      	add	r7, sp, #0
 8013778:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level == 0U))
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	2b00      	cmp	r3, #0
 801377e:	d005      	beq.n	801378c <audio_block_ring_get_read_ptr+0x1a>
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8013786:	689b      	ldr	r3, [r3, #8]
 8013788:	2b00      	cmp	r3, #0
 801378a:	d101      	bne.n	8013790 <audio_block_ring_get_read_ptr+0x1e>
  {
    return NULL;
 801378c:	2300      	movs	r3, #0
 801378e:	e006      	b.n	801379e <audio_block_ring_get_read_ptr+0x2c>
  }

  return ring->blocks[ring->read_index];
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8013796:	685b      	ldr	r3, [r3, #4]
 8013798:	031b      	lsls	r3, r3, #12
 801379a:	687a      	ldr	r2, [r7, #4]
 801379c:	4413      	add	r3, r2
}
 801379e:	4618      	mov	r0, r3
 80137a0:	370c      	adds	r7, #12
 80137a2:	46bd      	mov	sp, r7
 80137a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a8:	4770      	bx	lr

080137aa <audio_block_ring_consume>:

void audio_block_ring_consume(audio_block_ring_t *ring)
{
 80137aa:	b580      	push	{r7, lr}
 80137ac:	b082      	sub	sp, #8
 80137ae:	af00      	add	r7, sp, #0
 80137b0:	6078      	str	r0, [r7, #4]
  if ((ring == NULL) || (ring->fill_level == 0U))
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d01b      	beq.n	80137f0 <audio_block_ring_consume+0x46>
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80137be:	689b      	ldr	r3, [r3, #8]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d015      	beq.n	80137f0 <audio_block_ring_consume+0x46>
  {
    return;
  }

  ring->read_index = audio_block_ring_advance(ring->read_index);
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80137ca:	685b      	ldr	r3, [r3, #4]
 80137cc:	4618      	mov	r0, r3
 80137ce:	f7ff ff5f 	bl	8013690 <audio_block_ring_advance>
 80137d2:	4602      	mov	r2, r0
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80137da:	605a      	str	r2, [r3, #4]
  ring->fill_level--;
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80137e2:	689b      	ldr	r3, [r3, #8]
 80137e4:	3b01      	subs	r3, #1
 80137e6:	687a      	ldr	r2, [r7, #4]
 80137e8:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 80137ec:	6093      	str	r3, [r2, #8]
 80137ee:	e000      	b.n	80137f2 <audio_block_ring_consume+0x48>
    return;
 80137f0:	bf00      	nop
}
 80137f2:	3708      	adds	r7, #8
 80137f4:	46bd      	mov	sp, r7
 80137f6:	bd80      	pop	{r7, pc}

080137f8 <audio_block_ring_fill_level>:

uint32_t audio_block_ring_fill_level(const audio_block_ring_t *ring)
{
 80137f8:	b480      	push	{r7}
 80137fa:	b083      	sub	sp, #12
 80137fc:	af00      	add	r7, sp, #0
 80137fe:	6078      	str	r0, [r7, #4]
  if (ring == NULL)
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	2b00      	cmp	r3, #0
 8013804:	d101      	bne.n	801380a <audio_block_ring_fill_level+0x12>
  {
    return 0U;
 8013806:	2300      	movs	r3, #0
 8013808:	e003      	b.n	8013812 <audio_block_ring_fill_level+0x1a>
  }

  return ring->fill_level;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8013810:	689b      	ldr	r3, [r3, #8]
}
 8013812:	4618      	mov	r0, r3
 8013814:	370c      	adds	r7, #12
 8013816:	46bd      	mov	sp, r7
 8013818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801381c:	4770      	bx	lr

0801381e <Fill_Buffer>:
  __attribute__((section(".ram_d1"), aligned(32)));
static uint32_t Buffer1[SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t)]
  __attribute__((section(".ram_d1"), aligned(32)));

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 801381e:	b480      	push	{r7}
 8013820:	b087      	sub	sp, #28
 8013822:	af00      	add	r7, sp, #0
 8013824:	60f8      	str	r0, [r7, #12]
 8013826:	60b9      	str	r1, [r7, #8]
 8013828:	607a      	str	r2, [r7, #4]
  for (uint32_t index = 0; index < buffer_length; index++)
 801382a:	2300      	movs	r3, #0
 801382c:	617b      	str	r3, [r7, #20]
 801382e:	e00a      	b.n	8013846 <Fill_Buffer+0x28>
  {
    pBuffer[index] = index + offset;
 8013830:	697b      	ldr	r3, [r7, #20]
 8013832:	009b      	lsls	r3, r3, #2
 8013834:	68fa      	ldr	r2, [r7, #12]
 8013836:	4413      	add	r3, r2
 8013838:	6979      	ldr	r1, [r7, #20]
 801383a:	687a      	ldr	r2, [r7, #4]
 801383c:	440a      	add	r2, r1
 801383e:	601a      	str	r2, [r3, #0]
  for (uint32_t index = 0; index < buffer_length; index++)
 8013840:	697b      	ldr	r3, [r7, #20]
 8013842:	3301      	adds	r3, #1
 8013844:	617b      	str	r3, [r7, #20]
 8013846:	697a      	ldr	r2, [r7, #20]
 8013848:	68bb      	ldr	r3, [r7, #8]
 801384a:	429a      	cmp	r2, r3
 801384c:	d3f0      	bcc.n	8013830 <Fill_Buffer+0x12>
  }
}
 801384e:	bf00      	nop
 8013850:	bf00      	nop
 8013852:	371c      	adds	r7, #28
 8013854:	46bd      	mov	sp, r7
 8013856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801385a:	4770      	bx	lr

0801385c <sd_stream_log>:

static void sd_stream_log(const char *message)
{
 801385c:	b580      	push	{r7, lr}
 801385e:	b082      	sub	sp, #8
 8013860:	af00      	add	r7, sp, #0
 8013862:	6078      	str	r0, [r7, #4]
  if (sd_logger != NULL)
 8013864:	4b05      	ldr	r3, [pc, #20]	@ (801387c <sd_stream_log+0x20>)
 8013866:	681b      	ldr	r3, [r3, #0]
 8013868:	2b00      	cmp	r3, #0
 801386a:	d003      	beq.n	8013874 <sd_stream_log+0x18>
  {
    sd_logger(message);
 801386c:	4b03      	ldr	r3, [pc, #12]	@ (801387c <sd_stream_log+0x20>)
 801386e:	681b      	ldr	r3, [r3, #0]
 8013870:	6878      	ldr	r0, [r7, #4]
 8013872:	4798      	blx	r3
  }
}
 8013874:	bf00      	nop
 8013876:	3708      	adds	r7, #8
 8013878:	46bd      	mov	sp, r7
 801387a:	bd80      	pop	{r7, pc}
 801387c:	2400cccc 	.word	0x2400cccc

08013880 <sd_stream_logf3>:
  }
}

static void sd_stream_logf3(const char *format, uint32_t value0, uint32_t value1,
                            uint32_t value2)
{
 8013880:	b580      	push	{r7, lr}
 8013882:	b09e      	sub	sp, #120	@ 0x78
 8013884:	af02      	add	r7, sp, #8
 8013886:	60f8      	str	r0, [r7, #12]
 8013888:	60b9      	str	r1, [r7, #8]
 801388a:	607a      	str	r2, [r7, #4]
 801388c:	603b      	str	r3, [r7, #0]
  if (sd_logger != NULL)
 801388e:	4b0c      	ldr	r3, [pc, #48]	@ (80138c0 <sd_stream_logf3+0x40>)
 8013890:	681b      	ldr	r3, [r3, #0]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d010      	beq.n	80138b8 <sd_stream_logf3+0x38>
  {
    char buffer[96];
    (void)snprintf(buffer, sizeof(buffer), format, (unsigned long)value0,
 8013896:	f107 0010 	add.w	r0, r7, #16
 801389a:	683b      	ldr	r3, [r7, #0]
 801389c:	9301      	str	r3, [sp, #4]
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	9300      	str	r3, [sp, #0]
 80138a2:	68bb      	ldr	r3, [r7, #8]
 80138a4:	68fa      	ldr	r2, [r7, #12]
 80138a6:	2160      	movs	r1, #96	@ 0x60
 80138a8:	f009 fb3a 	bl	801cf20 <sniprintf>
                   (unsigned long)value1, (unsigned long)value2);
    sd_logger(buffer);
 80138ac:	4b04      	ldr	r3, [pc, #16]	@ (80138c0 <sd_stream_logf3+0x40>)
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	f107 0210 	add.w	r2, r7, #16
 80138b4:	4610      	mov	r0, r2
 80138b6:	4798      	blx	r3
  }
}
 80138b8:	bf00      	nop
 80138ba:	3770      	adds	r7, #112	@ 0x70
 80138bc:	46bd      	mov	sp, r7
 80138be:	bd80      	pop	{r7, pc}
 80138c0:	2400cccc 	.word	0x2400cccc

080138c4 <sd_stream_reset_prefill>:

static void sd_stream_reset_prefill(uint32_t total_blocks)
{
 80138c4:	b480      	push	{r7}
 80138c6:	b085      	sub	sp, #20
 80138c8:	af00      	add	r7, sp, #0
 80138ca:	6078      	str	r0, [r7, #4]
  uint32_t total_buffers = total_blocks / SD_STREAM_BLOCKS_PER_BUFFER;
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	08db      	lsrs	r3, r3, #3
 80138d0:	60fb      	str	r3, [r7, #12]
  sd_prefill_target = (total_buffers < AUDIO_BLOCK_COUNT) ? total_buffers : AUDIO_BLOCK_COUNT;
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	2b04      	cmp	r3, #4
 80138d6:	bf28      	it	cs
 80138d8:	2304      	movcs	r3, #4
 80138da:	4a0a      	ldr	r2, [pc, #40]	@ (8013904 <sd_stream_reset_prefill+0x40>)
 80138dc:	6013      	str	r3, [r2, #0]
  sd_prefill_count = 0U;
 80138de:	4b0a      	ldr	r3, [pc, #40]	@ (8013908 <sd_stream_reset_prefill+0x44>)
 80138e0:	2200      	movs	r2, #0
 80138e2:	601a      	str	r2, [r3, #0]
  sd_prefill_done = (sd_prefill_target == 0U) ? 1U : 0U;
 80138e4:	4b07      	ldr	r3, [pc, #28]	@ (8013904 <sd_stream_reset_prefill+0x40>)
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	d101      	bne.n	80138f0 <sd_stream_reset_prefill+0x2c>
 80138ec:	2201      	movs	r2, #1
 80138ee:	e000      	b.n	80138f2 <sd_stream_reset_prefill+0x2e>
 80138f0:	2200      	movs	r2, #0
 80138f2:	4b06      	ldr	r3, [pc, #24]	@ (801390c <sd_stream_reset_prefill+0x48>)
 80138f4:	701a      	strb	r2, [r3, #0]
}
 80138f6:	bf00      	nop
 80138f8:	3714      	adds	r7, #20
 80138fa:	46bd      	mov	sp, r7
 80138fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013900:	4770      	bx	lr
 8013902:	bf00      	nop
 8013904:	2400cd18 	.word	0x2400cd18
 8013908:	2400cd1c 	.word	0x2400cd1c
 801390c:	2400cd20 	.word	0x2400cd20

08013910 <sd_stream_note_prefill>:

static void sd_stream_note_prefill(void)
{
 8013910:	b480      	push	{r7}
 8013912:	af00      	add	r7, sp, #0
  if (sd_prefill_done == 0U)
 8013914:	4b0b      	ldr	r3, [pc, #44]	@ (8013944 <sd_stream_note_prefill+0x34>)
 8013916:	781b      	ldrb	r3, [r3, #0]
 8013918:	b2db      	uxtb	r3, r3
 801391a:	2b00      	cmp	r3, #0
 801391c:	d10d      	bne.n	801393a <sd_stream_note_prefill+0x2a>
  {
    sd_prefill_count++;
 801391e:	4b0a      	ldr	r3, [pc, #40]	@ (8013948 <sd_stream_note_prefill+0x38>)
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	3301      	adds	r3, #1
 8013924:	4a08      	ldr	r2, [pc, #32]	@ (8013948 <sd_stream_note_prefill+0x38>)
 8013926:	6013      	str	r3, [r2, #0]
    if (sd_prefill_count >= sd_prefill_target)
 8013928:	4b07      	ldr	r3, [pc, #28]	@ (8013948 <sd_stream_note_prefill+0x38>)
 801392a:	681a      	ldr	r2, [r3, #0]
 801392c:	4b07      	ldr	r3, [pc, #28]	@ (801394c <sd_stream_note_prefill+0x3c>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	429a      	cmp	r2, r3
 8013932:	d302      	bcc.n	801393a <sd_stream_note_prefill+0x2a>
    {
      sd_prefill_done = 1U;
 8013934:	4b03      	ldr	r3, [pc, #12]	@ (8013944 <sd_stream_note_prefill+0x34>)
 8013936:	2201      	movs	r2, #1
 8013938:	701a      	strb	r2, [r3, #0]
    }
  }
}
 801393a:	bf00      	nop
 801393c:	46bd      	mov	sp, r7
 801393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013942:	4770      	bx	lr
 8013944:	2400cd20 	.word	0x2400cd20
 8013948:	2400cd1c 	.word	0x2400cd1c
 801394c:	2400cd18 	.word	0x2400cd18

08013950 <sd_stream_try_produce_block>:

static void sd_stream_try_produce_block(const uint8_t *source)
{
 8013950:	b580      	push	{r7, lr}
 8013952:	b084      	sub	sp, #16
 8013954:	af00      	add	r7, sp, #0
 8013956:	6078      	str	r0, [r7, #4]
  uint8_t *write_ptr = audio_block_ring_get_write_ptr(&sd_audio_block_ring);
 8013958:	480b      	ldr	r0, [pc, #44]	@ (8013988 <sd_stream_try_produce_block+0x38>)
 801395a:	f7ff fec7 	bl	80136ec <audio_block_ring_get_write_ptr>
 801395e:	60f8      	str	r0, [r7, #12]

  if (write_ptr == NULL)
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	2b00      	cmp	r3, #0
 8013964:	d00b      	beq.n	801397e <sd_stream_try_produce_block+0x2e>
  {
    return;
  }

  memcpy(write_ptr, source, AUDIO_BLOCK_SIZE);
 8013966:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801396a:	6879      	ldr	r1, [r7, #4]
 801396c:	68f8      	ldr	r0, [r7, #12]
 801396e:	f009 fb7d 	bl	801d06c <memcpy>
  audio_block_ring_produce(&sd_audio_block_ring);
 8013972:	4805      	ldr	r0, [pc, #20]	@ (8013988 <sd_stream_try_produce_block+0x38>)
 8013974:	f7ff fed6 	bl	8013724 <audio_block_ring_produce>
  sd_stream_note_prefill();
 8013978:	f7ff ffca 	bl	8013910 <sd_stream_note_prefill>
 801397c:	e000      	b.n	8013980 <sd_stream_try_produce_block+0x30>
    return;
 801397e:	bf00      	nop
}
 8013980:	3710      	adds	r7, #16
 8013982:	46bd      	mov	sp, r7
 8013984:	bd80      	pop	{r7, pc}
 8013986:	bf00      	nop
 8013988:	24008cbc 	.word	0x24008cbc

0801398c <sd_stream_process_ready_buffers>:

static void sd_stream_process_ready_buffers(void)
{
 801398c:	b580      	push	{r7, lr}
 801398e:	b082      	sub	sp, #8
 8013990:	af00      	add	r7, sp, #0
  if (sd_operation != SD_STREAM_OP_READ)
 8013992:	4b1a      	ldr	r3, [pc, #104]	@ (80139fc <sd_stream_process_ready_buffers+0x70>)
 8013994:	781b      	ldrb	r3, [r3, #0]
 8013996:	2b01      	cmp	r3, #1
 8013998:	d12c      	bne.n	80139f4 <sd_stream_process_ready_buffers+0x68>
  {
    return;
  }

  if (sd_buf0_ready != 0U)
 801399a:	4b19      	ldr	r3, [pc, #100]	@ (8013a00 <sd_stream_process_ready_buffers+0x74>)
 801399c:	781b      	ldrb	r3, [r3, #0]
 801399e:	b2db      	uxtb	r3, r3
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d010      	beq.n	80139c6 <sd_stream_process_ready_buffers+0x3a>
  {
    uint32_t before = audio_block_ring_fill_level(&sd_audio_block_ring);
 80139a4:	4817      	ldr	r0, [pc, #92]	@ (8013a04 <sd_stream_process_ready_buffers+0x78>)
 80139a6:	f7ff ff27 	bl	80137f8 <audio_block_ring_fill_level>
 80139aa:	6078      	str	r0, [r7, #4]
    sd_stream_try_produce_block((const uint8_t *)Buffer0);
 80139ac:	4816      	ldr	r0, [pc, #88]	@ (8013a08 <sd_stream_process_ready_buffers+0x7c>)
 80139ae:	f7ff ffcf 	bl	8013950 <sd_stream_try_produce_block>
    if (audio_block_ring_fill_level(&sd_audio_block_ring) != before)
 80139b2:	4814      	ldr	r0, [pc, #80]	@ (8013a04 <sd_stream_process_ready_buffers+0x78>)
 80139b4:	f7ff ff20 	bl	80137f8 <audio_block_ring_fill_level>
 80139b8:	4602      	mov	r2, r0
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	4293      	cmp	r3, r2
 80139be:	d002      	beq.n	80139c6 <sd_stream_process_ready_buffers+0x3a>
    {
      sd_buf0_ready = 0U;
 80139c0:	4b0f      	ldr	r3, [pc, #60]	@ (8013a00 <sd_stream_process_ready_buffers+0x74>)
 80139c2:	2200      	movs	r2, #0
 80139c4:	701a      	strb	r2, [r3, #0]
    }
  }

  if (sd_buf1_ready != 0U)
 80139c6:	4b11      	ldr	r3, [pc, #68]	@ (8013a0c <sd_stream_process_ready_buffers+0x80>)
 80139c8:	781b      	ldrb	r3, [r3, #0]
 80139ca:	b2db      	uxtb	r3, r3
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d012      	beq.n	80139f6 <sd_stream_process_ready_buffers+0x6a>
  {
    uint32_t before = audio_block_ring_fill_level(&sd_audio_block_ring);
 80139d0:	480c      	ldr	r0, [pc, #48]	@ (8013a04 <sd_stream_process_ready_buffers+0x78>)
 80139d2:	f7ff ff11 	bl	80137f8 <audio_block_ring_fill_level>
 80139d6:	6038      	str	r0, [r7, #0]
    sd_stream_try_produce_block((const uint8_t *)Buffer1);
 80139d8:	480d      	ldr	r0, [pc, #52]	@ (8013a10 <sd_stream_process_ready_buffers+0x84>)
 80139da:	f7ff ffb9 	bl	8013950 <sd_stream_try_produce_block>
    if (audio_block_ring_fill_level(&sd_audio_block_ring) != before)
 80139de:	4809      	ldr	r0, [pc, #36]	@ (8013a04 <sd_stream_process_ready_buffers+0x78>)
 80139e0:	f7ff ff0a 	bl	80137f8 <audio_block_ring_fill_level>
 80139e4:	4602      	mov	r2, r0
 80139e6:	683b      	ldr	r3, [r7, #0]
 80139e8:	4293      	cmp	r3, r2
 80139ea:	d004      	beq.n	80139f6 <sd_stream_process_ready_buffers+0x6a>
    {
      sd_buf1_ready = 0U;
 80139ec:	4b07      	ldr	r3, [pc, #28]	@ (8013a0c <sd_stream_process_ready_buffers+0x80>)
 80139ee:	2200      	movs	r2, #0
 80139f0:	701a      	strb	r2, [r3, #0]
 80139f2:	e000      	b.n	80139f6 <sd_stream_process_ready_buffers+0x6a>
    return;
 80139f4:	bf00      	nop
    }
  }
}
 80139f6:	3708      	adds	r7, #8
 80139f8:	46bd      	mov	sp, r7
 80139fa:	bd80      	pop	{r7, pc}
 80139fc:	2400cd14 	.word	0x2400cd14
 8013a00:	2400cd15 	.word	0x2400cd15
 8013a04:	24008cbc 	.word	0x24008cbc
 8013a08:	24015f20 	.word	0x24015f20
 8013a0c:	2400cd16 	.word	0x2400cd16
 8013a10:	24016f20 	.word	0x24016f20

08013a14 <sd_stream_start_chunk>:

static HAL_StatusTypeDef sd_stream_start_chunk(sd_stream_operation_t operation)
{
 8013a14:	b5b0      	push	{r4, r5, r7, lr}
 8013a16:	b088      	sub	sp, #32
 8013a18:	af00      	add	r7, sp, #0
 8013a1a:	4603      	mov	r3, r0
 8013a1c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef hal_status;
  uint32_t chunk_blocks = sd_remaining_blocks;
 8013a1e:	4b3a      	ldr	r3, [pc, #232]	@ (8013b08 <sd_stream_start_chunk+0xf4>)
 8013a20:	681b      	ldr	r3, [r3, #0]
 8013a22:	61bb      	str	r3, [r7, #24]

  if ((operation == SD_STREAM_OP_NONE) || (sd_handle == NULL))
 8013a24:	79fb      	ldrb	r3, [r7, #7]
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d003      	beq.n	8013a32 <sd_stream_start_chunk+0x1e>
 8013a2a:	4b38      	ldr	r3, [pc, #224]	@ (8013b0c <sd_stream_start_chunk+0xf8>)
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d101      	bne.n	8013a36 <sd_stream_start_chunk+0x22>
  {
    return HAL_ERROR;
 8013a32:	2301      	movs	r3, #1
 8013a34:	e063      	b.n	8013afe <sd_stream_start_chunk+0xea>
  }

  if (chunk_blocks == 0U)
 8013a36:	69bb      	ldr	r3, [r7, #24]
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d101      	bne.n	8013a40 <sd_stream_start_chunk+0x2c>
  {
    return HAL_ERROR;
 8013a3c:	2301      	movs	r3, #1
 8013a3e:	e05e      	b.n	8013afe <sd_stream_start_chunk+0xea>
  }

  if (chunk_blocks > SD_STREAM_CHUNK_BLOCKS_MAX)
 8013a40:	69bb      	ldr	r3, [r7, #24]
 8013a42:	f64f 72f8 	movw	r2, #65528	@ 0xfff8
 8013a46:	4293      	cmp	r3, r2
 8013a48:	d902      	bls.n	8013a50 <sd_stream_start_chunk+0x3c>
  {
    chunk_blocks = SD_STREAM_CHUNK_BLOCKS_MAX;
 8013a4a:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 8013a4e:	61bb      	str	r3, [r7, #24]
  }

  if (operation == SD_STREAM_OP_READ)
 8013a50:	79fb      	ldrb	r3, [r7, #7]
 8013a52:	2b01      	cmp	r3, #1
 8013a54:	d11a      	bne.n	8013a8c <sd_stream_start_chunk+0x78>
  {
    uint32_t fill_level = audio_block_ring_fill_level(&sd_audio_block_ring);
 8013a56:	482e      	ldr	r0, [pc, #184]	@ (8013b10 <sd_stream_start_chunk+0xfc>)
 8013a58:	f7ff fece 	bl	80137f8 <audio_block_ring_fill_level>
 8013a5c:	6178      	str	r0, [r7, #20]
    uint32_t free_blocks = (fill_level >= AUDIO_BLOCK_COUNT)
                               ? 0U
                               : (AUDIO_BLOCK_COUNT - fill_level);
 8013a5e:	697b      	ldr	r3, [r7, #20]
 8013a60:	2b03      	cmp	r3, #3
 8013a62:	d803      	bhi.n	8013a6c <sd_stream_start_chunk+0x58>
 8013a64:	697b      	ldr	r3, [r7, #20]
 8013a66:	f1c3 0304 	rsb	r3, r3, #4
 8013a6a:	e000      	b.n	8013a6e <sd_stream_start_chunk+0x5a>
 8013a6c:	2300      	movs	r3, #0
    uint32_t free_blocks = (fill_level >= AUDIO_BLOCK_COUNT)
 8013a6e:	613b      	str	r3, [r7, #16]
    uint32_t max_chunk_blocks = free_blocks * SD_STREAM_BLOCKS_PER_BUFFER;
 8013a70:	693b      	ldr	r3, [r7, #16]
 8013a72:	00db      	lsls	r3, r3, #3
 8013a74:	60fb      	str	r3, [r7, #12]

    if (max_chunk_blocks == 0U)
 8013a76:	68fb      	ldr	r3, [r7, #12]
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d101      	bne.n	8013a80 <sd_stream_start_chunk+0x6c>
    {
      return HAL_BUSY;
 8013a7c:	2302      	movs	r3, #2
 8013a7e:	e03e      	b.n	8013afe <sd_stream_start_chunk+0xea>
    }

    if (chunk_blocks > max_chunk_blocks)
 8013a80:	69ba      	ldr	r2, [r7, #24]
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	429a      	cmp	r2, r3
 8013a86:	d901      	bls.n	8013a8c <sd_stream_start_chunk+0x78>
    {
      chunk_blocks = max_chunk_blocks;
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	61bb      	str	r3, [r7, #24]
    }
  }

  if (chunk_blocks == 0U)
 8013a8c:	69bb      	ldr	r3, [r7, #24]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d101      	bne.n	8013a96 <sd_stream_start_chunk+0x82>
  {
    return HAL_BUSY;
 8013a92:	2302      	movs	r3, #2
 8013a94:	e033      	b.n	8013afe <sd_stream_start_chunk+0xea>
  }

  sd_active_chunk_blocks = chunk_blocks;
 8013a96:	4a1f      	ldr	r2, [pc, #124]	@ (8013b14 <sd_stream_start_chunk+0x100>)
 8013a98:	69bb      	ldr	r3, [r7, #24]
 8013a9a:	6013      	str	r3, [r2, #0]

  if (operation == SD_STREAM_OP_READ)
 8013a9c:	79fb      	ldrb	r3, [r7, #7]
 8013a9e:	2b01      	cmp	r3, #1
 8013aa0:	d10a      	bne.n	8013ab8 <sd_stream_start_chunk+0xa4>
  {
    hal_status = HAL_SDEx_ReadBlocksDMAMultiBuffer(sd_handle, sd_current_block, chunk_blocks);
 8013aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8013b0c <sd_stream_start_chunk+0xf8>)
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	4a1c      	ldr	r2, [pc, #112]	@ (8013b18 <sd_stream_start_chunk+0x104>)
 8013aa8:	6811      	ldr	r1, [r2, #0]
 8013aaa:	69ba      	ldr	r2, [r7, #24]
 8013aac:	4618      	mov	r0, r3
 8013aae:	f7fa fbef 	bl	800e290 <HAL_SDEx_ReadBlocksDMAMultiBuffer>
 8013ab2:	4603      	mov	r3, r0
 8013ab4:	77fb      	strb	r3, [r7, #31]
 8013ab6:	e009      	b.n	8013acc <sd_stream_start_chunk+0xb8>
  }
  else
  {
    hal_status = HAL_SDEx_WriteBlocksDMAMultiBuffer(sd_handle, sd_current_block, chunk_blocks);
 8013ab8:	4b14      	ldr	r3, [pc, #80]	@ (8013b0c <sd_stream_start_chunk+0xf8>)
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	4a16      	ldr	r2, [pc, #88]	@ (8013b18 <sd_stream_start_chunk+0x104>)
 8013abe:	6811      	ldr	r1, [r2, #0]
 8013ac0:	69ba      	ldr	r2, [r7, #24]
 8013ac2:	4618      	mov	r0, r3
 8013ac4:	f7fa fc88 	bl	800e3d8 <HAL_SDEx_WriteBlocksDMAMultiBuffer>
 8013ac8:	4603      	mov	r3, r0
 8013aca:	77fb      	strb	r3, [r7, #31]
  }

  if (hal_status != HAL_OK)
 8013acc:	7ffb      	ldrb	r3, [r7, #31]
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d014      	beq.n	8013afc <sd_stream_start_chunk+0xe8>
  {
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 8013ad2:	7ffc      	ldrb	r4, [r7, #31]
                    (uint32_t)hal_status, (uint32_t)HAL_SD_GetError(sd_handle),
 8013ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8013b0c <sd_stream_start_chunk+0xf8>)
 8013ad6:	681b      	ldr	r3, [r3, #0]
 8013ad8:	4618      	mov	r0, r3
 8013ada:	f7f9 fb9f 	bl	800d21c <HAL_SD_GetError>
 8013ade:	4605      	mov	r5, r0
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 8013ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8013b0c <sd_stream_start_chunk+0xf8>)
 8013ae2:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 8013ae4:	4618      	mov	r0, r3
 8013ae6:	f7f9 ff45 	bl	800d974 <HAL_SD_GetCardState>
 8013aea:	4603      	mov	r3, r0
    sd_stream_logf3("SD chunk start failed: hal=%lu err=%lu state=%lu\r\n",
 8013aec:	462a      	mov	r2, r5
 8013aee:	4621      	mov	r1, r4
 8013af0:	480a      	ldr	r0, [pc, #40]	@ (8013b1c <sd_stream_start_chunk+0x108>)
 8013af2:	f7ff fec5 	bl	8013880 <sd_stream_logf3>
    sd_error = 1U;
 8013af6:	4b0a      	ldr	r3, [pc, #40]	@ (8013b20 <sd_stream_start_chunk+0x10c>)
 8013af8:	2201      	movs	r2, #1
 8013afa:	701a      	strb	r2, [r3, #0]
  }

  return hal_status;
 8013afc:	7ffb      	ldrb	r3, [r7, #31]
}
 8013afe:	4618      	mov	r0, r3
 8013b00:	3720      	adds	r7, #32
 8013b02:	46bd      	mov	sp, r7
 8013b04:	bdb0      	pop	{r4, r5, r7, pc}
 8013b06:	bf00      	nop
 8013b08:	2400ccf4 	.word	0x2400ccf4
 8013b0c:	2400ccc8 	.word	0x2400ccc8
 8013b10:	24008cbc 	.word	0x24008cbc
 8013b14:	2400ccf8 	.word	0x2400ccf8
 8013b18:	2400ccf0 	.word	0x2400ccf0
 8013b1c:	0801dec0 	.word	0x0801dec0
 8013b20:	2400ccd3 	.word	0x2400ccd3

08013b24 <sd_stream_init>:

HAL_StatusTypeDef sd_stream_init(SD_HandleTypeDef *hsd)
{
 8013b24:	b580      	push	{r7, lr}
 8013b26:	b082      	sub	sp, #8
 8013b28:	af00      	add	r7, sp, #0
 8013b2a:	6078      	str	r0, [r7, #4]
  if (hsd == NULL)
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d101      	bne.n	8013b36 <sd_stream_init+0x12>
  {
    return HAL_ERROR;
 8013b32:	2301      	movs	r3, #1
 8013b34:	e04e      	b.n	8013bd4 <sd_stream_init+0xb0>
  }

  sd_handle = hsd;
 8013b36:	4a29      	ldr	r2, [pc, #164]	@ (8013bdc <sd_stream_init+0xb8>)
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	6013      	str	r3, [r2, #0]
  sd_error = 0U;
 8013b3c:	4b28      	ldr	r3, [pc, #160]	@ (8013be0 <sd_stream_init+0xbc>)
 8013b3e:	2200      	movs	r2, #0
 8013b40:	701a      	strb	r2, [r3, #0]
  sd_rx_complete = 0U;
 8013b42:	4b28      	ldr	r3, [pc, #160]	@ (8013be4 <sd_stream_init+0xc0>)
 8013b44:	2200      	movs	r2, #0
 8013b46:	701a      	strb	r2, [r3, #0]
  sd_tx_complete = 0U;
 8013b48:	4b27      	ldr	r3, [pc, #156]	@ (8013be8 <sd_stream_init+0xc4>)
 8013b4a:	2200      	movs	r2, #0
 8013b4c:	701a      	strb	r2, [r3, #0]
  sd_rx_done_flag = 0U;
 8013b4e:	4b27      	ldr	r3, [pc, #156]	@ (8013bec <sd_stream_init+0xc8>)
 8013b50:	2200      	movs	r2, #0
 8013b52:	701a      	strb	r2, [r3, #0]
  sd_tx_done_flag = 0U;
 8013b54:	4b26      	ldr	r3, [pc, #152]	@ (8013bf0 <sd_stream_init+0xcc>)
 8013b56:	2200      	movs	r2, #0
 8013b58:	701a      	strb	r2, [r3, #0]
  sd_error_flag = 0U;
 8013b5a:	4b26      	ldr	r3, [pc, #152]	@ (8013bf4 <sd_stream_init+0xd0>)
 8013b5c:	2200      	movs	r2, #0
 8013b5e:	701a      	strb	r2, [r3, #0]
  sd_fsm_state = SD_FSM_IDLE;
 8013b60:	4b25      	ldr	r3, [pc, #148]	@ (8013bf8 <sd_stream_init+0xd4>)
 8013b62:	2200      	movs	r2, #0
 8013b64:	701a      	strb	r2, [r3, #0]
  read_buf0_count = 0U;
 8013b66:	4b25      	ldr	r3, [pc, #148]	@ (8013bfc <sd_stream_init+0xd8>)
 8013b68:	2200      	movs	r2, #0
 8013b6a:	601a      	str	r2, [r3, #0]
  read_buf1_count = 0U;
 8013b6c:	4b24      	ldr	r3, [pc, #144]	@ (8013c00 <sd_stream_init+0xdc>)
 8013b6e:	2200      	movs	r2, #0
 8013b70:	601a      	str	r2, [r3, #0]
  sd_write_count_buffer0 = 0U;
 8013b72:	4b24      	ldr	r3, [pc, #144]	@ (8013c04 <sd_stream_init+0xe0>)
 8013b74:	2200      	movs	r2, #0
 8013b76:	601a      	str	r2, [r3, #0]
  sd_write_count_buffer1 = 0U;
 8013b78:	4b23      	ldr	r3, [pc, #140]	@ (8013c08 <sd_stream_init+0xe4>)
 8013b7a:	2200      	movs	r2, #0
 8013b7c:	601a      	str	r2, [r3, #0]
  sd_total_blocks = 0U;
 8013b7e:	4b23      	ldr	r3, [pc, #140]	@ (8013c0c <sd_stream_init+0xe8>)
 8013b80:	2200      	movs	r2, #0
 8013b82:	601a      	str	r2, [r3, #0]
  sd_start_block = 0U;
 8013b84:	4b22      	ldr	r3, [pc, #136]	@ (8013c10 <sd_stream_init+0xec>)
 8013b86:	2200      	movs	r2, #0
 8013b88:	601a      	str	r2, [r3, #0]
  sd_current_block = 0U;
 8013b8a:	4b22      	ldr	r3, [pc, #136]	@ (8013c14 <sd_stream_init+0xf0>)
 8013b8c:	2200      	movs	r2, #0
 8013b8e:	601a      	str	r2, [r3, #0]
  sd_remaining_blocks = 0U;
 8013b90:	4b21      	ldr	r3, [pc, #132]	@ (8013c18 <sd_stream_init+0xf4>)
 8013b92:	2200      	movs	r2, #0
 8013b94:	601a      	str	r2, [r3, #0]
  sd_active_chunk_blocks = 0U;
 8013b96:	4b21      	ldr	r3, [pc, #132]	@ (8013c1c <sd_stream_init+0xf8>)
 8013b98:	2200      	movs	r2, #0
 8013b9a:	601a      	str	r2, [r3, #0]
  sd_operation = SD_STREAM_OP_NONE;
 8013b9c:	4b20      	ldr	r3, [pc, #128]	@ (8013c20 <sd_stream_init+0xfc>)
 8013b9e:	2200      	movs	r2, #0
 8013ba0:	701a      	strb	r2, [r3, #0]
  memset(&sd_stats, 0, sizeof(sd_stats));
 8013ba2:	2210      	movs	r2, #16
 8013ba4:	2100      	movs	r1, #0
 8013ba6:	481f      	ldr	r0, [pc, #124]	@ (8013c24 <sd_stream_init+0x100>)
 8013ba8:	f009 fa2c 	bl	801d004 <memset>
  sd_buf0_ready = 0U;
 8013bac:	4b1e      	ldr	r3, [pc, #120]	@ (8013c28 <sd_stream_init+0x104>)
 8013bae:	2200      	movs	r2, #0
 8013bb0:	701a      	strb	r2, [r3, #0]
  sd_buf1_ready = 0U;
 8013bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8013c2c <sd_stream_init+0x108>)
 8013bb4:	2200      	movs	r2, #0
 8013bb6:	701a      	strb	r2, [r3, #0]
  sd_stream_reset_prefill(0U);
 8013bb8:	2000      	movs	r0, #0
 8013bba:	f7ff fe83 	bl	80138c4 <sd_stream_reset_prefill>
  audio_block_ring_init(&sd_audio_block_ring);
 8013bbe:	481c      	ldr	r0, [pc, #112]	@ (8013c30 <sd_stream_init+0x10c>)
 8013bc0:	f7ff fd74 	bl	80136ac <audio_block_ring_init>

  return HAL_SDEx_ConfigDMAMultiBuffer(sd_handle, Buffer0, Buffer1,
 8013bc4:	4b05      	ldr	r3, [pc, #20]	@ (8013bdc <sd_stream_init+0xb8>)
 8013bc6:	6818      	ldr	r0, [r3, #0]
 8013bc8:	2308      	movs	r3, #8
 8013bca:	4a1a      	ldr	r2, [pc, #104]	@ (8013c34 <sd_stream_init+0x110>)
 8013bcc:	491a      	ldr	r1, [pc, #104]	@ (8013c38 <sd_stream_init+0x114>)
 8013bce:	f7fa fb3b 	bl	800e248 <HAL_SDEx_ConfigDMAMultiBuffer>
 8013bd2:	4603      	mov	r3, r0
                                       SD_STREAM_BLOCKS_PER_BUFFER);
}
 8013bd4:	4618      	mov	r0, r3
 8013bd6:	3708      	adds	r7, #8
 8013bd8:	46bd      	mov	sp, r7
 8013bda:	bd80      	pop	{r7, pc}
 8013bdc:	2400ccc8 	.word	0x2400ccc8
 8013be0:	2400ccd3 	.word	0x2400ccd3
 8013be4:	2400ccd1 	.word	0x2400ccd1
 8013be8:	2400ccd2 	.word	0x2400ccd2
 8013bec:	2400ccd4 	.word	0x2400ccd4
 8013bf0:	2400ccd5 	.word	0x2400ccd5
 8013bf4:	2400ccd6 	.word	0x2400ccd6
 8013bf8:	2400ccd7 	.word	0x2400ccd7
 8013bfc:	2400ccd8 	.word	0x2400ccd8
 8013c00:	2400ccdc 	.word	0x2400ccdc
 8013c04:	2400cce0 	.word	0x2400cce0
 8013c08:	2400cce4 	.word	0x2400cce4
 8013c0c:	2400cce8 	.word	0x2400cce8
 8013c10:	2400ccec 	.word	0x2400ccec
 8013c14:	2400ccf0 	.word	0x2400ccf0
 8013c18:	2400ccf4 	.word	0x2400ccf4
 8013c1c:	2400ccf8 	.word	0x2400ccf8
 8013c20:	2400cd14 	.word	0x2400cd14
 8013c24:	2400cd04 	.word	0x2400cd04
 8013c28:	2400cd15 	.word	0x2400cd15
 8013c2c:	2400cd16 	.word	0x2400cd16
 8013c30:	24008cbc 	.word	0x24008cbc
 8013c34:	24016f20 	.word	0x24016f20
 8013c38:	24015f20 	.word	0x24015f20

08013c3c <sd_stream_set_logger>:

void sd_stream_set_logger(void (*logger)(const char *message))
{
 8013c3c:	b480      	push	{r7}
 8013c3e:	b083      	sub	sp, #12
 8013c40:	af00      	add	r7, sp, #0
 8013c42:	6078      	str	r0, [r7, #4]
  sd_logger = logger;
 8013c44:	4a04      	ldr	r2, [pc, #16]	@ (8013c58 <sd_stream_set_logger+0x1c>)
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	6013      	str	r3, [r2, #0]
}
 8013c4a:	bf00      	nop
 8013c4c:	370c      	adds	r7, #12
 8013c4e:	46bd      	mov	sp, r7
 8013c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c54:	4770      	bx	lr
 8013c56:	bf00      	nop
 8013c58:	2400cccc 	.word	0x2400cccc

08013c5c <sd_stream_set_callback_logging>:

void sd_stream_set_callback_logging(bool enable)
{
 8013c5c:	b480      	push	{r7}
 8013c5e:	b083      	sub	sp, #12
 8013c60:	af00      	add	r7, sp, #0
 8013c62:	4603      	mov	r3, r0
 8013c64:	71fb      	strb	r3, [r7, #7]
  sd_log_callbacks = enable ? 1U : 0U;
 8013c66:	79fb      	ldrb	r3, [r7, #7]
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d001      	beq.n	8013c70 <sd_stream_set_callback_logging+0x14>
 8013c6c:	2201      	movs	r2, #1
 8013c6e:	e000      	b.n	8013c72 <sd_stream_set_callback_logging+0x16>
 8013c70:	2200      	movs	r2, #0
 8013c72:	4b04      	ldr	r3, [pc, #16]	@ (8013c84 <sd_stream_set_callback_logging+0x28>)
 8013c74:	701a      	strb	r2, [r3, #0]
}
 8013c76:	bf00      	nop
 8013c78:	370c      	adds	r7, #12
 8013c7a:	46bd      	mov	sp, r7
 8013c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c80:	4770      	bx	lr
 8013c82:	bf00      	nop
 8013c84:	2400ccd0 	.word	0x2400ccd0

08013c88 <sd_stream_start_read>:

HAL_StatusTypeDef sd_stream_start_read(uint32_t start_block, uint32_t total_blocks)
{
 8013c88:	b5b0      	push	{r4, r5, r7, lr}
 8013c8a:	b08e      	sub	sp, #56	@ 0x38
 8013c8c:	af00      	add	r7, sp, #0
 8013c8e:	6078      	str	r0, [r7, #4]
 8013c90:	6039      	str	r1, [r7, #0]
	HAL_SD_CardInfoTypeDef card_info;
	HAL_StatusTypeDef hal_status;
  uint32_t available_blocks;

  if (sd_handle == NULL)
 8013c92:	4b53      	ldr	r3, [pc, #332]	@ (8013de0 <sd_stream_start_read+0x158>)
 8013c94:	681b      	ldr	r3, [r3, #0]
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d101      	bne.n	8013c9e <sd_stream_start_read+0x16>
  {
    return HAL_ERROR;
 8013c9a:	2301      	movs	r3, #1
 8013c9c:	e09c      	b.n	8013dd8 <sd_stream_start_read+0x150>
  }

  if (total_blocks == 0U)
 8013c9e:	683b      	ldr	r3, [r7, #0]
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d101      	bne.n	8013ca8 <sd_stream_start_read+0x20>
  {
    return HAL_ERROR;
 8013ca4:	2301      	movs	r3, #1
 8013ca6:	e097      	b.n	8013dd8 <sd_stream_start_read+0x150>
  }

  hal_status = HAL_SD_GetCardInfo(sd_handle, &card_info);
 8013ca8:	4b4d      	ldr	r3, [pc, #308]	@ (8013de0 <sd_stream_start_read+0x158>)
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	f107 020c 	add.w	r2, r7, #12
 8013cb0:	4611      	mov	r1, r2
 8013cb2:	4618      	mov	r0, r3
 8013cb4:	f7f9 fd20 	bl	800d6f8 <HAL_SD_GetCardInfo>
 8013cb8:	4603      	mov	r3, r0
 8013cba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (hal_status != HAL_OK)
 8013cbe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d014      	beq.n	8013cf0 <sd_stream_start_read+0x68>
  {
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8013cc6:	f897 4037 	ldrb.w	r4, [r7, #55]	@ 0x37
                    (uint32_t)hal_status, (uint32_t)HAL_SD_GetError(sd_handle),
 8013cca:	4b45      	ldr	r3, [pc, #276]	@ (8013de0 <sd_stream_start_read+0x158>)
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	4618      	mov	r0, r3
 8013cd0:	f7f9 faa4 	bl	800d21c <HAL_SD_GetError>
 8013cd4:	4605      	mov	r5, r0
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8013cd6:	4b42      	ldr	r3, [pc, #264]	@ (8013de0 <sd_stream_start_read+0x158>)
 8013cd8:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 8013cda:	4618      	mov	r0, r3
 8013cdc:	f7f9 fe4a 	bl	800d974 <HAL_SD_GetCardState>
 8013ce0:	4603      	mov	r3, r0
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8013ce2:	462a      	mov	r2, r5
 8013ce4:	4621      	mov	r1, r4
 8013ce6:	483f      	ldr	r0, [pc, #252]	@ (8013de4 <sd_stream_start_read+0x15c>)
 8013ce8:	f7ff fdca 	bl	8013880 <sd_stream_logf3>
    return HAL_ERROR;
 8013cec:	2301      	movs	r3, #1
 8013cee:	e073      	b.n	8013dd8 <sd_stream_start_read+0x150>
  }

  if (start_block >= card_info.LogBlockNbr)
 8013cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cf2:	687a      	ldr	r2, [r7, #4]
 8013cf4:	429a      	cmp	r2, r3
 8013cf6:	d307      	bcc.n	8013d08 <sd_stream_start_read+0x80>
  {
    sd_stream_logf3("SD start beyond card: start=%lu total=%lu card=%lu\r\n",
 8013cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cfa:	683a      	ldr	r2, [r7, #0]
 8013cfc:	6879      	ldr	r1, [r7, #4]
 8013cfe:	483a      	ldr	r0, [pc, #232]	@ (8013de8 <sd_stream_start_read+0x160>)
 8013d00:	f7ff fdbe 	bl	8013880 <sd_stream_logf3>
                    start_block, total_blocks, card_info.LogBlockNbr);
    return HAL_ERROR;
 8013d04:	2301      	movs	r3, #1
 8013d06:	e067      	b.n	8013dd8 <sd_stream_start_read+0x150>
  }

  available_blocks = card_info.LogBlockNbr - start_block;
 8013d08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	1ad3      	subs	r3, r2, r3
 8013d0e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (total_blocks > available_blocks)
 8013d10:	683a      	ldr	r2, [r7, #0]
 8013d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d14:	429a      	cmp	r2, r3
 8013d16:	d901      	bls.n	8013d1c <sd_stream_start_read+0x94>
  {
    total_blocks = available_blocks;
 8013d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d1a:	603b      	str	r3, [r7, #0]
  }

  if (total_blocks == 0U)
 8013d1c:	683b      	ldr	r3, [r7, #0]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d104      	bne.n	8013d2c <sd_stream_start_read+0xa4>
  {
    sd_stream_log("SD start read rejected: zero blocks after clamp\r\n");
 8013d22:	4832      	ldr	r0, [pc, #200]	@ (8013dec <sd_stream_start_read+0x164>)
 8013d24:	f7ff fd9a 	bl	801385c <sd_stream_log>
    return HAL_ERROR;
 8013d28:	2301      	movs	r3, #1
 8013d2a:	e055      	b.n	8013dd8 <sd_stream_start_read+0x150>
  }

  if ((total_blocks % SD_STREAM_BLOCKS_PER_BUFFER) != 0U)
 8013d2c:	683b      	ldr	r3, [r7, #0]
 8013d2e:	f003 0307 	and.w	r3, r3, #7
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d00b      	beq.n	8013d4e <sd_stream_start_read+0xc6>
  {
    total_blocks = (total_blocks / SD_STREAM_BLOCKS_PER_BUFFER) * SD_STREAM_BLOCKS_PER_BUFFER;
 8013d36:	683b      	ldr	r3, [r7, #0]
 8013d38:	f023 0307 	bic.w	r3, r3, #7
 8013d3c:	603b      	str	r3, [r7, #0]
    if (total_blocks == 0U)
 8013d3e:	683b      	ldr	r3, [r7, #0]
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d104      	bne.n	8013d4e <sd_stream_start_read+0xc6>
    {
      sd_stream_log("SD start read rejected: block count too small\r\n");
 8013d44:	482a      	ldr	r0, [pc, #168]	@ (8013df0 <sd_stream_start_read+0x168>)
 8013d46:	f7ff fd89 	bl	801385c <sd_stream_log>
      return HAL_ERROR;
 8013d4a:	2301      	movs	r3, #1
 8013d4c:	e044      	b.n	8013dd8 <sd_stream_start_read+0x150>
    }
  }

  sd_rx_complete = 0U;
 8013d4e:	4b29      	ldr	r3, [pc, #164]	@ (8013df4 <sd_stream_start_read+0x16c>)
 8013d50:	2200      	movs	r2, #0
 8013d52:	701a      	strb	r2, [r3, #0]
  sd_error = 0U;
 8013d54:	4b28      	ldr	r3, [pc, #160]	@ (8013df8 <sd_stream_start_read+0x170>)
 8013d56:	2200      	movs	r2, #0
 8013d58:	701a      	strb	r2, [r3, #0]
  sd_total_blocks = total_blocks;
 8013d5a:	4a28      	ldr	r2, [pc, #160]	@ (8013dfc <sd_stream_start_read+0x174>)
 8013d5c:	683b      	ldr	r3, [r7, #0]
 8013d5e:	6013      	str	r3, [r2, #0]
  sd_start_block = start_block;
 8013d60:	4a27      	ldr	r2, [pc, #156]	@ (8013e00 <sd_stream_start_read+0x178>)
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	6013      	str	r3, [r2, #0]
  sd_current_block = start_block;
 8013d66:	4a27      	ldr	r2, [pc, #156]	@ (8013e04 <sd_stream_start_read+0x17c>)
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	6013      	str	r3, [r2, #0]
  sd_remaining_blocks = total_blocks;
 8013d6c:	4a26      	ldr	r2, [pc, #152]	@ (8013e08 <sd_stream_start_read+0x180>)
 8013d6e:	683b      	ldr	r3, [r7, #0]
 8013d70:	6013      	str	r3, [r2, #0]
  sd_active_chunk_blocks = 0U;
 8013d72:	4b26      	ldr	r3, [pc, #152]	@ (8013e0c <sd_stream_start_read+0x184>)
 8013d74:	2200      	movs	r2, #0
 8013d76:	601a      	str	r2, [r3, #0]
  read_buf0_count = 0U;
 8013d78:	4b25      	ldr	r3, [pc, #148]	@ (8013e10 <sd_stream_start_read+0x188>)
 8013d7a:	2200      	movs	r2, #0
 8013d7c:	601a      	str	r2, [r3, #0]
  read_buf1_count = 0U;
 8013d7e:	4b25      	ldr	r3, [pc, #148]	@ (8013e14 <sd_stream_start_read+0x18c>)
 8013d80:	2200      	movs	r2, #0
 8013d82:	601a      	str	r2, [r3, #0]
  sd_stats.start_block = start_block;
 8013d84:	4a24      	ldr	r2, [pc, #144]	@ (8013e18 <sd_stream_start_read+0x190>)
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	6013      	str	r3, [r2, #0]
  sd_stats.total_blocks = total_blocks;
 8013d8a:	4a23      	ldr	r2, [pc, #140]	@ (8013e18 <sd_stream_start_read+0x190>)
 8013d8c:	683b      	ldr	r3, [r7, #0]
 8013d8e:	6053      	str	r3, [r2, #4]
  sd_stats.buffer0_count = 0U;
 8013d90:	4b21      	ldr	r3, [pc, #132]	@ (8013e18 <sd_stream_start_read+0x190>)
 8013d92:	2200      	movs	r2, #0
 8013d94:	609a      	str	r2, [r3, #8]
  sd_stats.buffer1_count = 0U;
 8013d96:	4b20      	ldr	r3, [pc, #128]	@ (8013e18 <sd_stream_start_read+0x190>)
 8013d98:	2200      	movs	r2, #0
 8013d9a:	60da      	str	r2, [r3, #12]
  sd_operation = SD_STREAM_OP_READ;
 8013d9c:	4b1f      	ldr	r3, [pc, #124]	@ (8013e1c <sd_stream_start_read+0x194>)
 8013d9e:	2201      	movs	r2, #1
 8013da0:	701a      	strb	r2, [r3, #0]

  sd_rx_done_flag = 0U;
 8013da2:	4b1f      	ldr	r3, [pc, #124]	@ (8013e20 <sd_stream_start_read+0x198>)
 8013da4:	2200      	movs	r2, #0
 8013da6:	701a      	strb	r2, [r3, #0]
  sd_tx_done_flag = 0U;
 8013da8:	4b1e      	ldr	r3, [pc, #120]	@ (8013e24 <sd_stream_start_read+0x19c>)
 8013daa:	2200      	movs	r2, #0
 8013dac:	701a      	strb	r2, [r3, #0]
  sd_error_flag = 0U;
 8013dae:	4b1e      	ldr	r3, [pc, #120]	@ (8013e28 <sd_stream_start_read+0x1a0>)
 8013db0:	2200      	movs	r2, #0
 8013db2:	701a      	strb	r2, [r3, #0]
  sd_fsm_state = SD_FSM_START_CHUNK;
 8013db4:	4b1d      	ldr	r3, [pc, #116]	@ (8013e2c <sd_stream_start_read+0x1a4>)
 8013db6:	2201      	movs	r2, #1
 8013db8:	701a      	strb	r2, [r3, #0]
  sd_buf0_ready = 0U;
 8013dba:	4b1d      	ldr	r3, [pc, #116]	@ (8013e30 <sd_stream_start_read+0x1a8>)
 8013dbc:	2200      	movs	r2, #0
 8013dbe:	701a      	strb	r2, [r3, #0]
  sd_buf1_ready = 0U;
 8013dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8013e34 <sd_stream_start_read+0x1ac>)
 8013dc2:	2200      	movs	r2, #0
 8013dc4:	701a      	strb	r2, [r3, #0]
  sd_stream_reset_prefill(sd_total_blocks);
 8013dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8013dfc <sd_stream_start_read+0x174>)
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	4618      	mov	r0, r3
 8013dcc:	f7ff fd7a 	bl	80138c4 <sd_stream_reset_prefill>
  audio_block_ring_init(&sd_audio_block_ring);
 8013dd0:	4819      	ldr	r0, [pc, #100]	@ (8013e38 <sd_stream_start_read+0x1b0>)
 8013dd2:	f7ff fc6b 	bl	80136ac <audio_block_ring_init>
  return HAL_OK;
 8013dd6:	2300      	movs	r3, #0
}
 8013dd8:	4618      	mov	r0, r3
 8013dda:	3738      	adds	r7, #56	@ 0x38
 8013ddc:	46bd      	mov	sp, r7
 8013dde:	bdb0      	pop	{r4, r5, r7, pc}
 8013de0:	2400ccc8 	.word	0x2400ccc8
 8013de4:	0801def4 	.word	0x0801def4
 8013de8:	0801df28 	.word	0x0801df28
 8013dec:	0801df60 	.word	0x0801df60
 8013df0:	0801df94 	.word	0x0801df94
 8013df4:	2400ccd1 	.word	0x2400ccd1
 8013df8:	2400ccd3 	.word	0x2400ccd3
 8013dfc:	2400cce8 	.word	0x2400cce8
 8013e00:	2400ccec 	.word	0x2400ccec
 8013e04:	2400ccf0 	.word	0x2400ccf0
 8013e08:	2400ccf4 	.word	0x2400ccf4
 8013e0c:	2400ccf8 	.word	0x2400ccf8
 8013e10:	2400ccd8 	.word	0x2400ccd8
 8013e14:	2400ccdc 	.word	0x2400ccdc
 8013e18:	2400cd04 	.word	0x2400cd04
 8013e1c:	2400cd14 	.word	0x2400cd14
 8013e20:	2400ccd4 	.word	0x2400ccd4
 8013e24:	2400ccd5 	.word	0x2400ccd5
 8013e28:	2400ccd6 	.word	0x2400ccd6
 8013e2c:	2400ccd7 	.word	0x2400ccd7
 8013e30:	2400cd15 	.word	0x2400cd15
 8013e34:	2400cd16 	.word	0x2400cd16
 8013e38:	24008cbc 	.word	0x24008cbc

08013e3c <sd_stream_is_complete>:
  }
  return (sd_handle->State != HAL_SD_STATE_READY);
}

bool sd_stream_is_complete(void)
{
 8013e3c:	b480      	push	{r7}
 8013e3e:	af00      	add	r7, sp, #0
  return ((sd_rx_complete != 0U) || (sd_tx_complete != 0U));
 8013e40:	4b0a      	ldr	r3, [pc, #40]	@ (8013e6c <sd_stream_is_complete+0x30>)
 8013e42:	781b      	ldrb	r3, [r3, #0]
 8013e44:	b2db      	uxtb	r3, r3
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d104      	bne.n	8013e54 <sd_stream_is_complete+0x18>
 8013e4a:	4b09      	ldr	r3, [pc, #36]	@ (8013e70 <sd_stream_is_complete+0x34>)
 8013e4c:	781b      	ldrb	r3, [r3, #0]
 8013e4e:	b2db      	uxtb	r3, r3
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d001      	beq.n	8013e58 <sd_stream_is_complete+0x1c>
 8013e54:	2301      	movs	r3, #1
 8013e56:	e000      	b.n	8013e5a <sd_stream_is_complete+0x1e>
 8013e58:	2300      	movs	r3, #0
 8013e5a:	f003 0301 	and.w	r3, r3, #1
 8013e5e:	b2db      	uxtb	r3, r3
}
 8013e60:	4618      	mov	r0, r3
 8013e62:	46bd      	mov	sp, r7
 8013e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e68:	4770      	bx	lr
 8013e6a:	bf00      	nop
 8013e6c:	2400ccd1 	.word	0x2400ccd1
 8013e70:	2400ccd2 	.word	0x2400ccd2

08013e74 <sd_stream_has_error>:

bool sd_stream_has_error(void)
{
 8013e74:	b480      	push	{r7}
 8013e76:	af00      	add	r7, sp, #0
  return (sd_error != 0U);
 8013e78:	4b06      	ldr	r3, [pc, #24]	@ (8013e94 <sd_stream_has_error+0x20>)
 8013e7a:	781b      	ldrb	r3, [r3, #0]
 8013e7c:	b2db      	uxtb	r3, r3
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	bf14      	ite	ne
 8013e82:	2301      	movne	r3, #1
 8013e84:	2300      	moveq	r3, #0
 8013e86:	b2db      	uxtb	r3, r3
}
 8013e88:	4618      	mov	r0, r3
 8013e8a:	46bd      	mov	sp, r7
 8013e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e90:	4770      	bx	lr
 8013e92:	bf00      	nop
 8013e94:	2400ccd3 	.word	0x2400ccd3

08013e98 <sd_stream_get_read_buf0_count>:
{
  return &sd_stats;
}

uint32_t sd_stream_get_read_buf0_count(void)
{
 8013e98:	b480      	push	{r7}
 8013e9a:	af00      	add	r7, sp, #0
  return read_buf0_count;
 8013e9c:	4b03      	ldr	r3, [pc, #12]	@ (8013eac <sd_stream_get_read_buf0_count+0x14>)
 8013e9e:	681b      	ldr	r3, [r3, #0]
}
 8013ea0:	4618      	mov	r0, r3
 8013ea2:	46bd      	mov	sp, r7
 8013ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea8:	4770      	bx	lr
 8013eaa:	bf00      	nop
 8013eac:	2400ccd8 	.word	0x2400ccd8

08013eb0 <sd_stream_get_read_buf1_count>:

uint32_t sd_stream_get_read_buf1_count(void)
{
 8013eb0:	b480      	push	{r7}
 8013eb2:	af00      	add	r7, sp, #0
  return read_buf1_count;
 8013eb4:	4b03      	ldr	r3, [pc, #12]	@ (8013ec4 <sd_stream_get_read_buf1_count+0x14>)
 8013eb6:	681b      	ldr	r3, [r3, #0]
}
 8013eb8:	4618      	mov	r0, r3
 8013eba:	46bd      	mov	sp, r7
 8013ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ec0:	4770      	bx	lr
 8013ec2:	bf00      	nop
 8013ec4:	2400ccdc 	.word	0x2400ccdc

08013ec8 <sd_stream_get_buffer0>:

const uint32_t *sd_stream_get_buffer0(void)
{
 8013ec8:	b480      	push	{r7}
 8013eca:	af00      	add	r7, sp, #0
  return Buffer0;
 8013ecc:	4b02      	ldr	r3, [pc, #8]	@ (8013ed8 <sd_stream_get_buffer0+0x10>)
}
 8013ece:	4618      	mov	r0, r3
 8013ed0:	46bd      	mov	sp, r7
 8013ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed6:	4770      	bx	lr
 8013ed8:	24015f20 	.word	0x24015f20

08013edc <sd_stream_get_buffer1>:

const uint32_t *sd_stream_get_buffer1(void)
{
 8013edc:	b480      	push	{r7}
 8013ede:	af00      	add	r7, sp, #0
  return Buffer1;
 8013ee0:	4b02      	ldr	r3, [pc, #8]	@ (8013eec <sd_stream_get_buffer1+0x10>)
}
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eea:	4770      	bx	lr
 8013eec:	24016f20 	.word	0x24016f20

08013ef0 <sd_tasklet_is_active>:

static bool sd_tasklet_is_active(void)
{
 8013ef0:	b480      	push	{r7}
 8013ef2:	af00      	add	r7, sp, #0
  return (sd_fsm_state != SD_FSM_IDLE) &&
 8013ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8013f24 <sd_tasklet_is_active+0x34>)
 8013ef6:	781b      	ldrb	r3, [r3, #0]
         (sd_fsm_state != SD_FSM_DONE) &&
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d009      	beq.n	8013f10 <sd_tasklet_is_active+0x20>
 8013efc:	4b09      	ldr	r3, [pc, #36]	@ (8013f24 <sd_tasklet_is_active+0x34>)
 8013efe:	781b      	ldrb	r3, [r3, #0]
  return (sd_fsm_state != SD_FSM_IDLE) &&
 8013f00:	2b03      	cmp	r3, #3
 8013f02:	d005      	beq.n	8013f10 <sd_tasklet_is_active+0x20>
         (sd_fsm_state != SD_FSM_ERROR);
 8013f04:	4b07      	ldr	r3, [pc, #28]	@ (8013f24 <sd_tasklet_is_active+0x34>)
 8013f06:	781b      	ldrb	r3, [r3, #0]
         (sd_fsm_state != SD_FSM_DONE) &&
 8013f08:	2b04      	cmp	r3, #4
 8013f0a:	d001      	beq.n	8013f10 <sd_tasklet_is_active+0x20>
 8013f0c:	2301      	movs	r3, #1
 8013f0e:	e000      	b.n	8013f12 <sd_tasklet_is_active+0x22>
 8013f10:	2300      	movs	r3, #0
 8013f12:	f003 0301 	and.w	r3, r3, #1
 8013f16:	b2db      	uxtb	r3, r3
}
 8013f18:	4618      	mov	r0, r3
 8013f1a:	46bd      	mov	sp, r7
 8013f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f20:	4770      	bx	lr
 8013f22:	bf00      	nop
 8013f24:	2400ccd7 	.word	0x2400ccd7

08013f28 <sd_tasklet_step>:

static void sd_tasklet_step(void)
{
 8013f28:	b580      	push	{r7, lr}
 8013f2a:	b082      	sub	sp, #8
 8013f2c:	af00      	add	r7, sp, #0
  sd_stream_process_ready_buffers();
 8013f2e:	f7ff fd2d 	bl	801398c <sd_stream_process_ready_buffers>

  switch (sd_fsm_state)
 8013f32:	4b52      	ldr	r3, [pc, #328]	@ (801407c <sd_tasklet_step+0x154>)
 8013f34:	781b      	ldrb	r3, [r3, #0]
 8013f36:	2b04      	cmp	r3, #4
 8013f38:	f200 809c 	bhi.w	8014074 <sd_tasklet_step+0x14c>
 8013f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8013f44 <sd_tasklet_step+0x1c>)
 8013f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f42:	bf00      	nop
 8013f44:	0801406b 	.word	0x0801406b
 8013f48:	08013f59 	.word	0x08013f59
 8013f4c:	08013fbd 	.word	0x08013fbd
 8013f50:	0801406b 	.word	0x0801406b
 8013f54:	0801406b 	.word	0x0801406b
  {
    case SD_FSM_IDLE:
      break;

    case SD_FSM_START_CHUNK:
      if ((sd_handle == NULL) || (sd_operation == SD_STREAM_OP_NONE))
 8013f58:	4b49      	ldr	r3, [pc, #292]	@ (8014080 <sd_tasklet_step+0x158>)
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	d003      	beq.n	8013f68 <sd_tasklet_step+0x40>
 8013f60:	4b48      	ldr	r3, [pc, #288]	@ (8014084 <sd_tasklet_step+0x15c>)
 8013f62:	781b      	ldrb	r3, [r3, #0]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d103      	bne.n	8013f70 <sd_tasklet_step+0x48>
      {
        sd_fsm_state = SD_FSM_IDLE;
 8013f68:	4b44      	ldr	r3, [pc, #272]	@ (801407c <sd_tasklet_step+0x154>)
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	701a      	strb	r2, [r3, #0]
        break;
 8013f6e:	e081      	b.n	8014074 <sd_tasklet_step+0x14c>
      }
      if (HAL_SD_GetCardState(sd_handle) != HAL_SD_CARD_TRANSFER)
 8013f70:	4b43      	ldr	r3, [pc, #268]	@ (8014080 <sd_tasklet_step+0x158>)
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	4618      	mov	r0, r3
 8013f76:	f7f9 fcfd 	bl	800d974 <HAL_SD_GetCardState>
 8013f7a:	4603      	mov	r3, r0
 8013f7c:	2b04      	cmp	r3, #4
 8013f7e:	d176      	bne.n	801406e <sd_tasklet_step+0x146>
      {
        break;
      }
      sd_rx_done_flag = 0U;
 8013f80:	4b41      	ldr	r3, [pc, #260]	@ (8014088 <sd_tasklet_step+0x160>)
 8013f82:	2200      	movs	r2, #0
 8013f84:	701a      	strb	r2, [r3, #0]
      sd_tx_done_flag = 0U;
 8013f86:	4b41      	ldr	r3, [pc, #260]	@ (801408c <sd_tasklet_step+0x164>)
 8013f88:	2200      	movs	r2, #0
 8013f8a:	701a      	strb	r2, [r3, #0]
      {
        HAL_StatusTypeDef start_status = sd_stream_start_chunk(sd_operation);
 8013f8c:	4b3d      	ldr	r3, [pc, #244]	@ (8014084 <sd_tasklet_step+0x15c>)
 8013f8e:	781b      	ldrb	r3, [r3, #0]
 8013f90:	4618      	mov	r0, r3
 8013f92:	f7ff fd3f 	bl	8013a14 <sd_stream_start_chunk>
 8013f96:	4603      	mov	r3, r0
 8013f98:	71fb      	strb	r3, [r7, #7]
        if (start_status == HAL_OK)
 8013f9a:	79fb      	ldrb	r3, [r7, #7]
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d103      	bne.n	8013fa8 <sd_tasklet_step+0x80>
        {
          sd_fsm_state = SD_FSM_WAIT_TRANSFER;
 8013fa0:	4b36      	ldr	r3, [pc, #216]	@ (801407c <sd_tasklet_step+0x154>)
 8013fa2:	2202      	movs	r2, #2
 8013fa4:	701a      	strb	r2, [r3, #0]
        {
          sd_error_flag = 1U;
          sd_fsm_state = SD_FSM_ERROR;
        }
      }
      break;
 8013fa6:	e065      	b.n	8014074 <sd_tasklet_step+0x14c>
        else if (start_status == HAL_BUSY)
 8013fa8:	79fb      	ldrb	r3, [r7, #7]
 8013faa:	2b02      	cmp	r3, #2
 8013fac:	d061      	beq.n	8014072 <sd_tasklet_step+0x14a>
          sd_error_flag = 1U;
 8013fae:	4b38      	ldr	r3, [pc, #224]	@ (8014090 <sd_tasklet_step+0x168>)
 8013fb0:	2201      	movs	r2, #1
 8013fb2:	701a      	strb	r2, [r3, #0]
          sd_fsm_state = SD_FSM_ERROR;
 8013fb4:	4b31      	ldr	r3, [pc, #196]	@ (801407c <sd_tasklet_step+0x154>)
 8013fb6:	2204      	movs	r2, #4
 8013fb8:	701a      	strb	r2, [r3, #0]
      break;
 8013fba:	e05b      	b.n	8014074 <sd_tasklet_step+0x14c>

    case SD_FSM_WAIT_TRANSFER:
      if (sd_error_flag != 0U)
 8013fbc:	4b34      	ldr	r3, [pc, #208]	@ (8014090 <sd_tasklet_step+0x168>)
 8013fbe:	781b      	ldrb	r3, [r3, #0]
 8013fc0:	b2db      	uxtb	r3, r3
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d00c      	beq.n	8013fe0 <sd_tasklet_step+0xb8>
      {
        sd_error_flag = 0U;
 8013fc6:	4b32      	ldr	r3, [pc, #200]	@ (8014090 <sd_tasklet_step+0x168>)
 8013fc8:	2200      	movs	r2, #0
 8013fca:	701a      	strb	r2, [r3, #0]
        sd_error = 1U;
 8013fcc:	4b31      	ldr	r3, [pc, #196]	@ (8014094 <sd_tasklet_step+0x16c>)
 8013fce:	2201      	movs	r2, #1
 8013fd0:	701a      	strb	r2, [r3, #0]
        sd_operation = SD_STREAM_OP_NONE;
 8013fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8014084 <sd_tasklet_step+0x15c>)
 8013fd4:	2200      	movs	r2, #0
 8013fd6:	701a      	strb	r2, [r3, #0]
        sd_fsm_state = SD_FSM_ERROR;
 8013fd8:	4b28      	ldr	r3, [pc, #160]	@ (801407c <sd_tasklet_step+0x154>)
 8013fda:	2204      	movs	r2, #4
 8013fdc:	701a      	strb	r2, [r3, #0]
        break;
 8013fde:	e049      	b.n	8014074 <sd_tasklet_step+0x14c>
      }

      if ((sd_operation == SD_STREAM_OP_READ && sd_rx_done_flag == 0U) ||
 8013fe0:	4b28      	ldr	r3, [pc, #160]	@ (8014084 <sd_tasklet_step+0x15c>)
 8013fe2:	781b      	ldrb	r3, [r3, #0]
 8013fe4:	2b01      	cmp	r3, #1
 8013fe6:	d104      	bne.n	8013ff2 <sd_tasklet_step+0xca>
 8013fe8:	4b27      	ldr	r3, [pc, #156]	@ (8014088 <sd_tasklet_step+0x160>)
 8013fea:	781b      	ldrb	r3, [r3, #0]
 8013fec:	b2db      	uxtb	r3, r3
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d040      	beq.n	8014074 <sd_tasklet_step+0x14c>
          (sd_operation == SD_STREAM_OP_WRITE && sd_tx_done_flag == 0U))
 8013ff2:	4b24      	ldr	r3, [pc, #144]	@ (8014084 <sd_tasklet_step+0x15c>)
 8013ff4:	781b      	ldrb	r3, [r3, #0]
      if ((sd_operation == SD_STREAM_OP_READ && sd_rx_done_flag == 0U) ||
 8013ff6:	2b02      	cmp	r3, #2
 8013ff8:	d104      	bne.n	8014004 <sd_tasklet_step+0xdc>
          (sd_operation == SD_STREAM_OP_WRITE && sd_tx_done_flag == 0U))
 8013ffa:	4b24      	ldr	r3, [pc, #144]	@ (801408c <sd_tasklet_step+0x164>)
 8013ffc:	781b      	ldrb	r3, [r3, #0]
 8013ffe:	b2db      	uxtb	r3, r3
 8014000:	2b00      	cmp	r3, #0
 8014002:	d037      	beq.n	8014074 <sd_tasklet_step+0x14c>
      {
        break;
      }

      if (sd_operation == SD_STREAM_OP_READ)
 8014004:	4b1f      	ldr	r3, [pc, #124]	@ (8014084 <sd_tasklet_step+0x15c>)
 8014006:	781b      	ldrb	r3, [r3, #0]
 8014008:	2b01      	cmp	r3, #1
 801400a:	d103      	bne.n	8014014 <sd_tasklet_step+0xec>
      {
        sd_rx_done_flag = 0U;
 801400c:	4b1e      	ldr	r3, [pc, #120]	@ (8014088 <sd_tasklet_step+0x160>)
 801400e:	2200      	movs	r2, #0
 8014010:	701a      	strb	r2, [r3, #0]
 8014012:	e002      	b.n	801401a <sd_tasklet_step+0xf2>
      }
      else
      {
        sd_tx_done_flag = 0U;
 8014014:	4b1d      	ldr	r3, [pc, #116]	@ (801408c <sd_tasklet_step+0x164>)
 8014016:	2200      	movs	r2, #0
 8014018:	701a      	strb	r2, [r3, #0]
      }

      sd_current_block += sd_active_chunk_blocks;
 801401a:	4b1f      	ldr	r3, [pc, #124]	@ (8014098 <sd_tasklet_step+0x170>)
 801401c:	681a      	ldr	r2, [r3, #0]
 801401e:	4b1f      	ldr	r3, [pc, #124]	@ (801409c <sd_tasklet_step+0x174>)
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	4413      	add	r3, r2
 8014024:	4a1d      	ldr	r2, [pc, #116]	@ (801409c <sd_tasklet_step+0x174>)
 8014026:	6013      	str	r3, [r2, #0]
      sd_remaining_blocks -= sd_active_chunk_blocks;
 8014028:	4b1b      	ldr	r3, [pc, #108]	@ (8014098 <sd_tasklet_step+0x170>)
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	4a1c      	ldr	r2, [pc, #112]	@ (80140a0 <sd_tasklet_step+0x178>)
 801402e:	6812      	ldr	r2, [r2, #0]
 8014030:	1ad3      	subs	r3, r2, r3
 8014032:	4a1b      	ldr	r2, [pc, #108]	@ (80140a0 <sd_tasklet_step+0x178>)
 8014034:	6013      	str	r3, [r2, #0]

      if (sd_remaining_blocks > 0U)
 8014036:	4b1a      	ldr	r3, [pc, #104]	@ (80140a0 <sd_tasklet_step+0x178>)
 8014038:	681b      	ldr	r3, [r3, #0]
 801403a:	2b00      	cmp	r3, #0
 801403c:	d003      	beq.n	8014046 <sd_tasklet_step+0x11e>
      {
        sd_fsm_state = SD_FSM_START_CHUNK;
 801403e:	4b0f      	ldr	r3, [pc, #60]	@ (801407c <sd_tasklet_step+0x154>)
 8014040:	2201      	movs	r2, #1
 8014042:	701a      	strb	r2, [r3, #0]
          sd_tx_complete = 1U;
        }
        sd_operation = SD_STREAM_OP_NONE;
        sd_fsm_state = SD_FSM_DONE;
      }
      break;
 8014044:	e016      	b.n	8014074 <sd_tasklet_step+0x14c>
        if (sd_operation == SD_STREAM_OP_READ)
 8014046:	4b0f      	ldr	r3, [pc, #60]	@ (8014084 <sd_tasklet_step+0x15c>)
 8014048:	781b      	ldrb	r3, [r3, #0]
 801404a:	2b01      	cmp	r3, #1
 801404c:	d103      	bne.n	8014056 <sd_tasklet_step+0x12e>
          sd_rx_complete = 1U;
 801404e:	4b15      	ldr	r3, [pc, #84]	@ (80140a4 <sd_tasklet_step+0x17c>)
 8014050:	2201      	movs	r2, #1
 8014052:	701a      	strb	r2, [r3, #0]
 8014054:	e002      	b.n	801405c <sd_tasklet_step+0x134>
          sd_tx_complete = 1U;
 8014056:	4b14      	ldr	r3, [pc, #80]	@ (80140a8 <sd_tasklet_step+0x180>)
 8014058:	2201      	movs	r2, #1
 801405a:	701a      	strb	r2, [r3, #0]
        sd_operation = SD_STREAM_OP_NONE;
 801405c:	4b09      	ldr	r3, [pc, #36]	@ (8014084 <sd_tasklet_step+0x15c>)
 801405e:	2200      	movs	r2, #0
 8014060:	701a      	strb	r2, [r3, #0]
        sd_fsm_state = SD_FSM_DONE;
 8014062:	4b06      	ldr	r3, [pc, #24]	@ (801407c <sd_tasklet_step+0x154>)
 8014064:	2203      	movs	r2, #3
 8014066:	701a      	strb	r2, [r3, #0]
      break;
 8014068:	e004      	b.n	8014074 <sd_tasklet_step+0x14c>
      break;
 801406a:	bf00      	nop
 801406c:	e002      	b.n	8014074 <sd_tasklet_step+0x14c>
        break;
 801406e:	bf00      	nop
 8014070:	e000      	b.n	8014074 <sd_tasklet_step+0x14c>
          break;
 8014072:	bf00      	nop
      break;

    case SD_FSM_ERROR:
      break;
  }
}
 8014074:	bf00      	nop
 8014076:	3708      	adds	r7, #8
 8014078:	46bd      	mov	sp, r7
 801407a:	bd80      	pop	{r7, pc}
 801407c:	2400ccd7 	.word	0x2400ccd7
 8014080:	2400ccc8 	.word	0x2400ccc8
 8014084:	2400cd14 	.word	0x2400cd14
 8014088:	2400ccd4 	.word	0x2400ccd4
 801408c:	2400ccd5 	.word	0x2400ccd5
 8014090:	2400ccd6 	.word	0x2400ccd6
 8014094:	2400ccd3 	.word	0x2400ccd3
 8014098:	2400ccf8 	.word	0x2400ccf8
 801409c:	2400ccf0 	.word	0x2400ccf0
 80140a0:	2400ccf4 	.word	0x2400ccf4
 80140a4:	2400ccd1 	.word	0x2400ccd1
 80140a8:	2400ccd2 	.word	0x2400ccd2

080140ac <sd_tasklet_poll_bounded>:
{
  sd_tasklet_step();
}

void sd_tasklet_poll_bounded(uint32_t max_steps)
{
 80140ac:	b580      	push	{r7, lr}
 80140ae:	b084      	sub	sp, #16
 80140b0:	af00      	add	r7, sp, #0
 80140b2:	6078      	str	r0, [r7, #4]
  uint32_t n = 0U;
 80140b4:	2300      	movs	r3, #0
 80140b6:	60fb      	str	r3, [r7, #12]
  for (; n < max_steps; n++)
 80140b8:	e00c      	b.n	80140d4 <sd_tasklet_poll_bounded+0x28>
  {
    sd_tasklet_step();
 80140ba:	f7ff ff35 	bl	8013f28 <sd_tasklet_step>
    if (!sd_tasklet_is_active())
 80140be:	f7ff ff17 	bl	8013ef0 <sd_tasklet_is_active>
 80140c2:	4603      	mov	r3, r0
 80140c4:	f083 0301 	eor.w	r3, r3, #1
 80140c8:	b2db      	uxtb	r3, r3
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d107      	bne.n	80140de <sd_tasklet_poll_bounded+0x32>
  for (; n < max_steps; n++)
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	3301      	adds	r3, #1
 80140d2:	60fb      	str	r3, [r7, #12]
 80140d4:	68fa      	ldr	r2, [r7, #12]
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	429a      	cmp	r2, r3
 80140da:	d3ee      	bcc.n	80140ba <sd_tasklet_poll_bounded+0xe>
 80140dc:	e000      	b.n	80140e0 <sd_tasklet_poll_bounded+0x34>
    {
      break;
 80140de:	bf00      	nop
    }
  }

  if ((max_steps > 0U) && (n >= max_steps) && sd_tasklet_is_active())
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d00d      	beq.n	8014102 <sd_tasklet_poll_bounded+0x56>
 80140e6:	68fa      	ldr	r2, [r7, #12]
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	429a      	cmp	r2, r3
 80140ec:	d309      	bcc.n	8014102 <sd_tasklet_poll_bounded+0x56>
 80140ee:	f7ff feff 	bl	8013ef0 <sd_tasklet_is_active>
 80140f2:	4603      	mov	r3, r0
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d004      	beq.n	8014102 <sd_tasklet_poll_bounded+0x56>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    sd_budget_hit_count++;
 80140f8:	4b04      	ldr	r3, [pc, #16]	@ (801410c <sd_tasklet_poll_bounded+0x60>)
 80140fa:	681b      	ldr	r3, [r3, #0]
 80140fc:	3301      	adds	r3, #1
 80140fe:	4a03      	ldr	r2, [pc, #12]	@ (801410c <sd_tasklet_poll_bounded+0x60>)
 8014100:	6013      	str	r3, [r2, #0]
#endif
  }
}
 8014102:	bf00      	nop
 8014104:	3710      	adds	r7, #16
 8014106:	46bd      	mov	sp, r7
 8014108:	bd80      	pop	{r7, pc}
 801410a:	bf00      	nop
 801410c:	240089d4 	.word	0x240089d4

08014110 <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014110:	b480      	push	{r7}
 8014112:	b083      	sub	sp, #12
 8014114:	af00      	add	r7, sp, #0
 8014116:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8014118:	4b09      	ldr	r3, [pc, #36]	@ (8014140 <HAL_SD_RxCpltCallback+0x30>)
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	687a      	ldr	r2, [r7, #4]
 801411e:	429a      	cmp	r2, r3
 8014120:	d107      	bne.n	8014132 <HAL_SD_RxCpltCallback+0x22>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_rx_cplt_count++;
 8014122:	4b08      	ldr	r3, [pc, #32]	@ (8014144 <HAL_SD_RxCpltCallback+0x34>)
 8014124:	681b      	ldr	r3, [r3, #0]
 8014126:	3301      	adds	r3, #1
 8014128:	4a06      	ldr	r2, [pc, #24]	@ (8014144 <HAL_SD_RxCpltCallback+0x34>)
 801412a:	6013      	str	r3, [r2, #0]
#endif
    sd_rx_done_flag = 1U;
 801412c:	4b06      	ldr	r3, [pc, #24]	@ (8014148 <HAL_SD_RxCpltCallback+0x38>)
 801412e:	2201      	movs	r2, #1
 8014130:	701a      	strb	r2, [r3, #0]
  }
}
 8014132:	bf00      	nop
 8014134:	370c      	adds	r7, #12
 8014136:	46bd      	mov	sp, r7
 8014138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801413c:	4770      	bx	lr
 801413e:	bf00      	nop
 8014140:	2400ccc8 	.word	0x2400ccc8
 8014144:	240089b0 	.word	0x240089b0
 8014148:	2400ccd4 	.word	0x2400ccd4

0801414c <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 801414c:	b480      	push	{r7}
 801414e:	b083      	sub	sp, #12
 8014150:	af00      	add	r7, sp, #0
 8014152:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8014154:	4b09      	ldr	r3, [pc, #36]	@ (801417c <HAL_SD_TxCpltCallback+0x30>)
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	687a      	ldr	r2, [r7, #4]
 801415a:	429a      	cmp	r2, r3
 801415c:	d107      	bne.n	801416e <HAL_SD_TxCpltCallback+0x22>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_tx_cplt_count++;
 801415e:	4b08      	ldr	r3, [pc, #32]	@ (8014180 <HAL_SD_TxCpltCallback+0x34>)
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	3301      	adds	r3, #1
 8014164:	4a06      	ldr	r2, [pc, #24]	@ (8014180 <HAL_SD_TxCpltCallback+0x34>)
 8014166:	6013      	str	r3, [r2, #0]
#endif
    sd_tx_done_flag = 1U;
 8014168:	4b06      	ldr	r3, [pc, #24]	@ (8014184 <HAL_SD_TxCpltCallback+0x38>)
 801416a:	2201      	movs	r2, #1
 801416c:	701a      	strb	r2, [r3, #0]
  }
}
 801416e:	bf00      	nop
 8014170:	370c      	adds	r7, #12
 8014172:	46bd      	mov	sp, r7
 8014174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014178:	4770      	bx	lr
 801417a:	bf00      	nop
 801417c:	2400ccc8 	.word	0x2400ccc8
 8014180:	240089b4 	.word	0x240089b4
 8014184:	2400ccd5 	.word	0x2400ccd5

08014188 <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8014188:	b480      	push	{r7}
 801418a:	b083      	sub	sp, #12
 801418c:	af00      	add	r7, sp, #0
 801418e:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8014190:	4b0a      	ldr	r3, [pc, #40]	@ (80141bc <HAL_SD_ErrorCallback+0x34>)
 8014192:	681b      	ldr	r3, [r3, #0]
 8014194:	687a      	ldr	r2, [r7, #4]
 8014196:	429a      	cmp	r2, r3
 8014198:	d10a      	bne.n	80141b0 <HAL_SD_ErrorCallback+0x28>
  {
#if BRICK6_ENABLE_DIAGNOSTICS
    brick6_sd_err_count++;
 801419a:	4b09      	ldr	r3, [pc, #36]	@ (80141c0 <HAL_SD_ErrorCallback+0x38>)
 801419c:	681b      	ldr	r3, [r3, #0]
 801419e:	3301      	adds	r3, #1
 80141a0:	4a07      	ldr	r2, [pc, #28]	@ (80141c0 <HAL_SD_ErrorCallback+0x38>)
 80141a2:	6013      	str	r3, [r2, #0]
#endif
    sd_error = 1U;
 80141a4:	4b07      	ldr	r3, [pc, #28]	@ (80141c4 <HAL_SD_ErrorCallback+0x3c>)
 80141a6:	2201      	movs	r2, #1
 80141a8:	701a      	strb	r2, [r3, #0]
    sd_error_flag = 1U;
 80141aa:	4b07      	ldr	r3, [pc, #28]	@ (80141c8 <HAL_SD_ErrorCallback+0x40>)
 80141ac:	2201      	movs	r2, #1
 80141ae:	701a      	strb	r2, [r3, #0]
  }
}
 80141b0:	bf00      	nop
 80141b2:	370c      	adds	r7, #12
 80141b4:	46bd      	mov	sp, r7
 80141b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ba:	4770      	bx	lr
 80141bc:	2400ccc8 	.word	0x2400ccc8
 80141c0:	240089b8 	.word	0x240089b8
 80141c4:	2400ccd3 	.word	0x2400ccd3
 80141c8:	2400ccd6 	.word	0x2400ccd6

080141cc <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:

void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 80141cc:	b480      	push	{r7}
 80141ce:	b083      	sub	sp, #12
 80141d0:	af00      	add	r7, sp, #0
 80141d2:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 80141d4:	4b11      	ldr	r3, [pc, #68]	@ (801421c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x50>)
 80141d6:	681b      	ldr	r3, [r3, #0]
 80141d8:	687a      	ldr	r2, [r7, #4]
 80141da:	429a      	cmp	r2, r3
 80141dc:	d117      	bne.n	801420e <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x42>
  {
    return;
  }

#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_sd_buf0_cplt_count++;
 80141de:	4b10      	ldr	r3, [pc, #64]	@ (8014220 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x54>)
 80141e0:	681b      	ldr	r3, [r3, #0]
 80141e2:	3301      	adds	r3, #1
 80141e4:	4a0e      	ldr	r2, [pc, #56]	@ (8014220 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x54>)
 80141e6:	6013      	str	r3, [r2, #0]
#endif
  read_buf0_count++;
 80141e8:	4b0e      	ldr	r3, [pc, #56]	@ (8014224 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 80141ea:	681b      	ldr	r3, [r3, #0]
 80141ec:	3301      	adds	r3, #1
 80141ee:	4a0d      	ldr	r2, [pc, #52]	@ (8014224 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 80141f0:	6013      	str	r3, [r2, #0]
  sd_stats.buffer0_count = read_buf0_count;
 80141f2:	4b0c      	ldr	r3, [pc, #48]	@ (8014224 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x58>)
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	4a0c      	ldr	r2, [pc, #48]	@ (8014228 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x5c>)
 80141f8:	6093      	str	r3, [r2, #8]
  if (sd_operation == SD_STREAM_OP_READ)
 80141fa:	4b0c      	ldr	r3, [pc, #48]	@ (801422c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x60>)
 80141fc:	781b      	ldrb	r3, [r3, #0]
 80141fe:	2b01      	cmp	r3, #1
 8014200:	d102      	bne.n	8014208 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x3c>
  {
    sd_buf0_ready = 1U;
 8014202:	4b0b      	ldr	r3, [pc, #44]	@ (8014230 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x64>)
 8014204:	2201      	movs	r2, #1
 8014206:	701a      	strb	r2, [r3, #0]
  }
  (void)sd_log_callbacks;
 8014208:	4b0a      	ldr	r3, [pc, #40]	@ (8014234 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x68>)
 801420a:	781b      	ldrb	r3, [r3, #0]
 801420c:	e000      	b.n	8014210 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x44>
    return;
 801420e:	bf00      	nop
}
 8014210:	370c      	adds	r7, #12
 8014212:	46bd      	mov	sp, r7
 8014214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014218:	4770      	bx	lr
 801421a:	bf00      	nop
 801421c:	2400ccc8 	.word	0x2400ccc8
 8014220:	240089bc 	.word	0x240089bc
 8014224:	2400ccd8 	.word	0x2400ccd8
 8014228:	2400cd04 	.word	0x2400cd04
 801422c:	2400cd14 	.word	0x2400cd14
 8014230:	2400cd15 	.word	0x2400cd15
 8014234:	2400ccd0 	.word	0x2400ccd0

08014238 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:

void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8014238:	b480      	push	{r7}
 801423a:	b083      	sub	sp, #12
 801423c:	af00      	add	r7, sp, #0
 801423e:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8014240:	4b11      	ldr	r3, [pc, #68]	@ (8014288 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x50>)
 8014242:	681b      	ldr	r3, [r3, #0]
 8014244:	687a      	ldr	r2, [r7, #4]
 8014246:	429a      	cmp	r2, r3
 8014248:	d117      	bne.n	801427a <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x42>
  {
    return;
  }

#if BRICK6_ENABLE_DIAGNOSTICS
  brick6_sd_buf1_cplt_count++;
 801424a:	4b10      	ldr	r3, [pc, #64]	@ (801428c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x54>)
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	3301      	adds	r3, #1
 8014250:	4a0e      	ldr	r2, [pc, #56]	@ (801428c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x54>)
 8014252:	6013      	str	r3, [r2, #0]
#endif
  read_buf1_count++;
 8014254:	4b0e      	ldr	r3, [pc, #56]	@ (8014290 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	3301      	adds	r3, #1
 801425a:	4a0d      	ldr	r2, [pc, #52]	@ (8014290 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 801425c:	6013      	str	r3, [r2, #0]
  sd_stats.buffer1_count = read_buf1_count;
 801425e:	4b0c      	ldr	r3, [pc, #48]	@ (8014290 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x58>)
 8014260:	681b      	ldr	r3, [r3, #0]
 8014262:	4a0c      	ldr	r2, [pc, #48]	@ (8014294 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x5c>)
 8014264:	60d3      	str	r3, [r2, #12]
  if (sd_operation == SD_STREAM_OP_READ)
 8014266:	4b0c      	ldr	r3, [pc, #48]	@ (8014298 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x60>)
 8014268:	781b      	ldrb	r3, [r3, #0]
 801426a:	2b01      	cmp	r3, #1
 801426c:	d102      	bne.n	8014274 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x3c>
  {
    sd_buf1_ready = 1U;
 801426e:	4b0b      	ldr	r3, [pc, #44]	@ (801429c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x64>)
 8014270:	2201      	movs	r2, #1
 8014272:	701a      	strb	r2, [r3, #0]
  }
  (void)sd_log_callbacks;
 8014274:	4b0a      	ldr	r3, [pc, #40]	@ (80142a0 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x68>)
 8014276:	781b      	ldrb	r3, [r3, #0]
 8014278:	e000      	b.n	801427c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x44>
    return;
 801427a:	bf00      	nop
}
 801427c:	370c      	adds	r7, #12
 801427e:	46bd      	mov	sp, r7
 8014280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014284:	4770      	bx	lr
 8014286:	bf00      	nop
 8014288:	2400ccc8 	.word	0x2400ccc8
 801428c:	240089c0 	.word	0x240089c0
 8014290:	2400ccdc 	.word	0x2400ccdc
 8014294:	2400cd04 	.word	0x2400cd04
 8014298:	2400cd14 	.word	0x2400cd14
 801429c:	2400cd16 	.word	0x2400cd16
 80142a0:	2400ccd0 	.word	0x2400ccd0

080142a4 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:

void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b082      	sub	sp, #8
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 80142ac:	4b0f      	ldr	r3, [pc, #60]	@ (80142ec <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x48>)
 80142ae:	681b      	ldr	r3, [r3, #0]
 80142b0:	687a      	ldr	r2, [r7, #4]
 80142b2:	429a      	cmp	r2, r3
 80142b4:	d115      	bne.n	80142e2 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x3e>
  {
    return;
  }

  sd_write_count_buffer0++;
 80142b6:	4b0e      	ldr	r3, [pc, #56]	@ (80142f0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80142b8:	681b      	ldr	r3, [r3, #0]
 80142ba:	3301      	adds	r3, #1
 80142bc:	4a0c      	ldr	r2, [pc, #48]	@ (80142f0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80142be:	6013      	str	r3, [r2, #0]
  sd_stats.buffer0_count = sd_write_count_buffer0;
 80142c0:	4b0b      	ldr	r3, [pc, #44]	@ (80142f0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	4a0b      	ldr	r2, [pc, #44]	@ (80142f4 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x50>)
 80142c6:	6093      	str	r3, [r2, #8]
  Fill_Buffer(Buffer0, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
              sd_write_pattern0 + (sd_write_count_buffer0 * SD_STREAM_DATA_PATTERN_STEP));
 80142c8:	4b09      	ldr	r3, [pc, #36]	@ (80142f0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	041a      	lsls	r2, r3, #16
  Fill_Buffer(Buffer0, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
 80142ce:	4b0a      	ldr	r3, [pc, #40]	@ (80142f8 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x54>)
 80142d0:	681b      	ldr	r3, [r3, #0]
 80142d2:	4413      	add	r3, r2
 80142d4:	461a      	mov	r2, r3
 80142d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80142da:	4808      	ldr	r0, [pc, #32]	@ (80142fc <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x58>)
 80142dc:	f7ff fa9f 	bl	801381e <Fill_Buffer>
 80142e0:	e000      	b.n	80142e4 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x40>
    return;
 80142e2:	bf00      	nop
}
 80142e4:	3708      	adds	r7, #8
 80142e6:	46bd      	mov	sp, r7
 80142e8:	bd80      	pop	{r7, pc}
 80142ea:	bf00      	nop
 80142ec:	2400ccc8 	.word	0x2400ccc8
 80142f0:	2400cce0 	.word	0x2400cce0
 80142f4:	2400cd04 	.word	0x2400cd04
 80142f8:	2400ccfc 	.word	0x2400ccfc
 80142fc:	24015f20 	.word	0x24015f20

08014300 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:

void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8014300:	b580      	push	{r7, lr}
 8014302:	b082      	sub	sp, #8
 8014304:	af00      	add	r7, sp, #0
 8014306:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8014308:	4b0f      	ldr	r3, [pc, #60]	@ (8014348 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x48>)
 801430a:	681b      	ldr	r3, [r3, #0]
 801430c:	687a      	ldr	r2, [r7, #4]
 801430e:	429a      	cmp	r2, r3
 8014310:	d115      	bne.n	801433e <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x3e>
  {
    return;
  }

  sd_write_count_buffer1++;
 8014312:	4b0e      	ldr	r3, [pc, #56]	@ (801434c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	3301      	adds	r3, #1
 8014318:	4a0c      	ldr	r2, [pc, #48]	@ (801434c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 801431a:	6013      	str	r3, [r2, #0]
  sd_stats.buffer1_count = sd_write_count_buffer1;
 801431c:	4b0b      	ldr	r3, [pc, #44]	@ (801434c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 801431e:	681b      	ldr	r3, [r3, #0]
 8014320:	4a0b      	ldr	r2, [pc, #44]	@ (8014350 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x50>)
 8014322:	60d3      	str	r3, [r2, #12]
  Fill_Buffer(Buffer1, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
              sd_write_pattern1 + (sd_write_count_buffer1 * SD_STREAM_DATA_PATTERN_STEP));
 8014324:	4b09      	ldr	r3, [pc, #36]	@ (801434c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8014326:	681b      	ldr	r3, [r3, #0]
 8014328:	041a      	lsls	r2, r3, #16
  Fill_Buffer(Buffer1, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
 801432a:	4b0a      	ldr	r3, [pc, #40]	@ (8014354 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x54>)
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	4413      	add	r3, r2
 8014330:	461a      	mov	r2, r3
 8014332:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8014336:	4808      	ldr	r0, [pc, #32]	@ (8014358 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x58>)
 8014338:	f7ff fa71 	bl	801381e <Fill_Buffer>
 801433c:	e000      	b.n	8014340 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x40>
    return;
 801433e:	bf00      	nop
}
 8014340:	3708      	adds	r7, #8
 8014342:	46bd      	mov	sp, r7
 8014344:	bd80      	pop	{r7, pc}
 8014346:	bf00      	nop
 8014348:	2400ccc8 	.word	0x2400ccc8
 801434c:	2400cce4 	.word	0x2400cce4
 8014350:	2400cd04 	.word	0x2400cd04
 8014354:	2400cd00 	.word	0x2400cd00
 8014358:	24016f20 	.word	0x24016f20

0801435c <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 801435c:	b580      	push	{r7, lr}
 801435e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8014360:	4b0f      	ldr	r3, [pc, #60]	@ (80143a0 <MX_SDMMC1_SD_Init+0x44>)
 8014362:	4a10      	ldr	r2, [pc, #64]	@ (80143a4 <MX_SDMMC1_SD_Init+0x48>)
 8014364:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_FALLING;
 8014366:	4b0e      	ldr	r3, [pc, #56]	@ (80143a0 <MX_SDMMC1_SD_Init+0x44>)
 8014368:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 801436c:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 801436e:	4b0c      	ldr	r3, [pc, #48]	@ (80143a0 <MX_SDMMC1_SD_Init+0x44>)
 8014370:	2200      	movs	r2, #0
 8014372:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8014374:	4b0a      	ldr	r3, [pc, #40]	@ (80143a0 <MX_SDMMC1_SD_Init+0x44>)
 8014376:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 801437a:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 801437c:	4b08      	ldr	r3, [pc, #32]	@ (80143a0 <MX_SDMMC1_SD_Init+0x44>)
 801437e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8014382:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 8014384:	4b06      	ldr	r3, [pc, #24]	@ (80143a0 <MX_SDMMC1_SD_Init+0x44>)
 8014386:	2202      	movs	r2, #2
 8014388:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 801438a:	4805      	ldr	r0, [pc, #20]	@ (80143a0 <MX_SDMMC1_SD_Init+0x44>)
 801438c:	f7f8 fc6e 	bl	800cc6c <HAL_SD_Init>
 8014390:	4603      	mov	r3, r0
 8014392:	2b00      	cmp	r3, #0
 8014394:	d001      	beq.n	801439a <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 8014396:	f7fe ffa5 	bl	80132e4 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 801439a:	bf00      	nop
 801439c:	bd80      	pop	{r7, pc}
 801439e:	bf00      	nop
 80143a0:	2400cd24 	.word	0x2400cd24
 80143a4:	52007000 	.word	0x52007000

080143a8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80143a8:	b580      	push	{r7, lr}
 80143aa:	b0bc      	sub	sp, #240	@ 0xf0
 80143ac:	af00      	add	r7, sp, #0
 80143ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80143b0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80143b4:	2200      	movs	r2, #0
 80143b6:	601a      	str	r2, [r3, #0]
 80143b8:	605a      	str	r2, [r3, #4]
 80143ba:	609a      	str	r2, [r3, #8]
 80143bc:	60da      	str	r2, [r3, #12]
 80143be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80143c0:	f107 0318 	add.w	r3, r7, #24
 80143c4:	22c0      	movs	r2, #192	@ 0xc0
 80143c6:	2100      	movs	r1, #0
 80143c8:	4618      	mov	r0, r3
 80143ca:	f008 fe1b 	bl	801d004 <memset>
  if(sdHandle->Instance==SDMMC1)
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	681b      	ldr	r3, [r3, #0]
 80143d2:	4a4f      	ldr	r2, [pc, #316]	@ (8014510 <HAL_SD_MspInit+0x168>)
 80143d4:	4293      	cmp	r3, r2
 80143d6:	f040 8097 	bne.w	8014508 <HAL_SD_MspInit+0x160>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80143da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80143de:	f04f 0300 	mov.w	r3, #0
 80143e2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80143e6:	2300      	movs	r3, #0
 80143e8:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80143ea:	f107 0318 	add.w	r3, r7, #24
 80143ee:	4618      	mov	r0, r3
 80143f0:	f7f4 ff98 	bl	8009324 <HAL_RCCEx_PeriphCLKConfig>
 80143f4:	4603      	mov	r3, r0
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d001      	beq.n	80143fe <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 80143fa:	f7fe ff73 	bl	80132e4 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80143fe:	4b45      	ldr	r3, [pc, #276]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 8014400:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014404:	4a43      	ldr	r2, [pc, #268]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 8014406:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801440a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 801440e:	4b41      	ldr	r3, [pc, #260]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 8014410:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8014418:	617b      	str	r3, [r7, #20]
 801441a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 801441c:	4b3d      	ldr	r3, [pc, #244]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 801441e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014422:	4a3c      	ldr	r2, [pc, #240]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 8014424:	f043 0304 	orr.w	r3, r3, #4
 8014428:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801442c:	4b39      	ldr	r3, [pc, #228]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 801442e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014432:	f003 0304 	and.w	r3, r3, #4
 8014436:	613b      	str	r3, [r7, #16]
 8014438:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 801443a:	4b36      	ldr	r3, [pc, #216]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 801443c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014440:	4a34      	ldr	r2, [pc, #208]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 8014442:	f043 0308 	orr.w	r3, r3, #8
 8014446:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801444a:	4b32      	ldr	r3, [pc, #200]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 801444c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014450:	f003 0308 	and.w	r3, r3, #8
 8014454:	60fb      	str	r3, [r7, #12]
 8014456:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8014458:	4b2e      	ldr	r3, [pc, #184]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 801445a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801445e:	4a2d      	ldr	r2, [pc, #180]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 8014460:	f043 0302 	orr.w	r3, r3, #2
 8014464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8014468:	4b2a      	ldr	r3, [pc, #168]	@ (8014514 <HAL_SD_MspInit+0x16c>)
 801446a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801446e:	f003 0302 	and.w	r3, r3, #2
 8014472:	60bb      	str	r3, [r7, #8]
 8014474:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_CKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8014476:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 801447a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801447e:	2302      	movs	r3, #2
 8014480:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014484:	2300      	movs	r3, #0
 8014486:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801448a:	2303      	movs	r3, #3
 801448c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8014490:	230c      	movs	r3, #12
 8014492:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8014496:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 801449a:	4619      	mov	r1, r3
 801449c:	481e      	ldr	r0, [pc, #120]	@ (8014518 <HAL_SD_MspInit+0x170>)
 801449e:	f7f1 f99f 	bl	80057e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80144a2:	2304      	movs	r3, #4
 80144a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80144a8:	2302      	movs	r3, #2
 80144aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80144ae:	2300      	movs	r3, #0
 80144b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80144b4:	2303      	movs	r3, #3
 80144b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80144ba:	230c      	movs	r3, #12
 80144bc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80144c0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80144c4:	4619      	mov	r1, r3
 80144c6:	4815      	ldr	r0, [pc, #84]	@ (801451c <HAL_SD_MspInit+0x174>)
 80144c8:	f7f1 f98a 	bl	80057e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80144cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80144d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80144d4:	2302      	movs	r3, #2
 80144d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80144da:	2300      	movs	r3, #0
 80144dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80144e0:	2303      	movs	r3, #3
 80144e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SDIO1;
 80144e6:	2307      	movs	r3, #7
 80144e8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80144ec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80144f0:	4619      	mov	r1, r3
 80144f2:	480b      	ldr	r0, [pc, #44]	@ (8014520 <HAL_SD_MspInit+0x178>)
 80144f4:	f7f1 f974 	bl	80057e0 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 80144f8:	2200      	movs	r2, #0
 80144fa:	2105      	movs	r1, #5
 80144fc:	2031      	movs	r0, #49	@ 0x31
 80144fe:	f7ee faf2 	bl	8002ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8014502:	2031      	movs	r0, #49	@ 0x31
 8014504:	f7ee fb09 	bl	8002b1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8014508:	bf00      	nop
 801450a:	37f0      	adds	r7, #240	@ 0xf0
 801450c:	46bd      	mov	sp, r7
 801450e:	bd80      	pop	{r7, pc}
 8014510:	52007000 	.word	0x52007000
 8014514:	58024400 	.word	0x58024400
 8014518:	58020800 	.word	0x58020800
 801451c:	58020c00 	.word	0x58020c00
 8014520:	58020400 	.word	0x58020400

08014524 <sdram_swap16>:
{
 8014524:	b480      	push	{r7}
 8014526:	b083      	sub	sp, #12
 8014528:	af00      	add	r7, sp, #0
 801452a:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 8014532:	4618      	mov	r0, r3
 8014534:	370c      	adds	r7, #12
 8014536:	46bd      	mov	sp, r7
 8014538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801453c:	4770      	bx	lr

0801453e <sdram_write32>:
{
 801453e:	b590      	push	{r4, r7, lr}
 8014540:	b085      	sub	sp, #20
 8014542:	af00      	add	r7, sp, #0
 8014544:	6078      	str	r0, [r7, #4]
 8014546:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8014548:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 801454c:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	009b      	lsls	r3, r3, #2
 8014552:	68fa      	ldr	r2, [r7, #12]
 8014554:	18d4      	adds	r4, r2, r3
 8014556:	6838      	ldr	r0, [r7, #0]
 8014558:	f7ff ffe4 	bl	8014524 <sdram_swap16>
 801455c:	4603      	mov	r3, r0
 801455e:	6023      	str	r3, [r4, #0]
}
 8014560:	bf00      	nop
 8014562:	3714      	adds	r7, #20
 8014564:	46bd      	mov	sp, r7
 8014566:	bd90      	pop	{r4, r7, pc}

08014568 <sdram_read32>:
{
 8014568:	b580      	push	{r7, lr}
 801456a:	b084      	sub	sp, #16
 801456c:	af00      	add	r7, sp, #0
 801456e:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8014570:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8014574:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	009b      	lsls	r3, r3, #2
 801457a:	68fa      	ldr	r2, [r7, #12]
 801457c:	4413      	add	r3, r2
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 8014582:	68b8      	ldr	r0, [r7, #8]
 8014584:	f7ff ffce 	bl	8014524 <sdram_swap16>
 8014588:	4603      	mov	r3, r0
}
 801458a:	4618      	mov	r0, r3
 801458c:	3710      	adds	r7, #16
 801458e:	46bd      	mov	sp, r7
 8014590:	bd80      	pop	{r7, pc}
	...

08014594 <SDRAM_Init>:
/* =========================================================
 * Public API
 * ========================================================= */

void SDRAM_Init(void)
{
 8014594:	b580      	push	{r7, lr}
 8014596:	b082      	sub	sp, #8
 8014598:	af00      	add	r7, sp, #0
    const char *msg = "Starting SDRAM init...\r\n";
 801459a:	4b10      	ldr	r3, [pc, #64]	@ (80145dc <SDRAM_Init+0x48>)
 801459c:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 801459e:	6878      	ldr	r0, [r7, #4]
 80145a0:	f7eb fea8 	bl	80002f4 <strlen>
 80145a4:	4603      	mov	r3, r0
 80145a6:	b29a      	uxth	r2, r3
 80145a8:	230a      	movs	r3, #10
 80145aa:	6879      	ldr	r1, [r7, #4]
 80145ac:	480c      	ldr	r0, [pc, #48]	@ (80145e0 <SDRAM_Init+0x4c>)
 80145ae:	f7fa f890 	bl	800e6d2 <HAL_UART_Transmit>

    SDRAM_Initialization_Sequence(&hsdram1, &sdram_command);
 80145b2:	490c      	ldr	r1, [pc, #48]	@ (80145e4 <SDRAM_Init+0x50>)
 80145b4:	480c      	ldr	r0, [pc, #48]	@ (80145e8 <SDRAM_Init+0x54>)
 80145b6:	f000 f8d1 	bl	801475c <SDRAM_Initialization_Sequence>

    msg = "SDRAM init done\r\n";
 80145ba:	4b0c      	ldr	r3, [pc, #48]	@ (80145ec <SDRAM_Init+0x58>)
 80145bc:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 80145be:	6878      	ldr	r0, [r7, #4]
 80145c0:	f7eb fe98 	bl	80002f4 <strlen>
 80145c4:	4603      	mov	r3, r0
 80145c6:	b29a      	uxth	r2, r3
 80145c8:	230a      	movs	r3, #10
 80145ca:	6879      	ldr	r1, [r7, #4]
 80145cc:	4804      	ldr	r0, [pc, #16]	@ (80145e0 <SDRAM_Init+0x4c>)
 80145ce:	f7fa f880 	bl	800e6d2 <HAL_UART_Transmit>
}
 80145d2:	bf00      	nop
 80145d4:	3708      	adds	r7, #8
 80145d6:	46bd      	mov	sp, r7
 80145d8:	bd80      	pop	{r7, pc}
 80145da:	bf00      	nop
 80145dc:	0801dfc4 	.word	0x0801dfc4
 80145e0:	24014e40 	.word	0x24014e40
 80145e4:	2400cda0 	.word	0x2400cda0
 80145e8:	24008a0c 	.word	0x24008a0c
 80145ec:	0801dfe0 	.word	0x0801dfe0

080145f0 <SDRAM_Test>:

void SDRAM_Test(void)
{
 80145f0:	b580      	push	{r7, lr}
 80145f2:	b0a6      	sub	sp, #152	@ 0x98
 80145f4:	af02      	add	r7, sp, #8
    uint32_t index = 0;
 80145f6:	2300      	movs	r3, #0
 80145f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint32_t status = 0;
 80145fc:	2300      	movs	r3, #0
 80145fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint32_t fail_index = 0;
 8014602:	2300      	movs	r3, #0
 8014604:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    char log_buffer[128];

    HAL_UART_Transmit(&huart1, (uint8_t *)"Starting SDRAM test...\r\n", 25, 10);
 8014608:	230a      	movs	r3, #10
 801460a:	2219      	movs	r2, #25
 801460c:	494b      	ldr	r1, [pc, #300]	@ (801473c <SDRAM_Test+0x14c>)
 801460e:	484c      	ldr	r0, [pc, #304]	@ (8014740 <SDRAM_Test+0x150>)
 8014610:	f7fa f85f 	bl	800e6d2 <HAL_UART_Transmit>

    Fill_Buffer(sdram_tx_buffer, SDRAM_BUFFER_SIZE, 0xA244250FU);
 8014614:	4a4b      	ldr	r2, [pc, #300]	@ (8014744 <SDRAM_Test+0x154>)
 8014616:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801461a:	484b      	ldr	r0, [pc, #300]	@ (8014748 <SDRAM_Test+0x158>)
 801461c:	f000 f8fc 	bl	8014818 <Fill_Buffer>
    Fill_Buffer(sdram_rx_buffer, SDRAM_BUFFER_SIZE, 0xBBBBBBBBU);
 8014620:	f04f 32bb 	mov.w	r2, #3149642683	@ 0xbbbbbbbb
 8014624:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8014628:	4848      	ldr	r0, [pc, #288]	@ (801474c <SDRAM_Test+0x15c>)
 801462a:	f000 f8f5 	bl	8014818 <Fill_Buffer>

    /* Write */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801462e:	2300      	movs	r3, #0
 8014630:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8014634:	e00e      	b.n	8014654 <SDRAM_Test+0x64>
    {
        sdram_write32(index, sdram_tx_buffer[index]);
 8014636:	4a44      	ldr	r2, [pc, #272]	@ (8014748 <SDRAM_Test+0x158>)
 8014638:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801463c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014640:	4619      	mov	r1, r3
 8014642:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8014646:	f7ff ff7a 	bl	801453e <sdram_write32>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801464a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801464e:	3301      	adds	r3, #1
 8014650:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8014654:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014658:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801465c:	d3eb      	bcc.n	8014636 <SDRAM_Test+0x46>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"SDRAM write done\r\n", 18, 10);
 801465e:	230a      	movs	r3, #10
 8014660:	2212      	movs	r2, #18
 8014662:	493b      	ldr	r1, [pc, #236]	@ (8014750 <SDRAM_Test+0x160>)
 8014664:	4836      	ldr	r0, [pc, #216]	@ (8014740 <SDRAM_Test+0x150>)
 8014666:	f7fa f834 	bl	800e6d2 <HAL_UART_Transmit>

    /* Read */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801466a:	2300      	movs	r3, #0
 801466c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8014670:	e00e      	b.n	8014690 <SDRAM_Test+0xa0>
    {
        sdram_rx_buffer[index] = sdram_read32(index);
 8014672:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8014676:	f7ff ff77 	bl	8014568 <sdram_read32>
 801467a:	4602      	mov	r2, r0
 801467c:	4933      	ldr	r1, [pc, #204]	@ (801474c <SDRAM_Test+0x15c>)
 801467e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 8014686:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801468a:	3301      	adds	r3, #1
 801468c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8014690:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014694:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014698:	d3eb      	bcc.n	8014672 <SDRAM_Test+0x82>
    }

    /* Compare */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801469a:	2300      	movs	r3, #0
 801469c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80146a0:	e018      	b.n	80146d4 <SDRAM_Test+0xe4>
    {
        if (sdram_rx_buffer[index] != sdram_tx_buffer[index])
 80146a2:	4a2a      	ldr	r2, [pc, #168]	@ (801474c <SDRAM_Test+0x15c>)
 80146a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80146a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80146ac:	4926      	ldr	r1, [pc, #152]	@ (8014748 <SDRAM_Test+0x158>)
 80146ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80146b2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80146b6:	429a      	cmp	r2, r3
 80146b8:	d007      	beq.n	80146ca <SDRAM_Test+0xda>
        {
            status = 1;
 80146ba:	2301      	movs	r3, #1
 80146bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            fail_index = index;
 80146c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80146c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            break;
 80146c8:	e009      	b.n	80146de <SDRAM_Test+0xee>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80146ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80146ce:	3301      	adds	r3, #1
 80146d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80146d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80146d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80146dc:	d3e1      	bcc.n	80146a2 <SDRAM_Test+0xb2>
        }
    }

    if (status != 0U)
 80146de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80146e2:	2b00      	cmp	r3, #0
 80146e4:	d013      	beq.n	801470e <SDRAM_Test+0x11e>
    {
        snprintf(log_buffer, sizeof(log_buffer),
                 "SDRAM test FAILED at index %lu: got 0x%08lX expected 0x%08lX\r\n",
                 (unsigned long)fail_index,
                 (unsigned long)sdram_rx_buffer[fail_index],
 80146e6:	4a19      	ldr	r2, [pc, #100]	@ (801474c <SDRAM_Test+0x15c>)
 80146e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80146ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                 (unsigned long)sdram_tx_buffer[fail_index]);
 80146f0:	4915      	ldr	r1, [pc, #84]	@ (8014748 <SDRAM_Test+0x158>)
 80146f2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80146f6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
        snprintf(log_buffer, sizeof(log_buffer),
 80146fa:	1d38      	adds	r0, r7, #4
 80146fc:	9201      	str	r2, [sp, #4]
 80146fe:	9300      	str	r3, [sp, #0]
 8014700:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8014704:	4a13      	ldr	r2, [pc, #76]	@ (8014754 <SDRAM_Test+0x164>)
 8014706:	2180      	movs	r1, #128	@ 0x80
 8014708:	f008 fc0a 	bl	801cf20 <sniprintf>
 801470c:	e006      	b.n	801471c <SDRAM_Test+0x12c>
    }
    else
    {
        snprintf(log_buffer, sizeof(log_buffer),
 801470e:	1d38      	adds	r0, r7, #4
 8014710:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8014714:	4a10      	ldr	r2, [pc, #64]	@ (8014758 <SDRAM_Test+0x168>)
 8014716:	2180      	movs	r1, #128	@ 0x80
 8014718:	f008 fc02 	bl	801cf20 <sniprintf>
                 "SDRAM test OK (%lu words)\r\n",
                 (unsigned long)SDRAM_BUFFER_SIZE);
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)log_buffer, strlen(log_buffer), 10);
 801471c:	1d3b      	adds	r3, r7, #4
 801471e:	4618      	mov	r0, r3
 8014720:	f7eb fde8 	bl	80002f4 <strlen>
 8014724:	4603      	mov	r3, r0
 8014726:	b29a      	uxth	r2, r3
 8014728:	1d39      	adds	r1, r7, #4
 801472a:	230a      	movs	r3, #10
 801472c:	4804      	ldr	r0, [pc, #16]	@ (8014740 <SDRAM_Test+0x150>)
 801472e:	f7f9 ffd0 	bl	800e6d2 <HAL_UART_Transmit>
}
 8014732:	bf00      	nop
 8014734:	3790      	adds	r7, #144	@ 0x90
 8014736:	46bd      	mov	sp, r7
 8014738:	bd80      	pop	{r7, pc}
 801473a:	bf00      	nop
 801473c:	0801dff4 	.word	0x0801dff4
 8014740:	24014e40 	.word	0x24014e40
 8014744:	a244250f 	.word	0xa244250f
 8014748:	2400cdb0 	.word	0x2400cdb0
 801474c:	24010db0 	.word	0x24010db0
 8014750:	0801e010 	.word	0x0801e010
 8014754:	0801e024 	.word	0x0801e024
 8014758:	0801e064 	.word	0x0801e064

0801475c <SDRAM_Initialization_Sequence>:
 * SDRAM Initialization Sequence (ST style)
 * ========================================================= */

static void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram,
                                          FMC_SDRAM_CommandTypeDef *command)
{
 801475c:	b580      	push	{r7, lr}
 801475e:	b084      	sub	sp, #16
 8014760:	af00      	add	r7, sp, #0
 8014762:	6078      	str	r0, [r7, #4]
 8014764:	6039      	str	r1, [r7, #0]
    __IO uint32_t tmpmrd = 0;
 8014766:	2300      	movs	r3, #0
 8014768:	60fb      	str	r3, [r7, #12]

    /* Step 1: Clock enable */
    command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 801476a:	683b      	ldr	r3, [r7, #0]
 801476c:	2201      	movs	r2, #1
 801476e:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8014770:	683b      	ldr	r3, [r7, #0]
 8014772:	2210      	movs	r2, #16
 8014774:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 8014776:	683b      	ldr	r3, [r7, #0]
 8014778:	2201      	movs	r2, #1
 801477a:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 801477c:	683b      	ldr	r3, [r7, #0]
 801477e:	2200      	movs	r2, #0
 8014780:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8014782:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014786:	6839      	ldr	r1, [r7, #0]
 8014788:	6878      	ldr	r0, [r7, #4]
 801478a:	f7f9 fef5 	bl	800e578 <HAL_SDRAM_SendCommand>

    HAL_Delay(1);
 801478e:	2001      	movs	r0, #1
 8014790:	f7ee f89e 	bl	80028d0 <HAL_Delay>

    /* Step 2: Precharge all */
    command->CommandMode = FMC_SDRAM_CMD_PALL;
 8014794:	683b      	ldr	r3, [r7, #0]
 8014796:	2202      	movs	r2, #2
 8014798:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 801479a:	683b      	ldr	r3, [r7, #0]
 801479c:	2210      	movs	r2, #16
 801479e:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 80147a0:	683b      	ldr	r3, [r7, #0]
 80147a2:	2201      	movs	r2, #1
 80147a4:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 80147a6:	683b      	ldr	r3, [r7, #0]
 80147a8:	2200      	movs	r2, #0
 80147aa:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 80147ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80147b0:	6839      	ldr	r1, [r7, #0]
 80147b2:	6878      	ldr	r0, [r7, #4]
 80147b4:	f7f9 fee0 	bl	800e578 <HAL_SDRAM_SendCommand>

    /* Step 3: Auto-refresh */
    command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80147b8:	683b      	ldr	r3, [r7, #0]
 80147ba:	2203      	movs	r2, #3
 80147bc:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80147be:	683b      	ldr	r3, [r7, #0]
 80147c0:	2210      	movs	r2, #16
 80147c2:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 8;
 80147c4:	683b      	ldr	r3, [r7, #0]
 80147c6:	2208      	movs	r2, #8
 80147c8:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 80147ca:	683b      	ldr	r3, [r7, #0]
 80147cc:	2200      	movs	r2, #0
 80147ce:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 80147d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80147d4:	6839      	ldr	r1, [r7, #0]
 80147d6:	6878      	ldr	r0, [r7, #4]
 80147d8:	f7f9 fece 	bl	800e578 <HAL_SDRAM_SendCommand>

    /* Step 4: Load mode register */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 |
 80147dc:	f44f 730c 	mov.w	r3, #560	@ 0x230
 80147e0:	60fb      	str	r3, [r7, #12]
             SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
             SDRAM_MODEREG_CAS_LATENCY_3 |
             SDRAM_MODEREG_OPERATING_MODE_STANDARD |
             SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

    command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 80147e2:	683b      	ldr	r3, [r7, #0]
 80147e4:	2204      	movs	r2, #4
 80147e6:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80147e8:	683b      	ldr	r3, [r7, #0]
 80147ea:	2210      	movs	r2, #16
 80147ec:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 80147ee:	683b      	ldr	r3, [r7, #0]
 80147f0:	2201      	movs	r2, #1
 80147f2:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = tmpmrd;
 80147f4:	68fa      	ldr	r2, [r7, #12]
 80147f6:	683b      	ldr	r3, [r7, #0]
 80147f8:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 80147fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80147fe:	6839      	ldr	r1, [r7, #0]
 8014800:	6878      	ldr	r0, [r7, #4]
 8014802:	f7f9 feb9 	bl	800e578 <HAL_SDRAM_SendCommand>

    /* Step 5: Set refresh rate */
    HAL_SDRAM_ProgramRefreshRate(hsdram, REFRESH_COUNT);
 8014806:	f240 310d 	movw	r1, #781	@ 0x30d
 801480a:	6878      	ldr	r0, [r7, #4]
 801480c:	f7f9 fee9 	bl	800e5e2 <HAL_SDRAM_ProgramRefreshRate>
}
 8014810:	bf00      	nop
 8014812:	3710      	adds	r7, #16
 8014814:	46bd      	mov	sp, r7
 8014816:	bd80      	pop	{r7, pc}

08014818 <Fill_Buffer>:
/* =========================================================
 * Utils
 * ========================================================= */

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 8014818:	b480      	push	{r7}
 801481a:	b087      	sub	sp, #28
 801481c:	af00      	add	r7, sp, #0
 801481e:	60f8      	str	r0, [r7, #12]
 8014820:	60b9      	str	r1, [r7, #8]
 8014822:	607a      	str	r2, [r7, #4]
    for (uint32_t index = 0; index < buffer_length; index++)
 8014824:	2300      	movs	r3, #0
 8014826:	617b      	str	r3, [r7, #20]
 8014828:	e00a      	b.n	8014840 <Fill_Buffer+0x28>
    {
        pBuffer[index] = index + offset;
 801482a:	697b      	ldr	r3, [r7, #20]
 801482c:	009b      	lsls	r3, r3, #2
 801482e:	68fa      	ldr	r2, [r7, #12]
 8014830:	4413      	add	r3, r2
 8014832:	6979      	ldr	r1, [r7, #20]
 8014834:	687a      	ldr	r2, [r7, #4]
 8014836:	440a      	add	r2, r1
 8014838:	601a      	str	r2, [r3, #0]
    for (uint32_t index = 0; index < buffer_length; index++)
 801483a:	697b      	ldr	r3, [r7, #20]
 801483c:	3301      	adds	r3, #1
 801483e:	617b      	str	r3, [r7, #20]
 8014840:	697a      	ldr	r2, [r7, #20]
 8014842:	68bb      	ldr	r3, [r7, #8]
 8014844:	429a      	cmp	r2, r3
 8014846:	d3f0      	bcc.n	801482a <Fill_Buffer+0x12>
    }
}
 8014848:	bf00      	nop
 801484a:	bf00      	nop
 801484c:	371c      	adds	r7, #28
 801484e:	46bd      	mov	sp, r7
 8014850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014854:	4770      	bx	lr
	...

08014858 <SDRAM_Alloc_Reset>:
    sdram_alloc_size = size_bytes;
    sdram_alloc_offset = 0U;
}

void SDRAM_Alloc_Reset(void)
{
 8014858:	b480      	push	{r7}
 801485a:	af00      	add	r7, sp, #0
    sdram_alloc_offset = 0U;
 801485c:	4b03      	ldr	r3, [pc, #12]	@ (801486c <SDRAM_Alloc_Reset+0x14>)
 801485e:	2200      	movs	r2, #0
 8014860:	601a      	str	r2, [r3, #0]
}
 8014862:	bf00      	nop
 8014864:	46bd      	mov	sp, r7
 8014866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801486a:	4770      	bx	lr
 801486c:	24014db0 	.word	0x24014db0

08014870 <Align_Up>:

static uint32_t Align_Up(uint32_t value, uint32_t alignment)
{
 8014870:	b480      	push	{r7}
 8014872:	b085      	sub	sp, #20
 8014874:	af00      	add	r7, sp, #0
 8014876:	6078      	str	r0, [r7, #4]
 8014878:	6039      	str	r1, [r7, #0]
    if (alignment == 0U)
 801487a:	683b      	ldr	r3, [r7, #0]
 801487c:	2b00      	cmp	r3, #0
 801487e:	d101      	bne.n	8014884 <Align_Up+0x14>
    {
        return value;
 8014880:	687b      	ldr	r3, [r7, #4]
 8014882:	e008      	b.n	8014896 <Align_Up+0x26>
    }

    uint32_t mask = alignment - 1U;
 8014884:	683b      	ldr	r3, [r7, #0]
 8014886:	3b01      	subs	r3, #1
 8014888:	60fb      	str	r3, [r7, #12]
    return (value + mask) & ~mask;
 801488a:	687a      	ldr	r2, [r7, #4]
 801488c:	68fb      	ldr	r3, [r7, #12]
 801488e:	441a      	add	r2, r3
 8014890:	68fb      	ldr	r3, [r7, #12]
 8014892:	43db      	mvns	r3, r3
 8014894:	4013      	ands	r3, r2
}
 8014896:	4618      	mov	r0, r3
 8014898:	3714      	adds	r7, #20
 801489a:	46bd      	mov	sp, r7
 801489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148a0:	4770      	bx	lr
	...

080148a4 <SDRAM_Alloc>:

void *SDRAM_Alloc(uint32_t size_bytes, uint32_t alignment)
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b084      	sub	sp, #16
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	6078      	str	r0, [r7, #4]
 80148ac:	6039      	str	r1, [r7, #0]
    uint32_t aligned_offset = Align_Up(sdram_alloc_offset, alignment);
 80148ae:	4b0e      	ldr	r3, [pc, #56]	@ (80148e8 <SDRAM_Alloc+0x44>)
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	6839      	ldr	r1, [r7, #0]
 80148b4:	4618      	mov	r0, r3
 80148b6:	f7ff ffdb 	bl	8014870 <Align_Up>
 80148ba:	60f8      	str	r0, [r7, #12]
    uint32_t next_offset = aligned_offset + size_bytes;
 80148bc:	68fa      	ldr	r2, [r7, #12]
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	4413      	add	r3, r2
 80148c2:	60bb      	str	r3, [r7, #8]

    if (next_offset > sdram_alloc_size)
 80148c4:	4b09      	ldr	r3, [pc, #36]	@ (80148ec <SDRAM_Alloc+0x48>)
 80148c6:	681b      	ldr	r3, [r3, #0]
 80148c8:	68ba      	ldr	r2, [r7, #8]
 80148ca:	429a      	cmp	r2, r3
 80148cc:	d901      	bls.n	80148d2 <SDRAM_Alloc+0x2e>
    {
        return NULL;
 80148ce:	2300      	movs	r3, #0
 80148d0:	e006      	b.n	80148e0 <SDRAM_Alloc+0x3c>
    }

    sdram_alloc_offset = next_offset;
 80148d2:	4a05      	ldr	r2, [pc, #20]	@ (80148e8 <SDRAM_Alloc+0x44>)
 80148d4:	68bb      	ldr	r3, [r7, #8]
 80148d6:	6013      	str	r3, [r2, #0]
    return (void *)(sdram_alloc_base + aligned_offset);
 80148d8:	4b05      	ldr	r3, [pc, #20]	@ (80148f0 <SDRAM_Alloc+0x4c>)
 80148da:	681a      	ldr	r2, [r3, #0]
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	4413      	add	r3, r2
}
 80148e0:	4618      	mov	r0, r3
 80148e2:	3710      	adds	r7, #16
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bd80      	pop	{r7, pc}
 80148e8:	24014db0 	.word	0x24014db0
 80148ec:	2400000c 	.word	0x2400000c
 80148f0:	24000008 	.word	0x24000008

080148f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80148f4:	b480      	push	{r7}
 80148f6:	b083      	sub	sp, #12
 80148f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80148fa:	4b0a      	ldr	r3, [pc, #40]	@ (8014924 <HAL_MspInit+0x30>)
 80148fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014900:	4a08      	ldr	r2, [pc, #32]	@ (8014924 <HAL_MspInit+0x30>)
 8014902:	f043 0302 	orr.w	r3, r3, #2
 8014906:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 801490a:	4b06      	ldr	r3, [pc, #24]	@ (8014924 <HAL_MspInit+0x30>)
 801490c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8014910:	f003 0302 	and.w	r3, r3, #2
 8014914:	607b      	str	r3, [r7, #4]
 8014916:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8014918:	bf00      	nop
 801491a:	370c      	adds	r7, #12
 801491c:	46bd      	mov	sp, r7
 801491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014922:	4770      	bx	lr
 8014924:	58024400 	.word	0x58024400

08014928 <uart_log>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 8014928:	b580      	push	{r7, lr}
 801492a:	b082      	sub	sp, #8
 801492c:	af00      	add	r7, sp, #0
 801492e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8014930:	6878      	ldr	r0, [r7, #4]
 8014932:	f7eb fcdf 	bl	80002f4 <strlen>
 8014936:	4603      	mov	r3, r0
 8014938:	b29a      	uxth	r2, r3
 801493a:	230a      	movs	r3, #10
 801493c:	6879      	ldr	r1, [r7, #4]
 801493e:	4803      	ldr	r0, [pc, #12]	@ (801494c <uart_log+0x24>)
 8014940:	f7f9 fec7 	bl	800e6d2 <HAL_UART_Transmit>
}
 8014944:	bf00      	nop
 8014946:	3708      	adds	r7, #8
 8014948:	46bd      	mov	sp, r7
 801494a:	bd80      	pop	{r7, pc}
 801494c:	24014e40 	.word	0x24014e40

08014950 <uart_log_hex>:

static void uart_log_hex(const char *label, uint32_t value)
{
 8014950:	b580      	push	{r7, lr}
 8014952:	b09c      	sub	sp, #112	@ 0x70
 8014954:	af02      	add	r7, sp, #8
 8014956:	6078      	str	r0, [r7, #4]
 8014958:	6039      	str	r1, [r7, #0]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s0x%08lX\r\n", label, (unsigned long)value);
 801495a:	f107 0008 	add.w	r0, r7, #8
 801495e:	683b      	ldr	r3, [r7, #0]
 8014960:	9300      	str	r3, [sp, #0]
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	4a06      	ldr	r2, [pc, #24]	@ (8014980 <uart_log_hex+0x30>)
 8014966:	2160      	movs	r1, #96	@ 0x60
 8014968:	f008 fada 	bl	801cf20 <sniprintf>
  uart_log(buffer);
 801496c:	f107 0308 	add.w	r3, r7, #8
 8014970:	4618      	mov	r0, r3
 8014972:	f7ff ffd9 	bl	8014928 <uart_log>
}
 8014976:	bf00      	nop
 8014978:	3768      	adds	r7, #104	@ 0x68
 801497a:	46bd      	mov	sp, r7
 801497c:	bd80      	pop	{r7, pc}
 801497e:	bf00      	nop
 8014980:	0801e080 	.word	0x0801e080

08014984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8014984:	b480      	push	{r7}
 8014986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8014988:	bf00      	nop
 801498a:	e7fd      	b.n	8014988 <NMI_Handler+0x4>

0801498c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801498c:	b580      	push	{r7, lr}
 801498e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8014990:	b672      	cpsid	i
}
 8014992:	bf00      	nop
  /* USER CODE BEGIN HardFault_IRQn 0 */
  __disable_irq();
  uart_log("\r\nHardFault\r\n");
 8014994:	480e      	ldr	r0, [pc, #56]	@ (80149d0 <HardFault_Handler+0x44>)
 8014996:	f7ff ffc7 	bl	8014928 <uart_log>
  uart_log_hex("CFSR=", SCB->CFSR);
 801499a:	4b0e      	ldr	r3, [pc, #56]	@ (80149d4 <HardFault_Handler+0x48>)
 801499c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801499e:	4619      	mov	r1, r3
 80149a0:	480d      	ldr	r0, [pc, #52]	@ (80149d8 <HardFault_Handler+0x4c>)
 80149a2:	f7ff ffd5 	bl	8014950 <uart_log_hex>
  uart_log_hex("HFSR=", SCB->HFSR);
 80149a6:	4b0b      	ldr	r3, [pc, #44]	@ (80149d4 <HardFault_Handler+0x48>)
 80149a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80149aa:	4619      	mov	r1, r3
 80149ac:	480b      	ldr	r0, [pc, #44]	@ (80149dc <HardFault_Handler+0x50>)
 80149ae:	f7ff ffcf 	bl	8014950 <uart_log_hex>
  uart_log_hex("MMFAR=", SCB->MMFAR);
 80149b2:	4b08      	ldr	r3, [pc, #32]	@ (80149d4 <HardFault_Handler+0x48>)
 80149b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80149b6:	4619      	mov	r1, r3
 80149b8:	4809      	ldr	r0, [pc, #36]	@ (80149e0 <HardFault_Handler+0x54>)
 80149ba:	f7ff ffc9 	bl	8014950 <uart_log_hex>
  uart_log_hex("BFAR=", SCB->BFAR);
 80149be:	4b05      	ldr	r3, [pc, #20]	@ (80149d4 <HardFault_Handler+0x48>)
 80149c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80149c2:	4619      	mov	r1, r3
 80149c4:	4807      	ldr	r0, [pc, #28]	@ (80149e4 <HardFault_Handler+0x58>)
 80149c6:	f7ff ffc3 	bl	8014950 <uart_log_hex>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80149ca:	bf00      	nop
 80149cc:	e7fd      	b.n	80149ca <HardFault_Handler+0x3e>
 80149ce:	bf00      	nop
 80149d0:	0801e08c 	.word	0x0801e08c
 80149d4:	e000ed00 	.word	0xe000ed00
 80149d8:	0801e09c 	.word	0x0801e09c
 80149dc:	0801e0a4 	.word	0x0801e0a4
 80149e0:	0801e0ac 	.word	0x0801e0ac
 80149e4:	0801e0b4 	.word	0x0801e0b4

080149e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80149e8:	b480      	push	{r7}
 80149ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	  __BKPT(0);
 80149ec:	be00      	bkpt	0x0000
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80149ee:	bf00      	nop
 80149f0:	e7fd      	b.n	80149ee <MemManage_Handler+0x6>

080149f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80149f2:	b480      	push	{r7}
 80149f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	  __BKPT(0);
 80149f6:	be00      	bkpt	0x0000
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80149f8:	bf00      	nop
 80149fa:	e7fd      	b.n	80149f8 <BusFault_Handler+0x6>

080149fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80149fc:	b480      	push	{r7}
 80149fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	  __BKPT(0);
 8014a00:	be00      	bkpt	0x0000
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8014a02:	bf00      	nop
 8014a04:	e7fd      	b.n	8014a02 <UsageFault_Handler+0x6>

08014a06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8014a06:	b480      	push	{r7}
 8014a08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8014a0a:	bf00      	nop
 8014a0c:	46bd      	mov	sp, r7
 8014a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a12:	4770      	bx	lr

08014a14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8014a14:	b480      	push	{r7}
 8014a16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8014a18:	bf00      	nop
 8014a1a:	46bd      	mov	sp, r7
 8014a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a20:	4770      	bx	lr

08014a22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8014a22:	b480      	push	{r7}
 8014a24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8014a26:	bf00      	nop
 8014a28:	46bd      	mov	sp, r7
 8014a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a2e:	4770      	bx	lr

08014a30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8014a30:	b580      	push	{r7, lr}
 8014a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8014a34:	f7ed ff2c 	bl	8002890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8014a38:	bf00      	nop
 8014a3a:	bd80      	pop	{r7, pc}

08014a3c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8014a3c:	b580      	push	{r7, lr}
 8014a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8014a40:	4802      	ldr	r0, [pc, #8]	@ (8014a4c <DMA1_Stream0_IRQHandler+0x10>)
 8014a42:	f7ef fbaf 	bl	80041a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8014a46:	bf00      	nop
 8014a48:	bd80      	pop	{r7, pc}
 8014a4a:	bf00      	nop
 8014a4c:	24008bc8 	.word	0x24008bc8

08014a50 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8014a50:	b580      	push	{r7, lr}
 8014a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8014a54:	4802      	ldr	r0, [pc, #8]	@ (8014a60 <DMA1_Stream1_IRQHandler+0x10>)
 8014a56:	f7ef fba5 	bl	80041a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8014a5a:	bf00      	nop
 8014a5c:	bd80      	pop	{r7, pc}
 8014a5e:	bf00      	nop
 8014a60:	24008c40 	.word	0x24008c40

08014a64 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8014a68:	4802      	ldr	r0, [pc, #8]	@ (8014a74 <SDMMC1_IRQHandler+0x10>)
 8014a6a:	f7f8 fa1f 	bl	800ceac <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8014a6e:	bf00      	nop
 8014a70:	bd80      	pop	{r7, pc}
 8014a72:	bf00      	nop
 8014a74:	2400cd24 	.word	0x2400cd24

08014a78 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8014a78:	b580      	push	{r7, lr}
 8014a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8014a7c:	4803      	ldr	r0, [pc, #12]	@ (8014a8c <SAI1_IRQHandler+0x14>)
 8014a7e:	f7f7 fdd3 	bl	800c628 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8014a82:	4803      	ldr	r0, [pc, #12]	@ (8014a90 <SAI1_IRQHandler+0x18>)
 8014a84:	f7f7 fdd0 	bl	800c628 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8014a88:	bf00      	nop
 8014a8a:	bd80      	pop	{r7, pc}
 8014a8c:	24008a98 	.word	0x24008a98
 8014a90:	24008b30 	.word	0x24008b30

08014a94 <OTG_HS_IRQHandler>:

/* USER CODE BEGIN 1 */
void OTG_HS_IRQHandler(void)
{
 8014a94:	b580      	push	{r7, lr}
 8014a96:	af00      	add	r7, sp, #0
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8014a98:	4802      	ldr	r0, [pc, #8]	@ (8014aa4 <OTG_HS_IRQHandler+0x10>)
 8014a9a:	f7f1 fb5b 	bl	8006154 <HAL_HCD_IRQHandler>
}
 8014a9e:	bf00      	nop
 8014aa0:	bd80      	pop	{r7, pc}
 8014aa2:	bf00      	nop
 8014aa4:	24000590 	.word	0x24000590

08014aa8 <OTG_FS_IRQHandler>:

void OTG_FS_IRQHandler(void)
{
 8014aa8:	b580      	push	{r7, lr}
 8014aaa:	af00      	add	r7, sp, #0
  tud_int_handler(0);
 8014aac:	2000      	movs	r0, #0
 8014aae:	f007 faed 	bl	801c08c <dcd_int_handler>
}
 8014ab2:	bf00      	nop
 8014ab4:	bd80      	pop	{r7, pc}
	...

08014ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8014ab8:	b580      	push	{r7, lr}
 8014aba:	b086      	sub	sp, #24
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8014ac0:	4a14      	ldr	r2, [pc, #80]	@ (8014b14 <_sbrk+0x5c>)
 8014ac2:	4b15      	ldr	r3, [pc, #84]	@ (8014b18 <_sbrk+0x60>)
 8014ac4:	1ad3      	subs	r3, r2, r3
 8014ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8014ac8:	697b      	ldr	r3, [r7, #20]
 8014aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8014acc:	4b13      	ldr	r3, [pc, #76]	@ (8014b1c <_sbrk+0x64>)
 8014ace:	681b      	ldr	r3, [r3, #0]
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d102      	bne.n	8014ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8014ad4:	4b11      	ldr	r3, [pc, #68]	@ (8014b1c <_sbrk+0x64>)
 8014ad6:	4a12      	ldr	r2, [pc, #72]	@ (8014b20 <_sbrk+0x68>)
 8014ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8014ada:	4b10      	ldr	r3, [pc, #64]	@ (8014b1c <_sbrk+0x64>)
 8014adc:	681a      	ldr	r2, [r3, #0]
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	4413      	add	r3, r2
 8014ae2:	693a      	ldr	r2, [r7, #16]
 8014ae4:	429a      	cmp	r2, r3
 8014ae6:	d207      	bcs.n	8014af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8014ae8:	f008 fa94 	bl	801d014 <__errno>
 8014aec:	4603      	mov	r3, r0
 8014aee:	220c      	movs	r2, #12
 8014af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8014af2:	f04f 33ff 	mov.w	r3, #4294967295
 8014af6:	e009      	b.n	8014b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8014af8:	4b08      	ldr	r3, [pc, #32]	@ (8014b1c <_sbrk+0x64>)
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8014afe:	4b07      	ldr	r3, [pc, #28]	@ (8014b1c <_sbrk+0x64>)
 8014b00:	681a      	ldr	r2, [r3, #0]
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	4413      	add	r3, r2
 8014b06:	4a05      	ldr	r2, [pc, #20]	@ (8014b1c <_sbrk+0x64>)
 8014b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8014b0a:	68fb      	ldr	r3, [r7, #12]
}
 8014b0c:	4618      	mov	r0, r3
 8014b0e:	3718      	adds	r7, #24
 8014b10:	46bd      	mov	sp, r7
 8014b12:	bd80      	pop	{r7, pc}
 8014b14:	24080000 	.word	0x24080000
 8014b18:	00000400 	.word	0x00000400
 8014b1c:	24014db4 	.word	0x24014db4
 8014b20:	24017f20 	.word	0x24017f20

08014b24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8014b24:	b480      	push	{r7}
 8014b26:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8014b28:	4b43      	ldr	r3, [pc, #268]	@ (8014c38 <SystemInit+0x114>)
 8014b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014b2e:	4a42      	ldr	r2, [pc, #264]	@ (8014c38 <SystemInit+0x114>)
 8014b30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014b34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8014b38:	4b40      	ldr	r3, [pc, #256]	@ (8014c3c <SystemInit+0x118>)
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	f003 030f 	and.w	r3, r3, #15
 8014b40:	2b06      	cmp	r3, #6
 8014b42:	d807      	bhi.n	8014b54 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8014b44:	4b3d      	ldr	r3, [pc, #244]	@ (8014c3c <SystemInit+0x118>)
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	f023 030f 	bic.w	r3, r3, #15
 8014b4c:	4a3b      	ldr	r2, [pc, #236]	@ (8014c3c <SystemInit+0x118>)
 8014b4e:	f043 0307 	orr.w	r3, r3, #7
 8014b52:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8014b54:	4b3a      	ldr	r3, [pc, #232]	@ (8014c40 <SystemInit+0x11c>)
 8014b56:	681b      	ldr	r3, [r3, #0]
 8014b58:	4a39      	ldr	r2, [pc, #228]	@ (8014c40 <SystemInit+0x11c>)
 8014b5a:	f043 0301 	orr.w	r3, r3, #1
 8014b5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8014b60:	4b37      	ldr	r3, [pc, #220]	@ (8014c40 <SystemInit+0x11c>)
 8014b62:	2200      	movs	r2, #0
 8014b64:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8014b66:	4b36      	ldr	r3, [pc, #216]	@ (8014c40 <SystemInit+0x11c>)
 8014b68:	681a      	ldr	r2, [r3, #0]
 8014b6a:	4935      	ldr	r1, [pc, #212]	@ (8014c40 <SystemInit+0x11c>)
 8014b6c:	4b35      	ldr	r3, [pc, #212]	@ (8014c44 <SystemInit+0x120>)
 8014b6e:	4013      	ands	r3, r2
 8014b70:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8014b72:	4b32      	ldr	r3, [pc, #200]	@ (8014c3c <SystemInit+0x118>)
 8014b74:	681b      	ldr	r3, [r3, #0]
 8014b76:	f003 0308 	and.w	r3, r3, #8
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d007      	beq.n	8014b8e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8014b7e:	4b2f      	ldr	r3, [pc, #188]	@ (8014c3c <SystemInit+0x118>)
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	f023 030f 	bic.w	r3, r3, #15
 8014b86:	4a2d      	ldr	r2, [pc, #180]	@ (8014c3c <SystemInit+0x118>)
 8014b88:	f043 0307 	orr.w	r3, r3, #7
 8014b8c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8014b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8014c40 <SystemInit+0x11c>)
 8014b90:	2200      	movs	r2, #0
 8014b92:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8014b94:	4b2a      	ldr	r3, [pc, #168]	@ (8014c40 <SystemInit+0x11c>)
 8014b96:	2200      	movs	r2, #0
 8014b98:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8014b9a:	4b29      	ldr	r3, [pc, #164]	@ (8014c40 <SystemInit+0x11c>)
 8014b9c:	2200      	movs	r2, #0
 8014b9e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8014ba0:	4b27      	ldr	r3, [pc, #156]	@ (8014c40 <SystemInit+0x11c>)
 8014ba2:	4a29      	ldr	r2, [pc, #164]	@ (8014c48 <SystemInit+0x124>)
 8014ba4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8014ba6:	4b26      	ldr	r3, [pc, #152]	@ (8014c40 <SystemInit+0x11c>)
 8014ba8:	4a28      	ldr	r2, [pc, #160]	@ (8014c4c <SystemInit+0x128>)
 8014baa:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8014bac:	4b24      	ldr	r3, [pc, #144]	@ (8014c40 <SystemInit+0x11c>)
 8014bae:	4a28      	ldr	r2, [pc, #160]	@ (8014c50 <SystemInit+0x12c>)
 8014bb0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8014bb2:	4b23      	ldr	r3, [pc, #140]	@ (8014c40 <SystemInit+0x11c>)
 8014bb4:	2200      	movs	r2, #0
 8014bb6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8014bb8:	4b21      	ldr	r3, [pc, #132]	@ (8014c40 <SystemInit+0x11c>)
 8014bba:	4a25      	ldr	r2, [pc, #148]	@ (8014c50 <SystemInit+0x12c>)
 8014bbc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8014bbe:	4b20      	ldr	r3, [pc, #128]	@ (8014c40 <SystemInit+0x11c>)
 8014bc0:	2200      	movs	r2, #0
 8014bc2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8014bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8014c40 <SystemInit+0x11c>)
 8014bc6:	4a22      	ldr	r2, [pc, #136]	@ (8014c50 <SystemInit+0x12c>)
 8014bc8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8014bca:	4b1d      	ldr	r3, [pc, #116]	@ (8014c40 <SystemInit+0x11c>)
 8014bcc:	2200      	movs	r2, #0
 8014bce:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8014bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8014c40 <SystemInit+0x11c>)
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	4a1a      	ldr	r2, [pc, #104]	@ (8014c40 <SystemInit+0x11c>)
 8014bd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8014bda:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8014bdc:	4b18      	ldr	r3, [pc, #96]	@ (8014c40 <SystemInit+0x11c>)
 8014bde:	2200      	movs	r2, #0
 8014be0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8014be2:	4b1c      	ldr	r3, [pc, #112]	@ (8014c54 <SystemInit+0x130>)
 8014be4:	681a      	ldr	r2, [r3, #0]
 8014be6:	4b1c      	ldr	r3, [pc, #112]	@ (8014c58 <SystemInit+0x134>)
 8014be8:	4013      	ands	r3, r2
 8014bea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8014bee:	d202      	bcs.n	8014bf6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8014bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8014c5c <SystemInit+0x138>)
 8014bf2:	2201      	movs	r2, #1
 8014bf4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8014bf6:	4b12      	ldr	r3, [pc, #72]	@ (8014c40 <SystemInit+0x11c>)
 8014bf8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014bfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d113      	bne.n	8014c2c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8014c04:	4b0e      	ldr	r3, [pc, #56]	@ (8014c40 <SystemInit+0x11c>)
 8014c06:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014c0a:	4a0d      	ldr	r2, [pc, #52]	@ (8014c40 <SystemInit+0x11c>)
 8014c0c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8014c10:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8014c14:	4b12      	ldr	r3, [pc, #72]	@ (8014c60 <SystemInit+0x13c>)
 8014c16:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8014c1a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8014c1c:	4b08      	ldr	r3, [pc, #32]	@ (8014c40 <SystemInit+0x11c>)
 8014c1e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8014c22:	4a07      	ldr	r2, [pc, #28]	@ (8014c40 <SystemInit+0x11c>)
 8014c24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014c28:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8014c2c:	bf00      	nop
 8014c2e:	46bd      	mov	sp, r7
 8014c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c34:	4770      	bx	lr
 8014c36:	bf00      	nop
 8014c38:	e000ed00 	.word	0xe000ed00
 8014c3c:	52002000 	.word	0x52002000
 8014c40:	58024400 	.word	0x58024400
 8014c44:	eaf6ed7f 	.word	0xeaf6ed7f
 8014c48:	02020200 	.word	0x02020200
 8014c4c:	01ff0000 	.word	0x01ff0000
 8014c50:	01010280 	.word	0x01010280
 8014c54:	5c001000 	.word	0x5c001000
 8014c58:	ffff0000 	.word	0xffff0000
 8014c5c:	51008108 	.word	0x51008108
 8014c60:	52004000 	.word	0x52004000

08014c64 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8014c64:	b480      	push	{r7}
 8014c66:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8014c68:	4b09      	ldr	r3, [pc, #36]	@ (8014c90 <ExitRun0Mode+0x2c>)
 8014c6a:	68db      	ldr	r3, [r3, #12]
 8014c6c:	4a08      	ldr	r2, [pc, #32]	@ (8014c90 <ExitRun0Mode+0x2c>)
 8014c6e:	f043 0302 	orr.w	r3, r3, #2
 8014c72:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8014c74:	bf00      	nop
 8014c76:	4b06      	ldr	r3, [pc, #24]	@ (8014c90 <ExitRun0Mode+0x2c>)
 8014c78:	685b      	ldr	r3, [r3, #4]
 8014c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d0f9      	beq.n	8014c76 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8014c82:	bf00      	nop
 8014c84:	bf00      	nop
 8014c86:	46bd      	mov	sp, r7
 8014c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c8c:	4770      	bx	lr
 8014c8e:	bf00      	nop
 8014c90:	58024800 	.word	0x58024800

08014c94 <tinyusb_app_init>:
//--------------------------------------------------------------------+
// INIT / TASK
//--------------------------------------------------------------------+

void tinyusb_app_init(void)
{
 8014c94:	b480      	push	{r7}
 8014c96:	af00      	add	r7, sp, #0
  sampFreq = CFG_TUD_AUDIO_FUNC_1_MAX_SAMPLE_RATE;
 8014c98:	4b0f      	ldr	r3, [pc, #60]	@ (8014cd8 <tinyusb_app_init+0x44>)
 8014c9a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8014c9e:	601a      	str	r2, [r3, #0]
  clkValid = 1;
 8014ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8014cdc <tinyusb_app_init+0x48>)
 8014ca2:	2201      	movs	r2, #1
 8014ca4:	701a      	strb	r2, [r3, #0]

  sampleFreqRng.wNumSubRanges = 1;
 8014ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8014ce0 <tinyusb_app_init+0x4c>)
 8014ca8:	2201      	movs	r2, #1
 8014caa:	801a      	strh	r2, [r3, #0]
  sampleFreqRng.subrange[0].bMin = sampFreq;
 8014cac:	4b0a      	ldr	r3, [pc, #40]	@ (8014cd8 <tinyusb_app_init+0x44>)
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	461a      	mov	r2, r3
 8014cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8014ce0 <tinyusb_app_init+0x4c>)
 8014cb4:	f8c3 2002 	str.w	r2, [r3, #2]
  sampleFreqRng.subrange[0].bMax = sampFreq;
 8014cb8:	4b07      	ldr	r3, [pc, #28]	@ (8014cd8 <tinyusb_app_init+0x44>)
 8014cba:	681b      	ldr	r3, [r3, #0]
 8014cbc:	461a      	mov	r2, r3
 8014cbe:	4b08      	ldr	r3, [pc, #32]	@ (8014ce0 <tinyusb_app_init+0x4c>)
 8014cc0:	f8c3 2006 	str.w	r2, [r3, #6]
  sampleFreqRng.subrange[0].bRes = 0;
 8014cc4:	4b06      	ldr	r3, [pc, #24]	@ (8014ce0 <tinyusb_app_init+0x4c>)
 8014cc6:	2200      	movs	r2, #0
 8014cc8:	815a      	strh	r2, [r3, #10]
 8014cca:	2200      	movs	r2, #0
 8014ccc:	819a      	strh	r2, [r3, #12]
}
 8014cce:	bf00      	nop
 8014cd0:	46bd      	mov	sp, r7
 8014cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cd6:	4770      	bx	lr
 8014cd8:	24014dc0 	.word	0x24014dc0
 8014cdc:	24014dc4 	.word	0x24014dc4
 8014ce0:	24014dc8 	.word	0x24014dc8

08014ce4 <audio_task>:

static void audio_task(void)
{
 8014ce4:	b580      	push	{r7, lr}
 8014ce6:	b084      	sub	sp, #16
 8014ce8:	af00      	add	r7, sp, #0
  static uint32_t last_ms = 0;
  uint32_t now = HAL_GetTick();
 8014cea:	f7ed fde5 	bl	80028b8 <HAL_GetTick>
 8014cee:	60b8      	str	r0, [r7, #8]
  if (now == last_ms) return;
 8014cf0:	4b14      	ldr	r3, [pc, #80]	@ (8014d44 <audio_task+0x60>)
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	68ba      	ldr	r2, [r7, #8]
 8014cf6:	429a      	cmp	r2, r3
 8014cf8:	d020      	beq.n	8014d3c <audio_task+0x58>
  last_ms = now;
 8014cfa:	4a12      	ldr	r2, [pc, #72]	@ (8014d44 <audio_task+0x60>)
 8014cfc:	68bb      	ldr	r3, [r7, #8]
 8014cfe:	6013      	str	r3, [r2, #0]

  for (uint32_t i = 0; i < TU_ARRAY_SIZE(test_buffer_audio); i++)
 8014d00:	2300      	movs	r3, #0
 8014d02:	60fb      	str	r3, [r7, #12]
 8014d04:	e00c      	b.n	8014d20 <audio_task+0x3c>
  {
    test_buffer_audio[i] = startVal++;
 8014d06:	4b10      	ldr	r3, [pc, #64]	@ (8014d48 <audio_task+0x64>)
 8014d08:	881b      	ldrh	r3, [r3, #0]
 8014d0a:	1c5a      	adds	r2, r3, #1
 8014d0c:	b291      	uxth	r1, r2
 8014d0e:	4a0e      	ldr	r2, [pc, #56]	@ (8014d48 <audio_task+0x64>)
 8014d10:	8011      	strh	r1, [r2, #0]
 8014d12:	490e      	ldr	r1, [pc, #56]	@ (8014d4c <audio_task+0x68>)
 8014d14:	68fa      	ldr	r2, [r7, #12]
 8014d16:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
  for (uint32_t i = 0; i < TU_ARRAY_SIZE(test_buffer_audio); i++)
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	3301      	adds	r3, #1
 8014d1e:	60fb      	str	r3, [r7, #12]
 8014d20:	68fb      	ldr	r3, [r7, #12]
 8014d22:	2b2f      	cmp	r3, #47	@ 0x2f
 8014d24:	d9ef      	bls.n	8014d06 <audio_task+0x22>
 8014d26:	4b09      	ldr	r3, [pc, #36]	@ (8014d4c <audio_task+0x68>)
 8014d28:	607b      	str	r3, [r7, #4]
 8014d2a:	2360      	movs	r3, #96	@ 0x60
 8014d2c:	807b      	strh	r3, [r7, #2]
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_IN

TU_ATTR_ALWAYS_INLINE static inline uint16_t tud_audio_write(const void * data, uint16_t len) {
  return tud_audio_n_write(0, data, len);
 8014d2e:	887b      	ldrh	r3, [r7, #2]
 8014d30:	461a      	mov	r2, r3
 8014d32:	6879      	ldr	r1, [r7, #4]
 8014d34:	2000      	movs	r0, #0
 8014d36:	f000 fec5 	bl	8015ac4 <tud_audio_n_write>
 8014d3a:	e000      	b.n	8014d3e <audio_task+0x5a>
  if (now == last_ms) return;
 8014d3c:	bf00      	nop
  }

  tud_audio_write((uint8_t*)test_buffer_audio,
                  sizeof(test_buffer_audio));
}
 8014d3e:	3710      	adds	r7, #16
 8014d40:	46bd      	mov	sp, r7
 8014d42:	bd80      	pop	{r7, pc}
 8014d44:	24014e3c 	.word	0x24014e3c
 8014d48:	24014e38 	.word	0x24014e38
 8014d4c:	24014dd8 	.word	0x24014dd8

08014d50 <tinyusb_app_task>:

void tinyusb_app_task(void)
{
 8014d50:	b580      	push	{r7, lr}
 8014d52:	af00      	add	r7, sp, #0
  audio_task();
 8014d54:	f7ff ffc6 	bl	8014ce4 <audio_task>
}
 8014d58:	bf00      	nop
 8014d5a:	bd80      	pop	{r7, pc}

08014d5c <tud_audio_set_req_entity_cb>:
//--------------------------------------------------------------------+

bool tud_audio_set_req_entity_cb(uint8_t rhport,
                                 tusb_control_request_t const *p_request,
                                 uint8_t *pBuff)
{
 8014d5c:	b480      	push	{r7}
 8014d5e:	b087      	sub	sp, #28
 8014d60:	af00      	add	r7, sp, #0
 8014d62:	4603      	mov	r3, r0
 8014d64:	60b9      	str	r1, [r7, #8]
 8014d66:	607a      	str	r2, [r7, #4]
 8014d68:	73fb      	strb	r3, [r7, #15]
  (void) rhport;

  uint8_t channelNum = TU_U16_LOW(p_request->wValue);
 8014d6a:	68bb      	ldr	r3, [r7, #8]
 8014d6c:	885b      	ldrh	r3, [r3, #2]
 8014d6e:	b29b      	uxth	r3, r3
 8014d70:	75fb      	strb	r3, [r7, #23]
  uint8_t ctrlSel    = TU_U16_HIGH(p_request->wValue);
 8014d72:	68bb      	ldr	r3, [r7, #8]
 8014d74:	885b      	ldrh	r3, [r3, #2]
 8014d76:	b29b      	uxth	r3, r3
 8014d78:	0a1b      	lsrs	r3, r3, #8
 8014d7a:	b29b      	uxth	r3, r3
 8014d7c:	75bb      	strb	r3, [r7, #22]
  uint8_t entityID   = TU_U16_HIGH(p_request->wIndex);
 8014d7e:	68bb      	ldr	r3, [r7, #8]
 8014d80:	889b      	ldrh	r3, [r3, #4]
 8014d82:	b29b      	uxth	r3, r3
 8014d84:	0a1b      	lsrs	r3, r3, #8
 8014d86:	b29b      	uxth	r3, r3
 8014d88:	757b      	strb	r3, [r7, #21]

  TU_VERIFY(p_request->bRequest == AUDIO20_CS_REQ_CUR);
 8014d8a:	68bb      	ldr	r3, [r7, #8]
 8014d8c:	785b      	ldrb	r3, [r3, #1]
 8014d8e:	2b01      	cmp	r3, #1
 8014d90:	d001      	beq.n	8014d96 <tud_audio_set_req_entity_cb+0x3a>
 8014d92:	2300      	movs	r3, #0
 8014d94:	e023      	b.n	8014dde <tud_audio_set_req_entity_cb+0x82>

  if (entityID == 2) // Feature Unit
 8014d96:	7d7b      	ldrb	r3, [r7, #21]
 8014d98:	2b02      	cmp	r3, #2
 8014d9a:	d11f      	bne.n	8014ddc <tud_audio_set_req_entity_cb+0x80>
  {
    switch (ctrlSel)
 8014d9c:	7dbb      	ldrb	r3, [r7, #22]
 8014d9e:	2b01      	cmp	r3, #1
 8014da0:	d002      	beq.n	8014da8 <tud_audio_set_req_entity_cb+0x4c>
 8014da2:	2b02      	cmp	r3, #2
 8014da4:	d00d      	beq.n	8014dc2 <tud_audio_set_req_entity_cb+0x66>
 8014da6:	e017      	b.n	8014dd8 <tud_audio_set_req_entity_cb+0x7c>
    {
      case AUDIO20_FU_CTRL_MUTE:
        mute[channelNum] = ((audio20_control_cur_1_t*)pBuff)->bCur;
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	f993 2000 	ldrsb.w	r2, [r3]
 8014dae:	7dfb      	ldrb	r3, [r7, #23]
 8014db0:	2a00      	cmp	r2, #0
 8014db2:	bf14      	ite	ne
 8014db4:	2201      	movne	r2, #1
 8014db6:	2200      	moveq	r2, #0
 8014db8:	b2d1      	uxtb	r1, r2
 8014dba:	4a0c      	ldr	r2, [pc, #48]	@ (8014dec <tud_audio_set_req_entity_cb+0x90>)
 8014dbc:	54d1      	strb	r1, [r2, r3]
        return true;
 8014dbe:	2301      	movs	r3, #1
 8014dc0:	e00d      	b.n	8014dde <tud_audio_set_req_entity_cb+0x82>

      case AUDIO20_FU_CTRL_VOLUME:
        volume[channelNum] =
          (uint16_t)((audio20_control_cur_2_t*)pBuff)->bCur;
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014dc8:	b21a      	sxth	r2, r3
        volume[channelNum] =
 8014dca:	7dfb      	ldrb	r3, [r7, #23]
          (uint16_t)((audio20_control_cur_2_t*)pBuff)->bCur;
 8014dcc:	b291      	uxth	r1, r2
        volume[channelNum] =
 8014dce:	4a08      	ldr	r2, [pc, #32]	@ (8014df0 <tud_audio_set_req_entity_cb+0x94>)
 8014dd0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        return true;
 8014dd4:	2301      	movs	r3, #1
 8014dd6:	e002      	b.n	8014dde <tud_audio_set_req_entity_cb+0x82>

      default:
        return false;
 8014dd8:	2300      	movs	r3, #0
 8014dda:	e000      	b.n	8014dde <tud_audio_set_req_entity_cb+0x82>
    }
  }
  return false;
 8014ddc:	2300      	movs	r3, #0
}
 8014dde:	4618      	mov	r0, r3
 8014de0:	371c      	adds	r7, #28
 8014de2:	46bd      	mov	sp, r7
 8014de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de8:	4770      	bx	lr
 8014dea:	bf00      	nop
 8014dec:	24014db8 	.word	0x24014db8
 8014df0:	24014dbc 	.word	0x24014dbc

08014df4 <tud_audio_get_req_entity_cb>:

bool tud_audio_get_req_entity_cb(uint8_t rhport,
                                 tusb_control_request_t const *p_request)
{
 8014df4:	b580      	push	{r7, lr}
 8014df6:	b084      	sub	sp, #16
 8014df8:	af00      	add	r7, sp, #0
 8014dfa:	4603      	mov	r3, r0
 8014dfc:	6039      	str	r1, [r7, #0]
 8014dfe:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  uint8_t channelNum = TU_U16_LOW(p_request->wValue);
 8014e00:	683b      	ldr	r3, [r7, #0]
 8014e02:	885b      	ldrh	r3, [r3, #2]
 8014e04:	b29b      	uxth	r3, r3
 8014e06:	73fb      	strb	r3, [r7, #15]
  uint8_t ctrlSel    = TU_U16_HIGH(p_request->wValue);
 8014e08:	683b      	ldr	r3, [r7, #0]
 8014e0a:	885b      	ldrh	r3, [r3, #2]
 8014e0c:	b29b      	uxth	r3, r3
 8014e0e:	0a1b      	lsrs	r3, r3, #8
 8014e10:	b29b      	uxth	r3, r3
 8014e12:	73bb      	strb	r3, [r7, #14]
  uint8_t entityID   = TU_U16_HIGH(p_request->wIndex);
 8014e14:	683b      	ldr	r3, [r7, #0]
 8014e16:	889b      	ldrh	r3, [r3, #4]
 8014e18:	b29b      	uxth	r3, r3
 8014e1a:	0a1b      	lsrs	r3, r3, #8
 8014e1c:	b29b      	uxth	r3, r3
 8014e1e:	737b      	strb	r3, [r7, #13]

  if (entityID == 2) // Feature Unit
 8014e20:	7b7b      	ldrb	r3, [r7, #13]
 8014e22:	2b02      	cmp	r3, #2
 8014e24:	d11c      	bne.n	8014e60 <tud_audio_get_req_entity_cb+0x6c>
  {
    switch (ctrlSel)
 8014e26:	7bbb      	ldrb	r3, [r7, #14]
 8014e28:	2b01      	cmp	r3, #1
 8014e2a:	d002      	beq.n	8014e32 <tud_audio_get_req_entity_cb+0x3e>
 8014e2c:	2b02      	cmp	r3, #2
 8014e2e:	d00a      	beq.n	8014e46 <tud_audio_get_req_entity_cb+0x52>
 8014e30:	e014      	b.n	8014e5c <tud_audio_get_req_entity_cb+0x68>
    {
      case AUDIO20_FU_CTRL_MUTE:
        return tud_audio_buffer_and_schedule_control_xfer(
          rhport, p_request, &mute[channelNum], 1);
 8014e32:	7bfb      	ldrb	r3, [r7, #15]
 8014e34:	4a1a      	ldr	r2, [pc, #104]	@ (8014ea0 <tud_audio_get_req_entity_cb+0xac>)
 8014e36:	441a      	add	r2, r3
        return tud_audio_buffer_and_schedule_control_xfer(
 8014e38:	79f8      	ldrb	r0, [r7, #7]
 8014e3a:	2301      	movs	r3, #1
 8014e3c:	6839      	ldr	r1, [r7, #0]
 8014e3e:	f001 ff7d 	bl	8016d3c <tud_audio_buffer_and_schedule_control_xfer>
 8014e42:	4603      	mov	r3, r0
 8014e44:	e028      	b.n	8014e98 <tud_audio_get_req_entity_cb+0xa4>

      case AUDIO20_FU_CTRL_VOLUME:
        return tud_audio_buffer_and_schedule_control_xfer(
          rhport, p_request, &volume[channelNum], sizeof(uint16_t));
 8014e46:	7bfb      	ldrb	r3, [r7, #15]
 8014e48:	005b      	lsls	r3, r3, #1
 8014e4a:	4a16      	ldr	r2, [pc, #88]	@ (8014ea4 <tud_audio_get_req_entity_cb+0xb0>)
 8014e4c:	441a      	add	r2, r3
        return tud_audio_buffer_and_schedule_control_xfer(
 8014e4e:	79f8      	ldrb	r0, [r7, #7]
 8014e50:	2302      	movs	r3, #2
 8014e52:	6839      	ldr	r1, [r7, #0]
 8014e54:	f001 ff72 	bl	8016d3c <tud_audio_buffer_and_schedule_control_xfer>
 8014e58:	4603      	mov	r3, r0
 8014e5a:	e01d      	b.n	8014e98 <tud_audio_get_req_entity_cb+0xa4>

      default:
        return false;
 8014e5c:	2300      	movs	r3, #0
 8014e5e:	e01b      	b.n	8014e98 <tud_audio_get_req_entity_cb+0xa4>
    }
  }

  if (entityID == 4) // Clock Source
 8014e60:	7b7b      	ldrb	r3, [r7, #13]
 8014e62:	2b04      	cmp	r3, #4
 8014e64:	d117      	bne.n	8014e96 <tud_audio_get_req_entity_cb+0xa2>
  {
    switch (ctrlSel)
 8014e66:	7bbb      	ldrb	r3, [r7, #14]
 8014e68:	2b01      	cmp	r3, #1
 8014e6a:	d002      	beq.n	8014e72 <tud_audio_get_req_entity_cb+0x7e>
 8014e6c:	2b02      	cmp	r3, #2
 8014e6e:	d008      	beq.n	8014e82 <tud_audio_get_req_entity_cb+0x8e>
 8014e70:	e00f      	b.n	8014e92 <tud_audio_get_req_entity_cb+0x9e>
    {
      case AUDIO20_CS_CTRL_SAM_FREQ:
        return tud_audio_buffer_and_schedule_control_xfer(
 8014e72:	79f8      	ldrb	r0, [r7, #7]
 8014e74:	2304      	movs	r3, #4
 8014e76:	4a0c      	ldr	r2, [pc, #48]	@ (8014ea8 <tud_audio_get_req_entity_cb+0xb4>)
 8014e78:	6839      	ldr	r1, [r7, #0]
 8014e7a:	f001 ff5f 	bl	8016d3c <tud_audio_buffer_and_schedule_control_xfer>
 8014e7e:	4603      	mov	r3, r0
 8014e80:	e00a      	b.n	8014e98 <tud_audio_get_req_entity_cb+0xa4>
          rhport, p_request, &sampFreq, sizeof(sampFreq));

      case AUDIO20_CS_CTRL_CLK_VALID:
        return tud_audio_buffer_and_schedule_control_xfer(
 8014e82:	79f8      	ldrb	r0, [r7, #7]
 8014e84:	2301      	movs	r3, #1
 8014e86:	4a09      	ldr	r2, [pc, #36]	@ (8014eac <tud_audio_get_req_entity_cb+0xb8>)
 8014e88:	6839      	ldr	r1, [r7, #0]
 8014e8a:	f001 ff57 	bl	8016d3c <tud_audio_buffer_and_schedule_control_xfer>
 8014e8e:	4603      	mov	r3, r0
 8014e90:	e002      	b.n	8014e98 <tud_audio_get_req_entity_cb+0xa4>
          rhport, p_request, &clkValid, sizeof(clkValid));

      default:
        return false;
 8014e92:	2300      	movs	r3, #0
 8014e94:	e000      	b.n	8014e98 <tud_audio_get_req_entity_cb+0xa4>
    }
  }

  return false;
 8014e96:	2300      	movs	r3, #0
}
 8014e98:	4618      	mov	r0, r3
 8014e9a:	3710      	adds	r7, #16
 8014e9c:	46bd      	mov	sp, r7
 8014e9e:	bd80      	pop	{r7, pc}
 8014ea0:	24014db8 	.word	0x24014db8
 8014ea4:	24014dbc 	.word	0x24014dbc
 8014ea8:	24014dc0 	.word	0x24014dc0
 8014eac:	24014dc4 	.word	0x24014dc4

08014eb0 <tud_audio_set_itf_close_ep_cb>:

bool tud_audio_set_itf_close_ep_cb(uint8_t rhport,
                                  tusb_control_request_t const *p_request)
{
 8014eb0:	b480      	push	{r7}
 8014eb2:	b083      	sub	sp, #12
 8014eb4:	af00      	add	r7, sp, #0
 8014eb6:	4603      	mov	r3, r0
 8014eb8:	6039      	str	r1, [r7, #0]
 8014eba:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  startVal = 0;
 8014ebc:	4b04      	ldr	r3, [pc, #16]	@ (8014ed0 <tud_audio_set_itf_close_ep_cb+0x20>)
 8014ebe:	2200      	movs	r2, #0
 8014ec0:	801a      	strh	r2, [r3, #0]
  return true;
 8014ec2:	2301      	movs	r3, #1
}
 8014ec4:	4618      	mov	r0, r3
 8014ec6:	370c      	adds	r7, #12
 8014ec8:	46bd      	mov	sp, r7
 8014eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ece:	4770      	bx	lr
 8014ed0:	24014e38 	.word	0x24014e38

08014ed4 <ui_tasklet_poll>:

#include "ui_tasklet.h"
#include "brick6_refactor.h"

void ui_tasklet_poll(void)
{
 8014ed4:	b480      	push	{r7}
 8014ed6:	af00      	add	r7, sp, #0
  (void)0;
}
 8014ed8:	bf00      	nop
 8014eda:	46bd      	mov	sp, r7
 8014edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ee0:	4770      	bx	lr
	...

08014ee4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8014ee4:	b580      	push	{r7, lr}
 8014ee6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8014ee8:	4b22      	ldr	r3, [pc, #136]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014eea:	4a23      	ldr	r2, [pc, #140]	@ (8014f78 <MX_USART1_UART_Init+0x94>)
 8014eec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8014eee:	4b21      	ldr	r3, [pc, #132]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014ef0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8014ef4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8014ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014ef8:	2200      	movs	r2, #0
 8014efa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8014efc:	4b1d      	ldr	r3, [pc, #116]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014efe:	2200      	movs	r2, #0
 8014f00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8014f02:	4b1c      	ldr	r3, [pc, #112]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f04:	2200      	movs	r2, #0
 8014f06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8014f08:	4b1a      	ldr	r3, [pc, #104]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f0a:	220c      	movs	r2, #12
 8014f0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8014f0e:	4b19      	ldr	r3, [pc, #100]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f10:	2200      	movs	r2, #0
 8014f12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8014f14:	4b17      	ldr	r3, [pc, #92]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f16:	2200      	movs	r2, #0
 8014f18:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8014f1a:	4b16      	ldr	r3, [pc, #88]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f1c:	2200      	movs	r2, #0
 8014f1e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8014f20:	4b14      	ldr	r3, [pc, #80]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f22:	2200      	movs	r2, #0
 8014f24:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8014f26:	4b13      	ldr	r3, [pc, #76]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f28:	2200      	movs	r2, #0
 8014f2a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8014f2c:	4811      	ldr	r0, [pc, #68]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f2e:	f7f9 fb80 	bl	800e632 <HAL_UART_Init>
 8014f32:	4603      	mov	r3, r0
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d001      	beq.n	8014f3c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8014f38:	f7fe f9d4 	bl	80132e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8014f3c:	2100      	movs	r1, #0
 8014f3e:	480d      	ldr	r0, [pc, #52]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f40:	f7fa fc17 	bl	800f772 <HAL_UARTEx_SetTxFifoThreshold>
 8014f44:	4603      	mov	r3, r0
 8014f46:	2b00      	cmp	r3, #0
 8014f48:	d001      	beq.n	8014f4e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8014f4a:	f7fe f9cb 	bl	80132e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8014f4e:	2100      	movs	r1, #0
 8014f50:	4808      	ldr	r0, [pc, #32]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f52:	f7fa fc4c 	bl	800f7ee <HAL_UARTEx_SetRxFifoThreshold>
 8014f56:	4603      	mov	r3, r0
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d001      	beq.n	8014f60 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8014f5c:	f7fe f9c2 	bl	80132e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8014f60:	4804      	ldr	r0, [pc, #16]	@ (8014f74 <MX_USART1_UART_Init+0x90>)
 8014f62:	f7fa fbcd 	bl	800f700 <HAL_UARTEx_DisableFifoMode>
 8014f66:	4603      	mov	r3, r0
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	d001      	beq.n	8014f70 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8014f6c:	f7fe f9ba 	bl	80132e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8014f70:	bf00      	nop
 8014f72:	bd80      	pop	{r7, pc}
 8014f74:	24014e40 	.word	0x24014e40
 8014f78:	40011000 	.word	0x40011000

08014f7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8014f7c:	b580      	push	{r7, lr}
 8014f7e:	b0ba      	sub	sp, #232	@ 0xe8
 8014f80:	af00      	add	r7, sp, #0
 8014f82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014f84:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8014f88:	2200      	movs	r2, #0
 8014f8a:	601a      	str	r2, [r3, #0]
 8014f8c:	605a      	str	r2, [r3, #4]
 8014f8e:	609a      	str	r2, [r3, #8]
 8014f90:	60da      	str	r2, [r3, #12]
 8014f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8014f94:	f107 0310 	add.w	r3, r7, #16
 8014f98:	22c0      	movs	r2, #192	@ 0xc0
 8014f9a:	2100      	movs	r1, #0
 8014f9c:	4618      	mov	r0, r3
 8014f9e:	f008 f831 	bl	801d004 <memset>
  if(uartHandle->Instance==USART1)
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	681b      	ldr	r3, [r3, #0]
 8014fa6:	4a27      	ldr	r2, [pc, #156]	@ (8015044 <HAL_UART_MspInit+0xc8>)
 8014fa8:	4293      	cmp	r3, r2
 8014faa:	d146      	bne.n	801503a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8014fac:	f04f 0201 	mov.w	r2, #1
 8014fb0:	f04f 0300 	mov.w	r3, #0
 8014fb4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8014fb8:	2300      	movs	r3, #0
 8014fba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8014fbe:	f107 0310 	add.w	r3, r7, #16
 8014fc2:	4618      	mov	r0, r3
 8014fc4:	f7f4 f9ae 	bl	8009324 <HAL_RCCEx_PeriphCLKConfig>
 8014fc8:	4603      	mov	r3, r0
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d001      	beq.n	8014fd2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8014fce:	f7fe f989 	bl	80132e4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8014fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8015048 <HAL_UART_MspInit+0xcc>)
 8014fd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8014fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8015048 <HAL_UART_MspInit+0xcc>)
 8014fda:	f043 0310 	orr.w	r3, r3, #16
 8014fde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8014fe2:	4b19      	ldr	r3, [pc, #100]	@ (8015048 <HAL_UART_MspInit+0xcc>)
 8014fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8014fe8:	f003 0310 	and.w	r3, r3, #16
 8014fec:	60fb      	str	r3, [r7, #12]
 8014fee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014ff0:	4b15      	ldr	r3, [pc, #84]	@ (8015048 <HAL_UART_MspInit+0xcc>)
 8014ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014ff6:	4a14      	ldr	r2, [pc, #80]	@ (8015048 <HAL_UART_MspInit+0xcc>)
 8014ff8:	f043 0301 	orr.w	r3, r3, #1
 8014ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015000:	4b11      	ldr	r3, [pc, #68]	@ (8015048 <HAL_UART_MspInit+0xcc>)
 8015002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015006:	f003 0301 	and.w	r3, r3, #1
 801500a:	60bb      	str	r3, [r7, #8]
 801500c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 801500e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8015012:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015016:	2302      	movs	r3, #2
 8015018:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801501c:	2300      	movs	r3, #0
 801501e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015022:	2300      	movs	r3, #0
 8015024:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8015028:	2307      	movs	r3, #7
 801502a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801502e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015032:	4619      	mov	r1, r3
 8015034:	4805      	ldr	r0, [pc, #20]	@ (801504c <HAL_UART_MspInit+0xd0>)
 8015036:	f7f0 fbd3 	bl	80057e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 801503a:	bf00      	nop
 801503c:	37e8      	adds	r7, #232	@ 0xe8
 801503e:	46bd      	mov	sp, r7
 8015040:	bd80      	pop	{r7, pc}
 8015042:	bf00      	nop
 8015044:	40011000 	.word	0x40011000
 8015048:	58024400 	.word	0x58024400
 801504c:	58020000 	.word	0x58020000

08015050 <tud_descriptor_device_cb>:
  .iSerialNumber      = 0x03,
  .bNumConfigurations = 0x01
};

uint8_t const * tud_descriptor_device_cb(void)
{
 8015050:	b480      	push	{r7}
 8015052:	af00      	add	r7, sp, #0
  return (uint8_t const *) &desc_device;
 8015054:	4b02      	ldr	r3, [pc, #8]	@ (8015060 <tud_descriptor_device_cb+0x10>)
}
 8015056:	4618      	mov	r0, r3
 8015058:	46bd      	mov	sp, r7
 801505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801505e:	4770      	bx	lr
 8015060:	0801e320 	.word	0x0801e320

08015064 <tud_descriptor_configuration_cb>:

TU_VERIFY_STATIC(sizeof(desc_configuration) == CONFIG_TOTAL_LEN,
                 "Config size mismatch");

uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
 8015064:	b480      	push	{r7}
 8015066:	b083      	sub	sp, #12
 8015068:	af00      	add	r7, sp, #0
 801506a:	4603      	mov	r3, r0
 801506c:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return desc_configuration;
 801506e:	4b03      	ldr	r3, [pc, #12]	@ (801507c <tud_descriptor_configuration_cb+0x18>)
}
 8015070:	4618      	mov	r0, r3
 8015072:	370c      	adds	r7, #12
 8015074:	46bd      	mov	sp, r7
 8015076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801507a:	4770      	bx	lr
 801507c:	0801e334 	.word	0x0801e334

08015080 <tud_descriptor_string_cb>:
};

static uint16_t _desc_str[32];

uint16_t const * tud_descriptor_string_cb(uint8_t index, uint16_t langid)
{
 8015080:	b580      	push	{r7, lr}
 8015082:	b084      	sub	sp, #16
 8015084:	af00      	add	r7, sp, #0
 8015086:	4603      	mov	r3, r0
 8015088:	460a      	mov	r2, r1
 801508a:	71fb      	strb	r3, [r7, #7]
 801508c:	4613      	mov	r3, r2
 801508e:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  uint8_t chr_count;

  if (index == 0)
 8015090:	79fb      	ldrb	r3, [r7, #7]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d108      	bne.n	80150a8 <tud_descriptor_string_cb+0x28>
  {
    memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8015096:	4b1c      	ldr	r3, [pc, #112]	@ (8015108 <tud_descriptor_string_cb+0x88>)
 8015098:	681b      	ldr	r3, [r3, #0]
 801509a:	881b      	ldrh	r3, [r3, #0]
 801509c:	b29a      	uxth	r2, r3
 801509e:	4b1b      	ldr	r3, [pc, #108]	@ (801510c <tud_descriptor_string_cb+0x8c>)
 80150a0:	805a      	strh	r2, [r3, #2]
    chr_count = 1;
 80150a2:	2301      	movs	r3, #1
 80150a4:	73fb      	strb	r3, [r7, #15]
 80150a6:	e01d      	b.n	80150e4 <tud_descriptor_string_cb+0x64>
  }
  else
  {
    const char* str = string_desc_arr[index];
 80150a8:	79fb      	ldrb	r3, [r7, #7]
 80150aa:	4a17      	ldr	r2, [pc, #92]	@ (8015108 <tud_descriptor_string_cb+0x88>)
 80150ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80150b0:	60bb      	str	r3, [r7, #8]
    chr_count = strlen(str);
 80150b2:	68b8      	ldr	r0, [r7, #8]
 80150b4:	f7eb f91e 	bl	80002f4 <strlen>
 80150b8:	4603      	mov	r3, r0
 80150ba:	73fb      	strb	r3, [r7, #15]
    for(uint8_t i=0;i<chr_count;i++)
 80150bc:	2300      	movs	r3, #0
 80150be:	73bb      	strb	r3, [r7, #14]
 80150c0:	e00c      	b.n	80150dc <tud_descriptor_string_cb+0x5c>
      _desc_str[1+i] = str[i];
 80150c2:	7bbb      	ldrb	r3, [r7, #14]
 80150c4:	68ba      	ldr	r2, [r7, #8]
 80150c6:	4413      	add	r3, r2
 80150c8:	781a      	ldrb	r2, [r3, #0]
 80150ca:	7bbb      	ldrb	r3, [r7, #14]
 80150cc:	3301      	adds	r3, #1
 80150ce:	4611      	mov	r1, r2
 80150d0:	4a0e      	ldr	r2, [pc, #56]	@ (801510c <tud_descriptor_string_cb+0x8c>)
 80150d2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t i=0;i<chr_count;i++)
 80150d6:	7bbb      	ldrb	r3, [r7, #14]
 80150d8:	3301      	adds	r3, #1
 80150da:	73bb      	strb	r3, [r7, #14]
 80150dc:	7bba      	ldrb	r2, [r7, #14]
 80150de:	7bfb      	ldrb	r3, [r7, #15]
 80150e0:	429a      	cmp	r2, r3
 80150e2:	d3ee      	bcc.n	80150c2 <tud_descriptor_string_cb+0x42>
  }

  _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 80150e4:	7bfb      	ldrb	r3, [r7, #15]
 80150e6:	3301      	adds	r3, #1
 80150e8:	b29b      	uxth	r3, r3
 80150ea:	005b      	lsls	r3, r3, #1
 80150ec:	b29b      	uxth	r3, r3
 80150ee:	b21b      	sxth	r3, r3
 80150f0:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80150f4:	b21b      	sxth	r3, r3
 80150f6:	b29a      	uxth	r2, r3
 80150f8:	4b04      	ldr	r3, [pc, #16]	@ (801510c <tud_descriptor_string_cb+0x8c>)
 80150fa:	801a      	strh	r2, [r3, #0]
  return _desc_str;
 80150fc:	4b03      	ldr	r3, [pc, #12]	@ (801510c <tud_descriptor_string_cb+0x8c>)
}
 80150fe:	4618      	mov	r0, r3
 8015100:	3710      	adds	r7, #16
 8015102:	46bd      	mov	sp, r7
 8015104:	bd80      	pop	{r7, pc}
 8015106:	bf00      	nop
 8015108:	24000018 	.word	0x24000018
 801510c:	24014ed4 	.word	0x24014ed4

08015110 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8015110:	b580      	push	{r7, lr}
 8015112:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015114:	4b15      	ldr	r3, [pc, #84]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8015116:	4a16      	ldr	r2, [pc, #88]	@ (8015170 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8015118:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801511a:	4b14      	ldr	r3, [pc, #80]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 801511c:	2209      	movs	r2, #9
 801511e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8015120:	4b12      	ldr	r3, [pc, #72]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8015122:	2202      	movs	r2, #2
 8015124:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015126:	4b11      	ldr	r3, [pc, #68]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8015128:	2200      	movs	r2, #0
 801512a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801512c:	4b0f      	ldr	r3, [pc, #60]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 801512e:	2202      	movs	r2, #2
 8015130:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8015132:	4b0e      	ldr	r3, [pc, #56]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8015134:	2200      	movs	r2, #0
 8015136:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8015138:	4b0c      	ldr	r3, [pc, #48]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 801513a:	2200      	movs	r2, #0
 801513c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801513e:	4b0b      	ldr	r3, [pc, #44]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8015140:	2200      	movs	r2, #0
 8015142:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8015144:	4b09      	ldr	r3, [pc, #36]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8015146:	2200      	movs	r2, #0
 8015148:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801514a:	4b08      	ldr	r3, [pc, #32]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 801514c:	2200      	movs	r2, #0
 801514e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8015150:	4b06      	ldr	r3, [pc, #24]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8015152:	2200      	movs	r2, #0
 8015154:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8015156:	4805      	ldr	r0, [pc, #20]	@ (801516c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8015158:	f7f2 ff83 	bl	8008062 <HAL_PCD_Init>
 801515c:	4603      	mov	r3, r0
 801515e:	2b00      	cmp	r3, #0
 8015160:	d001      	beq.n	8015166 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8015162:	f7fe f8bf 	bl	80132e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8015166:	bf00      	nop
 8015168:	bd80      	pop	{r7, pc}
 801516a:	bf00      	nop
 801516c:	24014f14 	.word	0x24014f14
 8015170:	40080000 	.word	0x40080000

08015174 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8015174:	b580      	push	{r7, lr}
 8015176:	b0ba      	sub	sp, #232	@ 0xe8
 8015178:	af00      	add	r7, sp, #0
 801517a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801517c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015180:	2200      	movs	r2, #0
 8015182:	601a      	str	r2, [r3, #0]
 8015184:	605a      	str	r2, [r3, #4]
 8015186:	609a      	str	r2, [r3, #8]
 8015188:	60da      	str	r2, [r3, #12]
 801518a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801518c:	f107 0310 	add.w	r3, r7, #16
 8015190:	22c0      	movs	r2, #192	@ 0xc0
 8015192:	2100      	movs	r1, #0
 8015194:	4618      	mov	r0, r3
 8015196:	f007 ff35 	bl	801d004 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801519a:	687b      	ldr	r3, [r7, #4]
 801519c:	681b      	ldr	r3, [r3, #0]
 801519e:	4a28      	ldr	r2, [pc, #160]	@ (8015240 <HAL_PCD_MspInit+0xcc>)
 80151a0:	4293      	cmp	r3, r2
 80151a2:	d149      	bne.n	8015238 <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80151a4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80151a8:	f04f 0300 	mov.w	r3, #0
 80151ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80151b0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80151b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80151b8:	f107 0310 	add.w	r3, r7, #16
 80151bc:	4618      	mov	r0, r3
 80151be:	f7f4 f8b1 	bl	8009324 <HAL_RCCEx_PeriphCLKConfig>
 80151c2:	4603      	mov	r3, r0
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d001      	beq.n	80151cc <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80151c8:	f7fe f88c 	bl	80132e4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80151cc:	f7f3 f8b4 	bl	8008338 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80151d0:	4b1c      	ldr	r3, [pc, #112]	@ (8015244 <HAL_PCD_MspInit+0xd0>)
 80151d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80151d6:	4a1b      	ldr	r2, [pc, #108]	@ (8015244 <HAL_PCD_MspInit+0xd0>)
 80151d8:	f043 0301 	orr.w	r3, r3, #1
 80151dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80151e0:	4b18      	ldr	r3, [pc, #96]	@ (8015244 <HAL_PCD_MspInit+0xd0>)
 80151e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80151e6:	f003 0301 	and.w	r3, r3, #1
 80151ea:	60fb      	str	r3, [r7, #12]
 80151ec:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80151ee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80151f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80151f6:	2302      	movs	r3, #2
 80151f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80151fc:	2300      	movs	r3, #0
 80151fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015202:	2300      	movs	r3, #0
 8015204:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8015208:	230a      	movs	r3, #10
 801520a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801520e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015212:	4619      	mov	r1, r3
 8015214:	480c      	ldr	r0, [pc, #48]	@ (8015248 <HAL_PCD_MspInit+0xd4>)
 8015216:	f7f0 fae3 	bl	80057e0 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801521a:	4b0a      	ldr	r3, [pc, #40]	@ (8015244 <HAL_PCD_MspInit+0xd0>)
 801521c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015220:	4a08      	ldr	r2, [pc, #32]	@ (8015244 <HAL_PCD_MspInit+0xd0>)
 8015222:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015226:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801522a:	4b06      	ldr	r3, [pc, #24]	@ (8015244 <HAL_PCD_MspInit+0xd0>)
 801522c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8015234:	60bb      	str	r3, [r7, #8]
 8015236:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8015238:	bf00      	nop
 801523a:	37e8      	adds	r7, #232	@ 0xe8
 801523c:	46bd      	mov	sp, r7
 801523e:	bd80      	pop	{r7, pc}
 8015240:	40080000 	.word	0x40080000
 8015244:	58024400 	.word	0x58024400
 8015248:	58020000 	.word	0x58020000

0801524c <USBH_MIDI_SOFProcess>:
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 801524c:	b480      	push	{r7}
 801524e:	b083      	sub	sp, #12
 8015250:	af00      	add	r7, sp, #0
 8015252:	6078      	str	r0, [r7, #4]
    (void)phost;
    return USBH_OK;
 8015254:	2300      	movs	r3, #0
}
 8015256:	4618      	mov	r0, r3
 8015258:	370c      	adds	r7, #12
 801525a:	46bd      	mov	sp, r7
 801525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015260:	4770      	bx	lr

08015262 <USBH_MIDI_ResetHandle>:
  NULL,
};


static void USBH_MIDI_ResetHandle(USBH_MIDI_HandleTypeDef *handle)
{
 8015262:	b580      	push	{r7, lr}
 8015264:	b082      	sub	sp, #8
 8015266:	af00      	add	r7, sp, #0
 8015268:	6078      	str	r0, [r7, #4]
  (void)USBH_memset(handle, 0, sizeof(*handle));
 801526a:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 801526e:	2100      	movs	r1, #0
 8015270:	6878      	ldr	r0, [r7, #4]
 8015272:	f007 fec7 	bl	801d004 <memset>
  handle->InPipe = 0xFFU;
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	22ff      	movs	r2, #255	@ 0xff
 801527a:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = 0xFFU;
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	22ff      	movs	r2, #255	@ 0xff
 8015280:	725a      	strb	r2, [r3, #9]
  handle->rx_state = USBH_MIDI_RX_IDLE;
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	2200      	movs	r2, #0
 8015286:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	2200      	movs	r2, #0
 801528c:	731a      	strb	r2, [r3, #12]
}
 801528e:	bf00      	nop
 8015290:	3708      	adds	r7, #8
 8015292:	46bd      	mov	sp, r7
 8015294:	bd80      	pop	{r7, pc}
	...

08015298 <USBH_MIDI_InterfaceInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8015298:	b590      	push	{r4, r7, lr}
 801529a:	b08d      	sub	sp, #52	@ 0x34
 801529c:	af04      	add	r7, sp, #16
 801529e:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceInit");

  if (phost == NULL)
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	2b00      	cmp	r3, #0
 80152a4:	d101      	bne.n	80152aa <USBH_MIDI_InterfaceInit+0x12>
  {
    return USBH_FAIL;
 80152a6:	2302      	movs	r3, #2
 80152a8:	e110      	b.n	80154cc <USBH_MIDI_InterfaceInit+0x234>
  }

  uint8_t interface = 0xFFU;
 80152aa:	23ff      	movs	r3, #255	@ 0xff
 80152ac:	77fb      	strb	r3, [r7, #31]
  uint8_t max_itf = (phost->device.CfgDesc.bNumInterfaces <= USBH_MAX_NUM_INTERFACES)
 80152ae:	687b      	ldr	r3, [r7, #4]
 80152b0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80152b4:	2b05      	cmp	r3, #5
 80152b6:	bf28      	it	cs
 80152b8:	2305      	movcs	r3, #5
 80152ba:	773b      	strb	r3, [r7, #28]
                      ? phost->device.CfgDesc.bNumInterfaces
                      : USBH_MAX_NUM_INTERFACES;

  for (uint8_t idx = 0U; idx < max_itf; idx++)
 80152bc:	2300      	movs	r3, #0
 80152be:	77bb      	strb	r3, [r7, #30]
 80152c0:	e017      	b.n	80152f2 <USBH_MIDI_InterfaceInit+0x5a>
  {
    USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[idx];
 80152c2:	7fbb      	ldrb	r3, [r7, #30]
 80152c4:	2232      	movs	r2, #50	@ 0x32
 80152c6:	fb02 f303 	mul.w	r3, r2, r3
 80152ca:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80152ce:	687a      	ldr	r2, [r7, #4]
 80152d0:	4413      	add	r3, r2
 80152d2:	330a      	adds	r3, #10
 80152d4:	61bb      	str	r3, [r7, #24]
    if ((itf->bInterfaceClass == USBH_MIDI_CLASS)
 80152d6:	69bb      	ldr	r3, [r7, #24]
 80152d8:	795b      	ldrb	r3, [r3, #5]
 80152da:	2b01      	cmp	r3, #1
 80152dc:	d106      	bne.n	80152ec <USBH_MIDI_InterfaceInit+0x54>
        && (itf->bInterfaceSubClass == USBH_MIDI_SUBCLASS))
 80152de:	69bb      	ldr	r3, [r7, #24]
 80152e0:	799b      	ldrb	r3, [r3, #6]
 80152e2:	2b03      	cmp	r3, #3
 80152e4:	d102      	bne.n	80152ec <USBH_MIDI_InterfaceInit+0x54>
    {
      interface = idx;
 80152e6:	7fbb      	ldrb	r3, [r7, #30]
 80152e8:	77fb      	strb	r3, [r7, #31]
      break;
 80152ea:	e006      	b.n	80152fa <USBH_MIDI_InterfaceInit+0x62>
  for (uint8_t idx = 0U; idx < max_itf; idx++)
 80152ec:	7fbb      	ldrb	r3, [r7, #30]
 80152ee:	3301      	adds	r3, #1
 80152f0:	77bb      	strb	r3, [r7, #30]
 80152f2:	7fba      	ldrb	r2, [r7, #30]
 80152f4:	7f3b      	ldrb	r3, [r7, #28]
 80152f6:	429a      	cmp	r2, r3
 80152f8:	d3e3      	bcc.n	80152c2 <USBH_MIDI_InterfaceInit+0x2a>
    }
  }

  if (interface == 0xFFU)
 80152fa:	7ffb      	ldrb	r3, [r7, #31]
 80152fc:	2bff      	cmp	r3, #255	@ 0xff
 80152fe:	d101      	bne.n	8015304 <USBH_MIDI_InterfaceInit+0x6c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: no MIDI interface");
    return USBH_FAIL;
 8015300:	2302      	movs	r3, #2
 8015302:	e0e3      	b.n	80154cc <USBH_MIDI_InterfaceInit+0x234>
  }

  if (USBH_SelectInterface(phost, interface) != USBH_OK)
 8015304:	7ffb      	ldrb	r3, [r7, #31]
 8015306:	4619      	mov	r1, r3
 8015308:	6878      	ldr	r0, [r7, #4]
 801530a:	f7eb fac0 	bl	800088e <USBH_SelectInterface>
 801530e:	4603      	mov	r3, r0
 8015310:	2b00      	cmp	r3, #0
 8015312:	d001      	beq.n	8015318 <USBH_MIDI_InterfaceInit+0x80>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: select interface failed");
    return USBH_FAIL;
 8015314:	2302      	movs	r3, #2
 8015316:	e0d9      	b.n	80154cc <USBH_MIDI_InterfaceInit+0x234>
  }

  USBH_MIDI_HandleTypeDef *handle = &midi_handle;
 8015318:	4b6e      	ldr	r3, [pc, #440]	@ (80154d4 <USBH_MIDI_InterfaceInit+0x23c>)
 801531a:	617b      	str	r3, [r7, #20]
  USBH_MIDI_ResetHandle(handle);
 801531c:	6978      	ldr	r0, [r7, #20]
 801531e:	f7ff ffa0 	bl	8015262 <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = handle;
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8015328:	697a      	ldr	r2, [r7, #20]
 801532a:	61da      	str	r2, [r3, #28]
  handle->interface = interface;
 801532c:	697b      	ldr	r3, [r7, #20]
 801532e:	7ffa      	ldrb	r2, [r7, #31]
 8015330:	701a      	strb	r2, [r3, #0]

  USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[interface];
 8015332:	7ffb      	ldrb	r3, [r7, #31]
 8015334:	2232      	movs	r2, #50	@ 0x32
 8015336:	fb02 f303 	mul.w	r3, r2, r3
 801533a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 801533e:	687a      	ldr	r2, [r7, #4]
 8015340:	4413      	add	r3, r2
 8015342:	330a      	adds	r3, #10
 8015344:	613b      	str	r3, [r7, #16]
  uint8_t max_ep = (itf->bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 8015346:	693b      	ldr	r3, [r7, #16]
 8015348:	791b      	ldrb	r3, [r3, #4]
 801534a:	2b05      	cmp	r3, #5
 801534c:	bf28      	it	cs
 801534e:	2305      	movcs	r3, #5
 8015350:	73fb      	strb	r3, [r7, #15]
                     ? itf->bNumEndpoints
                     : USBH_MAX_NUM_ENDPOINTS;

  for (uint8_t idx = 0U; idx < max_ep; idx++)
 8015352:	2300      	movs	r3, #0
 8015354:	777b      	strb	r3, [r7, #29]
 8015356:	e037      	b.n	80153c8 <USBH_MIDI_InterfaceInit+0x130>
  {
    USBH_EpDescTypeDef *ep = &itf->Ep_Desc[idx];
 8015358:	7f7b      	ldrb	r3, [r7, #29]
 801535a:	3301      	adds	r3, #1
 801535c:	00db      	lsls	r3, r3, #3
 801535e:	693a      	ldr	r2, [r7, #16]
 8015360:	4413      	add	r3, r2
 8015362:	3302      	adds	r3, #2
 8015364:	60bb      	str	r3, [r7, #8]

    if ((ep->bmAttributes & USB_EP_TYPE_MASK) != USB_EP_TYPE_BULK)
 8015366:	68bb      	ldr	r3, [r7, #8]
 8015368:	78db      	ldrb	r3, [r3, #3]
 801536a:	f003 0303 	and.w	r3, r3, #3
 801536e:	2b02      	cmp	r3, #2
 8015370:	d126      	bne.n	80153c0 <USBH_MIDI_InterfaceInit+0x128>
    {
      continue;
    }

    if ((ep->bEndpointAddress & 0x80U) != 0U)
 8015372:	68bb      	ldr	r3, [r7, #8]
 8015374:	789b      	ldrb	r3, [r3, #2]
 8015376:	b25b      	sxtb	r3, r3
 8015378:	2b00      	cmp	r3, #0
 801537a:	da10      	bge.n	801539e <USBH_MIDI_InterfaceInit+0x106>
    {
      if (handle->InEp == 0U)
 801537c:	697b      	ldr	r3, [r7, #20]
 801537e:	785b      	ldrb	r3, [r3, #1]
 8015380:	2b00      	cmp	r3, #0
 8015382:	d11e      	bne.n	80153c2 <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->InEp = ep->bEndpointAddress;
 8015384:	68bb      	ldr	r3, [r7, #8]
 8015386:	789a      	ldrb	r2, [r3, #2]
 8015388:	697b      	ldr	r3, [r7, #20]
 801538a:	705a      	strb	r2, [r3, #1]
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 801538c:	68bb      	ldr	r3, [r7, #8]
 801538e:	889b      	ldrh	r3, [r3, #4]
                             ? ep->wMaxPacketSize
                             : USBH_MIDI_RX_BUF_SIZE;
 8015390:	2b40      	cmp	r3, #64	@ 0x40
 8015392:	bf28      	it	cs
 8015394:	2340      	movcs	r3, #64	@ 0x40
 8015396:	b29a      	uxth	r2, r3
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 8015398:	697b      	ldr	r3, [r7, #20]
 801539a:	809a      	strh	r2, [r3, #4]
 801539c:	e011      	b.n	80153c2 <USBH_MIDI_InterfaceInit+0x12a>
      }
    }
    else
    {
      if (handle->OutEp == 0U)
 801539e:	697b      	ldr	r3, [r7, #20]
 80153a0:	789b      	ldrb	r3, [r3, #2]
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d10d      	bne.n	80153c2 <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->OutEp = ep->bEndpointAddress;
 80153a6:	68bb      	ldr	r3, [r7, #8]
 80153a8:	789a      	ldrb	r2, [r3, #2]
 80153aa:	697b      	ldr	r3, [r7, #20]
 80153ac:	709a      	strb	r2, [r3, #2]
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 80153ae:	68bb      	ldr	r3, [r7, #8]
 80153b0:	889b      	ldrh	r3, [r3, #4]
                              ? ep->wMaxPacketSize
                              : USBH_MIDI_TX_BUF_SIZE;
 80153b2:	2b40      	cmp	r3, #64	@ 0x40
 80153b4:	bf28      	it	cs
 80153b6:	2340      	movcs	r3, #64	@ 0x40
 80153b8:	b29a      	uxth	r2, r3
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 80153ba:	697b      	ldr	r3, [r7, #20]
 80153bc:	80da      	strh	r2, [r3, #6]
 80153be:	e000      	b.n	80153c2 <USBH_MIDI_InterfaceInit+0x12a>
      continue;
 80153c0:	bf00      	nop
  for (uint8_t idx = 0U; idx < max_ep; idx++)
 80153c2:	7f7b      	ldrb	r3, [r7, #29]
 80153c4:	3301      	adds	r3, #1
 80153c6:	777b      	strb	r3, [r7, #29]
 80153c8:	7f7a      	ldrb	r2, [r7, #29]
 80153ca:	7bfb      	ldrb	r3, [r7, #15]
 80153cc:	429a      	cmp	r2, r3
 80153ce:	d3c3      	bcc.n	8015358 <USBH_MIDI_InterfaceInit+0xc0>
      }
    }
  }

  if ((handle->InEp == 0U) || (handle->OutEp == 0U))
 80153d0:	697b      	ldr	r3, [r7, #20]
 80153d2:	785b      	ldrb	r3, [r3, #1]
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d003      	beq.n	80153e0 <USBH_MIDI_InterfaceInit+0x148>
 80153d8:	697b      	ldr	r3, [r7, #20]
 80153da:	789b      	ldrb	r3, [r3, #2]
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d101      	bne.n	80153e4 <USBH_MIDI_InterfaceInit+0x14c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: missing endpoints");
    return USBH_FAIL;
 80153e0:	2302      	movs	r3, #2
 80153e2:	e073      	b.n	80154cc <USBH_MIDI_InterfaceInit+0x234>
  }

  if ((handle->InEpSize == 0U) || (handle->OutEpSize == 0U))
 80153e4:	697b      	ldr	r3, [r7, #20]
 80153e6:	889b      	ldrh	r3, [r3, #4]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d003      	beq.n	80153f4 <USBH_MIDI_InterfaceInit+0x15c>
 80153ec:	697b      	ldr	r3, [r7, #20]
 80153ee:	88db      	ldrh	r3, [r3, #6]
 80153f0:	2b00      	cmp	r3, #0
 80153f2:	d101      	bne.n	80153f8 <USBH_MIDI_InterfaceInit+0x160>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: invalid endpoint sizes");
    return USBH_FAIL;
 80153f4:	2302      	movs	r3, #2
 80153f6:	e069      	b.n	80154cc <USBH_MIDI_InterfaceInit+0x234>
  }

  handle->InPipe = USBH_AllocPipe(phost, handle->InEp);
 80153f8:	697b      	ldr	r3, [r7, #20]
 80153fa:	785b      	ldrb	r3, [r3, #1]
 80153fc:	4619      	mov	r1, r3
 80153fe:	6878      	ldr	r0, [r7, #4]
 8015400:	f7ec fdb5 	bl	8001f6e <USBH_AllocPipe>
 8015404:	4603      	mov	r3, r0
 8015406:	461a      	mov	r2, r3
 8015408:	697b      	ldr	r3, [r7, #20]
 801540a:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = USBH_AllocPipe(phost, handle->OutEp);
 801540c:	697b      	ldr	r3, [r7, #20]
 801540e:	789b      	ldrb	r3, [r3, #2]
 8015410:	4619      	mov	r1, r3
 8015412:	6878      	ldr	r0, [r7, #4]
 8015414:	f7ec fdab 	bl	8001f6e <USBH_AllocPipe>
 8015418:	4603      	mov	r3, r0
 801541a:	461a      	mov	r2, r3
 801541c:	697b      	ldr	r3, [r7, #20]
 801541e:	725a      	strb	r2, [r3, #9]

  if ((handle->InPipe == 0xFFU) || (handle->OutPipe == 0xFFU))
 8015420:	697b      	ldr	r3, [r7, #20]
 8015422:	7a1b      	ldrb	r3, [r3, #8]
 8015424:	2bff      	cmp	r3, #255	@ 0xff
 8015426:	d003      	beq.n	8015430 <USBH_MIDI_InterfaceInit+0x198>
 8015428:	697b      	ldr	r3, [r7, #20]
 801542a:	7a5b      	ldrb	r3, [r3, #9]
 801542c:	2bff      	cmp	r3, #255	@ 0xff
 801542e:	d101      	bne.n	8015434 <USBH_MIDI_InterfaceInit+0x19c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: pipe alloc failed");
    return USBH_FAIL;
 8015430:	2302      	movs	r3, #2
 8015432:	e04b      	b.n	80154cc <USBH_MIDI_InterfaceInit+0x234>
  }

  (void)USBH_OpenPipe(phost, handle->InPipe, handle->InEp,
 8015434:	697b      	ldr	r3, [r7, #20]
 8015436:	7a19      	ldrb	r1, [r3, #8]
 8015438:	697b      	ldr	r3, [r7, #20]
 801543a:	7858      	ldrb	r0, [r3, #1]
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8015448:	697a      	ldr	r2, [r7, #20]
 801544a:	8892      	ldrh	r2, [r2, #4]
 801544c:	9202      	str	r2, [sp, #8]
 801544e:	2202      	movs	r2, #2
 8015450:	9201      	str	r2, [sp, #4]
 8015452:	9300      	str	r3, [sp, #0]
 8015454:	4623      	mov	r3, r4
 8015456:	4602      	mov	r2, r0
 8015458:	6878      	ldr	r0, [r7, #4]
 801545a:	f7ec fd59 	bl	8001f10 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->InEpSize);
  (void)USBH_OpenPipe(phost, handle->OutPipe, handle->OutEp,
 801545e:	697b      	ldr	r3, [r7, #20]
 8015460:	7a59      	ldrb	r1, [r3, #9]
 8015462:	697b      	ldr	r3, [r7, #20]
 8015464:	7898      	ldrb	r0, [r3, #2]
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8015472:	697a      	ldr	r2, [r7, #20]
 8015474:	88d2      	ldrh	r2, [r2, #6]
 8015476:	9202      	str	r2, [sp, #8]
 8015478:	2202      	movs	r2, #2
 801547a:	9201      	str	r2, [sp, #4]
 801547c:	9300      	str	r3, [sp, #0]
 801547e:	4623      	mov	r3, r4
 8015480:	4602      	mov	r2, r0
 8015482:	6878      	ldr	r0, [r7, #4]
 8015484:	f7ec fd44 	bl	8001f10 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->OutEpSize);
  (void)USBH_LL_SetToggle(phost, handle->InPipe, 0U);
 8015488:	697b      	ldr	r3, [r7, #20]
 801548a:	7a1b      	ldrb	r3, [r3, #8]
 801548c:	2200      	movs	r2, #0
 801548e:	4619      	mov	r1, r3
 8015490:	6878      	ldr	r0, [r7, #4]
 8015492:	f7ed f920 	bl	80026d6 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, handle->OutPipe, 0U);
 8015496:	697b      	ldr	r3, [r7, #20]
 8015498:	7a5b      	ldrb	r3, [r3, #9]
 801549a:	2200      	movs	r2, #0
 801549c:	4619      	mov	r1, r3
 801549e:	6878      	ldr	r0, [r7, #4]
 80154a0:	f7ed f919 	bl	80026d6 <USBH_LL_SetToggle>

  handle->rx_buffer_size = handle->InEpSize;
 80154a4:	697b      	ldr	r3, [r7, #20]
 80154a6:	889a      	ldrh	r2, [r3, #4]
 80154a8:	697b      	ldr	r3, [r7, #20]
 80154aa:	81da      	strh	r2, [r3, #14]
  handle->state = USBH_MIDI_STATE_TRANSFER;
 80154ac:	697b      	ldr	r3, [r7, #20]
 80154ae:	2201      	movs	r2, #1
 80154b0:	729a      	strb	r2, [r3, #10]
  handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80154b2:	697b      	ldr	r3, [r7, #20]
 80154b4:	2201      	movs	r2, #1
 80154b6:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 80154b8:	697b      	ldr	r3, [r7, #20]
 80154ba:	2200      	movs	r2, #0
 80154bc:	731a      	strb	r2, [r3, #12]
  handle->rx_busy = false;
 80154be:	697b      	ldr	r3, [r7, #20]
 80154c0:	2200      	movs	r2, #0
 80154c2:	749a      	strb	r2, [r3, #18]
  handle->tx_busy = false;
 80154c4:	697b      	ldr	r3, [r7, #20]
 80154c6:	2200      	movs	r2, #0
 80154c8:	74da      	strb	r2, [r3, #19]

  USBH_UsrLog("USBH_MIDI_InterfaceInit: IN=0x%02X OUT=0x%02X", handle->InEp, handle->OutEp);

  return USBH_OK;
 80154ca:	2300      	movs	r3, #0
}
 80154cc:	4618      	mov	r0, r3
 80154ce:	3724      	adds	r7, #36	@ 0x24
 80154d0:	46bd      	mov	sp, r7
 80154d2:	bd90      	pop	{r4, r7, pc}
 80154d4:	24015400 	.word	0x24015400

080154d8 <USBH_MIDI_InterfaceDeInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80154d8:	b580      	push	{r7, lr}
 80154da:	b084      	sub	sp, #16
 80154dc:	af00      	add	r7, sp, #0
 80154de:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceDeInit (disconnect)");

  if ((phost == NULL) || (phost->pActiveClass == NULL))
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d004      	beq.n	80154f0 <USBH_MIDI_InterfaceDeInit+0x18>
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d101      	bne.n	80154f4 <USBH_MIDI_InterfaceDeInit+0x1c>
  {
    return USBH_FAIL;
 80154f0:	2302      	movs	r3, #2
 80154f2:	e038      	b.n	8015566 <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80154fa:	69db      	ldr	r3, [r3, #28]
 80154fc:	60fb      	str	r3, [r7, #12]

  if (handle == NULL)
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	2b00      	cmp	r3, #0
 8015502:	d101      	bne.n	8015508 <USBH_MIDI_InterfaceDeInit+0x30>
  {
    return USBH_FAIL;
 8015504:	2302      	movs	r3, #2
 8015506:	e02e      	b.n	8015566 <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  if (handle->InPipe != 0xFFU)
 8015508:	68fb      	ldr	r3, [r7, #12]
 801550a:	7a1b      	ldrb	r3, [r3, #8]
 801550c:	2bff      	cmp	r3, #255	@ 0xff
 801550e:	d00e      	beq.n	801552e <USBH_MIDI_InterfaceDeInit+0x56>
  {
    (void)USBH_ClosePipe(phost, handle->InPipe);
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	7a1b      	ldrb	r3, [r3, #8]
 8015514:	4619      	mov	r1, r3
 8015516:	6878      	ldr	r0, [r7, #4]
 8015518:	f7ec fd19 	bl	8001f4e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->InPipe);
 801551c:	68fb      	ldr	r3, [r7, #12]
 801551e:	7a1b      	ldrb	r3, [r3, #8]
 8015520:	4619      	mov	r1, r3
 8015522:	6878      	ldr	r0, [r7, #4]
 8015524:	f7ec fd45 	bl	8001fb2 <USBH_FreePipe>
    handle->InPipe = 0xFFU;
 8015528:	68fb      	ldr	r3, [r7, #12]
 801552a:	22ff      	movs	r2, #255	@ 0xff
 801552c:	721a      	strb	r2, [r3, #8]
  }

  if (handle->OutPipe != 0xFFU)
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	7a5b      	ldrb	r3, [r3, #9]
 8015532:	2bff      	cmp	r3, #255	@ 0xff
 8015534:	d00e      	beq.n	8015554 <USBH_MIDI_InterfaceDeInit+0x7c>
  {
    (void)USBH_ClosePipe(phost, handle->OutPipe);
 8015536:	68fb      	ldr	r3, [r7, #12]
 8015538:	7a5b      	ldrb	r3, [r3, #9]
 801553a:	4619      	mov	r1, r3
 801553c:	6878      	ldr	r0, [r7, #4]
 801553e:	f7ec fd06 	bl	8001f4e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->OutPipe);
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	7a5b      	ldrb	r3, [r3, #9]
 8015546:	4619      	mov	r1, r3
 8015548:	6878      	ldr	r0, [r7, #4]
 801554a:	f7ec fd32 	bl	8001fb2 <USBH_FreePipe>
    handle->OutPipe = 0xFFU;
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	22ff      	movs	r2, #255	@ 0xff
 8015552:	725a      	strb	r2, [r3, #9]
  }

  USBH_MIDI_ResetHandle(handle);
 8015554:	68f8      	ldr	r0, [r7, #12]
 8015556:	f7ff fe84 	bl	8015262 <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = NULL;
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8015560:	2200      	movs	r2, #0
 8015562:	61da      	str	r2, [r3, #28]

  return USBH_OK;
 8015564:	2300      	movs	r3, #0
}
 8015566:	4618      	mov	r0, r3
 8015568:	3710      	adds	r7, #16
 801556a:	46bd      	mov	sp, r7
 801556c:	bd80      	pop	{r7, pc}

0801556e <USBH_MIDI_ClassRequest>:

static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 801556e:	b480      	push	{r7}
 8015570:	b083      	sub	sp, #12
 8015572:	af00      	add	r7, sp, #0
 8015574:	6078      	str	r0, [r7, #4]
  (void)phost;
  USBH_UsrLog("USBH_MIDI_ClassRequest");
  return USBH_OK;
 8015576:	2300      	movs	r3, #0
}
 8015578:	4618      	mov	r0, r3
 801557a:	370c      	adds	r7, #12
 801557c:	46bd      	mov	sp, r7
 801557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015582:	4770      	bx	lr

08015584 <USBH_MIDI_PushRx>:

static void USBH_MIDI_PushRx(USBH_MIDI_HandleTypeDef *handle,
                            const uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8015584:	b480      	push	{r7}
 8015586:	b083      	sub	sp, #12
 8015588:	af00      	add	r7, sp, #0
 801558a:	6078      	str	r0, [r7, #4]
 801558c:	6039      	str	r1, [r7, #0]
  if (handle->rx_count >= USBH_MIDI_RX_QUEUE_LEN)
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8015594:	2b3f      	cmp	r3, #63	@ 0x3f
 8015596:	d844      	bhi.n	8015622 <USBH_MIDI_PushRx+0x9e>
  {
    return;
  }

  handle->rx_queue[handle->rx_head].data[0] = packet[0];
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 801559e:	461a      	mov	r2, r3
 80155a0:	683b      	ldr	r3, [r7, #0]
 80155a2:	7819      	ldrb	r1, [r3, #0]
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	3228      	adds	r2, #40	@ 0x28
 80155a8:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  handle->rx_queue[handle->rx_head].data[1] = packet[1];
 80155ac:	683b      	ldr	r3, [r7, #0]
 80155ae:	3301      	adds	r3, #1
 80155b0:	687a      	ldr	r2, [r7, #4]
 80155b2:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80155b6:	4610      	mov	r0, r2
 80155b8:	7819      	ldrb	r1, [r3, #0]
 80155ba:	687a      	ldr	r2, [r7, #4]
 80155bc:	0083      	lsls	r3, r0, #2
 80155be:	4413      	add	r3, r2
 80155c0:	460a      	mov	r2, r1
 80155c2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
  handle->rx_queue[handle->rx_head].data[2] = packet[2];
 80155c6:	683b      	ldr	r3, [r7, #0]
 80155c8:	3302      	adds	r3, #2
 80155ca:	687a      	ldr	r2, [r7, #4]
 80155cc:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80155d0:	4610      	mov	r0, r2
 80155d2:	7819      	ldrb	r1, [r3, #0]
 80155d4:	687a      	ldr	r2, [r7, #4]
 80155d6:	0083      	lsls	r3, r0, #2
 80155d8:	4413      	add	r3, r2
 80155da:	460a      	mov	r2, r1
 80155dc:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
  handle->rx_queue[handle->rx_head].data[3] = packet[3];
 80155e0:	683b      	ldr	r3, [r7, #0]
 80155e2:	3303      	adds	r3, #3
 80155e4:	687a      	ldr	r2, [r7, #4]
 80155e6:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80155ea:	4610      	mov	r0, r2
 80155ec:	7819      	ldrb	r1, [r3, #0]
 80155ee:	687a      	ldr	r2, [r7, #4]
 80155f0:	0083      	lsls	r3, r0, #2
 80155f2:	4413      	add	r3, r2
 80155f4:	460a      	mov	r2, r1
 80155f6:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
  handle->rx_head = (uint16_t)((handle->rx_head + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 8015600:	3301      	adds	r3, #1
 8015602:	b29b      	uxth	r3, r3
 8015604:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015608:	b29a      	uxth	r2, r3
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	f8a3 21a0 	strh.w	r2, [r3, #416]	@ 0x1a0
  handle->rx_count++;
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8015616:	3301      	adds	r3, #1
 8015618:	b29a      	uxth	r2, r3
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
 8015620:	e000      	b.n	8015624 <USBH_MIDI_PushRx+0xa0>
    return;
 8015622:	bf00      	nop
}
 8015624:	370c      	adds	r7, #12
 8015626:	46bd      	mov	sp, r7
 8015628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801562c:	4770      	bx	lr

0801562e <USBH_MIDI_PopTx>:

static bool USBH_MIDI_PopTx(USBH_MIDI_HandleTypeDef *handle,
                           uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 801562e:	b480      	push	{r7}
 8015630:	b083      	sub	sp, #12
 8015632:	af00      	add	r7, sp, #0
 8015634:	6078      	str	r0, [r7, #4]
 8015636:	6039      	str	r1, [r7, #0]
  if (handle->tx_count == 0U)
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 801563e:	2b00      	cmp	r3, #0
 8015640:	d101      	bne.n	8015646 <USBH_MIDI_PopTx+0x18>
  {
    return false;
 8015642:	2300      	movs	r3, #0
 8015644:	e041      	b.n	80156ca <USBH_MIDI_PopTx+0x9c>
  }

  packet[0] = handle->tx_queue[handle->tx_tail].data[0];
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 801564c:	461a      	mov	r2, r3
 801564e:	687b      	ldr	r3, [r7, #4]
 8015650:	3270      	adds	r2, #112	@ 0x70
 8015652:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8015656:	683b      	ldr	r3, [r7, #0]
 8015658:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->tx_queue[handle->tx_tail].data[1];
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8015660:	4618      	mov	r0, r3
 8015662:	683b      	ldr	r3, [r7, #0]
 8015664:	1c5a      	adds	r2, r3, #1
 8015666:	6879      	ldr	r1, [r7, #4]
 8015668:	0083      	lsls	r3, r0, #2
 801566a:	440b      	add	r3, r1
 801566c:	f893 31c1 	ldrb.w	r3, [r3, #449]	@ 0x1c1
 8015670:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->tx_queue[handle->tx_tail].data[2];
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8015678:	4618      	mov	r0, r3
 801567a:	683b      	ldr	r3, [r7, #0]
 801567c:	1c9a      	adds	r2, r3, #2
 801567e:	6879      	ldr	r1, [r7, #4]
 8015680:	0083      	lsls	r3, r0, #2
 8015682:	440b      	add	r3, r1
 8015684:	f893 31c2 	ldrb.w	r3, [r3, #450]	@ 0x1c2
 8015688:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->tx_queue[handle->tx_tail].data[3];
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8015690:	4618      	mov	r0, r3
 8015692:	683b      	ldr	r3, [r7, #0]
 8015694:	1cda      	adds	r2, r3, #3
 8015696:	6879      	ldr	r1, [r7, #4]
 8015698:	0083      	lsls	r3, r0, #2
 801569a:	440b      	add	r3, r1
 801569c:	f893 31c3 	ldrb.w	r3, [r3, #451]	@ 0x1c3
 80156a0:	7013      	strb	r3, [r2, #0]
  handle->tx_tail = (uint16_t)((handle->tx_tail + 1U) % USBH_MIDI_TX_QUEUE_LEN);
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80156a8:	3301      	adds	r3, #1
 80156aa:	b29b      	uxth	r3, r3
 80156ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80156b0:	b29a      	uxth	r2, r3
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	f8a3 22c2 	strh.w	r2, [r3, #706]	@ 0x2c2
  handle->tx_count--;
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 80156be:	3b01      	subs	r3, #1
 80156c0:	b29a      	uxth	r2, r3
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	f8a3 22c4 	strh.w	r2, [r3, #708]	@ 0x2c4
  return true;
 80156c8:	2301      	movs	r3, #1
}
 80156ca:	4618      	mov	r0, r3
 80156cc:	370c      	adds	r7, #12
 80156ce:	46bd      	mov	sp, r7
 80156d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156d4:	4770      	bx	lr
	...

080156d8 <USBH_MIDI_ProcessRx>:

static void USBH_MIDI_ProcessRx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 80156d8:	b580      	push	{r7, lr}
 80156da:	b084      	sub	sp, #16
 80156dc:	af00      	add	r7, sp, #0
 80156de:	6078      	str	r0, [r7, #4]
 80156e0:	6039      	str	r1, [r7, #0]
  switch (handle->rx_state)
 80156e2:	683b      	ldr	r3, [r7, #0]
 80156e4:	7adb      	ldrb	r3, [r3, #11]
 80156e6:	2b04      	cmp	r3, #4
 80156e8:	d876      	bhi.n	80157d8 <USBH_MIDI_ProcessRx+0x100>
 80156ea:	a201      	add	r2, pc, #4	@ (adr r2, 80156f0 <USBH_MIDI_ProcessRx+0x18>)
 80156ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80156f0:	08015705 	.word	0x08015705
 80156f4:	0801570d 	.word	0x0801570d
 80156f8:	0801573d 	.word	0x0801573d
 80156fc:	080157a1 	.word	0x080157a1
 8015700:	080157a9 	.word	0x080157a9
  {
    case USBH_MIDI_RX_IDLE:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8015704:	683b      	ldr	r3, [r7, #0]
 8015706:	2201      	movs	r2, #1
 8015708:	72da      	strb	r2, [r3, #11]
      break;
 801570a:	e06c      	b.n	80157e6 <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_RECEIVE:
      if (!handle->rx_busy)
 801570c:	683b      	ldr	r3, [r7, #0]
 801570e:	7c9b      	ldrb	r3, [r3, #18]
 8015710:	f083 0301 	eor.w	r3, r3, #1
 8015714:	b2db      	uxtb	r3, r3
 8015716:	2b00      	cmp	r3, #0
 8015718:	d062      	beq.n	80157e0 <USBH_MIDI_ProcessRx+0x108>
      {
        (void)USBH_BulkReceiveData(phost, handle->rx_buffer, handle->rx_buffer_size, handle->InPipe);
 801571a:	683b      	ldr	r3, [r7, #0]
 801571c:	f103 0120 	add.w	r1, r3, #32
 8015720:	683b      	ldr	r3, [r7, #0]
 8015722:	89da      	ldrh	r2, [r3, #14]
 8015724:	683b      	ldr	r3, [r7, #0]
 8015726:	7a1b      	ldrb	r3, [r3, #8]
 8015728:	6878      	ldr	r0, [r7, #4]
 801572a:	f7ec fbd3 	bl	8001ed4 <USBH_BulkReceiveData>
        handle->rx_busy = true;
 801572e:	683b      	ldr	r3, [r7, #0]
 8015730:	2201      	movs	r2, #1
 8015732:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_POLL;
 8015734:	683b      	ldr	r3, [r7, #0]
 8015736:	2202      	movs	r2, #2
 8015738:	72da      	strb	r2, [r3, #11]
        USBH_UsrLog("USBH_MIDI_RX_RECEIVE -> RX_POLL (arm)");
      }
      break;
 801573a:	e051      	b.n	80157e0 <USBH_MIDI_ProcessRx+0x108>

    case USBH_MIDI_RX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->InPipe);
 801573c:	683b      	ldr	r3, [r7, #0]
 801573e:	7a1b      	ldrb	r3, [r3, #8]
 8015740:	4619      	mov	r1, r3
 8015742:	6878      	ldr	r0, [r7, #4]
 8015744:	f7ec ffa6 	bl	8002694 <USBH_LL_GetURBState>
 8015748:	4603      	mov	r3, r0
 801574a:	737b      	strb	r3, [r7, #13]
      if (urb_state == USBH_URB_DONE)
 801574c:	7b7b      	ldrb	r3, [r7, #13]
 801574e:	2b01      	cmp	r3, #1
 8015750:	d110      	bne.n	8015774 <USBH_MIDI_ProcessRx+0x9c>
      {
        handle->rx_last_count = USBH_LL_GetLastXferSize(phost, handle->InPipe);
 8015752:	683b      	ldr	r3, [r7, #0]
 8015754:	7a1b      	ldrb	r3, [r3, #8]
 8015756:	4619      	mov	r1, r3
 8015758:	6878      	ldr	r0, [r7, #4]
 801575a:	f7ec ff09 	bl	8002570 <USBH_LL_GetLastXferSize>
 801575e:	4603      	mov	r3, r0
 8015760:	b29a      	uxth	r2, r3
 8015762:	683b      	ldr	r3, [r7, #0]
 8015764:	821a      	strh	r2, [r3, #16]
        handle->rx_busy = false;
 8015766:	683b      	ldr	r3, [r7, #0]
 8015768:	2200      	movs	r2, #0
 801576a:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_DONE;
 801576c:	683b      	ldr	r3, [r7, #0]
 801576e:	2203      	movs	r2, #3
 8015770:	72da      	strb	r2, [r3, #11]
        USBH_ErrLog("USBH_MIDI_RX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->InEp);
        handle->rx_busy = false;
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
      }
      break;
 8015772:	e037      	b.n	80157e4 <USBH_MIDI_ProcessRx+0x10c>
      else if (urb_state == USBH_URB_NOTREADY)
 8015774:	7b7b      	ldrb	r3, [r7, #13]
 8015776:	2b02      	cmp	r3, #2
 8015778:	d034      	beq.n	80157e4 <USBH_MIDI_ProcessRx+0x10c>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 801577a:	7b7b      	ldrb	r3, [r7, #13]
 801577c:	2b04      	cmp	r3, #4
 801577e:	d002      	beq.n	8015786 <USBH_MIDI_ProcessRx+0xae>
 8015780:	7b7b      	ldrb	r3, [r7, #13]
 8015782:	2b05      	cmp	r3, #5
 8015784:	d12e      	bne.n	80157e4 <USBH_MIDI_ProcessRx+0x10c>
        (void)USBH_ClrFeature(phost, handle->InEp);
 8015786:	683b      	ldr	r3, [r7, #0]
 8015788:	785b      	ldrb	r3, [r3, #1]
 801578a:	4619      	mov	r1, r3
 801578c:	6878      	ldr	r0, [r7, #4]
 801578e:	f7eb fe37 	bl	8001400 <USBH_ClrFeature>
        handle->rx_busy = false;
 8015792:	683b      	ldr	r3, [r7, #0]
 8015794:	2200      	movs	r2, #0
 8015796:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8015798:	683b      	ldr	r3, [r7, #0]
 801579a:	2201      	movs	r2, #1
 801579c:	72da      	strb	r2, [r3, #11]
      break;
 801579e:	e021      	b.n	80157e4 <USBH_MIDI_ProcessRx+0x10c>
    }

    case USBH_MIDI_RX_DONE:
      handle->rx_state = USBH_MIDI_RX_DISPATCH;
 80157a0:	683b      	ldr	r3, [r7, #0]
 80157a2:	2204      	movs	r2, #4
 80157a4:	72da      	strb	r2, [r3, #11]
      USBH_UsrLog("USBH_MIDI_RX_DONE -> RX_DISPATCH");
      break;
 80157a6:	e01e      	b.n	80157e6 <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_DISPATCH:
      for (uint16_t offset = 0U;
 80157a8:	2300      	movs	r3, #0
 80157aa:	81fb      	strh	r3, [r7, #14]
 80157ac:	e00a      	b.n	80157c4 <USBH_MIDI_ProcessRx+0xec>
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
      {
        USBH_MIDI_PushRx(handle, &handle->rx_buffer[offset]);
 80157ae:	89fb      	ldrh	r3, [r7, #14]
 80157b0:	3320      	adds	r3, #32
 80157b2:	683a      	ldr	r2, [r7, #0]
 80157b4:	4413      	add	r3, r2
 80157b6:	4619      	mov	r1, r3
 80157b8:	6838      	ldr	r0, [r7, #0]
 80157ba:	f7ff fee3 	bl	8015584 <USBH_MIDI_PushRx>
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
 80157be:	89fb      	ldrh	r3, [r7, #14]
 80157c0:	3304      	adds	r3, #4
 80157c2:	81fb      	strh	r3, [r7, #14]
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
 80157c4:	89fb      	ldrh	r3, [r7, #14]
 80157c6:	3303      	adds	r3, #3
 80157c8:	683a      	ldr	r2, [r7, #0]
 80157ca:	8a12      	ldrh	r2, [r2, #16]
 80157cc:	4293      	cmp	r3, r2
 80157ce:	d3ee      	bcc.n	80157ae <USBH_MIDI_ProcessRx+0xd6>
      }
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80157d0:	683b      	ldr	r3, [r7, #0]
 80157d2:	2201      	movs	r2, #1
 80157d4:	72da      	strb	r2, [r3, #11]
      break;
 80157d6:	e006      	b.n	80157e6 <USBH_MIDI_ProcessRx+0x10e>

    default:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80157d8:	683b      	ldr	r3, [r7, #0]
 80157da:	2201      	movs	r2, #1
 80157dc:	72da      	strb	r2, [r3, #11]
      break;
 80157de:	e002      	b.n	80157e6 <USBH_MIDI_ProcessRx+0x10e>
      break;
 80157e0:	bf00      	nop
 80157e2:	e000      	b.n	80157e6 <USBH_MIDI_ProcessRx+0x10e>
      break;
 80157e4:	bf00      	nop
  }
}
 80157e6:	bf00      	nop
 80157e8:	3710      	adds	r7, #16
 80157ea:	46bd      	mov	sp, r7
 80157ec:	bd80      	pop	{r7, pc}
 80157ee:	bf00      	nop

080157f0 <USBH_MIDI_ProcessTx>:

static void USBH_MIDI_ProcessTx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 80157f0:	b580      	push	{r7, lr}
 80157f2:	b086      	sub	sp, #24
 80157f4:	af02      	add	r7, sp, #8
 80157f6:	6078      	str	r0, [r7, #4]
 80157f8:	6039      	str	r1, [r7, #0]
  switch (handle->tx_state)
 80157fa:	683b      	ldr	r3, [r7, #0]
 80157fc:	7b1b      	ldrb	r3, [r3, #12]
 80157fe:	2b03      	cmp	r3, #3
 8015800:	d055      	beq.n	80158ae <USBH_MIDI_ProcessTx+0xbe>
 8015802:	2b03      	cmp	r3, #3
 8015804:	dc57      	bgt.n	80158b6 <USBH_MIDI_ProcessTx+0xc6>
 8015806:	2b00      	cmp	r3, #0
 8015808:	d002      	beq.n	8015810 <USBH_MIDI_ProcessTx+0x20>
 801580a:	2b02      	cmp	r3, #2
 801580c:	d027      	beq.n	801585e <USBH_MIDI_ProcessTx+0x6e>
 801580e:	e052      	b.n	80158b6 <USBH_MIDI_ProcessTx+0xc6>
  {
    case USBH_MIDI_TX_IDLE:
      if (!handle->tx_busy && (handle->tx_count > 0U))
 8015810:	683b      	ldr	r3, [r7, #0]
 8015812:	7cdb      	ldrb	r3, [r3, #19]
 8015814:	f083 0301 	eor.w	r3, r3, #1
 8015818:	b2db      	uxtb	r3, r3
 801581a:	2b00      	cmp	r3, #0
 801581c:	d04f      	beq.n	80158be <USBH_MIDI_ProcessTx+0xce>
 801581e:	683b      	ldr	r3, [r7, #0]
 8015820:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8015824:	2b00      	cmp	r3, #0
 8015826:	d04a      	beq.n	80158be <USBH_MIDI_ProcessTx+0xce>
      {
        if (USBH_MIDI_PopTx(handle, handle->tx_buffer))
 8015828:	683b      	ldr	r3, [r7, #0]
 801582a:	3360      	adds	r3, #96	@ 0x60
 801582c:	4619      	mov	r1, r3
 801582e:	6838      	ldr	r0, [r7, #0]
 8015830:	f7ff fefd 	bl	801562e <USBH_MIDI_PopTx>
 8015834:	4603      	mov	r3, r0
 8015836:	2b00      	cmp	r3, #0
 8015838:	d041      	beq.n	80158be <USBH_MIDI_ProcessTx+0xce>
        {
          (void)USBH_BulkSendData(phost, handle->tx_buffer, USBH_MIDI_PACKET_SIZE,
 801583a:	683b      	ldr	r3, [r7, #0]
 801583c:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8015840:	683b      	ldr	r3, [r7, #0]
 8015842:	7a5b      	ldrb	r3, [r3, #9]
 8015844:	2201      	movs	r2, #1
 8015846:	9200      	str	r2, [sp, #0]
 8015848:	2204      	movs	r2, #4
 801584a:	6878      	ldr	r0, [r7, #4]
 801584c:	f7ec fb1d 	bl	8001e8a <USBH_BulkSendData>
                                  handle->OutPipe, 1U);
          handle->tx_busy = true;
 8015850:	683b      	ldr	r3, [r7, #0]
 8015852:	2201      	movs	r2, #1
 8015854:	74da      	strb	r2, [r3, #19]
          handle->tx_state = USBH_MIDI_TX_POLL;
 8015856:	683b      	ldr	r3, [r7, #0]
 8015858:	2202      	movs	r2, #2
 801585a:	731a      	strb	r2, [r3, #12]
          USBH_UsrLog("USBH_MIDI_TX_IDLE -> TX_SEND");
        }
      }
      break;
 801585c:	e02f      	b.n	80158be <USBH_MIDI_ProcessTx+0xce>

    case USBH_MIDI_TX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->OutPipe);
 801585e:	683b      	ldr	r3, [r7, #0]
 8015860:	7a5b      	ldrb	r3, [r3, #9]
 8015862:	4619      	mov	r1, r3
 8015864:	6878      	ldr	r0, [r7, #4]
 8015866:	f7ec ff15 	bl	8002694 <USBH_LL_GetURBState>
 801586a:	4603      	mov	r3, r0
 801586c:	73fb      	strb	r3, [r7, #15]
      if (urb_state == USBH_URB_DONE)
 801586e:	7bfb      	ldrb	r3, [r7, #15]
 8015870:	2b01      	cmp	r3, #1
 8015872:	d106      	bne.n	8015882 <USBH_MIDI_ProcessTx+0x92>
      {
        handle->tx_busy = false;
 8015874:	683b      	ldr	r3, [r7, #0]
 8015876:	2200      	movs	r2, #0
 8015878:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 801587a:	683b      	ldr	r3, [r7, #0]
 801587c:	2203      	movs	r2, #3
 801587e:	731a      	strb	r2, [r3, #12]
        USBH_ErrLog("USBH_MIDI_TX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->OutEp);
        handle->tx_busy = false;
        handle->tx_state = USBH_MIDI_TX_DONE;
      }
      break;
 8015880:	e01f      	b.n	80158c2 <USBH_MIDI_ProcessTx+0xd2>
      else if (urb_state == USBH_URB_NOTREADY)
 8015882:	7bfb      	ldrb	r3, [r7, #15]
 8015884:	2b02      	cmp	r3, #2
 8015886:	d01c      	beq.n	80158c2 <USBH_MIDI_ProcessTx+0xd2>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 8015888:	7bfb      	ldrb	r3, [r7, #15]
 801588a:	2b04      	cmp	r3, #4
 801588c:	d002      	beq.n	8015894 <USBH_MIDI_ProcessTx+0xa4>
 801588e:	7bfb      	ldrb	r3, [r7, #15]
 8015890:	2b05      	cmp	r3, #5
 8015892:	d116      	bne.n	80158c2 <USBH_MIDI_ProcessTx+0xd2>
        (void)USBH_ClrFeature(phost, handle->OutEp);
 8015894:	683b      	ldr	r3, [r7, #0]
 8015896:	789b      	ldrb	r3, [r3, #2]
 8015898:	4619      	mov	r1, r3
 801589a:	6878      	ldr	r0, [r7, #4]
 801589c:	f7eb fdb0 	bl	8001400 <USBH_ClrFeature>
        handle->tx_busy = false;
 80158a0:	683b      	ldr	r3, [r7, #0]
 80158a2:	2200      	movs	r2, #0
 80158a4:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 80158a6:	683b      	ldr	r3, [r7, #0]
 80158a8:	2203      	movs	r2, #3
 80158aa:	731a      	strb	r2, [r3, #12]
      break;
 80158ac:	e009      	b.n	80158c2 <USBH_MIDI_ProcessTx+0xd2>
    }

    case USBH_MIDI_TX_DONE:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 80158ae:	683b      	ldr	r3, [r7, #0]
 80158b0:	2200      	movs	r2, #0
 80158b2:	731a      	strb	r2, [r3, #12]
      break;
 80158b4:	e006      	b.n	80158c4 <USBH_MIDI_ProcessTx+0xd4>

    default:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 80158b6:	683b      	ldr	r3, [r7, #0]
 80158b8:	2200      	movs	r2, #0
 80158ba:	731a      	strb	r2, [r3, #12]
      break;
 80158bc:	e002      	b.n	80158c4 <USBH_MIDI_ProcessTx+0xd4>
      break;
 80158be:	bf00      	nop
 80158c0:	e000      	b.n	80158c4 <USBH_MIDI_ProcessTx+0xd4>
      break;
 80158c2:	bf00      	nop
  }
}
 80158c4:	bf00      	nop
 80158c6:	3710      	adds	r7, #16
 80158c8:	46bd      	mov	sp, r7
 80158ca:	bd80      	pop	{r7, pc}

080158cc <USBH_MIDI_Process>:

static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 80158cc:	b580      	push	{r7, lr}
 80158ce:	b084      	sub	sp, #16
 80158d0:	af00      	add	r7, sp, #0
 80158d2:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL))
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	d004      	beq.n	80158e4 <USBH_MIDI_Process+0x18>
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80158e0:	2b00      	cmp	r3, #0
 80158e2:	d101      	bne.n	80158e8 <USBH_MIDI_Process+0x1c>
  {
    return USBH_FAIL;
 80158e4:	2302      	movs	r3, #2
 80158e6:	e016      	b.n	8015916 <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80158ee:	69db      	ldr	r3, [r3, #28]
 80158f0:	60fb      	str	r3, [r7, #12]
  if ((handle == NULL) || (handle->state != USBH_MIDI_STATE_TRANSFER))
 80158f2:	68fb      	ldr	r3, [r7, #12]
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d003      	beq.n	8015900 <USBH_MIDI_Process+0x34>
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	7a9b      	ldrb	r3, [r3, #10]
 80158fc:	2b01      	cmp	r3, #1
 80158fe:	d001      	beq.n	8015904 <USBH_MIDI_Process+0x38>
  {
    return USBH_OK;
 8015900:	2300      	movs	r3, #0
 8015902:	e008      	b.n	8015916 <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_ProcessRx(phost, handle);
 8015904:	68f9      	ldr	r1, [r7, #12]
 8015906:	6878      	ldr	r0, [r7, #4]
 8015908:	f7ff fee6 	bl	80156d8 <USBH_MIDI_ProcessRx>
  USBH_MIDI_ProcessTx(phost, handle);
 801590c:	68f9      	ldr	r1, [r7, #12]
 801590e:	6878      	ldr	r0, [r7, #4]
 8015910:	f7ff ff6e 	bl	80157f0 <USBH_MIDI_ProcessTx>

  return USBH_OK;
 8015914:	2300      	movs	r3, #0
}
 8015916:	4618      	mov	r0, r3
 8015918:	3710      	adds	r7, #16
 801591a:	46bd      	mov	sp, r7
 801591c:	bd80      	pop	{r7, pc}
	...

08015920 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8015920:	f8df d038 	ldr.w	sp, [pc, #56]	@ 801595c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8015924:	f7ff f99e 	bl	8014c64 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8015928:	f7ff f8fc 	bl	8014b24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 801592c:	480c      	ldr	r0, [pc, #48]	@ (8015960 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 801592e:	490d      	ldr	r1, [pc, #52]	@ (8015964 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8015930:	4a0d      	ldr	r2, [pc, #52]	@ (8015968 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8015932:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8015934:	e002      	b.n	801593c <LoopCopyDataInit>

08015936 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8015936:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8015938:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801593a:	3304      	adds	r3, #4

0801593c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 801593c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 801593e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8015940:	d3f9      	bcc.n	8015936 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8015942:	4a0a      	ldr	r2, [pc, #40]	@ (801596c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8015944:	4c0a      	ldr	r4, [pc, #40]	@ (8015970 <LoopFillZerobss+0x22>)
  movs r3, #0
 8015946:	2300      	movs	r3, #0
  b LoopFillZerobss
 8015948:	e001      	b.n	801594e <LoopFillZerobss>

0801594a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801594a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 801594c:	3204      	adds	r2, #4

0801594e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 801594e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8015950:	d3fb      	bcc.n	801594a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8015952:	f007 fb65 	bl	801d020 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8015956:	f7fd fbe7 	bl	8013128 <main>
  bx  lr
 801595a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 801595c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8015960:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8015964:	240000b8 	.word	0x240000b8
  ldr r2, =_sidata
 8015968:	0801e4d0 	.word	0x0801e4d0
  ldr r2, =_sbss
 801596c:	240000c0 	.word	0x240000c0
  ldr r4, =_ebss
 8015970:	24015f18 	.word	0x24015f18

08015974 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8015974:	e7fe      	b.n	8015974 <ADC3_IRQHandler>

08015976 <tud_audio_tx_done_isr>:
//--------------------------------------------------------------------+
// WEAK FUNCTION STUBS
//--------------------------------------------------------------------+

#if CFG_TUD_AUDIO_ENABLE_EP_IN
TU_ATTR_WEAK bool tud_audio_tx_done_isr(uint8_t rhport, uint16_t n_bytes_sent, uint8_t func_id, uint8_t ep_in, uint8_t cur_alt_setting) {
 8015976:	b490      	push	{r4, r7}
 8015978:	b082      	sub	sp, #8
 801597a:	af00      	add	r7, sp, #0
 801597c:	4604      	mov	r4, r0
 801597e:	4608      	mov	r0, r1
 8015980:	4611      	mov	r1, r2
 8015982:	461a      	mov	r2, r3
 8015984:	4623      	mov	r3, r4
 8015986:	71fb      	strb	r3, [r7, #7]
 8015988:	4603      	mov	r3, r0
 801598a:	80bb      	strh	r3, [r7, #4]
 801598c:	460b      	mov	r3, r1
 801598e:	71bb      	strb	r3, [r7, #6]
 8015990:	4613      	mov	r3, r2
 8015992:	70fb      	strb	r3, [r7, #3]
  (void) rhport;
  (void) n_bytes_sent;
  (void) func_id;
  (void) ep_in;
  (void) cur_alt_setting;
  return true;
 8015994:	2301      	movs	r3, #1
}
 8015996:	4618      	mov	r0, r3
 8015998:	3708      	adds	r7, #8
 801599a:	46bd      	mov	sp, r7
 801599c:	bc90      	pop	{r4, r7}
 801599e:	4770      	bx	lr

080159a0 <tud_audio_rx_done_isr>:

#endif

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
TU_ATTR_WEAK bool tud_audio_rx_done_isr(uint8_t rhport, uint16_t n_bytes_received, uint8_t func_id, uint8_t ep_out, uint8_t cur_alt_setting) {
 80159a0:	b490      	push	{r4, r7}
 80159a2:	b082      	sub	sp, #8
 80159a4:	af00      	add	r7, sp, #0
 80159a6:	4604      	mov	r4, r0
 80159a8:	4608      	mov	r0, r1
 80159aa:	4611      	mov	r1, r2
 80159ac:	461a      	mov	r2, r3
 80159ae:	4623      	mov	r3, r4
 80159b0:	71fb      	strb	r3, [r7, #7]
 80159b2:	4603      	mov	r3, r0
 80159b4:	80bb      	strh	r3, [r7, #4]
 80159b6:	460b      	mov	r3, r1
 80159b8:	71bb      	strb	r3, [r7, #6]
 80159ba:	4613      	mov	r3, r2
 80159bc:	70fb      	strb	r3, [r7, #3]
  (void) rhport;
  (void) n_bytes_received;
  (void) func_id;
  (void) ep_out;
  (void) cur_alt_setting;
  return true;
 80159be:	2301      	movs	r3, #1
}
 80159c0:	4618      	mov	r0, r3
 80159c2:	3708      	adds	r7, #8
 80159c4:	46bd      	mov	sp, r7
 80159c6:	bc90      	pop	{r4, r7}
 80159c8:	4770      	bx	lr

080159ca <tud_audio_set_itf_cb>:
  (void) rhport;
}
#endif

// Invoked when audio set interface request received
TU_ATTR_WEAK bool tud_audio_set_itf_cb(uint8_t rhport, tusb_control_request_t const *p_request) {
 80159ca:	b480      	push	{r7}
 80159cc:	b083      	sub	sp, #12
 80159ce:	af00      	add	r7, sp, #0
 80159d0:	4603      	mov	r3, r0
 80159d2:	6039      	str	r1, [r7, #0]
 80159d4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  return true;
 80159d6:	2301      	movs	r3, #1
}
 80159d8:	4618      	mov	r0, r3
 80159da:	370c      	adds	r7, #12
 80159dc:	46bd      	mov	sp, r7
 80159de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159e2:	4770      	bx	lr

080159e4 <tud_audio_set_req_ep_cb>:
  (void) p_request;
  return true;
}

// Invoked when audio class specific set request received for an EP
TU_ATTR_WEAK bool tud_audio_set_req_ep_cb(uint8_t rhport, tusb_control_request_t const *p_request, uint8_t *pBuff) {
 80159e4:	b480      	push	{r7}
 80159e6:	b085      	sub	sp, #20
 80159e8:	af00      	add	r7, sp, #0
 80159ea:	4603      	mov	r3, r0
 80159ec:	60b9      	str	r1, [r7, #8]
 80159ee:	607a      	str	r2, [r7, #4]
 80159f0:	73fb      	strb	r3, [r7, #15]
  (void) rhport;
  (void) p_request;
  (void) pBuff;
  TU_LOG2("  No EP set request callback available!\r\n");
  return false;// In case no callback function is present or request can not be conducted we stall it
 80159f2:	2300      	movs	r3, #0
}
 80159f4:	4618      	mov	r0, r3
 80159f6:	3714      	adds	r7, #20
 80159f8:	46bd      	mov	sp, r7
 80159fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159fe:	4770      	bx	lr

08015a00 <tud_audio_set_req_itf_cb>:

// Invoked when audio class specific set request received for an interface
TU_ATTR_WEAK bool tud_audio_set_req_itf_cb(uint8_t rhport, tusb_control_request_t const *p_request, uint8_t *pBuff) {
 8015a00:	b480      	push	{r7}
 8015a02:	b085      	sub	sp, #20
 8015a04:	af00      	add	r7, sp, #0
 8015a06:	4603      	mov	r3, r0
 8015a08:	60b9      	str	r1, [r7, #8]
 8015a0a:	607a      	str	r2, [r7, #4]
 8015a0c:	73fb      	strb	r3, [r7, #15]
  (void) rhport;
  (void) p_request;
  (void) pBuff;
  TU_LOG2("  No interface set request callback available!\r\n");
  return false;// In case no callback function is present or request can not be conducted we stall it
 8015a0e:	2300      	movs	r3, #0
}
 8015a10:	4618      	mov	r0, r3
 8015a12:	3714      	adds	r7, #20
 8015a14:	46bd      	mov	sp, r7
 8015a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a1a:	4770      	bx	lr

08015a1c <tud_audio_get_req_ep_cb>:
  TU_LOG2("  No entity set request callback available!\r\n");
  return false;// In case no callback function is present or request can not be conducted we stall it
}

// Invoked when audio class specific get request received for an EP
TU_ATTR_WEAK bool tud_audio_get_req_ep_cb(uint8_t rhport, tusb_control_request_t const *p_request) {
 8015a1c:	b480      	push	{r7}
 8015a1e:	b083      	sub	sp, #12
 8015a20:	af00      	add	r7, sp, #0
 8015a22:	4603      	mov	r3, r0
 8015a24:	6039      	str	r1, [r7, #0]
 8015a26:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  TU_LOG2("  No EP get request callback available!\r\n");
  return false;// Stall
 8015a28:	2300      	movs	r3, #0
}
 8015a2a:	4618      	mov	r0, r3
 8015a2c:	370c      	adds	r7, #12
 8015a2e:	46bd      	mov	sp, r7
 8015a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a34:	4770      	bx	lr

08015a36 <tud_audio_get_req_itf_cb>:

// Invoked when audio class specific get request received for an interface
TU_ATTR_WEAK bool tud_audio_get_req_itf_cb(uint8_t rhport, tusb_control_request_t const *p_request) {
 8015a36:	b480      	push	{r7}
 8015a38:	b083      	sub	sp, #12
 8015a3a:	af00      	add	r7, sp, #0
 8015a3c:	4603      	mov	r3, r0
 8015a3e:	6039      	str	r1, [r7, #0]
 8015a40:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  TU_LOG2("  No interface get request callback available!\r\n");
  return false;// Stall
 8015a42:	2300      	movs	r3, #0
}
 8015a44:	4618      	mov	r0, r3
 8015a46:	370c      	adds	r7, #12
 8015a48:	46bd      	mov	sp, r7
 8015a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a4e:	4770      	bx	lr

08015a50 <audiod_rx_xfer_isr>:
    return &_audiod_fct[func_id].ep_out_ff;
  }
  return NULL;
}

static bool audiod_rx_xfer_isr(uint8_t rhport, audiod_function_t* audio, uint16_t n_bytes_received) {
 8015a50:	b590      	push	{r4, r7, lr}
 8015a52:	b087      	sub	sp, #28
 8015a54:	af02      	add	r7, sp, #8
 8015a56:	4603      	mov	r3, r0
 8015a58:	6039      	str	r1, [r7, #0]
 8015a5a:	71fb      	strb	r3, [r7, #7]
 8015a5c:	4613      	mov	r3, r2
 8015a5e:	80bb      	strh	r3, [r7, #4]
  uint8_t idx_audio_fct = audiod_get_audio_fct_idx(audio);
 8015a60:	6838      	ldr	r0, [r7, #0]
 8015a62:	f001 fd75 	bl	8017550 <audiod_get_audio_fct_idx>
 8015a66:	4603      	mov	r3, r0
 8015a68:	73fb      	strb	r3, [r7, #15]

  // Schedule for next receive
  TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_out, audio->lin_buf_out, audio->ep_out_sz, true));
  #else
  // Data is already placed in EP FIFO, schedule for next receive
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz, true));
 8015a6a:	683b      	ldr	r3, [r7, #0]
 8015a6c:	7d99      	ldrb	r1, [r3, #22]
 8015a6e:	683b      	ldr	r3, [r7, #0]
 8015a70:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8015a74:	683b      	ldr	r3, [r7, #0]
 8015a76:	8b1b      	ldrh	r3, [r3, #24]
 8015a78:	79f8      	ldrb	r0, [r7, #7]
 8015a7a:	2401      	movs	r4, #1
 8015a7c:	9400      	str	r4, [sp, #0]
 8015a7e:	f004 fa0d 	bl	8019e9c <usbd_edpt_xfer_fifo>
 8015a82:	4603      	mov	r3, r0
 8015a84:	f083 0301 	eor.w	r3, r3, #1
 8015a88:	b2db      	uxtb	r3, r3
 8015a8a:	2b00      	cmp	r3, #0
 8015a8c:	d001      	beq.n	8015a92 <audiod_rx_xfer_isr+0x42>
 8015a8e:	2300      	movs	r3, #0
 8015a90:	e013      	b.n	8015aba <audiod_rx_xfer_isr+0x6a>
    audiod_fb_fifo_count_update(audio, tu_fifo_count(&audio->ep_out_ff));
  }
  #endif

  // Call a weak callback here - a possibility for user to get informed an audio packet was received and data gets now loaded into EP FIFO
  TU_VERIFY(tud_audio_rx_done_isr(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->ep_out_alt));
 8015a92:	683b      	ldr	r3, [r7, #0]
 8015a94:	7d9c      	ldrb	r4, [r3, #22]
 8015a96:	683b      	ldr	r3, [r7, #0]
 8015a98:	7edb      	ldrb	r3, [r3, #27]
 8015a9a:	7bfa      	ldrb	r2, [r7, #15]
 8015a9c:	88b9      	ldrh	r1, [r7, #4]
 8015a9e:	79f8      	ldrb	r0, [r7, #7]
 8015aa0:	9300      	str	r3, [sp, #0]
 8015aa2:	4623      	mov	r3, r4
 8015aa4:	f7ff ff7c 	bl	80159a0 <tud_audio_rx_done_isr>
 8015aa8:	4603      	mov	r3, r0
 8015aaa:	f083 0301 	eor.w	r3, r3, #1
 8015aae:	b2db      	uxtb	r3, r3
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	d001      	beq.n	8015ab8 <audiod_rx_xfer_isr+0x68>
 8015ab4:	2300      	movs	r3, #0
 8015ab6:	e000      	b.n	8015aba <audiod_rx_xfer_isr+0x6a>

  return true;
 8015ab8:	2301      	movs	r3, #1
}
 8015aba:	4618      	mov	r0, r3
 8015abc:	3714      	adds	r7, #20
 8015abe:	46bd      	mov	sp, r7
 8015ac0:	bd90      	pop	{r4, r7, pc}
	...

08015ac4 <tud_audio_n_write>:
// WRITE API
//--------------------------------------------------------------------+

#if CFG_TUD_AUDIO_ENABLE_EP_IN

uint16_t tud_audio_n_write(uint8_t func_id, const void *data, uint16_t len) {
 8015ac4:	b580      	push	{r7, lr}
 8015ac6:	b086      	sub	sp, #24
 8015ac8:	af00      	add	r7, sp, #0
 8015aca:	4603      	mov	r3, r0
 8015acc:	6039      	str	r1, [r7, #0]
 8015ace:	71fb      	strb	r3, [r7, #7]
 8015ad0:	4613      	mov	r3, r2
 8015ad2:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 8015ad4:	79fb      	ldrb	r3, [r7, #7]
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d10a      	bne.n	8015af0 <tud_audio_n_write+0x2c>
 8015ada:	79fa      	ldrb	r2, [r7, #7]
 8015adc:	4912      	ldr	r1, [pc, #72]	@ (8015b28 <tud_audio_n_write+0x64>)
 8015ade:	4613      	mov	r3, r2
 8015ae0:	00db      	lsls	r3, r3, #3
 8015ae2:	4413      	add	r3, r2
 8015ae4:	00db      	lsls	r3, r3, #3
 8015ae6:	440b      	add	r3, r1
 8015ae8:	3304      	adds	r3, #4
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	d101      	bne.n	8015af4 <tud_audio_n_write+0x30>
 8015af0:	2300      	movs	r3, #0
 8015af2:	e015      	b.n	8015b20 <tud_audio_n_write+0x5c>
  return tu_fifo_write_n(&_audiod_fct[func_id].ep_in_ff, data, len);
 8015af4:	79fa      	ldrb	r2, [r7, #7]
 8015af6:	4613      	mov	r3, r2
 8015af8:	00db      	lsls	r3, r3, #3
 8015afa:	4413      	add	r3, r2
 8015afc:	00db      	lsls	r3, r3, #3
 8015afe:	3338      	adds	r3, #56	@ 0x38
 8015b00:	4a09      	ldr	r2, [pc, #36]	@ (8015b28 <tud_audio_n_write+0x64>)
 8015b02:	4413      	add	r3, r2
 8015b04:	3304      	adds	r3, #4
 8015b06:	617b      	str	r3, [r7, #20]
 8015b08:	683b      	ldr	r3, [r7, #0]
 8015b0a:	613b      	str	r3, [r7, #16]
 8015b0c:	88bb      	ldrh	r3, [r7, #4]
 8015b0e:	81fb      	strh	r3, [r7, #14]
// Write API
//--------------------------------------------------------------------+
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, const tu_hwfifo_access_t *access_mode);
bool     tu_fifo_write(tu_fifo_t *f, const void *data);
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_write_n(tu_fifo_t *f, const void *data, uint16_t n) {
  return tu_fifo_write_n_access_mode(f, data, n, NULL);
 8015b10:	89fa      	ldrh	r2, [r7, #14]
 8015b12:	2300      	movs	r3, #0
 8015b14:	6939      	ldr	r1, [r7, #16]
 8015b16:	6978      	ldr	r0, [r7, #20]
 8015b18:	f002 fbfd 	bl	8018316 <tu_fifo_write_n_access_mode>
 8015b1c:	4603      	mov	r3, r0
 8015b1e:	bf00      	nop
}
 8015b20:	4618      	mov	r0, r3
 8015b22:	3718      	adds	r7, #24
 8015b24:	46bd      	mov	sp, r7
 8015b26:	bd80      	pop	{r7, pc}
 8015b28:	24015a30 	.word	0x24015a30

08015b2c <audiod_tx_xfer_isr>:
  if (func_id < CFG_TUD_AUDIO && threshold < _audiod_fct[func_id].ep_in_ff.depth) {
    _audiod_fct[func_id].ep_in_fifo_threshold = threshold;
  }
}

static bool audiod_tx_xfer_isr(uint8_t rhport, audiod_function_t * audio, uint16_t n_bytes_sent) {
 8015b2c:	b590      	push	{r4, r7, lr}
 8015b2e:	b08b      	sub	sp, #44	@ 0x2c
 8015b30:	af02      	add	r7, sp, #8
 8015b32:	4603      	mov	r3, r0
 8015b34:	6039      	str	r1, [r7, #0]
 8015b36:	71fb      	strb	r3, [r7, #7]
 8015b38:	4613      	mov	r3, r2
 8015b3a:	80bb      	strh	r3, [r7, #4]
  uint8_t idx_audio_fct = audiod_get_audio_fct_idx(audio);
 8015b3c:	6838      	ldr	r0, [r7, #0]
 8015b3e:	f001 fd07 	bl	8017550 <audiod_get_audio_fct_idx>
 8015b42:	4603      	mov	r3, r0
 8015b44:	77fb      	strb	r3, [r7, #31]

  // Only send something if current alternate interface is not 0 as in this case nothing is to be sent due to UAC2 specifications
  if (audio->ep_in_alt == 0) { return false; }
 8015b46:	683b      	ldr	r3, [r7, #0]
 8015b48:	7cdb      	ldrb	r3, [r3, #19]
 8015b4a:	2b00      	cmp	r3, #0
 8015b4c:	d101      	bne.n	8015b52 <audiod_tx_xfer_isr+0x26>
 8015b4e:	2300      	movs	r3, #0
 8015b50:	e060      	b.n	8015c14 <audiod_tx_xfer_isr+0xe8>
  // Send everything in ISO EP FIFO
  uint16_t n_bytes_tx;

  #if CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
  // packet_sz_tx is based on total packet size, here we want size for each support buffer.
  n_bytes_tx = audiod_tx_packet_size(audio->packet_sz_tx, tu_fifo_count(&audio->ep_in_ff), audio->ep_in_ff.depth, audio->ep_in_fifo_threshold, audio->ep_in_sz);
 8015b52:	683b      	ldr	r3, [r7, #0]
 8015b54:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8015b58:	683b      	ldr	r3, [r7, #0]
 8015b5a:	333c      	adds	r3, #60	@ 0x3c
 8015b5c:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8015b5e:	69bb      	ldr	r3, [r7, #24]
 8015b60:	8899      	ldrh	r1, [r3, #4]
 8015b62:	69bb      	ldr	r3, [r7, #24]
 8015b64:	891b      	ldrh	r3, [r3, #8]
 8015b66:	b29a      	uxth	r2, r3
 8015b68:	69bb      	ldr	r3, [r7, #24]
 8015b6a:	895b      	ldrh	r3, [r3, #10]
 8015b6c:	b29b      	uxth	r3, r3
 8015b6e:	82f9      	strh	r1, [r7, #22]
 8015b70:	82ba      	strh	r2, [r7, #20]
 8015b72:	827b      	strh	r3, [r7, #18]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8015b74:	8aba      	ldrh	r2, [r7, #20]
 8015b76:	8a7b      	ldrh	r3, [r7, #18]
 8015b78:	1ad3      	subs	r3, r2, r3
 8015b7a:	60fb      	str	r3, [r7, #12]
  if (diff >= 0) {
 8015b7c:	68fb      	ldr	r3, [r7, #12]
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	db02      	blt.n	8015b88 <audiod_tx_xfer_isr+0x5c>
    return (uint16_t)diff;
 8015b82:	68fb      	ldr	r3, [r7, #12]
 8015b84:	b29b      	uxth	r3, r3
 8015b86:	e006      	b.n	8015b96 <audiod_tx_xfer_isr+0x6a>
    return (uint16_t)(2 * depth + diff);
 8015b88:	8afb      	ldrh	r3, [r7, #22]
 8015b8a:	005b      	lsls	r3, r3, #1
 8015b8c:	b29a      	uxth	r2, r3
 8015b8e:	68fb      	ldr	r3, [r7, #12]
 8015b90:	b29b      	uxth	r3, r3
 8015b92:	4413      	add	r3, r2
 8015b94:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8015b96:	69ba      	ldr	r2, [r7, #24]
 8015b98:	8892      	ldrh	r2, [r2, #4]
 8015b9a:	817b      	strh	r3, [r7, #10]
 8015b9c:	4613      	mov	r3, r2
 8015b9e:	813b      	strh	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8015ba0:	897a      	ldrh	r2, [r7, #10]
 8015ba2:	893b      	ldrh	r3, [r7, #8]
 8015ba4:	4293      	cmp	r3, r2
 8015ba6:	bf28      	it	cs
 8015ba8:	4613      	movcs	r3, r2
 8015baa:	b299      	uxth	r1, r3
 8015bac:	683b      	ldr	r3, [r7, #0]
 8015bae:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8015bb2:	683b      	ldr	r3, [r7, #0]
 8015bb4:	8a9c      	ldrh	r4, [r3, #20]
 8015bb6:	683b      	ldr	r3, [r7, #0]
 8015bb8:	8a1b      	ldrh	r3, [r3, #16]
 8015bba:	9300      	str	r3, [sp, #0]
 8015bbc:	4623      	mov	r3, r4
 8015bbe:	f001 fc43 	bl	8017448 <audiod_tx_packet_size>
 8015bc2:	4603      	mov	r3, r0
 8015bc4:	83bb      	strh	r3, [r7, #28]
  #if !CFG_TUD_EDPT_DEDICATED_HWFIFO
  tu_fifo_read_n(&audio->ep_in_ff, audio->lin_buf_in, n_bytes_tx);
  TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_in, audio->lin_buf_in, n_bytes_tx, true));
  #else
  // Send everything in ISO EP FIFO
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_in, &audio->ep_in_ff, n_bytes_tx, true));
 8015bc6:	683b      	ldr	r3, [r7, #0]
 8015bc8:	7b99      	ldrb	r1, [r3, #14]
 8015bca:	683b      	ldr	r3, [r7, #0]
 8015bcc:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8015bd0:	8bbb      	ldrh	r3, [r7, #28]
 8015bd2:	79f8      	ldrb	r0, [r7, #7]
 8015bd4:	2401      	movs	r4, #1
 8015bd6:	9400      	str	r4, [sp, #0]
 8015bd8:	f004 f960 	bl	8019e9c <usbd_edpt_xfer_fifo>
 8015bdc:	4603      	mov	r3, r0
 8015bde:	f083 0301 	eor.w	r3, r3, #1
 8015be2:	b2db      	uxtb	r3, r3
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	d001      	beq.n	8015bec <audiod_tx_xfer_isr+0xc0>
 8015be8:	2300      	movs	r3, #0
 8015bea:	e013      	b.n	8015c14 <audiod_tx_xfer_isr+0xe8>
  #endif

  // Call a weak callback here - a possibility for user to get informed former TX was completed and data gets now loaded into EP in buffer
  TU_VERIFY(tud_audio_tx_done_isr(rhport, n_bytes_sent, idx_audio_fct, audio->ep_in, audio->ep_in_alt));
 8015bec:	683b      	ldr	r3, [r7, #0]
 8015bee:	7b9c      	ldrb	r4, [r3, #14]
 8015bf0:	683b      	ldr	r3, [r7, #0]
 8015bf2:	7cdb      	ldrb	r3, [r3, #19]
 8015bf4:	7ffa      	ldrb	r2, [r7, #31]
 8015bf6:	88b9      	ldrh	r1, [r7, #4]
 8015bf8:	79f8      	ldrb	r0, [r7, #7]
 8015bfa:	9300      	str	r3, [sp, #0]
 8015bfc:	4623      	mov	r3, r4
 8015bfe:	f7ff feba 	bl	8015976 <tud_audio_tx_done_isr>
 8015c02:	4603      	mov	r3, r0
 8015c04:	f083 0301 	eor.w	r3, r3, #1
 8015c08:	b2db      	uxtb	r3, r3
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d001      	beq.n	8015c12 <audiod_tx_xfer_isr+0xe6>
 8015c0e:	2300      	movs	r3, #0
 8015c10:	e000      	b.n	8015c14 <audiod_tx_xfer_isr+0xe8>

  return true;
 8015c12:	2301      	movs	r3, #1
}
 8015c14:	4618      	mov	r0, r3
 8015c16:	3724      	adds	r7, #36	@ 0x24
 8015c18:	46bd      	mov	sp, r7
 8015c1a:	bd90      	pop	{r4, r7, pc}

08015c1c <tud_audio_n_version>:

  return true;
}
#endif

uint8_t tud_audio_n_version(uint8_t func_id) {
 8015c1c:	b480      	push	{r7}
 8015c1e:	b085      	sub	sp, #20
 8015c20:	af00      	add	r7, sp, #0
 8015c22:	4603      	mov	r3, r0
 8015c24:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 8015c26:	79fb      	ldrb	r3, [r7, #7]
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d10a      	bne.n	8015c42 <tud_audio_n_version+0x26>
 8015c2c:	79fa      	ldrb	r2, [r7, #7]
 8015c2e:	4914      	ldr	r1, [pc, #80]	@ (8015c80 <tud_audio_n_version+0x64>)
 8015c30:	4613      	mov	r3, r2
 8015c32:	00db      	lsls	r3, r3, #3
 8015c34:	4413      	add	r3, r2
 8015c36:	00db      	lsls	r3, r3, #3
 8015c38:	440b      	add	r3, r1
 8015c3a:	3304      	adds	r3, #4
 8015c3c:	681b      	ldr	r3, [r3, #0]
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	d101      	bne.n	8015c46 <tud_audio_n_version+0x2a>
 8015c42:	2300      	movs	r3, #0
 8015c44:	e015      	b.n	8015c72 <tud_audio_n_version+0x56>

  uint8_t bIntfProtocol = ((tusb_desc_interface_t const *)_audiod_fct[func_id].p_desc)->bInterfaceProtocol;
 8015c46:	79fa      	ldrb	r2, [r7, #7]
 8015c48:	490d      	ldr	r1, [pc, #52]	@ (8015c80 <tud_audio_n_version+0x64>)
 8015c4a:	4613      	mov	r3, r2
 8015c4c:	00db      	lsls	r3, r3, #3
 8015c4e:	4413      	add	r3, r2
 8015c50:	00db      	lsls	r3, r3, #3
 8015c52:	440b      	add	r3, r1
 8015c54:	3304      	adds	r3, #4
 8015c56:	681b      	ldr	r3, [r3, #0]
 8015c58:	79db      	ldrb	r3, [r3, #7]
 8015c5a:	73fb      	strb	r3, [r7, #15]

  if (bIntfProtocol == AUDIO_INT_PROTOCOL_CODE_V1) {
 8015c5c:	7bfb      	ldrb	r3, [r7, #15]
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d101      	bne.n	8015c66 <tud_audio_n_version+0x4a>
    return 1;
 8015c62:	2301      	movs	r3, #1
 8015c64:	e005      	b.n	8015c72 <tud_audio_n_version+0x56>
  } else if (bIntfProtocol == AUDIO_INT_PROTOCOL_CODE_V2) {
 8015c66:	7bfb      	ldrb	r3, [r7, #15]
 8015c68:	2b20      	cmp	r3, #32
 8015c6a:	d101      	bne.n	8015c70 <tud_audio_n_version+0x54>
    return 2;
 8015c6c:	2302      	movs	r3, #2
 8015c6e:	e000      	b.n	8015c72 <tud_audio_n_version+0x56>
  } else {
    return 0; // Unknown version
 8015c70:	2300      	movs	r3, #0
  }
}
 8015c72:	4618      	mov	r0, r3
 8015c74:	3714      	adds	r7, #20
 8015c76:	46bd      	mov	sp, r7
 8015c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c7c:	4770      	bx	lr
 8015c7e:	bf00      	nop
 8015c80:	24015a30 	.word	0x24015a30

08015c84 <audiod_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void audiod_init(void) {
 8015c84:	b580      	push	{r7, lr}
 8015c86:	b082      	sub	sp, #8
 8015c88:	af00      	add	r7, sp, #0
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 8015c8a:	2248      	movs	r2, #72	@ 0x48
 8015c8c:	2100      	movs	r1, #0
 8015c8e:	4819      	ldr	r0, [pc, #100]	@ (8015cf4 <audiod_init+0x70>)
 8015c90:	f007 f9b8 	bl	801d004 <memset>

  for (uint8_t i = 0; i < CFG_TUD_AUDIO; i++) {
 8015c94:	2300      	movs	r3, #0
 8015c96:	71fb      	strb	r3, [r7, #7]
 8015c98:	e024      	b.n	8015ce4 <audiod_init+0x60>
    audiod_function_t *audio = &_audiod_fct[i];
 8015c9a:	79fa      	ldrb	r2, [r7, #7]
 8015c9c:	4613      	mov	r3, r2
 8015c9e:	00db      	lsls	r3, r3, #3
 8015ca0:	4413      	add	r3, r2
 8015ca2:	00db      	lsls	r3, r3, #3
 8015ca4:	4a13      	ldr	r2, [pc, #76]	@ (8015cf4 <audiod_init+0x70>)
 8015ca6:	4413      	add	r3, r2
 8015ca8:	603b      	str	r3, [r7, #0]

      // Initialize IN EP FIFO if required
#if CFG_TUD_AUDIO_ENABLE_EP_IN
    switch (i) {
 8015caa:	79fb      	ldrb	r3, [r7, #7]
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	d109      	bne.n	8015cc4 <audiod_init+0x40>
  #if CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ > 0
      case 0:
        tu_fifo_config(&audio->ep_in_ff, ep_in_sw_buf.buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, true);
 8015cb0:	683b      	ldr	r3, [r7, #0]
 8015cb2:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8015cb6:	2301      	movs	r3, #1
 8015cb8:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 8015cbc:	490e      	ldr	r1, [pc, #56]	@ (8015cf8 <audiod_init+0x74>)
 8015cbe:	f001 ff9b 	bl	8017bf8 <tu_fifo_config>
        break;
 8015cc2:	bf00      	nop
  #endif// !CFG_TUD_EDPT_DEDICATED_HWFIFO
#endif// CFG_TUD_AUDIO_ENABLE_EP_IN

      // Initialize OUT EP FIFO if required
#if CFG_TUD_AUDIO_ENABLE_EP_OUT
    switch (i) {
 8015cc4:	79fb      	ldrb	r3, [r7, #7]
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d109      	bne.n	8015cde <audiod_init+0x5a>
  #if CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ > 0
      case 0:
        tu_fifo_config(&audio->ep_out_ff, ep_out_sw_buf.buf_1, CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ, true);
 8015cca:	683b      	ldr	r3, [r7, #0]
 8015ccc:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8015cd0:	2301      	movs	r3, #1
 8015cd2:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 8015cd6:	4909      	ldr	r1, [pc, #36]	@ (8015cfc <audiod_init+0x78>)
 8015cd8:	f001 ff8e 	bl	8017bf8 <tu_fifo_config>
        break;
 8015cdc:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_AUDIO; i++) {
 8015cde:	79fb      	ldrb	r3, [r7, #7]
 8015ce0:	3301      	adds	r3, #1
 8015ce2:	71fb      	strb	r3, [r7, #7]
 8015ce4:	79fb      	ldrb	r3, [r7, #7]
 8015ce6:	2b00      	cmp	r3, #0
 8015ce8:	d0d7      	beq.n	8015c9a <audiod_init+0x16>
        break;
  #endif
    }
#endif// CFG_TUD_AUDIO_ENABLE_FEEDBACK_EP
  }
}
 8015cea:	bf00      	nop
 8015cec:	bf00      	nop
 8015cee:	3708      	adds	r7, #8
 8015cf0:	46bd      	mov	sp, r7
 8015cf2:	bd80      	pop	{r7, pc}
 8015cf4:	24015a30 	.word	0x24015a30
 8015cf8:	240156e0 	.word	0x240156e0
 8015cfc:	24015868 	.word	0x24015868

08015d00 <audiod_deinit>:

bool audiod_deinit(void) {
 8015d00:	b480      	push	{r7}
 8015d02:	af00      	add	r7, sp, #0
  return false;// TODO not implemented yet
 8015d04:	2300      	movs	r3, #0
}
 8015d06:	4618      	mov	r0, r3
 8015d08:	46bd      	mov	sp, r7
 8015d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d0e:	4770      	bx	lr

08015d10 <audiod_reset>:

void audiod_reset(uint8_t rhport) {
 8015d10:	b580      	push	{r7, lr}
 8015d12:	b084      	sub	sp, #16
 8015d14:	af00      	add	r7, sp, #0
 8015d16:	4603      	mov	r3, r0
 8015d18:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_AUDIO; i++) {
 8015d1a:	2300      	movs	r3, #0
 8015d1c:	73fb      	strb	r3, [r7, #15]
 8015d1e:	e019      	b.n	8015d54 <audiod_reset+0x44>
    audiod_function_t *audio = &_audiod_fct[i];
 8015d20:	7bfa      	ldrb	r2, [r7, #15]
 8015d22:	4613      	mov	r3, r2
 8015d24:	00db      	lsls	r3, r3, #3
 8015d26:	4413      	add	r3, r2
 8015d28:	00db      	lsls	r3, r3, #3
 8015d2a:	4a0e      	ldr	r2, [pc, #56]	@ (8015d64 <audiod_reset+0x54>)
 8015d2c:	4413      	add	r3, r2
 8015d2e:	60bb      	str	r3, [r7, #8]
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 8015d30:	2230      	movs	r2, #48	@ 0x30
 8015d32:	2100      	movs	r1, #0
 8015d34:	68b8      	ldr	r0, [r7, #8]
 8015d36:	f007 f965 	bl	801d004 <memset>

#if CFG_TUD_AUDIO_ENABLE_EP_IN
    tu_fifo_clear(&audio->ep_in_ff);
 8015d3a:	68bb      	ldr	r3, [r7, #8]
 8015d3c:	333c      	adds	r3, #60	@ 0x3c
 8015d3e:	4618      	mov	r0, r3
 8015d40:	f001 ff81 	bl	8017c46 <tu_fifo_clear>
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
    tu_fifo_clear(&audio->ep_out_ff);
 8015d44:	68bb      	ldr	r3, [r7, #8]
 8015d46:	3330      	adds	r3, #48	@ 0x30
 8015d48:	4618      	mov	r0, r3
 8015d4a:	f001 ff7c 	bl	8017c46 <tu_fifo_clear>
  for (uint8_t i = 0; i < CFG_TUD_AUDIO; i++) {
 8015d4e:	7bfb      	ldrb	r3, [r7, #15]
 8015d50:	3301      	adds	r3, #1
 8015d52:	73fb      	strb	r3, [r7, #15]
 8015d54:	7bfb      	ldrb	r3, [r7, #15]
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d0e2      	beq.n	8015d20 <audiod_reset+0x10>
#endif
  }
}
 8015d5a:	bf00      	nop
 8015d5c:	bf00      	nop
 8015d5e:	3710      	adds	r7, #16
 8015d60:	46bd      	mov	sp, r7
 8015d62:	bd80      	pop	{r7, pc}
 8015d64:	24015a30 	.word	0x24015a30

08015d68 <audiod_open>:

uint16_t audiod_open(uint8_t rhport, tusb_desc_interface_t const *itf_desc, uint16_t max_len) {
 8015d68:	b580      	push	{r7, lr}
 8015d6a:	b0b8      	sub	sp, #224	@ 0xe0
 8015d6c:	af00      	add	r7, sp, #0
 8015d6e:	4603      	mov	r3, r0
 8015d70:	6039      	str	r1, [r7, #0]
 8015d72:	71fb      	strb	r3, [r7, #7]
 8015d74:	4613      	mov	r3, r2
 8015d76:	80bb      	strh	r3, [r7, #4]
  (void) max_len;

  TU_VERIFY(TUSB_CLASS_AUDIO == itf_desc->bInterfaceClass &&
 8015d78:	683b      	ldr	r3, [r7, #0]
 8015d7a:	795b      	ldrb	r3, [r3, #5]
 8015d7c:	2b01      	cmp	r3, #1
 8015d7e:	d103      	bne.n	8015d88 <audiod_open+0x20>
 8015d80:	683b      	ldr	r3, [r7, #0]
 8015d82:	799b      	ldrb	r3, [r3, #6]
 8015d84:	2b01      	cmp	r3, #1
 8015d86:	d001      	beq.n	8015d8c <audiod_open+0x24>
 8015d88:	2300      	movs	r3, #0
 8015d8a:	e327      	b.n	80163dc <audiod_open+0x674>
            AUDIO_SUBCLASS_CONTROL == itf_desc->bInterfaceSubClass, 0);

  // Verify version is correct - this check can be omitted
  TU_VERIFY(itf_desc->bInterfaceProtocol == AUDIO_INT_PROTOCOL_CODE_V1 ||
 8015d8c:	683b      	ldr	r3, [r7, #0]
 8015d8e:	79db      	ldrb	r3, [r3, #7]
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d005      	beq.n	8015da0 <audiod_open+0x38>
 8015d94:	683b      	ldr	r3, [r7, #0]
 8015d96:	79db      	ldrb	r3, [r3, #7]
 8015d98:	2b20      	cmp	r3, #32
 8015d9a:	d001      	beq.n	8015da0 <audiod_open+0x38>
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	e31d      	b.n	80163dc <audiod_open+0x674>

  // Verify 2nd interface descriptor is Audio Streaming to avoid mess with MIDI class
  // Audio Control interface is followed by Audio Streaming interface(s)
  // MIDI class also starts with Audio Control but is followed by MIDI Streaming
  {
    uint8_t const *p_desc = (uint8_t const *) itf_desc;
 8015da0:	683b      	ldr	r3, [r7, #0]
 8015da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    uint8_t const *p_desc_end = p_desc + max_len;
 8015da6:	88bb      	ldrh	r3, [r7, #4]
 8015da8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8015dac:	4413      	add	r3, r2
 8015dae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8015db2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015db6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8015dba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015dbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  return desc8 + desc8[DESC_OFFSET_LEN];
 8015dc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015dc6:	781b      	ldrb	r3, [r3, #0]
 8015dc8:	461a      	mov	r2, r3
 8015dca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015dce:	4413      	add	r3, r2

    // Advance to next interface descriptor
    p_desc = tu_desc_next(p_desc);
 8015dd0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    while (tu_desc_in_bounds(p_desc, p_desc_end) && tu_desc_type(p_desc) != TUSB_DESC_INTERFACE) {
 8015dd4:	e00b      	b.n	8015dee <audiod_open+0x86>
 8015dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015dda:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8015ddc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8015dde:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8015de0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015de2:	781b      	ldrb	r3, [r3, #0]
 8015de4:	461a      	mov	r2, r3
 8015de6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015de8:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc);
 8015dea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8015dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015df2:	677b      	str	r3, [r7, #116]	@ 0x74
 8015df4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8015df8:	673b      	str	r3, [r7, #112]	@ 0x70
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8015dfa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8015dfc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015dfe:	429a      	cmp	r2, r3
 8015e00:	d20d      	bcs.n	8015e1e <audiod_open+0xb6>
 8015e02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015e04:	66fb      	str	r3, [r7, #108]	@ 0x6c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8015e06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015e08:	66bb      	str	r3, [r7, #104]	@ 0x68
  return desc8 + desc8[DESC_OFFSET_LEN];
 8015e0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015e0c:	781b      	ldrb	r3, [r3, #0]
 8015e0e:	461a      	mov	r2, r3
 8015e10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015e12:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8015e14:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8015e16:	429a      	cmp	r2, r3
 8015e18:	d301      	bcc.n	8015e1e <audiod_open+0xb6>
 8015e1a:	2301      	movs	r3, #1
 8015e1c:	e000      	b.n	8015e20 <audiod_open+0xb8>
 8015e1e:	2300      	movs	r3, #0
 8015e20:	f003 0301 	and.w	r3, r3, #1
 8015e24:	b2db      	uxtb	r3, r3
    while (tu_desc_in_bounds(p_desc, p_desc_end) && tu_desc_type(p_desc) != TUSB_DESC_INTERFACE) {
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d007      	beq.n	8015e3a <audiod_open+0xd2>
 8015e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015e2e:	667b      	str	r3, [r7, #100]	@ 0x64
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8015e30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015e32:	3301      	adds	r3, #1
 8015e34:	781b      	ldrb	r3, [r3, #0]
 8015e36:	2b04      	cmp	r3, #4
 8015e38:	d1cd      	bne.n	8015dd6 <audiod_open+0x6e>
    }

    // Verify next interface is Audio Streaming (subclass 2), not MIDI Streaming (subclass 3)
    if (p_desc_end - p_desc >= (int)sizeof(tusb_desc_interface_t)) {
 8015e3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8015e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015e42:	1ad3      	subs	r3, r2, r3
 8015e44:	2b08      	cmp	r3, #8
 8015e46:	dd0f      	ble.n	8015e68 <audiod_open+0x100>
      tusb_desc_interface_t const *next_itf = (tusb_desc_interface_t const *) p_desc;
 8015e48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8015e4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      TU_VERIFY(next_itf->bInterfaceClass == TUSB_CLASS_AUDIO &&
 8015e50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015e54:	795b      	ldrb	r3, [r3, #5]
 8015e56:	2b01      	cmp	r3, #1
 8015e58:	d104      	bne.n	8015e64 <audiod_open+0xfc>
 8015e5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015e5e:	799b      	ldrb	r3, [r3, #6]
 8015e60:	2b02      	cmp	r3, #2
 8015e62:	d003      	beq.n	8015e6c <audiod_open+0x104>
 8015e64:	2300      	movs	r3, #0
 8015e66:	e2b9      	b.n	80163dc <audiod_open+0x674>
                next_itf->bInterfaceSubClass == AUDIO_SUBCLASS_STREAMING, 0);
    } else {
      // No further interface found or not enough bytes for interface descriptor
      return 0;
 8015e68:	2300      	movs	r3, #0
 8015e6a:	e2b7      	b.n	80163dc <audiod_open+0x674>
    }
  }

  // Verify interrupt control EP is enabled if demanded by descriptor
  TU_ASSERT(itf_desc->bNumEndpoints <= 1, 0);// 0 or 1 EPs are allowed
 8015e6c:	683b      	ldr	r3, [r7, #0]
 8015e6e:	791b      	ldrb	r3, [r3, #4]
 8015e70:	2b01      	cmp	r3, #1
 8015e72:	d90c      	bls.n	8015e8e <audiod_open+0x126>
 8015e74:	4b9e      	ldr	r3, [pc, #632]	@ (80160f0 <audiod_open+0x388>)
 8015e76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8015e7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8015e7e:	681b      	ldr	r3, [r3, #0]
 8015e80:	f003 0301 	and.w	r3, r3, #1
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d000      	beq.n	8015e8a <audiod_open+0x122>
 8015e88:	be00      	bkpt	0x0000
 8015e8a:	2300      	movs	r3, #0
 8015e8c:	e2a6      	b.n	80163dc <audiod_open+0x674>
  if (itf_desc->bNumEndpoints == 1) {
 8015e8e:	683b      	ldr	r3, [r7, #0]
 8015e90:	791b      	ldrb	r3, [r3, #4]
 8015e92:	2b01      	cmp	r3, #1
 8015e94:	d10c      	bne.n	8015eb0 <audiod_open+0x148>
    TU_ASSERT(CFG_TUD_AUDIO_ENABLE_INTERRUPT_EP, 0);
 8015e96:	4b96      	ldr	r3, [pc, #600]	@ (80160f0 <audiod_open+0x388>)
 8015e98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015e9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015ea0:	681b      	ldr	r3, [r3, #0]
 8015ea2:	f003 0301 	and.w	r3, r3, #1
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d000      	beq.n	8015eac <audiod_open+0x144>
 8015eaa:	be00      	bkpt	0x0000
 8015eac:	2300      	movs	r3, #0
 8015eae:	e295      	b.n	80163dc <audiod_open+0x674>
  }

  // Alternate setting MUST be zero - this check can be omitted
  TU_VERIFY(itf_desc->bAlternateSetting == 0, 0);
 8015eb0:	683b      	ldr	r3, [r7, #0]
 8015eb2:	78db      	ldrb	r3, [r3, #3]
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d001      	beq.n	8015ebc <audiod_open+0x154>
 8015eb8:	2300      	movs	r3, #0
 8015eba:	e28f      	b.n	80163dc <audiod_open+0x674>

  // Find available audio driver interface
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8015ebc:	2300      	movs	r3, #0
 8015ebe:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
 8015ec2:	e267      	b.n	8016394 <audiod_open+0x62c>
    if (!_audiod_fct[i].p_desc) {
 8015ec4:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8015ec8:	498a      	ldr	r1, [pc, #552]	@ (80160f4 <audiod_open+0x38c>)
 8015eca:	4613      	mov	r3, r2
 8015ecc:	00db      	lsls	r3, r3, #3
 8015ece:	4413      	add	r3, r2
 8015ed0:	00db      	lsls	r3, r3, #3
 8015ed2:	440b      	add	r3, r1
 8015ed4:	3304      	adds	r3, #4
 8015ed6:	681b      	ldr	r3, [r3, #0]
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	f040 8256 	bne.w	801638a <audiod_open+0x622>
      _audiod_fct[i].p_desc = (uint8_t const *) itf_desc;// Save pointer to AC descriptor which is by specification always the first one
 8015ede:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8015ee2:	4984      	ldr	r1, [pc, #528]	@ (80160f4 <audiod_open+0x38c>)
 8015ee4:	4613      	mov	r3, r2
 8015ee6:	00db      	lsls	r3, r3, #3
 8015ee8:	4413      	add	r3, r2
 8015eea:	00db      	lsls	r3, r3, #3
 8015eec:	440b      	add	r3, r1
 8015eee:	3304      	adds	r3, #4
 8015ef0:	683a      	ldr	r2, [r7, #0]
 8015ef2:	601a      	str	r2, [r3, #0]
      _audiod_fct[i].rhport = rhport;
 8015ef4:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8015ef8:	497e      	ldr	r1, [pc, #504]	@ (80160f4 <audiod_open+0x38c>)
 8015efa:	4613      	mov	r3, r2
 8015efc:	00db      	lsls	r3, r3, #3
 8015efe:	4413      	add	r3, r2
 8015f00:	00db      	lsls	r3, r3, #3
 8015f02:	440b      	add	r3, r1
 8015f04:	79fa      	ldrb	r2, [r7, #7]
 8015f06:	701a      	strb	r2, [r3, #0]

      // Calculate descriptor length
      {
        uint8_t const *p_desc = (uint8_t const *) itf_desc;
 8015f08:	683b      	ldr	r3, [r7, #0]
 8015f0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        uint8_t const *p_desc_end = p_desc + max_len;
 8015f0e:	88bb      	ldrh	r3, [r7, #4]
 8015f10:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8015f14:	4413      	add	r3, r2
 8015f16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
        uint16_t total_len = sizeof(tusb_desc_interface_t);
 8015f1a:	2309      	movs	r3, #9
 8015f1c:	f8a7 30d2 	strh.w	r3, [r7, #210]	@ 0xd2
 8015f20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015f24:	663b      	str	r3, [r7, #96]	@ 0x60
  uint8_t const* desc8 = (uint8_t const*) desc;
 8015f26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015f28:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8015f2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015f2c:	781b      	ldrb	r3, [r3, #0]
 8015f2e:	461a      	mov	r2, r3
 8015f30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015f32:	4413      	add	r3, r2
        // Skip Standard AC interface descriptor
        p_desc = tu_desc_next(p_desc);
 8015f34:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        while (p_desc_end - p_desc > 0) {
 8015f38:	e053      	b.n	8015fe2 <audiod_open+0x27a>
 8015f3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015f3e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8015f40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015f42:	3301      	adds	r3, #1
 8015f44:	781b      	ldrb	r3, [r3, #0]
          // Stop if:
          // - Non audio streaming interface descriptor found
          // - IAD found
          if ((tu_desc_type(p_desc) == TUSB_DESC_INTERFACE &&
 8015f46:	2b04      	cmp	r3, #4
 8015f48:	d109      	bne.n	8015f5e <audiod_open+0x1f6>
              !(((tusb_desc_interface_t const *) p_desc)->bInterfaceClass == TUSB_CLASS_AUDIO && ((tusb_desc_interface_t const *) p_desc)->bInterfaceSubClass == AUDIO_SUBCLASS_STREAMING))
 8015f4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015f4e:	795b      	ldrb	r3, [r3, #5]
          if ((tu_desc_type(p_desc) == TUSB_DESC_INTERFACE &&
 8015f50:	2b01      	cmp	r3, #1
 8015f52:	d14d      	bne.n	8015ff0 <audiod_open+0x288>
              !(((tusb_desc_interface_t const *) p_desc)->bInterfaceClass == TUSB_CLASS_AUDIO && ((tusb_desc_interface_t const *) p_desc)->bInterfaceSubClass == AUDIO_SUBCLASS_STREAMING))
 8015f54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015f58:	799b      	ldrb	r3, [r3, #6]
 8015f5a:	2b02      	cmp	r3, #2
 8015f5c:	d148      	bne.n	8015ff0 <audiod_open+0x288>
 8015f5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015f62:	657b      	str	r3, [r7, #84]	@ 0x54
 8015f64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015f66:	3301      	adds	r3, #1
 8015f68:	781b      	ldrb	r3, [r3, #0]
              || tu_desc_type(p_desc) == TUSB_DESC_INTERFACE_ASSOCIATION) {
 8015f6a:	2b0b      	cmp	r3, #11
 8015f6c:	d040      	beq.n	8015ff0 <audiod_open+0x288>
 8015f6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015f72:	653b      	str	r3, [r7, #80]	@ 0x50
 8015f74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015f76:	3301      	adds	r3, #1
 8015f78:	781b      	ldrb	r3, [r3, #0]
            break;
          } else if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *) p_desc)->bInterfaceSubClass == AUDIO_SUBCLASS_STREAMING) {
 8015f7a:	2b04      	cmp	r3, #4
 8015f7c:	d11c      	bne.n	8015fb8 <audiod_open+0x250>
 8015f7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015f82:	799b      	ldrb	r3, [r3, #6]
 8015f84:	2b02      	cmp	r3, #2
 8015f86:	d117      	bne.n	8015fb8 <audiod_open+0x250>
            if (_audiod_fct[i].p_desc_as == NULL) {
 8015f88:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8015f8c:	4959      	ldr	r1, [pc, #356]	@ (80160f4 <audiod_open+0x38c>)
 8015f8e:	4613      	mov	r3, r2
 8015f90:	00db      	lsls	r3, r3, #3
 8015f92:	4413      	add	r3, r2
 8015f94:	00db      	lsls	r3, r3, #3
 8015f96:	440b      	add	r3, r1
 8015f98:	3308      	adds	r3, #8
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d10b      	bne.n	8015fb8 <audiod_open+0x250>
              _audiod_fct[i].p_desc_as = p_desc;
 8015fa0:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8015fa4:	4953      	ldr	r1, [pc, #332]	@ (80160f4 <audiod_open+0x38c>)
 8015fa6:	4613      	mov	r3, r2
 8015fa8:	00db      	lsls	r3, r3, #3
 8015faa:	4413      	add	r3, r2
 8015fac:	00db      	lsls	r3, r3, #3
 8015fae:	440b      	add	r3, r1
 8015fb0:	3308      	adds	r3, #8
 8015fb2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8015fb6:	601a      	str	r2, [r3, #0]
            }
          } else {
            // nothing to do
          }
          total_len += p_desc[0];
 8015fb8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015fbc:	781b      	ldrb	r3, [r3, #0]
 8015fbe:	461a      	mov	r2, r3
 8015fc0:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8015fc4:	4413      	add	r3, r2
 8015fc6:	f8a7 30d2 	strh.w	r3, [r7, #210]	@ 0xd2
 8015fca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8015fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return desc8 + desc8[DESC_OFFSET_LEN];
 8015fd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015fd6:	781b      	ldrb	r3, [r3, #0]
 8015fd8:	461a      	mov	r2, r3
 8015fda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015fdc:	4413      	add	r3, r2
          p_desc = tu_desc_next(p_desc);
 8015fde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        while (p_desc_end - p_desc > 0) {
 8015fe2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8015fe6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8015fea:	1ad3      	subs	r3, r2, r3
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	dca4      	bgt.n	8015f3a <audiod_open+0x1d2>
        }
        _audiod_fct[i].desc_length = total_len;
 8015ff0:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8015ff4:	493f      	ldr	r1, [pc, #252]	@ (80160f4 <audiod_open+0x38c>)
 8015ff6:	4613      	mov	r3, r2
 8015ff8:	00db      	lsls	r3, r3, #3
 8015ffa:	4413      	add	r3, r2
 8015ffc:	00db      	lsls	r3, r3, #3
 8015ffe:	440b      	add	r3, r1
 8016000:	330c      	adds	r3, #12
 8016002:	f8b7 20d2 	ldrh.w	r2, [r7, #210]	@ 0xd2
 8016006:	801a      	strh	r2, [r3, #0]
      }

#ifdef TUP_DCD_EDPT_ISO_ALLOC
      {
  #if CFG_TUD_AUDIO_ENABLE_EP_IN
        uint8_t ep_in = 0;
 8016008:	2300      	movs	r3, #0
 801600a:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
        uint16_t ep_in_size = 0;
 801600e:	2300      	movs	r3, #0
 8016010:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
  #endif

  #if CFG_TUD_AUDIO_ENABLE_EP_OUT
        uint8_t ep_out = 0;
 8016014:	2300      	movs	r3, #0
 8016016:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
        uint16_t ep_out_size = 0;
 801601a:	2300      	movs	r3, #0
 801601c:	f8a7 30ca 	strh.w	r3, [r7, #202]	@ 0xca
  #endif

  #if CFG_TUD_AUDIO_ENABLE_FEEDBACK_EP
        uint8_t ep_fb = 0;
  #endif
        uint8_t const *p_desc = _audiod_fct[i].p_desc;
 8016020:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8016024:	4933      	ldr	r1, [pc, #204]	@ (80160f4 <audiod_open+0x38c>)
 8016026:	4613      	mov	r3, r2
 8016028:	00db      	lsls	r3, r3, #3
 801602a:	4413      	add	r3, r2
 801602c:	00db      	lsls	r3, r3, #3
 801602e:	440b      	add	r3, r1
 8016030:	3304      	adds	r3, #4
 8016032:	681b      	ldr	r3, [r3, #0]
 8016034:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
        uint8_t const *p_desc_end = p_desc + _audiod_fct[i].desc_length;
 8016038:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 801603c:	492d      	ldr	r1, [pc, #180]	@ (80160f4 <audiod_open+0x38c>)
 801603e:	4613      	mov	r3, r2
 8016040:	00db      	lsls	r3, r3, #3
 8016042:	4413      	add	r3, r2
 8016044:	00db      	lsls	r3, r3, #3
 8016046:	440b      	add	r3, r1
 8016048:	330c      	adds	r3, #12
 801604a:	881b      	ldrh	r3, [r3, #0]
 801604c:	461a      	mov	r2, r3
 801604e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8016052:	4413      	add	r3, r2
 8016054:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
        while (p_desc_end - p_desc > 0) {
 8016058:	e0cd      	b.n	80161f6 <audiod_open+0x48e>
 801605a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801605e:	647b      	str	r3, [r7, #68]	@ 0x44
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8016060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016062:	3301      	adds	r3, #1
 8016064:	781b      	ldrb	r3, [r3, #0]
          if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT) {
 8016066:	2b05      	cmp	r3, #5
 8016068:	f040 80b9 	bne.w	80161de <audiod_open+0x476>
            // Unified UAC1/UAC2 endpoint processing
            tusb_desc_endpoint_t const *desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 801606c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8016070:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            bool is_feedback_ep = false;
 8016074:	2300      	movs	r3, #0
 8016076:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
            bool is_data_ep = false;
 801607a:	2300      	movs	r3, #0
 801607c:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

            if (tud_audio_n_version(i) == 1) {
 8016080:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8016084:	4618      	mov	r0, r3
 8016086:	f7ff fdc9 	bl	8015c1c <tud_audio_n_version>
 801608a:	4603      	mov	r3, r0
 801608c:	2b01      	cmp	r3, #1
 801608e:	d11c      	bne.n	80160ca <audiod_open+0x362>
              // UAC1: Use bRefresh field to distinguish endpoint types
              audio10_desc_as_iso_data_ep_t const *desc_ep_uac1 = (audio10_desc_as_iso_data_ep_t const *) p_desc;
 8016090:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8016094:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
              is_data_ep = (desc_ep_uac1->bmAttributes.sync != TUSB_ISO_EP_ATT_NO_SYNC);
 8016098:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801609c:	78db      	ldrb	r3, [r3, #3]
 801609e:	f003 030c 	and.w	r3, r3, #12
 80160a2:	b2db      	uxtb	r3, r3
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	bf14      	ite	ne
 80160a8:	2301      	movne	r3, #1
 80160aa:	2300      	moveq	r3, #0
 80160ac:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
              is_feedback_ep = (desc_ep_uac1->bmAttributes.sync == TUSB_ISO_EP_ATT_NO_SYNC);
 80160b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80160b4:	78db      	ldrb	r3, [r3, #3]
 80160b6:	f003 030c 	and.w	r3, r3, #12
 80160ba:	b2db      	uxtb	r3, r3
 80160bc:	2b00      	cmp	r3, #0
 80160be:	bf0c      	ite	eq
 80160c0:	2301      	moveq	r3, #1
 80160c2:	2300      	movne	r3, #0
 80160c4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80160c8:	e02b      	b.n	8016122 <audiod_open+0x3ba>
            } else {
              // UAC2: Use bmAttributes.usage to distinguish endpoint types
              is_data_ep = (desc_ep->bmAttributes.usage == 0 || desc_ep->bmAttributes.usage == 2);
 80160ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80160ce:	78db      	ldrb	r3, [r3, #3]
 80160d0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80160d4:	b2db      	uxtb	r3, r3
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d007      	beq.n	80160ea <audiod_open+0x382>
 80160da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80160de:	78db      	ldrb	r3, [r3, #3]
 80160e0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80160e4:	b2db      	uxtb	r3, r3
 80160e6:	2b20      	cmp	r3, #32
 80160e8:	d106      	bne.n	80160f8 <audiod_open+0x390>
 80160ea:	2301      	movs	r3, #1
 80160ec:	e005      	b.n	80160fa <audiod_open+0x392>
 80160ee:	bf00      	nop
 80160f0:	e000edf0 	.word	0xe000edf0
 80160f4:	24015a30 	.word	0x24015a30
 80160f8:	2300      	movs	r3, #0
 80160fa:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
 80160fe:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8016102:	f003 0301 	and.w	r3, r3, #1
 8016106:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
              is_feedback_ep = (desc_ep->bmAttributes.usage == 1);
 801610a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801610e:	78db      	ldrb	r3, [r3, #3]
 8016110:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8016114:	b2db      	uxtb	r3, r3
 8016116:	2b10      	cmp	r3, #16
 8016118:	bf0c      	ite	eq
 801611a:	2301      	moveq	r3, #1
 801611c:	2300      	movne	r3, #0
 801611e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    #else
            (void) is_feedback_ep;
    #endif
    #if CFG_TUD_AUDIO_ENABLE_EP_IN
            // Data or data with implicit feedback IN EP
            if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN && is_data_ep) {
 8016122:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8016126:	789b      	ldrb	r3, [r3, #2]
 8016128:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801612c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016130:	09db      	lsrs	r3, r3, #7
 8016132:	b2db      	uxtb	r3, r3
 8016134:	2b01      	cmp	r3, #1
 8016136:	d123      	bne.n	8016180 <audiod_open+0x418>
 8016138:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 801613c:	2b00      	cmp	r3, #0
 801613e:	d01f      	beq.n	8016180 <audiod_open+0x418>
              ep_in = desc_ep->bEndpointAddress;
 8016140:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8016144:	789b      	ldrb	r3, [r3, #2]
 8016146:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
 801614a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801614e:	63fb      	str	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == (uint8_t)TUSB_DIR_IN ? (uint8_t)TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8016150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016152:	889b      	ldrh	r3, [r3, #4]
 8016154:	b29b      	uxth	r3, r3
 8016156:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801615a:	b29b      	uxth	r3, r3
              ep_in_size = TU_MAX(tu_edpt_packet_size(desc_ep), ep_in_size);
 801615c:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8016160:	429a      	cmp	r2, r3
 8016162:	d209      	bcs.n	8016178 <audiod_open+0x410>
 8016164:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8016168:	63bb      	str	r3, [r7, #56]	@ 0x38
 801616a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801616c:	889b      	ldrh	r3, [r3, #4]
 801616e:	b29b      	uxth	r3, r3
 8016170:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8016174:	b29b      	uxth	r3, r3
 8016176:	e001      	b.n	801617c <audiod_open+0x414>
 8016178:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801617c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
            }
    #endif
    #if CFG_TUD_AUDIO_ENABLE_EP_OUT
            // Data OUT EP
            if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_OUT && is_data_ep) {
 8016180:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8016184:	789b      	ldrb	r3, [r3, #2]
 8016186:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801618a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801618e:	09db      	lsrs	r3, r3, #7
 8016190:	b2db      	uxtb	r3, r3
 8016192:	2b00      	cmp	r3, #0
 8016194:	d123      	bne.n	80161de <audiod_open+0x476>
 8016196:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 801619a:	2b00      	cmp	r3, #0
 801619c:	d01f      	beq.n	80161de <audiod_open+0x476>
              ep_out = desc_ep->bEndpointAddress;
 801619e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80161a2:	789b      	ldrb	r3, [r3, #2]
 80161a4:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
 80161a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80161ac:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 80161ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161b0:	889b      	ldrh	r3, [r3, #4]
 80161b2:	b29b      	uxth	r3, r3
 80161b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80161b8:	b29b      	uxth	r3, r3
              ep_out_size = TU_MAX(tu_edpt_packet_size(desc_ep), ep_out_size);
 80161ba:	f8b7 20ca 	ldrh.w	r2, [r7, #202]	@ 0xca
 80161be:	429a      	cmp	r2, r3
 80161c0:	d209      	bcs.n	80161d6 <audiod_open+0x46e>
 80161c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80161c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80161c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161ca:	889b      	ldrh	r3, [r3, #4]
 80161cc:	b29b      	uxth	r3, r3
 80161ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80161d2:	b29b      	uxth	r3, r3
 80161d4:	e001      	b.n	80161da <audiod_open+0x472>
 80161d6:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 80161da:	f8a7 30ca 	strh.w	r3, [r7, #202]	@ 0xca
 80161de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80161e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const* desc8 = (uint8_t const*) desc;
 80161e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161e6:	627b      	str	r3, [r7, #36]	@ 0x24
  return desc8 + desc8[DESC_OFFSET_LEN];
 80161e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161ea:	781b      	ldrb	r3, [r3, #0]
 80161ec:	461a      	mov	r2, r3
 80161ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161f0:	4413      	add	r3, r2
            }
    #endif
          }

          p_desc = tu_desc_next(p_desc);
 80161f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
        while (p_desc_end - p_desc > 0) {
 80161f6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80161fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80161fe:	1ad3      	subs	r3, r2, r3
 8016200:	2b00      	cmp	r3, #0
 8016202:	f73f af2a 	bgt.w	801605a <audiod_open+0x2f2>
        }

  #if CFG_TUD_AUDIO_ENABLE_EP_IN
        if (ep_in != 0) {
 8016206:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 801620a:	2b00      	cmp	r3, #0
 801620c:	d007      	beq.n	801621e <audiod_open+0x4b6>
          usbd_edpt_iso_alloc(rhport, ep_in, ep_in_size);
 801620e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8016212:	f897 10d1 	ldrb.w	r1, [r7, #209]	@ 0xd1
 8016216:	79fb      	ldrb	r3, [r7, #7]
 8016218:	4618      	mov	r0, r3
 801621a:	f003 ff63 	bl	801a0e4 <usbd_edpt_iso_alloc>
        }
  #endif

  #if CFG_TUD_AUDIO_ENABLE_EP_OUT
        if (ep_out != 0) {
 801621e:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8016222:	2b00      	cmp	r3, #0
 8016224:	d007      	beq.n	8016236 <audiod_open+0x4ce>
          usbd_edpt_iso_alloc(rhport, ep_out, ep_out_size);
 8016226:	f8b7 20ca 	ldrh.w	r2, [r7, #202]	@ 0xca
 801622a:	f897 10cd 	ldrb.w	r1, [r7, #205]	@ 0xcd
 801622e:	79fb      	ldrb	r3, [r7, #7]
 8016230:	4618      	mov	r0, r3
 8016232:	f003 ff57 	bl	801a0e4 <usbd_edpt_iso_alloc>
      }
#endif// TUP_DCD_EDPT_ISO_ALLOC

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
      {
        uint8_t const *p_desc = _audiod_fct[i].p_desc;
 8016236:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 801623a:	496a      	ldr	r1, [pc, #424]	@ (80163e4 <audiod_open+0x67c>)
 801623c:	4613      	mov	r3, r2
 801623e:	00db      	lsls	r3, r3, #3
 8016240:	4413      	add	r3, r2
 8016242:	00db      	lsls	r3, r3, #3
 8016244:	440b      	add	r3, r1
 8016246:	3304      	adds	r3, #4
 8016248:	681b      	ldr	r3, [r3, #0]
 801624a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
        uint8_t const *p_desc_end = p_desc + _audiod_fct[i].desc_length;
 801624e:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8016252:	4964      	ldr	r1, [pc, #400]	@ (80163e4 <audiod_open+0x67c>)
 8016254:	4613      	mov	r3, r2
 8016256:	00db      	lsls	r3, r3, #3
 8016258:	4413      	add	r3, r2
 801625a:	00db      	lsls	r3, r3, #3
 801625c:	440b      	add	r3, r1
 801625e:	330c      	adds	r3, #12
 8016260:	881b      	ldrh	r3, [r3, #0]
 8016262:	461a      	mov	r2, r3
 8016264:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016268:	4413      	add	r3, r2
 801626a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
        while (p_desc_end - p_desc > 0) {
 801626e:	e078      	b.n	8016362 <audiod_open+0x5fa>
 8016270:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016274:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8016276:	6a3b      	ldr	r3, [r7, #32]
 8016278:	3301      	adds	r3, #1
 801627a:	781b      	ldrb	r3, [r3, #0]
          if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT) {
 801627c:	2b05      	cmp	r3, #5
 801627e:	d133      	bne.n	80162e8 <audiod_open+0x580>
            tusb_desc_endpoint_t const *desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 8016280:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016284:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            if (desc_ep->bmAttributes.xfer == TUSB_XFER_ISOCHRONOUS) {
 8016288:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801628c:	78db      	ldrb	r3, [r3, #3]
 801628e:	f003 0303 	and.w	r3, r3, #3
 8016292:	b2db      	uxtb	r3, r3
 8016294:	2b01      	cmp	r3, #1
 8016296:	d158      	bne.n	801634a <audiod_open+0x5e2>
              // For data or data with implicit feedback IN EP
              // For UAC1 this is always the case since there is no usage field
              if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN
 8016298:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801629c:	789b      	ldrb	r3, [r3, #2]
 801629e:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80162a0:	7ffb      	ldrb	r3, [r7, #31]
 80162a2:	09db      	lsrs	r3, r3, #7
 80162a4:	b2db      	uxtb	r3, r3
 80162a6:	2b01      	cmp	r3, #1
 80162a8:	d14f      	bne.n	801634a <audiod_open+0x5e2>
                  && (desc_ep->bmAttributes.usage == 0 || desc_ep->bmAttributes.usage == 2)) {
 80162aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80162ae:	78db      	ldrb	r3, [r3, #3]
 80162b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80162b4:	b2db      	uxtb	r3, r3
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	d007      	beq.n	80162ca <audiod_open+0x562>
 80162ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80162be:	78db      	ldrb	r3, [r3, #3]
 80162c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80162c4:	b2db      	uxtb	r3, r3
 80162c6:	2b20      	cmp	r3, #32
 80162c8:	d13f      	bne.n	801634a <audiod_open+0x5e2>
                _audiod_fct[i].interval_tx = desc_ep->bInterval;
 80162ca:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 80162ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80162d2:	7998      	ldrb	r0, [r3, #6]
 80162d4:	4943      	ldr	r1, [pc, #268]	@ (80163e4 <audiod_open+0x67c>)
 80162d6:	4613      	mov	r3, r2
 80162d8:	00db      	lsls	r3, r3, #3
 80162da:	4413      	add	r3, r2
 80162dc:	00db      	lsls	r3, r3, #3
 80162de:	440b      	add	r3, r1
 80162e0:	332b      	adds	r3, #43	@ 0x2b
 80162e2:	4602      	mov	r2, r0
 80162e4:	701a      	strb	r2, [r3, #0]
 80162e6:	e030      	b.n	801634a <audiod_open+0x5e2>
              }
            }
          } else if (tud_audio_n_version(i) == 2 &&
 80162e8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80162ec:	4618      	mov	r0, r3
 80162ee:	f7ff fc95 	bl	8015c1c <tud_audio_n_version>
 80162f2:	4603      	mov	r3, r0
 80162f4:	2b02      	cmp	r3, #2
 80162f6:	d128      	bne.n	801634a <audiod_open+0x5e2>
 80162f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80162fc:	61bb      	str	r3, [r7, #24]
 80162fe:	69bb      	ldr	r3, [r7, #24]
 8016300:	3301      	adds	r3, #1
 8016302:	781b      	ldrb	r3, [r3, #0]
 8016304:	2b24      	cmp	r3, #36	@ 0x24
 8016306:	d120      	bne.n	801634a <audiod_open+0x5e2>
 8016308:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801630c:	617b      	str	r3, [r7, #20]
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
 801630e:	697b      	ldr	r3, [r7, #20]
 8016310:	3302      	adds	r3, #2
 8016312:	781b      	ldrb	r3, [r3, #0]
              tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO20_CS_AC_INTERFACE_OUTPUT_TERMINAL) {
 8016314:	2b03      	cmp	r3, #3
 8016316:	d118      	bne.n	801634a <audiod_open+0x5e2>
              // For UAC2 only, UAC1 doesn't have a clock source
            if (tu_unaligned_read16(p_desc + 4) == AUDIO_TERM_TYPE_USB_STREAMING) {
 8016318:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801631c:	3304      	adds	r3, #4
 801631e:	613b      	str	r3, [r7, #16]
  return *((uint16_t const *) mem);
 8016320:	693b      	ldr	r3, [r7, #16]
 8016322:	881b      	ldrh	r3, [r3, #0]
 8016324:	f240 1201 	movw	r2, #257	@ 0x101
 8016328:	4293      	cmp	r3, r2
 801632a:	d10e      	bne.n	801634a <audiod_open+0x5e2>
              _audiod_fct[i].bclock_id_tx = p_desc[8];
 801632c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016330:	3308      	adds	r3, #8
 8016332:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8016336:	7818      	ldrb	r0, [r3, #0]
 8016338:	492a      	ldr	r1, [pc, #168]	@ (80163e4 <audiod_open+0x67c>)
 801633a:	4613      	mov	r3, r2
 801633c:	00db      	lsls	r3, r3, #3
 801633e:	4413      	add	r3, r2
 8016340:	00db      	lsls	r3, r3, #3
 8016342:	440b      	add	r3, r1
 8016344:	332a      	adds	r3, #42	@ 0x2a
 8016346:	4602      	mov	r2, r0
 8016348:	701a      	strb	r2, [r3, #0]
 801634a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801634e:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8016350:	68fb      	ldr	r3, [r7, #12]
 8016352:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8016354:	68bb      	ldr	r3, [r7, #8]
 8016356:	781b      	ldrb	r3, [r3, #0]
 8016358:	461a      	mov	r2, r3
 801635a:	68bb      	ldr	r3, [r7, #8]
 801635c:	4413      	add	r3, r2
            }
          } else {
            // nothing to do
          }
          p_desc = tu_desc_next(p_desc);
 801635e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
        while (p_desc_end - p_desc > 0) {
 8016362:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8016366:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801636a:	1ad3      	subs	r3, r2, r3
 801636c:	2b00      	cmp	r3, #0
 801636e:	f73f af7f 	bgt.w	8016270 <audiod_open+0x508>
          p_desc = tu_desc_next(p_desc);
        }
      }
#endif

      _audiod_fct[i].mounted = true;
 8016372:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 8016376:	491b      	ldr	r1, [pc, #108]	@ (80163e4 <audiod_open+0x67c>)
 8016378:	4613      	mov	r3, r2
 801637a:	00db      	lsls	r3, r3, #3
 801637c:	4413      	add	r3, r2
 801637e:	00db      	lsls	r3, r3, #3
 8016380:	440b      	add	r3, r1
 8016382:	331c      	adds	r3, #28
 8016384:	2201      	movs	r2, #1
 8016386:	701a      	strb	r2, [r3, #0]
      break;
 8016388:	e009      	b.n	801639e <audiod_open+0x636>
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 801638a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 801638e:	3301      	adds	r3, #1
 8016390:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
 8016394:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8016398:	2b00      	cmp	r3, #0
 801639a:	f43f ad93 	beq.w	8015ec4 <audiod_open+0x15c>
    }
  }

  // Verify we found a free one
  TU_ASSERT(i < CFG_TUD_AUDIO);
 801639e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	d00c      	beq.n	80163c0 <audiod_open+0x658>
 80163a6:	4b10      	ldr	r3, [pc, #64]	@ (80163e8 <audiod_open+0x680>)
 80163a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80163ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80163b0:	681b      	ldr	r3, [r3, #0]
 80163b2:	f003 0301 	and.w	r3, r3, #1
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d000      	beq.n	80163bc <audiod_open+0x654>
 80163ba:	be00      	bkpt	0x0000
 80163bc:	2300      	movs	r3, #0
 80163be:	e00d      	b.n	80163dc <audiod_open+0x674>

  // This is all we need so far - the EPs are setup by a later set_interface request (as per UAC2 specification)
  uint16_t drv_len = _audiod_fct[i].desc_length;
 80163c0:	f897 20db 	ldrb.w	r2, [r7, #219]	@ 0xdb
 80163c4:	4907      	ldr	r1, [pc, #28]	@ (80163e4 <audiod_open+0x67c>)
 80163c6:	4613      	mov	r3, r2
 80163c8:	00db      	lsls	r3, r3, #3
 80163ca:	4413      	add	r3, r2
 80163cc:	00db      	lsls	r3, r3, #3
 80163ce:	440b      	add	r3, r1
 80163d0:	330c      	adds	r3, #12
 80163d2:	881b      	ldrh	r3, [r3, #0]
 80163d4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

  return drv_len;
 80163d8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
}
 80163dc:	4618      	mov	r0, r3
 80163de:	37e0      	adds	r7, #224	@ 0xe0
 80163e0:	46bd      	mov	sp, r7
 80163e2:	bd80      	pop	{r7, pc}
 80163e4:	24015a30 	.word	0x24015a30
 80163e8:	e000edf0 	.word	0xe000edf0

080163ec <audiod_get_interface>:

static bool audiod_get_interface(uint8_t rhport, tusb_control_request_t const *p_request) {
 80163ec:	b580      	push	{r7, lr}
 80163ee:	b084      	sub	sp, #16
 80163f0:	af00      	add	r7, sp, #0
 80163f2:	4603      	mov	r3, r0
 80163f4:	6039      	str	r1, [r7, #0]
 80163f6:	71fb      	strb	r3, [r7, #7]
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 80163f8:	683b      	ldr	r3, [r7, #0]
 80163fa:	889b      	ldrh	r3, [r3, #4]
 80163fc:	b29b      	uxth	r3, r3
 80163fe:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8016400:	89bb      	ldrh	r3, [r7, #12]
 8016402:	b2db      	uxtb	r3, r3
 8016404:	73fb      	strb	r3, [r7, #15]

  // Find index of audio streaming interface
  uint8_t func_id;
  TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8016406:	f107 020b 	add.w	r2, r7, #11
 801640a:	7bfb      	ldrb	r3, [r7, #15]
 801640c:	4611      	mov	r1, r2
 801640e:	4618      	mov	r0, r3
 8016410:	f000 fe12 	bl	8017038 <audiod_verify_itf_exists>
 8016414:	4603      	mov	r3, r0
 8016416:	f083 0301 	eor.w	r3, r3, #1
 801641a:	b2db      	uxtb	r3, r3
 801641c:	2b00      	cmp	r3, #0
 801641e:	d001      	beq.n	8016424 <audiod_get_interface+0x38>
 8016420:	2300      	movs	r3, #0
 8016422:	e041      	b.n	80164a8 <audiod_get_interface+0xbc>

  // Default to 0 if interface not yet activated
  uint8_t alt = 0;
 8016424:	2300      	movs	r3, #0
 8016426:	72bb      	strb	r3, [r7, #10]
#if CFG_TUD_AUDIO_ENABLE_EP_IN
  if (_audiod_fct[func_id].ep_in_as_intf_num == itf) {
 8016428:	7afb      	ldrb	r3, [r7, #11]
 801642a:	4619      	mov	r1, r3
 801642c:	4a20      	ldr	r2, [pc, #128]	@ (80164b0 <audiod_get_interface+0xc4>)
 801642e:	460b      	mov	r3, r1
 8016430:	00db      	lsls	r3, r3, #3
 8016432:	440b      	add	r3, r1
 8016434:	00db      	lsls	r3, r3, #3
 8016436:	4413      	add	r3, r2
 8016438:	3312      	adds	r3, #18
 801643a:	781b      	ldrb	r3, [r3, #0]
 801643c:	7bfa      	ldrb	r2, [r7, #15]
 801643e:	429a      	cmp	r2, r3
 8016440:	d10a      	bne.n	8016458 <audiod_get_interface+0x6c>
    alt = _audiod_fct[func_id].ep_in_alt;
 8016442:	7afb      	ldrb	r3, [r7, #11]
 8016444:	4619      	mov	r1, r3
 8016446:	4a1a      	ldr	r2, [pc, #104]	@ (80164b0 <audiod_get_interface+0xc4>)
 8016448:	460b      	mov	r3, r1
 801644a:	00db      	lsls	r3, r3, #3
 801644c:	440b      	add	r3, r1
 801644e:	00db      	lsls	r3, r3, #3
 8016450:	4413      	add	r3, r2
 8016452:	3313      	adds	r3, #19
 8016454:	781b      	ldrb	r3, [r3, #0]
 8016456:	72bb      	strb	r3, [r7, #10]
  }
#endif
#if CFG_TUD_AUDIO_ENABLE_EP_OUT
  if (_audiod_fct[func_id].ep_out_as_intf_num == itf) {
 8016458:	7afb      	ldrb	r3, [r7, #11]
 801645a:	4619      	mov	r1, r3
 801645c:	4a14      	ldr	r2, [pc, #80]	@ (80164b0 <audiod_get_interface+0xc4>)
 801645e:	460b      	mov	r3, r1
 8016460:	00db      	lsls	r3, r3, #3
 8016462:	440b      	add	r3, r1
 8016464:	00db      	lsls	r3, r3, #3
 8016466:	4413      	add	r3, r2
 8016468:	331a      	adds	r3, #26
 801646a:	781b      	ldrb	r3, [r3, #0]
 801646c:	7bfa      	ldrb	r2, [r7, #15]
 801646e:	429a      	cmp	r2, r3
 8016470:	d10a      	bne.n	8016488 <audiod_get_interface+0x9c>
    alt = _audiod_fct[func_id].ep_out_alt;
 8016472:	7afb      	ldrb	r3, [r7, #11]
 8016474:	4619      	mov	r1, r3
 8016476:	4a0e      	ldr	r2, [pc, #56]	@ (80164b0 <audiod_get_interface+0xc4>)
 8016478:	460b      	mov	r3, r1
 801647a:	00db      	lsls	r3, r3, #3
 801647c:	440b      	add	r3, r1
 801647e:	00db      	lsls	r3, r3, #3
 8016480:	4413      	add	r3, r2
 8016482:	331b      	adds	r3, #27
 8016484:	781b      	ldrb	r3, [r3, #0]
 8016486:	72bb      	strb	r3, [r7, #10]
  }
#endif

  TU_VERIFY(tud_control_xfer(rhport, p_request, &alt, 1));
 8016488:	f107 020a 	add.w	r2, r7, #10
 801648c:	79f8      	ldrb	r0, [r7, #7]
 801648e:	2301      	movs	r3, #1
 8016490:	6839      	ldr	r1, [r7, #0]
 8016492:	f003 ff75 	bl	801a380 <tud_control_xfer>
 8016496:	4603      	mov	r3, r0
 8016498:	f083 0301 	eor.w	r3, r3, #1
 801649c:	b2db      	uxtb	r3, r3
 801649e:	2b00      	cmp	r3, #0
 80164a0:	d001      	beq.n	80164a6 <audiod_get_interface+0xba>
 80164a2:	2300      	movs	r3, #0
 80164a4:	e000      	b.n	80164a8 <audiod_get_interface+0xbc>

  TU_LOG2("  Get itf: %u - current alt: %u\r\n", itf, alt);

  return true;
 80164a6:	2301      	movs	r3, #1
}
 80164a8:	4618      	mov	r0, r3
 80164aa:	3710      	adds	r7, #16
 80164ac:	46bd      	mov	sp, r7
 80164ae:	bd80      	pop	{r7, pc}
 80164b0:	24015a30 	.word	0x24015a30

080164b4 <audiod_set_interface>:

static bool audiod_set_interface(uint8_t rhport, tusb_control_request_t const *p_request) {
 80164b4:	b590      	push	{r4, r7, lr}
 80164b6:	b09b      	sub	sp, #108	@ 0x6c
 80164b8:	af02      	add	r7, sp, #8
 80164ba:	4603      	mov	r3, r0
 80164bc:	6039      	str	r1, [r7, #0]
 80164be:	71fb      	strb	r3, [r7, #7]
  // 2. Close EPs which are currently open
  // To do so it is not necessary to know the current active alternate interface since we already save the current EP addresses - we simply close them

  // 3. Open new EP

  uint8_t const itf = tu_u16_low(p_request->wIndex);
 80164c0:	683b      	ldr	r3, [r7, #0]
 80164c2:	889b      	ldrh	r3, [r3, #4]
 80164c4:	b29b      	uxth	r3, r3
 80164c6:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80164c8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80164ca:	b2db      	uxtb	r3, r3
 80164cc:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  uint8_t const alt = tu_u16_low(p_request->wValue);
 80164d0:	683b      	ldr	r3, [r7, #0]
 80164d2:	885b      	ldrh	r3, [r3, #2]
 80164d4:	b29b      	uxth	r3, r3
 80164d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80164d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80164da:	b2db      	uxtb	r3, r3
 80164dc:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

  TU_LOG2("  Set itf: %u - alt: %u\r\n", itf, alt);

  // Find index of audio streaming interface and index of interface
  uint8_t func_id;
  TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 80164e0:	f107 020b 	add.w	r2, r7, #11
 80164e4:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 80164e8:	4611      	mov	r1, r2
 80164ea:	4618      	mov	r0, r3
 80164ec:	f000 fda4 	bl	8017038 <audiod_verify_itf_exists>
 80164f0:	4603      	mov	r3, r0
 80164f2:	f083 0301 	eor.w	r3, r3, #1
 80164f6:	b2db      	uxtb	r3, r3
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d001      	beq.n	8016500 <audiod_set_interface+0x4c>
 80164fc:	2300      	movs	r3, #0
 80164fe:	e1bc      	b.n	801687a <audiod_set_interface+0x3c6>

  audiod_function_t *audio = &_audiod_fct[func_id];
 8016500:	7afb      	ldrb	r3, [r7, #11]
 8016502:	461a      	mov	r2, r3
 8016504:	4613      	mov	r3, r2
 8016506:	00db      	lsls	r3, r3, #3
 8016508:	4413      	add	r3, r2
 801650a:	00db      	lsls	r3, r3, #3
 801650c:	4a97      	ldr	r2, [pc, #604]	@ (801676c <audiod_set_interface+0x2b8>)
 801650e:	4413      	add	r3, r2
 8016510:	657b      	str	r3, [r7, #84]	@ 0x54

// Look if there is an EP to be closed - for this driver, there are only 3 possible EPs which may be closed (only AS related EPs can be closed, AC EP (if present) is always open)
#if CFG_TUD_AUDIO_ENABLE_EP_IN
  if (audio->ep_in_as_intf_num == itf) {
 8016512:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016514:	7c9b      	ldrb	r3, [r3, #18]
 8016516:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 801651a:	429a      	cmp	r2, r3
 801651c:	d123      	bne.n	8016566 <audiod_set_interface+0xb2>
    audio->ep_in_as_intf_num = 0;
 801651e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016520:	2200      	movs	r2, #0
 8016522:	749a      	strb	r2, [r3, #18]
    audio->ep_in_alt = 0;
 8016524:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016526:	2200      	movs	r2, #0
 8016528:	74da      	strb	r2, [r3, #19]
  #ifndef TUP_DCD_EDPT_ISO_ALLOC
    usbd_edpt_close(rhport, audio->ep_in);
  #endif

    // Clear FIFOs, since data is no longer valid
    tu_fifo_clear(&audio->ep_in_ff);
 801652a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801652c:	333c      	adds	r3, #60	@ 0x3c
 801652e:	4618      	mov	r0, r3
 8016530:	f001 fb89 	bl	8017c46 <tu_fifo_clear>

    // Invoke callback - can be used to stop data sampling
    TU_VERIFY(tud_audio_set_itf_close_ep_cb(rhport, p_request));
 8016534:	79fb      	ldrb	r3, [r7, #7]
 8016536:	6839      	ldr	r1, [r7, #0]
 8016538:	4618      	mov	r0, r3
 801653a:	f7fe fcb9 	bl	8014eb0 <tud_audio_set_itf_close_ep_cb>
 801653e:	4603      	mov	r3, r0
 8016540:	f083 0301 	eor.w	r3, r3, #1
 8016544:	b2db      	uxtb	r3, r3
 8016546:	2b00      	cmp	r3, #0
 8016548:	d001      	beq.n	801654e <audiod_set_interface+0x9a>
 801654a:	2300      	movs	r3, #0
 801654c:	e195      	b.n	801687a <audiod_set_interface+0x3c6>

    audio->ep_in = 0;// Necessary?
 801654e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016550:	2200      	movs	r2, #0
 8016552:	739a      	strb	r2, [r3, #14]

  #if CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
    audio->packet_sz_tx[0] = 0;
 8016554:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016556:	2200      	movs	r2, #0
 8016558:	849a      	strh	r2, [r3, #36]	@ 0x24
    audio->packet_sz_tx[1] = 0;
 801655a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801655c:	2200      	movs	r2, #0
 801655e:	84da      	strh	r2, [r3, #38]	@ 0x26
    audio->packet_sz_tx[2] = 0;
 8016560:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016562:	2200      	movs	r2, #0
 8016564:	851a      	strh	r2, [r3, #40]	@ 0x28
  #endif
  }
#endif// CFG_TUD_AUDIO_ENABLE_EP_IN

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
  if (audio->ep_out_as_intf_num == itf) {
 8016566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016568:	7e9b      	ldrb	r3, [r3, #26]
 801656a:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 801656e:	429a      	cmp	r2, r3
 8016570:	d11a      	bne.n	80165a8 <audiod_set_interface+0xf4>
    audio->ep_out_as_intf_num = 0;
 8016572:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016574:	2200      	movs	r2, #0
 8016576:	769a      	strb	r2, [r3, #26]
    audio->ep_out_alt = 0;
 8016578:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801657a:	2200      	movs	r2, #0
 801657c:	76da      	strb	r2, [r3, #27]
  #ifndef TUP_DCD_EDPT_ISO_ALLOC
    usbd_edpt_close(rhport, audio->ep_out);
  #endif

    // Clear FIFOs, since data is no longer valid
    tu_fifo_clear(&audio->ep_out_ff);
 801657e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016580:	3330      	adds	r3, #48	@ 0x30
 8016582:	4618      	mov	r0, r3
 8016584:	f001 fb5f 	bl	8017c46 <tu_fifo_clear>

    // Invoke callback - can be used to stop data sampling
    TU_VERIFY(tud_audio_set_itf_close_ep_cb(rhport, p_request));
 8016588:	79fb      	ldrb	r3, [r7, #7]
 801658a:	6839      	ldr	r1, [r7, #0]
 801658c:	4618      	mov	r0, r3
 801658e:	f7fe fc8f 	bl	8014eb0 <tud_audio_set_itf_close_ep_cb>
 8016592:	4603      	mov	r3, r0
 8016594:	f083 0301 	eor.w	r3, r3, #1
 8016598:	b2db      	uxtb	r3, r3
 801659a:	2b00      	cmp	r3, #0
 801659c:	d001      	beq.n	80165a2 <audiod_set_interface+0xee>
 801659e:	2300      	movs	r3, #0
 80165a0:	e16b      	b.n	801687a <audiod_set_interface+0x3c6>

    audio->ep_out = 0;// Necessary?
 80165a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80165a4:	2200      	movs	r2, #0
 80165a6:	759a      	strb	r2, [r3, #22]
  }
#endif// CFG_TUD_AUDIO_ENABLE_EP_OUT

  // Open new EP if necessary - EPs are only to be closed or opened for AS interfaces - Look for AS interface with correct alternate interface

  uint8_t const *p_desc = audio->p_desc_as;
 80165a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80165aa:	689b      	ldr	r3, [r3, #8]
 80165ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  // Get pointer at end
  uint8_t const *p_desc_end = audio->p_desc + audio->desc_length;
 80165ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80165b0:	685b      	ldr	r3, [r3, #4]
 80165b2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80165b4:	8992      	ldrh	r2, [r2, #12]
 80165b6:	4413      	add	r3, r2
 80165b8:	653b      	str	r3, [r7, #80]	@ 0x50

  // p_desc starts at required interface with alternate setting zero
  // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
  while (p_desc_end - p_desc > 0) {
 80165ba:	e14d      	b.n	8016858 <audiod_set_interface+0x3a4>
 80165bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80165be:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80165c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80165c2:	3301      	adds	r3, #1
 80165c4:	781b      	ldrb	r3, [r3, #0]
    // Find correct interface
    if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *) p_desc)->bInterfaceNumber == itf && ((tusb_desc_interface_t const *) p_desc)->bAlternateSetting == alt) {
 80165c6:	2b04      	cmp	r3, #4
 80165c8:	f040 813c 	bne.w	8016844 <audiod_set_interface+0x390>
 80165cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80165ce:	789b      	ldrb	r3, [r3, #2]
 80165d0:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 80165d4:	429a      	cmp	r2, r3
 80165d6:	f040 8135 	bne.w	8016844 <audiod_set_interface+0x390>
 80165da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80165dc:	78db      	ldrb	r3, [r3, #3]
 80165de:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80165e2:	429a      	cmp	r2, r3
 80165e4:	f040 812e 	bne.w	8016844 <audiod_set_interface+0x390>
#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
      uint8_t const *p_desc_parse_for_params = p_desc;
 80165e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80165ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif
      // From this point forward follow the EP descriptors associated to the current alternate setting interface - Open EPs if necessary
      uint8_t foundEPs = 0, nEps = ((tusb_desc_interface_t const *) p_desc)->bNumEndpoints;
 80165ec:	2300      	movs	r3, #0
 80165ee:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80165f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80165f4:	791b      	ldrb	r3, [r3, #4]
 80165f6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
      // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
      while (foundEPs < nEps && (p_desc_end - p_desc > 0)) {
 80165fa:	e102      	b.n	8016802 <audiod_set_interface+0x34e>
 80165fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80165fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016602:	3301      	adds	r3, #1
 8016604:	781b      	ldrb	r3, [r3, #0]
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT) {
 8016606:	2b05      	cmp	r3, #5
 8016608:	f040 80f1 	bne.w	80167ee <audiod_set_interface+0x33a>
          tusb_desc_endpoint_t const *desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 801660c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801660e:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef TUP_DCD_EDPT_ISO_ALLOC
          TU_ASSERT(usbd_edpt_iso_activate(rhport, desc_ep));
 8016610:	79fb      	ldrb	r3, [r7, #7]
 8016612:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8016614:	4618      	mov	r0, r3
 8016616:	f003 fd93 	bl	801a140 <usbd_edpt_iso_activate>
 801661a:	4603      	mov	r3, r0
 801661c:	f083 0301 	eor.w	r3, r3, #1
 8016620:	b2db      	uxtb	r3, r3
 8016622:	2b00      	cmp	r3, #0
 8016624:	d00a      	beq.n	801663c <audiod_set_interface+0x188>
 8016626:	4b52      	ldr	r3, [pc, #328]	@ (8016770 <audiod_set_interface+0x2bc>)
 8016628:	63bb      	str	r3, [r7, #56]	@ 0x38
 801662a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801662c:	681b      	ldr	r3, [r3, #0]
 801662e:	f003 0301 	and.w	r3, r3, #1
 8016632:	2b00      	cmp	r3, #0
 8016634:	d000      	beq.n	8016638 <audiod_set_interface+0x184>
 8016636:	be00      	bkpt	0x0000
 8016638:	2300      	movs	r3, #0
 801663a:	e11e      	b.n	801687a <audiod_set_interface+0x3c6>
#else
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
#endif
          uint8_t const ep_addr = desc_ep->bEndpointAddress;
 801663c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801663e:	789b      	ldrb	r3, [r3, #2]
 8016640:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

          bool is_feedback_ep = false;
 8016644:	2300      	movs	r3, #0
 8016646:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
          bool is_data_ep = false;
 801664a:	2300      	movs	r3, #0
 801664c:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a

          if (tud_audio_n_version(func_id) == 1) {
 8016650:	7afb      	ldrb	r3, [r7, #11]
 8016652:	4618      	mov	r0, r3
 8016654:	f7ff fae2 	bl	8015c1c <tud_audio_n_version>
 8016658:	4603      	mov	r3, r0
 801665a:	2b01      	cmp	r3, #1
 801665c:	d118      	bne.n	8016690 <audiod_set_interface+0x1dc>
            // UAC1: Use bRefresh field to distinguish endpoint types
            audio10_desc_as_iso_data_ep_t const *desc_ep_uac1 = (audio10_desc_as_iso_data_ep_t const *) p_desc;
 801665e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016660:	63fb      	str	r3, [r7, #60]	@ 0x3c
            is_data_ep = (desc_ep_uac1->bmAttributes.sync != TUSB_ISO_EP_ATT_NO_SYNC);
 8016662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016664:	78db      	ldrb	r3, [r3, #3]
 8016666:	f003 030c 	and.w	r3, r3, #12
 801666a:	b2db      	uxtb	r3, r3
 801666c:	2b00      	cmp	r3, #0
 801666e:	bf14      	ite	ne
 8016670:	2301      	movne	r3, #1
 8016672:	2300      	moveq	r3, #0
 8016674:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
            is_feedback_ep = (desc_ep_uac1->bmAttributes.sync == TUSB_ISO_EP_ATT_NO_SYNC);
 8016678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801667a:	78db      	ldrb	r3, [r3, #3]
 801667c:	f003 030c 	and.w	r3, r3, #12
 8016680:	b2db      	uxtb	r3, r3
 8016682:	2b00      	cmp	r3, #0
 8016684:	bf0c      	ite	eq
 8016686:	2301      	moveq	r3, #1
 8016688:	2300      	movne	r3, #0
 801668a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801668e:	e023      	b.n	80166d8 <audiod_set_interface+0x224>
          } else {
            // UAC2: Use bmAttributes.usage to distinguish endpoint types
            is_data_ep = (desc_ep->bmAttributes.usage == 0 || desc_ep->bmAttributes.usage == 2);
 8016690:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016692:	78db      	ldrb	r3, [r3, #3]
 8016694:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8016698:	b2db      	uxtb	r3, r3
 801669a:	2b00      	cmp	r3, #0
 801669c:	d006      	beq.n	80166ac <audiod_set_interface+0x1f8>
 801669e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166a0:	78db      	ldrb	r3, [r3, #3]
 80166a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80166a6:	b2db      	uxtb	r3, r3
 80166a8:	2b20      	cmp	r3, #32
 80166aa:	d101      	bne.n	80166b0 <audiod_set_interface+0x1fc>
 80166ac:	2301      	movs	r3, #1
 80166ae:	e000      	b.n	80166b2 <audiod_set_interface+0x1fe>
 80166b0:	2300      	movs	r3, #0
 80166b2:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 80166b6:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 80166ba:	f003 0301 	and.w	r3, r3, #1
 80166be:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
            is_feedback_ep = (desc_ep->bmAttributes.usage == 1);
 80166c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166c4:	78db      	ldrb	r3, [r3, #3]
 80166c6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80166ca:	b2db      	uxtb	r3, r3
 80166cc:	2b10      	cmp	r3, #16
 80166ce:	bf0c      	ite	eq
 80166d0:	2301      	moveq	r3, #1
 80166d2:	2300      	movne	r3, #0
 80166d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
          }

          //TODO: We need to set EP non busy since this is not taken care of right now in ep_close() - THIS IS A WORKAROUND!
          usbd_edpt_clear_stall(rhport, ep_addr);
 80166d8:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80166dc:	79fb      	ldrb	r3, [r7, #7]
 80166de:	4611      	mov	r1, r2
 80166e0:	4618      	mov	r0, r3
 80166e2:	f003 fc93 	bl	801a00c <usbd_edpt_clear_stall>
 80166e6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80166ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80166ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80166f2:	09db      	lsrs	r3, r3, #7
 80166f4:	b2db      	uxtb	r3, r3

#if CFG_TUD_AUDIO_ENABLE_EP_IN
          // For data or data with implicit feedback IN EP
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && is_data_ep)
 80166f6:	2b01      	cmp	r3, #1
 80166f8:	d13c      	bne.n	8016774 <audiod_set_interface+0x2c0>
 80166fa:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d038      	beq.n	8016774 <audiod_set_interface+0x2c0>
          {
            // Save address
            audio->ep_in = ep_addr;
 8016702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016704:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8016708:	739a      	strb	r2, [r3, #14]
            audio->ep_in_as_intf_num = itf;
 801670a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801670c:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 8016710:	749a      	strb	r2, [r3, #18]
            audio->ep_in_alt = alt;
 8016712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016714:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8016718:	74da      	strb	r2, [r3, #19]
 801671a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801671c:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 801671e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016720:	889b      	ldrh	r3, [r3, #4]
 8016722:	b29b      	uxth	r3, r3
 8016724:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8016728:	b29a      	uxth	r2, r3
            audio->ep_in_sz = tu_edpt_packet_size(desc_ep);
 801672a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801672c:	821a      	strh	r2, [r3, #16]
            // Set the default EP IN FIFO threshold to half fifo depth.
            audio->ep_in_fifo_threshold = audio->ep_in_ff.depth / 2;
 801672e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016730:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8016734:	085b      	lsrs	r3, r3, #1
 8016736:	b29a      	uxth	r2, r3
 8016738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801673a:	829a      	strh	r2, [r3, #20]

            // If flow control is enabled, parse for the corresponding parameters - doing this here means only AS interfaces with EPs get scanned for parameters
  #if  CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
            audiod_parse_flow_control_params(audio, p_desc_parse_for_params);
 801673c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801673e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8016740:	f000 fd3e 	bl	80171c0 <audiod_parse_flow_control_params>
            // Schedule first transmit if alternate interface is not zero, as sample data is available a ZLP is loaded
  #if !CFG_TUD_EDPT_DEDICATED_HWFIFO
            TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_in, audio->lin_buf_in, 0, false));
  #else
            // Send everything in ISO EP FIFO
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_in, &audio->ep_in_ff, 0, false));
 8016744:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016746:	7b99      	ldrb	r1, [r3, #14]
 8016748:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801674a:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 801674e:	79f8      	ldrb	r0, [r7, #7]
 8016750:	2300      	movs	r3, #0
 8016752:	9300      	str	r3, [sp, #0]
 8016754:	2300      	movs	r3, #0
 8016756:	f003 fba1 	bl	8019e9c <usbd_edpt_xfer_fifo>
 801675a:	4603      	mov	r3, r0
 801675c:	f083 0301 	eor.w	r3, r3, #1
 8016760:	b2db      	uxtb	r3, r3
 8016762:	2b00      	cmp	r3, #0
 8016764:	d006      	beq.n	8016774 <audiod_set_interface+0x2c0>
 8016766:	2300      	movs	r3, #0
 8016768:	e087      	b.n	801687a <audiod_set_interface+0x3c6>
 801676a:	bf00      	nop
 801676c:	24015a30 	.word	0x24015a30
 8016770:	e000edf0 	.word	0xe000edf0
 8016774:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016778:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801677c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016780:	09db      	lsrs	r3, r3, #7
 8016782:	b2db      	uxtb	r3, r3
          }
#endif// CFG_TUD_AUDIO_ENABLE_EP_IN

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
          // Checking usage not necessary
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_OUT && is_data_ep) {
 8016784:	2b00      	cmp	r3, #0
 8016786:	d12d      	bne.n	80167e4 <audiod_set_interface+0x330>
 8016788:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 801678c:	2b00      	cmp	r3, #0
 801678e:	d029      	beq.n	80167e4 <audiod_set_interface+0x330>
            // Save address
            audio->ep_out = ep_addr;
 8016790:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016792:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8016796:	759a      	strb	r2, [r3, #22]
            audio->ep_out_as_intf_num = itf;
 8016798:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801679a:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 801679e:	769a      	strb	r2, [r3, #26]
            audio->ep_out_alt = alt;
 80167a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80167a2:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80167a6:	76da      	strb	r2, [r3, #27]
 80167a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80167aa:	61fb      	str	r3, [r7, #28]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 80167ac:	69fb      	ldr	r3, [r7, #28]
 80167ae:	889b      	ldrh	r3, [r3, #4]
 80167b0:	b29b      	uxth	r3, r3
 80167b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80167b6:	b29a      	uxth	r2, r3
            audio->ep_out_sz = tu_edpt_packet_size(desc_ep);
 80167b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80167ba:	831a      	strh	r2, [r3, #24]

            // Prepare for incoming data
  #if !CFG_TUD_EDPT_DEDICATED_HWFIFO
            TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_out, audio->lin_buf_out, audio->ep_out_sz, false));
  #else
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz, false));
 80167bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80167be:	7d99      	ldrb	r1, [r3, #22]
 80167c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80167c2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80167c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80167c8:	8b1b      	ldrh	r3, [r3, #24]
 80167ca:	79f8      	ldrb	r0, [r7, #7]
 80167cc:	2400      	movs	r4, #0
 80167ce:	9400      	str	r4, [sp, #0]
 80167d0:	f003 fb64 	bl	8019e9c <usbd_edpt_xfer_fifo>
 80167d4:	4603      	mov	r3, r0
 80167d6:	f083 0301 	eor.w	r3, r3, #1
 80167da:	b2db      	uxtb	r3, r3
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d001      	beq.n	80167e4 <audiod_set_interface+0x330>
 80167e0:	2300      	movs	r3, #0
 80167e2:	e04a      	b.n	801687a <audiod_set_interface+0x3c6>
  #endif
#else
        (void) is_feedback_ep;
#endif// CFG_TUD_AUDIO_ENABLE_EP_OUT

          foundEPs += 1;
 80167e4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80167e8:	3301      	adds	r3, #1
 80167ea:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80167ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80167f0:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80167f2:	69bb      	ldr	r3, [r7, #24]
 80167f4:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80167f6:	697b      	ldr	r3, [r7, #20]
 80167f8:	781b      	ldrb	r3, [r3, #0]
 80167fa:	461a      	mov	r2, r3
 80167fc:	697b      	ldr	r3, [r7, #20]
 80167fe:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 8016800:	65fb      	str	r3, [r7, #92]	@ 0x5c
      while (foundEPs < nEps && (p_desc_end - p_desc > 0)) {
 8016802:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8016806:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 801680a:	429a      	cmp	r2, r3
 801680c:	d205      	bcs.n	801681a <audiod_set_interface+0x366>
 801680e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016810:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016812:	1ad3      	subs	r3, r2, r3
 8016814:	2b00      	cmp	r3, #0
 8016816:	f73f aef1 	bgt.w	80165fc <audiod_set_interface+0x148>
      }

      TU_VERIFY(foundEPs == nEps);
 801681a:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 801681e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8016822:	429a      	cmp	r2, r3
 8016824:	d001      	beq.n	801682a <audiod_set_interface+0x376>
 8016826:	2300      	movs	r3, #0
 8016828:	e027      	b.n	801687a <audiod_set_interface+0x3c6>

      // Invoke one callback for a final set interface
      TU_VERIFY(tud_audio_set_itf_cb(rhport, p_request));
 801682a:	79fb      	ldrb	r3, [r7, #7]
 801682c:	6839      	ldr	r1, [r7, #0]
 801682e:	4618      	mov	r0, r3
 8016830:	f7ff f8cb 	bl	80159ca <tud_audio_set_itf_cb>
 8016834:	4603      	mov	r3, r0
 8016836:	f083 0301 	eor.w	r3, r3, #1
 801683a:	b2db      	uxtb	r3, r3
 801683c:	2b00      	cmp	r3, #0
 801683e:	d012      	beq.n	8016866 <audiod_set_interface+0x3b2>
 8016840:	2300      	movs	r3, #0
 8016842:	e01a      	b.n	801687a <audiod_set_interface+0x3c6>
 8016844:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016846:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8016848:	693b      	ldr	r3, [r7, #16]
 801684a:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 801684c:	68fb      	ldr	r3, [r7, #12]
 801684e:	781b      	ldrb	r3, [r3, #0]
 8016850:	461a      	mov	r2, r3
 8016852:	68fb      	ldr	r3, [r7, #12]
 8016854:	4413      	add	r3, r2
      // We are done - abort loop
      break;
    }

    // Moving forward
    p_desc = tu_desc_next(p_desc);
 8016856:	65fb      	str	r3, [r7, #92]	@ 0x5c
  while (p_desc_end - p_desc > 0) {
 8016858:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801685a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801685c:	1ad3      	subs	r3, r2, r3
 801685e:	2b00      	cmp	r3, #0
 8016860:	f73f aeac 	bgt.w	80165bc <audiod_set_interface+0x108>
 8016864:	e000      	b.n	8016868 <audiod_set_interface+0x3b4>
      break;
 8016866:	bf00      	nop
  }
  usbd_sof_enable(rhport, SOF_CONSUMER_AUDIO, enable_sof);
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
  audiod_calc_tx_packet_sz(audio);
 8016868:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801686a:	f000 fd35 	bl	80172d8 <audiod_calc_tx_packet_sz>
#endif

  tud_control_status(rhport, p_request);
 801686e:	79fb      	ldrb	r3, [r7, #7]
 8016870:	6839      	ldr	r1, [r7, #0]
 8016872:	4618      	mov	r0, r3
 8016874:	f003 fd00 	bl	801a278 <tud_control_status>

  return true;
 8016878:	2301      	movs	r3, #1
}
 801687a:	4618      	mov	r0, r3
 801687c:	3764      	adds	r7, #100	@ 0x64
 801687e:	46bd      	mov	sp, r7
 8016880:	bd90      	pop	{r4, r7, pc}
 8016882:	bf00      	nop

08016884 <audiod_control_complete>:

// Invoked when class request DATA stage is finished.
// return false to stall control EP (e.g Host send non-sense DATA)
static bool audiod_control_complete(uint8_t rhport, tusb_control_request_t const *p_request) {
 8016884:	b580      	push	{r7, lr}
 8016886:	b088      	sub	sp, #32
 8016888:	af00      	add	r7, sp, #0
 801688a:	4603      	mov	r3, r0
 801688c:	6039      	str	r1, [r7, #0]
 801688e:	71fb      	strb	r3, [r7, #7]
  // Handle audio class specific set requests
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS && p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) {
 8016890:	683b      	ldr	r3, [r7, #0]
 8016892:	781b      	ldrb	r3, [r3, #0]
 8016894:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016898:	b2db      	uxtb	r3, r3
 801689a:	2b20      	cmp	r3, #32
 801689c:	f040 80eb 	bne.w	8016a76 <audiod_control_complete+0x1f2>
 80168a0:	683b      	ldr	r3, [r7, #0]
 80168a2:	781b      	ldrb	r3, [r3, #0]
 80168a4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80168a8:	b2db      	uxtb	r3, r3
 80168aa:	2b00      	cmp	r3, #0
 80168ac:	f040 80e3 	bne.w	8016a76 <audiod_control_complete+0x1f2>
    uint8_t func_id;

    switch (p_request->bmRequestType_bit.recipient) {
 80168b0:	683b      	ldr	r3, [r7, #0]
 80168b2:	781b      	ldrb	r3, [r3, #0]
 80168b4:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80168b8:	b2db      	uxtb	r3, r3
 80168ba:	2b01      	cmp	r3, #1
 80168bc:	d002      	beq.n	80168c4 <audiod_control_complete+0x40>
 80168be:	2b02      	cmp	r3, #2
 80168c0:	d075      	beq.n	80169ae <audiod_control_complete+0x12a>
 80168c2:	e0cd      	b.n	8016a60 <audiod_control_complete+0x1dc>
      case TUSB_REQ_RCPT_INTERFACE: {
        uint8_t itf = TU_U16_LOW(p_request->wIndex);
 80168c4:	683b      	ldr	r3, [r7, #0]
 80168c6:	889b      	ldrh	r3, [r3, #4]
 80168c8:	b29b      	uxth	r3, r3
 80168ca:	773b      	strb	r3, [r7, #28]
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 80168cc:	683b      	ldr	r3, [r7, #0]
 80168ce:	889b      	ldrh	r3, [r3, #4]
 80168d0:	b29b      	uxth	r3, r3
 80168d2:	0a1b      	lsrs	r3, r3, #8
 80168d4:	b29b      	uxth	r3, r3
 80168d6:	76fb      	strb	r3, [r7, #27]

        if (entityID != 0) {
 80168d8:	7efb      	ldrb	r3, [r7, #27]
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d050      	beq.n	8016980 <audiod_control_complete+0xfc>
          // Check if entity is present and get corresponding driver index
          TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 80168de:	f107 020b 	add.w	r2, r7, #11
 80168e2:	7ef9      	ldrb	r1, [r7, #27]
 80168e4:	7f3b      	ldrb	r3, [r7, #28]
 80168e6:	4618      	mov	r0, r3
 80168e8:	f000 fb2c 	bl	8016f44 <audiod_verify_entity_exists>
 80168ec:	4603      	mov	r3, r0
 80168ee:	f083 0301 	eor.w	r3, r3, #1
 80168f2:	b2db      	uxtb	r3, r3
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	d001      	beq.n	80168fc <audiod_control_complete+0x78>
 80168f8:	2300      	movs	r3, #0
 80168fa:	e0bd      	b.n	8016a78 <audiod_control_complete+0x1f4>

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
          if (tud_audio_n_version(func_id) == 2) {
 80168fc:	7afb      	ldrb	r3, [r7, #11]
 80168fe:	4618      	mov	r0, r3
 8016900:	f7ff f98c 	bl	8015c1c <tud_audio_n_version>
 8016904:	4603      	mov	r3, r0
 8016906:	2b02      	cmp	r3, #2
 8016908:	d132      	bne.n	8016970 <audiod_control_complete+0xec>
            uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
 801690a:	683b      	ldr	r3, [r7, #0]
 801690c:	885b      	ldrh	r3, [r3, #2]
 801690e:	b29b      	uxth	r3, r3
 8016910:	0a1b      	lsrs	r3, r3, #8
 8016912:	b29b      	uxth	r3, r3
 8016914:	76bb      	strb	r3, [r7, #26]
            if (_audiod_fct[func_id].bclock_id_tx == entityID && ctrlSel == AUDIO20_CS_CTRL_SAM_FREQ && p_request->bRequest == AUDIO20_CS_REQ_CUR) {
 8016916:	7afb      	ldrb	r3, [r7, #11]
 8016918:	4619      	mov	r1, r3
 801691a:	4a59      	ldr	r2, [pc, #356]	@ (8016a80 <audiod_control_complete+0x1fc>)
 801691c:	460b      	mov	r3, r1
 801691e:	00db      	lsls	r3, r3, #3
 8016920:	440b      	add	r3, r1
 8016922:	00db      	lsls	r3, r3, #3
 8016924:	4413      	add	r3, r2
 8016926:	332a      	adds	r3, #42	@ 0x2a
 8016928:	781b      	ldrb	r3, [r3, #0]
 801692a:	7efa      	ldrb	r2, [r7, #27]
 801692c:	429a      	cmp	r2, r3
 801692e:	d11f      	bne.n	8016970 <audiod_control_complete+0xec>
 8016930:	7ebb      	ldrb	r3, [r7, #26]
 8016932:	2b01      	cmp	r3, #1
 8016934:	d11c      	bne.n	8016970 <audiod_control_complete+0xec>
 8016936:	683b      	ldr	r3, [r7, #0]
 8016938:	785b      	ldrb	r3, [r3, #1]
 801693a:	2b01      	cmp	r3, #1
 801693c:	d118      	bne.n	8016970 <audiod_control_complete+0xec>
              _audiod_fct[func_id].sample_rate_tx = tu_unaligned_read32(ctrl_buf);
 801693e:	7afb      	ldrb	r3, [r7, #11]
 8016940:	4618      	mov	r0, r3
 8016942:	4b50      	ldr	r3, [pc, #320]	@ (8016a84 <audiod_control_complete+0x200>)
 8016944:	613b      	str	r3, [r7, #16]
  return *((uint32_t const *) mem);
 8016946:	693b      	ldr	r3, [r7, #16]
 8016948:	681a      	ldr	r2, [r3, #0]
 801694a:	494d      	ldr	r1, [pc, #308]	@ (8016a80 <audiod_control_complete+0x1fc>)
 801694c:	4603      	mov	r3, r0
 801694e:	00db      	lsls	r3, r3, #3
 8016950:	4403      	add	r3, r0
 8016952:	00db      	lsls	r3, r3, #3
 8016954:	440b      	add	r3, r1
 8016956:	3320      	adds	r3, #32
 8016958:	601a      	str	r2, [r3, #0]
              audiod_calc_tx_packet_sz(&_audiod_fct[func_id]);
 801695a:	7afb      	ldrb	r3, [r7, #11]
 801695c:	461a      	mov	r2, r3
 801695e:	4613      	mov	r3, r2
 8016960:	00db      	lsls	r3, r3, #3
 8016962:	4413      	add	r3, r2
 8016964:	00db      	lsls	r3, r3, #3
 8016966:	4a46      	ldr	r2, [pc, #280]	@ (8016a80 <audiod_control_complete+0x1fc>)
 8016968:	4413      	add	r3, r2
 801696a:	4618      	mov	r0, r3
 801696c:	f000 fcb4 	bl	80172d8 <audiod_calc_tx_packet_sz>
            }
          }
#endif

          // Invoke callback
          return tud_audio_set_req_entity_cb(rhport, p_request, ctrl_buf);
 8016970:	79fb      	ldrb	r3, [r7, #7]
 8016972:	4a44      	ldr	r2, [pc, #272]	@ (8016a84 <audiod_control_complete+0x200>)
 8016974:	6839      	ldr	r1, [r7, #0]
 8016976:	4618      	mov	r0, r3
 8016978:	f7fe f9f0 	bl	8014d5c <tud_audio_set_req_entity_cb>
 801697c:	4603      	mov	r3, r0
 801697e:	e07b      	b.n	8016a78 <audiod_control_complete+0x1f4>
        } else {
          // Find index of audio driver structure and verify interface really exists
          TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8016980:	f107 020b 	add.w	r2, r7, #11
 8016984:	7f3b      	ldrb	r3, [r7, #28]
 8016986:	4611      	mov	r1, r2
 8016988:	4618      	mov	r0, r3
 801698a:	f000 fb55 	bl	8017038 <audiod_verify_itf_exists>
 801698e:	4603      	mov	r3, r0
 8016990:	f083 0301 	eor.w	r3, r3, #1
 8016994:	b2db      	uxtb	r3, r3
 8016996:	2b00      	cmp	r3, #0
 8016998:	d001      	beq.n	801699e <audiod_control_complete+0x11a>
 801699a:	2300      	movs	r3, #0
 801699c:	e06c      	b.n	8016a78 <audiod_control_complete+0x1f4>

          // Invoke callback
          return tud_audio_set_req_itf_cb(rhport, p_request, ctrl_buf);
 801699e:	79fb      	ldrb	r3, [r7, #7]
 80169a0:	4a38      	ldr	r2, [pc, #224]	@ (8016a84 <audiod_control_complete+0x200>)
 80169a2:	6839      	ldr	r1, [r7, #0]
 80169a4:	4618      	mov	r0, r3
 80169a6:	f7ff f82b 	bl	8015a00 <tud_audio_set_req_itf_cb>
 80169aa:	4603      	mov	r3, r0
 80169ac:	e064      	b.n	8016a78 <audiod_control_complete+0x1f4>
        }
      } break;

      case TUSB_REQ_RCPT_ENDPOINT: {
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 80169ae:	683b      	ldr	r3, [r7, #0]
 80169b0:	889b      	ldrh	r3, [r3, #4]
 80169b2:	b29b      	uxth	r3, r3
 80169b4:	77fb      	strb	r3, [r7, #31]

        // Check if entity is present and get corresponding driver index
        TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 80169b6:	f107 020b 	add.w	r2, r7, #11
 80169ba:	7ffb      	ldrb	r3, [r7, #31]
 80169bc:	4611      	mov	r1, r2
 80169be:	4618      	mov	r0, r3
 80169c0:	f000 fb9c 	bl	80170fc <audiod_verify_ep_exists>
 80169c4:	4603      	mov	r3, r0
 80169c6:	f083 0301 	eor.w	r3, r3, #1
 80169ca:	b2db      	uxtb	r3, r3
 80169cc:	2b00      	cmp	r3, #0
 80169ce:	d001      	beq.n	80169d4 <audiod_control_complete+0x150>
 80169d0:	2300      	movs	r3, #0
 80169d2:	e051      	b.n	8016a78 <audiod_control_complete+0x1f4>

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
          if (tud_audio_n_version(func_id) == 1) {
 80169d4:	7afb      	ldrb	r3, [r7, #11]
 80169d6:	4618      	mov	r0, r3
 80169d8:	f7ff f920 	bl	8015c1c <tud_audio_n_version>
 80169dc:	4603      	mov	r3, r0
 80169de:	2b01      	cmp	r3, #1
 80169e0:	d134      	bne.n	8016a4c <audiod_control_complete+0x1c8>
            if (_audiod_fct[func_id].ep_in == ep) {
 80169e2:	7afb      	ldrb	r3, [r7, #11]
 80169e4:	4619      	mov	r1, r3
 80169e6:	4a26      	ldr	r2, [pc, #152]	@ (8016a80 <audiod_control_complete+0x1fc>)
 80169e8:	460b      	mov	r3, r1
 80169ea:	00db      	lsls	r3, r3, #3
 80169ec:	440b      	add	r3, r1
 80169ee:	00db      	lsls	r3, r3, #3
 80169f0:	4413      	add	r3, r2
 80169f2:	330e      	adds	r3, #14
 80169f4:	781b      	ldrb	r3, [r3, #0]
 80169f6:	7ffa      	ldrb	r2, [r7, #31]
 80169f8:	429a      	cmp	r2, r3
 80169fa:	d127      	bne.n	8016a4c <audiod_control_complete+0x1c8>
              uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
 80169fc:	683b      	ldr	r3, [r7, #0]
 80169fe:	885b      	ldrh	r3, [r3, #2]
 8016a00:	b29b      	uxth	r3, r3
 8016a02:	0a1b      	lsrs	r3, r3, #8
 8016a04:	b29b      	uxth	r3, r3
 8016a06:	77bb      	strb	r3, [r7, #30]
              if (ctrlSel == AUDIO10_EP_CTRL_SAMPLING_FREQ && p_request->bRequest == AUDIO10_CS_REQ_SET_CUR) {
 8016a08:	7fbb      	ldrb	r3, [r7, #30]
 8016a0a:	2b01      	cmp	r3, #1
 8016a0c:	d11e      	bne.n	8016a4c <audiod_control_complete+0x1c8>
 8016a0e:	683b      	ldr	r3, [r7, #0]
 8016a10:	785b      	ldrb	r3, [r3, #1]
 8016a12:	2b01      	cmp	r3, #1
 8016a14:	d11a      	bne.n	8016a4c <audiod_control_complete+0x1c8>
 8016a16:	4b1b      	ldr	r3, [pc, #108]	@ (8016a84 <audiod_control_complete+0x200>)
 8016a18:	60fb      	str	r3, [r7, #12]
 8016a1a:	68fb      	ldr	r3, [r7, #12]
 8016a1c:	681b      	ldr	r3, [r3, #0]
                _audiod_fct[func_id].sample_rate_tx = tu_unaligned_read32(ctrl_buf) & 0x00FFFFFF;
 8016a1e:	7afa      	ldrb	r2, [r7, #11]
 8016a20:	4610      	mov	r0, r2
 8016a22:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8016a26:	4916      	ldr	r1, [pc, #88]	@ (8016a80 <audiod_control_complete+0x1fc>)
 8016a28:	4603      	mov	r3, r0
 8016a2a:	00db      	lsls	r3, r3, #3
 8016a2c:	4403      	add	r3, r0
 8016a2e:	00db      	lsls	r3, r3, #3
 8016a30:	440b      	add	r3, r1
 8016a32:	3320      	adds	r3, #32
 8016a34:	601a      	str	r2, [r3, #0]
                audiod_calc_tx_packet_sz(&_audiod_fct[func_id]);
 8016a36:	7afb      	ldrb	r3, [r7, #11]
 8016a38:	461a      	mov	r2, r3
 8016a3a:	4613      	mov	r3, r2
 8016a3c:	00db      	lsls	r3, r3, #3
 8016a3e:	4413      	add	r3, r2
 8016a40:	00db      	lsls	r3, r3, #3
 8016a42:	4a0f      	ldr	r2, [pc, #60]	@ (8016a80 <audiod_control_complete+0x1fc>)
 8016a44:	4413      	add	r3, r2
 8016a46:	4618      	mov	r0, r3
 8016a48:	f000 fc46 	bl	80172d8 <audiod_calc_tx_packet_sz>
            }
          }
#endif

          // Invoke callback
          bool ret = tud_audio_set_req_ep_cb(rhport, p_request, ctrl_buf);
 8016a4c:	79fb      	ldrb	r3, [r7, #7]
 8016a4e:	4a0d      	ldr	r2, [pc, #52]	@ (8016a84 <audiod_control_complete+0x200>)
 8016a50:	6839      	ldr	r1, [r7, #0]
 8016a52:	4618      	mov	r0, r3
 8016a54:	f7fe ffc6 	bl	80159e4 <tud_audio_set_req_ep_cb>
 8016a58:	4603      	mov	r3, r0
 8016a5a:	777b      	strb	r3, [r7, #29]
                audiod_fb_params_prepare(func_id, _audiod_fct[func_id].ep_out_alt);
              }
            }
          }
#endif
        return ret;
 8016a5c:	7f7b      	ldrb	r3, [r7, #29]
 8016a5e:	e00b      	b.n	8016a78 <audiod_control_complete+0x1f4>
      } break;
      // Unknown/Unsupported recipient
      default:
        TU_BREAKPOINT();
 8016a60:	4b09      	ldr	r3, [pc, #36]	@ (8016a88 <audiod_control_complete+0x204>)
 8016a62:	617b      	str	r3, [r7, #20]
 8016a64:	697b      	ldr	r3, [r7, #20]
 8016a66:	681b      	ldr	r3, [r3, #0]
 8016a68:	f003 0301 	and.w	r3, r3, #1
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d000      	beq.n	8016a72 <audiod_control_complete+0x1ee>
 8016a70:	be00      	bkpt	0x0000
        return false;
 8016a72:	2300      	movs	r3, #0
 8016a74:	e000      	b.n	8016a78 <audiod_control_complete+0x1f4>
    }
  }
  return true;
 8016a76:	2301      	movs	r3, #1
}
 8016a78:	4618      	mov	r0, r3
 8016a7a:	3720      	adds	r7, #32
 8016a7c:	46bd      	mov	sp, r7
 8016a7e:	bd80      	pop	{r7, pc}
 8016a80:	24015a30 	.word	0x24015a30
 8016a84:	240159f0 	.word	0x240159f0
 8016a88:	e000edf0 	.word	0xe000edf0

08016a8c <audiod_control_request>:

// Handle class control request
// return false to stall control endpoint (e.g unsupported request)
static bool audiod_control_request(uint8_t rhport, tusb_control_request_t const *p_request) {
 8016a8c:	b580      	push	{r7, lr}
 8016a8e:	b088      	sub	sp, #32
 8016a90:	af00      	add	r7, sp, #0
 8016a92:	4603      	mov	r3, r0
 8016a94:	6039      	str	r1, [r7, #0]
 8016a96:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  // Handle standard requests - standard set requests usually have no data stage so we also handle set requests here
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 8016a98:	683b      	ldr	r3, [r7, #0]
 8016a9a:	781b      	ldrb	r3, [r3, #0]
 8016a9c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016aa0:	b2db      	uxtb	r3, r3
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	d124      	bne.n	8016af0 <audiod_control_request+0x64>
    switch (p_request->bRequest) {
 8016aa6:	683b      	ldr	r3, [r7, #0]
 8016aa8:	785b      	ldrb	r3, [r3, #1]
 8016aaa:	2b0b      	cmp	r3, #11
 8016aac:	d00c      	beq.n	8016ac8 <audiod_control_request+0x3c>
 8016aae:	2b0b      	cmp	r3, #11
 8016ab0:	dc13      	bgt.n	8016ada <audiod_control_request+0x4e>
 8016ab2:	2b01      	cmp	r3, #1
 8016ab4:	d00f      	beq.n	8016ad6 <audiod_control_request+0x4a>
 8016ab6:	2b0a      	cmp	r3, #10
 8016ab8:	d10f      	bne.n	8016ada <audiod_control_request+0x4e>
      case TUSB_REQ_GET_INTERFACE:
        return audiod_get_interface(rhport, p_request);
 8016aba:	79fb      	ldrb	r3, [r7, #7]
 8016abc:	6839      	ldr	r1, [r7, #0]
 8016abe:	4618      	mov	r0, r3
 8016ac0:	f7ff fc94 	bl	80163ec <audiod_get_interface>
 8016ac4:	4603      	mov	r3, r0
 8016ac6:	e0b5      	b.n	8016c34 <audiod_control_request+0x1a8>

      case TUSB_REQ_SET_INTERFACE:
        return audiod_set_interface(rhport, p_request);
 8016ac8:	79fb      	ldrb	r3, [r7, #7]
 8016aca:	6839      	ldr	r1, [r7, #0]
 8016acc:	4618      	mov	r0, r3
 8016ace:	f7ff fcf1 	bl	80164b4 <audiod_set_interface>
 8016ad2:	4603      	mov	r3, r0
 8016ad4:	e0ae      	b.n	8016c34 <audiod_control_request+0x1a8>

      case TUSB_REQ_CLEAR_FEATURE:
        return true;
 8016ad6:	2301      	movs	r3, #1
 8016ad8:	e0ac      	b.n	8016c34 <audiod_control_request+0x1a8>

      // Unknown/Unsupported request
      default:
        TU_BREAKPOINT();
 8016ada:	4b58      	ldr	r3, [pc, #352]	@ (8016c3c <audiod_control_request+0x1b0>)
 8016adc:	613b      	str	r3, [r7, #16]
 8016ade:	693b      	ldr	r3, [r7, #16]
 8016ae0:	681b      	ldr	r3, [r3, #0]
 8016ae2:	f003 0301 	and.w	r3, r3, #1
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d000      	beq.n	8016aec <audiod_control_request+0x60>
 8016aea:	be00      	bkpt	0x0000
        return false;
 8016aec:	2300      	movs	r3, #0
 8016aee:	e0a1      	b.n	8016c34 <audiod_control_request+0x1a8>
    }
  }

  // Handle class requests
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8016af0:	683b      	ldr	r3, [r7, #0]
 8016af2:	781b      	ldrb	r3, [r3, #0]
 8016af4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016af8:	b2db      	uxtb	r3, r3
 8016afa:	2b20      	cmp	r3, #32
 8016afc:	f040 8090 	bne.w	8016c20 <audiod_control_request+0x194>
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 8016b00:	683b      	ldr	r3, [r7, #0]
 8016b02:	889b      	ldrh	r3, [r3, #4]
 8016b04:	b29b      	uxth	r3, r3
 8016b06:	76fb      	strb	r3, [r7, #27]
    uint8_t func_id;

    // Conduct checks which depend on the recipient
    switch (p_request->bmRequestType_bit.recipient) {
 8016b08:	683b      	ldr	r3, [r7, #0]
 8016b0a:	781b      	ldrb	r3, [r3, #0]
 8016b0c:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8016b10:	b2db      	uxtb	r3, r3
 8016b12:	2b01      	cmp	r3, #1
 8016b14:	d002      	beq.n	8016b1c <audiod_control_request+0x90>
 8016b16:	2b02      	cmp	r3, #2
 8016b18:	d043      	beq.n	8016ba2 <audiod_control_request+0x116>
 8016b1a:	e063      	b.n	8016be4 <audiod_control_request+0x158>
      case TUSB_REQ_RCPT_INTERFACE: {
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 8016b1c:	683b      	ldr	r3, [r7, #0]
 8016b1e:	889b      	ldrh	r3, [r3, #4]
 8016b20:	b29b      	uxth	r3, r3
 8016b22:	0a1b      	lsrs	r3, r3, #8
 8016b24:	b29b      	uxth	r3, r3
 8016b26:	767b      	strb	r3, [r7, #25]

        // Verify if entity is present
        if (entityID != 0) {
 8016b28:	7e7b      	ldrb	r3, [r7, #25]
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	d01c      	beq.n	8016b68 <audiod_control_request+0xdc>
          // Find index of audio driver structure and verify entity really exists
          TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 8016b2e:	f107 020f 	add.w	r2, r7, #15
 8016b32:	7e79      	ldrb	r1, [r7, #25]
 8016b34:	7efb      	ldrb	r3, [r7, #27]
 8016b36:	4618      	mov	r0, r3
 8016b38:	f000 fa04 	bl	8016f44 <audiod_verify_entity_exists>
 8016b3c:	4603      	mov	r3, r0
 8016b3e:	f083 0301 	eor.w	r3, r3, #1
 8016b42:	b2db      	uxtb	r3, r3
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d001      	beq.n	8016b4c <audiod_control_request+0xc0>
 8016b48:	2300      	movs	r3, #0
 8016b4a:	e073      	b.n	8016c34 <audiod_control_request+0x1a8>

          // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN) {
 8016b4c:	683b      	ldr	r3, [r7, #0]
 8016b4e:	781b      	ldrb	r3, [r3, #0]
 8016b50:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8016b54:	b2db      	uxtb	r3, r3
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d04f      	beq.n	8016bfa <audiod_control_request+0x16e>
            return tud_audio_get_req_entity_cb(rhport, p_request);
 8016b5a:	79fb      	ldrb	r3, [r7, #7]
 8016b5c:	6839      	ldr	r1, [r7, #0]
 8016b5e:	4618      	mov	r0, r3
 8016b60:	f7fe f948 	bl	8014df4 <tud_audio_get_req_entity_cb>
 8016b64:	4603      	mov	r3, r0
 8016b66:	e065      	b.n	8016c34 <audiod_control_request+0x1a8>
          }
        } else {
          // Find index of audio driver structure and verify interface really exists
          TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8016b68:	f107 020f 	add.w	r2, r7, #15
 8016b6c:	7efb      	ldrb	r3, [r7, #27]
 8016b6e:	4611      	mov	r1, r2
 8016b70:	4618      	mov	r0, r3
 8016b72:	f000 fa61 	bl	8017038 <audiod_verify_itf_exists>
 8016b76:	4603      	mov	r3, r0
 8016b78:	f083 0301 	eor.w	r3, r3, #1
 8016b7c:	b2db      	uxtb	r3, r3
 8016b7e:	2b00      	cmp	r3, #0
 8016b80:	d001      	beq.n	8016b86 <audiod_control_request+0xfa>
 8016b82:	2300      	movs	r3, #0
 8016b84:	e056      	b.n	8016c34 <audiod_control_request+0x1a8>

          // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN) {
 8016b86:	683b      	ldr	r3, [r7, #0]
 8016b88:	781b      	ldrb	r3, [r3, #0]
 8016b8a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8016b8e:	b2db      	uxtb	r3, r3
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d032      	beq.n	8016bfa <audiod_control_request+0x16e>
            return tud_audio_get_req_itf_cb(rhport, p_request);
 8016b94:	79fb      	ldrb	r3, [r7, #7]
 8016b96:	6839      	ldr	r1, [r7, #0]
 8016b98:	4618      	mov	r0, r3
 8016b9a:	f7fe ff4c 	bl	8015a36 <tud_audio_get_req_itf_cb>
 8016b9e:	4603      	mov	r3, r0
 8016ba0:	e048      	b.n	8016c34 <audiod_control_request+0x1a8>
          }
        }
      } break;

      case TUSB_REQ_RCPT_ENDPOINT: {
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 8016ba2:	683b      	ldr	r3, [r7, #0]
 8016ba4:	889b      	ldrh	r3, [r3, #4]
 8016ba6:	b29b      	uxth	r3, r3
 8016ba8:	76bb      	strb	r3, [r7, #26]

        // Find index of audio driver structure and verify EP really exists
        TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 8016baa:	f107 020f 	add.w	r2, r7, #15
 8016bae:	7ebb      	ldrb	r3, [r7, #26]
 8016bb0:	4611      	mov	r1, r2
 8016bb2:	4618      	mov	r0, r3
 8016bb4:	f000 faa2 	bl	80170fc <audiod_verify_ep_exists>
 8016bb8:	4603      	mov	r3, r0
 8016bba:	f083 0301 	eor.w	r3, r3, #1
 8016bbe:	b2db      	uxtb	r3, r3
 8016bc0:	2b00      	cmp	r3, #0
 8016bc2:	d001      	beq.n	8016bc8 <audiod_control_request+0x13c>
 8016bc4:	2300      	movs	r3, #0
 8016bc6:	e035      	b.n	8016c34 <audiod_control_request+0x1a8>

        // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
        if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN) {
 8016bc8:	683b      	ldr	r3, [r7, #0]
 8016bca:	781b      	ldrb	r3, [r3, #0]
 8016bcc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8016bd0:	b2db      	uxtb	r3, r3
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d013      	beq.n	8016bfe <audiod_control_request+0x172>
          return tud_audio_get_req_ep_cb(rhport, p_request);
 8016bd6:	79fb      	ldrb	r3, [r7, #7]
 8016bd8:	6839      	ldr	r1, [r7, #0]
 8016bda:	4618      	mov	r0, r3
 8016bdc:	f7fe ff1e 	bl	8015a1c <tud_audio_get_req_ep_cb>
 8016be0:	4603      	mov	r3, r0
 8016be2:	e027      	b.n	8016c34 <audiod_control_request+0x1a8>
      } break;

      // Unknown/Unsupported recipient
      default:
        TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient);
        TU_BREAKPOINT();
 8016be4:	4b15      	ldr	r3, [pc, #84]	@ (8016c3c <audiod_control_request+0x1b0>)
 8016be6:	617b      	str	r3, [r7, #20]
 8016be8:	697b      	ldr	r3, [r7, #20]
 8016bea:	681b      	ldr	r3, [r3, #0]
 8016bec:	f003 0301 	and.w	r3, r3, #1
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d000      	beq.n	8016bf6 <audiod_control_request+0x16a>
 8016bf4:	be00      	bkpt	0x0000
        return false;
 8016bf6:	2300      	movs	r3, #0
 8016bf8:	e01c      	b.n	8016c34 <audiod_control_request+0x1a8>
      } break;
 8016bfa:	bf00      	nop
 8016bfc:	e000      	b.n	8016c00 <audiod_control_request+0x174>
      } break;
 8016bfe:	bf00      	nop
    }

    // If we end here, the received request is a set request - we schedule a receive for the data stage and return true here. We handle the rest later in audiod_control_complete() once the data stage was finished
    TU_VERIFY(tud_control_xfer(rhport, p_request, ctrl_buf, sizeof(ctrl_buf)));
 8016c00:	79f8      	ldrb	r0, [r7, #7]
 8016c02:	2340      	movs	r3, #64	@ 0x40
 8016c04:	4a0e      	ldr	r2, [pc, #56]	@ (8016c40 <audiod_control_request+0x1b4>)
 8016c06:	6839      	ldr	r1, [r7, #0]
 8016c08:	f003 fbba 	bl	801a380 <tud_control_xfer>
 8016c0c:	4603      	mov	r3, r0
 8016c0e:	f083 0301 	eor.w	r3, r3, #1
 8016c12:	b2db      	uxtb	r3, r3
 8016c14:	2b00      	cmp	r3, #0
 8016c16:	d001      	beq.n	8016c1c <audiod_control_request+0x190>
 8016c18:	2300      	movs	r3, #0
 8016c1a:	e00b      	b.n	8016c34 <audiod_control_request+0x1a8>
    return true;
 8016c1c:	2301      	movs	r3, #1
 8016c1e:	e009      	b.n	8016c34 <audiod_control_request+0x1a8>
  }

  // There went something wrong - unsupported control request type
  TU_BREAKPOINT();
 8016c20:	4b06      	ldr	r3, [pc, #24]	@ (8016c3c <audiod_control_request+0x1b0>)
 8016c22:	61fb      	str	r3, [r7, #28]
 8016c24:	69fb      	ldr	r3, [r7, #28]
 8016c26:	681b      	ldr	r3, [r3, #0]
 8016c28:	f003 0301 	and.w	r3, r3, #1
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d000      	beq.n	8016c32 <audiod_control_request+0x1a6>
 8016c30:	be00      	bkpt	0x0000
  return false;
 8016c32:	2300      	movs	r3, #0
}
 8016c34:	4618      	mov	r0, r3
 8016c36:	3720      	adds	r7, #32
 8016c38:	46bd      	mov	sp, r7
 8016c3a:	bd80      	pop	{r7, pc}
 8016c3c:	e000edf0 	.word	0xe000edf0
 8016c40:	240159f0 	.word	0x240159f0

08016c44 <audiod_control_xfer_cb>:

bool audiod_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 8016c44:	b580      	push	{r7, lr}
 8016c46:	b082      	sub	sp, #8
 8016c48:	af00      	add	r7, sp, #0
 8016c4a:	4603      	mov	r3, r0
 8016c4c:	603a      	str	r2, [r7, #0]
 8016c4e:	71fb      	strb	r3, [r7, #7]
 8016c50:	460b      	mov	r3, r1
 8016c52:	71bb      	strb	r3, [r7, #6]
  if (stage == CONTROL_STAGE_SETUP) {
 8016c54:	79bb      	ldrb	r3, [r7, #6]
 8016c56:	2b01      	cmp	r3, #1
 8016c58:	d106      	bne.n	8016c68 <audiod_control_xfer_cb+0x24>
    return audiod_control_request(rhport, request);
 8016c5a:	79fb      	ldrb	r3, [r7, #7]
 8016c5c:	6839      	ldr	r1, [r7, #0]
 8016c5e:	4618      	mov	r0, r3
 8016c60:	f7ff ff14 	bl	8016a8c <audiod_control_request>
 8016c64:	4603      	mov	r3, r0
 8016c66:	e00a      	b.n	8016c7e <audiod_control_xfer_cb+0x3a>
  } else if (stage == CONTROL_STAGE_DATA) {
 8016c68:	79bb      	ldrb	r3, [r7, #6]
 8016c6a:	2b02      	cmp	r3, #2
 8016c6c:	d106      	bne.n	8016c7c <audiod_control_xfer_cb+0x38>
    return audiod_control_complete(rhport, request);
 8016c6e:	79fb      	ldrb	r3, [r7, #7]
 8016c70:	6839      	ldr	r1, [r7, #0]
 8016c72:	4618      	mov	r0, r3
 8016c74:	f7ff fe06 	bl	8016884 <audiod_control_complete>
 8016c78:	4603      	mov	r3, r0
 8016c7a:	e000      	b.n	8016c7e <audiod_control_xfer_cb+0x3a>
  } else {
    // nothing to do
  }

  return true;
 8016c7c:	2301      	movs	r3, #1
}
 8016c7e:	4618      	mov	r0, r3
 8016c80:	3708      	adds	r7, #8
 8016c82:	46bd      	mov	sp, r7
 8016c84:	bd80      	pop	{r7, pc}

08016c86 <audiod_xfer_cb>:

bool audiod_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8016c86:	b480      	push	{r7}
 8016c88:	b083      	sub	sp, #12
 8016c8a:	af00      	add	r7, sp, #0
 8016c8c:	603b      	str	r3, [r7, #0]
 8016c8e:	4603      	mov	r3, r0
 8016c90:	71fb      	strb	r3, [r7, #7]
 8016c92:	460b      	mov	r3, r1
 8016c94:	71bb      	strb	r3, [r7, #6]
 8016c96:	4613      	mov	r3, r2
 8016c98:	717b      	strb	r3, [r7, #5]
  #else
  (void) rhport;
  (void) ep_addr;
  #endif

  return false;
 8016c9a:	2300      	movs	r3, #0
}
 8016c9c:	4618      	mov	r0, r3
 8016c9e:	370c      	adds	r7, #12
 8016ca0:	46bd      	mov	sp, r7
 8016ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ca6:	4770      	bx	lr

08016ca8 <audiod_xfer_isr>:

bool audiod_xfer_isr(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8016ca8:	b580      	push	{r7, lr}
 8016caa:	b084      	sub	sp, #16
 8016cac:	af00      	add	r7, sp, #0
 8016cae:	603b      	str	r3, [r7, #0]
 8016cb0:	4603      	mov	r3, r0
 8016cb2:	71fb      	strb	r3, [r7, #7]
 8016cb4:	460b      	mov	r3, r1
 8016cb6:	71bb      	strb	r3, [r7, #6]
 8016cb8:	4613      	mov	r3, r2
 8016cba:	717b      	strb	r3, [r7, #5]
  (void) result;
  (void) xferred_bytes;

  // Search for interface belonging to given end point address and proceed as required
  for (uint8_t func_id = 0; func_id < CFG_TUD_AUDIO; func_id++)
 8016cbc:	2300      	movs	r3, #0
 8016cbe:	73fb      	strb	r3, [r7, #15]
 8016cc0:	e026      	b.n	8016d10 <audiod_xfer_isr+0x68>
  {
    audiod_function_t* audio = &_audiod_fct[func_id];
 8016cc2:	7bfa      	ldrb	r2, [r7, #15]
 8016cc4:	4613      	mov	r3, r2
 8016cc6:	00db      	lsls	r3, r3, #3
 8016cc8:	4413      	add	r3, r2
 8016cca:	00db      	lsls	r3, r3, #3
 8016ccc:	4a14      	ldr	r2, [pc, #80]	@ (8016d20 <audiod_xfer_isr+0x78>)
 8016cce:	4413      	add	r3, r2
 8016cd0:	60bb      	str	r3, [r7, #8]

#if CFG_TUD_AUDIO_ENABLE_EP_IN

    // Data transmission of audio packet finished
    if (audio->ep_in == ep_addr) {
 8016cd2:	68bb      	ldr	r3, [r7, #8]
 8016cd4:	7b9b      	ldrb	r3, [r3, #14]
 8016cd6:	79ba      	ldrb	r2, [r7, #6]
 8016cd8:	429a      	cmp	r2, r3
 8016cda:	d108      	bne.n	8016cee <audiod_xfer_isr+0x46>
      // Check if there is data to load into EPs buffer - if not load it with ZLP
      // Be aware - we as a device are not able to know if the host polls for data with a faster rate as we stated this in the descriptors. Therefore we always have to put something into the EPs buffer. However, once we did that, there is no way of aborting this or replacing what we put into the buffer before!
      // This is the only place where we can fill something into the EPs buffer!

      // Load new data
      audiod_tx_xfer_isr(rhport, audio, (uint16_t) xferred_bytes);
 8016cdc:	683b      	ldr	r3, [r7, #0]
 8016cde:	b29a      	uxth	r2, r3
 8016ce0:	79fb      	ldrb	r3, [r7, #7]
 8016ce2:	68b9      	ldr	r1, [r7, #8]
 8016ce4:	4618      	mov	r0, r3
 8016ce6:	f7fe ff21 	bl	8015b2c <audiod_tx_xfer_isr>
      return true;
 8016cea:	2301      	movs	r3, #1
 8016cec:	e014      	b.n	8016d18 <audiod_xfer_isr+0x70>
    }
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
    // New audio packet received
    if (audio->ep_out == ep_addr) {
 8016cee:	68bb      	ldr	r3, [r7, #8]
 8016cf0:	7d9b      	ldrb	r3, [r3, #22]
 8016cf2:	79ba      	ldrb	r2, [r7, #6]
 8016cf4:	429a      	cmp	r2, r3
 8016cf6:	d108      	bne.n	8016d0a <audiod_xfer_isr+0x62>
      audiod_rx_xfer_isr(rhport, audio, (uint16_t) xferred_bytes);
 8016cf8:	683b      	ldr	r3, [r7, #0]
 8016cfa:	b29a      	uxth	r2, r3
 8016cfc:	79fb      	ldrb	r3, [r7, #7]
 8016cfe:	68b9      	ldr	r1, [r7, #8]
 8016d00:	4618      	mov	r0, r3
 8016d02:	f7fe fea5 	bl	8015a50 <audiod_rx_xfer_isr>
      return true;
 8016d06:	2301      	movs	r3, #1
 8016d08:	e006      	b.n	8016d18 <audiod_xfer_isr+0x70>
  for (uint8_t func_id = 0; func_id < CFG_TUD_AUDIO; func_id++)
 8016d0a:	7bfb      	ldrb	r3, [r7, #15]
 8016d0c:	3301      	adds	r3, #1
 8016d0e:	73fb      	strb	r3, [r7, #15]
 8016d10:	7bfb      	ldrb	r3, [r7, #15]
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d0d5      	beq.n	8016cc2 <audiod_xfer_isr+0x1a>
    }
  #endif
#endif
  }

  return false;
 8016d16:	2300      	movs	r3, #0
}
 8016d18:	4618      	mov	r0, r3
 8016d1a:	3710      	adds	r7, #16
 8016d1c:	46bd      	mov	sp, r7
 8016d1e:	bd80      	pop	{r7, pc}
 8016d20:	24015a30 	.word	0x24015a30

08016d24 <audiod_sof_isr>:
  audio->feedback.value = feedback;
}

#endif

TU_ATTR_FAST_FUNC void audiod_sof_isr(uint8_t rhport, uint32_t frame_count) {
 8016d24:	b480      	push	{r7}
 8016d26:	b083      	sub	sp, #12
 8016d28:	af00      	add	r7, sp, #0
 8016d2a:	4603      	mov	r3, r0
 8016d2c:	6039      	str	r1, [r7, #0]
 8016d2e:	71fb      	strb	r3, [r7, #7]
        tud_audio_feedback_interval_isr(i, frame_count, audio->feedback.frame_shift);
      }
    }
  }
#endif// CFG_TUD_AUDIO_ENABLE_EP_OUT && CFG_TUD_AUDIO_ENABLE_FEEDBACK_EP
}
 8016d30:	bf00      	nop
 8016d32:	370c      	adds	r7, #12
 8016d34:	46bd      	mov	sp, r7
 8016d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d3a:	4770      	bx	lr

08016d3c <tud_audio_buffer_and_schedule_control_xfer>:

bool tud_audio_buffer_and_schedule_control_xfer(uint8_t rhport, tusb_control_request_t const *p_request, void *data, uint16_t len) {
 8016d3c:	b580      	push	{r7, lr}
 8016d3e:	b08e      	sub	sp, #56	@ 0x38
 8016d40:	af00      	add	r7, sp, #0
 8016d42:	60b9      	str	r1, [r7, #8]
 8016d44:	607a      	str	r2, [r7, #4]
 8016d46:	461a      	mov	r2, r3
 8016d48:	4603      	mov	r3, r0
 8016d4a:	73fb      	strb	r3, [r7, #15]
 8016d4c:	4613      	mov	r3, r2
 8016d4e:	81bb      	strh	r3, [r7, #12]
  // Handles only sending of data not receiving
  if (p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) return false;
 8016d50:	68bb      	ldr	r3, [r7, #8]
 8016d52:	781b      	ldrb	r3, [r3, #0]
 8016d54:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8016d58:	b2db      	uxtb	r3, r3
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	d101      	bne.n	8016d62 <tud_audio_buffer_and_schedule_control_xfer+0x26>
 8016d5e:	2300      	movs	r3, #0
 8016d60:	e0e5      	b.n	8016f2e <tud_audio_buffer_and_schedule_control_xfer+0x1f2>

  // Get corresponding driver index
  uint8_t func_id;
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 8016d62:	68bb      	ldr	r3, [r7, #8]
 8016d64:	889b      	ldrh	r3, [r3, #4]
 8016d66:	b29b      	uxth	r3, r3
 8016d68:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  // Conduct checks which depend on the recipient
  switch (p_request->bmRequestType_bit.recipient) {
 8016d6c:	68bb      	ldr	r3, [r7, #8]
 8016d6e:	781b      	ldrb	r3, [r3, #0]
 8016d70:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8016d74:	b2db      	uxtb	r3, r3
 8016d76:	2b01      	cmp	r3, #1
 8016d78:	d002      	beq.n	8016d80 <tud_audio_buffer_and_schedule_control_xfer+0x44>
 8016d7a:	2b02      	cmp	r3, #2
 8016d7c:	d02c      	beq.n	8016dd8 <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 8016d7e:	e040      	b.n	8016e02 <tud_audio_buffer_and_schedule_control_xfer+0xc6>
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 8016d80:	68bb      	ldr	r3, [r7, #8]
 8016d82:	889b      	ldrh	r3, [r3, #4]
 8016d84:	b29b      	uxth	r3, r3
 8016d86:	0a1b      	lsrs	r3, r3, #8
 8016d88:	b29b      	uxth	r3, r3
 8016d8a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

      // Verify if entity is present
      if (entityID != 0) {
 8016d8e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d010      	beq.n	8016db8 <tud_audio_buffer_and_schedule_control_xfer+0x7c>
        // Find index of audio driver structure and verify entity really exists
        TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 8016d96:	f107 0217 	add.w	r2, r7, #23
 8016d9a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8016d9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016da2:	4618      	mov	r0, r3
 8016da4:	f000 f8ce 	bl	8016f44 <audiod_verify_entity_exists>
 8016da8:	4603      	mov	r3, r0
 8016daa:	f083 0301 	eor.w	r3, r3, #1
 8016dae:	b2db      	uxtb	r3, r3
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	d031      	beq.n	8016e18 <tud_audio_buffer_and_schedule_control_xfer+0xdc>
 8016db4:	2300      	movs	r3, #0
 8016db6:	e0ba      	b.n	8016f2e <tud_audio_buffer_and_schedule_control_xfer+0x1f2>
      } else {
        // Find index of audio driver structure and verify interface really exists
        TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8016db8:	f107 0217 	add.w	r2, r7, #23
 8016dbc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016dc0:	4611      	mov	r1, r2
 8016dc2:	4618      	mov	r0, r3
 8016dc4:	f000 f938 	bl	8017038 <audiod_verify_itf_exists>
 8016dc8:	4603      	mov	r3, r0
 8016dca:	f083 0301 	eor.w	r3, r3, #1
 8016dce:	b2db      	uxtb	r3, r3
 8016dd0:	2b00      	cmp	r3, #0
 8016dd2:	d021      	beq.n	8016e18 <tud_audio_buffer_and_schedule_control_xfer+0xdc>
 8016dd4:	2300      	movs	r3, #0
 8016dd6:	e0aa      	b.n	8016f2e <tud_audio_buffer_and_schedule_control_xfer+0x1f2>
      }
    } break;

    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t ep = TU_U16_LOW(p_request->wIndex);
 8016dd8:	68bb      	ldr	r3, [r7, #8]
 8016dda:	889b      	ldrh	r3, [r3, #4]
 8016ddc:	b29b      	uxth	r3, r3
 8016dde:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

      // Find index of audio driver structure and verify EP really exists
      TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 8016de2:	f107 0217 	add.w	r2, r7, #23
 8016de6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8016dea:	4611      	mov	r1, r2
 8016dec:	4618      	mov	r0, r3
 8016dee:	f000 f985 	bl	80170fc <audiod_verify_ep_exists>
 8016df2:	4603      	mov	r3, r0
 8016df4:	f083 0301 	eor.w	r3, r3, #1
 8016df8:	b2db      	uxtb	r3, r3
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d00e      	beq.n	8016e1c <tud_audio_buffer_and_schedule_control_xfer+0xe0>
 8016dfe:	2300      	movs	r3, #0
 8016e00:	e095      	b.n	8016f2e <tud_audio_buffer_and_schedule_control_xfer+0x1f2>
    } break;

    // Unknown/Unsupported recipient
    default:
      TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient);
      TU_BREAKPOINT();
 8016e02:	4b4d      	ldr	r3, [pc, #308]	@ (8016f38 <tud_audio_buffer_and_schedule_control_xfer+0x1fc>)
 8016e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e08:	681b      	ldr	r3, [r3, #0]
 8016e0a:	f003 0301 	and.w	r3, r3, #1
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	d000      	beq.n	8016e14 <tud_audio_buffer_and_schedule_control_xfer+0xd8>
 8016e12:	be00      	bkpt	0x0000
      return false;
 8016e14:	2300      	movs	r3, #0
 8016e16:	e08a      	b.n	8016f2e <tud_audio_buffer_and_schedule_control_xfer+0x1f2>
    } break;
 8016e18:	bf00      	nop
 8016e1a:	e000      	b.n	8016e1e <tud_audio_buffer_and_schedule_control_xfer+0xe2>
    } break;
 8016e1c:	bf00      	nop
  }

  // Crop length
  if (len > sizeof(ctrl_buf)) len = sizeof(ctrl_buf);
 8016e1e:	89bb      	ldrh	r3, [r7, #12]
 8016e20:	2b40      	cmp	r3, #64	@ 0x40
 8016e22:	d901      	bls.n	8016e28 <tud_audio_buffer_and_schedule_control_xfer+0xec>
 8016e24:	2340      	movs	r3, #64	@ 0x40
 8016e26:	81bb      	strh	r3, [r7, #12]

  // Copy into buffer
  TU_VERIFY(0 == tu_memcpy_s(ctrl_buf, sizeof(ctrl_buf), data, (size_t) len));
 8016e28:	89bb      	ldrh	r3, [r7, #12]
 8016e2a:	4a44      	ldr	r2, [pc, #272]	@ (8016f3c <tud_audio_buffer_and_schedule_control_xfer+0x200>)
 8016e2c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8016e2e:	2240      	movs	r2, #64	@ 0x40
 8016e30:	627a      	str	r2, [r7, #36]	@ 0x24
 8016e32:	687a      	ldr	r2, [r7, #4]
 8016e34:	623a      	str	r2, [r7, #32]
 8016e36:	61fb      	str	r3, [r7, #28]
  if (dest == NULL) {
 8016e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	d102      	bne.n	8016e44 <tud_audio_buffer_and_schedule_control_xfer+0x108>
    return -1;
 8016e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8016e42:	e017      	b.n	8016e74 <tud_audio_buffer_and_schedule_control_xfer+0x138>
  if (count == 0u) {
 8016e44:	69fb      	ldr	r3, [r7, #28]
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d101      	bne.n	8016e4e <tud_audio_buffer_and_schedule_control_xfer+0x112>
    return 0;
 8016e4a:	2300      	movs	r3, #0
 8016e4c:	e012      	b.n	8016e74 <tud_audio_buffer_and_schedule_control_xfer+0x138>
  if (src == NULL) {
 8016e4e:	6a3b      	ldr	r3, [r7, #32]
 8016e50:	2b00      	cmp	r3, #0
 8016e52:	d102      	bne.n	8016e5a <tud_audio_buffer_and_schedule_control_xfer+0x11e>
    return -1;
 8016e54:	f04f 33ff 	mov.w	r3, #4294967295
 8016e58:	e00c      	b.n	8016e74 <tud_audio_buffer_and_schedule_control_xfer+0x138>
  if (count > destsz) {
 8016e5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016e5c:	69fb      	ldr	r3, [r7, #28]
 8016e5e:	429a      	cmp	r2, r3
 8016e60:	d202      	bcs.n	8016e68 <tud_audio_buffer_and_schedule_control_xfer+0x12c>
    return -1;
 8016e62:	f04f 33ff 	mov.w	r3, #4294967295
 8016e66:	e005      	b.n	8016e74 <tud_audio_buffer_and_schedule_control_xfer+0x138>
  (void) memcpy(dest, src, count);
 8016e68:	69fa      	ldr	r2, [r7, #28]
 8016e6a:	6a39      	ldr	r1, [r7, #32]
 8016e6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016e6e:	f006 f8fd 	bl	801d06c <memcpy>
  return 0;
 8016e72:	2300      	movs	r3, #0
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	d001      	beq.n	8016e7c <tud_audio_buffer_and_schedule_control_xfer+0x140>
 8016e78:	2300      	movs	r3, #0
 8016e7a:	e058      	b.n	8016f2e <tud_audio_buffer_and_schedule_control_xfer+0x1f2>

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
  if (tud_audio_n_version(func_id) == 2) {
 8016e7c:	7dfb      	ldrb	r3, [r7, #23]
 8016e7e:	4618      	mov	r0, r3
 8016e80:	f7fe fecc 	bl	8015c1c <tud_audio_n_version>
 8016e84:	4603      	mov	r3, r0
 8016e86:	2b02      	cmp	r3, #2
 8016e88:	d14a      	bne.n	8016f20 <tud_audio_buffer_and_schedule_control_xfer+0x1e4>
    // Find data for sampling_frequency_control
    if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS && p_request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE) {
 8016e8a:	68bb      	ldr	r3, [r7, #8]
 8016e8c:	781b      	ldrb	r3, [r3, #0]
 8016e8e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016e92:	b2db      	uxtb	r3, r3
 8016e94:	2b20      	cmp	r3, #32
 8016e96:	d143      	bne.n	8016f20 <tud_audio_buffer_and_schedule_control_xfer+0x1e4>
 8016e98:	68bb      	ldr	r3, [r7, #8]
 8016e9a:	781b      	ldrb	r3, [r3, #0]
 8016e9c:	f003 031f 	and.w	r3, r3, #31
 8016ea0:	b2db      	uxtb	r3, r3
 8016ea2:	2b01      	cmp	r3, #1
 8016ea4:	d13c      	bne.n	8016f20 <tud_audio_buffer_and_schedule_control_xfer+0x1e4>
      uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 8016ea6:	68bb      	ldr	r3, [r7, #8]
 8016ea8:	889b      	ldrh	r3, [r3, #4]
 8016eaa:	b29b      	uxth	r3, r3
 8016eac:	0a1b      	lsrs	r3, r3, #8
 8016eae:	b29b      	uxth	r3, r3
 8016eb0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
      uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
 8016eb4:	68bb      	ldr	r3, [r7, #8]
 8016eb6:	885b      	ldrh	r3, [r3, #2]
 8016eb8:	b29b      	uxth	r3, r3
 8016eba:	0a1b      	lsrs	r3, r3, #8
 8016ebc:	b29b      	uxth	r3, r3
 8016ebe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      if (_audiod_fct[func_id].bclock_id_tx == entityID && ctrlSel == AUDIO20_CS_CTRL_SAM_FREQ && p_request->bRequest == AUDIO20_CS_REQ_CUR) {
 8016ec2:	7dfb      	ldrb	r3, [r7, #23]
 8016ec4:	4619      	mov	r1, r3
 8016ec6:	4a1e      	ldr	r2, [pc, #120]	@ (8016f40 <tud_audio_buffer_and_schedule_control_xfer+0x204>)
 8016ec8:	460b      	mov	r3, r1
 8016eca:	00db      	lsls	r3, r3, #3
 8016ecc:	440b      	add	r3, r1
 8016ece:	00db      	lsls	r3, r3, #3
 8016ed0:	4413      	add	r3, r2
 8016ed2:	332a      	adds	r3, #42	@ 0x2a
 8016ed4:	781b      	ldrb	r3, [r3, #0]
 8016ed6:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8016eda:	429a      	cmp	r2, r3
 8016edc:	d120      	bne.n	8016f20 <tud_audio_buffer_and_schedule_control_xfer+0x1e4>
 8016ede:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016ee2:	2b01      	cmp	r3, #1
 8016ee4:	d11c      	bne.n	8016f20 <tud_audio_buffer_and_schedule_control_xfer+0x1e4>
 8016ee6:	68bb      	ldr	r3, [r7, #8]
 8016ee8:	785b      	ldrb	r3, [r3, #1]
 8016eea:	2b01      	cmp	r3, #1
 8016eec:	d118      	bne.n	8016f20 <tud_audio_buffer_and_schedule_control_xfer+0x1e4>
        _audiod_fct[func_id].sample_rate_tx = tu_unaligned_read32(ctrl_buf);
 8016eee:	7dfb      	ldrb	r3, [r7, #23]
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	4b12      	ldr	r3, [pc, #72]	@ (8016f3c <tud_audio_buffer_and_schedule_control_xfer+0x200>)
 8016ef4:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 8016ef6:	69bb      	ldr	r3, [r7, #24]
 8016ef8:	681a      	ldr	r2, [r3, #0]
 8016efa:	4911      	ldr	r1, [pc, #68]	@ (8016f40 <tud_audio_buffer_and_schedule_control_xfer+0x204>)
 8016efc:	4603      	mov	r3, r0
 8016efe:	00db      	lsls	r3, r3, #3
 8016f00:	4403      	add	r3, r0
 8016f02:	00db      	lsls	r3, r3, #3
 8016f04:	440b      	add	r3, r1
 8016f06:	3320      	adds	r3, #32
 8016f08:	601a      	str	r2, [r3, #0]
        audiod_calc_tx_packet_sz(&_audiod_fct[func_id]);
 8016f0a:	7dfb      	ldrb	r3, [r7, #23]
 8016f0c:	461a      	mov	r2, r3
 8016f0e:	4613      	mov	r3, r2
 8016f10:	00db      	lsls	r3, r3, #3
 8016f12:	4413      	add	r3, r2
 8016f14:	00db      	lsls	r3, r3, #3
 8016f16:	4a0a      	ldr	r2, [pc, #40]	@ (8016f40 <tud_audio_buffer_and_schedule_control_xfer+0x204>)
 8016f18:	4413      	add	r3, r2
 8016f1a:	4618      	mov	r0, r3
 8016f1c:	f000 f9dc 	bl	80172d8 <audiod_calc_tx_packet_sz>
    }
  }
#endif

  // Schedule transmit
  return tud_control_xfer(rhport, p_request, ctrl_buf, len);
 8016f20:	89bb      	ldrh	r3, [r7, #12]
 8016f22:	7bf8      	ldrb	r0, [r7, #15]
 8016f24:	4a05      	ldr	r2, [pc, #20]	@ (8016f3c <tud_audio_buffer_and_schedule_control_xfer+0x200>)
 8016f26:	68b9      	ldr	r1, [r7, #8]
 8016f28:	f003 fa2a 	bl	801a380 <tud_control_xfer>
 8016f2c:	4603      	mov	r3, r0
}
 8016f2e:	4618      	mov	r0, r3
 8016f30:	3738      	adds	r7, #56	@ 0x38
 8016f32:	46bd      	mov	sp, r7
 8016f34:	bd80      	pop	{r7, pc}
 8016f36:	bf00      	nop
 8016f38:	e000edf0 	.word	0xe000edf0
 8016f3c:	240159f0 	.word	0x240159f0
 8016f40:	24015a30 	.word	0x24015a30

08016f44 <audiod_verify_entity_exists>:

// Verify an entity with the given ID exists and returns also the corresponding driver index
static bool audiod_verify_entity_exists(uint8_t itf, uint8_t entityID, uint8_t *func_id) {
 8016f44:	b480      	push	{r7}
 8016f46:	b08b      	sub	sp, #44	@ 0x2c
 8016f48:	af00      	add	r7, sp, #0
 8016f4a:	4603      	mov	r3, r0
 8016f4c:	603a      	str	r2, [r7, #0]
 8016f4e:	71fb      	strb	r3, [r7, #7]
 8016f50:	460b      	mov	r3, r1
 8016f52:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8016f54:	2300      	movs	r3, #0
 8016f56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016f5a:	e060      	b.n	801701e <audiod_verify_entity_exists+0xda>
    // Look for the correct driver by checking if the unique standard AC interface number fits
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *) _audiod_fct[i].p_desc)->bInterfaceNumber == itf) {
 8016f5c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016f60:	4934      	ldr	r1, [pc, #208]	@ (8017034 <audiod_verify_entity_exists+0xf0>)
 8016f62:	4613      	mov	r3, r2
 8016f64:	00db      	lsls	r3, r3, #3
 8016f66:	4413      	add	r3, r2
 8016f68:	00db      	lsls	r3, r3, #3
 8016f6a:	440b      	add	r3, r1
 8016f6c:	3304      	adds	r3, #4
 8016f6e:	681b      	ldr	r3, [r3, #0]
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d04f      	beq.n	8017014 <audiod_verify_entity_exists+0xd0>
 8016f74:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016f78:	492e      	ldr	r1, [pc, #184]	@ (8017034 <audiod_verify_entity_exists+0xf0>)
 8016f7a:	4613      	mov	r3, r2
 8016f7c:	00db      	lsls	r3, r3, #3
 8016f7e:	4413      	add	r3, r2
 8016f80:	00db      	lsls	r3, r3, #3
 8016f82:	440b      	add	r3, r1
 8016f84:	3304      	adds	r3, #4
 8016f86:	681b      	ldr	r3, [r3, #0]
 8016f88:	789b      	ldrb	r3, [r3, #2]
 8016f8a:	79fa      	ldrb	r2, [r7, #7]
 8016f8c:	429a      	cmp	r2, r3
 8016f8e:	d141      	bne.n	8017014 <audiod_verify_entity_exists+0xd0>
      // Get pointers after class specific AC descriptors and end of AC descriptors - entities are defined in between
      uint8_t const *p_desc = tu_desc_next(_audiod_fct[i].p_desc);// Points to CS AC descriptor
 8016f90:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016f94:	4927      	ldr	r1, [pc, #156]	@ (8017034 <audiod_verify_entity_exists+0xf0>)
 8016f96:	4613      	mov	r3, r2
 8016f98:	00db      	lsls	r3, r3, #3
 8016f9a:	4413      	add	r3, r2
 8016f9c:	00db      	lsls	r3, r3, #3
 8016f9e:	440b      	add	r3, r1
 8016fa0:	3304      	adds	r3, #4
 8016fa2:	681b      	ldr	r3, [r3, #0]
 8016fa4:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8016fa6:	697b      	ldr	r3, [r7, #20]
 8016fa8:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8016faa:	693b      	ldr	r3, [r7, #16]
 8016fac:	781b      	ldrb	r3, [r3, #0]
 8016fae:	461a      	mov	r2, r3
 8016fb0:	693b      	ldr	r3, [r7, #16]
 8016fb2:	4413      	add	r3, r2
 8016fb4:	623b      	str	r3, [r7, #32]
 8016fb6:	6a3b      	ldr	r3, [r7, #32]
 8016fb8:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8016fba:	69fb      	ldr	r3, [r7, #28]
 8016fbc:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8016fbe:	69bb      	ldr	r3, [r7, #24]
 8016fc0:	781b      	ldrb	r3, [r3, #0]
 8016fc2:	461a      	mov	r2, r3
 8016fc4:	69bb      	ldr	r3, [r7, #24]
 8016fc6:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc);// Get past CS AC descriptor
 8016fc8:	623b      	str	r3, [r7, #32]

      while (_audiod_fct[i].p_desc_as - p_desc > 0) {
 8016fca:	e015      	b.n	8016ff8 <audiod_verify_entity_exists+0xb4>
        // Entity IDs are always at offset 3
        if (p_desc[3] == entityID) {
 8016fcc:	6a3b      	ldr	r3, [r7, #32]
 8016fce:	3303      	adds	r3, #3
 8016fd0:	781b      	ldrb	r3, [r3, #0]
 8016fd2:	79ba      	ldrb	r2, [r7, #6]
 8016fd4:	429a      	cmp	r2, r3
 8016fd6:	d105      	bne.n	8016fe4 <audiod_verify_entity_exists+0xa0>
          *func_id = i;
 8016fd8:	683b      	ldr	r3, [r7, #0]
 8016fda:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016fde:	701a      	strb	r2, [r3, #0]
          return true;
 8016fe0:	2301      	movs	r3, #1
 8016fe2:	e021      	b.n	8017028 <audiod_verify_entity_exists+0xe4>
 8016fe4:	6a3b      	ldr	r3, [r7, #32]
 8016fe6:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8016fe8:	68fb      	ldr	r3, [r7, #12]
 8016fea:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8016fec:	68bb      	ldr	r3, [r7, #8]
 8016fee:	781b      	ldrb	r3, [r3, #0]
 8016ff0:	461a      	mov	r2, r3
 8016ff2:	68bb      	ldr	r3, [r7, #8]
 8016ff4:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 8016ff6:	623b      	str	r3, [r7, #32]
      while (_audiod_fct[i].p_desc_as - p_desc > 0) {
 8016ff8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016ffc:	490d      	ldr	r1, [pc, #52]	@ (8017034 <audiod_verify_entity_exists+0xf0>)
 8016ffe:	4613      	mov	r3, r2
 8017000:	00db      	lsls	r3, r3, #3
 8017002:	4413      	add	r3, r2
 8017004:	00db      	lsls	r3, r3, #3
 8017006:	440b      	add	r3, r1
 8017008:	3308      	adds	r3, #8
 801700a:	681a      	ldr	r2, [r3, #0]
 801700c:	6a3b      	ldr	r3, [r7, #32]
 801700e:	1ad3      	subs	r3, r2, r3
 8017010:	2b00      	cmp	r3, #0
 8017012:	dcdb      	bgt.n	8016fcc <audiod_verify_entity_exists+0x88>
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8017014:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017018:	3301      	adds	r3, #1
 801701a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801701e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017022:	2b00      	cmp	r3, #0
 8017024:	d09a      	beq.n	8016f5c <audiod_verify_entity_exists+0x18>
      }
    }
  }
  return false;
 8017026:	2300      	movs	r3, #0
}
 8017028:	4618      	mov	r0, r3
 801702a:	372c      	adds	r7, #44	@ 0x2c
 801702c:	46bd      	mov	sp, r7
 801702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017032:	4770      	bx	lr
 8017034:	24015a30 	.word	0x24015a30

08017038 <audiod_verify_itf_exists>:

static bool audiod_verify_itf_exists(uint8_t itf, uint8_t *func_id) {
 8017038:	b480      	push	{r7}
 801703a:	b089      	sub	sp, #36	@ 0x24
 801703c:	af00      	add	r7, sp, #0
 801703e:	4603      	mov	r3, r0
 8017040:	6039      	str	r1, [r7, #0]
 8017042:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8017044:	2300      	movs	r3, #0
 8017046:	77fb      	strb	r3, [r7, #31]
 8017048:	e04c      	b.n	80170e4 <audiod_verify_itf_exists+0xac>
    if (_audiod_fct[i].p_desc != NULL) {
 801704a:	7ffa      	ldrb	r2, [r7, #31]
 801704c:	492a      	ldr	r1, [pc, #168]	@ (80170f8 <audiod_verify_itf_exists+0xc0>)
 801704e:	4613      	mov	r3, r2
 8017050:	00db      	lsls	r3, r3, #3
 8017052:	4413      	add	r3, r2
 8017054:	00db      	lsls	r3, r3, #3
 8017056:	440b      	add	r3, r1
 8017058:	3304      	adds	r3, #4
 801705a:	681b      	ldr	r3, [r3, #0]
 801705c:	2b00      	cmp	r3, #0
 801705e:	d03e      	beq.n	80170de <audiod_verify_itf_exists+0xa6>
      // Get pointer at beginning and end
      uint8_t const *p_desc = _audiod_fct[i].p_desc;
 8017060:	7ffa      	ldrb	r2, [r7, #31]
 8017062:	4925      	ldr	r1, [pc, #148]	@ (80170f8 <audiod_verify_itf_exists+0xc0>)
 8017064:	4613      	mov	r3, r2
 8017066:	00db      	lsls	r3, r3, #3
 8017068:	4413      	add	r3, r2
 801706a:	00db      	lsls	r3, r3, #3
 801706c:	440b      	add	r3, r1
 801706e:	3304      	adds	r3, #4
 8017070:	681b      	ldr	r3, [r3, #0]
 8017072:	61bb      	str	r3, [r7, #24]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 8017074:	7ffa      	ldrb	r2, [r7, #31]
 8017076:	4920      	ldr	r1, [pc, #128]	@ (80170f8 <audiod_verify_itf_exists+0xc0>)
 8017078:	4613      	mov	r3, r2
 801707a:	00db      	lsls	r3, r3, #3
 801707c:	4413      	add	r3, r2
 801707e:	00db      	lsls	r3, r3, #3
 8017080:	440b      	add	r3, r1
 8017082:	3304      	adds	r3, #4
 8017084:	6819      	ldr	r1, [r3, #0]
 8017086:	7ffa      	ldrb	r2, [r7, #31]
 8017088:	481b      	ldr	r0, [pc, #108]	@ (80170f8 <audiod_verify_itf_exists+0xc0>)
 801708a:	4613      	mov	r3, r2
 801708c:	00db      	lsls	r3, r3, #3
 801708e:	4413      	add	r3, r2
 8017090:	00db      	lsls	r3, r3, #3
 8017092:	4403      	add	r3, r0
 8017094:	330c      	adds	r3, #12
 8017096:	881b      	ldrh	r3, [r3, #0]
 8017098:	440b      	add	r3, r1
 801709a:	617b      	str	r3, [r7, #20]
      // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
      while (p_desc_end - p_desc > 0) {
 801709c:	e01a      	b.n	80170d4 <audiod_verify_itf_exists+0x9c>
 801709e:	69bb      	ldr	r3, [r7, #24]
 80170a0:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80170a2:	693b      	ldr	r3, [r7, #16]
 80170a4:	3301      	adds	r3, #1
 80170a6:	781b      	ldrb	r3, [r3, #0]
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)p_desc)->bInterfaceNumber == itf) {
 80170a8:	2b04      	cmp	r3, #4
 80170aa:	d109      	bne.n	80170c0 <audiod_verify_itf_exists+0x88>
 80170ac:	69bb      	ldr	r3, [r7, #24]
 80170ae:	789b      	ldrb	r3, [r3, #2]
 80170b0:	79fa      	ldrb	r2, [r7, #7]
 80170b2:	429a      	cmp	r2, r3
 80170b4:	d104      	bne.n	80170c0 <audiod_verify_itf_exists+0x88>
          *func_id = i;
 80170b6:	683b      	ldr	r3, [r7, #0]
 80170b8:	7ffa      	ldrb	r2, [r7, #31]
 80170ba:	701a      	strb	r2, [r3, #0]
          return true;
 80170bc:	2301      	movs	r3, #1
 80170be:	e015      	b.n	80170ec <audiod_verify_itf_exists+0xb4>
 80170c0:	69bb      	ldr	r3, [r7, #24]
 80170c2:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80170c4:	68fb      	ldr	r3, [r7, #12]
 80170c6:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80170c8:	68bb      	ldr	r3, [r7, #8]
 80170ca:	781b      	ldrb	r3, [r3, #0]
 80170cc:	461a      	mov	r2, r3
 80170ce:	68bb      	ldr	r3, [r7, #8]
 80170d0:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 80170d2:	61bb      	str	r3, [r7, #24]
      while (p_desc_end - p_desc > 0) {
 80170d4:	697a      	ldr	r2, [r7, #20]
 80170d6:	69bb      	ldr	r3, [r7, #24]
 80170d8:	1ad3      	subs	r3, r2, r3
 80170da:	2b00      	cmp	r3, #0
 80170dc:	dcdf      	bgt.n	801709e <audiod_verify_itf_exists+0x66>
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 80170de:	7ffb      	ldrb	r3, [r7, #31]
 80170e0:	3301      	adds	r3, #1
 80170e2:	77fb      	strb	r3, [r7, #31]
 80170e4:	7ffb      	ldrb	r3, [r7, #31]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d0af      	beq.n	801704a <audiod_verify_itf_exists+0x12>
      }
    }
  }
  return false;
 80170ea:	2300      	movs	r3, #0
}
 80170ec:	4618      	mov	r0, r3
 80170ee:	3724      	adds	r7, #36	@ 0x24
 80170f0:	46bd      	mov	sp, r7
 80170f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170f6:	4770      	bx	lr
 80170f8:	24015a30 	.word	0x24015a30

080170fc <audiod_verify_ep_exists>:

static bool audiod_verify_ep_exists(uint8_t ep, uint8_t *func_id) {
 80170fc:	b480      	push	{r7}
 80170fe:	b089      	sub	sp, #36	@ 0x24
 8017100:	af00      	add	r7, sp, #0
 8017102:	4603      	mov	r3, r0
 8017104:	6039      	str	r1, [r7, #0]
 8017106:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8017108:	2300      	movs	r3, #0
 801710a:	77fb      	strb	r3, [r7, #31]
 801710c:	e04c      	b.n	80171a8 <audiod_verify_ep_exists+0xac>
    if (_audiod_fct[i].p_desc) {
 801710e:	7ffa      	ldrb	r2, [r7, #31]
 8017110:	492a      	ldr	r1, [pc, #168]	@ (80171bc <audiod_verify_ep_exists+0xc0>)
 8017112:	4613      	mov	r3, r2
 8017114:	00db      	lsls	r3, r3, #3
 8017116:	4413      	add	r3, r2
 8017118:	00db      	lsls	r3, r3, #3
 801711a:	440b      	add	r3, r1
 801711c:	3304      	adds	r3, #4
 801711e:	681b      	ldr	r3, [r3, #0]
 8017120:	2b00      	cmp	r3, #0
 8017122:	d03e      	beq.n	80171a2 <audiod_verify_ep_exists+0xa6>
      // Get pointer at end
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 8017124:	7ffa      	ldrb	r2, [r7, #31]
 8017126:	4925      	ldr	r1, [pc, #148]	@ (80171bc <audiod_verify_ep_exists+0xc0>)
 8017128:	4613      	mov	r3, r2
 801712a:	00db      	lsls	r3, r3, #3
 801712c:	4413      	add	r3, r2
 801712e:	00db      	lsls	r3, r3, #3
 8017130:	440b      	add	r3, r1
 8017132:	3304      	adds	r3, #4
 8017134:	6819      	ldr	r1, [r3, #0]
 8017136:	7ffa      	ldrb	r2, [r7, #31]
 8017138:	4820      	ldr	r0, [pc, #128]	@ (80171bc <audiod_verify_ep_exists+0xc0>)
 801713a:	4613      	mov	r3, r2
 801713c:	00db      	lsls	r3, r3, #3
 801713e:	4413      	add	r3, r2
 8017140:	00db      	lsls	r3, r3, #3
 8017142:	4403      	add	r3, r0
 8017144:	330c      	adds	r3, #12
 8017146:	881b      	ldrh	r3, [r3, #0]
 8017148:	440b      	add	r3, r1
 801714a:	617b      	str	r3, [r7, #20]

      // Advance past AC descriptors - EP we look for are streaming EPs
      uint8_t const *p_desc = _audiod_fct[i].p_desc_as;
 801714c:	7ffa      	ldrb	r2, [r7, #31]
 801714e:	491b      	ldr	r1, [pc, #108]	@ (80171bc <audiod_verify_ep_exists+0xc0>)
 8017150:	4613      	mov	r3, r2
 8017152:	00db      	lsls	r3, r3, #3
 8017154:	4413      	add	r3, r2
 8017156:	00db      	lsls	r3, r3, #3
 8017158:	440b      	add	r3, r1
 801715a:	3308      	adds	r3, #8
 801715c:	681b      	ldr	r3, [r3, #0]
 801715e:	61bb      	str	r3, [r7, #24]

      // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
      while (p_desc_end - p_desc > 0) {
 8017160:	e01a      	b.n	8017198 <audiod_verify_ep_exists+0x9c>
 8017162:	69bb      	ldr	r3, [r7, #24]
 8017164:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8017166:	693b      	ldr	r3, [r7, #16]
 8017168:	3301      	adds	r3, #1
 801716a:	781b      	ldrb	r3, [r3, #0]
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const *) p_desc)->bEndpointAddress == ep) {
 801716c:	2b05      	cmp	r3, #5
 801716e:	d109      	bne.n	8017184 <audiod_verify_ep_exists+0x88>
 8017170:	69bb      	ldr	r3, [r7, #24]
 8017172:	789b      	ldrb	r3, [r3, #2]
 8017174:	79fa      	ldrb	r2, [r7, #7]
 8017176:	429a      	cmp	r2, r3
 8017178:	d104      	bne.n	8017184 <audiod_verify_ep_exists+0x88>
          *func_id = i;
 801717a:	683b      	ldr	r3, [r7, #0]
 801717c:	7ffa      	ldrb	r2, [r7, #31]
 801717e:	701a      	strb	r2, [r3, #0]
          return true;
 8017180:	2301      	movs	r3, #1
 8017182:	e015      	b.n	80171b0 <audiod_verify_ep_exists+0xb4>
 8017184:	69bb      	ldr	r3, [r7, #24]
 8017186:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 801718c:	68bb      	ldr	r3, [r7, #8]
 801718e:	781b      	ldrb	r3, [r3, #0]
 8017190:	461a      	mov	r2, r3
 8017192:	68bb      	ldr	r3, [r7, #8]
 8017194:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 8017196:	61bb      	str	r3, [r7, #24]
      while (p_desc_end - p_desc > 0) {
 8017198:	697a      	ldr	r2, [r7, #20]
 801719a:	69bb      	ldr	r3, [r7, #24]
 801719c:	1ad3      	subs	r3, r2, r3
 801719e:	2b00      	cmp	r3, #0
 80171a0:	dcdf      	bgt.n	8017162 <audiod_verify_ep_exists+0x66>
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 80171a2:	7ffb      	ldrb	r3, [r7, #31]
 80171a4:	3301      	adds	r3, #1
 80171a6:	77fb      	strb	r3, [r7, #31]
 80171a8:	7ffb      	ldrb	r3, [r7, #31]
 80171aa:	2b00      	cmp	r3, #0
 80171ac:	d0af      	beq.n	801710e <audiod_verify_ep_exists+0x12>
      }
    }
  }
  return false;
 80171ae:	2300      	movs	r3, #0
}
 80171b0:	4618      	mov	r0, r3
 80171b2:	3724      	adds	r7, #36	@ 0x24
 80171b4:	46bd      	mov	sp, r7
 80171b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171ba:	4770      	bx	lr
 80171bc:	24015a30 	.word	0x24015a30

080171c0 <audiod_parse_flow_control_params>:

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
static void audiod_parse_flow_control_params(audiod_function_t *audio, uint8_t const *p_desc) {
 80171c0:	b580      	push	{r7, lr}
 80171c2:	b090      	sub	sp, #64	@ 0x40
 80171c4:	af00      	add	r7, sp, #0
 80171c6:	6078      	str	r0, [r7, #4]
 80171c8:	6039      	str	r1, [r7, #0]
 80171ca:	683b      	ldr	r3, [r7, #0]
 80171cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t const* desc8 = (uint8_t const*) desc;
 80171ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80171d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  return desc8 + desc8[DESC_OFFSET_LEN];
 80171d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80171d4:	781b      	ldrb	r3, [r3, #0]
 80171d6:	461a      	mov	r2, r3
 80171d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80171da:	4413      	add	r3, r2

  p_desc = tu_desc_next(p_desc);// Exclude standard AS interface descriptor of current alternate interface descriptor
 80171dc:	603b      	str	r3, [r7, #0]

  if (tud_audio_n_version(audiod_get_audio_fct_idx(audio)) == 1) {
 80171de:	6878      	ldr	r0, [r7, #4]
 80171e0:	f000 f9b6 	bl	8017550 <audiod_get_audio_fct_idx>
 80171e4:	4603      	mov	r3, r0
 80171e6:	4618      	mov	r0, r3
 80171e8:	f7fe fd18 	bl	8015c1c <tud_audio_n_version>
 80171ec:	4603      	mov	r3, r0
 80171ee:	2b01      	cmp	r3, #1
 80171f0:	d135      	bne.n	801725e <audiod_parse_flow_control_params+0x9e>
 80171f2:	683b      	ldr	r3, [r7, #0]
 80171f4:	633b      	str	r3, [r7, #48]	@ 0x30
  uint8_t const* desc8 = (uint8_t const*) desc;
 80171f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80171f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return desc8 + desc8[DESC_OFFSET_LEN];
 80171fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171fc:	781b      	ldrb	r3, [r3, #0]
 80171fe:	461a      	mov	r2, r3
 8017200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017202:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);// Exclude Class-Specific AS Interface Descriptor(4.5.2) to get to format type descriptor
 8017204:	603b      	str	r3, [r7, #0]
 8017206:	683b      	ldr	r3, [r7, #0]
 8017208:	637b      	str	r3, [r7, #52]	@ 0x34
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 801720a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801720c:	3301      	adds	r3, #1
 801720e:	781b      	ldrb	r3, [r3, #0]
    if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO10_CS_AS_INTERFACE_FORMAT_TYPE) {
 8017210:	2b24      	cmp	r3, #36	@ 0x24
 8017212:	d15d      	bne.n	80172d0 <audiod_parse_flow_control_params+0x110>
 8017214:	683b      	ldr	r3, [r7, #0]
 8017216:	62bb      	str	r3, [r7, #40]	@ 0x28
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
 8017218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801721a:	3302      	adds	r3, #2
 801721c:	781b      	ldrb	r3, [r3, #0]
 801721e:	2b02      	cmp	r3, #2
 8017220:	d156      	bne.n	80172d0 <audiod_parse_flow_control_params+0x110>
      audio->format_type_tx = ((audio10_desc_type_I_format_n_t(1) const *) p_desc)->bFormatType;
 8017222:	683b      	ldr	r3, [r7, #0]
 8017224:	78da      	ldrb	r2, [r3, #3]
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
      if (audio->format_type_tx == AUDIO10_FORMAT_TYPE_I) {
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8017232:	2b01      	cmp	r3, #1
 8017234:	d14c      	bne.n	80172d0 <audiod_parse_flow_control_params+0x110>
        audio->n_channels_tx = ((audio10_desc_type_I_format_n_t(1) const *) p_desc)->bNrChannels;
 8017236:	683b      	ldr	r3, [r7, #0]
 8017238:	791a      	ldrb	r2, [r3, #4]
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        audio->n_bytes_per_sample_tx = ((audio10_desc_type_I_format_n_t(1) const *) p_desc)->bSubFrameSize;
 8017240:	683b      	ldr	r3, [r7, #0]
 8017242:	795a      	ldrb	r2, [r3, #5]
 8017244:	687b      	ldr	r3, [r7, #4]
 8017246:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        // Save sample rate - needed when EP doesn't support setting sample rate
        audio->sample_rate_tx = tu_unaligned_read32(((audio10_desc_type_I_format_n_t(1) const *) p_desc)->tSamFreq) & 0x00FFFFFF;
 801724a:	683b      	ldr	r3, [r7, #0]
 801724c:	3308      	adds	r3, #8
 801724e:	627b      	str	r3, [r7, #36]	@ 0x24
  return *((uint32_t const *) mem);
 8017250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017252:	681b      	ldr	r3, [r3, #0]
 8017254:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	621a      	str	r2, [r3, #32]
      if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO20_CS_AS_INTERFACE_FORMAT_TYPE && ((audio20_desc_type_I_format_t const *) p_desc)->bFormatType == AUDIO20_FORMAT_TYPE_I) {
        audio->n_bytes_per_sample_tx = ((audio20_desc_type_I_format_t const *) p_desc)->bSubslotSize;
      }
    }
  }
}
 801725c:	e038      	b.n	80172d0 <audiod_parse_flow_control_params+0x110>
 801725e:	683b      	ldr	r3, [r7, #0]
 8017260:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8017262:	6a3b      	ldr	r3, [r7, #32]
 8017264:	3301      	adds	r3, #1
 8017266:	781b      	ldrb	r3, [r3, #0]
    if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO20_CS_AS_INTERFACE_AS_GENERAL) {
 8017268:	2b24      	cmp	r3, #36	@ 0x24
 801726a:	d131      	bne.n	80172d0 <audiod_parse_flow_control_params+0x110>
 801726c:	683b      	ldr	r3, [r7, #0]
 801726e:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
 8017270:	69fb      	ldr	r3, [r7, #28]
 8017272:	3302      	adds	r3, #2
 8017274:	781b      	ldrb	r3, [r3, #0]
 8017276:	2b01      	cmp	r3, #1
 8017278:	d12a      	bne.n	80172d0 <audiod_parse_flow_control_params+0x110>
      audio->n_channels_tx = ((audio20_desc_cs_as_interface_t const *) p_desc)->bNrChannels;
 801727a:	683b      	ldr	r3, [r7, #0]
 801727c:	7a9a      	ldrb	r2, [r3, #10]
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      audio->format_type_tx = ((audio20_desc_cs_as_interface_t const *) p_desc)->bFormatType;
 8017284:	683b      	ldr	r3, [r7, #0]
 8017286:	795a      	ldrb	r2, [r3, #5]
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 801728e:	683b      	ldr	r3, [r7, #0]
 8017290:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8017292:	697b      	ldr	r3, [r7, #20]
 8017294:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8017296:	693b      	ldr	r3, [r7, #16]
 8017298:	781b      	ldrb	r3, [r3, #0]
 801729a:	461a      	mov	r2, r3
 801729c:	693b      	ldr	r3, [r7, #16]
 801729e:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc);
 80172a0:	603b      	str	r3, [r7, #0]
 80172a2:	683b      	ldr	r3, [r7, #0]
 80172a4:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80172a6:	69bb      	ldr	r3, [r7, #24]
 80172a8:	3301      	adds	r3, #1
 80172aa:	781b      	ldrb	r3, [r3, #0]
      if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO20_CS_AS_INTERFACE_FORMAT_TYPE && ((audio20_desc_type_I_format_t const *) p_desc)->bFormatType == AUDIO20_FORMAT_TYPE_I) {
 80172ac:	2b24      	cmp	r3, #36	@ 0x24
 80172ae:	d10f      	bne.n	80172d0 <audiod_parse_flow_control_params+0x110>
 80172b0:	683b      	ldr	r3, [r7, #0]
 80172b2:	60fb      	str	r3, [r7, #12]
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
 80172b4:	68fb      	ldr	r3, [r7, #12]
 80172b6:	3302      	adds	r3, #2
 80172b8:	781b      	ldrb	r3, [r3, #0]
 80172ba:	2b02      	cmp	r3, #2
 80172bc:	d108      	bne.n	80172d0 <audiod_parse_flow_control_params+0x110>
 80172be:	683b      	ldr	r3, [r7, #0]
 80172c0:	78db      	ldrb	r3, [r3, #3]
 80172c2:	2b01      	cmp	r3, #1
 80172c4:	d104      	bne.n	80172d0 <audiod_parse_flow_control_params+0x110>
        audio->n_bytes_per_sample_tx = ((audio20_desc_type_I_format_t const *) p_desc)->bSubslotSize;
 80172c6:	683b      	ldr	r3, [r7, #0]
 80172c8:	791a      	ldrb	r2, [r3, #4]
 80172ca:	687b      	ldr	r3, [r7, #4]
 80172cc:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
}
 80172d0:	bf00      	nop
 80172d2:	3740      	adds	r7, #64	@ 0x40
 80172d4:	46bd      	mov	sp, r7
 80172d6:	bd80      	pop	{r7, pc}

080172d8 <audiod_calc_tx_packet_sz>:

static bool audiod_calc_tx_packet_sz(audiod_function_t *audio) {
 80172d8:	b590      	push	{r4, r7, lr}
 80172da:	b087      	sub	sp, #28
 80172dc:	af00      	add	r7, sp, #0
 80172de:	6078      	str	r0, [r7, #4]
  // AUDIO20_FORMAT_TYPE_I = AUDIO10_FORMAT_TYPE_I
  TU_VERIFY(audio->format_type_tx == AUDIO20_FORMAT_TYPE_I);
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80172e6:	2b01      	cmp	r3, #1
 80172e8:	d001      	beq.n	80172ee <audiod_calc_tx_packet_sz+0x16>
 80172ea:	2300      	movs	r3, #0
 80172ec:	e0a6      	b.n	801743c <audiod_calc_tx_packet_sz+0x164>
  TU_VERIFY(audio->n_channels_tx);
 80172ee:	687b      	ldr	r3, [r7, #4]
 80172f0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80172f4:	2b00      	cmp	r3, #0
 80172f6:	d101      	bne.n	80172fc <audiod_calc_tx_packet_sz+0x24>
 80172f8:	2300      	movs	r3, #0
 80172fa:	e09f      	b.n	801743c <audiod_calc_tx_packet_sz+0x164>
  TU_VERIFY(audio->n_bytes_per_sample_tx);
 80172fc:	687b      	ldr	r3, [r7, #4]
 80172fe:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8017302:	2b00      	cmp	r3, #0
 8017304:	d101      	bne.n	801730a <audiod_calc_tx_packet_sz+0x32>
 8017306:	2300      	movs	r3, #0
 8017308:	e098      	b.n	801743c <audiod_calc_tx_packet_sz+0x164>
  TU_VERIFY(audio->interval_tx);
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8017310:	2b00      	cmp	r3, #0
 8017312:	d101      	bne.n	8017318 <audiod_calc_tx_packet_sz+0x40>
 8017314:	2300      	movs	r3, #0
 8017316:	e091      	b.n	801743c <audiod_calc_tx_packet_sz+0x164>
  TU_VERIFY(audio->sample_rate_tx);
 8017318:	687b      	ldr	r3, [r7, #4]
 801731a:	6a1b      	ldr	r3, [r3, #32]
 801731c:	2b00      	cmp	r3, #0
 801731e:	d101      	bne.n	8017324 <audiod_calc_tx_packet_sz+0x4c>
 8017320:	2300      	movs	r3, #0
 8017322:	e08b      	b.n	801743c <audiod_calc_tx_packet_sz+0x164>

  const uint8_t interval = (tud_speed_get() == TUSB_SPEED_FULL) ? audio->interval_tx : 1 << (audio->interval_tx - 1);
 8017324:	f001 f93c 	bl	80185a0 <tud_speed_get>
 8017328:	4603      	mov	r3, r0
 801732a:	2b00      	cmp	r3, #0
 801732c:	d103      	bne.n	8017336 <audiod_calc_tx_packet_sz+0x5e>
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8017334:	e007      	b.n	8017346 <audiod_calc_tx_packet_sz+0x6e>
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 801733c:	3b01      	subs	r3, #1
 801733e:	2201      	movs	r2, #1
 8017340:	fa02 f303 	lsl.w	r3, r2, r3
 8017344:	b2db      	uxtb	r3, r3
 8017346:	75fb      	strb	r3, [r7, #23]

  const uint16_t sample_normimal = (uint16_t) (audio->sample_rate_tx * interval / ((tud_speed_get() == TUSB_SPEED_FULL) ? 1000 : 8000));
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	6a1b      	ldr	r3, [r3, #32]
 801734c:	7dfa      	ldrb	r2, [r7, #23]
 801734e:	fb02 f403 	mul.w	r4, r2, r3
 8017352:	f001 f925 	bl	80185a0 <tud_speed_get>
 8017356:	4603      	mov	r3, r0
 8017358:	2b00      	cmp	r3, #0
 801735a:	d102      	bne.n	8017362 <audiod_calc_tx_packet_sz+0x8a>
 801735c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017360:	e001      	b.n	8017366 <audiod_calc_tx_packet_sz+0x8e>
 8017362:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8017366:	fbb4 f3f3 	udiv	r3, r4, r3
 801736a:	82bb      	strh	r3, [r7, #20]
  const uint16_t sample_reminder = (uint16_t) (audio->sample_rate_tx * interval % ((tud_speed_get() == TUSB_SPEED_FULL) ? 1000 : 8000));
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	6a1b      	ldr	r3, [r3, #32]
 8017370:	7dfa      	ldrb	r2, [r7, #23]
 8017372:	fb02 f403 	mul.w	r4, r2, r3
 8017376:	f001 f913 	bl	80185a0 <tud_speed_get>
 801737a:	4603      	mov	r3, r0
 801737c:	2b00      	cmp	r3, #0
 801737e:	d102      	bne.n	8017386 <audiod_calc_tx_packet_sz+0xae>
 8017380:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017384:	e001      	b.n	801738a <audiod_calc_tx_packet_sz+0xb2>
 8017386:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 801738a:	fbb4 f2f3 	udiv	r2, r4, r3
 801738e:	fb02 f303 	mul.w	r3, r2, r3
 8017392:	1ae3      	subs	r3, r4, r3
 8017394:	827b      	strh	r3, [r7, #18]

  const uint16_t packet_sz_tx_min = (uint16_t) ((sample_normimal - 1) * audio->n_channels_tx * audio->n_bytes_per_sample_tx);
 8017396:	8abb      	ldrh	r3, [r7, #20]
 8017398:	3b01      	subs	r3, #1
 801739a:	b29b      	uxth	r3, r3
 801739c:	687a      	ldr	r2, [r7, #4]
 801739e:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 80173a2:	fb13 f302 	smulbb	r3, r3, r2
 80173a6:	b29b      	uxth	r3, r3
 80173a8:	687a      	ldr	r2, [r7, #4]
 80173aa:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 80173ae:	fb13 f302 	smulbb	r3, r3, r2
 80173b2:	823b      	strh	r3, [r7, #16]
  const uint16_t packet_sz_tx_norm = (uint16_t) (sample_normimal * audio->n_channels_tx * audio->n_bytes_per_sample_tx);
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80173ba:	461a      	mov	r2, r3
 80173bc:	8abb      	ldrh	r3, [r7, #20]
 80173be:	fb13 f302 	smulbb	r3, r3, r2
 80173c2:	b29b      	uxth	r3, r3
 80173c4:	687a      	ldr	r2, [r7, #4]
 80173c6:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 80173ca:	fb13 f302 	smulbb	r3, r3, r2
 80173ce:	81fb      	strh	r3, [r7, #14]
  const uint16_t packet_sz_tx_max = (uint16_t) ((sample_normimal + 1) * audio->n_channels_tx * audio->n_bytes_per_sample_tx);
 80173d0:	8abb      	ldrh	r3, [r7, #20]
 80173d2:	3301      	adds	r3, #1
 80173d4:	b29b      	uxth	r3, r3
 80173d6:	687a      	ldr	r2, [r7, #4]
 80173d8:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 80173dc:	fb13 f302 	smulbb	r3, r3, r2
 80173e0:	b29b      	uxth	r3, r3
 80173e2:	687a      	ldr	r2, [r7, #4]
 80173e4:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 80173e8:	fb13 f302 	smulbb	r3, r3, r2
 80173ec:	81bb      	strh	r3, [r7, #12]

  // Endpoint size must larger than packet size
  TU_ASSERT(packet_sz_tx_max <= audio->ep_in_sz);
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	8a1b      	ldrh	r3, [r3, #16]
 80173f2:	89ba      	ldrh	r2, [r7, #12]
 80173f4:	429a      	cmp	r2, r3
 80173f6:	d90a      	bls.n	801740e <audiod_calc_tx_packet_sz+0x136>
 80173f8:	4b12      	ldr	r3, [pc, #72]	@ (8017444 <audiod_calc_tx_packet_sz+0x16c>)
 80173fa:	60bb      	str	r3, [r7, #8]
 80173fc:	68bb      	ldr	r3, [r7, #8]
 80173fe:	681b      	ldr	r3, [r3, #0]
 8017400:	f003 0301 	and.w	r3, r3, #1
 8017404:	2b00      	cmp	r3, #0
 8017406:	d000      	beq.n	801740a <audiod_calc_tx_packet_sz+0x132>
 8017408:	be00      	bkpt	0x0000
 801740a:	2300      	movs	r3, #0
 801740c:	e016      	b.n	801743c <audiod_calc_tx_packet_sz+0x164>

  // Frmt20.pdf 2.3.1.1 USB Packets
  if (sample_reminder) {
 801740e:	8a7b      	ldrh	r3, [r7, #18]
 8017410:	2b00      	cmp	r3, #0
 8017412:	d009      	beq.n	8017428 <audiod_calc_tx_packet_sz+0x150>
    // All virtual frame packets must either contain INT(nav) audio slots (small VFP) or INT(nav)+1 (large VFP) audio slots
    audio->packet_sz_tx[0] = packet_sz_tx_norm;
 8017414:	687b      	ldr	r3, [r7, #4]
 8017416:	89fa      	ldrh	r2, [r7, #14]
 8017418:	849a      	strh	r2, [r3, #36]	@ 0x24
    audio->packet_sz_tx[1] = packet_sz_tx_norm;
 801741a:	687b      	ldr	r3, [r7, #4]
 801741c:	89fa      	ldrh	r2, [r7, #14]
 801741e:	84da      	strh	r2, [r3, #38]	@ 0x26
    audio->packet_sz_tx[2] = packet_sz_tx_max;
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	89ba      	ldrh	r2, [r7, #12]
 8017424:	851a      	strh	r2, [r3, #40]	@ 0x28
 8017426:	e008      	b.n	801743a <audiod_calc_tx_packet_sz+0x162>
  } else {
    // In the case where nav = INT(nav), ni may vary between INT(nav)-1 (small VFP), INT(nav)
    // (medium VFP) and INT(nav)+1 (large VFP).
    audio->packet_sz_tx[0] = packet_sz_tx_min;
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	8a3a      	ldrh	r2, [r7, #16]
 801742c:	849a      	strh	r2, [r3, #36]	@ 0x24
    audio->packet_sz_tx[1] = packet_sz_tx_norm;
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	89fa      	ldrh	r2, [r7, #14]
 8017432:	84da      	strh	r2, [r3, #38]	@ 0x26
    audio->packet_sz_tx[2] = packet_sz_tx_max;
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	89ba      	ldrh	r2, [r7, #12]
 8017438:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  return true;
 801743a:	2301      	movs	r3, #1
}
 801743c:	4618      	mov	r0, r3
 801743e:	371c      	adds	r7, #28
 8017440:	46bd      	mov	sp, r7
 8017442:	bd90      	pop	{r4, r7, pc}
 8017444:	e000edf0 	.word	0xe000edf0

08017448 <audiod_tx_packet_size>:

static uint16_t audiod_tx_packet_size(const uint16_t *nominal_size, uint16_t data_count, uint16_t fifo_depth, uint16_t fifo_threshold, uint16_t max_depth) {
 8017448:	b480      	push	{r7}
 801744a:	b089      	sub	sp, #36	@ 0x24
 801744c:	af00      	add	r7, sp, #0
 801744e:	60f8      	str	r0, [r7, #12]
 8017450:	4608      	mov	r0, r1
 8017452:	4611      	mov	r1, r2
 8017454:	461a      	mov	r2, r3
 8017456:	4603      	mov	r3, r0
 8017458:	817b      	strh	r3, [r7, #10]
 801745a:	460b      	mov	r3, r1
 801745c:	813b      	strh	r3, [r7, #8]
 801745e:	4613      	mov	r3, r2
 8017460:	80fb      	strh	r3, [r7, #6]
  // Flow control need a FIFO size of at least 4*Navg
  if (nominal_size[1] && nominal_size[1] <= fifo_depth * 4) {
 8017462:	68fb      	ldr	r3, [r7, #12]
 8017464:	3302      	adds	r3, #2
 8017466:	881b      	ldrh	r3, [r3, #0]
 8017468:	2b00      	cmp	r3, #0
 801746a:	d05d      	beq.n	8017528 <audiod_tx_packet_size+0xe0>
 801746c:	68fb      	ldr	r3, [r7, #12]
 801746e:	3302      	adds	r3, #2
 8017470:	881b      	ldrh	r3, [r3, #0]
 8017472:	461a      	mov	r2, r3
 8017474:	893b      	ldrh	r3, [r7, #8]
 8017476:	009b      	lsls	r3, r3, #2
 8017478:	429a      	cmp	r2, r3
 801747a:	dc55      	bgt.n	8017528 <audiod_tx_packet_size+0xe0>
    // Use blackout to prioritize normal size packet
    static int ctrl_blackout = 0;
    uint16_t packet_size;
    uint16_t slot_size = nominal_size[2] - nominal_size[1];
 801747c:	68fb      	ldr	r3, [r7, #12]
 801747e:	3304      	adds	r3, #4
 8017480:	881a      	ldrh	r2, [r3, #0]
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	3302      	adds	r3, #2
 8017486:	881b      	ldrh	r3, [r3, #0]
 8017488:	1ad3      	subs	r3, r2, r3
 801748a:	83bb      	strh	r3, [r7, #28]
    if (data_count < nominal_size[0]) {
 801748c:	68fb      	ldr	r3, [r7, #12]
 801748e:	881b      	ldrh	r3, [r3, #0]
 8017490:	897a      	ldrh	r2, [r7, #10]
 8017492:	429a      	cmp	r2, r3
 8017494:	d202      	bcs.n	801749c <audiod_tx_packet_size+0x54>
      // If you get here frequently, then your I2S clock deviation is too big !
      packet_size = 0;
 8017496:	2300      	movs	r3, #0
 8017498:	83fb      	strh	r3, [r7, #30]
 801749a:	e03a      	b.n	8017512 <audiod_tx_packet_size+0xca>
    } else if (data_count < (fifo_threshold - slot_size) && !ctrl_blackout) {
 801749c:	897a      	ldrh	r2, [r7, #10]
 801749e:	88f9      	ldrh	r1, [r7, #6]
 80174a0:	8bbb      	ldrh	r3, [r7, #28]
 80174a2:	1acb      	subs	r3, r1, r3
 80174a4:	429a      	cmp	r2, r3
 80174a6:	da0a      	bge.n	80174be <audiod_tx_packet_size+0x76>
 80174a8:	4b28      	ldr	r3, [pc, #160]	@ (801754c <audiod_tx_packet_size+0x104>)
 80174aa:	681b      	ldr	r3, [r3, #0]
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d106      	bne.n	80174be <audiod_tx_packet_size+0x76>
      packet_size = nominal_size[0];
 80174b0:	68fb      	ldr	r3, [r7, #12]
 80174b2:	881b      	ldrh	r3, [r3, #0]
 80174b4:	83fb      	strh	r3, [r7, #30]
      ctrl_blackout = 10;
 80174b6:	4b25      	ldr	r3, [pc, #148]	@ (801754c <audiod_tx_packet_size+0x104>)
 80174b8:	220a      	movs	r2, #10
 80174ba:	601a      	str	r2, [r3, #0]
 80174bc:	e029      	b.n	8017512 <audiod_tx_packet_size+0xca>
    } else if (data_count > (fifo_threshold + slot_size) && !ctrl_blackout) {
 80174be:	897a      	ldrh	r2, [r7, #10]
 80174c0:	88f9      	ldrh	r1, [r7, #6]
 80174c2:	8bbb      	ldrh	r3, [r7, #28]
 80174c4:	440b      	add	r3, r1
 80174c6:	429a      	cmp	r2, r3
 80174c8:	dd16      	ble.n	80174f8 <audiod_tx_packet_size+0xb0>
 80174ca:	4b20      	ldr	r3, [pc, #128]	@ (801754c <audiod_tx_packet_size+0x104>)
 80174cc:	681b      	ldr	r3, [r3, #0]
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d112      	bne.n	80174f8 <audiod_tx_packet_size+0xb0>
      packet_size = nominal_size[2];
 80174d2:	68fb      	ldr	r3, [r7, #12]
 80174d4:	3304      	adds	r3, #4
 80174d6:	881b      	ldrh	r3, [r3, #0]
 80174d8:	83fb      	strh	r3, [r7, #30]
      if (nominal_size[0] == nominal_size[1]) {
 80174da:	68fb      	ldr	r3, [r7, #12]
 80174dc:	881a      	ldrh	r2, [r3, #0]
 80174de:	68fb      	ldr	r3, [r7, #12]
 80174e0:	3302      	adds	r3, #2
 80174e2:	881b      	ldrh	r3, [r3, #0]
 80174e4:	429a      	cmp	r2, r3
 80174e6:	d103      	bne.n	80174f0 <audiod_tx_packet_size+0xa8>
        // nav > INT(nav), eg. 44.1k, 88.2k
        ctrl_blackout = 0;
 80174e8:	4b18      	ldr	r3, [pc, #96]	@ (801754c <audiod_tx_packet_size+0x104>)
 80174ea:	2200      	movs	r2, #0
 80174ec:	601a      	str	r2, [r3, #0]
      if (nominal_size[0] == nominal_size[1]) {
 80174ee:	e010      	b.n	8017512 <audiod_tx_packet_size+0xca>
      } else {
        // nav = INT(nav), eg. 48k, 96k
        ctrl_blackout = 10;
 80174f0:	4b16      	ldr	r3, [pc, #88]	@ (801754c <audiod_tx_packet_size+0x104>)
 80174f2:	220a      	movs	r2, #10
 80174f4:	601a      	str	r2, [r3, #0]
      if (nominal_size[0] == nominal_size[1]) {
 80174f6:	e00c      	b.n	8017512 <audiod_tx_packet_size+0xca>
      }
    } else {
      packet_size = nominal_size[1];
 80174f8:	68fb      	ldr	r3, [r7, #12]
 80174fa:	3302      	adds	r3, #2
 80174fc:	881b      	ldrh	r3, [r3, #0]
 80174fe:	83fb      	strh	r3, [r7, #30]
      if (ctrl_blackout) {
 8017500:	4b12      	ldr	r3, [pc, #72]	@ (801754c <audiod_tx_packet_size+0x104>)
 8017502:	681b      	ldr	r3, [r3, #0]
 8017504:	2b00      	cmp	r3, #0
 8017506:	d004      	beq.n	8017512 <audiod_tx_packet_size+0xca>
        ctrl_blackout--;
 8017508:	4b10      	ldr	r3, [pc, #64]	@ (801754c <audiod_tx_packet_size+0x104>)
 801750a:	681b      	ldr	r3, [r3, #0]
 801750c:	3b01      	subs	r3, #1
 801750e:	4a0f      	ldr	r2, [pc, #60]	@ (801754c <audiod_tx_packet_size+0x104>)
 8017510:	6013      	str	r3, [r2, #0]
 8017512:	8bfb      	ldrh	r3, [r7, #30]
 8017514:	837b      	strh	r3, [r7, #26]
 8017516:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017518:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801751a:	8b7a      	ldrh	r2, [r7, #26]
 801751c:	8b3b      	ldrh	r3, [r7, #24]
 801751e:	4293      	cmp	r3, r2
 8017520:	bf28      	it	cs
 8017522:	4613      	movcs	r3, r2
 8017524:	b29b      	uxth	r3, r3
      }
    }
    // Normally this cap is not necessary
    return tu_min16(packet_size, max_depth);
 8017526:	e00a      	b.n	801753e <audiod_tx_packet_size+0xf6>
 8017528:	897b      	ldrh	r3, [r7, #10]
 801752a:	82fb      	strh	r3, [r7, #22]
 801752c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801752e:	82bb      	strh	r3, [r7, #20]
 8017530:	8afa      	ldrh	r2, [r7, #22]
 8017532:	8abb      	ldrh	r3, [r7, #20]
 8017534:	4293      	cmp	r3, r2
 8017536:	bf28      	it	cs
 8017538:	4613      	movcs	r3, r2
 801753a:	b29b      	uxth	r3, r3
  } else {
    return tu_min16(data_count, max_depth);
 801753c:	bf00      	nop
  }
}
 801753e:	4618      	mov	r0, r3
 8017540:	3724      	adds	r7, #36	@ 0x24
 8017542:	46bd      	mov	sp, r7
 8017544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017548:	4770      	bx	lr
 801754a:	bf00      	nop
 801754c:	24015a78 	.word	0x24015a78

08017550 <audiod_get_audio_fct_idx>:

#endif

// No security checks here - internal function only which should always succeed
static inline uint8_t audiod_get_audio_fct_idx(audiod_function_t *audio) {
 8017550:	b480      	push	{r7}
 8017552:	b083      	sub	sp, #12
 8017554:	af00      	add	r7, sp, #0
 8017556:	6078      	str	r0, [r7, #4]
  return (uint8_t) (audio - _audiod_fct);
 8017558:	687b      	ldr	r3, [r7, #4]
 801755a:	4a06      	ldr	r2, [pc, #24]	@ (8017574 <audiod_get_audio_fct_idx+0x24>)
 801755c:	1a9b      	subs	r3, r3, r2
 801755e:	10db      	asrs	r3, r3, #3
 8017560:	4a05      	ldr	r2, [pc, #20]	@ (8017578 <audiod_get_audio_fct_idx+0x28>)
 8017562:	fb02 f303 	mul.w	r3, r2, r3
 8017566:	b2db      	uxtb	r3, r3
}
 8017568:	4618      	mov	r0, r3
 801756a:	370c      	adds	r7, #12
 801756c:	46bd      	mov	sp, r7
 801756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017572:	4770      	bx	lr
 8017574:	24015a30 	.word	0x24015a30
 8017578:	38e38e39 	.word	0x38e38e39

0801757c <tud_midi_rx_cb>:
#include "midi_device.h"

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_midi_rx_cb(uint8_t itf) {
 801757c:	b480      	push	{r7}
 801757e:	b083      	sub	sp, #12
 8017580:	af00      	add	r7, sp, #0
 8017582:	4603      	mov	r3, r0
 8017584:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8017586:	bf00      	nop
 8017588:	370c      	adds	r7, #12
 801758a:	46bd      	mov	sp, r7
 801758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017590:	4770      	bx	lr
	...

08017594 <midid_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void midid_init(void) {
 8017594:	b580      	push	{r7, lr}
 8017596:	b088      	sub	sp, #32
 8017598:	af04      	add	r7, sp, #16
  tu_memclr(_midid_itf, sizeof(_midid_itf));
 801759a:	22c0      	movs	r2, #192	@ 0xc0
 801759c:	2100      	movs	r1, #0
 801759e:	481f      	ldr	r0, [pc, #124]	@ (801761c <midid_init+0x88>)
 80175a0:	f005 fd30 	bl	801d004 <memset>
  for (uint8_t i = 0; i < CFG_TUD_MIDI; i++) {
 80175a4:	2300      	movs	r3, #0
 80175a6:	73fb      	strb	r3, [r7, #15]
 80175a8:	e030      	b.n	801760c <midid_init+0x78>
    midid_interface_t *p_midi  = &_midid_itf[i];
 80175aa:	7bfa      	ldrb	r2, [r7, #15]
 80175ac:	4613      	mov	r3, r2
 80175ae:	005b      	lsls	r3, r3, #1
 80175b0:	4413      	add	r3, r2
 80175b2:	019b      	lsls	r3, r3, #6
 80175b4:	4a19      	ldr	r2, [pc, #100]	@ (801761c <midid_init+0x88>)
 80175b6:	4413      	add	r3, r2
 80175b8:	60bb      	str	r3, [r7, #8]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80175ba:	2300      	movs	r3, #0
 80175bc:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 80175be:	2300      	movs	r3, #0
 80175c0:	603b      	str	r3, [r7, #0]
    midid_epbuf_t     *p_epbuf = &_midid_epbuf[i];
    uint8_t       *epout_buf = p_epbuf->epout;
    uint8_t       *epin_buf  = p_epbuf->epin;
  #endif

    tu_edpt_stream_init(&p_midi->ep_stream.rx, false, false, false, p_midi->ep_stream.rx_ff_buf,
 80175c2:	68bb      	ldr	r3, [r7, #8]
 80175c4:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 80175c8:	68bb      	ldr	r3, [r7, #8]
 80175ca:	3340      	adds	r3, #64	@ 0x40
 80175cc:	2240      	movs	r2, #64	@ 0x40
 80175ce:	9203      	str	r2, [sp, #12]
 80175d0:	687a      	ldr	r2, [r7, #4]
 80175d2:	9202      	str	r2, [sp, #8]
 80175d4:	2240      	movs	r2, #64	@ 0x40
 80175d6:	9201      	str	r2, [sp, #4]
 80175d8:	9300      	str	r3, [sp, #0]
 80175da:	2300      	movs	r3, #0
 80175dc:	2200      	movs	r2, #0
 80175de:	2100      	movs	r1, #0
 80175e0:	f005 fa50 	bl	801ca84 <tu_edpt_stream_init>
                        CFG_TUD_MIDI_RX_BUFSIZE, epout_buf, CFG_TUD_MIDI_EP_BUFSIZE);

    tu_edpt_stream_init(&p_midi->ep_stream.tx, false, true, false, p_midi->ep_stream.tx_ff_buf, CFG_TUD_MIDI_TX_BUFSIZE,
 80175e4:	68bb      	ldr	r3, [r7, #8]
 80175e6:	f103 0010 	add.w	r0, r3, #16
 80175ea:	68bb      	ldr	r3, [r7, #8]
 80175ec:	3380      	adds	r3, #128	@ 0x80
 80175ee:	2240      	movs	r2, #64	@ 0x40
 80175f0:	9203      	str	r2, [sp, #12]
 80175f2:	683a      	ldr	r2, [r7, #0]
 80175f4:	9202      	str	r2, [sp, #8]
 80175f6:	2240      	movs	r2, #64	@ 0x40
 80175f8:	9201      	str	r2, [sp, #4]
 80175fa:	9300      	str	r3, [sp, #0]
 80175fc:	2300      	movs	r3, #0
 80175fe:	2201      	movs	r2, #1
 8017600:	2100      	movs	r1, #0
 8017602:	f005 fa3f 	bl	801ca84 <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_MIDI; i++) {
 8017606:	7bfb      	ldrb	r3, [r7, #15]
 8017608:	3301      	adds	r3, #1
 801760a:	73fb      	strb	r3, [r7, #15]
 801760c:	7bfb      	ldrb	r3, [r7, #15]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d0cb      	beq.n	80175aa <midid_init+0x16>
                        epin_buf, CFG_TUD_MIDI_EP_BUFSIZE);
  }
}
 8017612:	bf00      	nop
 8017614:	bf00      	nop
 8017616:	3710      	adds	r7, #16
 8017618:	46bd      	mov	sp, r7
 801761a:	bd80      	pop	{r7, pc}
 801761c:	24015a7c 	.word	0x24015a7c

08017620 <midid_deinit>:

bool midid_deinit(void) {
 8017620:	b480      	push	{r7}
 8017622:	b085      	sub	sp, #20
 8017624:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_MIDI; i++) {
 8017626:	2300      	movs	r3, #0
 8017628:	73fb      	strb	r3, [r7, #15]
 801762a:	e012      	b.n	8017652 <midid_deinit+0x32>
    midid_interface_t *p_midi = &_midid_itf[i];
 801762c:	7bfa      	ldrb	r2, [r7, #15]
 801762e:	4613      	mov	r3, r2
 8017630:	005b      	lsls	r3, r3, #1
 8017632:	4413      	add	r3, r2
 8017634:	019b      	lsls	r3, r3, #6
 8017636:	4a0c      	ldr	r2, [pc, #48]	@ (8017668 <midid_deinit+0x48>)
 8017638:	4413      	add	r3, r2
 801763a:	60bb      	str	r3, [r7, #8]
    tu_edpt_stream_deinit(&p_midi->ep_stream.rx);
 801763c:	68bb      	ldr	r3, [r7, #8]
 801763e:	3328      	adds	r3, #40	@ 0x28
 8017640:	603b      	str	r3, [r7, #0]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
#endif
}
 8017642:	bf00      	nop
    tu_edpt_stream_deinit(&p_midi->ep_stream.tx);
 8017644:	68bb      	ldr	r3, [r7, #8]
 8017646:	3310      	adds	r3, #16
 8017648:	607b      	str	r3, [r7, #4]
 801764a:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_MIDI; i++) {
 801764c:	7bfb      	ldrb	r3, [r7, #15]
 801764e:	3301      	adds	r3, #1
 8017650:	73fb      	strb	r3, [r7, #15]
 8017652:	7bfb      	ldrb	r3, [r7, #15]
 8017654:	2b00      	cmp	r3, #0
 8017656:	d0e9      	beq.n	801762c <midid_deinit+0xc>
  }
  return true;
 8017658:	2301      	movs	r3, #1
}
 801765a:	4618      	mov	r0, r3
 801765c:	3714      	adds	r7, #20
 801765e:	46bd      	mov	sp, r7
 8017660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017664:	4770      	bx	lr
 8017666:	bf00      	nop
 8017668:	24015a7c 	.word	0x24015a7c

0801766c <midid_reset>:

void midid_reset(uint8_t rhport) {
 801766c:	b580      	push	{r7, lr}
 801766e:	b088      	sub	sp, #32
 8017670:	af00      	add	r7, sp, #0
 8017672:	4603      	mov	r3, r0
 8017674:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  for (uint8_t i = 0; i < CFG_TUD_MIDI; i++) {
 8017676:	2300      	movs	r3, #0
 8017678:	77fb      	strb	r3, [r7, #31]
 801767a:	e02f      	b.n	80176dc <midid_reset+0x70>
    midid_interface_t *p_midi = &_midid_itf[i];
 801767c:	7ffa      	ldrb	r2, [r7, #31]
 801767e:	4613      	mov	r3, r2
 8017680:	005b      	lsls	r3, r3, #1
 8017682:	4413      	add	r3, r2
 8017684:	019b      	lsls	r3, r3, #6
 8017686:	4a19      	ldr	r2, [pc, #100]	@ (80176ec <midid_reset+0x80>)
 8017688:	4413      	add	r3, r2
 801768a:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_midi, ITF_MEM_RESET_SIZE);
 801768c:	2210      	movs	r2, #16
 801768e:	2100      	movs	r1, #0
 8017690:	69b8      	ldr	r0, [r7, #24]
 8017692:	f005 fcb7 	bl	801d004 <memset>

    tu_edpt_stream_clear(&p_midi->ep_stream.rx);
 8017696:	69bb      	ldr	r3, [r7, #24]
 8017698:	3328      	adds	r3, #40	@ 0x28
 801769a:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_close(tu_edpt_stream_t* s) {
  s->ep_addr = 0;
}

TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_clear(tu_edpt_stream_t *s) {
  tu_fifo_clear(&s->ff);
 801769c:	68bb      	ldr	r3, [r7, #8]
 801769e:	330c      	adds	r3, #12
 80176a0:	4618      	mov	r0, r3
 80176a2:	f000 fad0 	bl	8017c46 <tu_fifo_clear>
}
 80176a6:	bf00      	nop
    tu_edpt_stream_close(&p_midi->ep_stream.rx);
 80176a8:	69bb      	ldr	r3, [r7, #24]
 80176aa:	3328      	adds	r3, #40	@ 0x28
 80176ac:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 80176ae:	68fb      	ldr	r3, [r7, #12]
 80176b0:	2200      	movs	r2, #0
 80176b2:	709a      	strb	r2, [r3, #2]
}
 80176b4:	bf00      	nop

    tu_edpt_stream_clear(&p_midi->ep_stream.tx);
 80176b6:	69bb      	ldr	r3, [r7, #24]
 80176b8:	3310      	adds	r3, #16
 80176ba:	613b      	str	r3, [r7, #16]
  tu_fifo_clear(&s->ff);
 80176bc:	693b      	ldr	r3, [r7, #16]
 80176be:	330c      	adds	r3, #12
 80176c0:	4618      	mov	r0, r3
 80176c2:	f000 fac0 	bl	8017c46 <tu_fifo_clear>
}
 80176c6:	bf00      	nop
    tu_edpt_stream_close(&p_midi->ep_stream.tx);
 80176c8:	69bb      	ldr	r3, [r7, #24]
 80176ca:	3310      	adds	r3, #16
 80176cc:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 80176ce:	697b      	ldr	r3, [r7, #20]
 80176d0:	2200      	movs	r2, #0
 80176d2:	709a      	strb	r2, [r3, #2]
}
 80176d4:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_MIDI; i++) {
 80176d6:	7ffb      	ldrb	r3, [r7, #31]
 80176d8:	3301      	adds	r3, #1
 80176da:	77fb      	strb	r3, [r7, #31]
 80176dc:	7ffb      	ldrb	r3, [r7, #31]
 80176de:	2b00      	cmp	r3, #0
 80176e0:	d0cc      	beq.n	801767c <midid_reset+0x10>
  }
}
 80176e2:	bf00      	nop
 80176e4:	bf00      	nop
 80176e6:	3720      	adds	r7, #32
 80176e8:	46bd      	mov	sp, r7
 80176ea:	bd80      	pop	{r7, pc}
 80176ec:	24015a7c 	.word	0x24015a7c

080176f0 <midid_open>:
    }
  }
  return TUSB_INDEX_INVALID_8;
}

uint16_t midid_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 80176f0:	b580      	push	{r7, lr}
 80176f2:	b0b2      	sub	sp, #200	@ 0xc8
 80176f4:	af00      	add	r7, sp, #0
 80176f6:	4603      	mov	r3, r0
 80176f8:	6039      	str	r1, [r7, #0]
 80176fa:	71fb      	strb	r3, [r7, #7]
 80176fc:	4613      	mov	r3, r2
 80176fe:	80bb      	strh	r3, [r7, #4]
  const uint8_t *p_desc   = (const uint8_t *)desc_itf;
 8017700:	683b      	ldr	r3, [r7, #0]
 8017702:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  const uint8_t *desc_end = p_desc + max_len;
 8017706:	88bb      	ldrh	r3, [r7, #4]
 8017708:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801770c:	4413      	add	r3, r2
 801770e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  // 1st Interface is Audio Control v1 (optional)
  if (TUSB_CLASS_AUDIO               == desc_itf->bInterfaceClass    &&
 8017712:	683b      	ldr	r3, [r7, #0]
 8017714:	795b      	ldrb	r3, [r3, #5]
 8017716:	2b01      	cmp	r3, #1
 8017718:	d152      	bne.n	80177c0 <midid_open+0xd0>
      AUDIO_SUBCLASS_CONTROL         == desc_itf->bInterfaceSubClass &&
 801771a:	683b      	ldr	r3, [r7, #0]
 801771c:	799b      	ldrb	r3, [r3, #6]
  if (TUSB_CLASS_AUDIO               == desc_itf->bInterfaceClass    &&
 801771e:	2b01      	cmp	r3, #1
 8017720:	d14e      	bne.n	80177c0 <midid_open+0xd0>
      AUDIO_FUNC_PROTOCOL_CODE_UNDEF == desc_itf->bInterfaceProtocol) {
 8017722:	683b      	ldr	r3, [r7, #0]
 8017724:	79db      	ldrb	r3, [r3, #7]
      AUDIO_SUBCLASS_CONTROL         == desc_itf->bInterfaceSubClass &&
 8017726:	2b00      	cmp	r3, #0
 8017728:	d14a      	bne.n	80177c0 <midid_open+0xd0>
 801772a:	683b      	ldr	r3, [r7, #0]
 801772c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  uint8_t const* desc8 = (uint8_t const*) desc;
 8017730:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8017734:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8017738:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801773c:	781b      	ldrb	r3, [r3, #0]
 801773e:	461a      	mov	r2, r3
 8017740:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017744:	4413      	add	r3, r2
    p_desc = tu_desc_next(desc_itf);
 8017746:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    // Skip Class Specific descriptors
    while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 801774a:	e010      	b.n	801776e <midid_open+0x7e>
 801774c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8017750:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t const* desc8 = (uint8_t const*) desc;
 8017754:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8017758:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return desc8 + desc8[DESC_OFFSET_LEN];
 801775c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8017760:	781b      	ldrb	r3, [r3, #0]
 8017762:	461a      	mov	r2, r3
 8017764:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8017768:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc);
 801776a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801776e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8017772:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8017776:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801777a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 801777c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8017780:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8017782:	429a      	cmp	r2, r3
 8017784:	d20e      	bcs.n	80177a4 <midid_open+0xb4>
 8017786:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801778a:	67bb      	str	r3, [r7, #120]	@ 0x78
  uint8_t const* desc8 = (uint8_t const*) desc;
 801778c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801778e:	677b      	str	r3, [r7, #116]	@ 0x74
  return desc8 + desc8[DESC_OFFSET_LEN];
 8017790:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8017792:	781b      	ldrb	r3, [r3, #0]
 8017794:	461a      	mov	r2, r3
 8017796:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8017798:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 801779a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801779c:	429a      	cmp	r2, r3
 801779e:	d301      	bcc.n	80177a4 <midid_open+0xb4>
 80177a0:	2301      	movs	r3, #1
 80177a2:	e000      	b.n	80177a6 <midid_open+0xb6>
 80177a4:	2300      	movs	r3, #0
 80177a6:	f003 0301 	and.w	r3, r3, #1
 80177aa:	b2db      	uxtb	r3, r3
    while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d007      	beq.n	80177c0 <midid_open+0xd0>
 80177b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80177b4:	673b      	str	r3, [r7, #112]	@ 0x70
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80177b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80177b8:	3301      	adds	r3, #1
 80177ba:	781b      	ldrb	r3, [r3, #0]
 80177bc:	2b24      	cmp	r3, #36	@ 0x24
 80177be:	d0c5      	beq.n	801774c <midid_open+0x5c>
 80177c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80177c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80177c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80177c8:	3301      	adds	r3, #1
 80177ca:	781b      	ldrb	r3, [r3, #0]
    }
  }

  // 2nd Interface is MIDI Streaming
  TU_VERIFY(TUSB_DESC_INTERFACE == tu_desc_type(p_desc), 0);
 80177cc:	2b04      	cmp	r3, #4
 80177ce:	d001      	beq.n	80177d4 <midid_open+0xe4>
 80177d0:	2300      	movs	r3, #0
 80177d2:	e15a      	b.n	8017a8a <midid_open+0x39a>
  const tusb_desc_interface_t* desc_midi = (const tusb_desc_interface_t*) p_desc;
 80177d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80177d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  TU_VERIFY(TUSB_CLASS_AUDIO == desc_midi->bInterfaceClass &&
 80177dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80177e0:	795b      	ldrb	r3, [r3, #5]
 80177e2:	2b01      	cmp	r3, #1
 80177e4:	d109      	bne.n	80177fa <midid_open+0x10a>
 80177e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80177ea:	799b      	ldrb	r3, [r3, #6]
 80177ec:	2b03      	cmp	r3, #3
 80177ee:	d104      	bne.n	80177fa <midid_open+0x10a>
 80177f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80177f4:	79db      	ldrb	r3, [r3, #7]
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d001      	beq.n	80177fe <midid_open+0x10e>
 80177fa:	2300      	movs	r3, #0
 80177fc:	e145      	b.n	8017a8a <midid_open+0x39a>
 80177fe:	2300      	movs	r3, #0
 8017800:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  for (uint8_t idx = 0; idx < CFG_TUD_MIDI; idx++) {
 8017804:	2300      	movs	r3, #0
 8017806:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
 801780a:	e01d      	b.n	8017848 <midid_open+0x158>
    const midid_interface_t *p_midi = &_midid_itf[idx];
 801780c:	f897 206a 	ldrb.w	r2, [r7, #106]	@ 0x6a
 8017810:	4613      	mov	r3, r2
 8017812:	005b      	lsls	r3, r3, #1
 8017814:	4413      	add	r3, r2
 8017816:	019b      	lsls	r3, r3, #6
 8017818:	4a9e      	ldr	r2, [pc, #632]	@ (8017a94 <midid_open+0x3a4>)
 801781a:	4413      	add	r3, r2
 801781c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (ep_addr == p_midi->ep_stream.rx.ep_addr || ep_addr == p_midi->ep_stream.tx.ep_addr) {
 801781e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8017820:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8017824:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8017828:	429a      	cmp	r2, r3
 801782a:	d005      	beq.n	8017838 <midid_open+0x148>
 801782c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801782e:	7c9b      	ldrb	r3, [r3, #18]
 8017830:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8017834:	429a      	cmp	r2, r3
 8017836:	d102      	bne.n	801783e <midid_open+0x14e>
      return idx;
 8017838:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 801783c:	e009      	b.n	8017852 <midid_open+0x162>
  for (uint8_t idx = 0; idx < CFG_TUD_MIDI; idx++) {
 801783e:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 8017842:	3301      	adds	r3, #1
 8017844:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
 8017848:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 801784c:	2b00      	cmp	r3, #0
 801784e:	d0dd      	beq.n	801780c <midid_open+0x11c>
  return TUSB_INDEX_INVALID_8;
 8017850:	23ff      	movs	r3, #255	@ 0xff
              AUDIO_SUBCLASS_MIDI_STREAMING == desc_midi->bInterfaceSubClass &&
              AUDIO_FUNC_PROTOCOL_CODE_UNDEF == desc_midi->bInterfaceProtocol,
            0);

  uint8_t idx = find_midi_itf(0); // find unused interface
 8017852:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
  TU_ASSERT(idx < CFG_TUD_MIDI, 0);
 8017856:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 801785a:	2b00      	cmp	r3, #0
 801785c:	d00c      	beq.n	8017878 <midid_open+0x188>
 801785e:	4b8e      	ldr	r3, [pc, #568]	@ (8017a98 <midid_open+0x3a8>)
 8017860:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8017864:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8017868:	681b      	ldr	r3, [r3, #0]
 801786a:	f003 0301 	and.w	r3, r3, #1
 801786e:	2b00      	cmp	r3, #0
 8017870:	d000      	beq.n	8017874 <midid_open+0x184>
 8017872:	be00      	bkpt	0x0000
 8017874:	2300      	movs	r3, #0
 8017876:	e108      	b.n	8017a8a <midid_open+0x39a>
  midid_interface_t *p_midi = &_midid_itf[idx];
 8017878:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 801787c:	4613      	mov	r3, r2
 801787e:	005b      	lsls	r3, r3, #1
 8017880:	4413      	add	r3, r2
 8017882:	019b      	lsls	r3, r3, #6
 8017884:	4a83      	ldr	r2, [pc, #524]	@ (8017a94 <midid_open+0x3a4>)
 8017886:	4413      	add	r3, r2
 8017888:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  p_midi->rhport  = rhport;
 801788c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8017890:	79fa      	ldrb	r2, [r7, #7]
 8017892:	701a      	strb	r2, [r3, #0]
  p_midi->itf_num = desc_midi->bInterfaceNumber;
 8017894:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8017898:	789a      	ldrb	r2, [r3, #2]
 801789a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 801789e:	705a      	strb	r2, [r3, #1]
 80178a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80178a4:	663b      	str	r3, [r7, #96]	@ 0x60
  uint8_t const* desc8 = (uint8_t const*) desc;
 80178a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80178a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return desc8 + desc8[DESC_OFFSET_LEN];
 80178aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80178ac:	781b      	ldrb	r3, [r3, #0]
 80178ae:	461a      	mov	r2, r3
 80178b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80178b2:	4413      	add	r3, r2
  (void) p_midi->itf_num;

  p_desc = tu_desc_next(p_desc);
 80178b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

  // Find and open endpoint descriptors
  uint8_t found_ep = 0;
 80178b8:	2300      	movs	r3, #0
 80178ba:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
  while ((found_ep < desc_midi->bNumEndpoints) && tu_desc_in_bounds(p_desc, desc_end)) {
 80178be:	e0b9      	b.n	8017a34 <midid_open+0x344>
 80178c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80178c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80178c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80178c8:	3301      	adds	r3, #1
 80178ca:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 80178cc:	2b05      	cmp	r3, #5
 80178ce:	f040 80a5 	bne.w	8017a1c <midid_open+0x32c>
      const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 80178d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80178d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80178da:	79fb      	ldrb	r3, [r7, #7]
 80178dc:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 80178e0:	4618      	mov	r0, r3
 80178e2:	f002 f9c9 	bl	8019c78 <usbd_edpt_open>
 80178e6:	4603      	mov	r3, r0
 80178e8:	f083 0301 	eor.w	r3, r3, #1
 80178ec:	b2db      	uxtb	r3, r3
 80178ee:	2b00      	cmp	r3, #0
 80178f0:	d00c      	beq.n	801790c <midid_open+0x21c>
 80178f2:	4b69      	ldr	r3, [pc, #420]	@ (8017a98 <midid_open+0x3a8>)
 80178f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80178f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80178fc:	681b      	ldr	r3, [r3, #0]
 80178fe:	f003 0301 	and.w	r3, r3, #1
 8017902:	2b00      	cmp	r3, #0
 8017904:	d000      	beq.n	8017908 <midid_open+0x218>
 8017906:	be00      	bkpt	0x0000
 8017908:	2300      	movs	r3, #0
 801790a:	e0be      	b.n	8017a8a <midid_open+0x39a>
      const uint8_t ep_addr = ((const tusb_desc_endpoint_t *)p_desc)->bEndpointAddress;
 801790c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8017910:	789b      	ldrb	r3, [r3, #2]
 8017912:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
 8017916:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 801791a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801791e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017922:	09db      	lsrs	r3, r3, #7
 8017924:	b2db      	uxtb	r3, r3

      if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN) {
 8017926:	2b01      	cmp	r3, #1
 8017928:	d129      	bne.n	801797e <midid_open+0x28e>
        tu_edpt_stream_t *stream_tx = &p_midi->ep_stream.tx;
 801792a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 801792e:	3310      	adds	r3, #16
 8017930:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8017934:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017938:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801793a:	79fb      	ldrb	r3, [r7, #7]
 801793c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8017940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017944:	647b      	str	r3, [r7, #68]	@ 0x44
  s->hwid    = hwid;
 8017946:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017948:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 801794c:	701a      	strb	r2, [r3, #0]
  s->ep_addr = desc_ep->bEndpointAddress;
 801794e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017950:	789a      	ldrb	r2, [r3, #2]
 8017952:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017954:	709a      	strb	r2, [r3, #2]
 8017956:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017958:	643b      	str	r3, [r7, #64]	@ 0x40
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 801795a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801795c:	889b      	ldrh	r3, [r3, #4]
 801795e:	b29b      	uxth	r3, r3
 8017960:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8017964:	b29a      	uxth	r2, r3
  s->mps = tu_edpt_packet_size(desc_ep);
 8017966:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017968:	809a      	strh	r2, [r3, #4]
}
 801796a:	bf00      	nop
 801796c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8017970:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_fifo_clear(&s->ff);
 8017972:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017974:	330c      	adds	r3, #12
 8017976:	4618      	mov	r0, r3
 8017978:	f000 f965 	bl	8017c46 <tu_fifo_clear>
}
 801797c:	e03d      	b.n	80179fa <midid_open+0x30a>
        tu_edpt_stream_open(stream_tx, rhport, desc_ep);
        tu_edpt_stream_clear(stream_tx);
      } else {
        tu_edpt_stream_t *stream_rx = &p_midi->ep_stream.rx;
 801797e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8017982:	3328      	adds	r3, #40	@ 0x28
 8017984:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8017988:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801798c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801798e:	79fb      	ldrb	r3, [r7, #7]
 8017990:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8017994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017998:	633b      	str	r3, [r7, #48]	@ 0x30
  s->hwid    = hwid;
 801799a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801799c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80179a0:	701a      	strb	r2, [r3, #0]
  s->ep_addr = desc_ep->bEndpointAddress;
 80179a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179a4:	789a      	ldrb	r2, [r3, #2]
 80179a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80179a8:	709a      	strb	r2, [r3, #2]
 80179aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80179ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179b0:	889b      	ldrh	r3, [r3, #4]
 80179b2:	b29b      	uxth	r3, r3
 80179b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80179b8:	b29a      	uxth	r2, r3
  s->mps = tu_edpt_packet_size(desc_ep);
 80179ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80179bc:	809a      	strh	r2, [r3, #4]
}
 80179be:	bf00      	nop
 80179c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80179c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  tu_fifo_clear(&s->ff);
 80179c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80179c8:	330c      	adds	r3, #12
 80179ca:	4618      	mov	r0, r3
 80179cc:	f000 f93b 	bl	8017c46 <tu_fifo_clear>
}
 80179d0:	bf00      	nop
        tu_edpt_stream_open(stream_rx, rhport, desc_ep);
        tu_edpt_stream_clear(stream_rx);
        TU_ASSERT(tu_edpt_stream_read_xfer(stream_rx) > 0, 0);         // prepare to receive data
 80179d2:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 80179d6:	f005 f9e3 	bl	801cda0 <tu_edpt_stream_read_xfer>
 80179da:	4603      	mov	r3, r0
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d10c      	bne.n	80179fa <midid_open+0x30a>
 80179e0:	4b2d      	ldr	r3, [pc, #180]	@ (8017a98 <midid_open+0x3a8>)
 80179e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80179e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80179ea:	681b      	ldr	r3, [r3, #0]
 80179ec:	f003 0301 	and.w	r3, r3, #1
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d000      	beq.n	80179f6 <midid_open+0x306>
 80179f4:	be00      	bkpt	0x0000
 80179f6:	2300      	movs	r3, #0
 80179f8:	e047      	b.n	8017a8a <midid_open+0x39a>
 80179fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80179fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const* desc8 = (uint8_t const*) desc;
 8017a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a02:	627b      	str	r3, [r7, #36]	@ 0x24
  return desc8 + desc8[DESC_OFFSET_LEN];
 8017a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a06:	781b      	ldrb	r3, [r3, #0]
 8017a08:	461a      	mov	r2, r3
 8017a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a0c:	4413      	add	r3, r2
      }

      p_desc = tu_desc_next(p_desc);                                   // skip CS Endpoint descriptor
 8017a0e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
      found_ep++;
 8017a12:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8017a16:	3301      	adds	r3, #1
 8017a18:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
 8017a1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8017a20:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8017a22:	6a3b      	ldr	r3, [r7, #32]
 8017a24:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8017a26:	69fb      	ldr	r3, [r7, #28]
 8017a28:	781b      	ldrb	r3, [r3, #0]
 8017a2a:	461a      	mov	r2, r3
 8017a2c:	69fb      	ldr	r3, [r7, #28]
 8017a2e:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 8017a30:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  while ((found_ep < desc_midi->bNumEndpoints) && tu_desc_in_bounds(p_desc, desc_end)) {
 8017a34:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8017a38:	791b      	ldrb	r3, [r3, #4]
 8017a3a:	f897 20c3 	ldrb.w	r2, [r7, #195]	@ 0xc3
 8017a3e:	429a      	cmp	r2, r3
 8017a40:	d21e      	bcs.n	8017a80 <midid_open+0x390>
 8017a42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8017a46:	61bb      	str	r3, [r7, #24]
 8017a48:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8017a4c:	617b      	str	r3, [r7, #20]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8017a4e:	69ba      	ldr	r2, [r7, #24]
 8017a50:	697b      	ldr	r3, [r7, #20]
 8017a52:	429a      	cmp	r2, r3
 8017a54:	d20d      	bcs.n	8017a72 <midid_open+0x382>
 8017a56:	69bb      	ldr	r3, [r7, #24]
 8017a58:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8017a5a:	693b      	ldr	r3, [r7, #16]
 8017a5c:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	781b      	ldrb	r3, [r3, #0]
 8017a62:	461a      	mov	r2, r3
 8017a64:	68fb      	ldr	r3, [r7, #12]
 8017a66:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8017a68:	697a      	ldr	r2, [r7, #20]
 8017a6a:	429a      	cmp	r2, r3
 8017a6c:	d301      	bcc.n	8017a72 <midid_open+0x382>
 8017a6e:	2301      	movs	r3, #1
 8017a70:	e000      	b.n	8017a74 <midid_open+0x384>
 8017a72:	2300      	movs	r3, #0
 8017a74:	f003 0301 	and.w	r3, r3, #1
 8017a78:	b2db      	uxtb	r3, r3
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	f47f af20 	bne.w	80178c0 <midid_open+0x1d0>
  }

  return (uint16_t)(p_desc - (const uint8_t *)desc_itf);
 8017a80:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8017a84:	683b      	ldr	r3, [r7, #0]
 8017a86:	1ad3      	subs	r3, r2, r3
 8017a88:	b29b      	uxth	r3, r3
}
 8017a8a:	4618      	mov	r0, r3
 8017a8c:	37c8      	adds	r7, #200	@ 0xc8
 8017a8e:	46bd      	mov	sp, r7
 8017a90:	bd80      	pop	{r7, pc}
 8017a92:	bf00      	nop
 8017a94:	24015a7c 	.word	0x24015a7c
 8017a98:	e000edf0 	.word	0xe000edf0

08017a9c <midid_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool midid_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8017a9c:	b480      	push	{r7}
 8017a9e:	b083      	sub	sp, #12
 8017aa0:	af00      	add	r7, sp, #0
 8017aa2:	4603      	mov	r3, r0
 8017aa4:	603a      	str	r2, [r7, #0]
 8017aa6:	71fb      	strb	r3, [r7, #7]
 8017aa8:	460b      	mov	r3, r1
 8017aaa:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false; // driver doesn't support any request yet
 8017aac:	2300      	movs	r3, #0
}
 8017aae:	4618      	mov	r0, r3
 8017ab0:	370c      	adds	r7, #12
 8017ab2:	46bd      	mov	sp, r7
 8017ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ab8:	4770      	bx	lr
	...

08017abc <midid_xfer_cb>:

bool midid_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8017abc:	b580      	push	{r7, lr}
 8017abe:	b08e      	sub	sp, #56	@ 0x38
 8017ac0:	af00      	add	r7, sp, #0
 8017ac2:	603b      	str	r3, [r7, #0]
 8017ac4:	4603      	mov	r3, r0
 8017ac6:	71fb      	strb	r3, [r7, #7]
 8017ac8:	460b      	mov	r3, r1
 8017aca:	71bb      	strb	r3, [r7, #6]
 8017acc:	4613      	mov	r3, r2
 8017ace:	717b      	strb	r3, [r7, #5]
 8017ad0:	79bb      	ldrb	r3, [r7, #6]
 8017ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  for (uint8_t idx = 0; idx < CFG_TUD_MIDI; idx++) {
 8017ad6:	2300      	movs	r3, #0
 8017ad8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8017adc:	e01d      	b.n	8017b1a <midid_xfer_cb+0x5e>
    const midid_interface_t *p_midi = &_midid_itf[idx];
 8017ade:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017ae2:	4613      	mov	r3, r2
 8017ae4:	005b      	lsls	r3, r3, #1
 8017ae6:	4413      	add	r3, r2
 8017ae8:	019b      	lsls	r3, r3, #6
 8017aea:	4a41      	ldr	r2, [pc, #260]	@ (8017bf0 <midid_xfer_cb+0x134>)
 8017aec:	4413      	add	r3, r2
 8017aee:	61fb      	str	r3, [r7, #28]
    if (ep_addr == p_midi->ep_stream.rx.ep_addr || ep_addr == p_midi->ep_stream.tx.ep_addr) {
 8017af0:	69fb      	ldr	r3, [r7, #28]
 8017af2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8017af6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8017afa:	429a      	cmp	r2, r3
 8017afc:	d005      	beq.n	8017b0a <midid_xfer_cb+0x4e>
 8017afe:	69fb      	ldr	r3, [r7, #28]
 8017b00:	7c9b      	ldrb	r3, [r3, #18]
 8017b02:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8017b06:	429a      	cmp	r2, r3
 8017b08:	d102      	bne.n	8017b10 <midid_xfer_cb+0x54>
      return idx;
 8017b0a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017b0e:	e009      	b.n	8017b24 <midid_xfer_cb+0x68>
  for (uint8_t idx = 0; idx < CFG_TUD_MIDI; idx++) {
 8017b10:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017b14:	3301      	adds	r3, #1
 8017b16:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8017b1a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017b1e:	2b00      	cmp	r3, #0
 8017b20:	d0dd      	beq.n	8017ade <midid_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8017b22:	23ff      	movs	r3, #255	@ 0xff
  (void)rhport;
  (void)result;

  uint8_t idx = find_midi_itf(ep_addr);
 8017b24:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  TU_ASSERT(idx < CFG_TUD_MIDI);
 8017b28:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017b2c:	2b00      	cmp	r3, #0
 8017b2e:	d00a      	beq.n	8017b46 <midid_xfer_cb+0x8a>
 8017b30:	4b30      	ldr	r3, [pc, #192]	@ (8017bf4 <midid_xfer_cb+0x138>)
 8017b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8017b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b36:	681b      	ldr	r3, [r3, #0]
 8017b38:	f003 0301 	and.w	r3, r3, #1
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d000      	beq.n	8017b42 <midid_xfer_cb+0x86>
 8017b40:	be00      	bkpt	0x0000
 8017b42:	2300      	movs	r3, #0
 8017b44:	e04f      	b.n	8017be6 <midid_xfer_cb+0x12a>
  midid_interface_t *p_midi = &_midid_itf[idx];
 8017b46:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8017b4a:	4613      	mov	r3, r2
 8017b4c:	005b      	lsls	r3, r3, #1
 8017b4e:	4413      	add	r3, r2
 8017b50:	019b      	lsls	r3, r3, #6
 8017b52:	4a27      	ldr	r2, [pc, #156]	@ (8017bf0 <midid_xfer_cb+0x134>)
 8017b54:	4413      	add	r3, r2
 8017b56:	633b      	str	r3, [r7, #48]	@ 0x30

  tu_edpt_stream_t *ep_st_rx = &p_midi->ep_stream.rx;
 8017b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017b5a:	3328      	adds	r3, #40	@ 0x28
 8017b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tu_edpt_stream_t *ep_st_tx = &p_midi->ep_stream.tx;
 8017b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017b60:	3310      	adds	r3, #16
 8017b62:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (ep_addr == ep_st_rx->ep_addr) {
 8017b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b66:	789b      	ldrb	r3, [r3, #2]
 8017b68:	79ba      	ldrb	r2, [r7, #6]
 8017b6a:	429a      	cmp	r2, r3
 8017b6c:	d125      	bne.n	8017bba <midid_xfer_cb+0xfe>
    // Received new data: put into stream's fifo
    if (result == XFER_RESULT_SUCCESS) {
 8017b6e:	797b      	ldrb	r3, [r7, #5]
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d11e      	bne.n	8017bb2 <midid_xfer_cb+0xf6>
 8017b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b76:	61bb      	str	r3, [r7, #24]
 8017b78:	683b      	ldr	r3, [r7, #0]
 8017b7a:	617b      	str	r3, [r7, #20]
uint32_t tu_edpt_stream_read_xfer(tu_edpt_stream_t *s);

// Complete read transfer by writing EP -> FIFO. Must be called in the transfer complete callback
TU_ATTR_ALWAYS_INLINE static inline
void tu_edpt_stream_read_xfer_complete(tu_edpt_stream_t* s, uint32_t xferred_bytes) {
  if (s->ep_buf != NULL) {
 8017b7c:	69bb      	ldr	r3, [r7, #24]
 8017b7e:	689b      	ldr	r3, [r3, #8]
 8017b80:	2b00      	cmp	r3, #0
 8017b82:	d010      	beq.n	8017ba6 <midid_xfer_cb+0xea>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t)xferred_bytes);
 8017b84:	69bb      	ldr	r3, [r7, #24]
 8017b86:	f103 020c 	add.w	r2, r3, #12
 8017b8a:	69bb      	ldr	r3, [r7, #24]
 8017b8c:	689b      	ldr	r3, [r3, #8]
 8017b8e:	6979      	ldr	r1, [r7, #20]
 8017b90:	b289      	uxth	r1, r1
 8017b92:	613a      	str	r2, [r7, #16]
 8017b94:	60fb      	str	r3, [r7, #12]
 8017b96:	460b      	mov	r3, r1
 8017b98:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, NULL);
 8017b9a:	897a      	ldrh	r2, [r7, #10]
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	68f9      	ldr	r1, [r7, #12]
 8017ba0:	6938      	ldr	r0, [r7, #16]
 8017ba2:	f000 fbb8 	bl	8018316 <tu_fifo_write_n_access_mode>
  }
}
 8017ba6:	bf00      	nop
      tu_edpt_stream_read_xfer_complete(ep_st_rx, xferred_bytes);
      tud_midi_rx_cb(idx);                      // invoke callback
 8017ba8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017bac:	4618      	mov	r0, r3
 8017bae:	f7ff fce5 	bl	801757c <tud_midi_rx_cb>
    }
    tu_edpt_stream_read_xfer(ep_st_rx);         // prepare for next data
 8017bb2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017bb4:	f005 f8f4 	bl	801cda0 <tu_edpt_stream_read_xfer>
 8017bb8:	e014      	b.n	8017be4 <midid_xfer_cb+0x128>
  } else if (ep_addr == ep_st_tx->ep_addr && result == XFER_RESULT_SUCCESS) {
 8017bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017bbc:	789b      	ldrb	r3, [r3, #2]
 8017bbe:	79ba      	ldrb	r2, [r7, #6]
 8017bc0:	429a      	cmp	r2, r3
 8017bc2:	d10d      	bne.n	8017be0 <midid_xfer_cb+0x124>
 8017bc4:	797b      	ldrb	r3, [r7, #5]
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	d10a      	bne.n	8017be0 <midid_xfer_cb+0x124>
    // sent complete: try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(ep_st_tx)) {
 8017bca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017bcc:	f005 f83a 	bl	801cc44 <tu_edpt_stream_write_xfer>
 8017bd0:	4603      	mov	r3, r0
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	d106      	bne.n	8017be4 <midid_xfer_cb+0x128>
      // If there is no data left, a ZLP should be sent if needed
      (void)tu_edpt_stream_write_zlp_if_needed(ep_st_tx, xferred_bytes);
 8017bd6:	6839      	ldr	r1, [r7, #0]
 8017bd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017bda:	f004 ffe5 	bl	801cba8 <tu_edpt_stream_write_zlp_if_needed>
    if (0 == tu_edpt_stream_write_xfer(ep_st_tx)) {
 8017bde:	e001      	b.n	8017be4 <midid_xfer_cb+0x128>
    }
  } else {
    return false;
 8017be0:	2300      	movs	r3, #0
 8017be2:	e000      	b.n	8017be6 <midid_xfer_cb+0x12a>
  }

  return true;
 8017be4:	2301      	movs	r3, #1
}
 8017be6:	4618      	mov	r0, r3
 8017be8:	3738      	adds	r7, #56	@ 0x38
 8017bea:	46bd      	mov	sp, r7
 8017bec:	bd80      	pop	{r7, pc}
 8017bee:	bf00      	nop
 8017bf0:	24015a7c 	.word	0x24015a7c
 8017bf4:	e000edf0 	.word	0xe000edf0

08017bf8 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, bool overwritable) {
 8017bf8:	b480      	push	{r7}
 8017bfa:	b085      	sub	sp, #20
 8017bfc:	af00      	add	r7, sp, #0
 8017bfe:	60f8      	str	r0, [r7, #12]
 8017c00:	60b9      	str	r1, [r7, #8]
 8017c02:	4611      	mov	r1, r2
 8017c04:	461a      	mov	r2, r3
 8017c06:	460b      	mov	r3, r1
 8017c08:	80fb      	strh	r3, [r7, #6]
 8017c0a:	4613      	mov	r3, r2
 8017c0c:	717b      	strb	r3, [r7, #5]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 8017c0e:	88fb      	ldrh	r3, [r7, #6]
 8017c10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017c14:	d901      	bls.n	8017c1a <tu_fifo_config+0x22>
    return false;
 8017c16:	2300      	movs	r3, #0
 8017c18:	e00f      	b.n	8017c3a <tu_fifo_config+0x42>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 8017c1a:	68fb      	ldr	r3, [r7, #12]
 8017c1c:	68ba      	ldr	r2, [r7, #8]
 8017c1e:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 8017c20:	68fb      	ldr	r3, [r7, #12]
 8017c22:	88fa      	ldrh	r2, [r7, #6]
 8017c24:	809a      	strh	r2, [r3, #4]
  f->overwritable = overwritable;
 8017c26:	68fb      	ldr	r3, [r7, #12]
 8017c28:	797a      	ldrb	r2, [r7, #5]
 8017c2a:	719a      	strb	r2, [r3, #6]
  f->rd_idx       = 0u;
 8017c2c:	68fb      	ldr	r3, [r7, #12]
 8017c2e:	2200      	movs	r2, #0
 8017c30:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 8017c32:	68fb      	ldr	r3, [r7, #12]
 8017c34:	2200      	movs	r2, #0
 8017c36:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8017c38:	2301      	movs	r3, #1
}
 8017c3a:	4618      	mov	r0, r3
 8017c3c:	3714      	adds	r7, #20
 8017c3e:	46bd      	mov	sp, r7
 8017c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c44:	4770      	bx	lr

08017c46 <tu_fifo_clear>:

// clear fifo by resetting read and write indices
void tu_fifo_clear(tu_fifo_t *f) {
 8017c46:	b480      	push	{r7}
 8017c48:	b083      	sub	sp, #12
 8017c4a:	af00      	add	r7, sp, #0
 8017c4c:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8017c4e:	687b      	ldr	r3, [r7, #4]
 8017c50:	2200      	movs	r2, #0
 8017c52:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	2200      	movs	r2, #0
 8017c58:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
}
 8017c5a:	bf00      	nop
 8017c5c:	370c      	adds	r7, #12
 8017c5e:	46bd      	mov	sp, r7
 8017c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c64:	4770      	bx	lr

08017c66 <tu_hwfifo_write>:
  *((volatile uint8_t *)hwfifo) = *(const uint8_t *)src;
    #endif
}

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
void tu_hwfifo_write(volatile void *hwfifo, const uint8_t *src, uint16_t len, const tu_hwfifo_access_t *access_mode) {
 8017c66:	b580      	push	{r7, lr}
 8017c68:	b08e      	sub	sp, #56	@ 0x38
 8017c6a:	af00      	add	r7, sp, #0
 8017c6c:	60f8      	str	r0, [r7, #12]
 8017c6e:	60b9      	str	r1, [r7, #8]
 8017c70:	603b      	str	r3, [r7, #0]
 8017c72:	4613      	mov	r3, r2
 8017c74:	80fb      	strh	r3, [r7, #6]
  // Write full available 16/32 bit words to dest
  const uint8_t data_stride = (access_mode != NULL) ? access_mode->data_stride : CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE;
 8017c76:	683b      	ldr	r3, [r7, #0]
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	d002      	beq.n	8017c82 <tu_hwfifo_write+0x1c>
 8017c7c:	683b      	ldr	r3, [r7, #0]
 8017c7e:	781b      	ldrb	r3, [r3, #0]
 8017c80:	e000      	b.n	8017c84 <tu_hwfifo_write+0x1e>
 8017c82:	2304      	movs	r3, #4
 8017c84:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  while (len >= data_stride) {
 8017c88:	e019      	b.n	8017cbe <tu_hwfifo_write+0x58>
 8017c8a:	68fb      	ldr	r3, [r7, #12]
 8017c8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8017c8e:	68bb      	ldr	r3, [r7, #8]
 8017c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017c92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8017c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  return *((uint32_t const *) mem);
 8017c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ca0:	681a      	ldr	r2, [r3, #0]
    *((volatile uint32_t *)hwfifo) = tu_unaligned_read32(src);
 8017ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017ca4:	601a      	str	r2, [r3, #0]
}
 8017ca6:	bf00      	nop
    stride_write(hwfifo, src, data_stride);
    src += data_stride;
 8017ca8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017cac:	68ba      	ldr	r2, [r7, #8]
 8017cae:	4413      	add	r3, r2
 8017cb0:	60bb      	str	r3, [r7, #8]
    len -= data_stride;
 8017cb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017cb6:	b29b      	uxth	r3, r3
 8017cb8:	88fa      	ldrh	r2, [r7, #6]
 8017cba:	1ad3      	subs	r3, r2, r3
 8017cbc:	80fb      	strh	r3, [r7, #6]
  while (len >= data_stride) {
 8017cbe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017cc2:	b29b      	uxth	r3, r3
 8017cc4:	88fa      	ldrh	r2, [r7, #6]
 8017cc6:	429a      	cmp	r2, r3
 8017cc8:	d2df      	bcs.n	8017c8a <tu_hwfifo_write+0x24>
    HWFIFO_ADDR_NEXT_N(hwfifo, , 1);
  }
      #else

  // Write odd bytes i.e 1 byte for 16 bit or 1-3 bytes for 32 bit
  if (len > 0) {
 8017cca:	88fb      	ldrh	r3, [r7, #6]
 8017ccc:	2b00      	cmp	r3, #0
 8017cce:	d017      	beq.n	8017d00 <tu_hwfifo_write+0x9a>
    uint32_t tmp = 0u;
 8017cd0:	2300      	movs	r3, #0
 8017cd2:	613b      	str	r3, [r7, #16]
    memcpy(&tmp, src, len);
 8017cd4:	88fa      	ldrh	r2, [r7, #6]
 8017cd6:	f107 0310 	add.w	r3, r7, #16
 8017cda:	68b9      	ldr	r1, [r7, #8]
 8017cdc:	4618      	mov	r0, r3
 8017cde:	f005 f9c5 	bl	801d06c <memcpy>
 8017ce2:	68fb      	ldr	r3, [r7, #12]
 8017ce4:	623b      	str	r3, [r7, #32]
 8017ce6:	f107 0310 	add.w	r3, r7, #16
 8017cea:	61fb      	str	r3, [r7, #28]
 8017cec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017cf0:	76fb      	strb	r3, [r7, #27]
 8017cf2:	69fb      	ldr	r3, [r7, #28]
 8017cf4:	617b      	str	r3, [r7, #20]
 8017cf6:	697b      	ldr	r3, [r7, #20]
 8017cf8:	681a      	ldr	r2, [r3, #0]
    *((volatile uint32_t *)hwfifo) = tu_unaligned_read32(src);
 8017cfa:	6a3b      	ldr	r3, [r7, #32]
 8017cfc:	601a      	str	r2, [r3, #0]
}
 8017cfe:	bf00      	nop
    stride_write(hwfifo, &tmp, data_stride);
    HWFIFO_ADDR_NEXT(hwfifo, );
  }
      #endif
    #endif
}
 8017d00:	bf00      	nop
 8017d02:	3738      	adds	r7, #56	@ 0x38
 8017d04:	46bd      	mov	sp, r7
 8017d06:	bd80      	pop	{r7, pc}

08017d08 <tu_hwfifo_read>:
    #if CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE == 1
  *(uint8_t *)dest = *((const volatile uint8_t *)hwfifo);
    #endif
}

void tu_hwfifo_read(const volatile void *hwfifo, uint8_t *dest, uint16_t len, const tu_hwfifo_access_t *access_mode) {
 8017d08:	b580      	push	{r7, lr}
 8017d0a:	b090      	sub	sp, #64	@ 0x40
 8017d0c:	af00      	add	r7, sp, #0
 8017d0e:	60f8      	str	r0, [r7, #12]
 8017d10:	60b9      	str	r1, [r7, #8]
 8017d12:	603b      	str	r3, [r7, #0]
 8017d14:	4613      	mov	r3, r2
 8017d16:	80fb      	strh	r3, [r7, #6]
  // Reading full available 16/32-bit hwfifo and write to fifo
  const uint8_t data_stride = (access_mode != NULL) ? access_mode->data_stride : CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE;
 8017d18:	683b      	ldr	r3, [r7, #0]
 8017d1a:	2b00      	cmp	r3, #0
 8017d1c:	d002      	beq.n	8017d24 <tu_hwfifo_read+0x1c>
 8017d1e:	683b      	ldr	r3, [r7, #0]
 8017d20:	781b      	ldrb	r3, [r3, #0]
 8017d22:	e000      	b.n	8017d26 <tu_hwfifo_read+0x1e>
 8017d24:	2304      	movs	r3, #4
 8017d26:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  while (len >= data_stride) {
 8017d2a:	e01c      	b.n	8017d66 <tu_hwfifo_read+0x5e>
 8017d2c:	68fb      	ldr	r3, [r7, #12]
 8017d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017d30:	68bb      	ldr	r3, [r7, #8]
 8017d32:	637b      	str	r3, [r7, #52]	@ 0x34
 8017d34:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017d38:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    tu_unaligned_write32(dest, *((const volatile uint32_t *)hwfifo));
 8017d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d3e:	681b      	ldr	r3, [r3, #0]
 8017d40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017d42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8017d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  *((uint32_t *) mem) = value;
 8017d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017d4a:	601a      	str	r2, [r3, #0]
}
 8017d4c:	bf00      	nop
}
 8017d4e:	bf00      	nop
    stride_read(hwfifo, dest, data_stride);
    dest += data_stride;
 8017d50:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017d54:	68ba      	ldr	r2, [r7, #8]
 8017d56:	4413      	add	r3, r2
 8017d58:	60bb      	str	r3, [r7, #8]
    len -= data_stride;
 8017d5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017d5e:	b29b      	uxth	r3, r3
 8017d60:	88fa      	ldrh	r2, [r7, #6]
 8017d62:	1ad3      	subs	r3, r2, r3
 8017d64:	80fb      	strh	r3, [r7, #6]
  while (len >= data_stride) {
 8017d66:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017d6a:	b29b      	uxth	r3, r3
 8017d6c:	88fa      	ldrh	r2, [r7, #6]
 8017d6e:	429a      	cmp	r2, r3
 8017d70:	d2dc      	bcs.n	8017d2c <tu_hwfifo_read+0x24>
    len--;
    HWFIFO_ADDR_NEXT_N(hwfifo, const, 1);
  }
    #else
  // Read odd bytes i.e 1 byte for 16 bit or 1-3 bytes for 32 bit
  if (len > 0) {
 8017d72:	88fb      	ldrh	r3, [r7, #6]
 8017d74:	2b00      	cmp	r3, #0
 8017d76:	d018      	beq.n	8017daa <tu_hwfifo_read+0xa2>
 8017d78:	68fb      	ldr	r3, [r7, #12]
 8017d7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8017d7c:	f107 0310 	add.w	r3, r7, #16
 8017d80:	623b      	str	r3, [r7, #32]
 8017d82:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017d86:	77fb      	strb	r3, [r7, #31]
    tu_unaligned_write32(dest, *((const volatile uint32_t *)hwfifo));
 8017d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d8a:	681b      	ldr	r3, [r3, #0]
 8017d8c:	6a3a      	ldr	r2, [r7, #32]
 8017d8e:	61ba      	str	r2, [r7, #24]
 8017d90:	617b      	str	r3, [r7, #20]
  *((uint32_t *) mem) = value;
 8017d92:	69bb      	ldr	r3, [r7, #24]
 8017d94:	697a      	ldr	r2, [r7, #20]
 8017d96:	601a      	str	r2, [r3, #0]
}
 8017d98:	bf00      	nop
}
 8017d9a:	bf00      	nop
    uint32_t tmp;
    stride_read(hwfifo, &tmp, data_stride);
    memcpy(dest, &tmp, len);
 8017d9c:	88fa      	ldrh	r2, [r7, #6]
 8017d9e:	f107 0310 	add.w	r3, r7, #16
 8017da2:	4619      	mov	r1, r3
 8017da4:	68b8      	ldr	r0, [r7, #8]
 8017da6:	f005 f961 	bl	801d06c <memcpy>
    HWFIFO_ADDR_NEXT(hwfifo, const);
  }
    #endif
    #endif
}
 8017daa:	bf00      	nop
 8017dac:	3740      	adds	r7, #64	@ 0x40
 8017dae:	46bd      	mov	sp, r7
 8017db0:	bd80      	pop	{r7, pc}

08017db2 <hwff_push_n>:
  #endif

// push to sw fifo from hwfifo
static void hwff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                        const tu_hwfifo_access_t *access_mode) {
 8017db2:	b580      	push	{r7, lr}
 8017db4:	b08e      	sub	sp, #56	@ 0x38
 8017db6:	af00      	add	r7, sp, #0
 8017db8:	60f8      	str	r0, [r7, #12]
 8017dba:	60b9      	str	r1, [r7, #8]
 8017dbc:	4611      	mov	r1, r2
 8017dbe:	461a      	mov	r2, r3
 8017dc0:	460b      	mov	r3, r1
 8017dc2:	80fb      	strh	r3, [r7, #6]
 8017dc4:	4613      	mov	r3, r2
 8017dc6:	80bb      	strh	r3, [r7, #4]
  uint16_t lin_bytes  = f->depth - wr_ptr;
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	889a      	ldrh	r2, [r3, #4]
 8017dcc:	88bb      	ldrh	r3, [r7, #4]
 8017dce:	1ad3      	subs	r3, r2, r3
 8017dd0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t wrap_bytes = n - lin_bytes;
 8017dd2:	88fa      	ldrh	r2, [r7, #6]
 8017dd4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017dd6:	1ad3      	subs	r3, r2, r3
 8017dd8:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t *ff_buf     = f->buffer + wr_ptr;
 8017dda:	68fb      	ldr	r3, [r7, #12]
 8017ddc:	681a      	ldr	r2, [r3, #0]
 8017dde:	88bb      	ldrh	r3, [r7, #4]
 8017de0:	4413      	add	r3, r2
 8017de2:	633b      	str	r3, [r7, #48]	@ 0x30

  const volatile void *hwfifo = (const volatile void *)app_buf;
 8017de4:	68bb      	ldr	r3, [r7, #8]
 8017de6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (n <= lin_bytes) {
 8017de8:	88fa      	ldrh	r2, [r7, #6]
 8017dea:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017dec:	429a      	cmp	r2, r3
 8017dee:	d806      	bhi.n	8017dfe <hwff_push_n+0x4c>
    // Linear only case
    tu_hwfifo_read(hwfifo, ff_buf, n, access_mode);
 8017df0:	88fa      	ldrh	r2, [r7, #6]
 8017df2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017df4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017df6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017df8:	f7ff ff86 	bl	8017d08 <tu_hwfifo_read>
    if (wrap_bytes > 0) {
      tu_hwfifo_read(hwfifo, ff_buf, wrap_bytes, access_mode);
    }
  #endif
  }
}
 8017dfc:	e08b      	b.n	8017f16 <hwff_push_n+0x164>
    const uint8_t  data_stride = access_mode->data_stride;
 8017dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017e00:	781b      	ldrb	r3, [r3, #0]
 8017e02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    const uint32_t odd_mask    = data_stride - 1;
 8017e06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017e0a:	3b01      	subs	r3, #1
 8017e0c:	623b      	str	r3, [r7, #32]
    uint16_t       lin_even    = lin_bytes & ~odd_mask;
 8017e0e:	6a3b      	ldr	r3, [r7, #32]
 8017e10:	b29b      	uxth	r3, r3
 8017e12:	43db      	mvns	r3, r3
 8017e14:	b29a      	uxth	r2, r3
 8017e16:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017e18:	4013      	ands	r3, r2
 8017e1a:	83fb      	strh	r3, [r7, #30]
    tu_hwfifo_read(hwfifo, ff_buf, lin_even, access_mode);
 8017e1c:	8bfa      	ldrh	r2, [r7, #30]
 8017e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017e20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017e22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017e24:	f7ff ff70 	bl	8017d08 <tu_hwfifo_read>
    ff_buf += lin_even;
 8017e28:	8bfb      	ldrh	r3, [r7, #30]
 8017e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017e2c:	4413      	add	r3, r2
 8017e2e:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint8_t lin_odd = lin_bytes & odd_mask;
 8017e30:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017e32:	b2da      	uxtb	r2, r3
 8017e34:	6a3b      	ldr	r3, [r7, #32]
 8017e36:	b2db      	uxtb	r3, r3
 8017e38:	4013      	ands	r3, r2
 8017e3a:	777b      	strb	r3, [r7, #29]
    if (lin_odd > 0) {
 8017e3c:	7f7b      	ldrb	r3, [r7, #29]
 8017e3e:	2b00      	cmp	r3, #0
 8017e40:	d05d      	beq.n	8017efe <hwff_push_n+0x14c>
      const uint8_t wrap_odd = (uint8_t)tu_min16(wrap_bytes, data_stride - lin_odd);
 8017e42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017e46:	b29a      	uxth	r2, r3
 8017e48:	7f7b      	ldrb	r3, [r7, #29]
 8017e4a:	b29b      	uxth	r3, r3
 8017e4c:	1ad3      	subs	r3, r2, r3
 8017e4e:	b29a      	uxth	r2, r3
 8017e50:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017e52:	837b      	strh	r3, [r7, #26]
 8017e54:	4613      	mov	r3, r2
 8017e56:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8017e58:	8b7a      	ldrh	r2, [r7, #26]
 8017e5a:	8b3b      	ldrh	r3, [r7, #24]
 8017e5c:	4293      	cmp	r3, r2
 8017e5e:	bf28      	it	cs
 8017e60:	4613      	movcs	r3, r2
 8017e62:	b29b      	uxth	r3, r3
 8017e64:	773b      	strb	r3, [r7, #28]
      tu_hwfifo_read(hwfifo, buf_temp, lin_odd + wrap_odd, access_mode);
 8017e66:	7f7b      	ldrb	r3, [r7, #29]
 8017e68:	b29a      	uxth	r2, r3
 8017e6a:	7f3b      	ldrb	r3, [r7, #28]
 8017e6c:	b29b      	uxth	r3, r3
 8017e6e:	4413      	add	r3, r2
 8017e70:	b29a      	uxth	r2, r3
 8017e72:	f107 0114 	add.w	r1, r7, #20
 8017e76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017e78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017e7a:	f7ff ff45 	bl	8017d08 <tu_hwfifo_read>
      for (uint8_t i = 0; i < lin_odd; ++i) {
 8017e7e:	2300      	movs	r3, #0
 8017e80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8017e84:	e00f      	b.n	8017ea6 <hwff_push_n+0xf4>
        ff_buf[i] = buf_temp[i];
 8017e86:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8017e8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017e8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017e90:	440b      	add	r3, r1
 8017e92:	3238      	adds	r2, #56	@ 0x38
 8017e94:	443a      	add	r2, r7
 8017e96:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8017e9a:	701a      	strb	r2, [r3, #0]
      for (uint8_t i = 0; i < lin_odd; ++i) {
 8017e9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017ea0:	3301      	adds	r3, #1
 8017ea2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8017ea6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8017eaa:	7f7b      	ldrb	r3, [r7, #29]
 8017eac:	429a      	cmp	r2, r3
 8017eae:	d3ea      	bcc.n	8017e86 <hwff_push_n+0xd4>
      for (uint8_t i = 0; i < wrap_odd; ++i) {
 8017eb0:	2300      	movs	r3, #0
 8017eb2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8017eb6:	e012      	b.n	8017ede <hwff_push_n+0x12c>
        f->buffer[i] = buf_temp[lin_odd + i];
 8017eb8:	7f7a      	ldrb	r2, [r7, #29]
 8017eba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017ebe:	441a      	add	r2, r3
 8017ec0:	68fb      	ldr	r3, [r7, #12]
 8017ec2:	6819      	ldr	r1, [r3, #0]
 8017ec4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017ec8:	440b      	add	r3, r1
 8017eca:	3238      	adds	r2, #56	@ 0x38
 8017ecc:	443a      	add	r2, r7
 8017ece:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8017ed2:	701a      	strb	r2, [r3, #0]
      for (uint8_t i = 0; i < wrap_odd; ++i) {
 8017ed4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8017ed8:	3301      	adds	r3, #1
 8017eda:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8017ede:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8017ee2:	7f3b      	ldrb	r3, [r7, #28]
 8017ee4:	429a      	cmp	r2, r3
 8017ee6:	d3e7      	bcc.n	8017eb8 <hwff_push_n+0x106>
      wrap_bytes -= wrap_odd;
 8017ee8:	7f3b      	ldrb	r3, [r7, #28]
 8017eea:	b29b      	uxth	r3, r3
 8017eec:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8017eee:	1ad3      	subs	r3, r2, r3
 8017ef0:	86fb      	strh	r3, [r7, #54]	@ 0x36
      ff_buf = f->buffer + wrap_odd; // wrap around
 8017ef2:	68fb      	ldr	r3, [r7, #12]
 8017ef4:	681a      	ldr	r2, [r3, #0]
 8017ef6:	7f3b      	ldrb	r3, [r7, #28]
 8017ef8:	4413      	add	r3, r2
 8017efa:	633b      	str	r3, [r7, #48]	@ 0x30
 8017efc:	e002      	b.n	8017f04 <hwff_push_n+0x152>
      ff_buf = f->buffer;            // wrap around to beginning
 8017efe:	68fb      	ldr	r3, [r7, #12]
 8017f00:	681b      	ldr	r3, [r3, #0]
 8017f02:	633b      	str	r3, [r7, #48]	@ 0x30
    if (wrap_bytes > 0) {
 8017f04:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d005      	beq.n	8017f16 <hwff_push_n+0x164>
      tu_hwfifo_read(hwfifo, ff_buf, wrap_bytes, access_mode);
 8017f0a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8017f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017f0e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017f10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017f12:	f7ff fef9 	bl	8017d08 <tu_hwfifo_read>
}
 8017f16:	bf00      	nop
 8017f18:	3738      	adds	r7, #56	@ 0x38
 8017f1a:	46bd      	mov	sp, r7
 8017f1c:	bd80      	pop	{r7, pc}

08017f1e <hwff_pull_n>:

// pull from sw fifo to hwfifo
static void hwff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr,
                        const tu_hwfifo_access_t *access_mode) {
 8017f1e:	b580      	push	{r7, lr}
 8017f20:	b08e      	sub	sp, #56	@ 0x38
 8017f22:	af00      	add	r7, sp, #0
 8017f24:	60f8      	str	r0, [r7, #12]
 8017f26:	60b9      	str	r1, [r7, #8]
 8017f28:	4611      	mov	r1, r2
 8017f2a:	461a      	mov	r2, r3
 8017f2c:	460b      	mov	r3, r1
 8017f2e:	80fb      	strh	r3, [r7, #6]
 8017f30:	4613      	mov	r3, r2
 8017f32:	80bb      	strh	r3, [r7, #4]
  uint16_t       lin_bytes  = f->depth - rd_ptr;
 8017f34:	68fb      	ldr	r3, [r7, #12]
 8017f36:	889a      	ldrh	r2, [r3, #4]
 8017f38:	88bb      	ldrh	r3, [r7, #4]
 8017f3a:	1ad3      	subs	r3, r2, r3
 8017f3c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t       wrap_bytes = n - lin_bytes; // only used if wrapped
 8017f3e:	88fa      	ldrh	r2, [r7, #6]
 8017f40:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017f42:	1ad3      	subs	r3, r2, r3
 8017f44:	86fb      	strh	r3, [r7, #54]	@ 0x36
  const uint8_t *ff_buf     = f->buffer + rd_ptr;
 8017f46:	68fb      	ldr	r3, [r7, #12]
 8017f48:	681a      	ldr	r2, [r3, #0]
 8017f4a:	88bb      	ldrh	r3, [r7, #4]
 8017f4c:	4413      	add	r3, r2
 8017f4e:	633b      	str	r3, [r7, #48]	@ 0x30

  volatile void *hwfifo = (volatile void *)app_buf;
 8017f50:	68bb      	ldr	r3, [r7, #8]
 8017f52:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (n <= lin_bytes) {
 8017f54:	88fa      	ldrh	r2, [r7, #6]
 8017f56:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017f58:	429a      	cmp	r2, r3
 8017f5a:	d806      	bhi.n	8017f6a <hwff_pull_n+0x4c>
    // Linear only case
    tu_hwfifo_write(hwfifo, ff_buf, n, access_mode);
 8017f5c:	88fa      	ldrh	r2, [r7, #6]
 8017f5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017f60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017f62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017f64:	f7ff fe7f 	bl	8017c66 <tu_hwfifo_write>
    if (wrap_bytes > 0) {
      tu_hwfifo_write(hwfifo, ff_buf, wrap_bytes, access_mode);
    }
  #endif
  }
}
 8017f68:	e08b      	b.n	8018082 <hwff_pull_n+0x164>
    const uint8_t  data_stride = access_mode->data_stride;
 8017f6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017f6c:	781b      	ldrb	r3, [r3, #0]
 8017f6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    const uint32_t odd_mask    = data_stride - 1;
 8017f72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017f76:	3b01      	subs	r3, #1
 8017f78:	623b      	str	r3, [r7, #32]
    uint16_t       lin_even    = lin_bytes & ~odd_mask;
 8017f7a:	6a3b      	ldr	r3, [r7, #32]
 8017f7c:	b29b      	uxth	r3, r3
 8017f7e:	43db      	mvns	r3, r3
 8017f80:	b29a      	uxth	r2, r3
 8017f82:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017f84:	4013      	ands	r3, r2
 8017f86:	83fb      	strh	r3, [r7, #30]
    tu_hwfifo_write(hwfifo, ff_buf, lin_even, access_mode);
 8017f88:	8bfa      	ldrh	r2, [r7, #30]
 8017f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017f8c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8017f8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017f90:	f7ff fe69 	bl	8017c66 <tu_hwfifo_write>
    ff_buf += lin_even;
 8017f94:	8bfb      	ldrh	r3, [r7, #30]
 8017f96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017f98:	4413      	add	r3, r2
 8017f9a:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint8_t lin_odd = lin_bytes & odd_mask;
 8017f9c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017f9e:	b2da      	uxtb	r2, r3
 8017fa0:	6a3b      	ldr	r3, [r7, #32]
 8017fa2:	b2db      	uxtb	r3, r3
 8017fa4:	4013      	ands	r3, r2
 8017fa6:	777b      	strb	r3, [r7, #29]
    if (lin_odd > 0) {
 8017fa8:	7f7b      	ldrb	r3, [r7, #29]
 8017faa:	2b00      	cmp	r3, #0
 8017fac:	d05d      	beq.n	801806a <hwff_pull_n+0x14c>
      const uint8_t wrap_odd = (uint8_t)tu_min16(wrap_bytes, data_stride - lin_odd);
 8017fae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017fb2:	b29a      	uxth	r2, r3
 8017fb4:	7f7b      	ldrb	r3, [r7, #29]
 8017fb6:	b29b      	uxth	r3, r3
 8017fb8:	1ad3      	subs	r3, r2, r3
 8017fba:	b29a      	uxth	r2, r3
 8017fbc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017fbe:	837b      	strh	r3, [r7, #26]
 8017fc0:	4613      	mov	r3, r2
 8017fc2:	833b      	strh	r3, [r7, #24]
 8017fc4:	8b7a      	ldrh	r2, [r7, #26]
 8017fc6:	8b3b      	ldrh	r3, [r7, #24]
 8017fc8:	4293      	cmp	r3, r2
 8017fca:	bf28      	it	cs
 8017fcc:	4613      	movcs	r3, r2
 8017fce:	b29b      	uxth	r3, r3
 8017fd0:	773b      	strb	r3, [r7, #28]
      for (uint8_t i = 0; i < lin_odd; ++i) {
 8017fd2:	2300      	movs	r3, #0
 8017fd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8017fd8:	e00f      	b.n	8017ffa <hwff_pull_n+0xdc>
        buf_temp[i] = ff_buf[i];
 8017fda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017fde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017fe0:	441a      	add	r2, r3
 8017fe2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017fe6:	7812      	ldrb	r2, [r2, #0]
 8017fe8:	3338      	adds	r3, #56	@ 0x38
 8017fea:	443b      	add	r3, r7
 8017fec:	f803 2c24 	strb.w	r2, [r3, #-36]
      for (uint8_t i = 0; i < lin_odd; ++i) {
 8017ff0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8017ff4:	3301      	adds	r3, #1
 8017ff6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8017ffa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8017ffe:	7f7b      	ldrb	r3, [r7, #29]
 8018000:	429a      	cmp	r2, r3
 8018002:	d3ea      	bcc.n	8017fda <hwff_pull_n+0xbc>
      for (uint8_t i = 0; i < wrap_odd; ++i) {
 8018004:	2300      	movs	r3, #0
 8018006:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 801800a:	e012      	b.n	8018032 <hwff_pull_n+0x114>
        buf_temp[lin_odd + i] = f->buffer[i];
 801800c:	68fb      	ldr	r3, [r7, #12]
 801800e:	681a      	ldr	r2, [r3, #0]
 8018010:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8018014:	441a      	add	r2, r3
 8018016:	7f79      	ldrb	r1, [r7, #29]
 8018018:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801801c:	440b      	add	r3, r1
 801801e:	7812      	ldrb	r2, [r2, #0]
 8018020:	3338      	adds	r3, #56	@ 0x38
 8018022:	443b      	add	r3, r7
 8018024:	f803 2c24 	strb.w	r2, [r3, #-36]
      for (uint8_t i = 0; i < wrap_odd; ++i) {
 8018028:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801802c:	3301      	adds	r3, #1
 801802e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8018032:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8018036:	7f3b      	ldrb	r3, [r7, #28]
 8018038:	429a      	cmp	r2, r3
 801803a:	d3e7      	bcc.n	801800c <hwff_pull_n+0xee>
      tu_hwfifo_write(hwfifo, buf_temp, lin_odd + wrap_odd, access_mode);
 801803c:	7f7b      	ldrb	r3, [r7, #29]
 801803e:	b29a      	uxth	r2, r3
 8018040:	7f3b      	ldrb	r3, [r7, #28]
 8018042:	b29b      	uxth	r3, r3
 8018044:	4413      	add	r3, r2
 8018046:	b29a      	uxth	r2, r3
 8018048:	f107 0114 	add.w	r1, r7, #20
 801804c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801804e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018050:	f7ff fe09 	bl	8017c66 <tu_hwfifo_write>
      wrap_bytes -= wrap_odd;
 8018054:	7f3b      	ldrb	r3, [r7, #28]
 8018056:	b29b      	uxth	r3, r3
 8018058:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801805a:	1ad3      	subs	r3, r2, r3
 801805c:	86fb      	strh	r3, [r7, #54]	@ 0x36
      ff_buf = f->buffer + wrap_odd; // wrap around
 801805e:	68fb      	ldr	r3, [r7, #12]
 8018060:	681a      	ldr	r2, [r3, #0]
 8018062:	7f3b      	ldrb	r3, [r7, #28]
 8018064:	4413      	add	r3, r2
 8018066:	633b      	str	r3, [r7, #48]	@ 0x30
 8018068:	e002      	b.n	8018070 <hwff_pull_n+0x152>
      ff_buf = f->buffer;            // wrap around to beginning
 801806a:	68fb      	ldr	r3, [r7, #12]
 801806c:	681b      	ldr	r3, [r3, #0]
 801806e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (wrap_bytes > 0) {
 8018070:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8018072:	2b00      	cmp	r3, #0
 8018074:	d005      	beq.n	8018082 <hwff_pull_n+0x164>
      tu_hwfifo_write(hwfifo, ff_buf, wrap_bytes, access_mode);
 8018076:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8018078:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801807a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801807c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801807e:	f7ff fdf2 	bl	8017c66 <tu_hwfifo_write>
}
 8018082:	bf00      	nop
 8018084:	3738      	adds	r7, #56	@ 0x38
 8018086:	46bd      	mov	sp, r7
 8018088:	bd80      	pop	{r7, pc}

0801808a <ff_push_n>:
//--------------------------------------------------------------------+
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr) {
 801808a:	b580      	push	{r7, lr}
 801808c:	b086      	sub	sp, #24
 801808e:	af00      	add	r7, sp, #0
 8018090:	60f8      	str	r0, [r7, #12]
 8018092:	60b9      	str	r1, [r7, #8]
 8018094:	4611      	mov	r1, r2
 8018096:	461a      	mov	r2, r3
 8018098:	460b      	mov	r3, r1
 801809a:	80fb      	strh	r3, [r7, #6]
 801809c:	4613      	mov	r3, r2
 801809e:	80bb      	strh	r3, [r7, #4]
  uint16_t lin_bytes  = f->depth - wr_ptr;
 80180a0:	68fb      	ldr	r3, [r7, #12]
 80180a2:	889a      	ldrh	r2, [r3, #4]
 80180a4:	88bb      	ldrh	r3, [r7, #4]
 80180a6:	1ad3      	subs	r3, r2, r3
 80180a8:	82fb      	strh	r3, [r7, #22]
  uint16_t wrap_bytes = n - lin_bytes;
 80180aa:	88fa      	ldrh	r2, [r7, #6]
 80180ac:	8afb      	ldrh	r3, [r7, #22]
 80180ae:	1ad3      	subs	r3, r2, r3
 80180b0:	82bb      	strh	r3, [r7, #20]
  uint8_t *ff_buf     = f->buffer + wr_ptr;
 80180b2:	68fb      	ldr	r3, [r7, #12]
 80180b4:	681a      	ldr	r2, [r3, #0]
 80180b6:	88bb      	ldrh	r3, [r7, #4]
 80180b8:	4413      	add	r3, r2
 80180ba:	613b      	str	r3, [r7, #16]

  if (n <= lin_bytes) {
 80180bc:	88fa      	ldrh	r2, [r7, #6]
 80180be:	8afb      	ldrh	r3, [r7, #22]
 80180c0:	429a      	cmp	r2, r3
 80180c2:	d806      	bhi.n	80180d2 <ff_push_n+0x48>
    // Linear only case
    memcpy(ff_buf, app_buf, n);
 80180c4:	88fb      	ldrh	r3, [r7, #6]
 80180c6:	461a      	mov	r2, r3
 80180c8:	68b9      	ldr	r1, [r7, #8]
 80180ca:	6938      	ldr	r0, [r7, #16]
 80180cc:	f004 ffce 	bl	801d06c <memcpy>
  } else {
    // Wrap around case
    memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
    memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
  }
}
 80180d0:	e00e      	b.n	80180f0 <ff_push_n+0x66>
    memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 80180d2:	8afb      	ldrh	r3, [r7, #22]
 80180d4:	461a      	mov	r2, r3
 80180d6:	68b9      	ldr	r1, [r7, #8]
 80180d8:	6938      	ldr	r0, [r7, #16]
 80180da:	f004 ffc7 	bl	801d06c <memcpy>
    memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 80180de:	68fb      	ldr	r3, [r7, #12]
 80180e0:	6818      	ldr	r0, [r3, #0]
 80180e2:	8afb      	ldrh	r3, [r7, #22]
 80180e4:	68ba      	ldr	r2, [r7, #8]
 80180e6:	4413      	add	r3, r2
 80180e8:	8aba      	ldrh	r2, [r7, #20]
 80180ea:	4619      	mov	r1, r3
 80180ec:	f004 ffbe 	bl	801d06c <memcpy>
}
 80180f0:	bf00      	nop
 80180f2:	3718      	adds	r7, #24
 80180f4:	46bd      	mov	sp, r7
 80180f6:	bd80      	pop	{r7, pc}

080180f8 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr) {
 80180f8:	b580      	push	{r7, lr}
 80180fa:	b086      	sub	sp, #24
 80180fc:	af00      	add	r7, sp, #0
 80180fe:	60f8      	str	r0, [r7, #12]
 8018100:	60b9      	str	r1, [r7, #8]
 8018102:	4611      	mov	r1, r2
 8018104:	461a      	mov	r2, r3
 8018106:	460b      	mov	r3, r1
 8018108:	80fb      	strh	r3, [r7, #6]
 801810a:	4613      	mov	r3, r2
 801810c:	80bb      	strh	r3, [r7, #4]
  uint16_t       lin_bytes  = f->depth - rd_ptr;
 801810e:	68fb      	ldr	r3, [r7, #12]
 8018110:	889a      	ldrh	r2, [r3, #4]
 8018112:	88bb      	ldrh	r3, [r7, #4]
 8018114:	1ad3      	subs	r3, r2, r3
 8018116:	82fb      	strh	r3, [r7, #22]
  uint16_t       wrap_bytes = n - lin_bytes; // only used if wrapped
 8018118:	88fa      	ldrh	r2, [r7, #6]
 801811a:	8afb      	ldrh	r3, [r7, #22]
 801811c:	1ad3      	subs	r3, r2, r3
 801811e:	82bb      	strh	r3, [r7, #20]
  const uint8_t *ff_buf     = f->buffer + rd_ptr;
 8018120:	68fb      	ldr	r3, [r7, #12]
 8018122:	681a      	ldr	r2, [r3, #0]
 8018124:	88bb      	ldrh	r3, [r7, #4]
 8018126:	4413      	add	r3, r2
 8018128:	613b      	str	r3, [r7, #16]

  // single byte access
  if (n <= lin_bytes) {
 801812a:	88fa      	ldrh	r2, [r7, #6]
 801812c:	8afb      	ldrh	r3, [r7, #22]
 801812e:	429a      	cmp	r2, r3
 8018130:	d806      	bhi.n	8018140 <ff_pull_n+0x48>
    // Linear only
    memcpy(app_buf, ff_buf, n);
 8018132:	88fb      	ldrh	r3, [r7, #6]
 8018134:	461a      	mov	r2, r3
 8018136:	6939      	ldr	r1, [r7, #16]
 8018138:	68b8      	ldr	r0, [r7, #8]
 801813a:	f004 ff97 	bl	801d06c <memcpy>
  } else {
    // Wrap around
    memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
    memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
  }
}
 801813e:	e00e      	b.n	801815e <ff_pull_n+0x66>
    memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 8018140:	8afb      	ldrh	r3, [r7, #22]
 8018142:	461a      	mov	r2, r3
 8018144:	6939      	ldr	r1, [r7, #16]
 8018146:	68b8      	ldr	r0, [r7, #8]
 8018148:	f004 ff90 	bl	801d06c <memcpy>
    memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 801814c:	8afb      	ldrh	r3, [r7, #22]
 801814e:	68ba      	ldr	r2, [r7, #8]
 8018150:	18d0      	adds	r0, r2, r3
 8018152:	68fb      	ldr	r3, [r7, #12]
 8018154:	681b      	ldr	r3, [r3, #0]
 8018156:	8aba      	ldrh	r2, [r7, #20]
 8018158:	4619      	mov	r1, r3
 801815a:	f004 ff87 	bl	801d06c <memcpy>
}
 801815e:	bf00      	nop
 8018160:	3718      	adds	r7, #24
 8018162:	46bd      	mov	sp, r7
 8018164:	bd80      	pop	{r7, pc}

08018166 <advance_index>:
// Index Helper
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset) {
 8018166:	b480      	push	{r7}
 8018168:	b085      	sub	sp, #20
 801816a:	af00      	add	r7, sp, #0
 801816c:	4603      	mov	r3, r0
 801816e:	80fb      	strh	r3, [r7, #6]
 8018170:	460b      	mov	r3, r1
 8018172:	80bb      	strh	r3, [r7, #4]
 8018174:	4613      	mov	r3, r2
 8018176:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t)(idx + offset);
 8018178:	88ba      	ldrh	r2, [r7, #4]
 801817a:	887b      	ldrh	r3, [r7, #2]
 801817c:	4413      	add	r3, r2
 801817e:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8018180:	88ba      	ldrh	r2, [r7, #4]
 8018182:	89fb      	ldrh	r3, [r7, #14]
 8018184:	429a      	cmp	r2, r3
 8018186:	d804      	bhi.n	8018192 <advance_index+0x2c>
 8018188:	89fa      	ldrh	r2, [r7, #14]
 801818a:	88fb      	ldrh	r3, [r7, #6]
 801818c:	005b      	lsls	r3, r3, #1
 801818e:	429a      	cmp	r2, r3
 8018190:	db08      	blt.n	80181a4 <advance_index+0x3e>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8018192:	88fb      	ldrh	r3, [r7, #6]
 8018194:	005b      	lsls	r3, r3, #1
 8018196:	b29b      	uxth	r3, r3
 8018198:	425b      	negs	r3, r3
 801819a:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 801819c:	89fa      	ldrh	r2, [r7, #14]
 801819e:	89bb      	ldrh	r3, [r7, #12]
 80181a0:	4413      	add	r3, r2
 80181a2:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 80181a4:	89fb      	ldrh	r3, [r7, #14]
}
 80181a6:	4618      	mov	r0, r3
 80181a8:	3714      	adds	r7, #20
 80181aa:	46bd      	mov	sp, r7
 80181ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181b0:	4770      	bx	lr

080181b2 <correct_read_index>:
  return idx;
}

// Works on local copies of w
// When an overwritable fifo is overflowed, rd_idx will be re-index so that it forms a full fifo
static uint16_t correct_read_index(tu_fifo_t *f, uint16_t wr_idx) {
 80181b2:	b480      	push	{r7}
 80181b4:	b085      	sub	sp, #20
 80181b6:	af00      	add	r7, sp, #0
 80181b8:	6078      	str	r0, [r7, #4]
 80181ba:	460b      	mov	r3, r1
 80181bc:	807b      	strh	r3, [r7, #2]
  uint16_t rd_idx;
  if (wr_idx >= f->depth) {
 80181be:	687b      	ldr	r3, [r7, #4]
 80181c0:	889b      	ldrh	r3, [r3, #4]
 80181c2:	887a      	ldrh	r2, [r7, #2]
 80181c4:	429a      	cmp	r2, r3
 80181c6:	d305      	bcc.n	80181d4 <correct_read_index+0x22>
    rd_idx = wr_idx - f->depth;
 80181c8:	687b      	ldr	r3, [r7, #4]
 80181ca:	889b      	ldrh	r3, [r3, #4]
 80181cc:	887a      	ldrh	r2, [r7, #2]
 80181ce:	1ad3      	subs	r3, r2, r3
 80181d0:	81fb      	strh	r3, [r7, #14]
 80181d2:	e004      	b.n	80181de <correct_read_index+0x2c>
  } else {
    rd_idx = wr_idx + f->depth;
 80181d4:	687b      	ldr	r3, [r7, #4]
 80181d6:	889a      	ldrh	r2, [r3, #4]
 80181d8:	887b      	ldrh	r3, [r7, #2]
 80181da:	4413      	add	r3, r2
 80181dc:	81fb      	strh	r3, [r7, #14]
  }

  f->rd_idx = rd_idx;
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	89fa      	ldrh	r2, [r7, #14]
 80181e2:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80181e4:	89fb      	ldrh	r3, [r7, #14]
}
 80181e6:	4618      	mov	r0, r3
 80181e8:	3714      	adds	r7, #20
 80181ea:	46bd      	mov	sp, r7
 80181ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181f0:	4770      	bx	lr

080181f2 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    const tu_hwfifo_access_t *access_mode) {
 80181f2:	b580      	push	{r7, lr}
 80181f4:	b08c      	sub	sp, #48	@ 0x30
 80181f6:	af02      	add	r7, sp, #8
 80181f8:	60f8      	str	r0, [r7, #12]
 80181fa:	60b9      	str	r1, [r7, #8]
 80181fc:	4611      	mov	r1, r2
 80181fe:	461a      	mov	r2, r3
 8018200:	460b      	mov	r3, r1
 8018202:	80fb      	strh	r3, [r7, #6]
 8018204:	4613      	mov	r3, r2
 8018206:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8018208:	68fb      	ldr	r3, [r7, #12]
 801820a:	889b      	ldrh	r3, [r3, #4]
 801820c:	847b      	strh	r3, [r7, #34]	@ 0x22
 801820e:	88bb      	ldrh	r3, [r7, #4]
 8018210:	843b      	strh	r3, [r7, #32]
 8018212:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018214:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8018216:	8c3a      	ldrh	r2, [r7, #32]
 8018218:	8bfb      	ldrh	r3, [r7, #30]
 801821a:	1ad3      	subs	r3, r2, r3
 801821c:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 801821e:	69bb      	ldr	r3, [r7, #24]
 8018220:	2b00      	cmp	r3, #0
 8018222:	db02      	blt.n	801822a <tu_fifo_peek_n_access_mode+0x38>
    return (uint16_t)diff;
 8018224:	69bb      	ldr	r3, [r7, #24]
 8018226:	b29b      	uxth	r3, r3
 8018228:	e006      	b.n	8018238 <tu_fifo_peek_n_access_mode+0x46>
    return (uint16_t)(2 * depth + diff);
 801822a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801822c:	005b      	lsls	r3, r3, #1
 801822e:	b29a      	uxth	r2, r3
 8018230:	69bb      	ldr	r3, [r7, #24]
 8018232:	b29b      	uxth	r3, r3
 8018234:	4413      	add	r3, r2
 8018236:	b29b      	uxth	r3, r3
 8018238:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 801823a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801823c:	2b00      	cmp	r3, #0
 801823e:	d101      	bne.n	8018244 <tu_fifo_peek_n_access_mode+0x52>
    return 0; // nothing to peek
 8018240:	2300      	movs	r3, #0
 8018242:	e038      	b.n	80182b6 <tu_fifo_peek_n_access_mode+0xc4>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 8018244:	68fb      	ldr	r3, [r7, #12]
 8018246:	889b      	ldrh	r3, [r3, #4]
 8018248:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801824a:	429a      	cmp	r2, r3
 801824c:	d909      	bls.n	8018262 <tu_fifo_peek_n_access_mode+0x70>
    rd_idx = correct_read_index(f, wr_idx);
 801824e:	88bb      	ldrh	r3, [r7, #4]
 8018250:	4619      	mov	r1, r3
 8018252:	68f8      	ldr	r0, [r7, #12]
 8018254:	f7ff ffad 	bl	80181b2 <correct_read_index>
 8018258:	4603      	mov	r3, r0
 801825a:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 801825c:	68fb      	ldr	r3, [r7, #12]
 801825e:	889b      	ldrh	r3, [r3, #4]
 8018260:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 8018262:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8018264:	88fb      	ldrh	r3, [r7, #6]
 8018266:	429a      	cmp	r2, r3
 8018268:	d201      	bcs.n	801826e <tu_fifo_peek_n_access_mode+0x7c>
    n = count; // limit to available count
 801826a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801826c:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 801826e:	68fb      	ldr	r3, [r7, #12]
 8018270:	889b      	ldrh	r3, [r3, #4]
 8018272:	82fb      	strh	r3, [r7, #22]
 8018274:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018276:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8018278:	e003      	b.n	8018282 <tu_fifo_peek_n_access_mode+0x90>
    idx -= depth;
 801827a:	8aba      	ldrh	r2, [r7, #20]
 801827c:	8afb      	ldrh	r3, [r7, #22]
 801827e:	1ad3      	subs	r3, r2, r3
 8018280:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8018282:	8afa      	ldrh	r2, [r7, #22]
 8018284:	8abb      	ldrh	r3, [r7, #20]
 8018286:	429a      	cmp	r2, r3
 8018288:	d9f7      	bls.n	801827a <tu_fifo_peek_n_access_mode+0x88>
  return idx;
 801828a:	8abb      	ldrh	r3, [r7, #20]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 801828c:	84bb      	strh	r3, [r7, #36]	@ 0x24

#if CFG_TUSB_FIFO_HWFIFO_API
  if (access_mode != NULL) {
 801828e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018290:	2b00      	cmp	r3, #0
 8018292:	d009      	beq.n	80182a8 <tu_fifo_peek_n_access_mode+0xb6>
    hwff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 8018294:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8018296:	88fa      	ldrh	r2, [r7, #6]
 8018298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801829a:	9300      	str	r3, [sp, #0]
 801829c:	460b      	mov	r3, r1
 801829e:	68b9      	ldr	r1, [r7, #8]
 80182a0:	68f8      	ldr	r0, [r7, #12]
 80182a2:	f7ff fe3c 	bl	8017f1e <hwff_pull_n>
 80182a6:	e005      	b.n	80182b4 <tu_fifo_peek_n_access_mode+0xc2>
  } else
#endif
  {
    (void)access_mode;
    ff_pull_n(f, p_buffer, n, rd_ptr);
 80182a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80182aa:	88fa      	ldrh	r2, [r7, #6]
 80182ac:	68b9      	ldr	r1, [r7, #8]
 80182ae:	68f8      	ldr	r0, [r7, #12]
 80182b0:	f7ff ff22 	bl	80180f8 <ff_pull_n>
  }

  return n;
 80182b4:	88fb      	ldrh	r3, [r7, #6]
}
 80182b6:	4618      	mov	r0, r3
 80182b8:	3728      	adds	r7, #40	@ 0x28
 80182ba:	46bd      	mov	sp, r7
 80182bc:	bd80      	pop	{r7, pc}

080182be <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, const tu_hwfifo_access_t *access_mode) {
 80182be:	b580      	push	{r7, lr}
 80182c0:	b086      	sub	sp, #24
 80182c2:	af02      	add	r7, sp, #8
 80182c4:	60f8      	str	r0, [r7, #12]
 80182c6:	60b9      	str	r1, [r7, #8]
 80182c8:	603b      	str	r3, [r7, #0]
 80182ca:	4613      	mov	r3, r2
 80182cc:	80fb      	strh	r3, [r7, #6]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 80182ce:	68fb      	ldr	r3, [r7, #12]
 80182d0:	891b      	ldrh	r3, [r3, #8]
 80182d2:	b298      	uxth	r0, r3
 80182d4:	68fb      	ldr	r3, [r7, #12]
 80182d6:	895b      	ldrh	r3, [r3, #10]
 80182d8:	b29b      	uxth	r3, r3
 80182da:	88f9      	ldrh	r1, [r7, #6]
 80182dc:	683a      	ldr	r2, [r7, #0]
 80182de:	9201      	str	r2, [sp, #4]
 80182e0:	9300      	str	r3, [sp, #0]
 80182e2:	4603      	mov	r3, r0
 80182e4:	460a      	mov	r2, r1
 80182e6:	68b9      	ldr	r1, [r7, #8]
 80182e8:	68f8      	ldr	r0, [r7, #12]
 80182ea:	f7ff ff82 	bl	80181f2 <tu_fifo_peek_n_access_mode>
 80182ee:	4603      	mov	r3, r0
 80182f0:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80182f2:	68fb      	ldr	r3, [r7, #12]
 80182f4:	8898      	ldrh	r0, [r3, #4]
 80182f6:	68fb      	ldr	r3, [r7, #12]
 80182f8:	895b      	ldrh	r3, [r3, #10]
 80182fa:	b29b      	uxth	r3, r3
 80182fc:	88fa      	ldrh	r2, [r7, #6]
 80182fe:	4619      	mov	r1, r3
 8018300:	f7ff ff31 	bl	8018166 <advance_index>
 8018304:	4603      	mov	r3, r0
 8018306:	461a      	mov	r2, r3
 8018308:	68fb      	ldr	r3, [r7, #12]
 801830a:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 801830c:	88fb      	ldrh	r3, [r7, #6]
}
 801830e:	4618      	mov	r0, r3
 8018310:	3710      	adds	r7, #16
 8018312:	46bd      	mov	sp, r7
 8018314:	bd80      	pop	{r7, pc}

08018316 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n,
                                     const tu_hwfifo_access_t *access_mode) {
 8018316:	b580      	push	{r7, lr}
 8018318:	b094      	sub	sp, #80	@ 0x50
 801831a:	af02      	add	r7, sp, #8
 801831c:	60f8      	str	r0, [r7, #12]
 801831e:	60b9      	str	r1, [r7, #8]
 8018320:	603b      	str	r3, [r7, #0]
 8018322:	4613      	mov	r3, r2
 8018324:	80fb      	strh	r3, [r7, #6]
  if (n == 0) {
 8018326:	88fb      	ldrh	r3, [r7, #6]
 8018328:	2b00      	cmp	r3, #0
 801832a:	d101      	bne.n	8018330 <tu_fifo_write_n_access_mode+0x1a>
    return 0;
 801832c:	2300      	movs	r3, #0
 801832e:	e0c1      	b.n	80184b4 <tu_fifo_write_n_access_mode+0x19e>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8018330:	68fb      	ldr	r3, [r7, #12]
 8018332:	891b      	ldrh	r3, [r3, #8]
 8018334:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  uint16_t rd_idx = f->rd_idx;
 8018338:	68fb      	ldr	r3, [r7, #12]
 801833a:	895b      	ldrh	r3, [r3, #10]
 801833c:	87fb      	strh	r3, [r7, #62]	@ 0x3e

  const uint8_t *buf8 = (const uint8_t *)data;
 801833e:	68bb      	ldr	r3, [r7, #8]
 8018340:	643b      	str	r3, [r7, #64]	@ 0x40

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 8018342:	68fb      	ldr	r3, [r7, #12]
 8018344:	799b      	ldrb	r3, [r3, #6]
 8018346:	f083 0301 	eor.w	r3, r3, #1
 801834a:	b2db      	uxtb	r3, r3
 801834c:	2b00      	cmp	r3, #0
 801834e:	d036      	beq.n	80183be <tu_fifo_write_n_access_mode+0xa8>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8018350:	68fb      	ldr	r3, [r7, #12]
 8018352:	889b      	ldrh	r3, [r3, #4]
 8018354:	867b      	strh	r3, [r7, #50]	@ 0x32
 8018356:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801835a:	863b      	strh	r3, [r7, #48]	@ 0x30
 801835c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801835e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8018360:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8018362:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8018364:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018366:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8018368:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801836a:	853b      	strh	r3, [r7, #40]	@ 0x28
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 801836c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 801836e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018370:	1ad3      	subs	r3, r2, r3
 8018372:	627b      	str	r3, [r7, #36]	@ 0x24
  if (diff >= 0) {
 8018374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018376:	2b00      	cmp	r3, #0
 8018378:	db02      	blt.n	8018380 <tu_fifo_write_n_access_mode+0x6a>
    return (uint16_t)diff;
 801837a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801837c:	b29b      	uxth	r3, r3
 801837e:	e006      	b.n	801838e <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(2 * depth + diff);
 8018380:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8018382:	005b      	lsls	r3, r3, #1
 8018384:	b29a      	uxth	r2, r3
 8018386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018388:	b29b      	uxth	r3, r3
 801838a:	4413      	add	r3, r2
 801838c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801838e:	847b      	strh	r3, [r7, #34]	@ 0x22
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8018390:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8018392:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018394:	429a      	cmp	r2, r3
 8018396:	d904      	bls.n	80183a2 <tu_fifo_write_n_access_mode+0x8c>
 8018398:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 801839a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801839c:	1ad3      	subs	r3, r2, r3
 801839e:	b29b      	uxth	r3, r3
 80183a0:	e000      	b.n	80183a4 <tu_fifo_write_n_access_mode+0x8e>
 80183a2:	2300      	movs	r3, #0
 80183a4:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80183a6:	88fb      	ldrh	r3, [r7, #6]
 80183a8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80183aa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80183ac:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80183ae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80183b0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80183b2:	4293      	cmp	r3, r2
 80183b4:	bf28      	it	cs
 80183b6:	4613      	movcs	r3, r2
 80183b8:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 80183ba:	80fb      	strh	r3, [r7, #6]
 80183bc:	e046      	b.n	801844c <tu_fifo_write_n_access_mode+0x136>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 80183be:	68fb      	ldr	r3, [r7, #12]
 80183c0:	889b      	ldrh	r3, [r3, #4]
 80183c2:	88fa      	ldrh	r2, [r7, #6]
 80183c4:	429a      	cmp	r2, r3
 80183c6:	d311      	bcc.n	80183ec <tu_fifo_write_n_access_mode+0xd6>
      // Only copy last part
      if (access_mode == NULL) {
 80183c8:	683b      	ldr	r3, [r7, #0]
 80183ca:	2b00      	cmp	r3, #0
 80183cc:	d107      	bne.n	80183de <tu_fifo_write_n_access_mode+0xc8>
        buf8 += (n - f->depth);
 80183ce:	88fb      	ldrh	r3, [r7, #6]
 80183d0:	68fa      	ldr	r2, [r7, #12]
 80183d2:	8892      	ldrh	r2, [r2, #4]
 80183d4:	1a9b      	subs	r3, r3, r2
 80183d6:	461a      	mov	r2, r3
 80183d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80183da:	4413      	add	r3, r2
 80183dc:	643b      	str	r3, [r7, #64]	@ 0x40
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 80183de:	68fb      	ldr	r3, [r7, #12]
 80183e0:	889b      	ldrh	r3, [r3, #4]
 80183e2:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 80183e4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80183e6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80183ea:	e02f      	b.n	801844c <tu_fifo_write_n_access_mode+0x136>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 80183ec:	68fb      	ldr	r3, [r7, #12]
 80183ee:	889b      	ldrh	r3, [r3, #4]
 80183f0:	843b      	strh	r3, [r7, #32]
 80183f2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80183f6:	83fb      	strh	r3, [r7, #30]
 80183f8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80183fa:	83bb      	strh	r3, [r7, #28]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 80183fc:	8bfa      	ldrh	r2, [r7, #30]
 80183fe:	8bbb      	ldrh	r3, [r7, #28]
 8018400:	1ad3      	subs	r3, r2, r3
 8018402:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 8018404:	69bb      	ldr	r3, [r7, #24]
 8018406:	2b00      	cmp	r3, #0
 8018408:	db02      	blt.n	8018410 <tu_fifo_write_n_access_mode+0xfa>
    return (uint16_t)diff;
 801840a:	69bb      	ldr	r3, [r7, #24]
 801840c:	b29b      	uxth	r3, r3
 801840e:	e006      	b.n	801841e <tu_fifo_write_n_access_mode+0x108>
    return (uint16_t)(2 * depth + diff);
 8018410:	8c3b      	ldrh	r3, [r7, #32]
 8018412:	005b      	lsls	r3, r3, #1
 8018414:	b29a      	uxth	r2, r3
 8018416:	69bb      	ldr	r3, [r7, #24]
 8018418:	b29b      	uxth	r3, r3
 801841a:	4413      	add	r3, r2
 801841c:	b29b      	uxth	r3, r3
 801841e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
      if (overflowable_count + n >= 2 * f->depth) {
 8018420:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8018422:	88fb      	ldrh	r3, [r7, #6]
 8018424:	441a      	add	r2, r3
 8018426:	68fb      	ldr	r3, [r7, #12]
 8018428:	889b      	ldrh	r3, [r3, #4]
 801842a:	005b      	lsls	r3, r3, #1
 801842c:	429a      	cmp	r2, r3
 801842e:	db0d      	blt.n	801844c <tu_fifo_write_n_access_mode+0x136>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8018430:	68fb      	ldr	r3, [r7, #12]
 8018432:	8898      	ldrh	r0, [r3, #4]
 8018434:	68fb      	ldr	r3, [r7, #12]
 8018436:	889a      	ldrh	r2, [r3, #4]
 8018438:	88fb      	ldrh	r3, [r7, #6]
 801843a:	1ad3      	subs	r3, r2, r3
 801843c:	b29a      	uxth	r2, r3
 801843e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018440:	4619      	mov	r1, r3
 8018442:	f7ff fe90 	bl	8018166 <advance_index>
 8018446:	4603      	mov	r3, r0
 8018448:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 801844c:	88fb      	ldrh	r3, [r7, #6]
 801844e:	2b00      	cmp	r3, #0
 8018450:	d02f      	beq.n	80184b2 <tu_fifo_write_n_access_mode+0x19c>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8018452:	68fb      	ldr	r3, [r7, #12]
 8018454:	889b      	ldrh	r3, [r3, #4]
 8018456:	82fb      	strh	r3, [r7, #22]
 8018458:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801845c:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 801845e:	e003      	b.n	8018468 <tu_fifo_write_n_access_mode+0x152>
    idx -= depth;
 8018460:	8aba      	ldrh	r2, [r7, #20]
 8018462:	8afb      	ldrh	r3, [r7, #22]
 8018464:	1ad3      	subs	r3, r2, r3
 8018466:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8018468:	8afa      	ldrh	r2, [r7, #22]
 801846a:	8abb      	ldrh	r3, [r7, #20]
 801846c:	429a      	cmp	r2, r3
 801846e:	d9f7      	bls.n	8018460 <tu_fifo_write_n_access_mode+0x14a>
  return idx;
 8018470:	8abb      	ldrh	r3, [r7, #20]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8018472:	873b      	strh	r3, [r7, #56]	@ 0x38
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

#if CFG_TUSB_FIFO_HWFIFO_API
    if (access_mode != NULL) {
 8018474:	683b      	ldr	r3, [r7, #0]
 8018476:	2b00      	cmp	r3, #0
 8018478:	d009      	beq.n	801848e <tu_fifo_write_n_access_mode+0x178>
      hwff_push_n(f, buf8, n, wr_ptr, access_mode);
 801847a:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 801847c:	88fa      	ldrh	r2, [r7, #6]
 801847e:	683b      	ldr	r3, [r7, #0]
 8018480:	9300      	str	r3, [sp, #0]
 8018482:	460b      	mov	r3, r1
 8018484:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8018486:	68f8      	ldr	r0, [r7, #12]
 8018488:	f7ff fc93 	bl	8017db2 <hwff_push_n>
 801848c:	e005      	b.n	801849a <tu_fifo_write_n_access_mode+0x184>
    } else
#endif
    {
      ff_push_n(f, buf8, n, wr_ptr);
 801848e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8018490:	88fa      	ldrh	r2, [r7, #6]
 8018492:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8018494:	68f8      	ldr	r0, [r7, #12]
 8018496:	f7ff fdf8 	bl	801808a <ff_push_n>
    }
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 801849a:	68fb      	ldr	r3, [r7, #12]
 801849c:	889b      	ldrh	r3, [r3, #4]
 801849e:	88fa      	ldrh	r2, [r7, #6]
 80184a0:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 80184a4:	4618      	mov	r0, r3
 80184a6:	f7ff fe5e 	bl	8018166 <advance_index>
 80184aa:	4603      	mov	r3, r0
 80184ac:	461a      	mov	r2, r3
 80184ae:	68fb      	ldr	r3, [r7, #12]
 80184b0:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 80184b2:	88fb      	ldrh	r3, [r7, #6]
}
 80184b4:	4618      	mov	r0, r3
 80184b6:	3748      	adds	r7, #72	@ 0x48
 80184b8:	46bd      	mov	sp, r7
 80184ba:	bd80      	pop	{r7, pc}

080184bc <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 80184bc:	b480      	push	{r7}
 80184be:	b083      	sub	sp, #12
 80184c0:	af00      	add	r7, sp, #0
 80184c2:	4603      	mov	r3, r0
 80184c4:	6039      	str	r1, [r7, #0]
 80184c6:	71fb      	strb	r3, [r7, #7]
 80184c8:	4613      	mov	r3, r2
 80184ca:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 80184cc:	bf00      	nop
 80184ce:	370c      	adds	r7, #12
 80184d0:	46bd      	mov	sp, r7
 80184d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184d6:	4770      	bx	lr

080184d8 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 80184d8:	b480      	push	{r7}
 80184da:	b083      	sub	sp, #12
 80184dc:	af00      	add	r7, sp, #0
 80184de:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 80184e0:	bf00      	nop
 80184e2:	370c      	adds	r7, #12
 80184e4:	46bd      	mov	sp, r7
 80184e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184ea:	4770      	bx	lr

080184ec <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 80184ec:	b480      	push	{r7}
 80184ee:	af00      	add	r7, sp, #0
  return NULL;
 80184f0:	2300      	movs	r3, #0
}
 80184f2:	4618      	mov	r0, r3
 80184f4:	46bd      	mov	sp, r7
 80184f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184fa:	4770      	bx	lr

080184fc <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 80184fc:	b480      	push	{r7}
 80184fe:	af00      	add	r7, sp, #0
  return NULL;
 8018500:	2300      	movs	r3, #0
}
 8018502:	4618      	mov	r0, r3
 8018504:	46bd      	mov	sp, r7
 8018506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801850a:	4770      	bx	lr

0801850c <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 801850c:	b480      	push	{r7}
 801850e:	b083      	sub	sp, #12
 8018510:	af00      	add	r7, sp, #0
 8018512:	4603      	mov	r3, r0
 8018514:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8018516:	2300      	movs	r3, #0
}
 8018518:	4618      	mov	r0, r3
 801851a:	370c      	adds	r7, #12
 801851c:	46bd      	mov	sp, r7
 801851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018522:	4770      	bx	lr

08018524 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8018524:	b480      	push	{r7}
 8018526:	af00      	add	r7, sp, #0
}
 8018528:	bf00      	nop
 801852a:	46bd      	mov	sp, r7
 801852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018530:	4770      	bx	lr

08018532 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 8018532:	b480      	push	{r7}
 8018534:	af00      	add	r7, sp, #0
}
 8018536:	bf00      	nop
 8018538:	46bd      	mov	sp, r7
 801853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801853e:	4770      	bx	lr

08018540 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8018540:	b480      	push	{r7}
 8018542:	b083      	sub	sp, #12
 8018544:	af00      	add	r7, sp, #0
 8018546:	4603      	mov	r3, r0
 8018548:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 801854a:	bf00      	nop
 801854c:	370c      	adds	r7, #12
 801854e:	46bd      	mov	sp, r7
 8018550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018554:	4770      	bx	lr

08018556 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8018556:	b480      	push	{r7}
 8018558:	af00      	add	r7, sp, #0
}
 801855a:	bf00      	nop
 801855c:	46bd      	mov	sp, r7
 801855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018562:	4770      	bx	lr

08018564 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8018564:	b480      	push	{r7}
 8018566:	b083      	sub	sp, #12
 8018568:	af00      	add	r7, sp, #0
 801856a:	4603      	mov	r3, r0
 801856c:	603a      	str	r2, [r7, #0]
 801856e:	71fb      	strb	r3, [r7, #7]
 8018570:	460b      	mov	r3, r1
 8018572:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 8018574:	2300      	movs	r3, #0
}
 8018576:	4618      	mov	r0, r3
 8018578:	370c      	adds	r7, #12
 801857a:	46bd      	mov	sp, r7
 801857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018580:	4770      	bx	lr

08018582 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8018582:	b480      	push	{r7}
 8018584:	b083      	sub	sp, #12
 8018586:	af00      	add	r7, sp, #0
 8018588:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	2200      	movs	r2, #0
 801858e:	701a      	strb	r2, [r3, #0]
  return NULL;
 8018590:	2300      	movs	r3, #0
}
 8018592:	4618      	mov	r0, r3
 8018594:	370c      	adds	r7, #12
 8018596:	46bd      	mov	sp, r7
 8018598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801859c:	4770      	bx	lr
	...

080185a0 <tud_speed_get>:
#endif

//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+
tusb_speed_t tud_speed_get(void) {
 80185a0:	b480      	push	{r7}
 80185a2:	af00      	add	r7, sp, #0
  return (tusb_speed_t) _usbd_dev.speed;
 80185a4:	4b03      	ldr	r3, [pc, #12]	@ (80185b4 <tud_speed_get+0x14>)
 80185a6:	795b      	ldrb	r3, [r3, #5]
}
 80185a8:	4618      	mov	r0, r3
 80185aa:	46bd      	mov	sp, r7
 80185ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185b0:	4770      	bx	lr
 80185b2:	bf00      	nop
 80185b4:	24015b3c 	.word	0x24015b3c

080185b8 <tud_inited>:

void tud_sof_cb_enable(bool en) {
  usbd_sof_enable(_usbd_rhport, SOF_CONSUMER_USER, en);
}

bool tud_inited(void) {
 80185b8:	b480      	push	{r7}
 80185ba:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 80185bc:	4b05      	ldr	r3, [pc, #20]	@ (80185d4 <tud_inited+0x1c>)
 80185be:	781b      	ldrb	r3, [r3, #0]
 80185c0:	2bff      	cmp	r3, #255	@ 0xff
 80185c2:	bf14      	ite	ne
 80185c4:	2301      	movne	r3, #1
 80185c6:	2300      	moveq	r3, #0
 80185c8:	b2db      	uxtb	r3, r3
}
 80185ca:	4618      	mov	r0, r3
 80185cc:	46bd      	mov	sp, r7
 80185ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185d2:	4770      	bx	lr
 80185d4:	24000048 	.word	0x24000048

080185d8 <tud_rhport_init>:

bool tud_configure(uint8_t rhport, uint32_t cfg_id, const void* cfg_param) {
  return dcd_configure(rhport, cfg_id, cfg_param);
}

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 80185d8:	b580      	push	{r7, lr}
 80185da:	b08e      	sub	sp, #56	@ 0x38
 80185dc:	af00      	add	r7, sp, #0
 80185de:	4603      	mov	r3, r0
 80185e0:	6039      	str	r1, [r7, #0]
 80185e2:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 80185e4:	f7ff ffe8 	bl	80185b8 <tud_inited>
 80185e8:	4603      	mov	r3, r0
 80185ea:	2b00      	cmp	r3, #0
 80185ec:	d001      	beq.n	80185f2 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 80185ee:	2301      	movs	r3, #1
 80185f0:	e0b0      	b.n	8018754 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 80185f2:	683b      	ldr	r3, [r7, #0]
 80185f4:	2b00      	cmp	r3, #0
 80185f6:	d10a      	bne.n	801860e <tud_rhport_init+0x36>
 80185f8:	4b58      	ldr	r3, [pc, #352]	@ (801875c <tud_rhport_init+0x184>)
 80185fa:	61fb      	str	r3, [r7, #28]
 80185fc:	69fb      	ldr	r3, [r7, #28]
 80185fe:	681b      	ldr	r3, [r3, #0]
 8018600:	f003 0301 	and.w	r3, r3, #1
 8018604:	2b00      	cmp	r3, #0
 8018606:	d000      	beq.n	801860a <tud_rhport_init+0x32>
 8018608:	be00      	bkpt	0x0000
 801860a:	2300      	movs	r3, #0
 801860c:	e0a2      	b.n	8018754 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 801860e:	223b      	movs	r2, #59	@ 0x3b
 8018610:	2100      	movs	r1, #0
 8018612:	4853      	ldr	r0, [pc, #332]	@ (8018760 <tud_rhport_init+0x188>)
 8018614:	f004 fcf6 	bl	801d004 <memset>
  _usbd_queued_setup = 0;
 8018618:	4b52      	ldr	r3, [pc, #328]	@ (8018764 <tud_rhport_init+0x18c>)
 801861a:	2200      	movs	r2, #0
 801861c:	701a      	strb	r2, [r3, #0]
 801861e:	4b52      	ldr	r3, [pc, #328]	@ (8018768 <tud_rhport_init+0x190>)
 8018620:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8018622:	bf00      	nop
 8018624:	4b51      	ldr	r3, [pc, #324]	@ (801876c <tud_rhport_init+0x194>)
 8018626:	61bb      	str	r3, [r7, #24]
  osal_queue_def_t _name = {.interrupt_set = _int_set,                                                 \
                            .item_size     = sizeof(_type),                                            \
                            .ff            = TU_FIFO_INIT(_name##_buf, _depth * sizeof(_type), false)}

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  tu_fifo_clear(&qdef->ff);
 8018628:	69bb      	ldr	r3, [r7, #24]
 801862a:	3308      	adds	r3, #8
 801862c:	4618      	mov	r0, r3
 801862e:	f7ff fb0a 	bl	8017c46 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8018632:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8018634:	4a4e      	ldr	r2, [pc, #312]	@ (8018770 <tud_rhport_init+0x198>)
 8018636:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8018638:	4b4d      	ldr	r3, [pc, #308]	@ (8018770 <tud_rhport_init+0x198>)
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	2b00      	cmp	r3, #0
 801863e:	d10a      	bne.n	8018656 <tud_rhport_init+0x7e>
 8018640:	4b46      	ldr	r3, [pc, #280]	@ (801875c <tud_rhport_init+0x184>)
 8018642:	623b      	str	r3, [r7, #32]
 8018644:	6a3b      	ldr	r3, [r7, #32]
 8018646:	681b      	ldr	r3, [r3, #0]
 8018648:	f003 0301 	and.w	r3, r3, #1
 801864c:	2b00      	cmp	r3, #0
 801864e:	d000      	beq.n	8018652 <tud_rhport_init+0x7a>
 8018650:	be00      	bkpt	0x0000
 8018652:	2300      	movs	r3, #0
 8018654:	e07e      	b.n	8018754 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8018656:	4847      	ldr	r0, [pc, #284]	@ (8018774 <tud_rhport_init+0x19c>)
 8018658:	f7ff ff93 	bl	8018582 <usbd_app_driver_get_cb>
 801865c:	4603      	mov	r3, r0
 801865e:	4a46      	ldr	r2, [pc, #280]	@ (8018778 <tud_rhport_init+0x1a0>)
 8018660:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 8018662:	4b44      	ldr	r3, [pc, #272]	@ (8018774 <tud_rhport_init+0x19c>)
 8018664:	781b      	ldrb	r3, [r3, #0]
 8018666:	2bfd      	cmp	r3, #253	@ 0xfd
 8018668:	d90a      	bls.n	8018680 <tud_rhport_init+0xa8>
 801866a:	4b3c      	ldr	r3, [pc, #240]	@ (801875c <tud_rhport_init+0x184>)
 801866c:	627b      	str	r3, [r7, #36]	@ 0x24
 801866e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018670:	681b      	ldr	r3, [r3, #0]
 8018672:	f003 0301 	and.w	r3, r3, #1
 8018676:	2b00      	cmp	r3, #0
 8018678:	d000      	beq.n	801867c <tud_rhport_init+0xa4>
 801867a:	be00      	bkpt	0x0000
 801867c:	2300      	movs	r3, #0
 801867e:	e069      	b.n	8018754 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8018680:	2300      	movs	r3, #0
 8018682:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8018686:	e03f      	b.n	8018708 <tud_rhport_init+0x130>
 8018688:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801868c:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 801868e:	2300      	movs	r3, #0
 8018690:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8018692:	4b38      	ldr	r3, [pc, #224]	@ (8018774 <tud_rhport_init+0x19c>)
 8018694:	781b      	ldrb	r3, [r3, #0]
 8018696:	7cfa      	ldrb	r2, [r7, #19]
 8018698:	429a      	cmp	r2, r3
 801869a:	d209      	bcs.n	80186b0 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 801869c:	4b36      	ldr	r3, [pc, #216]	@ (8018778 <tud_rhport_init+0x1a0>)
 801869e:	6819      	ldr	r1, [r3, #0]
 80186a0:	7cfa      	ldrb	r2, [r7, #19]
 80186a2:	4613      	mov	r3, r2
 80186a4:	00db      	lsls	r3, r3, #3
 80186a6:	4413      	add	r3, r2
 80186a8:	009b      	lsls	r3, r3, #2
 80186aa:	440b      	add	r3, r1
 80186ac:	60fb      	str	r3, [r7, #12]
 80186ae:	e00f      	b.n	80186d0 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 80186b0:	4b30      	ldr	r3, [pc, #192]	@ (8018774 <tud_rhport_init+0x19c>)
 80186b2:	781b      	ldrb	r3, [r3, #0]
 80186b4:	7cfa      	ldrb	r2, [r7, #19]
 80186b6:	1ad3      	subs	r3, r2, r3
 80186b8:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80186ba:	7cfb      	ldrb	r3, [r7, #19]
 80186bc:	2b01      	cmp	r3, #1
 80186be:	d807      	bhi.n	80186d0 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 80186c0:	7cfa      	ldrb	r2, [r7, #19]
 80186c2:	4613      	mov	r3, r2
 80186c4:	00db      	lsls	r3, r3, #3
 80186c6:	4413      	add	r3, r2
 80186c8:	009b      	lsls	r3, r3, #2
 80186ca:	4a2c      	ldr	r2, [pc, #176]	@ (801877c <tud_rhport_init+0x1a4>)
 80186cc:	4413      	add	r3, r2
 80186ce:	60fb      	str	r3, [r7, #12]
  return driver;
 80186d0:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 80186d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 80186d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186d6:	2b00      	cmp	r3, #0
 80186d8:	d003      	beq.n	80186e2 <tud_rhport_init+0x10a>
 80186da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186dc:	685b      	ldr	r3, [r3, #4]
 80186de:	2b00      	cmp	r3, #0
 80186e0:	d10a      	bne.n	80186f8 <tud_rhport_init+0x120>
 80186e2:	4b1e      	ldr	r3, [pc, #120]	@ (801875c <tud_rhport_init+0x184>)
 80186e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80186e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80186e8:	681b      	ldr	r3, [r3, #0]
 80186ea:	f003 0301 	and.w	r3, r3, #1
 80186ee:	2b00      	cmp	r3, #0
 80186f0:	d000      	beq.n	80186f4 <tud_rhport_init+0x11c>
 80186f2:	be00      	bkpt	0x0000
 80186f4:	2300      	movs	r3, #0
 80186f6:	e02d      	b.n	8018754 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 80186f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80186fa:	685b      	ldr	r3, [r3, #4]
 80186fc:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80186fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018702:	3301      	adds	r3, #1
 8018704:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8018708:	4b1a      	ldr	r3, [pc, #104]	@ (8018774 <tud_rhport_init+0x19c>)
 801870a:	781b      	ldrb	r3, [r3, #0]
 801870c:	3302      	adds	r3, #2
 801870e:	b2db      	uxtb	r3, r3
 8018710:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8018714:	429a      	cmp	r2, r3
 8018716:	d3b7      	bcc.n	8018688 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 8018718:	4a19      	ldr	r2, [pc, #100]	@ (8018780 <tud_rhport_init+0x1a8>)
 801871a:	79fb      	ldrb	r3, [r7, #7]
 801871c:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 801871e:	79fb      	ldrb	r3, [r7, #7]
 8018720:	6839      	ldr	r1, [r7, #0]
 8018722:	4618      	mov	r0, r3
 8018724:	f002 fba8 	bl	801ae78 <dcd_init>
 8018728:	4603      	mov	r3, r0
 801872a:	f083 0301 	eor.w	r3, r3, #1
 801872e:	b2db      	uxtb	r3, r3
 8018730:	2b00      	cmp	r3, #0
 8018732:	d00a      	beq.n	801874a <tud_rhport_init+0x172>
 8018734:	4b09      	ldr	r3, [pc, #36]	@ (801875c <tud_rhport_init+0x184>)
 8018736:	633b      	str	r3, [r7, #48]	@ 0x30
 8018738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801873a:	681b      	ldr	r3, [r3, #0]
 801873c:	f003 0301 	and.w	r3, r3, #1
 8018740:	2b00      	cmp	r3, #0
 8018742:	d000      	beq.n	8018746 <tud_rhport_init+0x16e>
 8018744:	be00      	bkpt	0x0000
 8018746:	2300      	movs	r3, #0
 8018748:	e004      	b.n	8018754 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 801874a:	79fb      	ldrb	r3, [r7, #7]
 801874c:	4618      	mov	r0, r3
 801874e:	f002 fc2d 	bl	801afac <dcd_int_enable>

  return true;
 8018752:	2301      	movs	r3, #1
}
 8018754:	4618      	mov	r0, r3
 8018756:	3738      	adds	r7, #56	@ 0x38
 8018758:	46bd      	mov	sp, r7
 801875a:	bd80      	pop	{r7, pc}
 801875c:	e000edf0 	.word	0xe000edf0
 8018760:	24015b3c 	.word	0x24015b3c
 8018764:	24015b77 	.word	0x24015b77
 8018768:	2400004c 	.word	0x2400004c
 801876c:	24000054 	.word	0x24000054
 8018770:	24015c40 	.word	0x24015c40
 8018774:	24015b7c 	.word	0x24015b7c
 8018778:	24015b78 	.word	0x24015b78
 801877c:	0801e404 	.word	0x0801e404
 8018780:	24000048 	.word	0x24000048

08018784 <configuration_reset>:
  }

  return true;
}

static void configuration_reset(uint8_t rhport) {
 8018784:	b580      	push	{r7, lr}
 8018786:	b088      	sub	sp, #32
 8018788:	af00      	add	r7, sp, #0
 801878a:	4603      	mov	r3, r0
 801878c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 801878e:	2300      	movs	r3, #0
 8018790:	77fb      	strb	r3, [r7, #31]
 8018792:	e039      	b.n	8018808 <configuration_reset+0x84>
 8018794:	7ffb      	ldrb	r3, [r7, #31]
 8018796:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8018798:	2300      	movs	r3, #0
 801879a:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 801879c:	4b28      	ldr	r3, [pc, #160]	@ (8018840 <configuration_reset+0xbc>)
 801879e:	781b      	ldrb	r3, [r3, #0]
 80187a0:	7cfa      	ldrb	r2, [r7, #19]
 80187a2:	429a      	cmp	r2, r3
 80187a4:	d209      	bcs.n	80187ba <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 80187a6:	4b27      	ldr	r3, [pc, #156]	@ (8018844 <configuration_reset+0xc0>)
 80187a8:	6819      	ldr	r1, [r3, #0]
 80187aa:	7cfa      	ldrb	r2, [r7, #19]
 80187ac:	4613      	mov	r3, r2
 80187ae:	00db      	lsls	r3, r3, #3
 80187b0:	4413      	add	r3, r2
 80187b2:	009b      	lsls	r3, r3, #2
 80187b4:	440b      	add	r3, r1
 80187b6:	60fb      	str	r3, [r7, #12]
 80187b8:	e00f      	b.n	80187da <configuration_reset+0x56>
    drvid -= _app_driver_count;
 80187ba:	4b21      	ldr	r3, [pc, #132]	@ (8018840 <configuration_reset+0xbc>)
 80187bc:	781b      	ldrb	r3, [r3, #0]
 80187be:	7cfa      	ldrb	r2, [r7, #19]
 80187c0:	1ad3      	subs	r3, r2, r3
 80187c2:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80187c4:	7cfb      	ldrb	r3, [r7, #19]
 80187c6:	2b01      	cmp	r3, #1
 80187c8:	d807      	bhi.n	80187da <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 80187ca:	7cfa      	ldrb	r2, [r7, #19]
 80187cc:	4613      	mov	r3, r2
 80187ce:	00db      	lsls	r3, r3, #3
 80187d0:	4413      	add	r3, r2
 80187d2:	009b      	lsls	r3, r3, #2
 80187d4:	4a1c      	ldr	r2, [pc, #112]	@ (8018848 <configuration_reset+0xc4>)
 80187d6:	4413      	add	r3, r2
 80187d8:	60fb      	str	r3, [r7, #12]
  return driver;
 80187da:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 80187dc:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 80187de:	69bb      	ldr	r3, [r7, #24]
 80187e0:	2b00      	cmp	r3, #0
 80187e2:	d109      	bne.n	80187f8 <configuration_reset+0x74>
 80187e4:	4b19      	ldr	r3, [pc, #100]	@ (801884c <configuration_reset+0xc8>)
 80187e6:	617b      	str	r3, [r7, #20]
 80187e8:	697b      	ldr	r3, [r7, #20]
 80187ea:	681b      	ldr	r3, [r3, #0]
 80187ec:	f003 0301 	and.w	r3, r3, #1
 80187f0:	2b00      	cmp	r3, #0
 80187f2:	d020      	beq.n	8018836 <configuration_reset+0xb2>
 80187f4:	be00      	bkpt	0x0000
 80187f6:	e01e      	b.n	8018836 <configuration_reset+0xb2>
    driver->reset(rhport);
 80187f8:	69bb      	ldr	r3, [r7, #24]
 80187fa:	68db      	ldr	r3, [r3, #12]
 80187fc:	79fa      	ldrb	r2, [r7, #7]
 80187fe:	4610      	mov	r0, r2
 8018800:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8018802:	7ffb      	ldrb	r3, [r7, #31]
 8018804:	3301      	adds	r3, #1
 8018806:	77fb      	strb	r3, [r7, #31]
 8018808:	4b0d      	ldr	r3, [pc, #52]	@ (8018840 <configuration_reset+0xbc>)
 801880a:	781b      	ldrb	r3, [r3, #0]
 801880c:	3302      	adds	r3, #2
 801880e:	b2db      	uxtb	r3, r3
 8018810:	7ffa      	ldrb	r2, [r7, #31]
 8018812:	429a      	cmp	r2, r3
 8018814:	d3be      	bcc.n	8018794 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8018816:	223b      	movs	r2, #59	@ 0x3b
 8018818:	2100      	movs	r1, #0
 801881a:	480d      	ldr	r0, [pc, #52]	@ (8018850 <configuration_reset+0xcc>)
 801881c:	f004 fbf2 	bl	801d004 <memset>
  (void)memset(_usbd_dev.itf2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8018820:	2210      	movs	r2, #16
 8018822:	21ff      	movs	r1, #255	@ 0xff
 8018824:	480b      	ldr	r0, [pc, #44]	@ (8018854 <configuration_reset+0xd0>)
 8018826:	f004 fbed 	bl	801d004 <memset>
  (void)memset(_usbd_dev.ep2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.ep2drv));   // invalid mapping
 801882a:	2212      	movs	r2, #18
 801882c:	21ff      	movs	r1, #255	@ 0xff
 801882e:	480a      	ldr	r0, [pc, #40]	@ (8018858 <configuration_reset+0xd4>)
 8018830:	f004 fbe8 	bl	801d004 <memset>
 8018834:	e000      	b.n	8018838 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 8018836:	bf00      	nop
}
 8018838:	3720      	adds	r7, #32
 801883a:	46bd      	mov	sp, r7
 801883c:	bd80      	pop	{r7, pc}
 801883e:	bf00      	nop
 8018840:	24015b7c 	.word	0x24015b7c
 8018844:	24015b78 	.word	0x24015b78
 8018848:	0801e404 	.word	0x0801e404
 801884c:	e000edf0 	.word	0xe000edf0
 8018850:	24015b3c 	.word	0x24015b3c
 8018854:	24015b43 	.word	0x24015b43
 8018858:	24015b53 	.word	0x24015b53

0801885c <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 801885c:	b580      	push	{r7, lr}
 801885e:	b082      	sub	sp, #8
 8018860:	af00      	add	r7, sp, #0
 8018862:	4603      	mov	r3, r0
 8018864:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8018866:	79fb      	ldrb	r3, [r7, #7]
 8018868:	4618      	mov	r0, r3
 801886a:	f7ff ff8b 	bl	8018784 <configuration_reset>
  usbd_control_reset();
 801886e:	f001 fdf7 	bl	801a460 <usbd_control_reset>
}
 8018872:	bf00      	nop
 8018874:	3708      	adds	r7, #8
 8018876:	46bd      	mov	sp, r7
 8018878:	bd80      	pop	{r7, pc}
	...

0801887c <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 801887c:	b590      	push	{r4, r7, lr}
 801887e:	b095      	sub	sp, #84	@ 0x54
 8018880:	af00      	add	r7, sp, #0
 8018882:	6078      	str	r0, [r7, #4]
 8018884:	460b      	mov	r3, r1
 8018886:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 8018888:	f7ff fe96 	bl	80185b8 <tud_inited>
 801888c:	4603      	mov	r3, r0
 801888e:	f083 0301 	eor.w	r3, r3, #1
 8018892:	b2db      	uxtb	r3, r3
 8018894:	2b00      	cmp	r3, #0
 8018896:	f040 8199 	bne.w	8018bcc <tud_task_ext+0x350>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 801889a:	4bad      	ldr	r3, [pc, #692]	@ (8018b50 <tud_task_ext+0x2d4>)
 801889c:	681b      	ldr	r3, [r3, #0]
 801889e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80188a0:	f107 0308 	add.w	r3, r7, #8
 80188a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80188a6:	687b      	ldr	r3, [r7, #4]
 80188a8:	633b      	str	r3, [r7, #48]	@ 0x30
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 80188aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188ac:	681b      	ldr	r3, [r3, #0]
 80188ae:	2000      	movs	r0, #0
 80188b0:	4798      	blx	r3
  const bool success = tu_fifo_read_n(&qhdl->ff, data, qhdl->item_size);
 80188b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188b4:	3308      	adds	r3, #8
 80188b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80188b8:	8892      	ldrh	r2, [r2, #4]
 80188ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80188bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80188be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80188c0:	4613      	mov	r3, r2
 80188c2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_read_n_access_mode(f, buffer, n, NULL);
 80188c4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80188c6:	2300      	movs	r3, #0
 80188c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80188ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80188cc:	f7ff fcf7 	bl	80182be <tu_fifo_read_n_access_mode>
 80188d0:	4603      	mov	r3, r0
 80188d2:	2b00      	cmp	r3, #0
 80188d4:	bf14      	ite	ne
 80188d6:	2301      	movne	r3, #1
 80188d8:	2300      	moveq	r3, #0
 80188da:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  qhdl->interrupt_set(true);
 80188de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188e0:	681b      	ldr	r3, [r3, #0]
 80188e2:	2001      	movs	r0, #1
 80188e4:	4798      	blx	r3

  return success;
 80188e6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80188ea:	f083 0301 	eor.w	r3, r3, #1
 80188ee:	b2db      	uxtb	r3, r3
 80188f0:	2b00      	cmp	r3, #0
 80188f2:	f040 816d 	bne.w	8018bd0 <tud_task_ext+0x354>
      TU_LOG_USBD("\r\n"); // extra line for setup
    }
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 80188f6:	7a7b      	ldrb	r3, [r7, #9]
 80188f8:	3b01      	subs	r3, #1
 80188fa:	2b07      	cmp	r3, #7
 80188fc:	f200 814e 	bhi.w	8018b9c <tud_task_ext+0x320>
 8018900:	a201      	add	r2, pc, #4	@ (adr r2, 8018908 <tud_task_ext+0x8c>)
 8018902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018906:	bf00      	nop
 8018908:	08018929 	.word	0x08018929
 801890c:	08018939 	.word	0x08018939
 8018910:	08018b6d 	.word	0x08018b6d
 8018914:	08018b09 	.word	0x08018b09
 8018918:	08018b2f 	.word	0x08018b2f
 801891c:	08018947 	.word	0x08018947
 8018920:	080189f3 	.word	0x080189f3
 8018924:	08018b3f 	.word	0x08018b3f
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8018928:	7a3b      	ldrb	r3, [r7, #8]
 801892a:	4618      	mov	r0, r3
 801892c:	f7ff ff96 	bl	801885c <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8018930:	7b3a      	ldrb	r2, [r7, #12]
 8018932:	4b88      	ldr	r3, [pc, #544]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018934:	715a      	strb	r2, [r3, #5]
        break;
 8018936:	e148      	b.n	8018bca <tud_task_ext+0x34e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 8018938:	7a3b      	ldrb	r3, [r7, #8]
 801893a:	4618      	mov	r0, r3
 801893c:	f7ff ff8e 	bl	801885c <usbd_reset>
        tud_umount_cb();
 8018940:	f7ff fdf7 	bl	8018532 <tud_umount_cb>
        break;
 8018944:	e141      	b.n	8018bca <tud_task_ext+0x34e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 8018946:	4b84      	ldr	r3, [pc, #528]	@ (8018b58 <tud_task_ext+0x2dc>)
 8018948:	781b      	ldrb	r3, [r3, #0]
 801894a:	b2db      	uxtb	r3, r3
 801894c:	2b00      	cmp	r3, #0
 801894e:	d10a      	bne.n	8018966 <tud_task_ext+0xea>
 8018950:	4b82      	ldr	r3, [pc, #520]	@ (8018b5c <tud_task_ext+0x2e0>)
 8018952:	643b      	str	r3, [r7, #64]	@ 0x40
 8018954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018956:	681b      	ldr	r3, [r3, #0]
 8018958:	f003 0301 	and.w	r3, r3, #1
 801895c:	2b00      	cmp	r3, #0
 801895e:	f000 8139 	beq.w	8018bd4 <tud_task_ext+0x358>
 8018962:	be00      	bkpt	0x0000
 8018964:	e136      	b.n	8018bd4 <tud_task_ext+0x358>
        _usbd_queued_setup--;
 8018966:	4b7c      	ldr	r3, [pc, #496]	@ (8018b58 <tud_task_ext+0x2dc>)
 8018968:	781b      	ldrb	r3, [r3, #0]
 801896a:	b2db      	uxtb	r3, r3
 801896c:	3b01      	subs	r3, #1
 801896e:	b2da      	uxtb	r2, r3
 8018970:	4b79      	ldr	r3, [pc, #484]	@ (8018b58 <tud_task_ext+0x2dc>)
 8018972:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8018974:	4b78      	ldr	r3, [pc, #480]	@ (8018b58 <tud_task_ext+0x2dc>)
 8018976:	781b      	ldrb	r3, [r3, #0]
 8018978:	b2db      	uxtb	r3, r3
 801897a:	2b00      	cmp	r3, #0
 801897c:	f040 8118 	bne.w	8018bb0 <tud_task_ext+0x334>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8018980:	4b74      	ldr	r3, [pc, #464]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018982:	2201      	movs	r2, #1
 8018984:	701a      	strb	r2, [r3, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 8018986:	4a73      	ldr	r2, [pc, #460]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018988:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 801898c:	f023 0301 	bic.w	r3, r3, #1
 8018990:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8018994:	4a6f      	ldr	r2, [pc, #444]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018996:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 801899a:	f023 0304 	bic.w	r3, r3, #4
 801899e:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 80189a2:	4a6c      	ldr	r2, [pc, #432]	@ (8018b54 <tud_task_ext+0x2d8>)
 80189a4:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 80189a8:	f023 0301 	bic.w	r3, r3, #1
 80189ac:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 80189b0:	4a68      	ldr	r2, [pc, #416]	@ (8018b54 <tud_task_ext+0x2d8>)
 80189b2:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 80189b6:	f023 0304 	bic.w	r3, r3, #4
 80189ba:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 80189be:	7a3a      	ldrb	r2, [r7, #8]
 80189c0:	f107 0308 	add.w	r3, r7, #8
 80189c4:	3304      	adds	r3, #4
 80189c6:	4619      	mov	r1, r3
 80189c8:	4610      	mov	r0, r2
 80189ca:	f000 f925 	bl	8018c18 <process_control_request>
 80189ce:	4603      	mov	r3, r0
 80189d0:	f083 0301 	eor.w	r3, r3, #1
 80189d4:	b2db      	uxtb	r3, r3
 80189d6:	2b00      	cmp	r3, #0
 80189d8:	f000 80ec 	beq.w	8018bb4 <tud_task_ext+0x338>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 80189dc:	7a3b      	ldrb	r3, [r7, #8]
 80189de:	2100      	movs	r1, #0
 80189e0:	4618      	mov	r0, r3
 80189e2:	f002 fd9f 	bl	801b524 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 80189e6:	7a3b      	ldrb	r3, [r7, #8]
 80189e8:	2180      	movs	r1, #128	@ 0x80
 80189ea:	4618      	mov	r0, r3
 80189ec:	f002 fd9a 	bl	801b524 <dcd_edpt_stall>
        }
        break;
 80189f0:	e0e0      	b.n	8018bb4 <tud_task_ext+0x338>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 80189f2:	7b3b      	ldrb	r3, [r7, #12]
 80189f4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80189f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80189fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8018a00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8018a04:	f003 030f 	and.w	r3, r3, #15
 8018a08:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 8018a0a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8018a0e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8018a12:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8018a16:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8018a1a:	09db      	lsrs	r3, r3, #7
 8018a1c:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8018a1e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8018a22:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8018a26:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8018a2a:	494a      	ldr	r1, [pc, #296]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018a2c:	0052      	lsls	r2, r2, #1
 8018a2e:	440a      	add	r2, r1
 8018a30:	4413      	add	r3, r2
 8018a32:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8018a36:	7853      	ldrb	r3, [r2, #1]
 8018a38:	f023 0301 	bic.w	r3, r3, #1
 8018a3c:	7053      	strb	r3, [r2, #1]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8018a3e:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8018a42:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8018a46:	4943      	ldr	r1, [pc, #268]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018a48:	0052      	lsls	r2, r2, #1
 8018a4a:	440a      	add	r2, r1
 8018a4c:	4413      	add	r3, r2
 8018a4e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8018a52:	7853      	ldrb	r3, [r2, #1]
 8018a54:	f023 0304 	bic.w	r3, r3, #4
 8018a58:	7053      	strb	r3, [r2, #1]

        if (0 == epnum) {
 8018a5a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8018a5e:	2b00      	cmp	r3, #0
 8018a60:	d107      	bne.n	8018a72 <tud_task_ext+0x1f6>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8018a62:	7a38      	ldrb	r0, [r7, #8]
 8018a64:	7b7a      	ldrb	r2, [r7, #13]
 8018a66:	693b      	ldr	r3, [r7, #16]
 8018a68:	f897 104f 	ldrb.w	r1, [r7, #79]	@ 0x4f
 8018a6c:	f001 fd2e 	bl	801a4cc <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8018a70:	e0ab      	b.n	8018bca <tud_task_ext+0x34e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8018a72:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8018a76:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8018a7a:	4936      	ldr	r1, [pc, #216]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018a7c:	0052      	lsls	r2, r2, #1
 8018a7e:	440a      	add	r2, r1
 8018a80:	4413      	add	r3, r2
 8018a82:	3317      	adds	r3, #23
 8018a84:	781b      	ldrb	r3, [r3, #0]
 8018a86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  usbd_class_driver_t const *driver = NULL;
 8018a8a:	2300      	movs	r3, #0
 8018a8c:	61fb      	str	r3, [r7, #28]
  if (drvid < _app_driver_count) {
 8018a8e:	4b34      	ldr	r3, [pc, #208]	@ (8018b60 <tud_task_ext+0x2e4>)
 8018a90:	781b      	ldrb	r3, [r3, #0]
 8018a92:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018a96:	429a      	cmp	r2, r3
 8018a98:	d20a      	bcs.n	8018ab0 <tud_task_ext+0x234>
    driver = &_app_driver[drvid];
 8018a9a:	4b32      	ldr	r3, [pc, #200]	@ (8018b64 <tud_task_ext+0x2e8>)
 8018a9c:	6819      	ldr	r1, [r3, #0]
 8018a9e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018aa2:	4613      	mov	r3, r2
 8018aa4:	00db      	lsls	r3, r3, #3
 8018aa6:	4413      	add	r3, r2
 8018aa8:	009b      	lsls	r3, r3, #2
 8018aaa:	440b      	add	r3, r1
 8018aac:	61fb      	str	r3, [r7, #28]
 8018aae:	e013      	b.n	8018ad8 <tud_task_ext+0x25c>
    drvid -= _app_driver_count;
 8018ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8018b60 <tud_task_ext+0x2e4>)
 8018ab2:	781b      	ldrb	r3, [r3, #0]
 8018ab4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018ab8:	1ad3      	subs	r3, r2, r3
 8018aba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8018abe:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018ac2:	2b01      	cmp	r3, #1
 8018ac4:	d808      	bhi.n	8018ad8 <tud_task_ext+0x25c>
      driver = &_usbd_driver[drvid];
 8018ac6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018aca:	4613      	mov	r3, r2
 8018acc:	00db      	lsls	r3, r3, #3
 8018ace:	4413      	add	r3, r2
 8018ad0:	009b      	lsls	r3, r3, #2
 8018ad2:	4a25      	ldr	r2, [pc, #148]	@ (8018b68 <tud_task_ext+0x2ec>)
 8018ad4:	4413      	add	r3, r2
 8018ad6:	61fb      	str	r3, [r7, #28]
  return driver;
 8018ad8:	69fb      	ldr	r3, [r7, #28]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8018ada:	64bb      	str	r3, [r7, #72]	@ 0x48
          TU_ASSERT(driver,);
 8018adc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018ade:	2b00      	cmp	r3, #0
 8018ae0:	d109      	bne.n	8018af6 <tud_task_ext+0x27a>
 8018ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8018b5c <tud_task_ext+0x2e0>)
 8018ae4:	647b      	str	r3, [r7, #68]	@ 0x44
 8018ae6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018ae8:	681b      	ldr	r3, [r3, #0]
 8018aea:	f003 0301 	and.w	r3, r3, #1
 8018aee:	2b00      	cmp	r3, #0
 8018af0:	d072      	beq.n	8018bd8 <tud_task_ext+0x35c>
 8018af2:	be00      	bkpt	0x0000
 8018af4:	e070      	b.n	8018bd8 <tud_task_ext+0x35c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8018af6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018af8:	699c      	ldr	r4, [r3, #24]
 8018afa:	7a38      	ldrb	r0, [r7, #8]
 8018afc:	7b7a      	ldrb	r2, [r7, #13]
 8018afe:	693b      	ldr	r3, [r7, #16]
 8018b00:	f897 104f 	ldrb.w	r1, [r7, #79]	@ 0x4f
 8018b04:	47a0      	blx	r4
        break;
 8018b06:	e060      	b.n	8018bca <tud_task_ext+0x34e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 8018b08:	4b12      	ldr	r3, [pc, #72]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018b0a:	781b      	ldrb	r3, [r3, #0]
 8018b0c:	b2db      	uxtb	r3, r3
 8018b0e:	2b00      	cmp	r3, #0
 8018b10:	d052      	beq.n	8018bb8 <tud_task_ext+0x33c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8018b12:	4b10      	ldr	r3, [pc, #64]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018b14:	78db      	ldrb	r3, [r3, #3]
 8018b16:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8018b1a:	b2db      	uxtb	r3, r3
 8018b1c:	2b00      	cmp	r3, #0
 8018b1e:	bf14      	ite	ne
 8018b20:	2301      	movne	r3, #1
 8018b22:	2300      	moveq	r3, #0
 8018b24:	b2db      	uxtb	r3, r3
 8018b26:	4618      	mov	r0, r3
 8018b28:	f7ff fd0a 	bl	8018540 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8018b2c:	e044      	b.n	8018bb8 <tud_task_ext+0x33c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 8018b2e:	4b09      	ldr	r3, [pc, #36]	@ (8018b54 <tud_task_ext+0x2d8>)
 8018b30:	781b      	ldrb	r3, [r3, #0]
 8018b32:	b2db      	uxtb	r3, r3
 8018b34:	2b00      	cmp	r3, #0
 8018b36:	d041      	beq.n	8018bbc <tud_task_ext+0x340>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 8018b38:	f7ff fd0d 	bl	8018556 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8018b3c:	e03e      	b.n	8018bbc <tud_task_ext+0x340>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 8018b3e:	68fb      	ldr	r3, [r7, #12]
 8018b40:	2b00      	cmp	r3, #0
 8018b42:	d03d      	beq.n	8018bc0 <tud_task_ext+0x344>
          event.func_call.func(event.func_call.param);
 8018b44:	68fb      	ldr	r3, [r7, #12]
 8018b46:	693a      	ldr	r2, [r7, #16]
 8018b48:	4610      	mov	r0, r2
 8018b4a:	4798      	blx	r3
        }
        break;
 8018b4c:	e038      	b.n	8018bc0 <tud_task_ext+0x344>
 8018b4e:	bf00      	nop
 8018b50:	24015c40 	.word	0x24015c40
 8018b54:	24015b3c 	.word	0x24015b3c
 8018b58:	24015b77 	.word	0x24015b77
 8018b5c:	e000edf0 	.word	0xe000edf0
 8018b60:	24015b7c 	.word	0x24015b7c
 8018b64:	24015b78 	.word	0x24015b78
 8018b68:	0801e404 	.word	0x0801e404

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8018b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8018be0 <tud_task_ext+0x364>)
 8018b6e:	799b      	ldrb	r3, [r3, #6]
 8018b70:	b2db      	uxtb	r3, r3
 8018b72:	61bb      	str	r3, [r7, #24]
 8018b74:	2300      	movs	r3, #0
 8018b76:	75fb      	strb	r3, [r7, #23]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8018b78:	7dfb      	ldrb	r3, [r7, #23]
 8018b7a:	69ba      	ldr	r2, [r7, #24]
 8018b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8018b80:	f003 0301 	and.w	r3, r3, #1
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	bf14      	ite	ne
 8018b88:	2301      	movne	r3, #1
 8018b8a:	2300      	moveq	r3, #0
 8018b8c:	b2db      	uxtb	r3, r3
 8018b8e:	2b00      	cmp	r3, #0
 8018b90:	d018      	beq.n	8018bc4 <tud_task_ext+0x348>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8018b92:	68fb      	ldr	r3, [r7, #12]
 8018b94:	4618      	mov	r0, r3
 8018b96:	f7ff fc9f 	bl	80184d8 <tud_sof_cb>
        }
      break;
 8018b9a:	e013      	b.n	8018bc4 <tud_task_ext+0x348>

      default:
        TU_BREAKPOINT();
 8018b9c:	4b11      	ldr	r3, [pc, #68]	@ (8018be4 <tud_task_ext+0x368>)
 8018b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018ba2:	681b      	ldr	r3, [r3, #0]
 8018ba4:	f003 0301 	and.w	r3, r3, #1
 8018ba8:	2b00      	cmp	r3, #0
 8018baa:	d00d      	beq.n	8018bc8 <tud_task_ext+0x34c>
 8018bac:	be00      	bkpt	0x0000
        break;
 8018bae:	e00b      	b.n	8018bc8 <tud_task_ext+0x34c>
          break;
 8018bb0:	bf00      	nop
 8018bb2:	e672      	b.n	801889a <tud_task_ext+0x1e>
        break;
 8018bb4:	bf00      	nop
 8018bb6:	e670      	b.n	801889a <tud_task_ext+0x1e>
        break;
 8018bb8:	bf00      	nop
 8018bba:	e66e      	b.n	801889a <tud_task_ext+0x1e>
        break;
 8018bbc:	bf00      	nop
 8018bbe:	e66c      	b.n	801889a <tud_task_ext+0x1e>
        break;
 8018bc0:	bf00      	nop
 8018bc2:	e66a      	b.n	801889a <tud_task_ext+0x1e>
      break;
 8018bc4:	bf00      	nop
 8018bc6:	e668      	b.n	801889a <tud_task_ext+0x1e>
        break;
 8018bc8:	bf00      	nop
  while (1) {
 8018bca:	e666      	b.n	801889a <tud_task_ext+0x1e>
    return;
 8018bcc:	bf00      	nop
 8018bce:	e004      	b.n	8018bda <tud_task_ext+0x35e>
      return;
 8018bd0:	bf00      	nop
 8018bd2:	e002      	b.n	8018bda <tud_task_ext+0x35e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 8018bd4:	bf00      	nop
 8018bd6:	e000      	b.n	8018bda <tud_task_ext+0x35e>
          TU_ASSERT(driver,);
 8018bd8:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 8018bda:	3754      	adds	r7, #84	@ 0x54
 8018bdc:	46bd      	mov	sp, r7
 8018bde:	bd90      	pop	{r4, r7, pc}
 8018be0:	24015b3c 	.word	0x24015b3c
 8018be4:	e000edf0 	.word	0xe000edf0

08018be8 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 8018be8:	b580      	push	{r7, lr}
 8018bea:	b084      	sub	sp, #16
 8018bec:	af00      	add	r7, sp, #0
 8018bee:	4603      	mov	r3, r0
 8018bf0:	60b9      	str	r1, [r7, #8]
 8018bf2:	607a      	str	r2, [r7, #4]
 8018bf4:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8018bf6:	68bb      	ldr	r3, [r7, #8]
 8018bf8:	695b      	ldr	r3, [r3, #20]
 8018bfa:	4618      	mov	r0, r3
 8018bfc:	f001 fc3c 	bl	801a478 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8018c00:	68bb      	ldr	r3, [r7, #8]
 8018c02:	695b      	ldr	r3, [r3, #20]
 8018c04:	7bf8      	ldrb	r0, [r7, #15]
 8018c06:	687a      	ldr	r2, [r7, #4]
 8018c08:	2101      	movs	r1, #1
 8018c0a:	4798      	blx	r3
 8018c0c:	4603      	mov	r3, r0
}
 8018c0e:	4618      	mov	r0, r3
 8018c10:	3710      	adds	r7, #16
 8018c12:	46bd      	mov	sp, r7
 8018c14:	bd80      	pop	{r7, pc}
	...

08018c18 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 8018c18:	b580      	push	{r7, lr}
 8018c1a:	b09a      	sub	sp, #104	@ 0x68
 8018c1c:	af00      	add	r7, sp, #0
 8018c1e:	4603      	mov	r3, r0
 8018c20:	6039      	str	r1, [r7, #0]
 8018c22:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8018c24:	2000      	movs	r0, #0
 8018c26:	f001 fc27 	bl	801a478 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 8018c2a:	683b      	ldr	r3, [r7, #0]
 8018c2c:	781b      	ldrb	r3, [r3, #0]
 8018c2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8018c32:	b2db      	uxtb	r3, r3
 8018c34:	2b60      	cmp	r3, #96	@ 0x60
 8018c36:	d10a      	bne.n	8018c4e <process_control_request+0x36>
 8018c38:	4ba6      	ldr	r3, [pc, #664]	@ (8018ed4 <process_control_request+0x2bc>)
 8018c3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8018c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018c3e:	681b      	ldr	r3, [r3, #0]
 8018c40:	f003 0301 	and.w	r3, r3, #1
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d000      	beq.n	8018c4a <process_control_request+0x32>
 8018c48:	be00      	bkpt	0x0000
 8018c4a:	2300      	movs	r3, #0
 8018c4c:	e2be      	b.n	80191cc <process_control_request+0x5b4>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 8018c4e:	683b      	ldr	r3, [r7, #0]
 8018c50:	781b      	ldrb	r3, [r3, #0]
 8018c52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8018c56:	b2db      	uxtb	r3, r3
 8018c58:	2b40      	cmp	r3, #64	@ 0x40
 8018c5a:	d10a      	bne.n	8018c72 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 8018c5c:	489e      	ldr	r0, [pc, #632]	@ (8018ed8 <process_control_request+0x2c0>)
 8018c5e:	f001 fc0b 	bl	801a478 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8018c62:	79fb      	ldrb	r3, [r7, #7]
 8018c64:	683a      	ldr	r2, [r7, #0]
 8018c66:	2101      	movs	r1, #1
 8018c68:	4618      	mov	r0, r3
 8018c6a:	f7ff fc7b 	bl	8018564 <tud_vendor_control_xfer_cb>
 8018c6e:	4603      	mov	r3, r0
 8018c70:	e2ac      	b.n	80191cc <process_control_request+0x5b4>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 8018c72:	683b      	ldr	r3, [r7, #0]
 8018c74:	781b      	ldrb	r3, [r3, #0]
 8018c76:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8018c7a:	b2db      	uxtb	r3, r3
 8018c7c:	2b02      	cmp	r3, #2
 8018c7e:	f000 81c3 	beq.w	8019008 <process_control_request+0x3f0>
 8018c82:	2b02      	cmp	r3, #2
 8018c84:	f300 8295 	bgt.w	80191b2 <process_control_request+0x59a>
 8018c88:	2b00      	cmp	r3, #0
 8018c8a:	d003      	beq.n	8018c94 <process_control_request+0x7c>
 8018c8c:	2b01      	cmp	r3, #1
 8018c8e:	f000 8145 	beq.w	8018f1c <process_control_request+0x304>
 8018c92:	e28e      	b.n	80191b2 <process_control_request+0x59a>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 8018c94:	683b      	ldr	r3, [r7, #0]
 8018c96:	781b      	ldrb	r3, [r3, #0]
 8018c98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8018c9c:	b2db      	uxtb	r3, r3
 8018c9e:	2b20      	cmp	r3, #32
 8018ca0:	d14a      	bne.n	8018d38 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 8018ca2:	683b      	ldr	r3, [r7, #0]
 8018ca4:	889b      	ldrh	r3, [r3, #4]
 8018ca6:	b29b      	uxth	r3, r3
 8018ca8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8018caa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8018cac:	b2db      	uxtb	r3, r3
 8018cae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8018cb2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8018cb6:	2b0f      	cmp	r3, #15
 8018cb8:	d901      	bls.n	8018cbe <process_control_request+0xa6>
 8018cba:	2300      	movs	r3, #0
 8018cbc:	e286      	b.n	80191cc <process_control_request+0x5b4>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8018cbe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8018cc2:	4a86      	ldr	r2, [pc, #536]	@ (8018edc <process_control_request+0x2c4>)
 8018cc4:	4413      	add	r3, r2
 8018cc6:	79db      	ldrb	r3, [r3, #7]
 8018cc8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 8018ccc:	2300      	movs	r3, #0
 8018cce:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 8018cd0:	4b83      	ldr	r3, [pc, #524]	@ (8018ee0 <process_control_request+0x2c8>)
 8018cd2:	781b      	ldrb	r3, [r3, #0]
 8018cd4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8018cd8:	429a      	cmp	r2, r3
 8018cda:	d20a      	bcs.n	8018cf2 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 8018cdc:	4b81      	ldr	r3, [pc, #516]	@ (8018ee4 <process_control_request+0x2cc>)
 8018cde:	6819      	ldr	r1, [r3, #0]
 8018ce0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8018ce4:	4613      	mov	r3, r2
 8018ce6:	00db      	lsls	r3, r3, #3
 8018ce8:	4413      	add	r3, r2
 8018cea:	009b      	lsls	r3, r3, #2
 8018cec:	440b      	add	r3, r1
 8018cee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018cf0:	e013      	b.n	8018d1a <process_control_request+0x102>
    drvid -= _app_driver_count;
 8018cf2:	4b7b      	ldr	r3, [pc, #492]	@ (8018ee0 <process_control_request+0x2c8>)
 8018cf4:	781b      	ldrb	r3, [r3, #0]
 8018cf6:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8018cfa:	1ad3      	subs	r3, r2, r3
 8018cfc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8018d00:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8018d04:	2b01      	cmp	r3, #1
 8018d06:	d808      	bhi.n	8018d1a <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 8018d08:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8018d0c:	4613      	mov	r3, r2
 8018d0e:	00db      	lsls	r3, r3, #3
 8018d10:	4413      	add	r3, r2
 8018d12:	009b      	lsls	r3, r3, #2
 8018d14:	4a74      	ldr	r2, [pc, #464]	@ (8018ee8 <process_control_request+0x2d0>)
 8018d16:	4413      	add	r3, r2
 8018d18:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 8018d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8018d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 8018d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d101      	bne.n	8018d28 <process_control_request+0x110>
 8018d24:	2300      	movs	r3, #0
 8018d26:	e251      	b.n	80191cc <process_control_request+0x5b4>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8018d28:	79fb      	ldrb	r3, [r7, #7]
 8018d2a:	683a      	ldr	r2, [r7, #0]
 8018d2c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8018d2e:	4618      	mov	r0, r3
 8018d30:	f7ff ff5a 	bl	8018be8 <invoke_class_control>
 8018d34:	4603      	mov	r3, r0
 8018d36:	e249      	b.n	80191cc <process_control_request+0x5b4>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8018d38:	683b      	ldr	r3, [r7, #0]
 8018d3a:	781b      	ldrb	r3, [r3, #0]
 8018d3c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8018d40:	b2db      	uxtb	r3, r3
 8018d42:	2b00      	cmp	r3, #0
 8018d44:	d00a      	beq.n	8018d5c <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 8018d46:	4b63      	ldr	r3, [pc, #396]	@ (8018ed4 <process_control_request+0x2bc>)
 8018d48:	643b      	str	r3, [r7, #64]	@ 0x40
 8018d4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018d4c:	681b      	ldr	r3, [r3, #0]
 8018d4e:	f003 0301 	and.w	r3, r3, #1
 8018d52:	2b00      	cmp	r3, #0
 8018d54:	d000      	beq.n	8018d58 <process_control_request+0x140>
 8018d56:	be00      	bkpt	0x0000
        return false;
 8018d58:	2300      	movs	r3, #0
 8018d5a:	e237      	b.n	80191cc <process_control_request+0x5b4>
      }

      switch (p_request->bRequest) { //-V2520
 8018d5c:	683b      	ldr	r3, [r7, #0]
 8018d5e:	785b      	ldrb	r3, [r3, #1]
 8018d60:	2b09      	cmp	r3, #9
 8018d62:	f200 80ce 	bhi.w	8018f02 <process_control_request+0x2ea>
 8018d66:	a201      	add	r2, pc, #4	@ (adr r2, 8018d6c <process_control_request+0x154>)
 8018d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d6c:	08018eed 	.word	0x08018eed
 8018d70:	08018eaf 	.word	0x08018eaf
 8018d74:	08018f03 	.word	0x08018f03
 8018d78:	08018e89 	.word	0x08018e89
 8018d7c:	08018f03 	.word	0x08018f03
 8018d80:	08018d95 	.word	0x08018d95
 8018d84:	08018e6f 	.word	0x08018e6f
 8018d88:	08018f03 	.word	0x08018f03
 8018d8c:	08018db5 	.word	0x08018db5
 8018d90:	08018dcb 	.word	0x08018dcb
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8018d94:	6838      	ldr	r0, [r7, #0]
 8018d96:	f001 fb7f 	bl	801a498 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8018d9a:	683b      	ldr	r3, [r7, #0]
 8018d9c:	885b      	ldrh	r3, [r3, #2]
 8018d9e:	b29b      	uxth	r3, r3
 8018da0:	b2da      	uxtb	r2, r3
 8018da2:	79fb      	ldrb	r3, [r7, #7]
 8018da4:	4611      	mov	r1, r2
 8018da6:	4618      	mov	r0, r3
 8018da8:	f002 f950 	bl	801b04c <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8018dac:	4b4b      	ldr	r3, [pc, #300]	@ (8018edc <process_control_request+0x2c4>)
 8018dae:	2201      	movs	r2, #1
 8018db0:	705a      	strb	r2, [r3, #1]
        break;
 8018db2:	e0b2      	b.n	8018f1a <process_control_request+0x302>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8018db4:	4b49      	ldr	r3, [pc, #292]	@ (8018edc <process_control_request+0x2c4>)
 8018db6:	791b      	ldrb	r3, [r3, #4]
 8018db8:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8018dba:	f107 0213 	add.w	r2, r7, #19
 8018dbe:	79f8      	ldrb	r0, [r7, #7]
 8018dc0:	2301      	movs	r3, #1
 8018dc2:	6839      	ldr	r1, [r7, #0]
 8018dc4:	f001 fadc 	bl	801a380 <tud_control_xfer>
        }
        break;
 8018dc8:	e0a7      	b.n	8018f1a <process_control_request+0x302>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8018dca:	683b      	ldr	r3, [r7, #0]
 8018dcc:	885b      	ldrh	r3, [r3, #2]
 8018dce:	b29b      	uxth	r3, r3
 8018dd0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 8018dd4:	4b41      	ldr	r3, [pc, #260]	@ (8018edc <process_control_request+0x2c4>)
 8018dd6:	791b      	ldrb	r3, [r3, #4]
 8018dd8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8018ddc:	429a      	cmp	r2, r3
 8018dde:	d040      	beq.n	8018e62 <process_control_request+0x24a>
            if (_usbd_dev.cfg_num != 0) {
 8018de0:	4b3e      	ldr	r3, [pc, #248]	@ (8018edc <process_control_request+0x2c4>)
 8018de2:	791b      	ldrb	r3, [r3, #4]
 8018de4:	2b00      	cmp	r3, #0
 8018de6:	d014      	beq.n	8018e12 <process_control_request+0x1fa>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 8018de8:	79fb      	ldrb	r3, [r7, #7]
 8018dea:	2100      	movs	r1, #0
 8018dec:	4618      	mov	r0, r3
 8018dee:	f002 f9ab 	bl	801b148 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 8018df2:	79fb      	ldrb	r3, [r7, #7]
 8018df4:	4618      	mov	r0, r3
 8018df6:	f002 fa17 	bl	801b228 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 8018dfa:	4b38      	ldr	r3, [pc, #224]	@ (8018edc <process_control_request+0x2c4>)
 8018dfc:	795b      	ldrb	r3, [r3, #5]
 8018dfe:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 8018e02:	79fb      	ldrb	r3, [r7, #7]
 8018e04:	4618      	mov	r0, r3
 8018e06:	f7ff fcbd 	bl	8018784 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8018e0a:	4a34      	ldr	r2, [pc, #208]	@ (8018edc <process_control_request+0x2c4>)
 8018e0c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8018e10:	7153      	strb	r3, [r2, #5]
            }

            _usbd_dev.cfg_num = cfg_num;
 8018e12:	4a32      	ldr	r2, [pc, #200]	@ (8018edc <process_control_request+0x2c4>)
 8018e14:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8018e18:	7113      	strb	r3, [r2, #4]

            // Handle the new configuration
            if (cfg_num == 0) {
 8018e1a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8018e1e:	2b00      	cmp	r3, #0
 8018e20:	d102      	bne.n	8018e28 <process_control_request+0x210>
              tud_umount_cb();
 8018e22:	f7ff fb86 	bl	8018532 <tud_umount_cb>
 8018e26:	e01c      	b.n	8018e62 <process_control_request+0x24a>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 8018e28:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8018e2c:	79fb      	ldrb	r3, [r7, #7]
 8018e2e:	4611      	mov	r1, r2
 8018e30:	4618      	mov	r0, r3
 8018e32:	f000 f9d1 	bl	80191d8 <process_set_config>
 8018e36:	4603      	mov	r3, r0
 8018e38:	f083 0301 	eor.w	r3, r3, #1
 8018e3c:	b2db      	uxtb	r3, r3
 8018e3e:	2b00      	cmp	r3, #0
 8018e40:	d00d      	beq.n	8018e5e <process_control_request+0x246>
                _usbd_dev.cfg_num = 0;
 8018e42:	4b26      	ldr	r3, [pc, #152]	@ (8018edc <process_control_request+0x2c4>)
 8018e44:	2200      	movs	r2, #0
 8018e46:	711a      	strb	r2, [r3, #4]
                TU_ASSERT(false);
 8018e48:	4b22      	ldr	r3, [pc, #136]	@ (8018ed4 <process_control_request+0x2bc>)
 8018e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8018e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018e4e:	681b      	ldr	r3, [r3, #0]
 8018e50:	f003 0301 	and.w	r3, r3, #1
 8018e54:	2b00      	cmp	r3, #0
 8018e56:	d000      	beq.n	8018e5a <process_control_request+0x242>
 8018e58:	be00      	bkpt	0x0000
 8018e5a:	2300      	movs	r3, #0
 8018e5c:	e1b6      	b.n	80191cc <process_control_request+0x5b4>
              }
              tud_mount_cb();
 8018e5e:	f7ff fb61 	bl	8018524 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 8018e62:	79fb      	ldrb	r3, [r7, #7]
 8018e64:	6839      	ldr	r1, [r7, #0]
 8018e66:	4618      	mov	r0, r3
 8018e68:	f001 fa06 	bl	801a278 <tud_control_status>
        }
        break;
 8018e6c:	e055      	b.n	8018f1a <process_control_request+0x302>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 8018e6e:	79fb      	ldrb	r3, [r7, #7]
 8018e70:	6839      	ldr	r1, [r7, #0]
 8018e72:	4618      	mov	r0, r3
 8018e74:	f000 fad8 	bl	8019428 <process_get_descriptor>
 8018e78:	4603      	mov	r3, r0
 8018e7a:	f083 0301 	eor.w	r3, r3, #1
 8018e7e:	b2db      	uxtb	r3, r3
 8018e80:	2b00      	cmp	r3, #0
 8018e82:	d049      	beq.n	8018f18 <process_control_request+0x300>
 8018e84:	2300      	movs	r3, #0
 8018e86:	e1a1      	b.n	80191cc <process_control_request+0x5b4>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 8018e88:	683b      	ldr	r3, [r7, #0]
 8018e8a:	885b      	ldrh	r3, [r3, #2]
 8018e8c:	b29b      	uxth	r3, r3
 8018e8e:	2b01      	cmp	r3, #1
 8018e90:	d10b      	bne.n	8018eaa <process_control_request+0x292>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = 1;
 8018e92:	4a12      	ldr	r2, [pc, #72]	@ (8018edc <process_control_request+0x2c4>)
 8018e94:	78d3      	ldrb	r3, [r2, #3]
 8018e96:	f043 0302 	orr.w	r3, r3, #2
 8018e9a:	70d3      	strb	r3, [r2, #3]
              tud_control_status(rhport, p_request);
 8018e9c:	79fb      	ldrb	r3, [r7, #7]
 8018e9e:	6839      	ldr	r1, [r7, #0]
 8018ea0:	4618      	mov	r0, r3
 8018ea2:	f001 f9e9 	bl	801a278 <tud_control_status>
              break;
 8018ea6:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 8018ea8:	e037      	b.n	8018f1a <process_control_request+0x302>
            default: return false;
 8018eaa:	2300      	movs	r3, #0
 8018eac:	e18e      	b.n	80191cc <process_control_request+0x5b4>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8018eae:	683b      	ldr	r3, [r7, #0]
 8018eb0:	885b      	ldrh	r3, [r3, #2]
 8018eb2:	b29b      	uxth	r3, r3
 8018eb4:	2b01      	cmp	r3, #1
 8018eb6:	d001      	beq.n	8018ebc <process_control_request+0x2a4>
 8018eb8:	2300      	movs	r3, #0
 8018eba:	e187      	b.n	80191cc <process_control_request+0x5b4>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = 0;
 8018ebc:	4a07      	ldr	r2, [pc, #28]	@ (8018edc <process_control_request+0x2c4>)
 8018ebe:	78d3      	ldrb	r3, [r2, #3]
 8018ec0:	f023 0302 	bic.w	r3, r3, #2
 8018ec4:	70d3      	strb	r3, [r2, #3]
          tud_control_status(rhport, p_request);
 8018ec6:	79fb      	ldrb	r3, [r7, #7]
 8018ec8:	6839      	ldr	r1, [r7, #0]
 8018eca:	4618      	mov	r0, r3
 8018ecc:	f001 f9d4 	bl	801a278 <tud_control_status>
          break;
 8018ed0:	e023      	b.n	8018f1a <process_control_request+0x302>
 8018ed2:	bf00      	nop
 8018ed4:	e000edf0 	.word	0xe000edf0
 8018ed8:	08018565 	.word	0x08018565
 8018edc:	24015b3c 	.word	0x24015b3c
 8018ee0:	24015b7c 	.word	0x24015b7c
 8018ee4:	24015b78 	.word	0x24015b78
 8018ee8:	0801e404 	.word	0x0801e404

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered TODO must invoke callback to get actual status
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t)_usbd_dev.dev_state_bm;
 8018eec:	4ba5      	ldr	r3, [pc, #660]	@ (8019184 <process_control_request+0x56c>)
 8018eee:	78db      	ldrb	r3, [r3, #3]
 8018ef0:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 8018ef2:	f107 0210 	add.w	r2, r7, #16
 8018ef6:	79f8      	ldrb	r0, [r7, #7]
 8018ef8:	2302      	movs	r3, #2
 8018efa:	6839      	ldr	r1, [r7, #0]
 8018efc:	f001 fa40 	bl	801a380 <tud_control_xfer>
          break;
 8018f00:	e00b      	b.n	8018f1a <process_control_request+0x302>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8018f02:	4ba1      	ldr	r3, [pc, #644]	@ (8019188 <process_control_request+0x570>)
 8018f04:	647b      	str	r3, [r7, #68]	@ 0x44
 8018f06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018f08:	681b      	ldr	r3, [r3, #0]
 8018f0a:	f003 0301 	and.w	r3, r3, #1
 8018f0e:	2b00      	cmp	r3, #0
 8018f10:	d000      	beq.n	8018f14 <process_control_request+0x2fc>
 8018f12:	be00      	bkpt	0x0000
 8018f14:	2300      	movs	r3, #0
 8018f16:	e159      	b.n	80191cc <process_control_request+0x5b4>
        break;
 8018f18:	bf00      	nop
      }
    break;
 8018f1a:	e156      	b.n	80191ca <process_control_request+0x5b2>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 8018f1c:	683b      	ldr	r3, [r7, #0]
 8018f1e:	889b      	ldrh	r3, [r3, #4]
 8018f20:	b29b      	uxth	r3, r3
 8018f22:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8018f24:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8018f26:	b2db      	uxtb	r3, r3
 8018f28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8018f2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018f30:	2b0f      	cmp	r3, #15
 8018f32:	d901      	bls.n	8018f38 <process_control_request+0x320>
 8018f34:	2300      	movs	r3, #0
 8018f36:	e149      	b.n	80191cc <process_control_request+0x5b4>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8018f38:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018f3c:	4a91      	ldr	r2, [pc, #580]	@ (8019184 <process_control_request+0x56c>)
 8018f3e:	4413      	add	r3, r2
 8018f40:	79db      	ldrb	r3, [r3, #7]
 8018f42:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8018f46:	2300      	movs	r3, #0
 8018f48:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8018f4a:	4b90      	ldr	r3, [pc, #576]	@ (801918c <process_control_request+0x574>)
 8018f4c:	781b      	ldrb	r3, [r3, #0]
 8018f4e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8018f52:	429a      	cmp	r2, r3
 8018f54:	d20a      	bcs.n	8018f6c <process_control_request+0x354>
    driver = &_app_driver[drvid];
 8018f56:	4b8e      	ldr	r3, [pc, #568]	@ (8019190 <process_control_request+0x578>)
 8018f58:	6819      	ldr	r1, [r3, #0]
 8018f5a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8018f5e:	4613      	mov	r3, r2
 8018f60:	00db      	lsls	r3, r3, #3
 8018f62:	4413      	add	r3, r2
 8018f64:	009b      	lsls	r3, r3, #2
 8018f66:	440b      	add	r3, r1
 8018f68:	623b      	str	r3, [r7, #32]
 8018f6a:	e013      	b.n	8018f94 <process_control_request+0x37c>
    drvid -= _app_driver_count;
 8018f6c:	4b87      	ldr	r3, [pc, #540]	@ (801918c <process_control_request+0x574>)
 8018f6e:	781b      	ldrb	r3, [r3, #0]
 8018f70:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8018f74:	1ad3      	subs	r3, r2, r3
 8018f76:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8018f7a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8018f7e:	2b01      	cmp	r3, #1
 8018f80:	d808      	bhi.n	8018f94 <process_control_request+0x37c>
      driver = &_usbd_driver[drvid];
 8018f82:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8018f86:	4613      	mov	r3, r2
 8018f88:	00db      	lsls	r3, r3, #3
 8018f8a:	4413      	add	r3, r2
 8018f8c:	009b      	lsls	r3, r3, #2
 8018f8e:	4a81      	ldr	r2, [pc, #516]	@ (8019194 <process_control_request+0x57c>)
 8018f90:	4413      	add	r3, r2
 8018f92:	623b      	str	r3, [r7, #32]
  return driver;
 8018f94:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8018f96:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8018f98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018f9a:	2b00      	cmp	r3, #0
 8018f9c:	d101      	bne.n	8018fa2 <process_control_request+0x38a>
 8018f9e:	2300      	movs	r3, #0
 8018fa0:	e114      	b.n	80191cc <process_control_request+0x5b4>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 8018fa2:	79fb      	ldrb	r3, [r7, #7]
 8018fa4:	683a      	ldr	r2, [r7, #0]
 8018fa6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8018fa8:	4618      	mov	r0, r3
 8018faa:	f7ff fe1d 	bl	8018be8 <invoke_class_control>
 8018fae:	4603      	mov	r3, r0
 8018fb0:	f083 0301 	eor.w	r3, r3, #1
 8018fb4:	b2db      	uxtb	r3, r3
 8018fb6:	2b00      	cmp	r3, #0
 8018fb8:	f000 8106 	beq.w	80191c8 <process_control_request+0x5b0>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8018fbc:	683b      	ldr	r3, [r7, #0]
 8018fbe:	781b      	ldrb	r3, [r3, #0]
 8018fc0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8018fc4:	b2db      	uxtb	r3, r3
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d001      	beq.n	8018fce <process_control_request+0x3b6>
 8018fca:	2300      	movs	r3, #0
 8018fcc:	e0fe      	b.n	80191cc <process_control_request+0x5b4>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 8018fce:	2000      	movs	r0, #0
 8018fd0:	f001 fa52 	bl	801a478 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 8018fd4:	683b      	ldr	r3, [r7, #0]
 8018fd6:	785b      	ldrb	r3, [r3, #1]
 8018fd8:	2b0a      	cmp	r3, #10
 8018fda:	d002      	beq.n	8018fe2 <process_control_request+0x3ca>
 8018fdc:	2b0b      	cmp	r3, #11
 8018fde:	d00a      	beq.n	8018ff6 <process_control_request+0x3de>
 8018fe0:	e00f      	b.n	8019002 <process_control_request+0x3ea>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 8018fe2:	2300      	movs	r3, #0
 8018fe4:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 8018fe6:	f107 020f 	add.w	r2, r7, #15
 8018fea:	79f8      	ldrb	r0, [r7, #7]
 8018fec:	2301      	movs	r3, #1
 8018fee:	6839      	ldr	r1, [r7, #0]
 8018ff0:	f001 f9c6 	bl	801a380 <tud_control_xfer>
            break;
 8018ff4:	e007      	b.n	8019006 <process_control_request+0x3ee>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 8018ff6:	79fb      	ldrb	r3, [r7, #7]
 8018ff8:	6839      	ldr	r1, [r7, #0]
 8018ffa:	4618      	mov	r0, r3
 8018ffc:	f001 f93c 	bl	801a278 <tud_control_status>
            break;
 8019000:	e001      	b.n	8019006 <process_control_request+0x3ee>

          default: return false;
 8019002:	2300      	movs	r3, #0
 8019004:	e0e2      	b.n	80191cc <process_control_request+0x5b4>
        }
      }
      break;
 8019006:	e0df      	b.n	80191c8 <process_control_request+0x5b0>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 8019008:	683b      	ldr	r3, [r7, #0]
 801900a:	889b      	ldrh	r3, [r3, #4]
 801900c:	b29b      	uxth	r3, r3
 801900e:	83bb      	strh	r3, [r7, #28]
 8019010:	8bbb      	ldrh	r3, [r7, #28]
 8019012:	b2db      	uxtb	r3, r3
 8019014:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8019018:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801901c:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801901e:	7fbb      	ldrb	r3, [r7, #30]
 8019020:	f003 030f 	and.w	r3, r3, #15
 8019024:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8019026:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 801902a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801902e:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8019030:	7ffb      	ldrb	r3, [r7, #31]
 8019032:	09db      	lsrs	r3, r3, #7
 8019034:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8019036:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 801903a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 801903e:	2b08      	cmp	r3, #8
 8019040:	d90a      	bls.n	8019058 <process_control_request+0x440>
 8019042:	4b51      	ldr	r3, [pc, #324]	@ (8019188 <process_control_request+0x570>)
 8019044:	65bb      	str	r3, [r7, #88]	@ 0x58
 8019046:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8019048:	681b      	ldr	r3, [r3, #0]
 801904a:	f003 0301 	and.w	r3, r3, #1
 801904e:	2b00      	cmp	r3, #0
 8019050:	d000      	beq.n	8019054 <process_control_request+0x43c>
 8019052:	be00      	bkpt	0x0000
 8019054:	2300      	movs	r3, #0
 8019056:	e0b9      	b.n	80191cc <process_control_request+0x5b4>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8019058:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 801905c:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8019060:	4948      	ldr	r1, [pc, #288]	@ (8019184 <process_control_request+0x56c>)
 8019062:	0052      	lsls	r2, r2, #1
 8019064:	440a      	add	r2, r1
 8019066:	4413      	add	r3, r2
 8019068:	3317      	adds	r3, #23
 801906a:	781b      	ldrb	r3, [r3, #0]
 801906c:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 801906e:	2300      	movs	r3, #0
 8019070:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 8019072:	4b46      	ldr	r3, [pc, #280]	@ (801918c <process_control_request+0x574>)
 8019074:	781b      	ldrb	r3, [r3, #0]
 8019076:	7efa      	ldrb	r2, [r7, #27]
 8019078:	429a      	cmp	r2, r3
 801907a:	d209      	bcs.n	8019090 <process_control_request+0x478>
    driver = &_app_driver[drvid];
 801907c:	4b44      	ldr	r3, [pc, #272]	@ (8019190 <process_control_request+0x578>)
 801907e:	6819      	ldr	r1, [r3, #0]
 8019080:	7efa      	ldrb	r2, [r7, #27]
 8019082:	4613      	mov	r3, r2
 8019084:	00db      	lsls	r3, r3, #3
 8019086:	4413      	add	r3, r2
 8019088:	009b      	lsls	r3, r3, #2
 801908a:	440b      	add	r3, r1
 801908c:	617b      	str	r3, [r7, #20]
 801908e:	e00f      	b.n	80190b0 <process_control_request+0x498>
    drvid -= _app_driver_count;
 8019090:	4b3e      	ldr	r3, [pc, #248]	@ (801918c <process_control_request+0x574>)
 8019092:	781b      	ldrb	r3, [r3, #0]
 8019094:	7efa      	ldrb	r2, [r7, #27]
 8019096:	1ad3      	subs	r3, r2, r3
 8019098:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 801909a:	7efb      	ldrb	r3, [r7, #27]
 801909c:	2b01      	cmp	r3, #1
 801909e:	d807      	bhi.n	80190b0 <process_control_request+0x498>
      driver = &_usbd_driver[drvid];
 80190a0:	7efa      	ldrb	r2, [r7, #27]
 80190a2:	4613      	mov	r3, r2
 80190a4:	00db      	lsls	r3, r3, #3
 80190a6:	4413      	add	r3, r2
 80190a8:	009b      	lsls	r3, r3, #2
 80190aa:	4a3a      	ldr	r2, [pc, #232]	@ (8019194 <process_control_request+0x57c>)
 80190ac:	4413      	add	r3, r2
 80190ae:	617b      	str	r3, [r7, #20]
  return driver;
 80190b0:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 80190b2:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 80190b4:	683b      	ldr	r3, [r7, #0]
 80190b6:	781b      	ldrb	r3, [r3, #0]
 80190b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80190bc:	b2db      	uxtb	r3, r3
 80190be:	2b00      	cmp	r3, #0
 80190c0:	d00c      	beq.n	80190dc <process_control_request+0x4c4>
        // Forward class request to its driver
        TU_VERIFY(driver);
 80190c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80190c4:	2b00      	cmp	r3, #0
 80190c6:	d101      	bne.n	80190cc <process_control_request+0x4b4>
 80190c8:	2300      	movs	r3, #0
 80190ca:	e07f      	b.n	80191cc <process_control_request+0x5b4>
        return invoke_class_control(rhport, driver, p_request);
 80190cc:	79fb      	ldrb	r3, [r7, #7]
 80190ce:	683a      	ldr	r2, [r7, #0]
 80190d0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80190d2:	4618      	mov	r0, r3
 80190d4:	f7ff fd88 	bl	8018be8 <invoke_class_control>
 80190d8:	4603      	mov	r3, r0
 80190da:	e077      	b.n	80191cc <process_control_request+0x5b4>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 80190dc:	683b      	ldr	r3, [r7, #0]
 80190de:	785b      	ldrb	r3, [r3, #1]
 80190e0:	2b03      	cmp	r3, #3
 80190e2:	d01c      	beq.n	801911e <process_control_request+0x506>
 80190e4:	2b03      	cmp	r3, #3
 80190e6:	dc57      	bgt.n	8019198 <process_control_request+0x580>
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	d002      	beq.n	80190f2 <process_control_request+0x4da>
 80190ec:	2b01      	cmp	r3, #1
 80190ee:	d016      	beq.n	801911e <process_control_request+0x506>
 80190f0:	e052      	b.n	8019198 <process_control_request+0x580>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 80190f2:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80190f6:	79fb      	ldrb	r3, [r7, #7]
 80190f8:	4611      	mov	r1, r2
 80190fa:	4618      	mov	r0, r3
 80190fc:	f000 ffc4 	bl	801a088 <usbd_edpt_stalled>
 8019100:	4603      	mov	r3, r0
 8019102:	2b00      	cmp	r3, #0
 8019104:	d001      	beq.n	801910a <process_control_request+0x4f2>
 8019106:	2301      	movs	r3, #1
 8019108:	e000      	b.n	801910c <process_control_request+0x4f4>
 801910a:	2300      	movs	r3, #0
 801910c:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 801910e:	f107 020c 	add.w	r2, r7, #12
 8019112:	79f8      	ldrb	r0, [r7, #7]
 8019114:	2302      	movs	r3, #2
 8019116:	6839      	ldr	r1, [r7, #0]
 8019118:	f001 f932 	bl	801a380 <tud_control_xfer>
          }
          break;
 801911c:	e048      	b.n	80191b0 <process_control_request+0x598>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 801911e:	683b      	ldr	r3, [r7, #0]
 8019120:	885b      	ldrh	r3, [r3, #2]
 8019122:	b29b      	uxth	r3, r3
 8019124:	2b00      	cmp	r3, #0
 8019126:	d112      	bne.n	801914e <process_control_request+0x536>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 8019128:	683b      	ldr	r3, [r7, #0]
 801912a:	785b      	ldrb	r3, [r3, #1]
 801912c:	2b01      	cmp	r3, #1
 801912e:	d107      	bne.n	8019140 <process_control_request+0x528>
                usbd_edpt_clear_stall(rhport, ep_addr);
 8019130:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8019134:	79fb      	ldrb	r3, [r7, #7]
 8019136:	4611      	mov	r1, r2
 8019138:	4618      	mov	r0, r3
 801913a:	f000 ff67 	bl	801a00c <usbd_edpt_clear_stall>
 801913e:	e006      	b.n	801914e <process_control_request+0x536>
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 8019140:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8019144:	79fb      	ldrb	r3, [r7, #7]
 8019146:	4611      	mov	r1, r2
 8019148:	4618      	mov	r0, r3
 801914a:	f000 ff21 	bl	8019f90 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 801914e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019150:	2b00      	cmp	r3, #0
 8019152:	d02c      	beq.n	80191ae <process_control_request+0x596>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8019154:	79fb      	ldrb	r3, [r7, #7]
 8019156:	683a      	ldr	r2, [r7, #0]
 8019158:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801915a:	4618      	mov	r0, r3
 801915c:	f7ff fd44 	bl	8018be8 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8019160:	2000      	movs	r0, #0
 8019162:	f001 f989 	bl	801a478 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8019166:	4b07      	ldr	r3, [pc, #28]	@ (8019184 <process_control_request+0x56c>)
 8019168:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 801916c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8019170:	b2db      	uxtb	r3, r3
 8019172:	2b00      	cmp	r3, #0
 8019174:	d11b      	bne.n	80191ae <process_control_request+0x596>
                tud_control_status(rhport, p_request);
 8019176:	79fb      	ldrb	r3, [r7, #7]
 8019178:	6839      	ldr	r1, [r7, #0]
 801917a:	4618      	mov	r0, r3
 801917c:	f001 f87c 	bl	801a278 <tud_control_status>
              }
            }
          }
          break;
 8019180:	e015      	b.n	80191ae <process_control_request+0x596>
 8019182:	bf00      	nop
 8019184:	24015b3c 	.word	0x24015b3c
 8019188:	e000edf0 	.word	0xe000edf0
 801918c:	24015b7c 	.word	0x24015b7c
 8019190:	24015b78 	.word	0x24015b78
 8019194:	0801e404 	.word	0x0801e404

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8019198:	4b0e      	ldr	r3, [pc, #56]	@ (80191d4 <process_control_request+0x5bc>)
 801919a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801919c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801919e:	681b      	ldr	r3, [r3, #0]
 80191a0:	f003 0301 	and.w	r3, r3, #1
 80191a4:	2b00      	cmp	r3, #0
 80191a6:	d000      	beq.n	80191aa <process_control_request+0x592>
 80191a8:	be00      	bkpt	0x0000
            return false;
 80191aa:	2300      	movs	r3, #0
 80191ac:	e00e      	b.n	80191cc <process_control_request+0x5b4>
          break;
 80191ae:	bf00      	nop
        }
      }
      break;
 80191b0:	e00b      	b.n	80191ca <process_control_request+0x5b2>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 80191b2:	4b08      	ldr	r3, [pc, #32]	@ (80191d4 <process_control_request+0x5bc>)
 80191b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80191b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80191b8:	681b      	ldr	r3, [r3, #0]
 80191ba:	f003 0301 	and.w	r3, r3, #1
 80191be:	2b00      	cmp	r3, #0
 80191c0:	d000      	beq.n	80191c4 <process_control_request+0x5ac>
 80191c2:	be00      	bkpt	0x0000
      return false;
 80191c4:	2300      	movs	r3, #0
 80191c6:	e001      	b.n	80191cc <process_control_request+0x5b4>
      break;
 80191c8:	bf00      	nop
  }

  return true;
 80191ca:	2301      	movs	r3, #1
}
 80191cc:	4618      	mov	r0, r3
 80191ce:	3768      	adds	r7, #104	@ 0x68
 80191d0:	46bd      	mov	sp, r7
 80191d2:	bd80      	pop	{r7, pc}
 80191d4:	e000edf0 	.word	0xe000edf0

080191d8 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num) {
 80191d8:	b580      	push	{r7, lr}
 80191da:	b09c      	sub	sp, #112	@ 0x70
 80191dc:	af02      	add	r7, sp, #8
 80191de:	4603      	mov	r3, r0
 80191e0:	460a      	mov	r2, r1
 80191e2:	71fb      	strb	r3, [r7, #7]
 80191e4:	4613      	mov	r3, r2
 80191e6:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  const tusb_desc_configuration_t *desc_cfg =
    (const tusb_desc_configuration_t *)tud_descriptor_configuration_cb(cfg_num - 1);
 80191e8:	79bb      	ldrb	r3, [r7, #6]
 80191ea:	3b01      	subs	r3, #1
 80191ec:	b2db      	uxtb	r3, r3
 80191ee:	4618      	mov	r0, r3
 80191f0:	f7fb ff38 	bl	8015064 <tud_descriptor_configuration_cb>
 80191f4:	65f8      	str	r0, [r7, #92]	@ 0x5c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 80191f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80191f8:	2b00      	cmp	r3, #0
 80191fa:	d003      	beq.n	8019204 <process_set_config+0x2c>
 80191fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80191fe:	785b      	ldrb	r3, [r3, #1]
 8019200:	2b02      	cmp	r3, #2
 8019202:	d00a      	beq.n	801921a <process_set_config+0x42>
 8019204:	4b81      	ldr	r3, [pc, #516]	@ (801940c <process_set_config+0x234>)
 8019206:	637b      	str	r3, [r7, #52]	@ 0x34
 8019208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801920a:	681b      	ldr	r3, [r3, #0]
 801920c:	f003 0301 	and.w	r3, r3, #1
 8019210:	2b00      	cmp	r3, #0
 8019212:	d000      	beq.n	8019216 <process_set_config+0x3e>
 8019214:	be00      	bkpt	0x0000
 8019216:	2300      	movs	r3, #0
 8019218:	e0f4      	b.n	8019404 <process_set_config+0x22c>

  // Parse configuration descriptor
  _usbd_dev.self_powered = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED) ? 1u : 0u;
 801921a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801921c:	79db      	ldrb	r3, [r3, #7]
 801921e:	119b      	asrs	r3, r3, #6
 8019220:	f003 0301 	and.w	r3, r3, #1
 8019224:	b2d9      	uxtb	r1, r3
 8019226:	4a7a      	ldr	r2, [pc, #488]	@ (8019410 <process_set_config+0x238>)
 8019228:	78d3      	ldrb	r3, [r2, #3]
 801922a:	f361 0300 	bfi	r3, r1, #0, #1
 801922e:	70d3      	strb	r3, [r2, #3]

  // Parse interface descriptor
  const uint8_t *p_desc   = ((const uint8_t *)desc_cfg) + sizeof(tusb_desc_configuration_t);
 8019230:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019232:	3309      	adds	r3, #9
 8019234:	667b      	str	r3, [r7, #100]	@ 0x64
  const uint8_t *desc_end = ((const uint8_t *)desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 8019236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019238:	885b      	ldrh	r3, [r3, #2]
 801923a:	b29b      	uxth	r3, r3
 801923c:	461a      	mov	r2, r3
 801923e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019240:	4413      	add	r3, r2
 8019242:	65bb      	str	r3, [r7, #88]	@ 0x58

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8019244:	e0c0      	b.n	80193c8 <process_set_config+0x1f0>
 8019246:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8019248:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 801924a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801924c:	3301      	adds	r3, #1
 801924e:	781b      	ldrb	r3, [r3, #0]
    // Class will always start with Interface Association (if any) and then Interface descriptor
    if (TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc)) {
 8019250:	2b0b      	cmp	r3, #11
 8019252:	d10a      	bne.n	801926a <process_set_config+0x92>
 8019254:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8019256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8019258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801925a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return desc8 + desc8[DESC_OFFSET_LEN];
 801925c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801925e:	781b      	ldrb	r3, [r3, #0]
 8019260:	461a      	mov	r2, r3
 8019262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019264:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc); // next to Interface
 8019266:	667b      	str	r3, [r7, #100]	@ 0x64
      continue;
 8019268:	e0ae      	b.n	80193c8 <process_set_config+0x1f0>
 801926a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801926c:	627b      	str	r3, [r7, #36]	@ 0x24
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 801926e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019270:	3301      	adds	r3, #1
 8019272:	781b      	ldrb	r3, [r3, #0]
    }

    TU_ASSERT(TUSB_DESC_INTERFACE == tu_desc_type(p_desc));
 8019274:	2b04      	cmp	r3, #4
 8019276:	d00a      	beq.n	801928e <process_set_config+0xb6>
 8019278:	4b64      	ldr	r3, [pc, #400]	@ (801940c <process_set_config+0x234>)
 801927a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801927c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801927e:	681b      	ldr	r3, [r3, #0]
 8019280:	f003 0301 	and.w	r3, r3, #1
 8019284:	2b00      	cmp	r3, #0
 8019286:	d000      	beq.n	801928a <process_set_config+0xb2>
 8019288:	be00      	bkpt	0x0000
 801928a:	2300      	movs	r3, #0
 801928c:	e0ba      	b.n	8019404 <process_set_config+0x22c>
    const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 801928e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8019290:	657b      	str	r3, [r7, #84]	@ 0x54

    // Find driver for this interface
    const uint16_t remaining_len = (uint16_t)(desc_end - p_desc);
 8019292:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8019294:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8019296:	1ad3      	subs	r3, r2, r3
 8019298:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint8_t        drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 801929c:	2300      	movs	r3, #0
 801929e:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 80192a2:	e076      	b.n	8019392 <process_set_config+0x1ba>
 80192a4:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80192a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  usbd_class_driver_t const *driver = NULL;
 80192ac:	2300      	movs	r3, #0
 80192ae:	61fb      	str	r3, [r7, #28]
  if (drvid < _app_driver_count) {
 80192b0:	4b58      	ldr	r3, [pc, #352]	@ (8019414 <process_set_config+0x23c>)
 80192b2:	781b      	ldrb	r3, [r3, #0]
 80192b4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80192b8:	429a      	cmp	r2, r3
 80192ba:	d20a      	bcs.n	80192d2 <process_set_config+0xfa>
    driver = &_app_driver[drvid];
 80192bc:	4b56      	ldr	r3, [pc, #344]	@ (8019418 <process_set_config+0x240>)
 80192be:	6819      	ldr	r1, [r3, #0]
 80192c0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80192c4:	4613      	mov	r3, r2
 80192c6:	00db      	lsls	r3, r3, #3
 80192c8:	4413      	add	r3, r2
 80192ca:	009b      	lsls	r3, r3, #2
 80192cc:	440b      	add	r3, r1
 80192ce:	61fb      	str	r3, [r7, #28]
 80192d0:	e013      	b.n	80192fa <process_set_config+0x122>
    drvid -= _app_driver_count;
 80192d2:	4b50      	ldr	r3, [pc, #320]	@ (8019414 <process_set_config+0x23c>)
 80192d4:	781b      	ldrb	r3, [r3, #0]
 80192d6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80192da:	1ad3      	subs	r3, r2, r3
 80192dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80192e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80192e4:	2b01      	cmp	r3, #1
 80192e6:	d808      	bhi.n	80192fa <process_set_config+0x122>
      driver = &_usbd_driver[drvid];
 80192e8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80192ec:	4613      	mov	r3, r2
 80192ee:	00db      	lsls	r3, r3, #3
 80192f0:	4413      	add	r3, r2
 80192f2:	009b      	lsls	r3, r3, #2
 80192f4:	4a49      	ldr	r2, [pc, #292]	@ (801941c <process_set_config+0x244>)
 80192f6:	4413      	add	r3, r2
 80192f8:	61fb      	str	r3, [r7, #28]
  return driver;
 80192fa:	69fb      	ldr	r3, [r7, #28]
      const usbd_class_driver_t *driver = get_driver(drv_id);
 80192fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
      TU_ASSERT(driver);
 80192fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019300:	2b00      	cmp	r3, #0
 8019302:	d10a      	bne.n	801931a <process_set_config+0x142>
 8019304:	4b41      	ldr	r3, [pc, #260]	@ (801940c <process_set_config+0x234>)
 8019306:	643b      	str	r3, [r7, #64]	@ 0x40
 8019308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801930a:	681b      	ldr	r3, [r3, #0]
 801930c:	f003 0301 	and.w	r3, r3, #1
 8019310:	2b00      	cmp	r3, #0
 8019312:	d000      	beq.n	8019316 <process_set_config+0x13e>
 8019314:	be00      	bkpt	0x0000
 8019316:	2300      	movs	r3, #0
 8019318:	e074      	b.n	8019404 <process_set_config+0x22c>
      const uint16_t drv_len = driver->open(rhport, desc_itf, remaining_len);
 801931a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801931c:	691b      	ldr	r3, [r3, #16]
 801931e:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8019322:	79f8      	ldrb	r0, [r7, #7]
 8019324:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8019326:	4798      	blx	r3
 8019328:	4603      	mov	r3, r0
 801932a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((sizeof(tusb_desc_interface_t) <= drv_len) && (drv_len <= remaining_len)) {
 801932e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8019332:	2b08      	cmp	r3, #8
 8019334:	d928      	bls.n	8019388 <process_set_config+0x1b0>
 8019336:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 801933a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 801933e:	429a      	cmp	r2, r3
 8019340:	d822      	bhi.n	8019388 <process_set_config+0x1b0>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // bind found driver to all interfaces and endpoint within drv_len
        TU_ASSERT(tu_bind_driver_to_ep_itf(drv_id, _usbd_dev.ep2drv, _usbd_dev.itf2drv, CFG_TUD_INTERFACE_MAX, p_desc,
 8019342:	f897 0063 	ldrb.w	r0, [r7, #99]	@ 0x63
 8019346:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 801934a:	9301      	str	r3, [sp, #4]
 801934c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801934e:	9300      	str	r3, [sp, #0]
 8019350:	2310      	movs	r3, #16
 8019352:	4a33      	ldr	r2, [pc, #204]	@ (8019420 <process_set_config+0x248>)
 8019354:	4933      	ldr	r1, [pc, #204]	@ (8019424 <process_set_config+0x24c>)
 8019356:	f003 fb07 	bl	801c968 <tu_bind_driver_to_ep_itf>
 801935a:	4603      	mov	r3, r0
 801935c:	f083 0301 	eor.w	r3, r3, #1
 8019360:	b2db      	uxtb	r3, r3
 8019362:	2b00      	cmp	r3, #0
 8019364:	d00a      	beq.n	801937c <process_set_config+0x1a4>
 8019366:	4b29      	ldr	r3, [pc, #164]	@ (801940c <process_set_config+0x234>)
 8019368:	647b      	str	r3, [r7, #68]	@ 0x44
 801936a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801936c:	681b      	ldr	r3, [r3, #0]
 801936e:	f003 0301 	and.w	r3, r3, #1
 8019372:	2b00      	cmp	r3, #0
 8019374:	d000      	beq.n	8019378 <process_set_config+0x1a0>
 8019376:	be00      	bkpt	0x0000
 8019378:	2300      	movs	r3, #0
 801937a:	e043      	b.n	8019404 <process_set_config+0x22c>
                                           drv_len));

        p_desc += drv_len; // next Interface
 801937c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8019380:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8019382:	4413      	add	r3, r2
 8019384:	667b      	str	r3, [r7, #100]	@ 0x64
        break; // exit driver find loop
 8019386:	e00c      	b.n	80193a2 <process_set_config+0x1ca>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 8019388:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 801938c:	3301      	adds	r3, #1
 801938e:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 8019392:	4b20      	ldr	r3, [pc, #128]	@ (8019414 <process_set_config+0x23c>)
 8019394:	781b      	ldrb	r3, [r3, #0]
 8019396:	3302      	adds	r3, #2
 8019398:	b2db      	uxtb	r3, r3
 801939a:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 801939e:	429a      	cmp	r2, r3
 80193a0:	d380      	bcc.n	80192a4 <process_set_config+0xcc>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 80193a2:	4b1c      	ldr	r3, [pc, #112]	@ (8019414 <process_set_config+0x23c>)
 80193a4:	781b      	ldrb	r3, [r3, #0]
 80193a6:	3302      	adds	r3, #2
 80193a8:	b2db      	uxtb	r3, r3
 80193aa:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 80193ae:	429a      	cmp	r2, r3
 80193b0:	d30a      	bcc.n	80193c8 <process_set_config+0x1f0>
 80193b2:	4b16      	ldr	r3, [pc, #88]	@ (801940c <process_set_config+0x234>)
 80193b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80193b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80193b8:	681b      	ldr	r3, [r3, #0]
 80193ba:	f003 0301 	and.w	r3, r3, #1
 80193be:	2b00      	cmp	r3, #0
 80193c0:	d000      	beq.n	80193c4 <process_set_config+0x1ec>
 80193c2:	be00      	bkpt	0x0000
 80193c4:	2300      	movs	r3, #0
 80193c6:	e01d      	b.n	8019404 <process_set_config+0x22c>
 80193c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80193ca:	61bb      	str	r3, [r7, #24]
 80193cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80193ce:	617b      	str	r3, [r7, #20]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 80193d0:	69ba      	ldr	r2, [r7, #24]
 80193d2:	697b      	ldr	r3, [r7, #20]
 80193d4:	429a      	cmp	r2, r3
 80193d6:	d20d      	bcs.n	80193f4 <process_set_config+0x21c>
 80193d8:	69bb      	ldr	r3, [r7, #24]
 80193da:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80193dc:	693b      	ldr	r3, [r7, #16]
 80193de:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80193e0:	68fb      	ldr	r3, [r7, #12]
 80193e2:	781b      	ldrb	r3, [r3, #0]
 80193e4:	461a      	mov	r2, r3
 80193e6:	68fb      	ldr	r3, [r7, #12]
 80193e8:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 80193ea:	697a      	ldr	r2, [r7, #20]
 80193ec:	429a      	cmp	r2, r3
 80193ee:	d301      	bcc.n	80193f4 <process_set_config+0x21c>
 80193f0:	2301      	movs	r3, #1
 80193f2:	e000      	b.n	80193f6 <process_set_config+0x21e>
 80193f4:	2300      	movs	r3, #0
 80193f6:	f003 0301 	and.w	r3, r3, #1
 80193fa:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 80193fc:	2b00      	cmp	r3, #0
 80193fe:	f47f af22 	bne.w	8019246 <process_set_config+0x6e>
  }

  return true;
 8019402:	2301      	movs	r3, #1
}
 8019404:	4618      	mov	r0, r3
 8019406:	3768      	adds	r7, #104	@ 0x68
 8019408:	46bd      	mov	sp, r7
 801940a:	bd80      	pop	{r7, pc}
 801940c:	e000edf0 	.word	0xe000edf0
 8019410:	24015b3c 	.word	0x24015b3c
 8019414:	24015b7c 	.word	0x24015b7c
 8019418:	24015b78 	.word	0x24015b78
 801941c:	0801e404 	.word	0x0801e404
 8019420:	24015b43 	.word	0x24015b43
 8019424:	24015b53 	.word	0x24015b53

08019428 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8019428:	b580      	push	{r7, lr}
 801942a:	b094      	sub	sp, #80	@ 0x50
 801942c:	af00      	add	r7, sp, #0
 801942e:	4603      	mov	r3, r0
 8019430:	6039      	str	r1, [r7, #0]
 8019432:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8019434:	683b      	ldr	r3, [r7, #0]
 8019436:	885b      	ldrh	r3, [r3, #2]
 8019438:	b29b      	uxth	r3, r3
 801943a:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 801943c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801943e:	0a1b      	lsrs	r3, r3, #8
 8019440:	b29b      	uxth	r3, r3
 8019442:	b2db      	uxtb	r3, r3
 8019444:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8019448:	683b      	ldr	r3, [r7, #0]
 801944a:	885b      	ldrh	r3, [r3, #2]
 801944c:	b29b      	uxth	r3, r3
 801944e:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8019450:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8019452:	b2db      	uxtb	r3, r3
 8019454:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8019458:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 801945c:	3b01      	subs	r3, #1
 801945e:	2b0e      	cmp	r3, #14
 8019460:	f200 80b4 	bhi.w	80195cc <process_get_descriptor+0x1a4>
 8019464:	a201      	add	r2, pc, #4	@ (adr r2, 801946c <process_get_descriptor+0x44>)
 8019466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801946a:	bf00      	nop
 801946c:	080194a9 	.word	0x080194a9
 8019470:	0801950d 	.word	0x0801950d
 8019474:	08019573 	.word	0x08019573
 8019478:	080195cd 	.word	0x080195cd
 801947c:	080195cd 	.word	0x080195cd
 8019480:	080195a7 	.word	0x080195a7
 8019484:	0801950d 	.word	0x0801950d
 8019488:	080195cd 	.word	0x080195cd
 801948c:	080195cd 	.word	0x080195cd
 8019490:	080195cd 	.word	0x080195cd
 8019494:	080195cd 	.word	0x080195cd
 8019498:	080195cd 	.word	0x080195cd
 801949c:	080195cd 	.word	0x080195cd
 80194a0:	080195cd 	.word	0x080195cd
 80194a4:	080194db 	.word	0x080194db
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 80194a8:	f7fb fdd2 	bl	8015050 <tud_descriptor_device_cb>
 80194ac:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 80194ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80194b0:	2b00      	cmp	r3, #0
 80194b2:	d10a      	bne.n	80194ca <process_get_descriptor+0xa2>
 80194b4:	4b48      	ldr	r3, [pc, #288]	@ (80195d8 <process_get_descriptor+0x1b0>)
 80194b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80194b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80194ba:	681b      	ldr	r3, [r3, #0]
 80194bc:	f003 0301 	and.w	r3, r3, #1
 80194c0:	2b00      	cmp	r3, #0
 80194c2:	d000      	beq.n	80194c6 <process_get_descriptor+0x9e>
 80194c4:	be00      	bkpt	0x0000
 80194c6:	2300      	movs	r3, #0
 80194c8:	e081      	b.n	80195ce <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 80194ca:	79f8      	ldrb	r0, [r7, #7]
 80194cc:	2312      	movs	r3, #18
 80194ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80194d0:	6839      	ldr	r1, [r7, #0]
 80194d2:	f000 ff55 	bl	801a380 <tud_control_xfer>
 80194d6:	4603      	mov	r3, r0
 80194d8:	e079      	b.n	80195ce <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 80194da:	f7ff f807 	bl	80184ec <tud_descriptor_bos_cb>
 80194de:	4603      	mov	r3, r0
 80194e0:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 80194e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80194e4:	2b00      	cmp	r3, #0
 80194e6:	d101      	bne.n	80194ec <process_get_descriptor+0xc4>
 80194e8:	2300      	movs	r3, #0
 80194ea:	e070      	b.n	80195ce <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 80194ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80194ee:	3302      	adds	r3, #2
 80194f0:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 80194f2:	6a3b      	ldr	r3, [r7, #32]
 80194f4:	881b      	ldrh	r3, [r3, #0]
 80194f6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 80194fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80194fc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019500:	79f8      	ldrb	r0, [r7, #7]
 8019502:	6839      	ldr	r1, [r7, #0]
 8019504:	f000 ff3c 	bl	801a380 <tud_control_xfer>
 8019508:	4603      	mov	r3, r0
 801950a:	e060      	b.n	80195ce <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 801950c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8019510:	2b02      	cmp	r3, #2
 8019512:	d114      	bne.n	801953e <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8019514:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8019518:	4618      	mov	r0, r3
 801951a:	f7fb fda3 	bl	8015064 <tud_descriptor_configuration_cb>
 801951e:	4603      	mov	r3, r0
 8019520:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 8019522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019524:	2b00      	cmp	r3, #0
 8019526:	d116      	bne.n	8019556 <process_get_descriptor+0x12e>
 8019528:	4b2b      	ldr	r3, [pc, #172]	@ (80195d8 <process_get_descriptor+0x1b0>)
 801952a:	637b      	str	r3, [r7, #52]	@ 0x34
 801952c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801952e:	681b      	ldr	r3, [r3, #0]
 8019530:	f003 0301 	and.w	r3, r3, #1
 8019534:	2b00      	cmp	r3, #0
 8019536:	d000      	beq.n	801953a <process_get_descriptor+0x112>
 8019538:	be00      	bkpt	0x0000
 801953a:	2300      	movs	r3, #0
 801953c:	e047      	b.n	80195ce <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 801953e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8019542:	4618      	mov	r0, r3
 8019544:	f7fe ffe2 	bl	801850c <tud_descriptor_other_speed_configuration_cb>
 8019548:	4603      	mov	r3, r0
 801954a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 801954c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801954e:	2b00      	cmp	r3, #0
 8019550:	d101      	bne.n	8019556 <process_get_descriptor+0x12e>
 8019552:	2300      	movs	r3, #0
 8019554:	e03b      	b.n	80195ce <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8019556:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019558:	3302      	adds	r3, #2
 801955a:	61fb      	str	r3, [r7, #28]
 801955c:	69fb      	ldr	r3, [r7, #28]
 801955e:	881b      	ldrh	r3, [r3, #0]
 8019560:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8019562:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8019564:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8019566:	79f8      	ldrb	r0, [r7, #7]
 8019568:	6839      	ldr	r1, [r7, #0]
 801956a:	f000 ff09 	bl	801a380 <tud_control_xfer>
 801956e:	4603      	mov	r3, r0
 8019570:	e02d      	b.n	80195ce <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8019572:	683b      	ldr	r3, [r7, #0]
 8019574:	889b      	ldrh	r3, [r3, #4]
 8019576:	b29a      	uxth	r2, r3
 8019578:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 801957c:	4611      	mov	r1, r2
 801957e:	4618      	mov	r0, r3
 8019580:	f7fb fd7e 	bl	8015080 <tud_descriptor_string_cb>
 8019584:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 8019586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019588:	2b00      	cmp	r3, #0
 801958a:	d101      	bne.n	8019590 <process_get_descriptor+0x168>
 801958c:	2300      	movs	r3, #0
 801958e:	e01e      	b.n	80195ce <process_get_descriptor+0x1a6>
 8019590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019592:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8019594:	69bb      	ldr	r3, [r7, #24]
 8019596:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8019598:	79f8      	ldrb	r0, [r7, #7]
 801959a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801959c:	6839      	ldr	r1, [r7, #0]
 801959e:	f000 feef 	bl	801a380 <tud_control_xfer>
 80195a2:	4603      	mov	r3, r0
 80195a4:	e013      	b.n	80195ce <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 80195a6:	f7fe ffa9 	bl	80184fc <tud_descriptor_device_qualifier_cb>
 80195aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 80195ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80195ae:	2b00      	cmp	r3, #0
 80195b0:	d101      	bne.n	80195b6 <process_get_descriptor+0x18e>
 80195b2:	2300      	movs	r3, #0
 80195b4:	e00b      	b.n	80195ce <process_get_descriptor+0x1a6>
 80195b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80195b8:	617b      	str	r3, [r7, #20]
 80195ba:	697b      	ldr	r3, [r7, #20]
 80195bc:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 80195be:	79f8      	ldrb	r0, [r7, #7]
 80195c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80195c2:	6839      	ldr	r1, [r7, #0]
 80195c4:	f000 fedc 	bl	801a380 <tud_control_xfer>
 80195c8:	4603      	mov	r3, r0
 80195ca:	e000      	b.n	80195ce <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 80195cc:	2300      	movs	r3, #0
  }
}
 80195ce:	4618      	mov	r0, r3
 80195d0:	3750      	adds	r7, #80	@ 0x50
 80195d2:	46bd      	mov	sp, r7
 80195d4:	bd80      	pop	{r7, pc}
 80195d6:	bf00      	nop
 80195d8:	e000edf0 	.word	0xe000edf0

080195dc <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 80195dc:	b590      	push	{r4, r7, lr}
 80195de:	b0af      	sub	sp, #188	@ 0xbc
 80195e0:	af00      	add	r7, sp, #0
 80195e2:	6078      	str	r0, [r7, #4]
 80195e4:	460b      	mov	r3, r1
 80195e6:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 80195e8:	2300      	movs	r3, #0
 80195ea:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
  switch (event->event_id) {
 80195ee:	687b      	ldr	r3, [r7, #4]
 80195f0:	785b      	ldrb	r3, [r3, #1]
 80195f2:	3b02      	subs	r3, #2
 80195f4:	2b05      	cmp	r3, #5
 80195f6:	f200 825c 	bhi.w	8019ab2 <dcd_event_handler+0x4d6>
 80195fa:	a201      	add	r2, pc, #4	@ (adr r2, 8019600 <dcd_event_handler+0x24>)
 80195fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019600:	08019619 	.word	0x08019619
 8019604:	0801966d 	.word	0x0801966d
 8019608:	08019639 	.word	0x08019639
 801960c:	08019653 	.word	0x08019653
 8019610:	08019929 	.word	0x08019929
 8019614:	0801993f 	.word	0x0801993f
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8019618:	4b7d      	ldr	r3, [pc, #500]	@ (8019810 <dcd_event_handler+0x234>)
 801961a:	2200      	movs	r2, #0
 801961c:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed = 0;
 801961e:	4b7c      	ldr	r3, [pc, #496]	@ (8019810 <dcd_event_handler+0x234>)
 8019620:	2200      	movs	r2, #0
 8019622:	705a      	strb	r2, [r3, #1]
      _usbd_dev.cfg_num = 0;
 8019624:	4b7a      	ldr	r3, [pc, #488]	@ (8019810 <dcd_event_handler+0x234>)
 8019626:	2200      	movs	r2, #0
 8019628:	711a      	strb	r2, [r3, #4]
      _usbd_dev.suspended = 0;
 801962a:	4b79      	ldr	r3, [pc, #484]	@ (8019810 <dcd_event_handler+0x234>)
 801962c:	2200      	movs	r2, #0
 801962e:	709a      	strb	r2, [r3, #2]
      send = true;
 8019630:	2301      	movs	r3, #1
 8019632:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      break;
 8019636:	e256      	b.n	8019ae6 <dcd_event_handler+0x50a>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8019638:	4b75      	ldr	r3, [pc, #468]	@ (8019810 <dcd_event_handler+0x234>)
 801963a:	781b      	ldrb	r3, [r3, #0]
 801963c:	b2db      	uxtb	r3, r3
 801963e:	2b00      	cmp	r3, #0
 8019640:	f000 823b 	beq.w	8019aba <dcd_event_handler+0x4de>
        _usbd_dev.suspended = 1;
 8019644:	4b72      	ldr	r3, [pc, #456]	@ (8019810 <dcd_event_handler+0x234>)
 8019646:	2201      	movs	r2, #1
 8019648:	709a      	strb	r2, [r3, #2]
        send = true;
 801964a:	2301      	movs	r3, #1
 801964c:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      }
      break;
 8019650:	e233      	b.n	8019aba <dcd_event_handler+0x4de>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 8019652:	4b6f      	ldr	r3, [pc, #444]	@ (8019810 <dcd_event_handler+0x234>)
 8019654:	781b      	ldrb	r3, [r3, #0]
 8019656:	b2db      	uxtb	r3, r3
 8019658:	2b00      	cmp	r3, #0
 801965a:	f000 8230 	beq.w	8019abe <dcd_event_handler+0x4e2>
        _usbd_dev.suspended = 0;
 801965e:	4b6c      	ldr	r3, [pc, #432]	@ (8019810 <dcd_event_handler+0x234>)
 8019660:	2200      	movs	r2, #0
 8019662:	709a      	strb	r2, [r3, #2]
        send = true;
 8019664:	2301      	movs	r3, #1
 8019666:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      }
      break;
 801966a:	e228      	b.n	8019abe <dcd_event_handler+0x4e2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 801966c:	2300      	movs	r3, #0
 801966e:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 8019672:	e048      	b.n	8019706 <dcd_event_handler+0x12a>
 8019674:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8019678:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  usbd_class_driver_t const *driver = NULL;
 801967c:	2300      	movs	r3, #0
 801967e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (drvid < _app_driver_count) {
 8019682:	4b64      	ldr	r3, [pc, #400]	@ (8019814 <dcd_event_handler+0x238>)
 8019684:	781b      	ldrb	r3, [r3, #0]
 8019686:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 801968a:	429a      	cmp	r2, r3
 801968c:	d20b      	bcs.n	80196a6 <dcd_event_handler+0xca>
    driver = &_app_driver[drvid];
 801968e:	4b62      	ldr	r3, [pc, #392]	@ (8019818 <dcd_event_handler+0x23c>)
 8019690:	6819      	ldr	r1, [r3, #0]
 8019692:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8019696:	4613      	mov	r3, r2
 8019698:	00db      	lsls	r3, r3, #3
 801969a:	4413      	add	r3, r2
 801969c:	009b      	lsls	r3, r3, #2
 801969e:	440b      	add	r3, r1
 80196a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80196a4:	e014      	b.n	80196d0 <dcd_event_handler+0xf4>
    drvid -= _app_driver_count;
 80196a6:	4b5b      	ldr	r3, [pc, #364]	@ (8019814 <dcd_event_handler+0x238>)
 80196a8:	781b      	ldrb	r3, [r3, #0]
 80196aa:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 80196ae:	1ad3      	subs	r3, r2, r3
 80196b0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80196b4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80196b8:	2b01      	cmp	r3, #1
 80196ba:	d809      	bhi.n	80196d0 <dcd_event_handler+0xf4>
      driver = &_usbd_driver[drvid];
 80196bc:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 80196c0:	4613      	mov	r3, r2
 80196c2:	00db      	lsls	r3, r3, #3
 80196c4:	4413      	add	r3, r2
 80196c6:	009b      	lsls	r3, r3, #2
 80196c8:	4a54      	ldr	r2, [pc, #336]	@ (801981c <dcd_event_handler+0x240>)
 80196ca:	4413      	add	r3, r2
 80196cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return driver;
 80196d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
        usbd_class_driver_t const* driver = get_driver(i);
 80196d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        if (driver && driver->sof) {
 80196d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80196dc:	2b00      	cmp	r3, #0
 80196de:	d00d      	beq.n	80196fc <dcd_event_handler+0x120>
 80196e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80196e4:	6a1b      	ldr	r3, [r3, #32]
 80196e6:	2b00      	cmp	r3, #0
 80196e8:	d008      	beq.n	80196fc <dcd_event_handler+0x120>
          driver->sof(event->rhport, event->sof.frame_count);
 80196ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80196ee:	6a1b      	ldr	r3, [r3, #32]
 80196f0:	687a      	ldr	r2, [r7, #4]
 80196f2:	7810      	ldrb	r0, [r2, #0]
 80196f4:	687a      	ldr	r2, [r7, #4]
 80196f6:	6852      	ldr	r2, [r2, #4]
 80196f8:	4611      	mov	r1, r2
 80196fa:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80196fc:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8019700:	3301      	adds	r3, #1
 8019702:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 8019706:	4b43      	ldr	r3, [pc, #268]	@ (8019814 <dcd_event_handler+0x238>)
 8019708:	781b      	ldrb	r3, [r3, #0]
 801970a:	3302      	adds	r3, #2
 801970c:	b2db      	uxtb	r3, r3
 801970e:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 8019712:	429a      	cmp	r2, r3
 8019714:	d3ae      	bcc.n	8019674 <dcd_event_handler+0x98>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 8019716:	4b3e      	ldr	r3, [pc, #248]	@ (8019810 <dcd_event_handler+0x234>)
 8019718:	789b      	ldrb	r3, [r3, #2]
 801971a:	b2db      	uxtb	r3, r3
 801971c:	2b00      	cmp	r3, #0
 801971e:	f000 8084 	beq.w	801982a <dcd_event_handler+0x24e>
        _usbd_dev.suspended = 0;
 8019722:	4b3b      	ldr	r3, [pc, #236]	@ (8019810 <dcd_event_handler+0x234>)
 8019724:	2200      	movs	r2, #0
 8019726:	709a      	strb	r2, [r3, #2]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 8019728:	f107 0318 	add.w	r3, r7, #24
 801972c:	2200      	movs	r2, #0
 801972e:	601a      	str	r2, [r3, #0]
 8019730:	605a      	str	r2, [r3, #4]
 8019732:	609a      	str	r2, [r3, #8]
 8019734:	687b      	ldr	r3, [r7, #4]
 8019736:	781b      	ldrb	r3, [r3, #0]
 8019738:	763b      	strb	r3, [r7, #24]
 801973a:	2305      	movs	r3, #5
 801973c:	767b      	strb	r3, [r7, #25]
 801973e:	f107 0318 	add.w	r3, r7, #24
 8019742:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8019746:	78fb      	ldrb	r3, [r7, #3]
 8019748:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 801974c:	4b34      	ldr	r3, [pc, #208]	@ (8019820 <dcd_event_handler+0x244>)
 801974e:	681b      	ldr	r3, [r3, #0]
 8019750:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8019754:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8019758:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801975c:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8019760:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8019764:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8019768:	f083 0301 	eor.w	r3, r3, #1
 801976c:	b2db      	uxtb	r3, r3
 801976e:	2b00      	cmp	r3, #0
 8019770:	d004      	beq.n	801977c <dcd_event_handler+0x1a0>
    qhdl->interrupt_set(false);
 8019772:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8019776:	681b      	ldr	r3, [r3, #0]
 8019778:	2000      	movs	r0, #0
 801977a:	4798      	blx	r3
  }

  const bool success = tu_fifo_write_n(&qhdl->ff, data, qhdl->item_size);
 801977c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8019780:	3308      	adds	r3, #8
 8019782:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8019786:	8892      	ldrh	r2, [r2, #4]
 8019788:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801978c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8019790:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8019794:	4613      	mov	r3, r2
 8019796:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
  return tu_fifo_write_n_access_mode(f, data, n, NULL);
 801979a:	f8b7 2082 	ldrh.w	r2, [r7, #130]	@ 0x82
 801979e:	2300      	movs	r3, #0
 80197a0:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80197a4:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80197a8:	f7fe fdb5 	bl	8018316 <tu_fifo_write_n_access_mode>
 80197ac:	4603      	mov	r3, r0
 80197ae:	2b00      	cmp	r3, #0
 80197b0:	bf14      	ite	ne
 80197b2:	2301      	movne	r3, #1
 80197b4:	2300      	moveq	r3, #0
 80197b6:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81

  if (!in_isr) {
 80197ba:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80197be:	f083 0301 	eor.w	r3, r3, #1
 80197c2:	b2db      	uxtb	r3, r3
 80197c4:	2b00      	cmp	r3, #0
 80197c6:	d004      	beq.n	80197d2 <dcd_event_handler+0x1f6>
    qhdl->interrupt_set(true);
 80197c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80197cc:	681b      	ldr	r3, [r3, #0]
 80197ce:	2001      	movs	r0, #1
 80197d0:	4798      	blx	r3
  }

  return success;
 80197d2:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 80197d6:	f083 0301 	eor.w	r3, r3, #1
 80197da:	b2db      	uxtb	r3, r3
 80197dc:	2b00      	cmp	r3, #0
 80197de:	d009      	beq.n	80197f4 <dcd_event_handler+0x218>
 80197e0:	4b10      	ldr	r3, [pc, #64]	@ (8019824 <dcd_event_handler+0x248>)
 80197e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80197e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80197e6:	681b      	ldr	r3, [r3, #0]
 80197e8:	f003 0301 	and.w	r3, r3, #1
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	d01b      	beq.n	8019828 <dcd_event_handler+0x24c>
 80197f0:	be00      	bkpt	0x0000
 80197f2:	e019      	b.n	8019828 <dcd_event_handler+0x24c>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 80197f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80197f8:	7818      	ldrb	r0, [r3, #0]
 80197fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80197fe:	785b      	ldrb	r3, [r3, #1]
 8019800:	4619      	mov	r1, r3
 8019802:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8019806:	461a      	mov	r2, r3
 8019808:	f7fe fe58 	bl	80184bc <tud_event_hook_cb>
  return true;
 801980c:	e00d      	b.n	801982a <dcd_event_handler+0x24e>
 801980e:	bf00      	nop
 8019810:	24015b3c 	.word	0x24015b3c
 8019814:	24015b7c 	.word	0x24015b7c
 8019818:	24015b78 	.word	0x24015b78
 801981c:	0801e404 	.word	0x0801e404
 8019820:	24015c40 	.word	0x24015c40
 8019824:	e000edf0 	.word	0xe000edf0
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8019828:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 801982a:	4ba7      	ldr	r3, [pc, #668]	@ (8019ac8 <dcd_event_handler+0x4ec>)
 801982c:	799b      	ldrb	r3, [r3, #6]
 801982e:	b2db      	uxtb	r3, r3
 8019830:	67bb      	str	r3, [r7, #120]	@ 0x78
 8019832:	2300      	movs	r3, #0
 8019834:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8019838:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 801983c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801983e:	fa22 f303 	lsr.w	r3, r2, r3
 8019842:	f003 0301 	and.w	r3, r3, #1
 8019846:	2b00      	cmp	r3, #0
 8019848:	bf14      	ite	ne
 801984a:	2301      	movne	r3, #1
 801984c:	2300      	moveq	r3, #0
 801984e:	b2db      	uxtb	r3, r3
 8019850:	2b00      	cmp	r3, #0
 8019852:	f000 8136 	beq.w	8019ac2 <dcd_event_handler+0x4e6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 8019856:	f107 030c 	add.w	r3, r7, #12
 801985a:	2200      	movs	r2, #0
 801985c:	601a      	str	r2, [r3, #0]
 801985e:	605a      	str	r2, [r3, #4]
 8019860:	609a      	str	r2, [r3, #8]
 8019862:	687b      	ldr	r3, [r7, #4]
 8019864:	781b      	ldrb	r3, [r3, #0]
 8019866:	733b      	strb	r3, [r7, #12]
 8019868:	2303      	movs	r3, #3
 801986a:	737b      	strb	r3, [r7, #13]
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	685b      	ldr	r3, [r3, #4]
 8019870:	613b      	str	r3, [r7, #16]
 8019872:	f107 030c 	add.w	r3, r7, #12
 8019876:	673b      	str	r3, [r7, #112]	@ 0x70
 8019878:	78fb      	ldrb	r3, [r7, #3]
 801987a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 801987e:	4b93      	ldr	r3, [pc, #588]	@ (8019acc <dcd_event_handler+0x4f0>)
 8019880:	681b      	ldr	r3, [r3, #0]
 8019882:	66bb      	str	r3, [r7, #104]	@ 0x68
 8019884:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019886:	667b      	str	r3, [r7, #100]	@ 0x64
 8019888:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801988c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
  if (!in_isr) {
 8019890:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8019894:	f083 0301 	eor.w	r3, r3, #1
 8019898:	b2db      	uxtb	r3, r3
 801989a:	2b00      	cmp	r3, #0
 801989c:	d003      	beq.n	80198a6 <dcd_event_handler+0x2ca>
    qhdl->interrupt_set(false);
 801989e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80198a0:	681b      	ldr	r3, [r3, #0]
 80198a2:	2000      	movs	r0, #0
 80198a4:	4798      	blx	r3
  const bool success = tu_fifo_write_n(&qhdl->ff, data, qhdl->item_size);
 80198a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80198a8:	3308      	adds	r3, #8
 80198aa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80198ac:	8892      	ldrh	r2, [r2, #4]
 80198ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80198b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80198b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80198b4:	4613      	mov	r3, r2
 80198b6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80198ba:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80198be:	2300      	movs	r3, #0
 80198c0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80198c2:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80198c4:	f7fe fd27 	bl	8018316 <tu_fifo_write_n_access_mode>
 80198c8:	4603      	mov	r3, r0
 80198ca:	2b00      	cmp	r3, #0
 80198cc:	bf14      	ite	ne
 80198ce:	2301      	movne	r3, #1
 80198d0:	2300      	moveq	r3, #0
 80198d2:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  if (!in_isr) {
 80198d6:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80198da:	f083 0301 	eor.w	r3, r3, #1
 80198de:	b2db      	uxtb	r3, r3
 80198e0:	2b00      	cmp	r3, #0
 80198e2:	d003      	beq.n	80198ec <dcd_event_handler+0x310>
    qhdl->interrupt_set(true);
 80198e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80198e6:	681b      	ldr	r3, [r3, #0]
 80198e8:	2001      	movs	r0, #1
 80198ea:	4798      	blx	r3
  return success;
 80198ec:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80198f0:	f083 0301 	eor.w	r3, r3, #1
 80198f4:	b2db      	uxtb	r3, r3
 80198f6:	2b00      	cmp	r3, #0
 80198f8:	d009      	beq.n	801990e <dcd_event_handler+0x332>
 80198fa:	4b75      	ldr	r3, [pc, #468]	@ (8019ad0 <dcd_event_handler+0x4f4>)
 80198fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80198fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019900:	681b      	ldr	r3, [r3, #0]
 8019902:	f003 0301 	and.w	r3, r3, #1
 8019906:	2b00      	cmp	r3, #0
 8019908:	d00c      	beq.n	8019924 <dcd_event_handler+0x348>
 801990a:	be00      	bkpt	0x0000
 801990c:	e00a      	b.n	8019924 <dcd_event_handler+0x348>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 801990e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019910:	7818      	ldrb	r0, [r3, #0]
 8019912:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8019914:	785b      	ldrb	r3, [r3, #1]
 8019916:	4619      	mov	r1, r3
 8019918:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801991c:	461a      	mov	r2, r3
 801991e:	f7fe fdcd 	bl	80184bc <tud_event_hook_cb>
  return true;
 8019922:	e000      	b.n	8019926 <dcd_event_handler+0x34a>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8019924:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 8019926:	e0cc      	b.n	8019ac2 <dcd_event_handler+0x4e6>

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 8019928:	4b6a      	ldr	r3, [pc, #424]	@ (8019ad4 <dcd_event_handler+0x4f8>)
 801992a:	781b      	ldrb	r3, [r3, #0]
 801992c:	b2db      	uxtb	r3, r3
 801992e:	3301      	adds	r3, #1
 8019930:	b2da      	uxtb	r2, r3
 8019932:	4b68      	ldr	r3, [pc, #416]	@ (8019ad4 <dcd_event_handler+0x4f8>)
 8019934:	701a      	strb	r2, [r3, #0]
      send = true;
 8019936:	2301      	movs	r3, #1
 8019938:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      break;
 801993c:	e0d3      	b.n	8019ae6 <dcd_event_handler+0x50a>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 801993e:	687b      	ldr	r3, [r7, #4]
 8019940:	791b      	ldrb	r3, [r3, #4]
 8019942:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
 8019946:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 801994a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801994e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8019952:	f003 030f 	and.w	r3, r3, #15
 8019956:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 8019958:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 801995c:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 8019960:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8019964:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8019968:	09db      	lsrs	r3, r3, #7
 801996a:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 801996c:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3

      send = true;
 8019970:	2301      	movs	r3, #1
 8019972:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      if(epnum > 0) {
 8019976:	f897 30b4 	ldrb.w	r3, [r7, #180]	@ 0xb4
 801997a:	2b00      	cmp	r3, #0
 801997c:	f000 80b2 	beq.w	8019ae4 <dcd_event_handler+0x508>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8019980:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 8019984:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8019988:	494f      	ldr	r1, [pc, #316]	@ (8019ac8 <dcd_event_handler+0x4ec>)
 801998a:	0052      	lsls	r2, r2, #1
 801998c:	440a      	add	r2, r1
 801998e:	4413      	add	r3, r2
 8019990:	3317      	adds	r3, #23
 8019992:	781b      	ldrb	r3, [r3, #0]
 8019994:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
  usbd_class_driver_t const *driver = NULL;
 8019998:	2300      	movs	r3, #0
 801999a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (drvid < _app_driver_count) {
 801999c:	4b4e      	ldr	r3, [pc, #312]	@ (8019ad8 <dcd_event_handler+0x4fc>)
 801999e:	781b      	ldrb	r3, [r3, #0]
 80199a0:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80199a4:	429a      	cmp	r2, r3
 80199a6:	d20a      	bcs.n	80199be <dcd_event_handler+0x3e2>
    driver = &_app_driver[drvid];
 80199a8:	4b4c      	ldr	r3, [pc, #304]	@ (8019adc <dcd_event_handler+0x500>)
 80199aa:	6819      	ldr	r1, [r3, #0]
 80199ac:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80199b0:	4613      	mov	r3, r2
 80199b2:	00db      	lsls	r3, r3, #3
 80199b4:	4413      	add	r3, r2
 80199b6:	009b      	lsls	r3, r3, #2
 80199b8:	440b      	add	r3, r1
 80199ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80199bc:	e013      	b.n	80199e6 <dcd_event_handler+0x40a>
    drvid -= _app_driver_count;
 80199be:	4b46      	ldr	r3, [pc, #280]	@ (8019ad8 <dcd_event_handler+0x4fc>)
 80199c0:	781b      	ldrb	r3, [r3, #0]
 80199c2:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80199c6:	1ad3      	subs	r3, r2, r3
 80199c8:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80199cc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80199d0:	2b01      	cmp	r3, #1
 80199d2:	d808      	bhi.n	80199e6 <dcd_event_handler+0x40a>
      driver = &_usbd_driver[drvid];
 80199d4:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80199d8:	4613      	mov	r3, r2
 80199da:	00db      	lsls	r3, r3, #3
 80199dc:	4413      	add	r3, r2
 80199de:	009b      	lsls	r3, r3, #2
 80199e0:	4a3f      	ldr	r2, [pc, #252]	@ (8019ae0 <dcd_event_handler+0x504>)
 80199e2:	4413      	add	r3, r2
 80199e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return driver;
 80199e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 80199e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        if (driver && driver->xfer_isr) {
 80199ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80199f0:	2b00      	cmp	r3, #0
 80199f2:	d077      	beq.n	8019ae4 <dcd_event_handler+0x508>
 80199f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80199f8:	69db      	ldr	r3, [r3, #28]
 80199fa:	2b00      	cmp	r3, #0
 80199fc:	d072      	beq.n	8019ae4 <dcd_event_handler+0x508>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 80199fe:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 8019a02:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8019a06:	4930      	ldr	r1, [pc, #192]	@ (8019ac8 <dcd_event_handler+0x4ec>)
 8019a08:	0052      	lsls	r2, r2, #1
 8019a0a:	440a      	add	r2, r1
 8019a0c:	4413      	add	r3, r2
 8019a0e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019a12:	7853      	ldrb	r3, [r2, #1]
 8019a14:	f023 0301 	bic.w	r3, r3, #1
 8019a18:	7053      	strb	r3, [r2, #1]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8019a1a:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 8019a1e:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8019a22:	4929      	ldr	r1, [pc, #164]	@ (8019ac8 <dcd_event_handler+0x4ec>)
 8019a24:	0052      	lsls	r2, r2, #1
 8019a26:	440a      	add	r2, r1
 8019a28:	4413      	add	r3, r2
 8019a2a:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019a2e:	7853      	ldrb	r3, [r2, #1]
 8019a30:	f023 0304 	bic.w	r3, r3, #4
 8019a34:	7053      	strb	r3, [r2, #1]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 8019a36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8019a3a:	69dc      	ldr	r4, [r3, #28]
 8019a3c:	687b      	ldr	r3, [r7, #4]
 8019a3e:	7818      	ldrb	r0, [r3, #0]
 8019a40:	687b      	ldr	r3, [r7, #4]
 8019a42:	795a      	ldrb	r2, [r3, #5]
 8019a44:	687b      	ldr	r3, [r7, #4]
 8019a46:	689b      	ldr	r3, [r3, #8]
 8019a48:	f897 10b5 	ldrb.w	r1, [r7, #181]	@ 0xb5
 8019a4c:	47a0      	blx	r4
 8019a4e:	4603      	mov	r3, r0
 8019a50:	2b00      	cmp	r3, #0
 8019a52:	bf14      	ite	ne
 8019a54:	2301      	movne	r3, #1
 8019a56:	2300      	moveq	r3, #0
 8019a58:	b2db      	uxtb	r3, r3
 8019a5a:	f083 0301 	eor.w	r3, r3, #1
 8019a5e:	b2db      	uxtb	r3, r3
 8019a60:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8019a64:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8019a68:	f003 0301 	and.w	r3, r3, #1
 8019a6c:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 8019a70:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8019a74:	2b00      	cmp	r3, #0
 8019a76:	d035      	beq.n	8019ae4 <dcd_event_handler+0x508>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8019a78:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 8019a7c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8019a80:	4911      	ldr	r1, [pc, #68]	@ (8019ac8 <dcd_event_handler+0x4ec>)
 8019a82:	0052      	lsls	r2, r2, #1
 8019a84:	440a      	add	r2, r1
 8019a86:	4413      	add	r3, r2
 8019a88:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019a8c:	7853      	ldrb	r3, [r2, #1]
 8019a8e:	f043 0301 	orr.w	r3, r3, #1
 8019a92:	7053      	strb	r3, [r2, #1]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 8019a94:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 8019a98:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8019a9c:	490a      	ldr	r1, [pc, #40]	@ (8019ac8 <dcd_event_handler+0x4ec>)
 8019a9e:	0052      	lsls	r2, r2, #1
 8019aa0:	440a      	add	r2, r1
 8019aa2:	4413      	add	r3, r2
 8019aa4:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019aa8:	7853      	ldrb	r3, [r2, #1]
 8019aaa:	f043 0304 	orr.w	r3, r3, #4
 8019aae:	7053      	strb	r3, [r2, #1]
          }
        }
      }
      break;
 8019ab0:	e018      	b.n	8019ae4 <dcd_event_handler+0x508>
    }

    default:
      send = true;
 8019ab2:	2301      	movs	r3, #1
 8019ab4:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      break;
 8019ab8:	e015      	b.n	8019ae6 <dcd_event_handler+0x50a>
      break;
 8019aba:	bf00      	nop
 8019abc:	e013      	b.n	8019ae6 <dcd_event_handler+0x50a>
      break;
 8019abe:	bf00      	nop
 8019ac0:	e011      	b.n	8019ae6 <dcd_event_handler+0x50a>
      break;
 8019ac2:	bf00      	nop
 8019ac4:	e00f      	b.n	8019ae6 <dcd_event_handler+0x50a>
 8019ac6:	bf00      	nop
 8019ac8:	24015b3c 	.word	0x24015b3c
 8019acc:	24015c40 	.word	0x24015c40
 8019ad0:	e000edf0 	.word	0xe000edf0
 8019ad4:	24015b77 	.word	0x24015b77
 8019ad8:	24015b7c 	.word	0x24015b7c
 8019adc:	24015b78 	.word	0x24015b78
 8019ae0:	0801e404 	.word	0x0801e404
      break;
 8019ae4:	bf00      	nop
  }

  if (send) {
 8019ae6:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8019aea:	2b00      	cmp	r3, #0
 8019aec:	d056      	beq.n	8019b9c <dcd_event_handler+0x5c0>
 8019aee:	687b      	ldr	r3, [r7, #4]
 8019af0:	647b      	str	r3, [r7, #68]	@ 0x44
 8019af2:	78fb      	ldrb	r3, [r7, #3]
 8019af4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8019af8:	4b2a      	ldr	r3, [pc, #168]	@ (8019ba4 <dcd_event_handler+0x5c8>)
 8019afa:	681b      	ldr	r3, [r3, #0]
 8019afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019afe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019b00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019b02:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8019b06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!in_isr) {
 8019b0a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8019b0e:	f083 0301 	eor.w	r3, r3, #1
 8019b12:	b2db      	uxtb	r3, r3
 8019b14:	2b00      	cmp	r3, #0
 8019b16:	d003      	beq.n	8019b20 <dcd_event_handler+0x544>
    qhdl->interrupt_set(false);
 8019b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019b1a:	681b      	ldr	r3, [r3, #0]
 8019b1c:	2000      	movs	r0, #0
 8019b1e:	4798      	blx	r3
  const bool success = tu_fifo_write_n(&qhdl->ff, data, qhdl->item_size);
 8019b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019b22:	3308      	adds	r3, #8
 8019b24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019b26:	8892      	ldrh	r2, [r2, #4]
 8019b28:	633b      	str	r3, [r7, #48]	@ 0x30
 8019b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019b2e:	4613      	mov	r3, r2
 8019b30:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8019b32:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8019b34:	2300      	movs	r3, #0
 8019b36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019b38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019b3a:	f7fe fbec 	bl	8018316 <tu_fifo_write_n_access_mode>
 8019b3e:	4603      	mov	r3, r0
 8019b40:	2b00      	cmp	r3, #0
 8019b42:	bf14      	ite	ne
 8019b44:	2301      	movne	r3, #1
 8019b46:	2300      	moveq	r3, #0
 8019b48:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  if (!in_isr) {
 8019b4c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8019b50:	f083 0301 	eor.w	r3, r3, #1
 8019b54:	b2db      	uxtb	r3, r3
 8019b56:	2b00      	cmp	r3, #0
 8019b58:	d003      	beq.n	8019b62 <dcd_event_handler+0x586>
    qhdl->interrupt_set(true);
 8019b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019b5c:	681b      	ldr	r3, [r3, #0]
 8019b5e:	2001      	movs	r0, #1
 8019b60:	4798      	blx	r3
  return success;
 8019b62:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8019b66:	f083 0301 	eor.w	r3, r3, #1
 8019b6a:	b2db      	uxtb	r3, r3
 8019b6c:	2b00      	cmp	r3, #0
 8019b6e:	d009      	beq.n	8019b84 <dcd_event_handler+0x5a8>
 8019b70:	4b0d      	ldr	r3, [pc, #52]	@ (8019ba8 <dcd_event_handler+0x5cc>)
 8019b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8019b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b76:	681b      	ldr	r3, [r3, #0]
 8019b78:	f003 0301 	and.w	r3, r3, #1
 8019b7c:	2b00      	cmp	r3, #0
 8019b7e:	d00c      	beq.n	8019b9a <dcd_event_handler+0x5be>
 8019b80:	be00      	bkpt	0x0000
 8019b82:	e00a      	b.n	8019b9a <dcd_event_handler+0x5be>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8019b84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019b86:	7818      	ldrb	r0, [r3, #0]
 8019b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019b8a:	785b      	ldrb	r3, [r3, #1]
 8019b8c:	4619      	mov	r1, r3
 8019b8e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8019b92:	461a      	mov	r2, r3
 8019b94:	f7fe fc92 	bl	80184bc <tud_event_hook_cb>
  return true;
 8019b98:	e000      	b.n	8019b9c <dcd_event_handler+0x5c0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8019b9a:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 8019b9c:	bf00      	nop
 8019b9e:	37bc      	adds	r7, #188	@ 0xbc
 8019ba0:	46bd      	mov	sp, r7
 8019ba2:	bd90      	pop	{r4, r7, pc}
 8019ba4:	24015c40 	.word	0x24015c40
 8019ba8:	e000edf0 	.word	0xe000edf0

08019bac <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 8019bac:	b580      	push	{r7, lr}
 8019bae:	b082      	sub	sp, #8
 8019bb0:	af00      	add	r7, sp, #0
 8019bb2:	4603      	mov	r3, r0
 8019bb4:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 8019bb6:	79fb      	ldrb	r3, [r7, #7]
 8019bb8:	2b00      	cmp	r3, #0
 8019bba:	d005      	beq.n	8019bc8 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 8019bbc:	4b07      	ldr	r3, [pc, #28]	@ (8019bdc <usbd_int_set+0x30>)
 8019bbe:	781b      	ldrb	r3, [r3, #0]
 8019bc0:	4618      	mov	r0, r3
 8019bc2:	f001 f9f3 	bl	801afac <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 8019bc6:	e004      	b.n	8019bd2 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8019bc8:	4b04      	ldr	r3, [pc, #16]	@ (8019bdc <usbd_int_set+0x30>)
 8019bca:	781b      	ldrb	r3, [r3, #0]
 8019bcc:	4618      	mov	r0, r3
 8019bce:	f001 fa15 	bl	801affc <dcd_int_disable>
}
 8019bd2:	bf00      	nop
 8019bd4:	3708      	adds	r7, #8
 8019bd6:	46bd      	mov	sp, r7
 8019bd8:	bd80      	pop	{r7, pc}
 8019bda:	bf00      	nop
 8019bdc:	24000048 	.word	0x24000048

08019be0 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 8019be0:	b580      	push	{r7, lr}
 8019be2:	b084      	sub	sp, #16
 8019be4:	af00      	add	r7, sp, #0
 8019be6:	4603      	mov	r3, r0
 8019be8:	71fb      	strb	r3, [r7, #7]
 8019bea:	4b0e      	ldr	r3, [pc, #56]	@ (8019c24 <usbd_spin_lock+0x44>)
 8019bec:	60fb      	str	r3, [r7, #12]
 8019bee:	79fb      	ldrb	r3, [r7, #7]
 8019bf0:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 8019bf2:	7afb      	ldrb	r3, [r7, #11]
 8019bf4:	f083 0301 	eor.w	r3, r3, #1
 8019bf8:	b2db      	uxtb	r3, r3
 8019bfa:	2b00      	cmp	r3, #0
 8019bfc:	d007      	beq.n	8019c0e <usbd_spin_lock+0x2e>
 8019bfe:	68fb      	ldr	r3, [r7, #12]
 8019c00:	685b      	ldr	r3, [r3, #4]
 8019c02:	2b00      	cmp	r3, #0
 8019c04:	d103      	bne.n	8019c0e <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 8019c06:	68fb      	ldr	r3, [r7, #12]
 8019c08:	681b      	ldr	r3, [r3, #0]
 8019c0a:	2000      	movs	r0, #0
 8019c0c:	4798      	blx	r3
  ctx->nested_count++;
 8019c0e:	68fb      	ldr	r3, [r7, #12]
 8019c10:	685b      	ldr	r3, [r3, #4]
 8019c12:	1c5a      	adds	r2, r3, #1
 8019c14:	68fb      	ldr	r3, [r7, #12]
 8019c16:	605a      	str	r2, [r3, #4]
}
 8019c18:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 8019c1a:	bf00      	nop
 8019c1c:	3710      	adds	r7, #16
 8019c1e:	46bd      	mov	sp, r7
 8019c20:	bd80      	pop	{r7, pc}
 8019c22:	bf00      	nop
 8019c24:	2400004c 	.word	0x2400004c

08019c28 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 8019c28:	b580      	push	{r7, lr}
 8019c2a:	b084      	sub	sp, #16
 8019c2c:	af00      	add	r7, sp, #0
 8019c2e:	4603      	mov	r3, r0
 8019c30:	71fb      	strb	r3, [r7, #7]
 8019c32:	4b10      	ldr	r3, [pc, #64]	@ (8019c74 <usbd_spin_unlock+0x4c>)
 8019c34:	60fb      	str	r3, [r7, #12]
 8019c36:	79fb      	ldrb	r3, [r7, #7]
 8019c38:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 8019c3a:	68fb      	ldr	r3, [r7, #12]
 8019c3c:	685b      	ldr	r3, [r3, #4]
 8019c3e:	2b00      	cmp	r3, #0
 8019c40:	d013      	beq.n	8019c6a <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 8019c42:	68fb      	ldr	r3, [r7, #12]
 8019c44:	685b      	ldr	r3, [r3, #4]
 8019c46:	1e5a      	subs	r2, r3, #1
 8019c48:	68fb      	ldr	r3, [r7, #12]
 8019c4a:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 8019c4c:	7afb      	ldrb	r3, [r7, #11]
 8019c4e:	f083 0301 	eor.w	r3, r3, #1
 8019c52:	b2db      	uxtb	r3, r3
 8019c54:	2b00      	cmp	r3, #0
 8019c56:	d009      	beq.n	8019c6c <usbd_spin_unlock+0x44>
 8019c58:	68fb      	ldr	r3, [r7, #12]
 8019c5a:	685b      	ldr	r3, [r3, #4]
 8019c5c:	2b00      	cmp	r3, #0
 8019c5e:	d105      	bne.n	8019c6c <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 8019c60:	68fb      	ldr	r3, [r7, #12]
 8019c62:	681b      	ldr	r3, [r3, #0]
 8019c64:	2001      	movs	r0, #1
 8019c66:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 8019c68:	e000      	b.n	8019c6c <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 8019c6a:	bf00      	nop
 8019c6c:	bf00      	nop
 8019c6e:	3710      	adds	r7, #16
 8019c70:	46bd      	mov	sp, r7
 8019c72:	bd80      	pop	{r7, pc}
 8019c74:	2400004c 	.word	0x2400004c

08019c78 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 8019c78:	b580      	push	{r7, lr}
 8019c7a:	b088      	sub	sp, #32
 8019c7c:	af00      	add	r7, sp, #0
 8019c7e:	4603      	mov	r3, r0
 8019c80:	6039      	str	r1, [r7, #0]
 8019c82:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 8019c84:	4b1b      	ldr	r3, [pc, #108]	@ (8019cf4 <usbd_edpt_open+0x7c>)
 8019c86:	781b      	ldrb	r3, [r3, #0]
 8019c88:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8019c8a:	683b      	ldr	r3, [r7, #0]
 8019c8c:	789b      	ldrb	r3, [r3, #2]
 8019c8e:	75fb      	strb	r3, [r7, #23]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8019c90:	7dfb      	ldrb	r3, [r7, #23]
 8019c92:	f003 030f 	and.w	r3, r3, #15
 8019c96:	b2db      	uxtb	r3, r3
 8019c98:	2b08      	cmp	r3, #8
 8019c9a:	d90a      	bls.n	8019cb2 <usbd_edpt_open+0x3a>
 8019c9c:	4b16      	ldr	r3, [pc, #88]	@ (8019cf8 <usbd_edpt_open+0x80>)
 8019c9e:	61bb      	str	r3, [r7, #24]
 8019ca0:	69bb      	ldr	r3, [r7, #24]
 8019ca2:	681b      	ldr	r3, [r3, #0]
 8019ca4:	f003 0301 	and.w	r3, r3, #1
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	d000      	beq.n	8019cae <usbd_edpt_open+0x36>
 8019cac:	be00      	bkpt	0x0000
 8019cae:	2300      	movs	r3, #0
 8019cb0:	e01c      	b.n	8019cec <usbd_edpt_open+0x74>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t)_usbd_dev.speed));
 8019cb2:	4b12      	ldr	r3, [pc, #72]	@ (8019cfc <usbd_edpt_open+0x84>)
 8019cb4:	795a      	ldrb	r2, [r3, #5]
 8019cb6:	683b      	ldr	r3, [r7, #0]
 8019cb8:	613b      	str	r3, [r7, #16]
 8019cba:	4613      	mov	r3, r2
 8019cbc:	73fb      	strb	r3, [r7, #15]
  return true;
 8019cbe:	2301      	movs	r3, #1
 8019cc0:	f083 0301 	eor.w	r3, r3, #1
 8019cc4:	b2db      	uxtb	r3, r3
 8019cc6:	2b00      	cmp	r3, #0
 8019cc8:	d00a      	beq.n	8019ce0 <usbd_edpt_open+0x68>
 8019cca:	4b0b      	ldr	r3, [pc, #44]	@ (8019cf8 <usbd_edpt_open+0x80>)
 8019ccc:	61fb      	str	r3, [r7, #28]
 8019cce:	69fb      	ldr	r3, [r7, #28]
 8019cd0:	681b      	ldr	r3, [r3, #0]
 8019cd2:	f003 0301 	and.w	r3, r3, #1
 8019cd6:	2b00      	cmp	r3, #0
 8019cd8:	d000      	beq.n	8019cdc <usbd_edpt_open+0x64>
 8019cda:	be00      	bkpt	0x0000
 8019cdc:	2300      	movs	r3, #0
 8019cde:	e005      	b.n	8019cec <usbd_edpt_open+0x74>

  return dcd_edpt_open(rhport, desc_ep);
 8019ce0:	79fb      	ldrb	r3, [r7, #7]
 8019ce2:	6839      	ldr	r1, [r7, #0]
 8019ce4:	4618      	mov	r0, r3
 8019ce6:	f001 fa65 	bl	801b1b4 <dcd_edpt_open>
 8019cea:	4603      	mov	r3, r0
}
 8019cec:	4618      	mov	r0, r3
 8019cee:	3720      	adds	r7, #32
 8019cf0:	46bd      	mov	sp, r7
 8019cf2:	bd80      	pop	{r7, pc}
 8019cf4:	24000048 	.word	0x24000048
 8019cf8:	e000edf0 	.word	0xe000edf0
 8019cfc:	24015b3c 	.word	0x24015b3c

08019d00 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 8019d00:	b580      	push	{r7, lr}
 8019d02:	b086      	sub	sp, #24
 8019d04:	af00      	add	r7, sp, #0
 8019d06:	4603      	mov	r3, r0
 8019d08:	460a      	mov	r2, r1
 8019d0a:	71fb      	strb	r3, [r7, #7]
 8019d0c:	4613      	mov	r3, r2
 8019d0e:	71bb      	strb	r3, [r7, #6]
 8019d10:	79bb      	ldrb	r3, [r7, #6]
 8019d12:	73bb      	strb	r3, [r7, #14]
 8019d14:	7bbb      	ldrb	r3, [r7, #14]
 8019d16:	f003 030f 	and.w	r3, r3, #15
 8019d1a:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8019d1c:	75fb      	strb	r3, [r7, #23]
 8019d1e:	79bb      	ldrb	r3, [r7, #6]
 8019d20:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8019d22:	7bfb      	ldrb	r3, [r7, #15]
 8019d24:	09db      	lsrs	r3, r3, #7
 8019d26:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8019d28:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8019d2a:	7dfa      	ldrb	r2, [r7, #23]
 8019d2c:	7dbb      	ldrb	r3, [r7, #22]
 8019d2e:	0052      	lsls	r2, r2, #1
 8019d30:	4413      	add	r3, r2
 8019d32:	3328      	adds	r3, #40	@ 0x28
 8019d34:	4a06      	ldr	r2, [pc, #24]	@ (8019d50 <usbd_edpt_claim+0x50>)
 8019d36:	4413      	add	r3, r2
 8019d38:	3301      	adds	r3, #1
 8019d3a:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 8019d3c:	2100      	movs	r1, #0
 8019d3e:	6938      	ldr	r0, [r7, #16]
 8019d40:	f002 fdac 	bl	801c89c <tu_edpt_claim>
 8019d44:	4603      	mov	r3, r0
}
 8019d46:	4618      	mov	r0, r3
 8019d48:	3718      	adds	r7, #24
 8019d4a:	46bd      	mov	sp, r7
 8019d4c:	bd80      	pop	{r7, pc}
 8019d4e:	bf00      	nop
 8019d50:	24015b3c 	.word	0x24015b3c

08019d54 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 8019d54:	b580      	push	{r7, lr}
 8019d56:	b086      	sub	sp, #24
 8019d58:	af00      	add	r7, sp, #0
 8019d5a:	4603      	mov	r3, r0
 8019d5c:	460a      	mov	r2, r1
 8019d5e:	71fb      	strb	r3, [r7, #7]
 8019d60:	4613      	mov	r3, r2
 8019d62:	71bb      	strb	r3, [r7, #6]
 8019d64:	79bb      	ldrb	r3, [r7, #6]
 8019d66:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8019d68:	7bbb      	ldrb	r3, [r7, #14]
 8019d6a:	f003 030f 	and.w	r3, r3, #15
 8019d6e:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8019d70:	75fb      	strb	r3, [r7, #23]
 8019d72:	79bb      	ldrb	r3, [r7, #6]
 8019d74:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8019d76:	7bfb      	ldrb	r3, [r7, #15]
 8019d78:	09db      	lsrs	r3, r3, #7
 8019d7a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8019d7c:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8019d7e:	7dfa      	ldrb	r2, [r7, #23]
 8019d80:	7dbb      	ldrb	r3, [r7, #22]
 8019d82:	0052      	lsls	r2, r2, #1
 8019d84:	4413      	add	r3, r2
 8019d86:	3328      	adds	r3, #40	@ 0x28
 8019d88:	4a06      	ldr	r2, [pc, #24]	@ (8019da4 <usbd_edpt_release+0x50>)
 8019d8a:	4413      	add	r3, r2
 8019d8c:	3301      	adds	r3, #1
 8019d8e:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 8019d90:	2100      	movs	r1, #0
 8019d92:	6938      	ldr	r0, [r7, #16]
 8019d94:	f002 fdbe 	bl	801c914 <tu_edpt_release>
 8019d98:	4603      	mov	r3, r0
}
 8019d9a:	4618      	mov	r0, r3
 8019d9c:	3718      	adds	r7, #24
 8019d9e:	46bd      	mov	sp, r7
 8019da0:	bd80      	pop	{r7, pc}
 8019da2:	bf00      	nop
 8019da4:	24015b3c 	.word	0x24015b3c

08019da8 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8019da8:	b580      	push	{r7, lr}
 8019daa:	b088      	sub	sp, #32
 8019dac:	af02      	add	r7, sp, #8
 8019dae:	603a      	str	r2, [r7, #0]
 8019db0:	461a      	mov	r2, r3
 8019db2:	4603      	mov	r3, r0
 8019db4:	71fb      	strb	r3, [r7, #7]
 8019db6:	460b      	mov	r3, r1
 8019db8:	71bb      	strb	r3, [r7, #6]
 8019dba:	4613      	mov	r3, r2
 8019dbc:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 8019dbe:	4b34      	ldr	r3, [pc, #208]	@ (8019e90 <usbd_edpt_xfer+0xe8>)
 8019dc0:	781b      	ldrb	r3, [r3, #0]
 8019dc2:	71fb      	strb	r3, [r7, #7]
 8019dc4:	79bb      	ldrb	r3, [r7, #6]
 8019dc6:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8019dc8:	7abb      	ldrb	r3, [r7, #10]
 8019dca:	f003 030f 	and.w	r3, r3, #15
 8019dce:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8019dd0:	75fb      	strb	r3, [r7, #23]
 8019dd2:	79bb      	ldrb	r3, [r7, #6]
 8019dd4:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8019dd6:	7afb      	ldrb	r3, [r7, #11]
 8019dd8:	09db      	lsrs	r3, r3, #7
 8019dda:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8019ddc:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8019dde:	7dfa      	ldrb	r2, [r7, #23]
 8019de0:	7dbb      	ldrb	r3, [r7, #22]
 8019de2:	492c      	ldr	r1, [pc, #176]	@ (8019e94 <usbd_edpt_xfer+0xec>)
 8019de4:	0052      	lsls	r2, r2, #1
 8019de6:	440a      	add	r2, r1
 8019de8:	4413      	add	r3, r2
 8019dea:	3328      	adds	r3, #40	@ 0x28
 8019dec:	785b      	ldrb	r3, [r3, #1]
 8019dee:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8019df2:	b2db      	uxtb	r3, r3
 8019df4:	2b00      	cmp	r3, #0
 8019df6:	d00a      	beq.n	8019e0e <usbd_edpt_xfer+0x66>
 8019df8:	4b27      	ldr	r3, [pc, #156]	@ (8019e98 <usbd_edpt_xfer+0xf0>)
 8019dfa:	60fb      	str	r3, [r7, #12]
 8019dfc:	68fb      	ldr	r3, [r7, #12]
 8019dfe:	681b      	ldr	r3, [r3, #0]
 8019e00:	f003 0301 	and.w	r3, r3, #1
 8019e04:	2b00      	cmp	r3, #0
 8019e06:	d000      	beq.n	8019e0a <usbd_edpt_xfer+0x62>
 8019e08:	be00      	bkpt	0x0000
 8019e0a:	2300      	movs	r3, #0
 8019e0c:	e03c      	b.n	8019e88 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8019e0e:	7dfa      	ldrb	r2, [r7, #23]
 8019e10:	7dbb      	ldrb	r3, [r7, #22]
 8019e12:	4920      	ldr	r1, [pc, #128]	@ (8019e94 <usbd_edpt_xfer+0xec>)
 8019e14:	0052      	lsls	r2, r2, #1
 8019e16:	440a      	add	r2, r1
 8019e18:	4413      	add	r3, r2
 8019e1a:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019e1e:	7853      	ldrb	r3, [r2, #1]
 8019e20:	f043 0301 	orr.w	r3, r3, #1
 8019e24:	7053      	strb	r3, [r2, #1]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 8019e26:	88ba      	ldrh	r2, [r7, #4]
 8019e28:	79b9      	ldrb	r1, [r7, #6]
 8019e2a:	79f8      	ldrb	r0, [r7, #7]
 8019e2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019e30:	9300      	str	r3, [sp, #0]
 8019e32:	4613      	mov	r3, r2
 8019e34:	683a      	ldr	r2, [r7, #0]
 8019e36:	f001 facf 	bl	801b3d8 <dcd_edpt_xfer>
 8019e3a:	4603      	mov	r3, r0
 8019e3c:	2b00      	cmp	r3, #0
 8019e3e:	d001      	beq.n	8019e44 <usbd_edpt_xfer+0x9c>
    return true;
 8019e40:	2301      	movs	r3, #1
 8019e42:	e021      	b.n	8019e88 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8019e44:	7dfa      	ldrb	r2, [r7, #23]
 8019e46:	7dbb      	ldrb	r3, [r7, #22]
 8019e48:	4912      	ldr	r1, [pc, #72]	@ (8019e94 <usbd_edpt_xfer+0xec>)
 8019e4a:	0052      	lsls	r2, r2, #1
 8019e4c:	440a      	add	r2, r1
 8019e4e:	4413      	add	r3, r2
 8019e50:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019e54:	7853      	ldrb	r3, [r2, #1]
 8019e56:	f023 0301 	bic.w	r3, r3, #1
 8019e5a:	7053      	strb	r3, [r2, #1]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8019e5c:	7dfa      	ldrb	r2, [r7, #23]
 8019e5e:	7dbb      	ldrb	r3, [r7, #22]
 8019e60:	490c      	ldr	r1, [pc, #48]	@ (8019e94 <usbd_edpt_xfer+0xec>)
 8019e62:	0052      	lsls	r2, r2, #1
 8019e64:	440a      	add	r2, r1
 8019e66:	4413      	add	r3, r2
 8019e68:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019e6c:	7853      	ldrb	r3, [r2, #1]
 8019e6e:	f023 0304 	bic.w	r3, r3, #4
 8019e72:	7053      	strb	r3, [r2, #1]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 8019e74:	4b08      	ldr	r3, [pc, #32]	@ (8019e98 <usbd_edpt_xfer+0xf0>)
 8019e76:	613b      	str	r3, [r7, #16]
 8019e78:	693b      	ldr	r3, [r7, #16]
 8019e7a:	681b      	ldr	r3, [r3, #0]
 8019e7c:	f003 0301 	and.w	r3, r3, #1
 8019e80:	2b00      	cmp	r3, #0
 8019e82:	d000      	beq.n	8019e86 <usbd_edpt_xfer+0xde>
 8019e84:	be00      	bkpt	0x0000
    return false;
 8019e86:	2300      	movs	r3, #0
  }
}
 8019e88:	4618      	mov	r0, r3
 8019e8a:	3718      	adds	r7, #24
 8019e8c:	46bd      	mov	sp, r7
 8019e8e:	bd80      	pop	{r7, pc}
 8019e90:	24000048 	.word	0x24000048
 8019e94:	24015b3c 	.word	0x24015b3c
 8019e98:	e000edf0 	.word	0xe000edf0

08019e9c <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8019e9c:	b580      	push	{r7, lr}
 8019e9e:	b088      	sub	sp, #32
 8019ea0:	af02      	add	r7, sp, #8
 8019ea2:	603a      	str	r2, [r7, #0]
 8019ea4:	461a      	mov	r2, r3
 8019ea6:	4603      	mov	r3, r0
 8019ea8:	71fb      	strb	r3, [r7, #7]
 8019eaa:	460b      	mov	r3, r1
 8019eac:	71bb      	strb	r3, [r7, #6]
 8019eae:	4613      	mov	r3, r2
 8019eb0:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 8019eb2:	4b34      	ldr	r3, [pc, #208]	@ (8019f84 <usbd_edpt_xfer_fifo+0xe8>)
 8019eb4:	781b      	ldrb	r3, [r3, #0]
 8019eb6:	71fb      	strb	r3, [r7, #7]
 8019eb8:	79bb      	ldrb	r3, [r7, #6]
 8019eba:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8019ebc:	7abb      	ldrb	r3, [r7, #10]
 8019ebe:	f003 030f 	and.w	r3, r3, #15
 8019ec2:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8019ec4:	75fb      	strb	r3, [r7, #23]
 8019ec6:	79bb      	ldrb	r3, [r7, #6]
 8019ec8:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8019eca:	7afb      	ldrb	r3, [r7, #11]
 8019ecc:	09db      	lsrs	r3, r3, #7
 8019ece:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8019ed0:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue FIFO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8019ed2:	7dfa      	ldrb	r2, [r7, #23]
 8019ed4:	7dbb      	ldrb	r3, [r7, #22]
 8019ed6:	492c      	ldr	r1, [pc, #176]	@ (8019f88 <usbd_edpt_xfer_fifo+0xec>)
 8019ed8:	0052      	lsls	r2, r2, #1
 8019eda:	440a      	add	r2, r1
 8019edc:	4413      	add	r3, r2
 8019ede:	3328      	adds	r3, #40	@ 0x28
 8019ee0:	785b      	ldrb	r3, [r3, #1]
 8019ee2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8019ee6:	b2db      	uxtb	r3, r3
 8019ee8:	2b00      	cmp	r3, #0
 8019eea:	d00a      	beq.n	8019f02 <usbd_edpt_xfer_fifo+0x66>
 8019eec:	4b27      	ldr	r3, [pc, #156]	@ (8019f8c <usbd_edpt_xfer_fifo+0xf0>)
 8019eee:	60fb      	str	r3, [r7, #12]
 8019ef0:	68fb      	ldr	r3, [r7, #12]
 8019ef2:	681b      	ldr	r3, [r3, #0]
 8019ef4:	f003 0301 	and.w	r3, r3, #1
 8019ef8:	2b00      	cmp	r3, #0
 8019efa:	d000      	beq.n	8019efe <usbd_edpt_xfer_fifo+0x62>
 8019efc:	be00      	bkpt	0x0000
 8019efe:	2300      	movs	r3, #0
 8019f00:	e03c      	b.n	8019f7c <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8019f02:	7dfa      	ldrb	r2, [r7, #23]
 8019f04:	7dbb      	ldrb	r3, [r7, #22]
 8019f06:	4920      	ldr	r1, [pc, #128]	@ (8019f88 <usbd_edpt_xfer_fifo+0xec>)
 8019f08:	0052      	lsls	r2, r2, #1
 8019f0a:	440a      	add	r2, r1
 8019f0c:	4413      	add	r3, r2
 8019f0e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019f12:	7853      	ldrb	r3, [r2, #1]
 8019f14:	f043 0301 	orr.w	r3, r3, #1
 8019f18:	7053      	strb	r3, [r2, #1]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 8019f1a:	88ba      	ldrh	r2, [r7, #4]
 8019f1c:	79b9      	ldrb	r1, [r7, #6]
 8019f1e:	79f8      	ldrb	r0, [r7, #7]
 8019f20:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019f24:	9300      	str	r3, [sp, #0]
 8019f26:	4613      	mov	r3, r2
 8019f28:	683a      	ldr	r2, [r7, #0]
 8019f2a:	f001 faad 	bl	801b488 <dcd_edpt_xfer_fifo>
 8019f2e:	4603      	mov	r3, r0
 8019f30:	2b00      	cmp	r3, #0
 8019f32:	d001      	beq.n	8019f38 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 8019f34:	2301      	movs	r3, #1
 8019f36:	e021      	b.n	8019f7c <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8019f38:	7dfa      	ldrb	r2, [r7, #23]
 8019f3a:	7dbb      	ldrb	r3, [r7, #22]
 8019f3c:	4912      	ldr	r1, [pc, #72]	@ (8019f88 <usbd_edpt_xfer_fifo+0xec>)
 8019f3e:	0052      	lsls	r2, r2, #1
 8019f40:	440a      	add	r2, r1
 8019f42:	4413      	add	r3, r2
 8019f44:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019f48:	7853      	ldrb	r3, [r2, #1]
 8019f4a:	f023 0301 	bic.w	r3, r3, #1
 8019f4e:	7053      	strb	r3, [r2, #1]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8019f50:	7dfa      	ldrb	r2, [r7, #23]
 8019f52:	7dbb      	ldrb	r3, [r7, #22]
 8019f54:	490c      	ldr	r1, [pc, #48]	@ (8019f88 <usbd_edpt_xfer_fifo+0xec>)
 8019f56:	0052      	lsls	r2, r2, #1
 8019f58:	440a      	add	r2, r1
 8019f5a:	4413      	add	r3, r2
 8019f5c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019f60:	7853      	ldrb	r3, [r2, #1]
 8019f62:	f023 0304 	bic.w	r3, r3, #4
 8019f66:	7053      	strb	r3, [r2, #1]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 8019f68:	4b08      	ldr	r3, [pc, #32]	@ (8019f8c <usbd_edpt_xfer_fifo+0xf0>)
 8019f6a:	613b      	str	r3, [r7, #16]
 8019f6c:	693b      	ldr	r3, [r7, #16]
 8019f6e:	681b      	ldr	r3, [r3, #0]
 8019f70:	f003 0301 	and.w	r3, r3, #1
 8019f74:	2b00      	cmp	r3, #0
 8019f76:	d000      	beq.n	8019f7a <usbd_edpt_xfer_fifo+0xde>
 8019f78:	be00      	bkpt	0x0000
    return false;
 8019f7a:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 8019f7c:	4618      	mov	r0, r3
 8019f7e:	3718      	adds	r7, #24
 8019f80:	46bd      	mov	sp, r7
 8019f82:	bd80      	pop	{r7, pc}
 8019f84:	24000048 	.word	0x24000048
 8019f88:	24015b3c 	.word	0x24015b3c
 8019f8c:	e000edf0 	.word	0xe000edf0

08019f90 <usbd_edpt_stall>:
  uint8_t const dir = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].busy;
}

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8019f90:	b580      	push	{r7, lr}
 8019f92:	b084      	sub	sp, #16
 8019f94:	af00      	add	r7, sp, #0
 8019f96:	4603      	mov	r3, r0
 8019f98:	460a      	mov	r2, r1
 8019f9a:	71fb      	strb	r3, [r7, #7]
 8019f9c:	4613      	mov	r3, r2
 8019f9e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8019fa0:	4b18      	ldr	r3, [pc, #96]	@ (801a004 <usbd_edpt_stall+0x74>)
 8019fa2:	781b      	ldrb	r3, [r3, #0]
 8019fa4:	71fb      	strb	r3, [r7, #7]
 8019fa6:	79bb      	ldrb	r3, [r7, #6]
 8019fa8:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8019faa:	7b3b      	ldrb	r3, [r7, #12]
 8019fac:	f003 030f 	and.w	r3, r3, #15
 8019fb0:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8019fb2:	73fb      	strb	r3, [r7, #15]
 8019fb4:	79bb      	ldrb	r3, [r7, #6]
 8019fb6:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8019fb8:	7b7b      	ldrb	r3, [r7, #13]
 8019fba:	09db      	lsrs	r3, r3, #7
 8019fbc:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8019fbe:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 8019fc0:	79ba      	ldrb	r2, [r7, #6]
 8019fc2:	79fb      	ldrb	r3, [r7, #7]
 8019fc4:	4611      	mov	r1, r2
 8019fc6:	4618      	mov	r0, r3
 8019fc8:	f001 faac 	bl	801b524 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 8019fcc:	7bfa      	ldrb	r2, [r7, #15]
 8019fce:	7bbb      	ldrb	r3, [r7, #14]
 8019fd0:	490d      	ldr	r1, [pc, #52]	@ (801a008 <usbd_edpt_stall+0x78>)
 8019fd2:	0052      	lsls	r2, r2, #1
 8019fd4:	440a      	add	r2, r1
 8019fd6:	4413      	add	r3, r2
 8019fd8:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019fdc:	7853      	ldrb	r3, [r2, #1]
 8019fde:	f043 0302 	orr.w	r3, r3, #2
 8019fe2:	7053      	strb	r3, [r2, #1]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8019fe4:	7bfa      	ldrb	r2, [r7, #15]
 8019fe6:	7bbb      	ldrb	r3, [r7, #14]
 8019fe8:	4907      	ldr	r1, [pc, #28]	@ (801a008 <usbd_edpt_stall+0x78>)
 8019fea:	0052      	lsls	r2, r2, #1
 8019fec:	440a      	add	r2, r1
 8019fee:	4413      	add	r3, r2
 8019ff0:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8019ff4:	7853      	ldrb	r3, [r2, #1]
 8019ff6:	f043 0301 	orr.w	r3, r3, #1
 8019ffa:	7053      	strb	r3, [r2, #1]
}
 8019ffc:	bf00      	nop
 8019ffe:	3710      	adds	r7, #16
 801a000:	46bd      	mov	sp, r7
 801a002:	bd80      	pop	{r7, pc}
 801a004:	24000048 	.word	0x24000048
 801a008:	24015b3c 	.word	0x24015b3c

0801a00c <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 801a00c:	b580      	push	{r7, lr}
 801a00e:	b084      	sub	sp, #16
 801a010:	af00      	add	r7, sp, #0
 801a012:	4603      	mov	r3, r0
 801a014:	460a      	mov	r2, r1
 801a016:	71fb      	strb	r3, [r7, #7]
 801a018:	4613      	mov	r3, r2
 801a01a:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 801a01c:	4b18      	ldr	r3, [pc, #96]	@ (801a080 <usbd_edpt_clear_stall+0x74>)
 801a01e:	781b      	ldrb	r3, [r3, #0]
 801a020:	71fb      	strb	r3, [r7, #7]
 801a022:	79bb      	ldrb	r3, [r7, #6]
 801a024:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801a026:	7b3b      	ldrb	r3, [r7, #12]
 801a028:	f003 030f 	and.w	r3, r3, #15
 801a02c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 801a02e:	73fb      	strb	r3, [r7, #15]
 801a030:	79bb      	ldrb	r3, [r7, #6]
 801a032:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801a034:	7b7b      	ldrb	r3, [r7, #13]
 801a036:	09db      	lsrs	r3, r3, #7
 801a038:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801a03a:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 801a03c:	79ba      	ldrb	r2, [r7, #6]
 801a03e:	79fb      	ldrb	r3, [r7, #7]
 801a040:	4611      	mov	r1, r2
 801a042:	4618      	mov	r0, r3
 801a044:	f001 faa4 	bl	801b590 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 801a048:	7bfa      	ldrb	r2, [r7, #15]
 801a04a:	7bbb      	ldrb	r3, [r7, #14]
 801a04c:	490d      	ldr	r1, [pc, #52]	@ (801a084 <usbd_edpt_clear_stall+0x78>)
 801a04e:	0052      	lsls	r2, r2, #1
 801a050:	440a      	add	r2, r1
 801a052:	4413      	add	r3, r2
 801a054:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 801a058:	7853      	ldrb	r3, [r2, #1]
 801a05a:	f023 0302 	bic.w	r3, r3, #2
 801a05e:	7053      	strb	r3, [r2, #1]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 801a060:	7bfa      	ldrb	r2, [r7, #15]
 801a062:	7bbb      	ldrb	r3, [r7, #14]
 801a064:	4907      	ldr	r1, [pc, #28]	@ (801a084 <usbd_edpt_clear_stall+0x78>)
 801a066:	0052      	lsls	r2, r2, #1
 801a068:	440a      	add	r2, r1
 801a06a:	4413      	add	r3, r2
 801a06c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 801a070:	7853      	ldrb	r3, [r2, #1]
 801a072:	f023 0301 	bic.w	r3, r3, #1
 801a076:	7053      	strb	r3, [r2, #1]
}
 801a078:	bf00      	nop
 801a07a:	3710      	adds	r7, #16
 801a07c:	46bd      	mov	sp, r7
 801a07e:	bd80      	pop	{r7, pc}
 801a080:	24000048 	.word	0x24000048
 801a084:	24015b3c 	.word	0x24015b3c

0801a088 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 801a088:	b480      	push	{r7}
 801a08a:	b085      	sub	sp, #20
 801a08c:	af00      	add	r7, sp, #0
 801a08e:	4603      	mov	r3, r0
 801a090:	460a      	mov	r2, r1
 801a092:	71fb      	strb	r3, [r7, #7]
 801a094:	4613      	mov	r3, r2
 801a096:	71bb      	strb	r3, [r7, #6]
 801a098:	79bb      	ldrb	r3, [r7, #6]
 801a09a:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801a09c:	7b3b      	ldrb	r3, [r7, #12]
 801a09e:	f003 030f 	and.w	r3, r3, #15
 801a0a2:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 801a0a4:	73fb      	strb	r3, [r7, #15]
 801a0a6:	79bb      	ldrb	r3, [r7, #6]
 801a0a8:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801a0aa:	7b7b      	ldrb	r3, [r7, #13]
 801a0ac:	09db      	lsrs	r3, r3, #7
 801a0ae:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801a0b0:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 801a0b2:	7bfa      	ldrb	r2, [r7, #15]
 801a0b4:	7bbb      	ldrb	r3, [r7, #14]
 801a0b6:	490a      	ldr	r1, [pc, #40]	@ (801a0e0 <usbd_edpt_stalled+0x58>)
 801a0b8:	0052      	lsls	r2, r2, #1
 801a0ba:	440a      	add	r2, r1
 801a0bc:	4413      	add	r3, r2
 801a0be:	3328      	adds	r3, #40	@ 0x28
 801a0c0:	785b      	ldrb	r3, [r3, #1]
 801a0c2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801a0c6:	b2db      	uxtb	r3, r3
 801a0c8:	2b00      	cmp	r3, #0
 801a0ca:	bf14      	ite	ne
 801a0cc:	2301      	movne	r3, #1
 801a0ce:	2300      	moveq	r3, #0
 801a0d0:	b2db      	uxtb	r3, r3
}
 801a0d2:	4618      	mov	r0, r3
 801a0d4:	3714      	adds	r7, #20
 801a0d6:	46bd      	mov	sp, r7
 801a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0dc:	4770      	bx	lr
 801a0de:	bf00      	nop
 801a0e0:	24015b3c 	.word	0x24015b3c

0801a0e4 <usbd_edpt_iso_alloc>:
  if(!_usbd_dev.sof_consumer != !consumer_old) {
    dcd_sof_enable(rhport, _usbd_dev.sof_consumer);
  }
}

bool usbd_edpt_iso_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t largest_packet_size) {
 801a0e4:	b580      	push	{r7, lr}
 801a0e6:	b084      	sub	sp, #16
 801a0e8:	af00      	add	r7, sp, #0
 801a0ea:	4603      	mov	r3, r0
 801a0ec:	71fb      	strb	r3, [r7, #7]
 801a0ee:	460b      	mov	r3, r1
 801a0f0:	71bb      	strb	r3, [r7, #6]
 801a0f2:	4613      	mov	r3, r2
 801a0f4:	80bb      	strh	r3, [r7, #4]
#ifdef TUP_DCD_EDPT_ISO_ALLOC
  rhport = _usbd_rhport;
 801a0f6:	4b10      	ldr	r3, [pc, #64]	@ (801a138 <usbd_edpt_iso_alloc+0x54>)
 801a0f8:	781b      	ldrb	r3, [r3, #0]
 801a0fa:	71fb      	strb	r3, [r7, #7]
 801a0fc:	79bb      	ldrb	r3, [r7, #6]
 801a0fe:	72fb      	strb	r3, [r7, #11]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801a100:	7afb      	ldrb	r3, [r7, #11]
 801a102:	f003 030f 	and.w	r3, r3, #15
 801a106:	b2db      	uxtb	r3, r3

  TU_ASSERT(tu_edpt_number(ep_addr) < CFG_TUD_ENDPPOINT_MAX);
 801a108:	2b08      	cmp	r3, #8
 801a10a:	d90a      	bls.n	801a122 <usbd_edpt_iso_alloc+0x3e>
 801a10c:	4b0b      	ldr	r3, [pc, #44]	@ (801a13c <usbd_edpt_iso_alloc+0x58>)
 801a10e:	60fb      	str	r3, [r7, #12]
 801a110:	68fb      	ldr	r3, [r7, #12]
 801a112:	681b      	ldr	r3, [r3, #0]
 801a114:	f003 0301 	and.w	r3, r3, #1
 801a118:	2b00      	cmp	r3, #0
 801a11a:	d000      	beq.n	801a11e <usbd_edpt_iso_alloc+0x3a>
 801a11c:	be00      	bkpt	0x0000
 801a11e:	2300      	movs	r3, #0
 801a120:	e006      	b.n	801a130 <usbd_edpt_iso_alloc+0x4c>
  return dcd_edpt_iso_alloc(rhport, ep_addr, largest_packet_size);
 801a122:	88ba      	ldrh	r2, [r7, #4]
 801a124:	79b9      	ldrb	r1, [r7, #6]
 801a126:	79fb      	ldrb	r3, [r7, #7]
 801a128:	4618      	mov	r0, r3
 801a12a:	f001 f915 	bl	801b358 <dcd_edpt_iso_alloc>
 801a12e:	4603      	mov	r3, r0
#else
  (void) rhport; (void) ep_addr; (void) largest_packet_size;
  return false;
#endif
}
 801a130:	4618      	mov	r0, r3
 801a132:	3710      	adds	r7, #16
 801a134:	46bd      	mov	sp, r7
 801a136:	bd80      	pop	{r7, pc}
 801a138:	24000048 	.word	0x24000048
 801a13c:	e000edf0 	.word	0xe000edf0

0801a140 <usbd_edpt_iso_activate>:

bool usbd_edpt_iso_activate(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 801a140:	b580      	push	{r7, lr}
 801a142:	b088      	sub	sp, #32
 801a144:	af00      	add	r7, sp, #0
 801a146:	4603      	mov	r3, r0
 801a148:	6039      	str	r1, [r7, #0]
 801a14a:	71fb      	strb	r3, [r7, #7]
#ifdef TUP_DCD_EDPT_ISO_ALLOC
  rhport = _usbd_rhport;
 801a14c:	4b32      	ldr	r3, [pc, #200]	@ (801a218 <usbd_edpt_iso_activate+0xd8>)
 801a14e:	781b      	ldrb	r3, [r3, #0]
 801a150:	71fb      	strb	r3, [r7, #7]

  uint8_t const epnum = tu_edpt_number(desc_ep->bEndpointAddress);
 801a152:	683b      	ldr	r3, [r7, #0]
 801a154:	789b      	ldrb	r3, [r3, #2]
 801a156:	74bb      	strb	r3, [r7, #18]
 801a158:	7cbb      	ldrb	r3, [r7, #18]
 801a15a:	f003 030f 	and.w	r3, r3, #15
 801a15e:	b2db      	uxtb	r3, r3
 801a160:	77fb      	strb	r3, [r7, #31]
  uint8_t const dir = tu_edpt_dir(desc_ep->bEndpointAddress);
 801a162:	683b      	ldr	r3, [r7, #0]
 801a164:	789b      	ldrb	r3, [r3, #2]
 801a166:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801a168:	7cfb      	ldrb	r3, [r7, #19]
 801a16a:	09db      	lsrs	r3, r3, #7
 801a16c:	b2db      	uxtb	r3, r3
 801a16e:	77bb      	strb	r3, [r7, #30]

  TU_ASSERT(epnum < CFG_TUD_ENDPPOINT_MAX);
 801a170:	7ffb      	ldrb	r3, [r7, #31]
 801a172:	2b08      	cmp	r3, #8
 801a174:	d90a      	bls.n	801a18c <usbd_edpt_iso_activate+0x4c>
 801a176:	4b29      	ldr	r3, [pc, #164]	@ (801a21c <usbd_edpt_iso_activate+0xdc>)
 801a178:	617b      	str	r3, [r7, #20]
 801a17a:	697b      	ldr	r3, [r7, #20]
 801a17c:	681b      	ldr	r3, [r3, #0]
 801a17e:	f003 0301 	and.w	r3, r3, #1
 801a182:	2b00      	cmp	r3, #0
 801a184:	d000      	beq.n	801a188 <usbd_edpt_iso_activate+0x48>
 801a186:	be00      	bkpt	0x0000
 801a188:	2300      	movs	r3, #0
 801a18a:	e040      	b.n	801a20e <usbd_edpt_iso_activate+0xce>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t)_usbd_dev.speed));
 801a18c:	4b24      	ldr	r3, [pc, #144]	@ (801a220 <usbd_edpt_iso_activate+0xe0>)
 801a18e:	795a      	ldrb	r2, [r3, #5]
 801a190:	683b      	ldr	r3, [r7, #0]
 801a192:	60fb      	str	r3, [r7, #12]
 801a194:	4613      	mov	r3, r2
 801a196:	72fb      	strb	r3, [r7, #11]
 801a198:	2301      	movs	r3, #1
 801a19a:	f083 0301 	eor.w	r3, r3, #1
 801a19e:	b2db      	uxtb	r3, r3
 801a1a0:	2b00      	cmp	r3, #0
 801a1a2:	d00a      	beq.n	801a1ba <usbd_edpt_iso_activate+0x7a>
 801a1a4:	4b1d      	ldr	r3, [pc, #116]	@ (801a21c <usbd_edpt_iso_activate+0xdc>)
 801a1a6:	61bb      	str	r3, [r7, #24]
 801a1a8:	69bb      	ldr	r3, [r7, #24]
 801a1aa:	681b      	ldr	r3, [r3, #0]
 801a1ac:	f003 0301 	and.w	r3, r3, #1
 801a1b0:	2b00      	cmp	r3, #0
 801a1b2:	d000      	beq.n	801a1b6 <usbd_edpt_iso_activate+0x76>
 801a1b4:	be00      	bkpt	0x0000
 801a1b6:	2300      	movs	r3, #0
 801a1b8:	e029      	b.n	801a20e <usbd_edpt_iso_activate+0xce>

  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 801a1ba:	7ffa      	ldrb	r2, [r7, #31]
 801a1bc:	7fbb      	ldrb	r3, [r7, #30]
 801a1be:	4918      	ldr	r1, [pc, #96]	@ (801a220 <usbd_edpt_iso_activate+0xe0>)
 801a1c0:	0052      	lsls	r2, r2, #1
 801a1c2:	440a      	add	r2, r1
 801a1c4:	4413      	add	r3, r2
 801a1c6:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 801a1ca:	7853      	ldrb	r3, [r2, #1]
 801a1cc:	f023 0302 	bic.w	r3, r3, #2
 801a1d0:	7053      	strb	r3, [r2, #1]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 801a1d2:	7ffa      	ldrb	r2, [r7, #31]
 801a1d4:	7fbb      	ldrb	r3, [r7, #30]
 801a1d6:	4912      	ldr	r1, [pc, #72]	@ (801a220 <usbd_edpt_iso_activate+0xe0>)
 801a1d8:	0052      	lsls	r2, r2, #1
 801a1da:	440a      	add	r2, r1
 801a1dc:	4413      	add	r3, r2
 801a1de:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 801a1e2:	7853      	ldrb	r3, [r2, #1]
 801a1e4:	f023 0301 	bic.w	r3, r3, #1
 801a1e8:	7053      	strb	r3, [r2, #1]
  _usbd_dev.ep_status[epnum][dir].claimed = 0;
 801a1ea:	7ffa      	ldrb	r2, [r7, #31]
 801a1ec:	7fbb      	ldrb	r3, [r7, #30]
 801a1ee:	490c      	ldr	r1, [pc, #48]	@ (801a220 <usbd_edpt_iso_activate+0xe0>)
 801a1f0:	0052      	lsls	r2, r2, #1
 801a1f2:	440a      	add	r2, r1
 801a1f4:	4413      	add	r3, r2
 801a1f6:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 801a1fa:	7853      	ldrb	r3, [r2, #1]
 801a1fc:	f023 0304 	bic.w	r3, r3, #4
 801a200:	7053      	strb	r3, [r2, #1]
  return dcd_edpt_iso_activate(rhport, desc_ep);
 801a202:	79fb      	ldrb	r3, [r7, #7]
 801a204:	6839      	ldr	r1, [r7, #0]
 801a206:	4618      	mov	r0, r3
 801a208:	f001 f8ce 	bl	801b3a8 <dcd_edpt_iso_activate>
 801a20c:	4603      	mov	r3, r0
#else
  (void) rhport; (void) desc_ep;
  return false;
#endif
}
 801a20e:	4618      	mov	r0, r3
 801a210:	3720      	adds	r7, #32
 801a212:	46bd      	mov	sp, r7
 801a214:	bd80      	pop	{r7, pc}
 801a216:	bf00      	nop
 801a218:	24000048 	.word	0x24000048
 801a21c:	e000edf0 	.word	0xe000edf0
 801a220:	24015b3c 	.word	0x24015b3c

0801a224 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 801a224:	b480      	push	{r7}
 801a226:	b083      	sub	sp, #12
 801a228:	af00      	add	r7, sp, #0
 801a22a:	4603      	mov	r3, r0
 801a22c:	6039      	str	r1, [r7, #0]
 801a22e:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 801a230:	bf00      	nop
 801a232:	370c      	adds	r7, #12
 801a234:	46bd      	mov	sp, r7
 801a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a23a:	4770      	bx	lr

0801a23c <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 801a23c:	b580      	push	{r7, lr}
 801a23e:	b086      	sub	sp, #24
 801a240:	af02      	add	r7, sp, #8
 801a242:	4603      	mov	r3, r0
 801a244:	6039      	str	r1, [r7, #0]
 801a246:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 801a248:	683b      	ldr	r3, [r7, #0]
 801a24a:	781b      	ldrb	r3, [r3, #0]
 801a24c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801a250:	b2db      	uxtb	r3, r3
 801a252:	2b00      	cmp	r3, #0
 801a254:	d001      	beq.n	801a25a <status_stage_xact+0x1e>
 801a256:	2300      	movs	r3, #0
 801a258:	e000      	b.n	801a25c <status_stage_xact+0x20>
 801a25a:	2380      	movs	r3, #128	@ 0x80
 801a25c:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 801a25e:	7bf9      	ldrb	r1, [r7, #15]
 801a260:	79f8      	ldrb	r0, [r7, #7]
 801a262:	2300      	movs	r3, #0
 801a264:	9300      	str	r3, [sp, #0]
 801a266:	2300      	movs	r3, #0
 801a268:	2200      	movs	r2, #0
 801a26a:	f7ff fd9d 	bl	8019da8 <usbd_edpt_xfer>
 801a26e:	4603      	mov	r3, r0
}
 801a270:	4618      	mov	r0, r3
 801a272:	3710      	adds	r7, #16
 801a274:	46bd      	mov	sp, r7
 801a276:	bd80      	pop	{r7, pc}

0801a278 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 801a278:	b580      	push	{r7, lr}
 801a27a:	b082      	sub	sp, #8
 801a27c:	af00      	add	r7, sp, #0
 801a27e:	4603      	mov	r3, r0
 801a280:	6039      	str	r1, [r7, #0]
 801a282:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 801a284:	4b0b      	ldr	r3, [pc, #44]	@ (801a2b4 <tud_control_status+0x3c>)
 801a286:	683a      	ldr	r2, [r7, #0]
 801a288:	6810      	ldr	r0, [r2, #0]
 801a28a:	6851      	ldr	r1, [r2, #4]
 801a28c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 801a28e:	4b09      	ldr	r3, [pc, #36]	@ (801a2b4 <tud_control_status+0x3c>)
 801a290:	2200      	movs	r2, #0
 801a292:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 801a294:	4b07      	ldr	r3, [pc, #28]	@ (801a2b4 <tud_control_status+0x3c>)
 801a296:	2200      	movs	r2, #0
 801a298:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 801a29a:	4b06      	ldr	r3, [pc, #24]	@ (801a2b4 <tud_control_status+0x3c>)
 801a29c:	2200      	movs	r2, #0
 801a29e:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 801a2a0:	79fb      	ldrb	r3, [r7, #7]
 801a2a2:	6839      	ldr	r1, [r7, #0]
 801a2a4:	4618      	mov	r0, r3
 801a2a6:	f7ff ffc9 	bl	801a23c <status_stage_xact>
 801a2aa:	4603      	mov	r3, r0
}
 801a2ac:	4618      	mov	r0, r3
 801a2ae:	3708      	adds	r7, #8
 801a2b0:	46bd      	mov	sp, r7
 801a2b2:	bd80      	pop	{r7, pc}
 801a2b4:	24015c44 	.word	0x24015c44

0801a2b8 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 801a2b8:	b590      	push	{r4, r7, lr}
 801a2ba:	b08b      	sub	sp, #44	@ 0x2c
 801a2bc:	af02      	add	r7, sp, #8
 801a2be:	4603      	mov	r3, r0
 801a2c0:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 801a2c2:	4b2d      	ldr	r3, [pc, #180]	@ (801a378 <data_stage_xact+0xc0>)
 801a2c4:	899a      	ldrh	r2, [r3, #12]
 801a2c6:	4b2c      	ldr	r3, [pc, #176]	@ (801a378 <data_stage_xact+0xc0>)
 801a2c8:	89db      	ldrh	r3, [r3, #14]
 801a2ca:	1ad3      	subs	r3, r2, r3
 801a2cc:	b29b      	uxth	r3, r3
 801a2ce:	837b      	strh	r3, [r7, #26]
 801a2d0:	2340      	movs	r3, #64	@ 0x40
 801a2d2:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801a2d4:	8b7a      	ldrh	r2, [r7, #26]
 801a2d6:	8b3b      	ldrh	r3, [r7, #24]
 801a2d8:	4293      	cmp	r3, r2
 801a2da:	bf28      	it	cs
 801a2dc:	4613      	movcs	r3, r2
 801a2de:	b29b      	uxth	r3, r3
 801a2e0:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 801a2e2:	2300      	movs	r3, #0
 801a2e4:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 801a2e6:	4b24      	ldr	r3, [pc, #144]	@ (801a378 <data_stage_xact+0xc0>)
 801a2e8:	781b      	ldrb	r3, [r3, #0]
 801a2ea:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801a2ee:	b2db      	uxtb	r3, r3
 801a2f0:	2b00      	cmp	r3, #0
 801a2f2:	d02f      	beq.n	801a354 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 801a2f4:	2380      	movs	r3, #128	@ 0x80
 801a2f6:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 801a2f8:	8bbb      	ldrh	r3, [r7, #28]
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	d02a      	beq.n	801a354 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 801a2fe:	4b1e      	ldr	r3, [pc, #120]	@ (801a378 <data_stage_xact+0xc0>)
 801a300:	689a      	ldr	r2, [r3, #8]
 801a302:	8bbb      	ldrh	r3, [r7, #28]
 801a304:	491d      	ldr	r1, [pc, #116]	@ (801a37c <data_stage_xact+0xc4>)
 801a306:	6179      	str	r1, [r7, #20]
 801a308:	2140      	movs	r1, #64	@ 0x40
 801a30a:	6139      	str	r1, [r7, #16]
 801a30c:	60fa      	str	r2, [r7, #12]
 801a30e:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 801a310:	697b      	ldr	r3, [r7, #20]
 801a312:	2b00      	cmp	r3, #0
 801a314:	d102      	bne.n	801a31c <data_stage_xact+0x64>
    return -1;
 801a316:	f04f 33ff 	mov.w	r3, #4294967295
 801a31a:	e017      	b.n	801a34c <data_stage_xact+0x94>
  if (count == 0u) {
 801a31c:	68bb      	ldr	r3, [r7, #8]
 801a31e:	2b00      	cmp	r3, #0
 801a320:	d101      	bne.n	801a326 <data_stage_xact+0x6e>
    return 0;
 801a322:	2300      	movs	r3, #0
 801a324:	e012      	b.n	801a34c <data_stage_xact+0x94>
  if (src == NULL) {
 801a326:	68fb      	ldr	r3, [r7, #12]
 801a328:	2b00      	cmp	r3, #0
 801a32a:	d102      	bne.n	801a332 <data_stage_xact+0x7a>
    return -1;
 801a32c:	f04f 33ff 	mov.w	r3, #4294967295
 801a330:	e00c      	b.n	801a34c <data_stage_xact+0x94>
  if (count > destsz) {
 801a332:	693a      	ldr	r2, [r7, #16]
 801a334:	68bb      	ldr	r3, [r7, #8]
 801a336:	429a      	cmp	r2, r3
 801a338:	d202      	bcs.n	801a340 <data_stage_xact+0x88>
    return -1;
 801a33a:	f04f 33ff 	mov.w	r3, #4294967295
 801a33e:	e005      	b.n	801a34c <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 801a340:	68ba      	ldr	r2, [r7, #8]
 801a342:	68f9      	ldr	r1, [r7, #12]
 801a344:	6978      	ldr	r0, [r7, #20]
 801a346:	f002 fe91 	bl	801d06c <memcpy>
  return 0;
 801a34a:	2300      	movs	r3, #0
 801a34c:	2b00      	cmp	r3, #0
 801a34e:	d001      	beq.n	801a354 <data_stage_xact+0x9c>
 801a350:	2300      	movs	r3, #0
 801a352:	e00d      	b.n	801a370 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 801a354:	8bbb      	ldrh	r3, [r7, #28]
 801a356:	2b00      	cmp	r3, #0
 801a358:	d001      	beq.n	801a35e <data_stage_xact+0xa6>
 801a35a:	4a08      	ldr	r2, [pc, #32]	@ (801a37c <data_stage_xact+0xc4>)
 801a35c:	e000      	b.n	801a360 <data_stage_xact+0xa8>
 801a35e:	2200      	movs	r2, #0
 801a360:	8bbb      	ldrh	r3, [r7, #28]
 801a362:	7ff9      	ldrb	r1, [r7, #31]
 801a364:	79f8      	ldrb	r0, [r7, #7]
 801a366:	2400      	movs	r4, #0
 801a368:	9400      	str	r4, [sp, #0]
 801a36a:	f7ff fd1d 	bl	8019da8 <usbd_edpt_xfer>
 801a36e:	4603      	mov	r3, r0
}
 801a370:	4618      	mov	r0, r3
 801a372:	3724      	adds	r7, #36	@ 0x24
 801a374:	46bd      	mov	sp, r7
 801a376:	bd90      	pop	{r4, r7, pc}
 801a378:	24015c44 	.word	0x24015c44
 801a37c:	24015c58 	.word	0x24015c58

0801a380 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 801a380:	b580      	push	{r7, lr}
 801a382:	b088      	sub	sp, #32
 801a384:	af00      	add	r7, sp, #0
 801a386:	60b9      	str	r1, [r7, #8]
 801a388:	607a      	str	r2, [r7, #4]
 801a38a:	461a      	mov	r2, r3
 801a38c:	4603      	mov	r3, r0
 801a38e:	73fb      	strb	r3, [r7, #15]
 801a390:	4613      	mov	r3, r2
 801a392:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 801a394:	4b30      	ldr	r3, [pc, #192]	@ (801a458 <tud_control_xfer+0xd8>)
 801a396:	68ba      	ldr	r2, [r7, #8]
 801a398:	6810      	ldr	r0, [r2, #0]
 801a39a:	6851      	ldr	r1, [r2, #4]
 801a39c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 801a39e:	4a2e      	ldr	r2, [pc, #184]	@ (801a458 <tud_control_xfer+0xd8>)
 801a3a0:	687b      	ldr	r3, [r7, #4]
 801a3a2:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 801a3a4:	4b2c      	ldr	r3, [pc, #176]	@ (801a458 <tud_control_xfer+0xd8>)
 801a3a6:	2200      	movs	r2, #0
 801a3a8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 801a3aa:	68bb      	ldr	r3, [r7, #8]
 801a3ac:	88db      	ldrh	r3, [r3, #6]
 801a3ae:	b29a      	uxth	r2, r3
 801a3b0:	89bb      	ldrh	r3, [r7, #12]
 801a3b2:	827b      	strh	r3, [r7, #18]
 801a3b4:	4613      	mov	r3, r2
 801a3b6:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801a3b8:	8a7a      	ldrh	r2, [r7, #18]
 801a3ba:	8a3b      	ldrh	r3, [r7, #16]
 801a3bc:	4293      	cmp	r3, r2
 801a3be:	bf28      	it	cs
 801a3c0:	4613      	movcs	r3, r2
 801a3c2:	b29a      	uxth	r2, r3
 801a3c4:	4b24      	ldr	r3, [pc, #144]	@ (801a458 <tud_control_xfer+0xd8>)
 801a3c6:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 801a3c8:	68bb      	ldr	r3, [r7, #8]
 801a3ca:	88db      	ldrh	r3, [r3, #6]
 801a3cc:	b29b      	uxth	r3, r3
 801a3ce:	2b00      	cmp	r3, #0
 801a3d0:	d026      	beq.n	801a420 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 801a3d2:	4b21      	ldr	r3, [pc, #132]	@ (801a458 <tud_control_xfer+0xd8>)
 801a3d4:	899b      	ldrh	r3, [r3, #12]
 801a3d6:	2b00      	cmp	r3, #0
 801a3d8:	d00d      	beq.n	801a3f6 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 801a3da:	687b      	ldr	r3, [r7, #4]
 801a3dc:	2b00      	cmp	r3, #0
 801a3de:	d10a      	bne.n	801a3f6 <tud_control_xfer+0x76>
 801a3e0:	4b1e      	ldr	r3, [pc, #120]	@ (801a45c <tud_control_xfer+0xdc>)
 801a3e2:	61bb      	str	r3, [r7, #24]
 801a3e4:	69bb      	ldr	r3, [r7, #24]
 801a3e6:	681b      	ldr	r3, [r3, #0]
 801a3e8:	f003 0301 	and.w	r3, r3, #1
 801a3ec:	2b00      	cmp	r3, #0
 801a3ee:	d000      	beq.n	801a3f2 <tud_control_xfer+0x72>
 801a3f0:	be00      	bkpt	0x0000
 801a3f2:	2300      	movs	r3, #0
 801a3f4:	e02b      	b.n	801a44e <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 801a3f6:	7bfb      	ldrb	r3, [r7, #15]
 801a3f8:	4618      	mov	r0, r3
 801a3fa:	f7ff ff5d 	bl	801a2b8 <data_stage_xact>
 801a3fe:	4603      	mov	r3, r0
 801a400:	f083 0301 	eor.w	r3, r3, #1
 801a404:	b2db      	uxtb	r3, r3
 801a406:	2b00      	cmp	r3, #0
 801a408:	d020      	beq.n	801a44c <tud_control_xfer+0xcc>
 801a40a:	4b14      	ldr	r3, [pc, #80]	@ (801a45c <tud_control_xfer+0xdc>)
 801a40c:	617b      	str	r3, [r7, #20]
 801a40e:	697b      	ldr	r3, [r7, #20]
 801a410:	681b      	ldr	r3, [r3, #0]
 801a412:	f003 0301 	and.w	r3, r3, #1
 801a416:	2b00      	cmp	r3, #0
 801a418:	d000      	beq.n	801a41c <tud_control_xfer+0x9c>
 801a41a:	be00      	bkpt	0x0000
 801a41c:	2300      	movs	r3, #0
 801a41e:	e016      	b.n	801a44e <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 801a420:	7bfb      	ldrb	r3, [r7, #15]
 801a422:	68b9      	ldr	r1, [r7, #8]
 801a424:	4618      	mov	r0, r3
 801a426:	f7ff ff09 	bl	801a23c <status_stage_xact>
 801a42a:	4603      	mov	r3, r0
 801a42c:	f083 0301 	eor.w	r3, r3, #1
 801a430:	b2db      	uxtb	r3, r3
 801a432:	2b00      	cmp	r3, #0
 801a434:	d00a      	beq.n	801a44c <tud_control_xfer+0xcc>
 801a436:	4b09      	ldr	r3, [pc, #36]	@ (801a45c <tud_control_xfer+0xdc>)
 801a438:	61fb      	str	r3, [r7, #28]
 801a43a:	69fb      	ldr	r3, [r7, #28]
 801a43c:	681b      	ldr	r3, [r3, #0]
 801a43e:	f003 0301 	and.w	r3, r3, #1
 801a442:	2b00      	cmp	r3, #0
 801a444:	d000      	beq.n	801a448 <tud_control_xfer+0xc8>
 801a446:	be00      	bkpt	0x0000
 801a448:	2300      	movs	r3, #0
 801a44a:	e000      	b.n	801a44e <tud_control_xfer+0xce>
  }

  return true;
 801a44c:	2301      	movs	r3, #1
}
 801a44e:	4618      	mov	r0, r3
 801a450:	3720      	adds	r7, #32
 801a452:	46bd      	mov	sp, r7
 801a454:	bd80      	pop	{r7, pc}
 801a456:	bf00      	nop
 801a458:	24015c44 	.word	0x24015c44
 801a45c:	e000edf0 	.word	0xe000edf0

0801a460 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 801a460:	b580      	push	{r7, lr}
 801a462:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 801a464:	2214      	movs	r2, #20
 801a466:	2100      	movs	r1, #0
 801a468:	4802      	ldr	r0, [pc, #8]	@ (801a474 <usbd_control_reset+0x14>)
 801a46a:	f002 fdcb 	bl	801d004 <memset>
}
 801a46e:	bf00      	nop
 801a470:	bd80      	pop	{r7, pc}
 801a472:	bf00      	nop
 801a474:	24015c44 	.word	0x24015c44

0801a478 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 801a478:	b480      	push	{r7}
 801a47a:	b083      	sub	sp, #12
 801a47c:	af00      	add	r7, sp, #0
 801a47e:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 801a480:	4a04      	ldr	r2, [pc, #16]	@ (801a494 <usbd_control_set_complete_callback+0x1c>)
 801a482:	687b      	ldr	r3, [r7, #4]
 801a484:	6113      	str	r3, [r2, #16]
}
 801a486:	bf00      	nop
 801a488:	370c      	adds	r7, #12
 801a48a:	46bd      	mov	sp, r7
 801a48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a490:	4770      	bx	lr
 801a492:	bf00      	nop
 801a494:	24015c44 	.word	0x24015c44

0801a498 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 801a498:	b480      	push	{r7}
 801a49a:	b083      	sub	sp, #12
 801a49c:	af00      	add	r7, sp, #0
 801a49e:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 801a4a0:	4b09      	ldr	r3, [pc, #36]	@ (801a4c8 <usbd_control_set_request+0x30>)
 801a4a2:	687a      	ldr	r2, [r7, #4]
 801a4a4:	6810      	ldr	r0, [r2, #0]
 801a4a6:	6851      	ldr	r1, [r2, #4]
 801a4a8:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 801a4aa:	4b07      	ldr	r3, [pc, #28]	@ (801a4c8 <usbd_control_set_request+0x30>)
 801a4ac:	2200      	movs	r2, #0
 801a4ae:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 801a4b0:	4b05      	ldr	r3, [pc, #20]	@ (801a4c8 <usbd_control_set_request+0x30>)
 801a4b2:	2200      	movs	r2, #0
 801a4b4:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 801a4b6:	4b04      	ldr	r3, [pc, #16]	@ (801a4c8 <usbd_control_set_request+0x30>)
 801a4b8:	2200      	movs	r2, #0
 801a4ba:	819a      	strh	r2, [r3, #12]
}
 801a4bc:	bf00      	nop
 801a4be:	370c      	adds	r7, #12
 801a4c0:	46bd      	mov	sp, r7
 801a4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4c6:	4770      	bx	lr
 801a4c8:	24015c44 	.word	0x24015c44

0801a4cc <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 801a4cc:	b580      	push	{r7, lr}
 801a4ce:	b088      	sub	sp, #32
 801a4d0:	af00      	add	r7, sp, #0
 801a4d2:	603b      	str	r3, [r7, #0]
 801a4d4:	4603      	mov	r3, r0
 801a4d6:	71fb      	strb	r3, [r7, #7]
 801a4d8:	460b      	mov	r3, r1
 801a4da:	71bb      	strb	r3, [r7, #6]
 801a4dc:	4613      	mov	r3, r2
 801a4de:	717b      	strb	r3, [r7, #5]
 801a4e0:	79bb      	ldrb	r3, [r7, #6]
 801a4e2:	73fb      	strb	r3, [r7, #15]
 801a4e4:	7bfb      	ldrb	r3, [r7, #15]
 801a4e6:	09db      	lsrs	r3, r3, #7
 801a4e8:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 801a4ea:	4a4f      	ldr	r2, [pc, #316]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a4ec:	7812      	ldrb	r2, [r2, #0]
 801a4ee:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 801a4f2:	b2d2      	uxtb	r2, r2
 801a4f4:	4293      	cmp	r3, r2
 801a4f6:	d01e      	beq.n	801a536 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 801a4f8:	683b      	ldr	r3, [r7, #0]
 801a4fa:	2b00      	cmp	r3, #0
 801a4fc:	d00a      	beq.n	801a514 <usbd_control_xfer_cb+0x48>
 801a4fe:	4b4b      	ldr	r3, [pc, #300]	@ (801a62c <usbd_control_xfer_cb+0x160>)
 801a500:	613b      	str	r3, [r7, #16]
 801a502:	693b      	ldr	r3, [r7, #16]
 801a504:	681b      	ldr	r3, [r3, #0]
 801a506:	f003 0301 	and.w	r3, r3, #1
 801a50a:	2b00      	cmp	r3, #0
 801a50c:	d000      	beq.n	801a510 <usbd_control_xfer_cb+0x44>
 801a50e:	be00      	bkpt	0x0000
 801a510:	2300      	movs	r3, #0
 801a512:	e084      	b.n	801a61e <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 801a514:	79fb      	ldrb	r3, [r7, #7]
 801a516:	4944      	ldr	r1, [pc, #272]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a518:	4618      	mov	r0, r3
 801a51a:	f7ff fe83 	bl	801a224 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 801a51e:	4b42      	ldr	r3, [pc, #264]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a520:	691b      	ldr	r3, [r3, #16]
 801a522:	2b00      	cmp	r3, #0
 801a524:	d005      	beq.n	801a532 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 801a526:	4b40      	ldr	r3, [pc, #256]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a528:	691b      	ldr	r3, [r3, #16]
 801a52a:	79f8      	ldrb	r0, [r7, #7]
 801a52c:	4a3e      	ldr	r2, [pc, #248]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a52e:	2103      	movs	r1, #3
 801a530:	4798      	blx	r3
    }

    return true;
 801a532:	2301      	movs	r3, #1
 801a534:	e073      	b.n	801a61e <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 801a536:	4b3c      	ldr	r3, [pc, #240]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a538:	781b      	ldrb	r3, [r3, #0]
 801a53a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801a53e:	b2db      	uxtb	r3, r3
 801a540:	2b00      	cmp	r3, #0
 801a542:	d10c      	bne.n	801a55e <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 801a544:	4b38      	ldr	r3, [pc, #224]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a546:	689b      	ldr	r3, [r3, #8]
 801a548:	2b00      	cmp	r3, #0
 801a54a:	d101      	bne.n	801a550 <usbd_control_xfer_cb+0x84>
 801a54c:	2300      	movs	r3, #0
 801a54e:	e066      	b.n	801a61e <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 801a550:	4b35      	ldr	r3, [pc, #212]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a552:	689b      	ldr	r3, [r3, #8]
 801a554:	683a      	ldr	r2, [r7, #0]
 801a556:	4936      	ldr	r1, [pc, #216]	@ (801a630 <usbd_control_xfer_cb+0x164>)
 801a558:	4618      	mov	r0, r3
 801a55a:	f002 fd87 	bl	801d06c <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 801a55e:	4b32      	ldr	r3, [pc, #200]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a560:	89da      	ldrh	r2, [r3, #14]
 801a562:	683b      	ldr	r3, [r7, #0]
 801a564:	b29b      	uxth	r3, r3
 801a566:	4413      	add	r3, r2
 801a568:	b29a      	uxth	r2, r3
 801a56a:	4b2f      	ldr	r3, [pc, #188]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a56c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 801a56e:	4b2e      	ldr	r3, [pc, #184]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a570:	689a      	ldr	r2, [r3, #8]
 801a572:	683b      	ldr	r3, [r7, #0]
 801a574:	4413      	add	r3, r2
 801a576:	4a2c      	ldr	r2, [pc, #176]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a578:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 801a57a:	4b2b      	ldr	r3, [pc, #172]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a57c:	88da      	ldrh	r2, [r3, #6]
 801a57e:	4b2a      	ldr	r3, [pc, #168]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a580:	89db      	ldrh	r3, [r3, #14]
 801a582:	429a      	cmp	r2, r3
 801a584:	d002      	beq.n	801a58c <usbd_control_xfer_cb+0xc0>
 801a586:	683b      	ldr	r3, [r7, #0]
 801a588:	2b3f      	cmp	r3, #63	@ 0x3f
 801a58a:	d831      	bhi.n	801a5f0 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 801a58c:	2301      	movs	r3, #1
 801a58e:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 801a590:	4b25      	ldr	r3, [pc, #148]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a592:	691b      	ldr	r3, [r3, #16]
 801a594:	2b00      	cmp	r3, #0
 801a596:	d007      	beq.n	801a5a8 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 801a598:	4b23      	ldr	r3, [pc, #140]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a59a:	691b      	ldr	r3, [r3, #16]
 801a59c:	79f8      	ldrb	r0, [r7, #7]
 801a59e:	4a22      	ldr	r2, [pc, #136]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a5a0:	2102      	movs	r1, #2
 801a5a2:	4798      	blx	r3
 801a5a4:	4603      	mov	r3, r0
 801a5a6:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 801a5a8:	7ffb      	ldrb	r3, [r7, #31]
 801a5aa:	2b00      	cmp	r3, #0
 801a5ac:	d015      	beq.n	801a5da <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 801a5ae:	79fb      	ldrb	r3, [r7, #7]
 801a5b0:	491d      	ldr	r1, [pc, #116]	@ (801a628 <usbd_control_xfer_cb+0x15c>)
 801a5b2:	4618      	mov	r0, r3
 801a5b4:	f7ff fe42 	bl	801a23c <status_stage_xact>
 801a5b8:	4603      	mov	r3, r0
 801a5ba:	f083 0301 	eor.w	r3, r3, #1
 801a5be:	b2db      	uxtb	r3, r3
 801a5c0:	2b00      	cmp	r3, #0
 801a5c2:	d02a      	beq.n	801a61a <usbd_control_xfer_cb+0x14e>
 801a5c4:	4b19      	ldr	r3, [pc, #100]	@ (801a62c <usbd_control_xfer_cb+0x160>)
 801a5c6:	617b      	str	r3, [r7, #20]
 801a5c8:	697b      	ldr	r3, [r7, #20]
 801a5ca:	681b      	ldr	r3, [r3, #0]
 801a5cc:	f003 0301 	and.w	r3, r3, #1
 801a5d0:	2b00      	cmp	r3, #0
 801a5d2:	d000      	beq.n	801a5d6 <usbd_control_xfer_cb+0x10a>
 801a5d4:	be00      	bkpt	0x0000
 801a5d6:	2300      	movs	r3, #0
 801a5d8:	e021      	b.n	801a61e <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 801a5da:	79fb      	ldrb	r3, [r7, #7]
 801a5dc:	2100      	movs	r1, #0
 801a5de:	4618      	mov	r0, r3
 801a5e0:	f000 ffa0 	bl	801b524 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 801a5e4:	79fb      	ldrb	r3, [r7, #7]
 801a5e6:	2180      	movs	r1, #128	@ 0x80
 801a5e8:	4618      	mov	r0, r3
 801a5ea:	f000 ff9b 	bl	801b524 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 801a5ee:	e014      	b.n	801a61a <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 801a5f0:	79fb      	ldrb	r3, [r7, #7]
 801a5f2:	4618      	mov	r0, r3
 801a5f4:	f7ff fe60 	bl	801a2b8 <data_stage_xact>
 801a5f8:	4603      	mov	r3, r0
 801a5fa:	f083 0301 	eor.w	r3, r3, #1
 801a5fe:	b2db      	uxtb	r3, r3
 801a600:	2b00      	cmp	r3, #0
 801a602:	d00b      	beq.n	801a61c <usbd_control_xfer_cb+0x150>
 801a604:	4b09      	ldr	r3, [pc, #36]	@ (801a62c <usbd_control_xfer_cb+0x160>)
 801a606:	61bb      	str	r3, [r7, #24]
 801a608:	69bb      	ldr	r3, [r7, #24]
 801a60a:	681b      	ldr	r3, [r3, #0]
 801a60c:	f003 0301 	and.w	r3, r3, #1
 801a610:	2b00      	cmp	r3, #0
 801a612:	d000      	beq.n	801a616 <usbd_control_xfer_cb+0x14a>
 801a614:	be00      	bkpt	0x0000
 801a616:	2300      	movs	r3, #0
 801a618:	e001      	b.n	801a61e <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 801a61a:	bf00      	nop
  }

  return true;
 801a61c:	2301      	movs	r3, #1
}
 801a61e:	4618      	mov	r0, r3
 801a620:	3720      	adds	r7, #32
 801a622:	46bd      	mov	sp, r7
 801a624:	bd80      	pop	{r7, pc}
 801a626:	bf00      	nop
 801a628:	24015c44 	.word	0x24015c44
 801a62c:	e000edf0 	.word	0xe000edf0
 801a630:	24015c58 	.word	0x24015c58

0801a634 <__NVIC_EnableIRQ>:
{
 801a634:	b480      	push	{r7}
 801a636:	b083      	sub	sp, #12
 801a638:	af00      	add	r7, sp, #0
 801a63a:	4603      	mov	r3, r0
 801a63c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 801a63e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801a642:	2b00      	cmp	r3, #0
 801a644:	db0b      	blt.n	801a65e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801a646:	88fb      	ldrh	r3, [r7, #6]
 801a648:	f003 021f 	and.w	r2, r3, #31
 801a64c:	4907      	ldr	r1, [pc, #28]	@ (801a66c <__NVIC_EnableIRQ+0x38>)
 801a64e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801a652:	095b      	lsrs	r3, r3, #5
 801a654:	2001      	movs	r0, #1
 801a656:	fa00 f202 	lsl.w	r2, r0, r2
 801a65a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801a65e:	bf00      	nop
 801a660:	370c      	adds	r7, #12
 801a662:	46bd      	mov	sp, r7
 801a664:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a668:	4770      	bx	lr
 801a66a:	bf00      	nop
 801a66c:	e000e100 	.word	0xe000e100

0801a670 <__NVIC_DisableIRQ>:
{
 801a670:	b480      	push	{r7}
 801a672:	b083      	sub	sp, #12
 801a674:	af00      	add	r7, sp, #0
 801a676:	4603      	mov	r3, r0
 801a678:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 801a67a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801a67e:	2b00      	cmp	r3, #0
 801a680:	db12      	blt.n	801a6a8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801a682:	88fb      	ldrh	r3, [r7, #6]
 801a684:	f003 021f 	and.w	r2, r3, #31
 801a688:	490a      	ldr	r1, [pc, #40]	@ (801a6b4 <__NVIC_DisableIRQ+0x44>)
 801a68a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801a68e:	095b      	lsrs	r3, r3, #5
 801a690:	2001      	movs	r0, #1
 801a692:	fa00 f202 	lsl.w	r2, r0, r2
 801a696:	3320      	adds	r3, #32
 801a698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 801a69c:	f3bf 8f4f 	dsb	sy
}
 801a6a0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801a6a2:	f3bf 8f6f 	isb	sy
}
 801a6a6:	bf00      	nop
}
 801a6a8:	bf00      	nop
 801a6aa:	370c      	adds	r7, #12
 801a6ac:	46bd      	mov	sp, r7
 801a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a6b2:	4770      	bx	lr
 801a6b4:	e000e100 	.word	0xe000e100

0801a6b8 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 801a6b8:	b480      	push	{r7}
 801a6ba:	b087      	sub	sp, #28
 801a6bc:	af00      	add	r7, sp, #0
 801a6be:	4603      	mov	r3, r0
 801a6c0:	71fb      	strb	r3, [r7, #7]
 801a6c2:	79fb      	ldrb	r3, [r7, #7]
 801a6c4:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801a6c6:	7cfb      	ldrb	r3, [r7, #19]
 801a6c8:	2b01      	cmp	r3, #1
 801a6ca:	d901      	bls.n	801a6d0 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 801a6cc:	2300      	movs	r3, #0
 801a6ce:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801a6d0:	7cfb      	ldrb	r3, [r7, #19]
 801a6d2:	4a15      	ldr	r2, [pc, #84]	@ (801a728 <dma_setup_prepare+0x70>)
 801a6d4:	011b      	lsls	r3, r3, #4
 801a6d6:	4413      	add	r3, r2
 801a6d8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801a6da:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 801a6dc:	697b      	ldr	r3, [r7, #20]
 801a6de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a6e0:	4a12      	ldr	r2, [pc, #72]	@ (801a72c <dma_setup_prepare+0x74>)
 801a6e2:	4293      	cmp	r3, r2
 801a6e4:	d909      	bls.n	801a6fa <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 801a6e6:	697b      	ldr	r3, [r7, #20]
 801a6e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a6ec:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 801a6ee:	68fb      	ldr	r3, [r7, #12]
 801a6f0:	681b      	ldr	r3, [r3, #0]
 801a6f2:	0fdb      	lsrs	r3, r3, #31
 801a6f4:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 801a6f6:	2b00      	cmp	r3, #0
 801a6f8:	d110      	bne.n	801a71c <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 801a6fa:	697b      	ldr	r3, [r7, #20]
 801a6fc:	4a0c      	ldr	r2, [pc, #48]	@ (801a730 <dma_setup_prepare+0x78>)
 801a6fe:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 801a702:	4a0c      	ldr	r2, [pc, #48]	@ (801a734 <dma_setup_prepare+0x7c>)
 801a704:	697b      	ldr	r3, [r7, #20]
 801a706:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 801a70a:	697b      	ldr	r3, [r7, #20]
 801a70c:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 801a710:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 801a714:	697b      	ldr	r3, [r7, #20]
 801a716:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 801a71a:	e000      	b.n	801a71e <dma_setup_prepare+0x66>
      return;
 801a71c:	bf00      	nop
}
 801a71e:	371c      	adds	r7, #28
 801a720:	46bd      	mov	sp, r7
 801a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a726:	4770      	bx	lr
 801a728:	0801e44c 	.word	0x0801e44c
 801a72c:	4f543009 	.word	0x4f543009
 801a730:	20080008 	.word	0x20080008
 801a734:	24015dc0 	.word	0x24015dc0

0801a738 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size, bool is_bulk) {
 801a738:	b490      	push	{r4, r7}
 801a73a:	b090      	sub	sp, #64	@ 0x40
 801a73c:	af00      	add	r7, sp, #0
 801a73e:	4604      	mov	r4, r0
 801a740:	4608      	mov	r0, r1
 801a742:	4611      	mov	r1, r2
 801a744:	461a      	mov	r2, r3
 801a746:	4623      	mov	r3, r4
 801a748:	71fb      	strb	r3, [r7, #7]
 801a74a:	4603      	mov	r3, r0
 801a74c:	71bb      	strb	r3, [r7, #6]
 801a74e:	460b      	mov	r3, r1
 801a750:	80bb      	strh	r3, [r7, #4]
 801a752:	4613      	mov	r3, r2
 801a754:	70fb      	strb	r3, [r7, #3]
 801a756:	79fb      	ldrb	r3, [r7, #7]
 801a758:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801a75a:	7e7b      	ldrb	r3, [r7, #25]
 801a75c:	2b01      	cmp	r3, #1
 801a75e:	d901      	bls.n	801a764 <dfifo_alloc+0x2c>
    rhport = 0;
 801a760:	2300      	movs	r3, #0
 801a762:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801a764:	7e7b      	ldrb	r3, [r7, #25]
 801a766:	4a6a      	ldr	r2, [pc, #424]	@ (801a910 <dfifo_alloc+0x1d8>)
 801a768:	011b      	lsls	r3, r3, #4
 801a76a:	4413      	add	r3, r2
 801a76c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801a76e:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 801a770:	79fb      	ldrb	r3, [r7, #7]
 801a772:	011b      	lsls	r3, r3, #4
 801a774:	4a66      	ldr	r2, [pc, #408]	@ (801a910 <dfifo_alloc+0x1d8>)
 801a776:	4413      	add	r3, r2
 801a778:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 801a77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a77c:	7a1b      	ldrb	r3, [r3, #8]
 801a77e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801a782:	79bb      	ldrb	r3, [r7, #6]
 801a784:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801a786:	7ebb      	ldrb	r3, [r7, #26]
 801a788:	f003 030f 	and.w	r3, r3, #15
 801a78c:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 801a78e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 801a792:	79bb      	ldrb	r3, [r7, #6]
 801a794:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801a796:	7efb      	ldrb	r3, [r7, #27]
 801a798:	09db      	lsrs	r3, r3, #7
 801a79a:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 801a79c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 801a7a0:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 801a7a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801a7a8:	429a      	cmp	r2, r3
 801a7aa:	d30a      	bcc.n	801a7c2 <dfifo_alloc+0x8a>
 801a7ac:	4b59      	ldr	r3, [pc, #356]	@ (801a914 <dfifo_alloc+0x1dc>)
 801a7ae:	61fb      	str	r3, [r7, #28]
 801a7b0:	69fb      	ldr	r3, [r7, #28]
 801a7b2:	681b      	ldr	r3, [r3, #0]
 801a7b4:	f003 0301 	and.w	r3, r3, #1
 801a7b8:	2b00      	cmp	r3, #0
 801a7ba:	d000      	beq.n	801a7be <dfifo_alloc+0x86>
 801a7bc:	be00      	bkpt	0x0000
 801a7be:	2300      	movs	r3, #0
 801a7c0:	e0a0      	b.n	801a904 <dfifo_alloc+0x1cc>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 801a7c2:	88bb      	ldrh	r3, [r7, #4]
 801a7c4:	617b      	str	r3, [r7, #20]
 801a7c6:	2304      	movs	r3, #4
 801a7c8:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 801a7ca:	697a      	ldr	r2, [r7, #20]
 801a7cc:	693b      	ldr	r3, [r7, #16]
 801a7ce:	4413      	add	r3, r2
 801a7d0:	1e5a      	subs	r2, r3, #1
 801a7d2:	693b      	ldr	r3, [r7, #16]
 801a7d4:	fbb2 f3f3 	udiv	r3, r2, r3
 801a7d8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 801a7da:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 801a7de:	2b00      	cmp	r3, #0
 801a7e0:	d12a      	bne.n	801a838 <dfifo_alloc+0x100>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 801a7e2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801a7e4:	009b      	lsls	r3, r3, #2
 801a7e6:	b29b      	uxth	r3, r3
 801a7e8:	81fb      	strh	r3, [r7, #14]
 801a7ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801a7ee:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 801a7f0:	89fb      	ldrh	r3, [r7, #14]
 801a7f2:	089b      	lsrs	r3, r3, #2
 801a7f4:	b29b      	uxth	r3, r3
 801a7f6:	f103 0208 	add.w	r2, r3, #8
 801a7fa:	7b7b      	ldrb	r3, [r7, #13]
 801a7fc:	4413      	add	r3, r2
 801a7fe:	b29b      	uxth	r3, r3
 801a800:	005b      	lsls	r3, r3, #1
 801a802:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 801a804:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 801a806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a808:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a80a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a80c:	429a      	cmp	r2, r3
 801a80e:	d278      	bcs.n	801a902 <dfifo_alloc+0x1ca>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 801a810:	4b41      	ldr	r3, [pc, #260]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a812:	889b      	ldrh	r3, [r3, #4]
 801a814:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801a816:	429a      	cmp	r2, r3
 801a818:	d90a      	bls.n	801a830 <dfifo_alloc+0xf8>
 801a81a:	4b3e      	ldr	r3, [pc, #248]	@ (801a914 <dfifo_alloc+0x1dc>)
 801a81c:	623b      	str	r3, [r7, #32]
 801a81e:	6a3b      	ldr	r3, [r7, #32]
 801a820:	681b      	ldr	r3, [r3, #0]
 801a822:	f003 0301 	and.w	r3, r3, #1
 801a826:	2b00      	cmp	r3, #0
 801a828:	d000      	beq.n	801a82c <dfifo_alloc+0xf4>
 801a82a:	be00      	bkpt	0x0000
 801a82c:	2300      	movs	r3, #0
 801a82e:	e069      	b.n	801a904 <dfifo_alloc+0x1cc>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 801a830:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801a832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a834:	625a      	str	r2, [r3, #36]	@ 0x24
 801a836:	e064      	b.n	801a902 <dfifo_alloc+0x1ca>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 801a838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a83a:	7a5b      	ldrb	r3, [r3, #9]
 801a83c:	2b00      	cmp	r3, #0
 801a83e:	d016      	beq.n	801a86e <dfifo_alloc+0x136>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 801a840:	4b35      	ldr	r3, [pc, #212]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a842:	799a      	ldrb	r2, [r3, #6]
 801a844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a846:	7a5b      	ldrb	r3, [r3, #9]
 801a848:	429a      	cmp	r2, r3
 801a84a:	d30a      	bcc.n	801a862 <dfifo_alloc+0x12a>
 801a84c:	4b31      	ldr	r3, [pc, #196]	@ (801a914 <dfifo_alloc+0x1dc>)
 801a84e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a852:	681b      	ldr	r3, [r3, #0]
 801a854:	f003 0301 	and.w	r3, r3, #1
 801a858:	2b00      	cmp	r3, #0
 801a85a:	d000      	beq.n	801a85e <dfifo_alloc+0x126>
 801a85c:	be00      	bkpt	0x0000
 801a85e:	2300      	movs	r3, #0
 801a860:	e050      	b.n	801a904 <dfifo_alloc+0x1cc>
      _dcd_data.allocated_epin_count++;
 801a862:	4b2d      	ldr	r3, [pc, #180]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a864:	799b      	ldrb	r3, [r3, #6]
 801a866:	3301      	adds	r3, #1
 801a868:	b2da      	uxtb	r2, r3
 801a86a:	4b2b      	ldr	r3, [pc, #172]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a86c:	719a      	strb	r2, [r3, #6]
    }

    // Enable double buffering if configured, only effective for non-periodic endpoints
    // Since we queue only 1 control transfer at a time, it's only applicable for bulk IN endpoints
    if (((_tud_cfg.bm_double_buffered & (1 << epnum)) != 0) && epnum > 0 && is_bulk) {
 801a86e:	4b2b      	ldr	r3, [pc, #172]	@ (801a91c <dfifo_alloc+0x1e4>)
 801a870:	881b      	ldrh	r3, [r3, #0]
 801a872:	461a      	mov	r2, r3
 801a874:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801a878:	fa42 f303 	asr.w	r3, r2, r3
 801a87c:	f003 0301 	and.w	r3, r3, #1
 801a880:	2b00      	cmp	r3, #0
 801a882:	d009      	beq.n	801a898 <dfifo_alloc+0x160>
 801a884:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801a888:	2b00      	cmp	r3, #0
 801a88a:	d005      	beq.n	801a898 <dfifo_alloc+0x160>
 801a88c:	78fb      	ldrb	r3, [r7, #3]
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d002      	beq.n	801a898 <dfifo_alloc+0x160>
      fifo_size *= 2;
 801a892:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801a894:	005b      	lsls	r3, r3, #1
 801a896:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 801a898:	4b1f      	ldr	r3, [pc, #124]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a89a:	889b      	ldrh	r3, [r3, #4]
 801a89c:	4619      	mov	r1, r3
 801a89e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801a8a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a8a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a8a4:	4413      	add	r3, r2
 801a8a6:	4299      	cmp	r1, r3
 801a8a8:	d20a      	bcs.n	801a8c0 <dfifo_alloc+0x188>
 801a8aa:	4b1a      	ldr	r3, [pc, #104]	@ (801a914 <dfifo_alloc+0x1dc>)
 801a8ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a8ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a8b0:	681b      	ldr	r3, [r3, #0]
 801a8b2:	f003 0301 	and.w	r3, r3, #1
 801a8b6:	2b00      	cmp	r3, #0
 801a8b8:	d000      	beq.n	801a8bc <dfifo_alloc+0x184>
 801a8ba:	be00      	bkpt	0x0000
 801a8bc:	2300      	movs	r3, #0
 801a8be:	e021      	b.n	801a904 <dfifo_alloc+0x1cc>
    _dcd_data.dfifo_top -= fifo_size;
 801a8c0:	4b15      	ldr	r3, [pc, #84]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a8c2:	889a      	ldrh	r2, [r3, #4]
 801a8c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801a8c6:	1ad3      	subs	r3, r2, r3
 801a8c8:	b29a      	uxth	r2, r3
 801a8ca:	4b13      	ldr	r3, [pc, #76]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a8cc:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 801a8ce:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801a8d2:	2b00      	cmp	r3, #0
 801a8d4:	d107      	bne.n	801a8e6 <dfifo_alloc+0x1ae>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 801a8d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801a8d8:	041b      	lsls	r3, r3, #16
 801a8da:	4a0f      	ldr	r2, [pc, #60]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a8dc:	8892      	ldrh	r2, [r2, #4]
 801a8de:	431a      	orrs	r2, r3
 801a8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a8e2:	629a      	str	r2, [r3, #40]	@ 0x28
 801a8e4:	e00d      	b.n	801a902 <dfifo_alloc+0x1ca>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 801a8e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801a8e8:	041a      	lsls	r2, r3, #16
 801a8ea:	4b0b      	ldr	r3, [pc, #44]	@ (801a918 <dfifo_alloc+0x1e0>)
 801a8ec:	889b      	ldrh	r3, [r3, #4]
 801a8ee:	4619      	mov	r1, r3
 801a8f0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801a8f4:	3b01      	subs	r3, #1
 801a8f6:	430a      	orrs	r2, r1
 801a8f8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801a8fa:	3340      	adds	r3, #64	@ 0x40
 801a8fc:	009b      	lsls	r3, r3, #2
 801a8fe:	440b      	add	r3, r1
 801a900:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 801a902:	2301      	movs	r3, #1
}
 801a904:	4618      	mov	r0, r3
 801a906:	3740      	adds	r7, #64	@ 0x40
 801a908:	46bd      	mov	sp, r7
 801a90a:	bc90      	pop	{r4, r7}
 801a90c:	4770      	bx	lr
 801a90e:	bf00      	nop
 801a910:	0801e44c 	.word	0x0801e44c
 801a914:	e000edf0 	.word	0xe000edf0
 801a918:	24015db8 	.word	0x24015db8
 801a91c:	24015dc8 	.word	0x24015dc8

0801a920 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 801a920:	b580      	push	{r7, lr}
 801a922:	b088      	sub	sp, #32
 801a924:	af00      	add	r7, sp, #0
 801a926:	4603      	mov	r3, r0
 801a928:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 801a92a:	79fb      	ldrb	r3, [r7, #7]
 801a92c:	011b      	lsls	r3, r3, #4
 801a92e:	4a27      	ldr	r2, [pc, #156]	@ (801a9cc <dfifo_device_init+0xac>)
 801a930:	4413      	add	r3, r2
 801a932:	61fb      	str	r3, [r7, #28]
 801a934:	79fb      	ldrb	r3, [r7, #7]
 801a936:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801a938:	7b3b      	ldrb	r3, [r7, #12]
 801a93a:	2b01      	cmp	r3, #1
 801a93c:	d901      	bls.n	801a942 <dfifo_device_init+0x22>
    rhport = 0;
 801a93e:	2300      	movs	r3, #0
 801a940:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801a942:	7b3b      	ldrb	r3, [r7, #12]
 801a944:	4a21      	ldr	r2, [pc, #132]	@ (801a9cc <dfifo_device_init+0xac>)
 801a946:	011b      	lsls	r3, r3, #4
 801a948:	4413      	add	r3, r2
 801a94a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801a94c:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 801a94e:	69fb      	ldr	r3, [r7, #28]
 801a950:	7a1b      	ldrb	r3, [r3, #8]
 801a952:	2240      	movs	r2, #64	@ 0x40
 801a954:	81fa      	strh	r2, [r7, #14]
 801a956:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 801a958:	89fb      	ldrh	r3, [r7, #14]
 801a95a:	089b      	lsrs	r3, r3, #2
 801a95c:	b29b      	uxth	r3, r3
 801a95e:	f103 0208 	add.w	r2, r3, #8
 801a962:	7b7b      	ldrb	r3, [r7, #13]
 801a964:	4413      	add	r3, r2
 801a966:	b29b      	uxth	r3, r3
 801a968:	005b      	lsls	r3, r3, #1
 801a96a:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 801a96c:	461a      	mov	r2, r3
 801a96e:	69bb      	ldr	r3, [r7, #24]
 801a970:	625a      	str	r2, [r3, #36]	@ 0x24
 801a972:	69bb      	ldr	r3, [r7, #24]
 801a974:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801a976:	693b      	ldr	r3, [r7, #16]
 801a978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a97a:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 801a97c:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 801a97e:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 801a980:	69fb      	ldr	r3, [r7, #28]
 801a982:	68db      	ldr	r3, [r3, #12]
 801a984:	089b      	lsrs	r3, r3, #2
 801a986:	b29a      	uxth	r2, r3
 801a988:	4b11      	ldr	r3, [pc, #68]	@ (801a9d0 <dfifo_device_init+0xb0>)
 801a98a:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 801a98c:	7dfb      	ldrb	r3, [r7, #23]
 801a98e:	2b00      	cmp	r3, #0
 801a990:	d009      	beq.n	801a9a6 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 801a992:	4b0f      	ldr	r3, [pc, #60]	@ (801a9d0 <dfifo_device_init+0xb0>)
 801a994:	889a      	ldrh	r2, [r3, #4]
 801a996:	69fb      	ldr	r3, [r7, #28]
 801a998:	7a1b      	ldrb	r3, [r3, #8]
 801a99a:	005b      	lsls	r3, r3, #1
 801a99c:	b29b      	uxth	r3, r3
 801a99e:	1ad3      	subs	r3, r2, r3
 801a9a0:	b29a      	uxth	r2, r3
 801a9a2:	4b0b      	ldr	r3, [pc, #44]	@ (801a9d0 <dfifo_device_init+0xb0>)
 801a9a4:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 801a9a6:	4b0a      	ldr	r3, [pc, #40]	@ (801a9d0 <dfifo_device_init+0xb0>)
 801a9a8:	889b      	ldrh	r3, [r3, #4]
 801a9aa:	461a      	mov	r2, r3
 801a9ac:	4613      	mov	r3, r2
 801a9ae:	041b      	lsls	r3, r3, #16
 801a9b0:	441a      	add	r2, r3
 801a9b2:	69bb      	ldr	r3, [r7, #24]
 801a9b4:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE, false);
 801a9b6:	79f8      	ldrb	r0, [r7, #7]
 801a9b8:	2300      	movs	r3, #0
 801a9ba:	2240      	movs	r2, #64	@ 0x40
 801a9bc:	2180      	movs	r1, #128	@ 0x80
 801a9be:	f7ff febb 	bl	801a738 <dfifo_alloc>
}
 801a9c2:	bf00      	nop
 801a9c4:	3720      	adds	r7, #32
 801a9c6:	46bd      	mov	sp, r7
 801a9c8:	bd80      	pop	{r7, pc}
 801a9ca:	bf00      	nop
 801a9cc:	0801e44c 	.word	0x0801e44c
 801a9d0:	24015db8 	.word	0x24015db8

0801a9d4 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 801a9d4:	b480      	push	{r7}
 801a9d6:	b08b      	sub	sp, #44	@ 0x2c
 801a9d8:	af00      	add	r7, sp, #0
 801a9da:	4603      	mov	r3, r0
 801a9dc:	6039      	str	r1, [r7, #0]
 801a9de:	71fb      	strb	r3, [r7, #7]
 801a9e0:	79fb      	ldrb	r3, [r7, #7]
 801a9e2:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801a9e4:	7c7b      	ldrb	r3, [r7, #17]
 801a9e6:	2b01      	cmp	r3, #1
 801a9e8:	d901      	bls.n	801a9ee <edpt_activate+0x1a>
    rhport = 0;
 801a9ea:	2300      	movs	r3, #0
 801a9ec:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801a9ee:	7c7b      	ldrb	r3, [r7, #17]
 801a9f0:	4a4f      	ldr	r2, [pc, #316]	@ (801ab30 <edpt_activate+0x15c>)
 801a9f2:	011b      	lsls	r3, r3, #4
 801a9f4:	4413      	add	r3, r2
 801a9f6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801a9f8:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 801a9fa:	683b      	ldr	r3, [r7, #0]
 801a9fc:	789b      	ldrb	r3, [r3, #2]
 801a9fe:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801aa00:	7cbb      	ldrb	r3, [r7, #18]
 801aa02:	f003 030f 	and.w	r3, r3, #15
 801aa06:	b2db      	uxtb	r3, r3
 801aa08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 801aa0c:	683b      	ldr	r3, [r7, #0]
 801aa0e:	789b      	ldrb	r3, [r3, #2]
 801aa10:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801aa12:	7cfb      	ldrb	r3, [r7, #19]
 801aa14:	09db      	lsrs	r3, r3, #7
 801aa16:	b2db      	uxtb	r3, r3
 801aa18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 801aa1c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 801aa20:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801aa24:	0052      	lsls	r2, r2, #1
 801aa26:	4413      	add	r3, r2
 801aa28:	011b      	lsls	r3, r3, #4
 801aa2a:	4a42      	ldr	r2, [pc, #264]	@ (801ab34 <edpt_activate+0x160>)
 801aa2c:	4413      	add	r3, r2
 801aa2e:	61fb      	str	r3, [r7, #28]
 801aa30:	683b      	ldr	r3, [r7, #0]
 801aa32:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 801aa34:	697b      	ldr	r3, [r7, #20]
 801aa36:	889b      	ldrh	r3, [r3, #4]
 801aa38:	b29b      	uxth	r3, r3
 801aa3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801aa3e:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 801aa40:	69fb      	ldr	r3, [r7, #28]
 801aa42:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 801aa44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aa46:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 801aa4a:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 801aa4c:	7b3b      	ldrb	r3, [r7, #12]
 801aa4e:	f003 0306 	and.w	r3, r3, #6
 801aa52:	b2db      	uxtb	r3, r3
 801aa54:	2b00      	cmp	r3, #0
 801aa56:	d109      	bne.n	801aa6c <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 801aa58:	683b      	ldr	r3, [r7, #0]
 801aa5a:	799b      	ldrb	r3, [r3, #6]
 801aa5c:	3b01      	subs	r3, #1
 801aa5e:	2201      	movs	r2, #1
 801aa60:	fa02 f303 	lsl.w	r3, r2, r3
 801aa64:	b2da      	uxtb	r2, r3
 801aa66:	69fb      	ldr	r3, [r7, #28]
 801aa68:	731a      	strb	r2, [r3, #12]
 801aa6a:	e003      	b.n	801aa74 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 801aa6c:	683b      	ldr	r3, [r7, #0]
 801aa6e:	799a      	ldrb	r2, [r3, #6]
 801aa70:	69fb      	ldr	r3, [r7, #28]
 801aa72:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 801aa74:	2300      	movs	r3, #0
 801aa76:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 801aa78:	69fb      	ldr	r3, [r7, #28]
 801aa7a:	895b      	ldrh	r3, [r3, #10]
 801aa7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801aa80:	b29a      	uxth	r2, r3
 801aa82:	893b      	ldrh	r3, [r7, #8]
 801aa84:	f362 030a 	bfi	r3, r2, #0, #11
 801aa88:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 801aa8a:	7a7b      	ldrb	r3, [r7, #9]
 801aa8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801aa90:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 801aa92:	683b      	ldr	r3, [r7, #0]
 801aa94:	78db      	ldrb	r3, [r3, #3]
 801aa96:	f3c3 0301 	ubfx	r3, r3, #0, #2
 801aa9a:	b2da      	uxtb	r2, r3
 801aa9c:	7abb      	ldrb	r3, [r7, #10]
 801aa9e:	f362 0383 	bfi	r3, r2, #2, #2
 801aaa2:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 801aaa4:	683b      	ldr	r3, [r7, #0]
 801aaa6:	78db      	ldrb	r3, [r3, #3]
 801aaa8:	f003 0303 	and.w	r3, r3, #3
 801aaac:	b2db      	uxtb	r3, r3
 801aaae:	2b01      	cmp	r3, #1
 801aab0:	d003      	beq.n	801aaba <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 801aab2:	7afb      	ldrb	r3, [r7, #11]
 801aab4:	f043 0310 	orr.w	r3, r3, #16
 801aab8:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 801aaba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801aabe:	2b01      	cmp	r3, #1
 801aac0:	d108      	bne.n	801aad4 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 801aac2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801aac6:	f003 030f 	and.w	r3, r3, #15
 801aaca:	b2da      	uxtb	r2, r3
 801aacc:	897b      	ldrh	r3, [r7, #10]
 801aace:	f362 1389 	bfi	r3, r2, #6, #4
 801aad2:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 801aad4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801aad8:	2b01      	cmp	r3, #1
 801aada:	bf14      	ite	ne
 801aadc:	2301      	movne	r3, #1
 801aade:	2300      	moveq	r3, #0
 801aae0:	b2db      	uxtb	r3, r3
 801aae2:	461a      	mov	r2, r3
 801aae4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801aae8:	0112      	lsls	r2, r2, #4
 801aaea:	4413      	add	r3, r2
 801aaec:	3348      	adds	r3, #72	@ 0x48
 801aaee:	015b      	lsls	r3, r3, #5
 801aaf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801aaf2:	4413      	add	r3, r2
 801aaf4:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 801aaf6:	68ba      	ldr	r2, [r7, #8]
 801aaf8:	69bb      	ldr	r3, [r7, #24]
 801aafa:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 801aafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aafe:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 801ab02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801ab06:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 801ab0a:	2901      	cmp	r1, #1
 801ab0c:	d101      	bne.n	801ab12 <edpt_activate+0x13e>
 801ab0e:	2100      	movs	r1, #0
 801ab10:	e000      	b.n	801ab14 <edpt_activate+0x140>
 801ab12:	2110      	movs	r1, #16
 801ab14:	440b      	add	r3, r1
 801ab16:	2101      	movs	r1, #1
 801ab18:	fa01 f303 	lsl.w	r3, r1, r3
 801ab1c:	431a      	orrs	r2, r3
 801ab1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab20:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 801ab24:	bf00      	nop
 801ab26:	372c      	adds	r7, #44	@ 0x2c
 801ab28:	46bd      	mov	sp, r7
 801ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab2e:	4770      	bx	lr
 801ab30:	0801e44c 	.word	0x0801e44c
 801ab34:	24015c98 	.word	0x24015c98

0801ab38 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 801ab38:	b480      	push	{r7}
 801ab3a:	b08d      	sub	sp, #52	@ 0x34
 801ab3c:	af00      	add	r7, sp, #0
 801ab3e:	4603      	mov	r3, r0
 801ab40:	71fb      	strb	r3, [r7, #7]
 801ab42:	460b      	mov	r3, r1
 801ab44:	71bb      	strb	r3, [r7, #6]
 801ab46:	4613      	mov	r3, r2
 801ab48:	717b      	strb	r3, [r7, #5]
 801ab4a:	79fb      	ldrb	r3, [r7, #7]
 801ab4c:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801ab4e:	7f7b      	ldrb	r3, [r7, #29]
 801ab50:	2b01      	cmp	r3, #1
 801ab52:	d901      	bls.n	801ab58 <edpt_disable+0x20>
    rhport = 0;
 801ab54:	2300      	movs	r3, #0
 801ab56:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801ab58:	7f7b      	ldrb	r3, [r7, #29]
 801ab5a:	4a5e      	ldr	r2, [pc, #376]	@ (801acd4 <edpt_disable+0x19c>)
 801ab5c:	011b      	lsls	r3, r3, #4
 801ab5e:	4413      	add	r3, r2
 801ab60:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801ab62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ab64:	79bb      	ldrb	r3, [r7, #6]
 801ab66:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801ab68:	7fbb      	ldrb	r3, [r7, #30]
 801ab6a:	f003 030f 	and.w	r3, r3, #15
 801ab6e:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 801ab70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801ab74:	79bb      	ldrb	r3, [r7, #6]
 801ab76:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801ab78:	7ffb      	ldrb	r3, [r7, #31]
 801ab7a:	09db      	lsrs	r3, r3, #7
 801ab7c:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 801ab7e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 801ab82:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801ab86:	2b01      	cmp	r3, #1
 801ab88:	bf14      	ite	ne
 801ab8a:	2301      	movne	r3, #1
 801ab8c:	2300      	moveq	r3, #0
 801ab8e:	b2db      	uxtb	r3, r3
 801ab90:	461a      	mov	r2, r3
 801ab92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801ab96:	0112      	lsls	r2, r2, #4
 801ab98:	4413      	add	r3, r2
 801ab9a:	3348      	adds	r3, #72	@ 0x48
 801ab9c:	015b      	lsls	r3, r3, #5
 801ab9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801aba0:	4413      	add	r3, r2
 801aba2:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 801aba4:	797b      	ldrb	r3, [r7, #5]
 801aba6:	2b00      	cmp	r3, #0
 801aba8:	d002      	beq.n	801abb0 <edpt_disable+0x78>
 801abaa:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 801abae:	e000      	b.n	801abb2 <edpt_disable+0x7a>
 801abb0:	2300      	movs	r3, #0
 801abb2:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 801abb4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801abb8:	2b01      	cmp	r3, #1
 801abba:	d145      	bne.n	801ac48 <edpt_disable+0x110>
 801abbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abbe:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 801abc0:	69bb      	ldr	r3, [r7, #24]
 801abc2:	681b      	ldr	r3, [r3, #0]
 801abc4:	0fdb      	lsrs	r3, r3, #31
 801abc6:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 801abc8:	f083 0301 	eor.w	r3, r3, #1
 801abcc:	b2db      	uxtb	r3, r3
 801abce:	2b00      	cmp	r3, #0
 801abd0:	d008      	beq.n	801abe4 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 801abd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abd4:	681a      	ldr	r2, [r3, #0]
 801abd6:	6a3b      	ldr	r3, [r7, #32]
 801abd8:	4313      	orrs	r3, r2
 801abda:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801abde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abe0:	601a      	str	r2, [r3, #0]
 801abe2:	e01e      	b.n	801ac22 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 801abe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abe6:	681b      	ldr	r3, [r3, #0]
 801abe8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 801abec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abee:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 801abf0:	bf00      	nop
 801abf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abf4:	689b      	ldr	r3, [r3, #8]
 801abf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801abfa:	2b00      	cmp	r3, #0
 801abfc:	d0f9      	beq.n	801abf2 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 801abfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac00:	681a      	ldr	r2, [r3, #0]
 801ac02:	6a3b      	ldr	r3, [r7, #32]
 801ac04:	4313      	orrs	r3, r2
 801ac06:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801ac0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac0c:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 801ac0e:	bf00      	nop
 801ac10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac12:	689b      	ldr	r3, [r3, #8]
 801ac14:	f003 0302 	and.w	r3, r3, #2
 801ac18:	2b00      	cmp	r3, #0
 801ac1a:	d0f9      	beq.n	801ac10 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 801ac1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac1e:	2202      	movs	r2, #2
 801ac20:	609a      	str	r2, [r3, #8]
 801ac22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ac24:	617b      	str	r3, [r7, #20]
 801ac26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801ac2a:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 801ac2c:	7cfb      	ldrb	r3, [r7, #19]
 801ac2e:	019b      	lsls	r3, r3, #6
 801ac30:	f043 0220 	orr.w	r2, r3, #32
 801ac34:	697b      	ldr	r3, [r7, #20]
 801ac36:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 801ac38:	bf00      	nop
 801ac3a:	697b      	ldr	r3, [r7, #20]
 801ac3c:	691b      	ldr	r3, [r3, #16]
 801ac3e:	f003 0320 	and.w	r3, r3, #32
 801ac42:	2b00      	cmp	r3, #0
 801ac44:	d1f9      	bne.n	801ac3a <edpt_disable+0x102>
}
 801ac46:	e03f      	b.n	801acc8 <edpt_disable+0x190>
 801ac48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac4a:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 801ac4c:	68fb      	ldr	r3, [r7, #12]
 801ac4e:	681b      	ldr	r3, [r3, #0]
 801ac50:	0fdb      	lsrs	r3, r3, #31
 801ac52:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 801ac54:	f083 0301 	eor.w	r3, r3, #1
 801ac58:	b2db      	uxtb	r3, r3
 801ac5a:	2b00      	cmp	r3, #0
 801ac5c:	d103      	bne.n	801ac66 <edpt_disable+0x12e>
 801ac5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801ac62:	2b00      	cmp	r3, #0
 801ac64:	d106      	bne.n	801ac74 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 801ac66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac68:	681a      	ldr	r2, [r3, #0]
 801ac6a:	6a3b      	ldr	r3, [r7, #32]
 801ac6c:	431a      	orrs	r2, r3
 801ac6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac70:	601a      	str	r2, [r3, #0]
 801ac72:	e029      	b.n	801acc8 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 801ac74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ac76:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 801ac7a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 801ac7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ac80:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 801ac84:	bf00      	nop
 801ac86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ac88:	695b      	ldr	r3, [r3, #20]
 801ac8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801ac8e:	2b00      	cmp	r3, #0
 801ac90:	d0f9      	beq.n	801ac86 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 801ac92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac94:	681a      	ldr	r2, [r3, #0]
 801ac96:	6a3b      	ldr	r3, [r7, #32]
 801ac98:	4313      	orrs	r3, r2
 801ac9a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801ac9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aca0:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 801aca2:	bf00      	nop
 801aca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aca6:	689b      	ldr	r3, [r3, #8]
 801aca8:	f003 0302 	and.w	r3, r3, #2
 801acac:	2b00      	cmp	r3, #0
 801acae:	d0f9      	beq.n	801aca4 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 801acb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801acb2:	2202      	movs	r2, #2
 801acb4:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 801acb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801acb8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 801acbc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 801acc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801acc2:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 801acc6:	bf00      	nop
 801acc8:	bf00      	nop
 801acca:	3734      	adds	r7, #52	@ 0x34
 801accc:	46bd      	mov	sp, r7
 801acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acd2:	4770      	bx	lr
 801acd4:	0801e44c 	.word	0x0801e44c

0801acd8 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 801acd8:	b580      	push	{r7, lr}
 801acda:	b08e      	sub	sp, #56	@ 0x38
 801acdc:	af00      	add	r7, sp, #0
 801acde:	4603      	mov	r3, r0
 801ace0:	71fb      	strb	r3, [r7, #7]
 801ace2:	460b      	mov	r3, r1
 801ace4:	71bb      	strb	r3, [r7, #6]
 801ace6:	4613      	mov	r3, r2
 801ace8:	717b      	strb	r3, [r7, #5]
 801acea:	79fb      	ldrb	r3, [r7, #7]
 801acec:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801acf0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801acf4:	2b01      	cmp	r3, #1
 801acf6:	d902      	bls.n	801acfe <edpt_schedule_packets+0x26>
    rhport = 0;
 801acf8:	2300      	movs	r3, #0
 801acfa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801acfe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801ad02:	4a5a      	ldr	r2, [pc, #360]	@ (801ae6c <edpt_schedule_packets+0x194>)
 801ad04:	011b      	lsls	r3, r3, #4
 801ad06:	4413      	add	r3, r2
 801ad08:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801ad0a:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 801ad0c:	79ba      	ldrb	r2, [r7, #6]
 801ad0e:	797b      	ldrb	r3, [r7, #5]
 801ad10:	0052      	lsls	r2, r2, #1
 801ad12:	4413      	add	r3, r2
 801ad14:	011b      	lsls	r3, r3, #4
 801ad16:	4a56      	ldr	r2, [pc, #344]	@ (801ae70 <edpt_schedule_packets+0x198>)
 801ad18:	4413      	add	r3, r2
 801ad1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 801ad1c:	797b      	ldrb	r3, [r7, #5]
 801ad1e:	2b01      	cmp	r3, #1
 801ad20:	bf14      	ite	ne
 801ad22:	2301      	movne	r3, #1
 801ad24:	2300      	moveq	r3, #0
 801ad26:	b2db      	uxtb	r3, r3
 801ad28:	461a      	mov	r2, r3
 801ad2a:	79bb      	ldrb	r3, [r7, #6]
 801ad2c:	0112      	lsls	r2, r2, #4
 801ad2e:	4413      	add	r3, r2
 801ad30:	3348      	adds	r3, #72	@ 0x48
 801ad32:	015b      	lsls	r3, r3, #5
 801ad34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ad36:	4413      	add	r3, r2
 801ad38:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 801ad3a:	79bb      	ldrb	r3, [r7, #6]
 801ad3c:	2b00      	cmp	r3, #0
 801ad3e:	d11b      	bne.n	801ad78 <edpt_schedule_packets+0xa0>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 801ad40:	797b      	ldrb	r3, [r7, #5]
 801ad42:	4a4c      	ldr	r2, [pc, #304]	@ (801ae74 <edpt_schedule_packets+0x19c>)
 801ad44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801ad48:	83fb      	strh	r3, [r7, #30]
 801ad4a:	2340      	movs	r3, #64	@ 0x40
 801ad4c:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801ad4e:	8bfa      	ldrh	r2, [r7, #30]
 801ad50:	8bbb      	ldrh	r3, [r7, #28]
 801ad52:	4293      	cmp	r3, r2
 801ad54:	bf28      	it	cs
 801ad56:	4613      	movcs	r3, r2
 801ad58:	b29b      	uxth	r3, r3
 801ad5a:	86bb      	strh	r3, [r7, #52]	@ 0x34
    _dcd_data.ep0_pending[dir] -= total_bytes;
 801ad5c:	797b      	ldrb	r3, [r7, #5]
 801ad5e:	4a45      	ldr	r2, [pc, #276]	@ (801ae74 <edpt_schedule_packets+0x19c>)
 801ad60:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801ad64:	797b      	ldrb	r3, [r7, #5]
 801ad66:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 801ad68:	1a8a      	subs	r2, r1, r2
 801ad6a:	b291      	uxth	r1, r2
 801ad6c:	4a41      	ldr	r2, [pc, #260]	@ (801ae74 <edpt_schedule_packets+0x19c>)
 801ad6e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 801ad72:	2301      	movs	r3, #1
 801ad74:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801ad76:	e014      	b.n	801ada2 <edpt_schedule_packets+0xca>
  } else {
    total_bytes = xfer->total_len;
 801ad78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ad7a:	891b      	ldrh	r3, [r3, #8]
 801ad7c:	86bb      	strh	r3, [r7, #52]	@ 0x34
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 801ad7e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ad80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ad82:	8952      	ldrh	r2, [r2, #10]
 801ad84:	61bb      	str	r3, [r7, #24]
 801ad86:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 801ad88:	69ba      	ldr	r2, [r7, #24]
 801ad8a:	697b      	ldr	r3, [r7, #20]
 801ad8c:	4413      	add	r3, r2
 801ad8e:	1e5a      	subs	r2, r3, #1
 801ad90:	697b      	ldr	r3, [r7, #20]
 801ad92:	fbb2 f3f3 	udiv	r3, r2, r3
 801ad96:	86fb      	strh	r3, [r7, #54]	@ 0x36
    if (num_packets == 0) {
 801ad98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801ad9a:	2b00      	cmp	r3, #0
 801ad9c:	d101      	bne.n	801ada2 <edpt_schedule_packets+0xca>
      num_packets = 1; // zero length packet still count as 1
 801ad9e:	2301      	movs	r3, #1
 801ada0:	86fb      	strh	r3, [r7, #54]	@ 0x36
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 801ada2:	2300      	movs	r3, #0
 801ada4:	613b      	str	r3, [r7, #16]
  deptsiz.xfer_size = total_bytes;
 801ada6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 801ada8:	f3c2 0212 	ubfx	r2, r2, #0, #19
 801adac:	693b      	ldr	r3, [r7, #16]
 801adae:	f362 0312 	bfi	r3, r2, #0, #19
 801adb2:	613b      	str	r3, [r7, #16]
  deptsiz.packet_count = num_packets;
 801adb4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801adb6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801adba:	b29a      	uxth	r2, r3
 801adbc:	8a7b      	ldrh	r3, [r7, #18]
 801adbe:	f362 03cc 	bfi	r3, r2, #3, #10
 801adc2:	827b      	strh	r3, [r7, #18]
  dep->tsiz = deptsiz.value;
 801adc4:	693a      	ldr	r2, [r7, #16]
 801adc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801adc8:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 801adca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801adcc:	681b      	ldr	r3, [r3, #0]
 801adce:	60fb      	str	r3, [r7, #12]
  depctl.clear_nak = 1;
 801add0:	7bfb      	ldrb	r3, [r7, #15]
 801add2:	f043 0304 	orr.w	r3, r3, #4
 801add6:	73fb      	strb	r3, [r7, #15]
  depctl.enable = 1;
 801add8:	7bfb      	ldrb	r3, [r7, #15]
 801adda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801adde:	73fb      	strb	r3, [r7, #15]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 801ade0:	7bbb      	ldrb	r3, [r7, #14]
 801ade2:	f003 030c 	and.w	r3, r3, #12
 801ade6:	b2db      	uxtb	r3, r3
 801ade8:	2b04      	cmp	r3, #4
 801adea:	d116      	bne.n	801ae1a <edpt_schedule_packets+0x142>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 801adec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801adee:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 801adf2:	60bb      	str	r3, [r7, #8]
    const uint32_t odd_now = dsts.frame_number & 1u;
 801adf4:	68bb      	ldr	r3, [r7, #8]
 801adf6:	f3c3 230d 	ubfx	r3, r3, #8, #14
 801adfa:	b29b      	uxth	r3, r3
 801adfc:	f003 0301 	and.w	r3, r3, #1
 801ae00:	627b      	str	r3, [r7, #36]	@ 0x24
    if (odd_now != 0) {
 801ae02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ae04:	2b00      	cmp	r3, #0
 801ae06:	d004      	beq.n	801ae12 <edpt_schedule_packets+0x13a>
      depctl.set_data0_iso_even = 1;
 801ae08:	7bfb      	ldrb	r3, [r7, #15]
 801ae0a:	f043 0310 	orr.w	r3, r3, #16
 801ae0e:	73fb      	strb	r3, [r7, #15]
 801ae10:	e003      	b.n	801ae1a <edpt_schedule_packets+0x142>
    } else {
      depctl.set_data1_iso_odd = 1;
 801ae12:	7bfb      	ldrb	r3, [r7, #15]
 801ae14:	f043 0320 	orr.w	r3, r3, #32
 801ae18:	73fb      	strb	r3, [r7, #15]
    }
  } else
  #endif
  {
  #if CFG_TUD_DWC2_SLAVE_ENABLE
    dep->diepctl = depctl.value; // enable endpoint
 801ae1a:	68fa      	ldr	r2, [r7, #12]
 801ae1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae1e:	601a      	str	r2, [r3, #0]

    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 801ae20:	797b      	ldrb	r3, [r7, #5]
 801ae22:	2b01      	cmp	r3, #1
 801ae24:	d11e      	bne.n	801ae64 <edpt_schedule_packets+0x18c>
 801ae26:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ae28:	2b00      	cmp	r3, #0
 801ae2a:	d01b      	beq.n	801ae64 <edpt_schedule_packets+0x18c>
      const uint16_t xferred_bytes = epin_write_tx_fifo(dwc2, epnum);
 801ae2c:	79bb      	ldrb	r3, [r7, #6]
 801ae2e:	4619      	mov	r1, r3
 801ae30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ae32:	f000 fd3b 	bl	801b8ac <epin_write_tx_fifo>
 801ae36:	4603      	mov	r3, r0
 801ae38:	847b      	strh	r3, [r7, #34]	@ 0x22

      // Enable TXFE interrupt if there are still data to be sent
      // EP0 only sends one packet at a time, so no need to check for EP0
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 801ae3a:	79bb      	ldrb	r3, [r7, #6]
 801ae3c:	2b00      	cmp	r3, #0
 801ae3e:	d011      	beq.n	801ae64 <edpt_schedule_packets+0x18c>
 801ae40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ae42:	891b      	ldrh	r3, [r3, #8]
 801ae44:	461a      	mov	r2, r3
 801ae46:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ae48:	1ad3      	subs	r3, r2, r3
 801ae4a:	2b00      	cmp	r3, #0
 801ae4c:	dd0a      	ble.n	801ae64 <edpt_schedule_packets+0x18c>
         dwc2->diepempmsk |= (1u << epnum);
 801ae4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae50:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 801ae54:	79bb      	ldrb	r3, [r7, #6]
 801ae56:	2101      	movs	r1, #1
 801ae58:	fa01 f303 	lsl.w	r3, r1, r3
 801ae5c:	431a      	orrs	r2, r3
 801ae5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae60:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
      }
    }
  #endif
  }
}
 801ae64:	bf00      	nop
 801ae66:	3738      	adds	r7, #56	@ 0x38
 801ae68:	46bd      	mov	sp, r7
 801ae6a:	bd80      	pop	{r7, pc}
 801ae6c:	0801e44c 	.word	0x0801e44c
 801ae70:	24015c98 	.word	0x24015c98
 801ae74:	24015db8 	.word	0x24015db8

0801ae78 <dcd_init>:
  const tud_configure_param_t* const cfg = (const tud_configure_param_t*) cfg_param;
  _tud_cfg = cfg->dwc2;
  return true;
}

bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 801ae78:	b580      	push	{r7, lr}
 801ae7a:	b08c      	sub	sp, #48	@ 0x30
 801ae7c:	af00      	add	r7, sp, #0
 801ae7e:	4603      	mov	r3, r0
 801ae80:	6039      	str	r1, [r7, #0]
 801ae82:	71fb      	strb	r3, [r7, #7]
 801ae84:	79fb      	ldrb	r3, [r7, #7]
 801ae86:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801ae88:	7dfb      	ldrb	r3, [r7, #23]
 801ae8a:	2b01      	cmp	r3, #1
 801ae8c:	d901      	bls.n	801ae92 <dcd_init+0x1a>
    rhport = 0;
 801ae8e:	2300      	movs	r3, #0
 801ae90:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801ae92:	7dfb      	ldrb	r3, [r7, #23]
 801ae94:	4a41      	ldr	r2, [pc, #260]	@ (801af9c <dcd_init+0x124>)
 801ae96:	011b      	lsls	r3, r3, #4
 801ae98:	4413      	add	r3, r2
 801ae9a:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801ae9c:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 801ae9e:	2208      	movs	r2, #8
 801aea0:	2100      	movs	r1, #0
 801aea2:	483f      	ldr	r0, [pc, #252]	@ (801afa0 <dcd_init+0x128>)
 801aea4:	f002 f8ae 	bl	801d004 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 801aea8:	2101      	movs	r1, #1
 801aeaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801aeac:	f001 fbe8 	bl	801c680 <dwc2_core_is_highspeed>
 801aeb0:	4603      	mov	r3, r0
 801aeb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801aeb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aeb8:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801aeba:	69bb      	ldr	r3, [r7, #24]
 801aebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801aebe:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 801aec0:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 801aec2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 801aec6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801aeca:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 801aece:	79fb      	ldrb	r3, [r7, #7]
 801aed0:	4618      	mov	r0, r3
 801aed2:	f001 fbf3 	bl	801c6bc <dwc2_core_init>
 801aed6:	4603      	mov	r3, r0
 801aed8:	f083 0301 	eor.w	r3, r3, #1
 801aedc:	b2db      	uxtb	r3, r3
 801aede:	2b00      	cmp	r3, #0
 801aee0:	d00a      	beq.n	801aef8 <dcd_init+0x80>
 801aee2:	4b30      	ldr	r3, [pc, #192]	@ (801afa4 <dcd_init+0x12c>)
 801aee4:	61fb      	str	r3, [r7, #28]
 801aee6:	69fb      	ldr	r3, [r7, #28]
 801aee8:	681b      	ldr	r3, [r3, #0]
 801aeea:	f003 0301 	and.w	r3, r3, #1
 801aeee:	2b00      	cmp	r3, #0
 801aef0:	d000      	beq.n	801aef4 <dcd_init+0x7c>
 801aef2:	be00      	bkpt	0x0000
 801aef4:	2300      	movs	r3, #0
 801aef6:	e04c      	b.n	801af92 <dcd_init+0x11a>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 801aef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aefa:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 801aefe:	f023 0303 	bic.w	r3, r3, #3
 801af02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 801af04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801af08:	2b00      	cmp	r3, #0
 801af0a:	d00d      	beq.n	801af28 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801af0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801af10:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 801af12:	7b3b      	ldrb	r3, [r7, #12]
 801af14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801af18:	b2db      	uxtb	r3, r3
 801af1a:	2b80      	cmp	r3, #128	@ 0x80
 801af1c:	d108      	bne.n	801af30 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 801af1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801af24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801af26:	e003      	b.n	801af30 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 801af28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af2a:	f043 0303 	orr.w	r3, r3, #3
 801af2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 801af30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af32:	f043 0304 	orr.w	r3, r3, #4
 801af36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 801af38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801af3c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 801af40:	79fb      	ldrb	r3, [r7, #7]
 801af42:	4618      	mov	r0, r3
 801af44:	f000 f8de 	bl	801b104 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 801af48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af4a:	68db      	ldr	r3, [r3, #12]
 801af4c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801af50:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801af54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af56:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 801af58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af5a:	681b      	ldr	r3, [r3, #0]
 801af5c:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 801af60:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 801af64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af66:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 801af68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af6a:	699a      	ldr	r2, [r3, #24]
 801af6c:	4b0e      	ldr	r3, [pc, #56]	@ (801afa8 <dcd_init+0x130>)
 801af6e:	4313      	orrs	r3, r2
 801af70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801af72:	6193      	str	r3, [r2, #24]

  uint32_t gahbcfg = dwc2->gahbcfg;
 801af74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af76:	689b      	ldr	r3, [r3, #8]
 801af78:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 801af7a:	6a3b      	ldr	r3, [r7, #32]
 801af7c:	f043 0301 	orr.w	r3, r3, #1
 801af80:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 801af82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af84:	6a3a      	ldr	r2, [r7, #32]
 801af86:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 801af88:	79fb      	ldrb	r3, [r7, #7]
 801af8a:	4618      	mov	r0, r3
 801af8c:	f000 f898 	bl	801b0c0 <dcd_connect>
  return true;
 801af90:	2301      	movs	r3, #1
}
 801af92:	4618      	mov	r0, r3
 801af94:	3730      	adds	r7, #48	@ 0x30
 801af96:	46bd      	mov	sp, r7
 801af98:	bd80      	pop	{r7, pc}
 801af9a:	bf00      	nop
 801af9c:	0801e44c 	.word	0x0801e44c
 801afa0:	24015db8 	.word	0x24015db8
 801afa4:	e000edf0 	.word	0xe000edf0
 801afa8:	80003004 	.word	0x80003004

0801afac <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 801afac:	b580      	push	{r7, lr}
 801afae:	b084      	sub	sp, #16
 801afb0:	af00      	add	r7, sp, #0
 801afb2:	4603      	mov	r3, r0
 801afb4:	71fb      	strb	r3, [r7, #7]
 801afb6:	79fb      	ldrb	r3, [r7, #7]
 801afb8:	73fb      	strb	r3, [r7, #15]
 801afba:	2301      	movs	r3, #1
 801afbc:	73bb      	strb	r3, [r7, #14]
 801afbe:	2301      	movs	r3, #1
 801afc0:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 801afc2:	7bfb      	ldrb	r3, [r7, #15]
 801afc4:	4a0c      	ldr	r2, [pc, #48]	@ (801aff8 <dcd_int_enable+0x4c>)
 801afc6:	011b      	lsls	r3, r3, #4
 801afc8:	4413      	add	r3, r2
 801afca:	3304      	adds	r3, #4
 801afcc:	681b      	ldr	r3, [r3, #0]
 801afce:	817b      	strh	r3, [r7, #10]
  if (enabled) {
 801afd0:	7b7b      	ldrb	r3, [r7, #13]
 801afd2:	2b00      	cmp	r3, #0
 801afd4:	d005      	beq.n	801afe2 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 801afd6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801afda:	4618      	mov	r0, r3
 801afdc:	f7ff fb2a 	bl	801a634 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 801afe0:	e004      	b.n	801afec <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 801afe2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801afe6:	4618      	mov	r0, r3
 801afe8:	f7ff fb42 	bl	801a670 <__NVIC_DisableIRQ>
}
 801afec:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 801afee:	bf00      	nop
 801aff0:	3710      	adds	r7, #16
 801aff2:	46bd      	mov	sp, r7
 801aff4:	bd80      	pop	{r7, pc}
 801aff6:	bf00      	nop
 801aff8:	0801e44c 	.word	0x0801e44c

0801affc <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 801affc:	b580      	push	{r7, lr}
 801affe:	b084      	sub	sp, #16
 801b000:	af00      	add	r7, sp, #0
 801b002:	4603      	mov	r3, r0
 801b004:	71fb      	strb	r3, [r7, #7]
 801b006:	79fb      	ldrb	r3, [r7, #7]
 801b008:	73fb      	strb	r3, [r7, #15]
 801b00a:	2301      	movs	r3, #1
 801b00c:	73bb      	strb	r3, [r7, #14]
 801b00e:	2300      	movs	r3, #0
 801b010:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 801b012:	7bfb      	ldrb	r3, [r7, #15]
 801b014:	4a0c      	ldr	r2, [pc, #48]	@ (801b048 <dcd_int_disable+0x4c>)
 801b016:	011b      	lsls	r3, r3, #4
 801b018:	4413      	add	r3, r2
 801b01a:	3304      	adds	r3, #4
 801b01c:	681b      	ldr	r3, [r3, #0]
 801b01e:	817b      	strh	r3, [r7, #10]
  if (enabled) {
 801b020:	7b7b      	ldrb	r3, [r7, #13]
 801b022:	2b00      	cmp	r3, #0
 801b024:	d005      	beq.n	801b032 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 801b026:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801b02a:	4618      	mov	r0, r3
 801b02c:	f7ff fb02 	bl	801a634 <__NVIC_EnableIRQ>
}
 801b030:	e004      	b.n	801b03c <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 801b032:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801b036:	4618      	mov	r0, r3
 801b038:	f7ff fb1a 	bl	801a670 <__NVIC_DisableIRQ>
}
 801b03c:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 801b03e:	bf00      	nop
 801b040:	3710      	adds	r7, #16
 801b042:	46bd      	mov	sp, r7
 801b044:	bd80      	pop	{r7, pc}
 801b046:	bf00      	nop
 801b048:	0801e44c 	.word	0x0801e44c

0801b04c <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 801b04c:	b580      	push	{r7, lr}
 801b04e:	b086      	sub	sp, #24
 801b050:	af02      	add	r7, sp, #8
 801b052:	4603      	mov	r3, r0
 801b054:	460a      	mov	r2, r1
 801b056:	71fb      	strb	r3, [r7, #7]
 801b058:	4613      	mov	r3, r2
 801b05a:	71bb      	strb	r3, [r7, #6]
 801b05c:	79fb      	ldrb	r3, [r7, #7]
 801b05e:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b060:	7a7b      	ldrb	r3, [r7, #9]
 801b062:	2b01      	cmp	r3, #1
 801b064:	d901      	bls.n	801b06a <dcd_set_address+0x1e>
    rhport = 0;
 801b066:	2300      	movs	r3, #0
 801b068:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b06a:	7a7b      	ldrb	r3, [r7, #9]
 801b06c:	4a13      	ldr	r2, [pc, #76]	@ (801b0bc <dcd_set_address+0x70>)
 801b06e:	011b      	lsls	r3, r3, #4
 801b070:	4413      	add	r3, r2
 801b072:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801b074:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 801b076:	68fb      	ldr	r3, [r7, #12]
 801b078:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 801b07c:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 801b080:	79bb      	ldrb	r3, [r7, #6]
 801b082:	011b      	lsls	r3, r3, #4
 801b084:	431a      	orrs	r2, r3
 801b086:	68fb      	ldr	r3, [r7, #12]
 801b088:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 801b08c:	2300      	movs	r3, #0
 801b08e:	72fb      	strb	r3, [r7, #11]
 801b090:	2301      	movs	r3, #1
 801b092:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == (uint8_t)TUSB_DIR_IN ? (uint8_t)TUSB_DIR_IN_MASK : 0u));
 801b094:	7abb      	ldrb	r3, [r7, #10]
 801b096:	2b01      	cmp	r3, #1
 801b098:	d101      	bne.n	801b09e <dcd_set_address+0x52>
 801b09a:	2280      	movs	r2, #128	@ 0x80
 801b09c:	e000      	b.n	801b0a0 <dcd_set_address+0x54>
 801b09e:	2200      	movs	r2, #0
 801b0a0:	7afb      	ldrb	r3, [r7, #11]
 801b0a2:	4313      	orrs	r3, r2
 801b0a4:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 801b0a6:	79f8      	ldrb	r0, [r7, #7]
 801b0a8:	2300      	movs	r3, #0
 801b0aa:	9300      	str	r3, [sp, #0]
 801b0ac:	2300      	movs	r3, #0
 801b0ae:	2200      	movs	r2, #0
 801b0b0:	f000 f992 	bl	801b3d8 <dcd_edpt_xfer>
}
 801b0b4:	bf00      	nop
 801b0b6:	3710      	adds	r7, #16
 801b0b8:	46bd      	mov	sp, r7
 801b0ba:	bd80      	pop	{r7, pc}
 801b0bc:	0801e44c 	.word	0x0801e44c

0801b0c0 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 801b0c0:	b480      	push	{r7}
 801b0c2:	b085      	sub	sp, #20
 801b0c4:	af00      	add	r7, sp, #0
 801b0c6:	4603      	mov	r3, r0
 801b0c8:	71fb      	strb	r3, [r7, #7]
 801b0ca:	79fb      	ldrb	r3, [r7, #7]
 801b0cc:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b0ce:	7afb      	ldrb	r3, [r7, #11]
 801b0d0:	2b01      	cmp	r3, #1
 801b0d2:	d901      	bls.n	801b0d8 <dcd_connect+0x18>
    rhport = 0;
 801b0d4:	2300      	movs	r3, #0
 801b0d6:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b0d8:	7afb      	ldrb	r3, [r7, #11]
 801b0da:	4a09      	ldr	r2, [pc, #36]	@ (801b100 <dcd_connect+0x40>)
 801b0dc:	011b      	lsls	r3, r3, #4
 801b0de:	4413      	add	r3, r2
 801b0e0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801b0e2:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 801b0e4:	68fb      	ldr	r3, [r7, #12]
 801b0e6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 801b0ea:	f023 0202 	bic.w	r2, r3, #2
 801b0ee:	68fb      	ldr	r3, [r7, #12]
 801b0f0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 801b0f4:	bf00      	nop
 801b0f6:	3714      	adds	r7, #20
 801b0f8:	46bd      	mov	sp, r7
 801b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0fe:	4770      	bx	lr
 801b100:	0801e44c 	.word	0x0801e44c

0801b104 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 801b104:	b480      	push	{r7}
 801b106:	b085      	sub	sp, #20
 801b108:	af00      	add	r7, sp, #0
 801b10a:	4603      	mov	r3, r0
 801b10c:	71fb      	strb	r3, [r7, #7]
 801b10e:	79fb      	ldrb	r3, [r7, #7]
 801b110:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b112:	7afb      	ldrb	r3, [r7, #11]
 801b114:	2b01      	cmp	r3, #1
 801b116:	d901      	bls.n	801b11c <dcd_disconnect+0x18>
    rhport = 0;
 801b118:	2300      	movs	r3, #0
 801b11a:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b11c:	7afb      	ldrb	r3, [r7, #11]
 801b11e:	4a09      	ldr	r2, [pc, #36]	@ (801b144 <dcd_disconnect+0x40>)
 801b120:	011b      	lsls	r3, r3, #4
 801b122:	4413      	add	r3, r2
 801b124:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801b126:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 801b128:	68fb      	ldr	r3, [r7, #12]
 801b12a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 801b12e:	f043 0202 	orr.w	r2, r3, #2
 801b132:	68fb      	ldr	r3, [r7, #12]
 801b134:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 801b138:	bf00      	nop
 801b13a:	3714      	adds	r7, #20
 801b13c:	46bd      	mov	sp, r7
 801b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b142:	4770      	bx	lr
 801b144:	0801e44c 	.word	0x0801e44c

0801b148 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 801b148:	b480      	push	{r7}
 801b14a:	b085      	sub	sp, #20
 801b14c:	af00      	add	r7, sp, #0
 801b14e:	4603      	mov	r3, r0
 801b150:	460a      	mov	r2, r1
 801b152:	71fb      	strb	r3, [r7, #7]
 801b154:	4613      	mov	r3, r2
 801b156:	71bb      	strb	r3, [r7, #6]
 801b158:	79fb      	ldrb	r3, [r7, #7]
 801b15a:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b15c:	7afb      	ldrb	r3, [r7, #11]
 801b15e:	2b01      	cmp	r3, #1
 801b160:	d901      	bls.n	801b166 <dcd_sof_enable+0x1e>
    rhport = 0;
 801b162:	2300      	movs	r3, #0
 801b164:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b166:	7afb      	ldrb	r3, [r7, #11]
 801b168:	4a10      	ldr	r2, [pc, #64]	@ (801b1ac <dcd_sof_enable+0x64>)
 801b16a:	011b      	lsls	r3, r3, #4
 801b16c:	4413      	add	r3, r2
 801b16e:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801b170:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 801b172:	4a0f      	ldr	r2, [pc, #60]	@ (801b1b0 <dcd_sof_enable+0x68>)
 801b174:	79bb      	ldrb	r3, [r7, #6]
 801b176:	71d3      	strb	r3, [r2, #7]

  if (en) {
 801b178:	79bb      	ldrb	r3, [r7, #6]
 801b17a:	2b00      	cmp	r3, #0
 801b17c:	d009      	beq.n	801b192 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 801b17e:	68fb      	ldr	r3, [r7, #12]
 801b180:	2208      	movs	r2, #8
 801b182:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 801b184:	68fb      	ldr	r3, [r7, #12]
 801b186:	699b      	ldr	r3, [r3, #24]
 801b188:	f043 0208 	orr.w	r2, r3, #8
 801b18c:	68fb      	ldr	r3, [r7, #12]
 801b18e:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 801b190:	e005      	b.n	801b19e <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 801b192:	68fb      	ldr	r3, [r7, #12]
 801b194:	699b      	ldr	r3, [r3, #24]
 801b196:	f023 0208 	bic.w	r2, r3, #8
 801b19a:	68fb      	ldr	r3, [r7, #12]
 801b19c:	619a      	str	r2, [r3, #24]
}
 801b19e:	bf00      	nop
 801b1a0:	3714      	adds	r7, #20
 801b1a2:	46bd      	mov	sp, r7
 801b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b1a8:	4770      	bx	lr
 801b1aa:	bf00      	nop
 801b1ac:	0801e44c 	.word	0x0801e44c
 801b1b0:	24015db8 	.word	0x24015db8

0801b1b4 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 801b1b4:	b580      	push	{r7, lr}
 801b1b6:	b084      	sub	sp, #16
 801b1b8:	af00      	add	r7, sp, #0
 801b1ba:	4603      	mov	r3, r0
 801b1bc:	6039      	str	r1, [r7, #0]
 801b1be:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt),
 801b1c0:	683b      	ldr	r3, [r7, #0]
 801b1c2:	7899      	ldrb	r1, [r3, #2]
 801b1c4:	683b      	ldr	r3, [r7, #0]
 801b1c6:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 801b1c8:	68bb      	ldr	r3, [r7, #8]
 801b1ca:	889b      	ldrh	r3, [r3, #4]
 801b1cc:	b29b      	uxth	r3, r3
 801b1ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801b1d2:	b29a      	uxth	r2, r3
 801b1d4:	683b      	ldr	r3, [r7, #0]
 801b1d6:	78db      	ldrb	r3, [r3, #3]
 801b1d8:	f003 0303 	and.w	r3, r3, #3
 801b1dc:	b2db      	uxtb	r3, r3
 801b1de:	2b02      	cmp	r3, #2
 801b1e0:	bf0c      	ite	eq
 801b1e2:	2301      	moveq	r3, #1
 801b1e4:	2300      	movne	r3, #0
 801b1e6:	b2db      	uxtb	r3, r3
 801b1e8:	79f8      	ldrb	r0, [r7, #7]
 801b1ea:	f7ff faa5 	bl	801a738 <dfifo_alloc>
 801b1ee:	4603      	mov	r3, r0
 801b1f0:	f083 0301 	eor.w	r3, r3, #1
 801b1f4:	b2db      	uxtb	r3, r3
 801b1f6:	2b00      	cmp	r3, #0
 801b1f8:	d00a      	beq.n	801b210 <dcd_edpt_open+0x5c>
 801b1fa:	4b0a      	ldr	r3, [pc, #40]	@ (801b224 <dcd_edpt_open+0x70>)
 801b1fc:	60fb      	str	r3, [r7, #12]
 801b1fe:	68fb      	ldr	r3, [r7, #12]
 801b200:	681b      	ldr	r3, [r3, #0]
 801b202:	f003 0301 	and.w	r3, r3, #1
 801b206:	2b00      	cmp	r3, #0
 801b208:	d000      	beq.n	801b20c <dcd_edpt_open+0x58>
 801b20a:	be00      	bkpt	0x0000
 801b20c:	2300      	movs	r3, #0
 801b20e:	e005      	b.n	801b21c <dcd_edpt_open+0x68>
                       desc_edpt->bmAttributes.xfer == TUSB_XFER_BULK));
  edpt_activate(rhport, desc_edpt);
 801b210:	79fb      	ldrb	r3, [r7, #7]
 801b212:	6839      	ldr	r1, [r7, #0]
 801b214:	4618      	mov	r0, r3
 801b216:	f7ff fbdd 	bl	801a9d4 <edpt_activate>
  return true;
 801b21a:	2301      	movs	r3, #1
}
 801b21c:	4618      	mov	r0, r3
 801b21e:	3710      	adds	r7, #16
 801b220:	46bd      	mov	sp, r7
 801b222:	bd80      	pop	{r7, pc}
 801b224:	e000edf0 	.word	0xe000edf0

0801b228 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 801b228:	b580      	push	{r7, lr}
 801b22a:	b08c      	sub	sp, #48	@ 0x30
 801b22c:	af00      	add	r7, sp, #0
 801b22e:	4603      	mov	r3, r0
 801b230:	71fb      	strb	r3, [r7, #7]
 801b232:	79fb      	ldrb	r3, [r7, #7]
 801b234:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b236:	7ffb      	ldrb	r3, [r7, #31]
 801b238:	2b01      	cmp	r3, #1
 801b23a:	d901      	bls.n	801b240 <dcd_edpt_close_all+0x18>
    rhport = 0;
 801b23c:	2300      	movs	r3, #0
 801b23e:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b240:	7ffb      	ldrb	r3, [r7, #31]
 801b242:	4a42      	ldr	r2, [pc, #264]	@ (801b34c <dcd_edpt_close_all+0x124>)
 801b244:	011b      	lsls	r3, r3, #4
 801b246:	4413      	add	r3, r2
 801b248:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801b24a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 801b24c:	79fb      	ldrb	r3, [r7, #7]
 801b24e:	4a3f      	ldr	r2, [pc, #252]	@ (801b34c <dcd_edpt_close_all+0x124>)
 801b250:	011b      	lsls	r3, r3, #4
 801b252:	4413      	add	r3, r2
 801b254:	3308      	adds	r3, #8
 801b256:	781b      	ldrb	r3, [r3, #0]
 801b258:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 801b25c:	2000      	movs	r0, #0
 801b25e:	f7fe fcbf 	bl	8019be0 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 801b262:	4b3b      	ldr	r3, [pc, #236]	@ (801b350 <dcd_edpt_close_all+0x128>)
 801b264:	2200      	movs	r2, #0
 801b266:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 801b268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b26a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 801b26e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 801b272:	2301      	movs	r3, #1
 801b274:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801b278:	e038      	b.n	801b2ec <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 801b27a:	2300      	movs	r3, #0
 801b27c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 801b280:	e02b      	b.n	801b2da <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 801b282:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 801b286:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801b28a:	0112      	lsls	r2, r2, #4
 801b28c:	4413      	add	r3, r2
 801b28e:	3348      	adds	r3, #72	@ 0x48
 801b290:	015b      	lsls	r3, r3, #5
 801b292:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b294:	4413      	add	r3, r2
 801b296:	623b      	str	r3, [r7, #32]
 801b298:	6a3b      	ldr	r3, [r7, #32]
 801b29a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 801b29c:	69bb      	ldr	r3, [r7, #24]
 801b29e:	681b      	ldr	r3, [r3, #0]
 801b2a0:	0fdb      	lsrs	r3, r3, #31
 801b2a2:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 801b2a4:	2b00      	cmp	r3, #0
 801b2a6:	d005      	beq.n	801b2b4 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 801b2a8:	6a3b      	ldr	r3, [r7, #32]
 801b2aa:	681b      	ldr	r3, [r3, #0]
 801b2ac:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 801b2b0:	6a3b      	ldr	r3, [r7, #32]
 801b2b2:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 801b2b4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801b2b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801b2bc:	f1c3 0301 	rsb	r3, r3, #1
 801b2c0:	4924      	ldr	r1, [pc, #144]	@ (801b354 <dcd_edpt_close_all+0x12c>)
 801b2c2:	0052      	lsls	r2, r2, #1
 801b2c4:	4413      	add	r3, r2
 801b2c6:	011b      	lsls	r3, r3, #4
 801b2c8:	440b      	add	r3, r1
 801b2ca:	330a      	adds	r3, #10
 801b2cc:	2200      	movs	r2, #0
 801b2ce:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 801b2d0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801b2d4:	3301      	adds	r3, #1
 801b2d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 801b2da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801b2de:	2b01      	cmp	r3, #1
 801b2e0:	d9cf      	bls.n	801b282 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 801b2e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801b2e6:	3301      	adds	r3, #1
 801b2e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801b2ec:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801b2f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b2f4:	429a      	cmp	r2, r3
 801b2f6:	d3c0      	bcc.n	801b27a <dcd_edpt_close_all+0x52>
 801b2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b2fa:	613b      	str	r3, [r7, #16]
 801b2fc:	2310      	movs	r3, #16
 801b2fe:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 801b300:	7bfb      	ldrb	r3, [r7, #15]
 801b302:	019b      	lsls	r3, r3, #6
 801b304:	f043 0220 	orr.w	r2, r3, #32
 801b308:	693b      	ldr	r3, [r7, #16]
 801b30a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 801b30c:	bf00      	nop
 801b30e:	693b      	ldr	r3, [r7, #16]
 801b310:	691b      	ldr	r3, [r3, #16]
 801b312:	f003 0320 	and.w	r3, r3, #32
 801b316:	2b00      	cmp	r3, #0
 801b318:	d1f9      	bne.n	801b30e <dcd_edpt_close_all+0xe6>
}
 801b31a:	bf00      	nop
 801b31c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b31e:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 801b320:	697b      	ldr	r3, [r7, #20]
 801b322:	2210      	movs	r2, #16
 801b324:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 801b326:	bf00      	nop
 801b328:	697b      	ldr	r3, [r7, #20]
 801b32a:	691b      	ldr	r3, [r3, #16]
 801b32c:	f003 0310 	and.w	r3, r3, #16
 801b330:	2b00      	cmp	r3, #0
 801b332:	d1f9      	bne.n	801b328 <dcd_edpt_close_all+0x100>
}
 801b334:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 801b336:	79fb      	ldrb	r3, [r7, #7]
 801b338:	4618      	mov	r0, r3
 801b33a:	f7ff faf1 	bl	801a920 <dfifo_device_init>

  usbd_spin_unlock(false);
 801b33e:	2000      	movs	r0, #0
 801b340:	f7fe fc72 	bl	8019c28 <usbd_spin_unlock>
}
 801b344:	bf00      	nop
 801b346:	3730      	adds	r7, #48	@ 0x30
 801b348:	46bd      	mov	sp, r7
 801b34a:	bd80      	pop	{r7, pc}
 801b34c:	0801e44c 	.word	0x0801e44c
 801b350:	24015db8 	.word	0x24015db8
 801b354:	24015c98 	.word	0x24015c98

0801b358 <dcd_edpt_iso_alloc>:

bool dcd_edpt_iso_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t largest_packet_size) {
 801b358:	b580      	push	{r7, lr}
 801b35a:	b084      	sub	sp, #16
 801b35c:	af00      	add	r7, sp, #0
 801b35e:	4603      	mov	r3, r0
 801b360:	71fb      	strb	r3, [r7, #7]
 801b362:	460b      	mov	r3, r1
 801b364:	71bb      	strb	r3, [r7, #6]
 801b366:	4613      	mov	r3, r2
 801b368:	80bb      	strh	r3, [r7, #4]
  TU_ASSERT(dfifo_alloc(rhport, ep_addr, largest_packet_size, false));
 801b36a:	88ba      	ldrh	r2, [r7, #4]
 801b36c:	79b9      	ldrb	r1, [r7, #6]
 801b36e:	79f8      	ldrb	r0, [r7, #7]
 801b370:	2300      	movs	r3, #0
 801b372:	f7ff f9e1 	bl	801a738 <dfifo_alloc>
 801b376:	4603      	mov	r3, r0
 801b378:	f083 0301 	eor.w	r3, r3, #1
 801b37c:	b2db      	uxtb	r3, r3
 801b37e:	2b00      	cmp	r3, #0
 801b380:	d00a      	beq.n	801b398 <dcd_edpt_iso_alloc+0x40>
 801b382:	4b08      	ldr	r3, [pc, #32]	@ (801b3a4 <dcd_edpt_iso_alloc+0x4c>)
 801b384:	60fb      	str	r3, [r7, #12]
 801b386:	68fb      	ldr	r3, [r7, #12]
 801b388:	681b      	ldr	r3, [r3, #0]
 801b38a:	f003 0301 	and.w	r3, r3, #1
 801b38e:	2b00      	cmp	r3, #0
 801b390:	d000      	beq.n	801b394 <dcd_edpt_iso_alloc+0x3c>
 801b392:	be00      	bkpt	0x0000
 801b394:	2300      	movs	r3, #0
 801b396:	e000      	b.n	801b39a <dcd_edpt_iso_alloc+0x42>
  return true;
 801b398:	2301      	movs	r3, #1
}
 801b39a:	4618      	mov	r0, r3
 801b39c:	3710      	adds	r7, #16
 801b39e:	46bd      	mov	sp, r7
 801b3a0:	bd80      	pop	{r7, pc}
 801b3a2:	bf00      	nop
 801b3a4:	e000edf0 	.word	0xe000edf0

0801b3a8 <dcd_edpt_iso_activate>:

bool dcd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc) {
 801b3a8:	b580      	push	{r7, lr}
 801b3aa:	b082      	sub	sp, #8
 801b3ac:	af00      	add	r7, sp, #0
 801b3ae:	4603      	mov	r3, r0
 801b3b0:	6039      	str	r1, [r7, #0]
 801b3b2:	71fb      	strb	r3, [r7, #7]
  // Disable EP to clear potential incomplete transfers
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
 801b3b4:	683b      	ldr	r3, [r7, #0]
 801b3b6:	7899      	ldrb	r1, [r3, #2]
 801b3b8:	79fb      	ldrb	r3, [r7, #7]
 801b3ba:	2200      	movs	r2, #0
 801b3bc:	4618      	mov	r0, r3
 801b3be:	f7ff fbbb 	bl	801ab38 <edpt_disable>
  edpt_activate(rhport, p_endpoint_desc);
 801b3c2:	79fb      	ldrb	r3, [r7, #7]
 801b3c4:	6839      	ldr	r1, [r7, #0]
 801b3c6:	4618      	mov	r0, r3
 801b3c8:	f7ff fb04 	bl	801a9d4 <edpt_activate>
  return true;
 801b3cc:	2301      	movs	r3, #1
}
 801b3ce:	4618      	mov	r0, r3
 801b3d0:	3708      	adds	r7, #8
 801b3d2:	46bd      	mov	sp, r7
 801b3d4:	bd80      	pop	{r7, pc}
	...

0801b3d8 <dcd_edpt_xfer>:

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 801b3d8:	b580      	push	{r7, lr}
 801b3da:	b086      	sub	sp, #24
 801b3dc:	af00      	add	r7, sp, #0
 801b3de:	603a      	str	r2, [r7, #0]
 801b3e0:	461a      	mov	r2, r3
 801b3e2:	4603      	mov	r3, r0
 801b3e4:	71fb      	strb	r3, [r7, #7]
 801b3e6:	460b      	mov	r3, r1
 801b3e8:	71bb      	strb	r3, [r7, #6]
 801b3ea:	4613      	mov	r3, r2
 801b3ec:	80bb      	strh	r3, [r7, #4]
 801b3ee:	79bb      	ldrb	r3, [r7, #6]
 801b3f0:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801b3f2:	7bbb      	ldrb	r3, [r7, #14]
 801b3f4:	f003 030f 	and.w	r3, r3, #15
 801b3f8:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 801b3fa:	75bb      	strb	r3, [r7, #22]
 801b3fc:	79bb      	ldrb	r3, [r7, #6]
 801b3fe:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801b400:	7bfb      	ldrb	r3, [r7, #15]
 801b402:	09db      	lsrs	r3, r3, #7
 801b404:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801b406:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 801b408:	7dba      	ldrb	r2, [r7, #22]
 801b40a:	7d7b      	ldrb	r3, [r7, #21]
 801b40c:	0052      	lsls	r2, r2, #1
 801b40e:	4413      	add	r3, r2
 801b410:	011b      	lsls	r3, r3, #4
 801b412:	4a1b      	ldr	r2, [pc, #108]	@ (801b480 <dcd_edpt_xfer+0xa8>)
 801b414:	4413      	add	r3, r2
 801b416:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 801b418:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b41c:	4618      	mov	r0, r3
 801b41e:	f7fe fbdf 	bl	8019be0 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 801b422:	693b      	ldr	r3, [r7, #16]
 801b424:	895b      	ldrh	r3, [r3, #10]
 801b426:	2b00      	cmp	r3, #0
 801b428:	d102      	bne.n	801b430 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 801b42a:	2300      	movs	r3, #0
 801b42c:	75fb      	strb	r3, [r7, #23]
 801b42e:	e01c      	b.n	801b46a <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 801b430:	693b      	ldr	r3, [r7, #16]
 801b432:	683a      	ldr	r2, [r7, #0]
 801b434:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 801b436:	693b      	ldr	r3, [r7, #16]
 801b438:	2200      	movs	r2, #0
 801b43a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 801b43c:	693b      	ldr	r3, [r7, #16]
 801b43e:	88ba      	ldrh	r2, [r7, #4]
 801b440:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 801b442:	693b      	ldr	r3, [r7, #16]
 801b444:	7b1a      	ldrb	r2, [r3, #12]
 801b446:	693b      	ldr	r3, [r7, #16]
 801b448:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 801b44a:	7dbb      	ldrb	r3, [r7, #22]
 801b44c:	2b00      	cmp	r3, #0
 801b44e:	d104      	bne.n	801b45a <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 801b450:	7d7b      	ldrb	r3, [r7, #21]
 801b452:	490c      	ldr	r1, [pc, #48]	@ (801b484 <dcd_edpt_xfer+0xac>)
 801b454:	88ba      	ldrh	r2, [r7, #4]
 801b456:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 801b45a:	7d7a      	ldrb	r2, [r7, #21]
 801b45c:	7db9      	ldrb	r1, [r7, #22]
 801b45e:	79fb      	ldrb	r3, [r7, #7]
 801b460:	4618      	mov	r0, r3
 801b462:	f7ff fc39 	bl	801acd8 <edpt_schedule_packets>
    ret = true;
 801b466:	2301      	movs	r3, #1
 801b468:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 801b46a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b46e:	4618      	mov	r0, r3
 801b470:	f7fe fbda 	bl	8019c28 <usbd_spin_unlock>

  return ret;
 801b474:	7dfb      	ldrb	r3, [r7, #23]
}
 801b476:	4618      	mov	r0, r3
 801b478:	3718      	adds	r7, #24
 801b47a:	46bd      	mov	sp, r7
 801b47c:	bd80      	pop	{r7, pc}
 801b47e:	bf00      	nop
 801b480:	24015c98 	.word	0x24015c98
 801b484:	24015db8 	.word	0x24015db8

0801b488 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 801b488:	b580      	push	{r7, lr}
 801b48a:	b086      	sub	sp, #24
 801b48c:	af00      	add	r7, sp, #0
 801b48e:	603a      	str	r2, [r7, #0]
 801b490:	461a      	mov	r2, r3
 801b492:	4603      	mov	r3, r0
 801b494:	71fb      	strb	r3, [r7, #7]
 801b496:	460b      	mov	r3, r1
 801b498:	71bb      	strb	r3, [r7, #6]
 801b49a:	4613      	mov	r3, r2
 801b49c:	80bb      	strh	r3, [r7, #4]
 801b49e:	79bb      	ldrb	r3, [r7, #6]
 801b4a0:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801b4a2:	7bbb      	ldrb	r3, [r7, #14]
 801b4a4:	f003 030f 	and.w	r3, r3, #15
 801b4a8:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 801b4aa:	75bb      	strb	r3, [r7, #22]
 801b4ac:	79bb      	ldrb	r3, [r7, #6]
 801b4ae:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801b4b0:	7bfb      	ldrb	r3, [r7, #15]
 801b4b2:	09db      	lsrs	r3, r3, #7
 801b4b4:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801b4b6:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 801b4b8:	7dba      	ldrb	r2, [r7, #22]
 801b4ba:	7d7b      	ldrb	r3, [r7, #21]
 801b4bc:	0052      	lsls	r2, r2, #1
 801b4be:	4413      	add	r3, r2
 801b4c0:	011b      	lsls	r3, r3, #4
 801b4c2:	4a17      	ldr	r2, [pc, #92]	@ (801b520 <dcd_edpt_xfer_fifo+0x98>)
 801b4c4:	4413      	add	r3, r2
 801b4c6:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 801b4c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b4cc:	4618      	mov	r0, r3
 801b4ce:	f7fe fb87 	bl	8019be0 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 801b4d2:	693b      	ldr	r3, [r7, #16]
 801b4d4:	895b      	ldrh	r3, [r3, #10]
 801b4d6:	2b00      	cmp	r3, #0
 801b4d8:	d102      	bne.n	801b4e0 <dcd_edpt_xfer_fifo+0x58>
    ret = false;  // Endpoint is closed
 801b4da:	2300      	movs	r3, #0
 801b4dc:	75fb      	strb	r3, [r7, #23]
 801b4de:	e014      	b.n	801b50a <dcd_edpt_xfer_fifo+0x82>
  } else {
    xfer->buffer = NULL;
 801b4e0:	693b      	ldr	r3, [r7, #16]
 801b4e2:	2200      	movs	r2, #0
 801b4e4:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 801b4e6:	693b      	ldr	r3, [r7, #16]
 801b4e8:	683a      	ldr	r2, [r7, #0]
 801b4ea:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 801b4ec:	693b      	ldr	r3, [r7, #16]
 801b4ee:	88ba      	ldrh	r2, [r7, #4]
 801b4f0:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 801b4f2:	693b      	ldr	r3, [r7, #16]
 801b4f4:	7b1a      	ldrb	r2, [r3, #12]
 801b4f6:	693b      	ldr	r3, [r7, #16]
 801b4f8:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 801b4fa:	7d7a      	ldrb	r2, [r7, #21]
 801b4fc:	7db9      	ldrb	r1, [r7, #22]
 801b4fe:	79fb      	ldrb	r3, [r7, #7]
 801b500:	4618      	mov	r0, r3
 801b502:	f7ff fbe9 	bl	801acd8 <edpt_schedule_packets>
    ret = true;
 801b506:	2301      	movs	r3, #1
 801b508:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 801b50a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b50e:	4618      	mov	r0, r3
 801b510:	f7fe fb8a 	bl	8019c28 <usbd_spin_unlock>

  return ret;
 801b514:	7dfb      	ldrb	r3, [r7, #23]
}
 801b516:	4618      	mov	r0, r3
 801b518:	3718      	adds	r7, #24
 801b51a:	46bd      	mov	sp, r7
 801b51c:	bd80      	pop	{r7, pc}
 801b51e:	bf00      	nop
 801b520:	24015c98 	.word	0x24015c98

0801b524 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 801b524:	b580      	push	{r7, lr}
 801b526:	b086      	sub	sp, #24
 801b528:	af00      	add	r7, sp, #0
 801b52a:	4603      	mov	r3, r0
 801b52c:	460a      	mov	r2, r1
 801b52e:	71fb      	strb	r3, [r7, #7]
 801b530:	4613      	mov	r3, r2
 801b532:	71bb      	strb	r3, [r7, #6]
 801b534:	79fb      	ldrb	r3, [r7, #7]
 801b536:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b538:	7cbb      	ldrb	r3, [r7, #18]
 801b53a:	2b01      	cmp	r3, #1
 801b53c:	d901      	bls.n	801b542 <dcd_edpt_stall+0x1e>
    rhport = 0;
 801b53e:	2300      	movs	r3, #0
 801b540:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b542:	7cbb      	ldrb	r3, [r7, #18]
 801b544:	4a11      	ldr	r2, [pc, #68]	@ (801b58c <dcd_edpt_stall+0x68>)
 801b546:	011b      	lsls	r3, r3, #4
 801b548:	4413      	add	r3, r2
 801b54a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801b54c:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 801b54e:	79b9      	ldrb	r1, [r7, #6]
 801b550:	79fb      	ldrb	r3, [r7, #7]
 801b552:	2201      	movs	r2, #1
 801b554:	4618      	mov	r0, r3
 801b556:	f7ff faef 	bl	801ab38 <edpt_disable>
 801b55a:	79bb      	ldrb	r3, [r7, #6]
 801b55c:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801b55e:	7cfb      	ldrb	r3, [r7, #19]
 801b560:	f003 030f 	and.w	r3, r3, #15
 801b564:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 801b566:	2b00      	cmp	r3, #0
 801b568:	d10b      	bne.n	801b582 <dcd_edpt_stall+0x5e>
 801b56a:	697b      	ldr	r3, [r7, #20]
 801b56c:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801b56e:	68fb      	ldr	r3, [r7, #12]
 801b570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801b572:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 801b574:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 801b576:	2b00      	cmp	r3, #0
 801b578:	d003      	beq.n	801b582 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 801b57a:	79fb      	ldrb	r3, [r7, #7]
 801b57c:	4618      	mov	r0, r3
 801b57e:	f7ff f89b 	bl	801a6b8 <dma_setup_prepare>
    }
  }
}
 801b582:	bf00      	nop
 801b584:	3718      	adds	r7, #24
 801b586:	46bd      	mov	sp, r7
 801b588:	bd80      	pop	{r7, pc}
 801b58a:	bf00      	nop
 801b58c:	0801e44c 	.word	0x0801e44c

0801b590 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 801b590:	b480      	push	{r7}
 801b592:	b087      	sub	sp, #28
 801b594:	af00      	add	r7, sp, #0
 801b596:	4603      	mov	r3, r0
 801b598:	460a      	mov	r2, r1
 801b59a:	71fb      	strb	r3, [r7, #7]
 801b59c:	4613      	mov	r3, r2
 801b59e:	71bb      	strb	r3, [r7, #6]
 801b5a0:	79fb      	ldrb	r3, [r7, #7]
 801b5a2:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b5a4:	7a7b      	ldrb	r3, [r7, #9]
 801b5a6:	2b01      	cmp	r3, #1
 801b5a8:	d901      	bls.n	801b5ae <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 801b5aa:	2300      	movs	r3, #0
 801b5ac:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b5ae:	7a7b      	ldrb	r3, [r7, #9]
 801b5b0:	4a19      	ldr	r2, [pc, #100]	@ (801b618 <dcd_edpt_clear_stall+0x88>)
 801b5b2:	011b      	lsls	r3, r3, #4
 801b5b4:	4413      	add	r3, r2
 801b5b6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801b5b8:	617b      	str	r3, [r7, #20]
 801b5ba:	79bb      	ldrb	r3, [r7, #6]
 801b5bc:	72bb      	strb	r3, [r7, #10]
 801b5be:	7abb      	ldrb	r3, [r7, #10]
 801b5c0:	f003 030f 	and.w	r3, r3, #15
 801b5c4:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 801b5c6:	74fb      	strb	r3, [r7, #19]
 801b5c8:	79bb      	ldrb	r3, [r7, #6]
 801b5ca:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801b5cc:	7afb      	ldrb	r3, [r7, #11]
 801b5ce:	09db      	lsrs	r3, r3, #7
 801b5d0:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801b5d2:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 801b5d4:	7cbb      	ldrb	r3, [r7, #18]
 801b5d6:	2b01      	cmp	r3, #1
 801b5d8:	bf14      	ite	ne
 801b5da:	2301      	movne	r3, #1
 801b5dc:	2300      	moveq	r3, #0
 801b5de:	b2db      	uxtb	r3, r3
 801b5e0:	461a      	mov	r2, r3
 801b5e2:	7cfb      	ldrb	r3, [r7, #19]
 801b5e4:	0112      	lsls	r2, r2, #4
 801b5e6:	4413      	add	r3, r2
 801b5e8:	3348      	adds	r3, #72	@ 0x48
 801b5ea:	015b      	lsls	r3, r3, #5
 801b5ec:	697a      	ldr	r2, [r7, #20]
 801b5ee:	4413      	add	r3, r2
 801b5f0:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 801b5f2:	68fb      	ldr	r3, [r7, #12]
 801b5f4:	681b      	ldr	r3, [r3, #0]
 801b5f6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801b5fa:	68fb      	ldr	r3, [r7, #12]
 801b5fc:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 801b5fe:	68fb      	ldr	r3, [r7, #12]
 801b600:	681b      	ldr	r3, [r3, #0]
 801b602:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 801b606:	68fb      	ldr	r3, [r7, #12]
 801b608:	601a      	str	r2, [r3, #0]
}
 801b60a:	bf00      	nop
 801b60c:	371c      	adds	r7, #28
 801b60e:	46bd      	mov	sp, r7
 801b610:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b614:	4770      	bx	lr
 801b616:	bf00      	nop
 801b618:	0801e44c 	.word	0x0801e44c

0801b61c <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 801b61c:	b580      	push	{r7, lr}
 801b61e:	b090      	sub	sp, #64	@ 0x40
 801b620:	af00      	add	r7, sp, #0
 801b622:	4603      	mov	r3, r0
 801b624:	71fb      	strb	r3, [r7, #7]
 801b626:	79fb      	ldrb	r3, [r7, #7]
 801b628:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b62c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801b630:	2b01      	cmp	r3, #1
 801b632:	d902      	bls.n	801b63a <handle_bus_reset+0x1e>
    rhport = 0;
 801b634:	2300      	movs	r3, #0
 801b636:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b63a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801b63e:	4a75      	ldr	r2, [pc, #468]	@ (801b814 <handle_bus_reset+0x1f8>)
 801b640:	011b      	lsls	r3, r3, #4
 801b642:	4413      	add	r3, r2
 801b644:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 801b646:	63bb      	str	r3, [r7, #56]	@ 0x38
 801b648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b64a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801b64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b64e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801b650:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 801b652:	7a7b      	ldrb	r3, [r7, #9]
 801b654:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801b658:	b2db      	uxtb	r3, r3
 801b65a:	3301      	adds	r3, #1
 801b65c:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 801b65e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 801b662:	f44f 7290 	mov.w	r2, #288	@ 0x120
 801b666:	2100      	movs	r1, #0
 801b668:	486b      	ldr	r0, [pc, #428]	@ (801b818 <handle_bus_reset+0x1fc>)
 801b66a:	f001 fccb 	bl	801d004 <memset>

  _dcd_data.sof_en = false;
 801b66e:	4b6b      	ldr	r3, [pc, #428]	@ (801b81c <handle_bus_reset+0x200>)
 801b670:	2200      	movs	r2, #0
 801b672:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 801b674:	4b69      	ldr	r3, [pc, #420]	@ (801b81c <handle_bus_reset+0x200>)
 801b676:	2200      	movs	r2, #0
 801b678:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 801b67a:	2300      	movs	r3, #0
 801b67c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801b680:	e014      	b.n	801b6ac <handle_bus_reset+0x90>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 801b682:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801b686:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801b688:	3358      	adds	r3, #88	@ 0x58
 801b68a:	015b      	lsls	r3, r3, #5
 801b68c:	4413      	add	r3, r2
 801b68e:	681a      	ldr	r2, [r3, #0]
 801b690:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801b694:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 801b698:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801b69a:	3358      	adds	r3, #88	@ 0x58
 801b69c:	015b      	lsls	r3, r3, #5
 801b69e:	440b      	add	r3, r1
 801b6a0:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 801b6a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801b6a6:	3301      	adds	r3, #1
 801b6a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801b6ac:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801b6b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801b6b4:	429a      	cmp	r2, r3
 801b6b6:	d3e4      	bcc.n	801b682 <handle_bus_reset+0x66>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 801b6b8:	2300      	movs	r3, #0
 801b6ba:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 801b6be:	e019      	b.n	801b6f4 <handle_bus_reset+0xd8>
    dwc2_dep_t* dep = &dwc2->epin[n];
 801b6c0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 801b6c4:	3348      	adds	r3, #72	@ 0x48
 801b6c6:	015b      	lsls	r3, r3, #5
 801b6c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801b6ca:	4413      	add	r3, r2
 801b6cc:	633b      	str	r3, [r7, #48]	@ 0x30
 801b6ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6d0:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 801b6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b6d4:	681b      	ldr	r3, [r3, #0]
 801b6d6:	0fdb      	lsrs	r3, r3, #31
 801b6d8:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 801b6da:	2b00      	cmp	r3, #0
 801b6dc:	d005      	beq.n	801b6ea <handle_bus_reset+0xce>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 801b6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6e0:	681b      	ldr	r3, [r3, #0]
 801b6e2:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 801b6e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6e8:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 801b6ea:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 801b6ee:	3301      	adds	r3, #1
 801b6f0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 801b6f4:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 801b6f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801b6fc:	429a      	cmp	r2, r3
 801b6fe:	d3df      	bcc.n	801b6c0 <handle_bus_reset+0xa4>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 801b700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b702:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 801b706:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 801b70a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b70c:	2209      	movs	r2, #9
 801b70e:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 801b712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b714:	2209      	movs	r2, #9
 801b716:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 801b71a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b71c:	61fb      	str	r3, [r7, #28]
 801b71e:	2310      	movs	r3, #16
 801b720:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 801b722:	7efb      	ldrb	r3, [r7, #27]
 801b724:	019b      	lsls	r3, r3, #6
 801b726:	f043 0220 	orr.w	r2, r3, #32
 801b72a:	69fb      	ldr	r3, [r7, #28]
 801b72c:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 801b72e:	bf00      	nop
 801b730:	69fb      	ldr	r3, [r7, #28]
 801b732:	691b      	ldr	r3, [r3, #16]
 801b734:	f003 0320 	and.w	r3, r3, #32
 801b738:	2b00      	cmp	r3, #0
 801b73a:	d1f9      	bne.n	801b730 <handle_bus_reset+0x114>
}
 801b73c:	bf00      	nop
 801b73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b740:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 801b742:	6a3b      	ldr	r3, [r7, #32]
 801b744:	2210      	movs	r2, #16
 801b746:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 801b748:	bf00      	nop
 801b74a:	6a3b      	ldr	r3, [r7, #32]
 801b74c:	691b      	ldr	r3, [r3, #16]
 801b74e:	f003 0310 	and.w	r3, r3, #16
 801b752:	2b00      	cmp	r3, #0
 801b754:	d1f9      	bne.n	801b74a <handle_bus_reset+0x12e>
}
 801b756:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 801b758:	79fb      	ldrb	r3, [r7, #7]
 801b75a:	4618      	mov	r0, r3
 801b75c:	f7ff f8e0 	bl	801a920 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 801b760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b762:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 801b766:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 801b768:	8a3b      	ldrh	r3, [r7, #16]
 801b76a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801b76e:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 801b770:	693a      	ldr	r2, [r7, #16]
 801b772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b774:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 801b778:	2300      	movs	r3, #0
 801b77a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 801b77e:	2300      	movs	r3, #0
 801b780:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 801b784:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 801b786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b788:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 801b78c:	f023 0203 	bic.w	r2, r3, #3
 801b790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b792:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 801b796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b798:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 801b79c:	f023 0203 	bic.w	r2, r3, #3
 801b7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b7a2:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 801b7a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b7a8:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 801b7ac:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801b7b0:	431a      	orrs	r2, r3
 801b7b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b7b4:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 801b7b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b7ba:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 801b7be:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801b7c2:	431a      	orrs	r2, r3
 801b7c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b7c6:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 801b7ca:	4b13      	ldr	r3, [pc, #76]	@ (801b818 <handle_bus_reset+0x1fc>)
 801b7cc:	2240      	movs	r2, #64	@ 0x40
 801b7ce:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 801b7d0:	4b11      	ldr	r3, [pc, #68]	@ (801b818 <handle_bus_reset+0x1fc>)
 801b7d2:	2240      	movs	r2, #64	@ 0x40
 801b7d4:	835a      	strh	r2, [r3, #26]
 801b7d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b7d8:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801b7da:	697b      	ldr	r3, [r7, #20]
 801b7dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801b7de:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 801b7e0:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 801b7e2:	2b00      	cmp	r3, #0
 801b7e4:	d004      	beq.n	801b7f0 <handle_bus_reset+0x1d4>
    dma_setup_prepare(rhport);
 801b7e6:	79fb      	ldrb	r3, [r7, #7]
 801b7e8:	4618      	mov	r0, r3
 801b7ea:	f7fe ff65 	bl	801a6b8 <dma_setup_prepare>
 801b7ee:	e007      	b.n	801b800 <handle_bus_reset+0x1e4>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 801b7f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b7f2:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 801b7f6:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 801b7fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b7fc:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 801b800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b802:	699b      	ldr	r3, [r3, #24]
 801b804:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 801b808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b80a:	619a      	str	r2, [r3, #24]
}
 801b80c:	bf00      	nop
 801b80e:	3740      	adds	r7, #64	@ 0x40
 801b810:	46bd      	mov	sp, r7
 801b812:	bd80      	pop	{r7, pc}
 801b814:	0801e44c 	.word	0x0801e44c
 801b818:	24015c98 	.word	0x24015c98
 801b81c:	24015db8 	.word	0x24015db8

0801b820 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 801b820:	b580      	push	{r7, lr}
 801b822:	b08a      	sub	sp, #40	@ 0x28
 801b824:	af00      	add	r7, sp, #0
 801b826:	4603      	mov	r3, r0
 801b828:	71fb      	strb	r3, [r7, #7]
 801b82a:	79fb      	ldrb	r3, [r7, #7]
 801b82c:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b82e:	7ffb      	ldrb	r3, [r7, #31]
 801b830:	2b01      	cmp	r3, #1
 801b832:	d901      	bls.n	801b838 <handle_enum_done+0x18>
    rhport = 0;
 801b834:	2300      	movs	r3, #0
 801b836:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b838:	7ffb      	ldrb	r3, [r7, #31]
 801b83a:	4a1b      	ldr	r2, [pc, #108]	@ (801b8a8 <handle_enum_done+0x88>)
 801b83c:	011b      	lsls	r3, r3, #4
 801b83e:	4413      	add	r3, r2
 801b840:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 801b842:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 801b844:	6a3b      	ldr	r3, [r7, #32]
 801b846:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 801b84a:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 801b84c:	7e3b      	ldrb	r3, [r7, #24]
 801b84e:	f3c3 0341 	ubfx	r3, r3, #1, #2
 801b852:	b2db      	uxtb	r3, r3
 801b854:	2b00      	cmp	r3, #0
 801b856:	d002      	beq.n	801b85e <handle_enum_done+0x3e>
 801b858:	2b02      	cmp	r3, #2
 801b85a:	d004      	beq.n	801b866 <handle_enum_done+0x46>
 801b85c:	e007      	b.n	801b86e <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 801b85e:	2302      	movs	r3, #2
 801b860:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 801b864:	e007      	b.n	801b876 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 801b866:	2301      	movs	r3, #1
 801b868:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 801b86c:	e003      	b.n	801b876 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 801b86e:	2300      	movs	r3, #0
 801b870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 801b874:	bf00      	nop
 801b876:	79fb      	ldrb	r3, [r7, #7]
 801b878:	77bb      	strb	r3, [r7, #30]
 801b87a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b87e:	777b      	strb	r3, [r7, #29]
 801b880:	2301      	movs	r3, #1
 801b882:	773b      	strb	r3, [r7, #28]
}

// helper to send bus reset event
TU_ATTR_ALWAYS_INLINE static inline  void dcd_event_bus_reset (uint8_t rhport, tusb_speed_t speed, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 801b884:	7fbb      	ldrb	r3, [r7, #30]
 801b886:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 801b888:	2301      	movs	r3, #1
 801b88a:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 801b88c:	7f7b      	ldrb	r3, [r7, #29]
 801b88e:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 801b890:	7f3a      	ldrb	r2, [r7, #28]
 801b892:	f107 030c 	add.w	r3, r7, #12
 801b896:	4611      	mov	r1, r2
 801b898:	4618      	mov	r0, r3
 801b89a:	f7fd fe9f 	bl	80195dc <dcd_event_handler>
}
 801b89e:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 801b8a0:	bf00      	nop
 801b8a2:	3728      	adds	r7, #40	@ 0x28
 801b8a4:	46bd      	mov	sp, r7
 801b8a6:	bd80      	pop	{r7, pc}
 801b8a8:	0801e44c 	.word	0x0801e44c

0801b8ac <epin_write_tx_fifo>:
  TU_LOG1("\r\n");
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
static uint16_t epin_write_tx_fifo(dwc2_regs_t *dwc2, uint8_t epnum) {
 801b8ac:	b580      	push	{r7, lr}
 801b8ae:	b090      	sub	sp, #64	@ 0x40
 801b8b0:	af00      	add	r7, sp, #0
 801b8b2:	6078      	str	r0, [r7, #4]
 801b8b4:	460b      	mov	r3, r1
 801b8b6:	70fb      	strb	r3, [r7, #3]
  dwc2_dep_t *const epin = &dwc2->ep[0][epnum];
 801b8b8:	78fb      	ldrb	r3, [r7, #3]
 801b8ba:	3348      	adds	r3, #72	@ 0x48
 801b8bc:	015b      	lsls	r3, r3, #5
 801b8be:	687a      	ldr	r2, [r7, #4]
 801b8c0:	4413      	add	r3, r2
 801b8c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  xfer_ctl_t *const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 801b8c4:	78fb      	ldrb	r3, [r7, #3]
 801b8c6:	015b      	lsls	r3, r3, #5
 801b8c8:	3310      	adds	r3, #16
 801b8ca:	4a39      	ldr	r2, [pc, #228]	@ (801b9b0 <epin_write_tx_fifo+0x104>)
 801b8cc:	4413      	add	r3, r2
 801b8ce:	637b      	str	r3, [r7, #52]	@ 0x34

  dwc2_ep_tsize_t tsiz           = {.value = epin->tsiz};
 801b8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b8d2:	691b      	ldr	r3, [r3, #16]
 801b8d4:	613b      	str	r3, [r7, #16]
  const uint16_t  remain_packets = tsiz.packet_count;
 801b8d6:	8a7b      	ldrh	r3, [r7, #18]
 801b8d8:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 801b8dc:	b29b      	uxth	r3, r3
 801b8de:	867b      	strh	r3, [r7, #50]	@ 0x32

  uint16_t total_bytes_written = 0;
 801b8e0:	2300      	movs	r3, #0
 801b8e2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 801b8e4:	2300      	movs	r3, #0
 801b8e6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 801b8e8:	e057      	b.n	801b99a <epin_write_tx_fifo+0xee>
    tsiz.value                  = epin->tsiz;
 801b8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b8ec:	691b      	ldr	r3, [r3, #16]
 801b8ee:	613b      	str	r3, [r7, #16]
    const uint16_t remain_bytes = (uint16_t)tsiz.xfer_size;
 801b8f0:	693b      	ldr	r3, [r7, #16]
 801b8f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b8f6:	863b      	strh	r3, [r7, #48]	@ 0x30
    const uint16_t xact_bytes   = tu_min16(remain_bytes, xfer->max_size);
 801b8f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b8fa:	895a      	ldrh	r2, [r3, #10]
 801b8fc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801b8fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801b900:	4613      	mov	r3, r2
 801b902:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801b904:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801b906:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801b908:	4293      	cmp	r3, r2
 801b90a:	bf28      	it	cs
 801b90c:	4613      	movcs	r3, r2
 801b90e:	b29b      	uxth	r3, r3
 801b910:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 801b912:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801b914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b916:	699b      	ldr	r3, [r3, #24]
 801b918:	0099      	lsls	r1, r3, #2
 801b91a:	4b26      	ldr	r3, [pc, #152]	@ (801b9b4 <epin_write_tx_fifo+0x108>)
 801b91c:	400b      	ands	r3, r1
 801b91e:	429a      	cmp	r2, r3
 801b920:	d840      	bhi.n	801b9a4 <epin_write_tx_fifo+0xf8>
      break;
    }

    // Push packet to Tx-FIFO
    volatile uint32_t *tx_fifo = dwc2->fifo[epnum];
 801b922:	78fb      	ldrb	r3, [r7, #3]
 801b924:	3301      	adds	r3, #1
 801b926:	031b      	lsls	r3, r3, #12
 801b928:	687a      	ldr	r2, [r7, #4]
 801b92a:	4413      	add	r3, r2
 801b92c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (xfer->ff) {
 801b92e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b930:	685b      	ldr	r3, [r3, #4]
 801b932:	2b00      	cmp	r3, #0
 801b934:	d01d      	beq.n	801b972 <epin_write_tx_fifo+0xc6>
      tu_hwfifo_write_from_fifo(tx_fifo, xfer->ff, xact_bytes, NULL);
 801b936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b938:	685b      	ldr	r3, [r3, #4]
 801b93a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b93c:	623a      	str	r2, [r7, #32]
 801b93e:	61fb      	str	r3, [r7, #28]
 801b940:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801b942:	837b      	strh	r3, [r7, #26]
 801b944:	2300      	movs	r3, #0
 801b946:	617b      	str	r3, [r7, #20]
  const tu_hwfifo_access_t default_access = {.data_stride = CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE, .param = 0};
 801b948:	2304      	movs	r3, #4
 801b94a:	723b      	strb	r3, [r7, #8]
 801b94c:	2300      	movs	r3, #0
 801b94e:	60fb      	str	r3, [r7, #12]
  return tu_fifo_read_n_access_mode(f, (void *)(uintptr_t)hwfifo, n,
 801b950:	697b      	ldr	r3, [r7, #20]
 801b952:	2b00      	cmp	r3, #0
 801b954:	d102      	bne.n	801b95c <epin_write_tx_fifo+0xb0>
 801b956:	f107 0308 	add.w	r3, r7, #8
 801b95a:	e000      	b.n	801b95e <epin_write_tx_fifo+0xb2>
 801b95c:	697b      	ldr	r3, [r7, #20]
 801b95e:	8b7a      	ldrh	r2, [r7, #26]
 801b960:	6a39      	ldr	r1, [r7, #32]
 801b962:	69f8      	ldr	r0, [r7, #28]
 801b964:	f7fc fcab 	bl	80182be <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 801b968:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801b96a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801b96c:	4413      	add	r3, r2
 801b96e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801b970:	e010      	b.n	801b994 <epin_write_tx_fifo+0xe8>
    } else {
      tu_hwfifo_write(tx_fifo, xfer->buffer, xact_bytes, NULL);
 801b972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b974:	6819      	ldr	r1, [r3, #0]
 801b976:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801b978:	2300      	movs	r3, #0
 801b97a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801b97c:	f7fc f973 	bl	8017c66 <tu_hwfifo_write>
      xfer->buffer += xact_bytes;
 801b980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b982:	681a      	ldr	r2, [r3, #0]
 801b984:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801b986:	441a      	add	r2, r3
 801b988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b98a:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 801b98c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801b98e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801b990:	4413      	add	r3, r2
 801b992:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  for (uint16_t i = 0; i < remain_packets; i++) {
 801b994:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801b996:	3301      	adds	r3, #1
 801b998:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 801b99a:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 801b99c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801b99e:	429a      	cmp	r2, r3
 801b9a0:	d3a3      	bcc.n	801b8ea <epin_write_tx_fifo+0x3e>
 801b9a2:	e000      	b.n	801b9a6 <epin_write_tx_fifo+0xfa>
      break;
 801b9a4:	bf00      	nop
    }
  }
  return total_bytes_written;
 801b9a6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
}
 801b9a8:	4618      	mov	r0, r3
 801b9aa:	3740      	adds	r7, #64	@ 0x40
 801b9ac:	46bd      	mov	sp, r7
 801b9ae:	bd80      	pop	{r7, pc}
 801b9b0:	24015c98 	.word	0x24015c98
 801b9b4:	0003fffc 	.word	0x0003fffc

0801b9b8 <handle_rxflvl_irq>:

// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 801b9b8:	b580      	push	{r7, lr}
 801b9ba:	b092      	sub	sp, #72	@ 0x48
 801b9bc:	af00      	add	r7, sp, #0
 801b9be:	4603      	mov	r3, r0
 801b9c0:	71fb      	strb	r3, [r7, #7]
 801b9c2:	79fb      	ldrb	r3, [r7, #7]
 801b9c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801b9c8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801b9cc:	2b01      	cmp	r3, #1
 801b9ce:	d902      	bls.n	801b9d6 <handle_rxflvl_irq+0x1e>
    rhport = 0;
 801b9d0:	2300      	movs	r3, #0
 801b9d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801b9d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801b9da:	4a4e      	ldr	r2, [pc, #312]	@ (801bb14 <handle_rxflvl_irq+0x15c>)
 801b9dc:	011b      	lsls	r3, r3, #4
 801b9de:	4413      	add	r3, r2
 801b9e0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801b9e2:	647b      	str	r3, [r7, #68]	@ 0x44
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 801b9e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b9e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801b9ea:	643b      	str	r3, [r7, #64]	@ 0x40

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 801b9ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b9ee:	6a1b      	ldr	r3, [r3, #32]
 801b9f0:	617b      	str	r3, [r7, #20]
  const uint8_t epnum = grxstsp.ep_ch_num;
 801b9f2:	7d3b      	ldrb	r3, [r7, #20]
 801b9f4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801b9f8:	b2db      	uxtb	r3, r3
 801b9fa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 801b9fe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801ba02:	3358      	adds	r3, #88	@ 0x58
 801ba04:	015b      	lsls	r3, r3, #5
 801ba06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801ba08:	4413      	add	r3, r2
 801ba0a:	63bb      	str	r3, [r7, #56]	@ 0x38

  switch (grxstsp.packet_status) {
 801ba0c:	7dbb      	ldrb	r3, [r7, #22]
 801ba0e:	f3c3 0343 	ubfx	r3, r3, #1, #4
 801ba12:	b2db      	uxtb	r3, r3
 801ba14:	3b01      	subs	r3, #1
 801ba16:	2b05      	cmp	r3, #5
 801ba18:	d874      	bhi.n	801bb04 <handle_rxflvl_irq+0x14c>
 801ba1a:	a201      	add	r2, pc, #4	@ (adr r2, 801ba20 <handle_rxflvl_irq+0x68>)
 801ba1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ba20:	0801bb05 	.word	0x0801bb05
 801ba24:	0801ba5f 	.word	0x0801ba5f
 801ba28:	0801bb05 	.word	0x0801bb05
 801ba2c:	0801ba51 	.word	0x0801ba51
 801ba30:	0801bb05 	.word	0x0801bb05
 801ba34:	0801ba39 	.word	0x0801ba39
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 801ba38:	4b37      	ldr	r3, [pc, #220]	@ (801bb18 <handle_rxflvl_irq+0x160>)
 801ba3a:	637b      	str	r3, [r7, #52]	@ 0x34
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 801ba3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ba3e:	681a      	ldr	r2, [r3, #0]
 801ba40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ba42:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 801ba44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ba46:	3304      	adds	r3, #4
 801ba48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801ba4a:	6812      	ldr	r2, [r2, #0]
 801ba4c:	601a      	str	r2, [r3, #0]
      break;
 801ba4e:	e05c      	b.n	801bb0a <handle_rxflvl_irq+0x152>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 801ba50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ba52:	691b      	ldr	r3, [r3, #16]
 801ba54:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 801ba58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ba5a:	611a      	str	r2, [r3, #16]
      break;
 801ba5c:	e055      	b.n	801bb0a <handle_rxflvl_irq+0x152>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 801ba5e:	8abb      	ldrh	r3, [r7, #20]
 801ba60:	f3c3 130a 	ubfx	r3, r3, #4, #11
 801ba64:	b29b      	uxth	r3, r3
 801ba66:	867b      	strh	r3, [r7, #50]	@ 0x32
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 801ba68:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801ba6c:	015b      	lsls	r3, r3, #5
 801ba6e:	4a2b      	ldr	r2, [pc, #172]	@ (801bb1c <handle_rxflvl_irq+0x164>)
 801ba70:	4413      	add	r3, r2
 801ba72:	62fb      	str	r3, [r7, #44]	@ 0x2c

      if (byte_count != 0) {
 801ba74:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801ba76:	2b00      	cmp	r3, #0
 801ba78:	d02a      	beq.n	801bad0 <handle_rxflvl_irq+0x118>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 801ba7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba7c:	685b      	ldr	r3, [r3, #4]
 801ba7e:	2b00      	cmp	r3, #0
 801ba80:	d019      	beq.n	801bab6 <handle_rxflvl_irq+0xfe>
          tu_hwfifo_read_to_fifo(rx_fifo, xfer->ff, byte_count, NULL);
 801ba82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ba84:	685b      	ldr	r3, [r3, #4]
 801ba86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801ba88:	627a      	str	r2, [r7, #36]	@ 0x24
 801ba8a:	623b      	str	r3, [r7, #32]
 801ba8c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801ba8e:	83fb      	strh	r3, [r7, #30]
 801ba90:	2300      	movs	r3, #0
 801ba92:	61bb      	str	r3, [r7, #24]
  const tu_hwfifo_access_t default_access = {.data_stride = CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE, .param = 0};
 801ba94:	2304      	movs	r3, #4
 801ba96:	733b      	strb	r3, [r7, #12]
 801ba98:	2300      	movs	r3, #0
 801ba9a:	613b      	str	r3, [r7, #16]
  return tu_fifo_write_n_access_mode(f, (const void *)(uintptr_t)hwfifo, n,
 801ba9c:	69bb      	ldr	r3, [r7, #24]
 801ba9e:	2b00      	cmp	r3, #0
 801baa0:	d102      	bne.n	801baa8 <handle_rxflvl_irq+0xf0>
 801baa2:	f107 030c 	add.w	r3, r7, #12
 801baa6:	e000      	b.n	801baaa <handle_rxflvl_irq+0xf2>
 801baa8:	69bb      	ldr	r3, [r7, #24]
 801baaa:	8bfa      	ldrh	r2, [r7, #30]
 801baac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801baae:	6a38      	ldr	r0, [r7, #32]
 801bab0:	f7fc fc31 	bl	8018316 <tu_fifo_write_n_access_mode>
 801bab4:	e00c      	b.n	801bad0 <handle_rxflvl_irq+0x118>
        } else {
          tu_hwfifo_read(rx_fifo, xfer->buffer, byte_count, NULL);
 801bab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bab8:	6819      	ldr	r1, [r3, #0]
 801baba:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 801babc:	2300      	movs	r3, #0
 801babe:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 801bac0:	f7fc f922 	bl	8017d08 <tu_hwfifo_read>
          xfer->buffer += byte_count;
 801bac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bac6:	681a      	ldr	r2, [r3, #0]
 801bac8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801baca:	441a      	add	r2, r3
 801bacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bace:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 801bad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bad2:	895b      	ldrh	r3, [r3, #10]
 801bad4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 801bad6:	429a      	cmp	r2, r3
 801bad8:	d216      	bcs.n	801bb08 <handle_rxflvl_irq+0x150>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 801bada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801badc:	691b      	ldr	r3, [r3, #16]
 801bade:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 801bae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bae2:	891a      	ldrh	r2, [r3, #8]
 801bae4:	68bb      	ldr	r3, [r7, #8]
 801bae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801baea:	b29b      	uxth	r3, r3
 801baec:	1ad3      	subs	r3, r2, r3
 801baee:	b29a      	uxth	r2, r3
 801baf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801baf2:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 801baf4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801baf8:	2b00      	cmp	r3, #0
 801bafa:	d105      	bne.n	801bb08 <handle_rxflvl_irq+0x150>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 801bafc:	4b08      	ldr	r3, [pc, #32]	@ (801bb20 <handle_rxflvl_irq+0x168>)
 801bafe:	2200      	movs	r2, #0
 801bb00:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 801bb02:	e001      	b.n	801bb08 <handle_rxflvl_irq+0x150>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 801bb04:	bf00      	nop
 801bb06:	e000      	b.n	801bb0a <handle_rxflvl_irq+0x152>
      break;
 801bb08:	bf00      	nop
  }
}
 801bb0a:	bf00      	nop
 801bb0c:	3748      	adds	r7, #72	@ 0x48
 801bb0e:	46bd      	mov	sp, r7
 801bb10:	bd80      	pop	{r7, pc}
 801bb12:	bf00      	nop
 801bb14:	0801e44c 	.word	0x0801e44c
 801bb18:	24015dc0 	.word	0x24015dc0
 801bb1c:	24015c98 	.word	0x24015c98
 801bb20:	24015db8 	.word	0x24015db8

0801bb24 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 801bb24:	b580      	push	{r7, lr}
 801bb26:	b090      	sub	sp, #64	@ 0x40
 801bb28:	af00      	add	r7, sp, #0
 801bb2a:	4603      	mov	r3, r0
 801bb2c:	603a      	str	r2, [r7, #0]
 801bb2e:	71fb      	strb	r3, [r7, #7]
 801bb30:	460b      	mov	r3, r1
 801bb32:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 801bb34:	783b      	ldrb	r3, [r7, #0]
 801bb36:	f003 0308 	and.w	r3, r3, #8
 801bb3a:	b2db      	uxtb	r3, r3
 801bb3c:	2b00      	cmp	r3, #0
 801bb3e:	d03d      	beq.n	801bbbc <handle_epout_slave+0x98>
 801bb40:	79fb      	ldrb	r3, [r7, #7]
 801bb42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801bb46:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801bb4a:	2b01      	cmp	r3, #1
 801bb4c:	d902      	bls.n	801bb54 <handle_epout_slave+0x30>
    rhport = 0;
 801bb4e:	2300      	movs	r3, #0
 801bb50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801bb54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801bb58:	4a3f      	ldr	r2, [pc, #252]	@ (801bc58 <handle_epout_slave+0x134>)
 801bb5a:	011b      	lsls	r3, r3, #4
 801bb5c:	4413      	add	r3, r2
 801bb5e:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 801bb60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bb64:	63bb      	str	r3, [r7, #56]	@ 0x38
 801bb66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bb68:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 801bb6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bb6c:	681b      	ldr	r3, [r3, #0]
 801bb6e:	0fdb      	lsrs	r3, r3, #31
 801bb70:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 801bb72:	2b00      	cmp	r3, #0
 801bb74:	d005      	beq.n	801bb82 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 801bb76:	79fb      	ldrb	r3, [r7, #7]
 801bb78:	2200      	movs	r2, #0
 801bb7a:	2180      	movs	r1, #128	@ 0x80
 801bb7c:	4618      	mov	r0, r3
 801bb7e:	f7fe ffdb 	bl	801ab38 <edpt_disable>
 801bb82:	79fb      	ldrb	r3, [r7, #7]
 801bb84:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 801bb88:	4b34      	ldr	r3, [pc, #208]	@ (801bc5c <handle_epout_slave+0x138>)
 801bb8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801bb8c:	2301      	movs	r3, #1
 801bb8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

// helper to send setup received
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_setup_received(uint8_t rhport, uint8_t const * setup, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 801bb92:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801bb96:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 801bb98:	2306      	movs	r3, #6
 801bb9a:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 801bb9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801bb9e:	f107 0318 	add.w	r3, r7, #24
 801bba2:	6810      	ldr	r0, [r2, #0]
 801bba4:	6851      	ldr	r1, [r2, #4]
 801bba6:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 801bba8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 801bbac:	f107 0314 	add.w	r3, r7, #20
 801bbb0:	4611      	mov	r1, r2
 801bbb2:	4618      	mov	r0, r3
 801bbb4:	f7fd fd12 	bl	80195dc <dcd_event_handler>
}
 801bbb8:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 801bbba:	e04a      	b.n	801bc52 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 801bbbc:	783b      	ldrb	r3, [r7, #0]
 801bbbe:	f003 0301 	and.w	r3, r3, #1
 801bbc2:	b2db      	uxtb	r3, r3
 801bbc4:	2b00      	cmp	r3, #0
 801bbc6:	d044      	beq.n	801bc52 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 801bbc8:	783b      	ldrb	r3, [r7, #0]
 801bbca:	f003 0320 	and.w	r3, r3, #32
 801bbce:	b2db      	uxtb	r3, r3
 801bbd0:	2b00      	cmp	r3, #0
 801bbd2:	d13e      	bne.n	801bc52 <handle_epout_slave+0x12e>
 801bbd4:	787b      	ldrb	r3, [r7, #1]
 801bbd6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801bbda:	b2db      	uxtb	r3, r3
 801bbdc:	2b00      	cmp	r3, #0
 801bbde:	d138      	bne.n	801bc52 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 801bbe0:	79bb      	ldrb	r3, [r7, #6]
 801bbe2:	015b      	lsls	r3, r3, #5
 801bbe4:	4a1e      	ldr	r2, [pc, #120]	@ (801bc60 <handle_epout_slave+0x13c>)
 801bbe6:	4413      	add	r3, r2
 801bbe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 801bbea:	79bb      	ldrb	r3, [r7, #6]
 801bbec:	2b00      	cmp	r3, #0
 801bbee:	d10a      	bne.n	801bc06 <handle_epout_slave+0xe2>
 801bbf0:	4b1c      	ldr	r3, [pc, #112]	@ (801bc64 <handle_epout_slave+0x140>)
 801bbf2:	881b      	ldrh	r3, [r3, #0]
 801bbf4:	2b00      	cmp	r3, #0
 801bbf6:	d006      	beq.n	801bc06 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 801bbf8:	79b9      	ldrb	r1, [r7, #6]
 801bbfa:	79fb      	ldrb	r3, [r7, #7]
 801bbfc:	2200      	movs	r2, #0
 801bbfe:	4618      	mov	r0, r3
 801bc00:	f7ff f86a 	bl	801acd8 <edpt_schedule_packets>
 801bc04:	e025      	b.n	801bc52 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 801bc06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bc08:	891b      	ldrh	r3, [r3, #8]
 801bc0a:	461a      	mov	r2, r3
 801bc0c:	79fb      	ldrb	r3, [r7, #7]
 801bc0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801bc12:	79bb      	ldrb	r3, [r7, #6]
 801bc14:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 801bc18:	627a      	str	r2, [r7, #36]	@ 0x24
 801bc1a:	2300      	movs	r3, #0
 801bc1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801bc20:	2301      	movs	r3, #1
 801bc22:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 801bc26:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801bc2a:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 801bc2c:	2307      	movs	r3, #7
 801bc2e:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 801bc30:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 801bc34:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 801bc36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bc38:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 801bc3a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801bc3e:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 801bc40:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801bc44:	f107 0308 	add.w	r3, r7, #8
 801bc48:	4611      	mov	r1, r2
 801bc4a:	4618      	mov	r0, r3
 801bc4c:	f7fd fcc6 	bl	80195dc <dcd_event_handler>
}
 801bc50:	bf00      	nop
      }
    }
  }
}
 801bc52:	3740      	adds	r7, #64	@ 0x40
 801bc54:	46bd      	mov	sp, r7
 801bc56:	bd80      	pop	{r7, pc}
 801bc58:	0801e44c 	.word	0x0801e44c
 801bc5c:	24015dc0 	.word	0x24015dc0
 801bc60:	24015c98 	.word	0x24015c98
 801bc64:	24015db8 	.word	0x24015db8

0801bc68 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 801bc68:	b580      	push	{r7, lr}
 801bc6a:	b08e      	sub	sp, #56	@ 0x38
 801bc6c:	af00      	add	r7, sp, #0
 801bc6e:	4603      	mov	r3, r0
 801bc70:	603a      	str	r2, [r7, #0]
 801bc72:	71fb      	strb	r3, [r7, #7]
 801bc74:	460b      	mov	r3, r1
 801bc76:	71bb      	strb	r3, [r7, #6]
 801bc78:	79fb      	ldrb	r3, [r7, #7]
 801bc7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801bc7e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801bc82:	2b01      	cmp	r3, #1
 801bc84:	d902      	bls.n	801bc8c <handle_epin_slave+0x24>
    rhport = 0;
 801bc86:	2300      	movs	r3, #0
 801bc88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801bc8c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801bc90:	4a42      	ldr	r2, [pc, #264]	@ (801bd9c <handle_epin_slave+0x134>)
 801bc92:	011b      	lsls	r3, r3, #4
 801bc94:	4413      	add	r3, r2
 801bc96:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801bc98:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 801bc9a:	79bb      	ldrb	r3, [r7, #6]
 801bc9c:	3348      	adds	r3, #72	@ 0x48
 801bc9e:	015b      	lsls	r3, r3, #5
 801bca0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801bca2:	4413      	add	r3, r2
 801bca4:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 801bca6:	79bb      	ldrb	r3, [r7, #6]
 801bca8:	015b      	lsls	r3, r3, #5
 801bcaa:	3310      	adds	r3, #16
 801bcac:	4a3c      	ldr	r2, [pc, #240]	@ (801bda0 <handle_epin_slave+0x138>)
 801bcae:	4413      	add	r3, r2
 801bcb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 801bcb2:	783b      	ldrb	r3, [r7, #0]
 801bcb4:	f003 0301 	and.w	r3, r3, #1
 801bcb8:	b2db      	uxtb	r3, r3
 801bcba:	2b00      	cmp	r3, #0
 801bcbc:	d037      	beq.n	801bd2e <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 801bcbe:	79bb      	ldrb	r3, [r7, #6]
 801bcc0:	2b00      	cmp	r3, #0
 801bcc2:	d10a      	bne.n	801bcda <handle_epin_slave+0x72>
 801bcc4:	4b37      	ldr	r3, [pc, #220]	@ (801bda4 <handle_epin_slave+0x13c>)
 801bcc6:	885b      	ldrh	r3, [r3, #2]
 801bcc8:	2b00      	cmp	r3, #0
 801bcca:	d006      	beq.n	801bcda <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 801bccc:	79b9      	ldrb	r1, [r7, #6]
 801bcce:	79fb      	ldrb	r3, [r7, #7]
 801bcd0:	2201      	movs	r2, #1
 801bcd2:	4618      	mov	r0, r3
 801bcd4:	f7ff f800 	bl	801acd8 <edpt_schedule_packets>
 801bcd8:	e029      	b.n	801bd2e <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 801bcda:	79bb      	ldrb	r3, [r7, #6]
 801bcdc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801bce0:	b2d9      	uxtb	r1, r3
 801bce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bce4:	891b      	ldrh	r3, [r3, #8]
 801bce6:	461a      	mov	r2, r3
 801bce8:	79fb      	ldrb	r3, [r7, #7]
 801bcea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801bcee:	460b      	mov	r3, r1
 801bcf0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 801bcf4:	627a      	str	r2, [r7, #36]	@ 0x24
 801bcf6:	2300      	movs	r3, #0
 801bcf8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801bcfc:	2301      	movs	r3, #1
 801bcfe:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 801bd02:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801bd06:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 801bd08:	2307      	movs	r3, #7
 801bd0a:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 801bd0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 801bd10:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 801bd12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd14:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 801bd16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801bd1a:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 801bd1c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801bd20:	f107 030c 	add.w	r3, r7, #12
 801bd24:	4611      	mov	r1, r2
 801bd26:	4618      	mov	r0, r3
 801bd28:	f7fd fc58 	bl	80195dc <dcd_event_handler>
}
 801bd2c:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 801bd2e:	783b      	ldrb	r3, [r7, #0]
 801bd30:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801bd34:	b2db      	uxtb	r3, r3
 801bd36:	2b00      	cmp	r3, #0
 801bd38:	d02b      	beq.n	801bd92 <handle_epin_slave+0x12a>
 801bd3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bd3c:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 801bd40:	61fb      	str	r3, [r7, #28]
 801bd42:	79bb      	ldrb	r3, [r7, #6]
 801bd44:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 801bd46:	7efb      	ldrb	r3, [r7, #27]
 801bd48:	69fa      	ldr	r2, [r7, #28]
 801bd4a:	fa22 f303 	lsr.w	r3, r2, r3
 801bd4e:	f003 0301 	and.w	r3, r3, #1
 801bd52:	2b00      	cmp	r3, #0
 801bd54:	bf14      	ite	ne
 801bd56:	2301      	movne	r3, #1
 801bd58:	2300      	moveq	r3, #0
 801bd5a:	b2db      	uxtb	r3, r3
 801bd5c:	2b00      	cmp	r3, #0
 801bd5e:	d018      	beq.n	801bd92 <handle_epin_slave+0x12a>
    epin_write_tx_fifo(dwc2, epnum);
 801bd60:	79bb      	ldrb	r3, [r7, #6]
 801bd62:	4619      	mov	r1, r3
 801bd64:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801bd66:	f7ff fda1 	bl	801b8ac <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 801bd6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd6c:	691b      	ldr	r3, [r3, #16]
 801bd6e:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 801bd70:	68bb      	ldr	r3, [r7, #8]
 801bd72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801bd76:	2b00      	cmp	r3, #0
 801bd78:	d10b      	bne.n	801bd92 <handle_epin_slave+0x12a>
      dwc2->diepempmsk &= ~(1u << epnum);
 801bd7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bd7c:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 801bd80:	79bb      	ldrb	r3, [r7, #6]
 801bd82:	2101      	movs	r1, #1
 801bd84:	fa01 f303 	lsl.w	r3, r1, r3
 801bd88:	43db      	mvns	r3, r3
 801bd8a:	401a      	ands	r2, r3
 801bd8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bd8e:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 801bd92:	bf00      	nop
 801bd94:	3738      	adds	r7, #56	@ 0x38
 801bd96:	46bd      	mov	sp, r7
 801bd98:	bd80      	pop	{r7, pc}
 801bd9a:	bf00      	nop
 801bd9c:	0801e44c 	.word	0x0801e44c
 801bda0:	24015c98 	.word	0x24015c98
 801bda4:	24015db8 	.word	0x24015db8

0801bda8 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 801bda8:	b580      	push	{r7, lr}
 801bdaa:	b090      	sub	sp, #64	@ 0x40
 801bdac:	af00      	add	r7, sp, #0
 801bdae:	4603      	mov	r3, r0
 801bdb0:	460a      	mov	r2, r1
 801bdb2:	71fb      	strb	r3, [r7, #7]
 801bdb4:	4613      	mov	r3, r2
 801bdb6:	71bb      	strb	r3, [r7, #6]
 801bdb8:	79fb      	ldrb	r3, [r7, #7]
 801bdba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801bdbe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801bdc2:	2b01      	cmp	r3, #1
 801bdc4:	d902      	bls.n	801bdcc <handle_ep_irq+0x24>
    rhport = 0;
 801bdc6:	2300      	movs	r3, #0
 801bdc8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801bdcc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801bdd0:	4a3e      	ldr	r2, [pc, #248]	@ (801becc <handle_ep_irq+0x124>)
 801bdd2:	011b      	lsls	r3, r3, #4
 801bdd4:	4413      	add	r3, r2
 801bdd6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801bdd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 801bdda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bddc:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801bdde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bde0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801bde2:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 801bde4:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 801bde6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801bdea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bdec:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801bdee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bdf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801bdf2:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 801bdf4:	7c7b      	ldrb	r3, [r7, #17]
 801bdf6:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801bdfa:	b2db      	uxtb	r3, r3
 801bdfc:	3301      	adds	r3, #1
 801bdfe:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 801be00:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 801be04:	79bb      	ldrb	r3, [r7, #6]
 801be06:	2b01      	cmp	r3, #1
 801be08:	d101      	bne.n	801be0e <handle_ep_irq+0x66>
 801be0a:	2300      	movs	r3, #0
 801be0c:	e000      	b.n	801be10 <handle_ep_irq+0x68>
 801be0e:	2310      	movs	r3, #16
 801be10:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 801be14:	79bb      	ldrb	r3, [r7, #6]
 801be16:	2b01      	cmp	r3, #1
 801be18:	bf14      	ite	ne
 801be1a:	2301      	movne	r3, #1
 801be1c:	2300      	moveq	r3, #0
 801be1e:	b2db      	uxtb	r3, r3
 801be20:	025b      	lsls	r3, r3, #9
 801be22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801be26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801be28:	4413      	add	r3, r2
 801be2a:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 801be2c:	2300      	movs	r3, #0
 801be2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801be32:	e03f      	b.n	801beb4 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 801be34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801be36:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 801be3a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 801be3e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801be42:	440a      	add	r2, r1
 801be44:	b2d2      	uxtb	r2, r2
 801be46:	61fb      	str	r3, [r7, #28]
 801be48:	4613      	mov	r3, r2
 801be4a:	76fb      	strb	r3, [r7, #27]
 801be4c:	7efb      	ldrb	r3, [r7, #27]
 801be4e:	69fa      	ldr	r2, [r7, #28]
 801be50:	fa22 f303 	lsr.w	r3, r2, r3
 801be54:	f003 0301 	and.w	r3, r3, #1
 801be58:	2b00      	cmp	r3, #0
 801be5a:	bf14      	ite	ne
 801be5c:	2301      	movne	r3, #1
 801be5e:	2300      	moveq	r3, #0
 801be60:	b2db      	uxtb	r3, r3
 801be62:	2b00      	cmp	r3, #0
 801be64:	d021      	beq.n	801beaa <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 801be66:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801be6a:	015b      	lsls	r3, r3, #5
 801be6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801be6e:	4413      	add	r3, r2
 801be70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 801be72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be74:	689b      	ldr	r3, [r3, #8]
 801be76:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 801be78:	68fa      	ldr	r2, [r7, #12]
 801be7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be7c:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 801be7e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801be82:	2b00      	cmp	r3, #0
 801be84:	d111      	bne.n	801beaa <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 801be86:	79bb      	ldrb	r3, [r7, #6]
 801be88:	2b01      	cmp	r3, #1
 801be8a:	d107      	bne.n	801be9c <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 801be8c:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 801be90:	79fb      	ldrb	r3, [r7, #7]
 801be92:	68fa      	ldr	r2, [r7, #12]
 801be94:	4618      	mov	r0, r3
 801be96:	f7ff fee7 	bl	801bc68 <handle_epin_slave>
 801be9a:	e006      	b.n	801beaa <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 801be9c:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 801bea0:	79fb      	ldrb	r3, [r7, #7]
 801bea2:	68fa      	ldr	r2, [r7, #12]
 801bea4:	4618      	mov	r0, r3
 801bea6:	f7ff fe3d 	bl	801bb24 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 801beaa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801beae:	3301      	adds	r3, #1
 801beb0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801beb4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801beb8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801bebc:	429a      	cmp	r2, r3
 801bebe:	d3b9      	bcc.n	801be34 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 801bec0:	bf00      	nop
 801bec2:	bf00      	nop
 801bec4:	3740      	adds	r7, #64	@ 0x40
 801bec6:	46bd      	mov	sp, r7
 801bec8:	bd80      	pop	{r7, pc}
 801beca:	bf00      	nop
 801becc:	0801e44c 	.word	0x0801e44c

0801bed0 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 801bed0:	b580      	push	{r7, lr}
 801bed2:	b096      	sub	sp, #88	@ 0x58
 801bed4:	af00      	add	r7, sp, #0
 801bed6:	4603      	mov	r3, r0
 801bed8:	71fb      	strb	r3, [r7, #7]
 801beda:	79fb      	ldrb	r3, [r7, #7]
 801bedc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801bee0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801bee4:	2b01      	cmp	r3, #1
 801bee6:	d902      	bls.n	801beee <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 801bee8:	2300      	movs	r3, #0
 801beea:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801beee:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801bef2:	4a64      	ldr	r2, [pc, #400]	@ (801c084 <handle_incomplete_iso_in+0x1b4>)
 801bef4:	011b      	lsls	r3, r3, #4
 801bef6:	4413      	add	r3, r2
 801bef8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 801befa:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 801befc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801befe:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 801bf02:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 801bf04:	6a3b      	ldr	r3, [r7, #32]
 801bf06:	f3c3 230d 	ubfx	r3, r3, #8, #14
 801bf0a:	b29b      	uxth	r3, r3
 801bf0c:	f003 0301 	and.w	r3, r3, #1
 801bf10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801bf12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bf14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801bf16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bf18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801bf1a:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 801bf1c:	7f7b      	ldrb	r3, [r7, #29]
 801bf1e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801bf22:	b2db      	uxtb	r3, r3
 801bf24:	3301      	adds	r3, #1
 801bf26:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 801bf28:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 801bf2c:	2300      	movs	r3, #0
 801bf2e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 801bf32:	e09a      	b.n	801c06a <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 801bf34:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801bf38:	3348      	adds	r3, #72	@ 0x48
 801bf3a:	015b      	lsls	r3, r3, #5
 801bf3c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801bf3e:	4413      	add	r3, r2
 801bf40:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 801bf42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801bf44:	681b      	ldr	r3, [r3, #0]
 801bf46:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 801bf48:	7efb      	ldrb	r3, [r7, #27]
 801bf4a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801bf4e:	b2db      	uxtb	r3, r3
 801bf50:	2b00      	cmp	r3, #0
 801bf52:	f000 8085 	beq.w	801c060 <handle_incomplete_iso_in+0x190>
 801bf56:	7ebb      	ldrb	r3, [r7, #26]
 801bf58:	f003 030c 	and.w	r3, r3, #12
 801bf5c:	b2db      	uxtb	r3, r3
 801bf5e:	2b04      	cmp	r3, #4
 801bf60:	d17e      	bne.n	801c060 <handle_incomplete_iso_in+0x190>
 801bf62:	7ebb      	ldrb	r3, [r7, #26]
 801bf64:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801bf68:	b2db      	uxtb	r3, r3
 801bf6a:	461a      	mov	r2, r3
 801bf6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bf6e:	4293      	cmp	r3, r2
 801bf70:	d176      	bne.n	801c060 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 801bf72:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801bf76:	015b      	lsls	r3, r3, #5
 801bf78:	3310      	adds	r3, #16
 801bf7a:	4a43      	ldr	r2, [pc, #268]	@ (801c088 <handle_incomplete_iso_in+0x1b8>)
 801bf7c:	4413      	add	r3, r2
 801bf7e:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 801bf80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bf82:	7b5b      	ldrb	r3, [r3, #13]
 801bf84:	2b00      	cmp	r3, #0
 801bf86:	d038      	beq.n	801bffa <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 801bf88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bf8a:	7b5b      	ldrb	r3, [r3, #13]
 801bf8c:	3b01      	subs	r3, #1
 801bf8e:	b2da      	uxtb	r2, r3
 801bf90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bf92:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 801bf94:	2300      	movs	r3, #0
 801bf96:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 801bf98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bf9a:	891b      	ldrh	r3, [r3, #8]
 801bf9c:	461a      	mov	r2, r3
 801bf9e:	f3c2 0212 	ubfx	r2, r2, #0, #19
 801bfa2:	68bb      	ldr	r3, [r7, #8]
 801bfa4:	f362 0312 	bfi	r3, r2, #0, #19
 801bfa8:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 801bfaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bfac:	891b      	ldrh	r3, [r3, #8]
 801bfae:	461a      	mov	r2, r3
 801bfb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bfb2:	895b      	ldrh	r3, [r3, #10]
 801bfb4:	637a      	str	r2, [r7, #52]	@ 0x34
 801bfb6:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 801bfb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801bfba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bfbc:	4413      	add	r3, r2
 801bfbe:	1e5a      	subs	r2, r3, #1
 801bfc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bfc2:	fbb2 f3f3 	udiv	r3, r2, r3
 801bfc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801bfca:	b29a      	uxth	r2, r3
 801bfcc:	897b      	ldrh	r3, [r7, #10]
 801bfce:	f362 03cc 	bfi	r3, r2, #3, #10
 801bfd2:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 801bfd4:	68ba      	ldr	r2, [r7, #8]
 801bfd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801bfd8:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 801bfda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bfdc:	2b00      	cmp	r3, #0
 801bfde:	d004      	beq.n	801bfea <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 801bfe0:	7efb      	ldrb	r3, [r7, #27]
 801bfe2:	f043 0310 	orr.w	r3, r3, #16
 801bfe6:	76fb      	strb	r3, [r7, #27]
 801bfe8:	e003      	b.n	801bff2 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 801bfea:	7efb      	ldrb	r3, [r7, #27]
 801bfec:	f043 0320 	orr.w	r3, r3, #32
 801bff0:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 801bff2:	69ba      	ldr	r2, [r7, #24]
 801bff4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801bff6:	601a      	str	r2, [r3, #0]
 801bff8:	e032      	b.n	801c060 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 801bffa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801bffe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801c002:	b2d9      	uxtb	r1, r3
 801c004:	79fb      	ldrb	r3, [r7, #7]
 801c006:	2200      	movs	r2, #0
 801c008:	4618      	mov	r0, r3
 801c00a:	f7fe fd95 	bl	801ab38 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 801c00e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801c012:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801c016:	b2da      	uxtb	r2, r3
 801c018:	79fb      	ldrb	r3, [r7, #7]
 801c01a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801c01e:	4613      	mov	r3, r2
 801c020:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 801c024:	2300      	movs	r3, #0
 801c026:	62bb      	str	r3, [r7, #40]	@ 0x28
 801c028:	2301      	movs	r3, #1
 801c02a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c02e:	2301      	movs	r3, #1
 801c030:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 801c034:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c038:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 801c03a:	2307      	movs	r3, #7
 801c03c:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 801c03e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801c042:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 801c044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c046:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 801c048:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c04c:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 801c04e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801c052:	f107 030c 	add.w	r3, r7, #12
 801c056:	4611      	mov	r1, r2
 801c058:	4618      	mov	r0, r3
 801c05a:	f7fd fabf 	bl	80195dc <dcd_event_handler>
}
 801c05e:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 801c060:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801c064:	3301      	adds	r3, #1
 801c066:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 801c06a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 801c06e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 801c072:	429a      	cmp	r2, r3
 801c074:	f4ff af5e 	bcc.w	801bf34 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 801c078:	bf00      	nop
 801c07a:	bf00      	nop
 801c07c:	3758      	adds	r7, #88	@ 0x58
 801c07e:	46bd      	mov	sp, r7
 801c080:	bd80      	pop	{r7, pc}
 801c082:	bf00      	nop
 801c084:	0801e44c 	.word	0x0801e44c
 801c088:	24015c98 	.word	0x24015c98

0801c08c <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 801c08c:	b580      	push	{r7, lr}
 801c08e:	b098      	sub	sp, #96	@ 0x60
 801c090:	af00      	add	r7, sp, #0
 801c092:	4603      	mov	r3, r0
 801c094:	71fb      	strb	r3, [r7, #7]
 801c096:	79fb      	ldrb	r3, [r7, #7]
 801c098:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801c09c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 801c0a0:	2b01      	cmp	r3, #1
 801c0a2:	d902      	bls.n	801c0aa <dcd_int_handler+0x1e>
    rhport = 0;
 801c0a4:	2300      	movs	r3, #0
 801c0a6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801c0aa:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 801c0ae:	4a94      	ldr	r2, [pc, #592]	@ (801c300 <dcd_int_handler+0x274>)
 801c0b0:	011b      	lsls	r3, r3, #4
 801c0b2:	4413      	add	r3, r2
 801c0b4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801c0b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 801c0b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0ba:	699b      	ldr	r3, [r3, #24]
 801c0bc:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 801c0be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0c0:	695b      	ldr	r3, [r3, #20]
 801c0c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c0c4:	4013      	ands	r3, r2
 801c0c6:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 801c0c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c0ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801c0ce:	2b00      	cmp	r3, #0
 801c0d0:	d00d      	beq.n	801c0ee <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 801c0d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801c0d8:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 801c0da:	2001      	movs	r0, #1
 801c0dc:	f7fd fd80 	bl	8019be0 <usbd_spin_lock>
    handle_bus_reset(rhport);
 801c0e0:	79fb      	ldrb	r3, [r7, #7]
 801c0e2:	4618      	mov	r0, r3
 801c0e4:	f7ff fa9a 	bl	801b61c <handle_bus_reset>
    usbd_spin_unlock(true);
 801c0e8:	2001      	movs	r0, #1
 801c0ea:	f7fd fd9d 	bl	8019c28 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 801c0ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c0f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801c0f4:	2b00      	cmp	r3, #0
 801c0f6:	d011      	beq.n	801c11c <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 801c0f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0fa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801c0fe:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 801c100:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c102:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801c106:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 801c108:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c10a:	699b      	ldr	r3, [r3, #24]
 801c10c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 801c110:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c112:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 801c114:	79fb      	ldrb	r3, [r7, #7]
 801c116:	4618      	mov	r0, r3
 801c118:	f7ff fb82 	bl	801b820 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 801c11c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c11e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801c122:	2b00      	cmp	r3, #0
 801c124:	d023      	beq.n	801c16e <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 801c126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c128:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801c12c:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 801c12e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c130:	699b      	ldr	r3, [r3, #24]
 801c132:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801c136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c138:	619a      	str	r2, [r3, #24]
 801c13a:	79fb      	ldrb	r3, [r7, #7]
 801c13c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 801c140:	2304      	movs	r3, #4
 801c142:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 801c146:	2301      	movs	r3, #1
 801c148:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 801c14c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 801c150:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 801c154:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 801c158:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 801c15c:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 801c160:	f107 0320 	add.w	r3, r7, #32
 801c164:	4611      	mov	r1, r2
 801c166:	4618      	mov	r0, r3
 801c168:	f7fd fa38 	bl	80195dc <dcd_event_handler>
}
 801c16c:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 801c16e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c170:	2b00      	cmp	r3, #0
 801c172:	da23      	bge.n	801c1bc <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 801c174:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c176:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801c17a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 801c17c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c17e:	699b      	ldr	r3, [r3, #24]
 801c180:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 801c184:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c186:	619a      	str	r2, [r3, #24]
 801c188:	79fb      	ldrb	r3, [r7, #7]
 801c18a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 801c18e:	2305      	movs	r3, #5
 801c190:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 801c194:	2301      	movs	r3, #1
 801c196:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 801c19a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801c19e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 801c1a2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 801c1a6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 801c1aa:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 801c1ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801c1b2:	4611      	mov	r1, r2
 801c1b4:	4618      	mov	r0, r3
 801c1b6:	f7fd fa11 	bl	80195dc <dcd_event_handler>
}
 801c1ba:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 801c1bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c1be:	f003 0304 	and.w	r3, r3, #4
 801c1c2:	2b00      	cmp	r3, #0
 801c1c4:	d022      	beq.n	801c20c <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 801c1c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c1c8:	685b      	ldr	r3, [r3, #4]
 801c1ca:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 801c1cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c1ce:	f003 0304 	and.w	r3, r3, #4
 801c1d2:	2b00      	cmp	r3, #0
 801c1d4:	d017      	beq.n	801c206 <dcd_int_handler+0x17a>
 801c1d6:	79fb      	ldrb	r3, [r7, #7]
 801c1d8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 801c1dc:	2302      	movs	r3, #2
 801c1de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c1e2:	2301      	movs	r3, #1
 801c1e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 801c1e8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801c1ec:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 801c1ee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801c1f2:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 801c1f4:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 801c1f8:	f107 0314 	add.w	r3, r7, #20
 801c1fc:	4611      	mov	r1, r2
 801c1fe:	4618      	mov	r0, r3
 801c200:	f7fd f9ec 	bl	80195dc <dcd_event_handler>
}
 801c204:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 801c206:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c208:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801c20a:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 801c20c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c20e:	f003 0308 	and.w	r3, r3, #8
 801c212:	2b00      	cmp	r3, #0
 801c214:	d034      	beq.n	801c280 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 801c216:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c218:	2208      	movs	r2, #8
 801c21a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 801c21c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c21e:	699b      	ldr	r3, [r3, #24]
 801c220:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 801c224:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c226:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 801c228:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c22a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 801c22e:	0a1b      	lsrs	r3, r3, #8
 801c230:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801c234:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 801c236:	4b33      	ldr	r3, [pc, #204]	@ (801c304 <dcd_int_handler+0x278>)
 801c238:	79db      	ldrb	r3, [r3, #7]
 801c23a:	f083 0301 	eor.w	r3, r3, #1
 801c23e:	b2db      	uxtb	r3, r3
 801c240:	2b00      	cmp	r3, #0
 801c242:	d005      	beq.n	801c250 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 801c244:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c246:	699b      	ldr	r3, [r3, #24]
 801c248:	f023 0208 	bic.w	r2, r3, #8
 801c24c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c24e:	619a      	str	r2, [r3, #24]
 801c250:	79fb      	ldrb	r3, [r7, #7]
 801c252:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 801c256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c258:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801c25a:	2301      	movs	r3, #1
 801c25c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 801c260:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 801c264:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 801c266:	2303      	movs	r3, #3
 801c268:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 801c26a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c26c:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 801c26e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 801c272:	f107 0308 	add.w	r3, r7, #8
 801c276:	4611      	mov	r1, r2
 801c278:	4618      	mov	r0, r3
 801c27a:	f7fd f9af 	bl	80195dc <dcd_event_handler>
}
 801c27e:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 801c280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c282:	f003 0310 	and.w	r3, r3, #16
 801c286:	2b00      	cmp	r3, #0
 801c288:	d015      	beq.n	801c2b6 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 801c28a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c28c:	699b      	ldr	r3, [r3, #24]
 801c28e:	f023 0210 	bic.w	r2, r3, #16
 801c292:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c294:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 801c296:	79fb      	ldrb	r3, [r7, #7]
 801c298:	4618      	mov	r0, r3
 801c29a:	f7ff fb8d 	bl	801b9b8 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 801c29e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c2a0:	695b      	ldr	r3, [r3, #20]
 801c2a2:	f003 0310 	and.w	r3, r3, #16
 801c2a6:	2b00      	cmp	r3, #0
 801c2a8:	d1f5      	bne.n	801c296 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 801c2aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c2ac:	699b      	ldr	r3, [r3, #24]
 801c2ae:	f043 0210 	orr.w	r2, r3, #16
 801c2b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c2b4:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 801c2b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c2b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801c2bc:	2b00      	cmp	r3, #0
 801c2be:	d004      	beq.n	801c2ca <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 801c2c0:	79fb      	ldrb	r3, [r7, #7]
 801c2c2:	2100      	movs	r1, #0
 801c2c4:	4618      	mov	r0, r3
 801c2c6:	f7ff fd6f 	bl	801bda8 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 801c2ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c2cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801c2d0:	2b00      	cmp	r3, #0
 801c2d2:	d004      	beq.n	801c2de <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 801c2d4:	79fb      	ldrb	r3, [r7, #7]
 801c2d6:	2101      	movs	r1, #1
 801c2d8:	4618      	mov	r0, r3
 801c2da:	f7ff fd65 	bl	801bda8 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 801c2de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c2e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801c2e4:	2b00      	cmp	r3, #0
 801c2e6:	d007      	beq.n	801c2f8 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 801c2e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c2ea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801c2ee:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 801c2f0:	79fb      	ldrb	r3, [r7, #7]
 801c2f2:	4618      	mov	r0, r3
 801c2f4:	f7ff fdec 	bl	801bed0 <handle_incomplete_iso_in>
  }
}
 801c2f8:	bf00      	nop
 801c2fa:	3760      	adds	r7, #96	@ 0x60
 801c2fc:	46bd      	mov	sp, r7
 801c2fe:	bd80      	pop	{r7, pc}
 801c300:	0801e44c 	.word	0x0801e44c
 801c304:	24015db8 	.word	0x24015db8

0801c308 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 801c308:	b480      	push	{r7}
 801c30a:	b083      	sub	sp, #12
 801c30c:	af00      	add	r7, sp, #0
 801c30e:	6078      	str	r0, [r7, #4]
 801c310:	460b      	mov	r3, r1
 801c312:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 801c314:	78fb      	ldrb	r3, [r7, #3]
 801c316:	2b00      	cmp	r3, #0
 801c318:	d11e      	bne.n	801c358 <dwc2_phy_init+0x50>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 801c31a:	687b      	ldr	r3, [r7, #4]
 801c31c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c31e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801c322:	687b      	ldr	r3, [r7, #4]
 801c324:	639a      	str	r2, [r3, #56]	@ 0x38
    // https://community.st.com/t5/stm32cubemx-mcus/why-stm32h743-usb-fs-doesn-t-work-if-freertos-tickless-idle/m-p/349480#M18867
    // H7 running on full-speed phy need to disable ULPI clock in sleep mode.
    // Otherwise, USB won't work when mcu executing WFI/WFE instruction i.e tick-less RTOS.
    // Note: there may be other family that is affected by this, but only H7 and F7 is tested so far
    #if defined(USB_OTG_FS_PERIPH_BASE) && defined(RCC_AHB1LPENR_USB2OTGFSULPILPEN)
    if ( USB_OTG_FS_PERIPH_BASE == (uint32_t) dwc2 ) {
 801c326:	687b      	ldr	r3, [r7, #4]
 801c328:	4a11      	ldr	r2, [pc, #68]	@ (801c370 <dwc2_phy_init+0x68>)
 801c32a:	4293      	cmp	r3, r2
 801c32c:	d107      	bne.n	801c33e <dwc2_phy_init+0x36>
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_USB2OTGFSULPILPEN;
 801c32e:	4b11      	ldr	r3, [pc, #68]	@ (801c374 <dwc2_phy_init+0x6c>)
 801c330:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 801c334:	4a0f      	ldr	r2, [pc, #60]	@ (801c374 <dwc2_phy_init+0x6c>)
 801c336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801c33a:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
    }
    #endif

    #if defined(USB_OTG_HS_PERIPH_BASE) && defined(RCC_AHB1LPENR_USB1OTGHSULPILPEN)
    if ( USB_OTG_HS_PERIPH_BASE == (uint32_t) dwc2 ) {
 801c33e:	687b      	ldr	r3, [r7, #4]
 801c340:	4a0d      	ldr	r2, [pc, #52]	@ (801c378 <dwc2_phy_init+0x70>)
 801c342:	4293      	cmp	r3, r2
 801c344:	d10e      	bne.n	801c364 <dwc2_phy_init+0x5c>
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_USB1OTGHSULPILPEN;
 801c346:	4b0b      	ldr	r3, [pc, #44]	@ (801c374 <dwc2_phy_init+0x6c>)
 801c348:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 801c34c:	4a09      	ldr	r2, [pc, #36]	@ (801c374 <dwc2_phy_init+0x6c>)
 801c34e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801c352:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      #else

      #endif
    }
  }
}
 801c356:	e005      	b.n	801c364 <dwc2_phy_init+0x5c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 801c358:	687b      	ldr	r3, [r7, #4]
 801c35a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c35c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801c360:	687b      	ldr	r3, [r7, #4]
 801c362:	639a      	str	r2, [r3, #56]	@ 0x38
}
 801c364:	bf00      	nop
 801c366:	370c      	adds	r7, #12
 801c368:	46bd      	mov	sp, r7
 801c36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c36e:	4770      	bx	lr
 801c370:	40080000 	.word	0x40080000
 801c374:	58024400 	.word	0x58024400
 801c378:	40040000 	.word	0x40040000

0801c37c <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 801c37c:	b480      	push	{r7}
 801c37e:	b085      	sub	sp, #20
 801c380:	af00      	add	r7, sp, #0
 801c382:	6078      	str	r0, [r7, #4]
 801c384:	460b      	mov	r3, r1
 801c386:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 801c388:	78fb      	ldrb	r3, [r7, #3]
 801c38a:	2b00      	cmp	r3, #0
 801c38c:	d152      	bne.n	801c434 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 801c38e:	4b2c      	ldr	r3, [pc, #176]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c390:	681b      	ldr	r3, [r3, #0]
 801c392:	4a2c      	ldr	r2, [pc, #176]	@ (801c444 <dwc2_phy_update+0xc8>)
 801c394:	4293      	cmp	r3, r2
 801c396:	d302      	bcc.n	801c39e <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 801c398:	2306      	movs	r3, #6
 801c39a:	60fb      	str	r3, [r7, #12]
 801c39c:	e041      	b.n	801c422 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 801c39e:	4b28      	ldr	r3, [pc, #160]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c3a0:	681b      	ldr	r3, [r3, #0]
 801c3a2:	4a29      	ldr	r2, [pc, #164]	@ (801c448 <dwc2_phy_update+0xcc>)
 801c3a4:	4293      	cmp	r3, r2
 801c3a6:	d902      	bls.n	801c3ae <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 801c3a8:	2307      	movs	r3, #7
 801c3aa:	60fb      	str	r3, [r7, #12]
 801c3ac:	e039      	b.n	801c422 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 801c3ae:	4b24      	ldr	r3, [pc, #144]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c3b0:	681b      	ldr	r3, [r3, #0]
 801c3b2:	4a26      	ldr	r2, [pc, #152]	@ (801c44c <dwc2_phy_update+0xd0>)
 801c3b4:	4293      	cmp	r3, r2
 801c3b6:	d302      	bcc.n	801c3be <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 801c3b8:	2308      	movs	r3, #8
 801c3ba:	60fb      	str	r3, [r7, #12]
 801c3bc:	e031      	b.n	801c422 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 801c3be:	4b20      	ldr	r3, [pc, #128]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c3c0:	681b      	ldr	r3, [r3, #0]
 801c3c2:	4a23      	ldr	r2, [pc, #140]	@ (801c450 <dwc2_phy_update+0xd4>)
 801c3c4:	4293      	cmp	r3, r2
 801c3c6:	d902      	bls.n	801c3ce <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 801c3c8:	2309      	movs	r3, #9
 801c3ca:	60fb      	str	r3, [r7, #12]
 801c3cc:	e029      	b.n	801c422 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 801c3ce:	4b1c      	ldr	r3, [pc, #112]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c3d0:	681b      	ldr	r3, [r3, #0]
 801c3d2:	4a20      	ldr	r2, [pc, #128]	@ (801c454 <dwc2_phy_update+0xd8>)
 801c3d4:	4293      	cmp	r3, r2
 801c3d6:	d902      	bls.n	801c3de <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 801c3d8:	230a      	movs	r3, #10
 801c3da:	60fb      	str	r3, [r7, #12]
 801c3dc:	e021      	b.n	801c422 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 801c3de:	4b18      	ldr	r3, [pc, #96]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c3e0:	681b      	ldr	r3, [r3, #0]
 801c3e2:	4a1d      	ldr	r2, [pc, #116]	@ (801c458 <dwc2_phy_update+0xdc>)
 801c3e4:	4293      	cmp	r3, r2
 801c3e6:	d902      	bls.n	801c3ee <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 801c3e8:	230b      	movs	r3, #11
 801c3ea:	60fb      	str	r3, [r7, #12]
 801c3ec:	e019      	b.n	801c422 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 801c3ee:	4b14      	ldr	r3, [pc, #80]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c3f0:	681b      	ldr	r3, [r3, #0]
 801c3f2:	4a1a      	ldr	r2, [pc, #104]	@ (801c45c <dwc2_phy_update+0xe0>)
 801c3f4:	4293      	cmp	r3, r2
 801c3f6:	d302      	bcc.n	801c3fe <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 801c3f8:	230c      	movs	r3, #12
 801c3fa:	60fb      	str	r3, [r7, #12]
 801c3fc:	e011      	b.n	801c422 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 801c3fe:	4b10      	ldr	r3, [pc, #64]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c400:	681b      	ldr	r3, [r3, #0]
 801c402:	4a17      	ldr	r2, [pc, #92]	@ (801c460 <dwc2_phy_update+0xe4>)
 801c404:	4293      	cmp	r3, r2
 801c406:	d302      	bcc.n	801c40e <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 801c408:	230d      	movs	r3, #13
 801c40a:	60fb      	str	r3, [r7, #12]
 801c40c:	e009      	b.n	801c422 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 801c40e:	4b0c      	ldr	r3, [pc, #48]	@ (801c440 <dwc2_phy_update+0xc4>)
 801c410:	681b      	ldr	r3, [r3, #0]
 801c412:	4a14      	ldr	r2, [pc, #80]	@ (801c464 <dwc2_phy_update+0xe8>)
 801c414:	4293      	cmp	r3, r2
 801c416:	d302      	bcc.n	801c41e <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 801c418:	230e      	movs	r3, #14
 801c41a:	60fb      	str	r3, [r7, #12]
 801c41c:	e001      	b.n	801c422 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 801c41e:	230f      	movs	r3, #15
 801c420:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 801c422:	687b      	ldr	r3, [r7, #4]
 801c424:	68db      	ldr	r3, [r3, #12]
 801c426:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801c42a:	68fb      	ldr	r3, [r7, #12]
 801c42c:	029b      	lsls	r3, r3, #10
 801c42e:	431a      	orrs	r2, r3
 801c430:	687b      	ldr	r3, [r7, #4]
 801c432:	60da      	str	r2, [r3, #12]
  }
}
 801c434:	bf00      	nop
 801c436:	3714      	adds	r7, #20
 801c438:	46bd      	mov	sp, r7
 801c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c43e:	4770      	bx	lr
 801c440:	24000010 	.word	0x24000010
 801c444:	01e84800 	.word	0x01e84800
 801c448:	01a39ddf 	.word	0x01a39ddf
 801c44c:	016e3600 	.word	0x016e3600
 801c450:	014ca43f 	.word	0x014ca43f
 801c454:	01312cff 	.word	0x01312cff
 801c458:	011a499f 	.word	0x011a499f
 801c45c:	01067380 	.word	0x01067380
 801c460:	00f42400 	.word	0x00f42400
 801c464:	00e4e1c0 	.word	0x00e4e1c0

0801c468 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 801c468:	b480      	push	{r7}
 801c46a:	b085      	sub	sp, #20
 801c46c:	af00      	add	r7, sp, #0
 801c46e:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 801c470:	bf00      	nop
 801c472:	687b      	ldr	r3, [r7, #4]
 801c474:	691b      	ldr	r3, [r3, #16]
 801c476:	2b00      	cmp	r3, #0
 801c478:	dafb      	bge.n	801c472 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 801c47a:	687b      	ldr	r3, [r7, #4]
 801c47c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c47e:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 801c480:	687b      	ldr	r3, [r7, #4]
 801c482:	691b      	ldr	r3, [r3, #16]
 801c484:	f043 0201 	orr.w	r2, r3, #1
 801c488:	687b      	ldr	r3, [r7, #4]
 801c48a:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 801c48c:	68fb      	ldr	r3, [r7, #12]
 801c48e:	b29b      	uxth	r3, r3
 801c490:	f244 2209 	movw	r2, #16905	@ 0x4209
 801c494:	4293      	cmp	r3, r2
 801c496:	d807      	bhi.n	801c4a8 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 801c498:	bf00      	nop
 801c49a:	687b      	ldr	r3, [r7, #4]
 801c49c:	691b      	ldr	r3, [r3, #16]
 801c49e:	f003 0301 	and.w	r3, r3, #1
 801c4a2:	2b00      	cmp	r3, #0
 801c4a4:	d1f9      	bne.n	801c49a <reset_core+0x32>
 801c4a6:	e00e      	b.n	801c4c6 <reset_core+0x5e>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 801c4a8:	bf00      	nop
 801c4aa:	687b      	ldr	r3, [r7, #4]
 801c4ac:	691b      	ldr	r3, [r3, #16]
 801c4ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801c4b2:	2b00      	cmp	r3, #0
 801c4b4:	d0f9      	beq.n	801c4aa <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 801c4b6:	687b      	ldr	r3, [r7, #4]
 801c4b8:	691a      	ldr	r2, [r3, #16]
 801c4ba:	4b09      	ldr	r3, [pc, #36]	@ (801c4e0 <reset_core+0x78>)
 801c4bc:	4013      	ands	r3, r2
 801c4be:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801c4c2:	687b      	ldr	r3, [r7, #4]
 801c4c4:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 801c4c6:	bf00      	nop
 801c4c8:	687b      	ldr	r3, [r7, #4]
 801c4ca:	691b      	ldr	r3, [r3, #16]
 801c4cc:	2b00      	cmp	r3, #0
 801c4ce:	dafb      	bge.n	801c4c8 <reset_core+0x60>
}
 801c4d0:	bf00      	nop
 801c4d2:	bf00      	nop
 801c4d4:	3714      	adds	r7, #20
 801c4d6:	46bd      	mov	sp, r7
 801c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c4dc:	4770      	bx	lr
 801c4de:	bf00      	nop
 801c4e0:	dffffffe 	.word	0xdffffffe

0801c4e4 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 801c4e4:	b580      	push	{r7, lr}
 801c4e6:	b084      	sub	sp, #16
 801c4e8:	af00      	add	r7, sp, #0
 801c4ea:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 801c4ec:	687b      	ldr	r3, [r7, #4]
 801c4ee:	68db      	ldr	r3, [r3, #12]
 801c4f0:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 801c4f2:	68fb      	ldr	r3, [r7, #12]
 801c4f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c4f8:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 801c4fa:	687b      	ldr	r3, [r7, #4]
 801c4fc:	68fa      	ldr	r2, [r7, #12]
 801c4fe:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 801c500:	2100      	movs	r1, #0
 801c502:	6878      	ldr	r0, [r7, #4]
 801c504:	f7ff ff00 	bl	801c308 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 801c508:	6878      	ldr	r0, [r7, #4]
 801c50a:	f7ff ffad 	bl	801c468 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 801c50e:	68fb      	ldr	r3, [r7, #12]
 801c510:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 801c514:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 801c516:	68fb      	ldr	r3, [r7, #12]
 801c518:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 801c51c:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 801c51e:	687b      	ldr	r3, [r7, #4]
 801c520:	68fa      	ldr	r2, [r7, #12]
 801c522:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 801c524:	2100      	movs	r1, #0
 801c526:	6878      	ldr	r0, [r7, #4]
 801c528:	f7ff ff28 	bl	801c37c <dwc2_phy_update>
}
 801c52c:	bf00      	nop
 801c52e:	3710      	adds	r7, #16
 801c530:	46bd      	mov	sp, r7
 801c532:	bd80      	pop	{r7, pc}

0801c534 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 801c534:	b580      	push	{r7, lr}
 801c536:	b086      	sub	sp, #24
 801c538:	af00      	add	r7, sp, #0
 801c53a:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 801c53c:	687b      	ldr	r3, [r7, #4]
 801c53e:	68db      	ldr	r3, [r3, #12]
 801c540:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801c542:	687b      	ldr	r3, [r7, #4]
 801c544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c546:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 801c548:	687b      	ldr	r3, [r7, #4]
 801c54a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801c54c:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 801c54e:	7a7b      	ldrb	r3, [r7, #9]
 801c550:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801c554:	b2db      	uxtb	r3, r3
 801c556:	2b00      	cmp	r3, #0
 801c558:	d002      	beq.n	801c560 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 801c55a:	2310      	movs	r3, #16
 801c55c:	74fb      	strb	r3, [r7, #19]
 801c55e:	e001      	b.n	801c564 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 801c560:	2308      	movs	r3, #8
 801c562:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 801c564:	697b      	ldr	r3, [r7, #20]
 801c566:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801c56a:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 801c56c:	7b3b      	ldrb	r3, [r7, #12]
 801c56e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801c572:	b2db      	uxtb	r3, r3
 801c574:	2b80      	cmp	r3, #128	@ 0x80
 801c576:	d114      	bne.n	801c5a2 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 801c578:	697b      	ldr	r3, [r7, #20]
 801c57a:	f043 0310 	orr.w	r3, r3, #16
 801c57e:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 801c580:	697b      	ldr	r3, [r7, #20]
 801c582:	f023 0308 	bic.w	r3, r3, #8
 801c586:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 801c588:	697b      	ldr	r3, [r7, #20]
 801c58a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801c58e:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 801c590:	697b      	ldr	r3, [r7, #20]
 801c592:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 801c596:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 801c598:	697b      	ldr	r3, [r7, #20]
 801c59a:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 801c59e:	617b      	str	r3, [r7, #20]
 801c5a0:	e00f      	b.n	801c5c2 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 801c5a2:	697b      	ldr	r3, [r7, #20]
 801c5a4:	f023 0310 	bic.w	r3, r3, #16
 801c5a8:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 801c5aa:	7cfb      	ldrb	r3, [r7, #19]
 801c5ac:	2b10      	cmp	r3, #16
 801c5ae:	d104      	bne.n	801c5ba <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 801c5b0:	697b      	ldr	r3, [r7, #20]
 801c5b2:	f043 0308 	orr.w	r3, r3, #8
 801c5b6:	617b      	str	r3, [r7, #20]
 801c5b8:	e003      	b.n	801c5c2 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 801c5ba:	697b      	ldr	r3, [r7, #20]
 801c5bc:	f023 0308 	bic.w	r3, r3, #8
 801c5c0:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 801c5c2:	687b      	ldr	r3, [r7, #4]
 801c5c4:	697a      	ldr	r2, [r7, #20]
 801c5c6:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 801c5c8:	7b3b      	ldrb	r3, [r7, #12]
 801c5ca:	f3c3 1381 	ubfx	r3, r3, #6, #2
 801c5ce:	b2db      	uxtb	r3, r3
 801c5d0:	4619      	mov	r1, r3
 801c5d2:	6878      	ldr	r0, [r7, #4]
 801c5d4:	f7ff fe98 	bl	801c308 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 801c5d8:	6878      	ldr	r0, [r7, #4]
 801c5da:	f7ff ff45 	bl	801c468 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 801c5de:	697b      	ldr	r3, [r7, #20]
 801c5e0:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 801c5e4:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 801c5e6:	7cfb      	ldrb	r3, [r7, #19]
 801c5e8:	2b10      	cmp	r3, #16
 801c5ea:	d102      	bne.n	801c5f2 <phy_hs_init+0xbe>
 801c5ec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 801c5f0:	e001      	b.n	801c5f6 <phy_hs_init+0xc2>
 801c5f2:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 801c5f6:	697a      	ldr	r2, [r7, #20]
 801c5f8:	4313      	orrs	r3, r2
 801c5fa:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 801c5fc:	687b      	ldr	r3, [r7, #4]
 801c5fe:	697a      	ldr	r2, [r7, #20]
 801c600:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 801c602:	7b3b      	ldrb	r3, [r7, #12]
 801c604:	f3c3 1381 	ubfx	r3, r3, #6, #2
 801c608:	b2db      	uxtb	r3, r3
 801c60a:	4619      	mov	r1, r3
 801c60c:	6878      	ldr	r0, [r7, #4]
 801c60e:	f7ff feb5 	bl	801c37c <dwc2_phy_update>
}
 801c612:	bf00      	nop
 801c614:	3718      	adds	r7, #24
 801c616:	46bd      	mov	sp, r7
 801c618:	bd80      	pop	{r7, pc}
	...

0801c61c <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 801c61c:	b480      	push	{r7}
 801c61e:	b085      	sub	sp, #20
 801c620:	af00      	add	r7, sp, #0
 801c622:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 801c624:	687b      	ldr	r3, [r7, #4]
 801c626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801c628:	4b10      	ldr	r3, [pc, #64]	@ (801c66c <check_dwc2+0x50>)
 801c62a:	4013      	ands	r3, r2
 801c62c:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 801c62e:	68fb      	ldr	r3, [r7, #12]
 801c630:	4a0f      	ldr	r2, [pc, #60]	@ (801c670 <check_dwc2+0x54>)
 801c632:	4293      	cmp	r3, r2
 801c634:	d012      	beq.n	801c65c <check_dwc2+0x40>
 801c636:	68fb      	ldr	r3, [r7, #12]
 801c638:	4a0e      	ldr	r2, [pc, #56]	@ (801c674 <check_dwc2+0x58>)
 801c63a:	4293      	cmp	r3, r2
 801c63c:	d00e      	beq.n	801c65c <check_dwc2+0x40>
 801c63e:	68fb      	ldr	r3, [r7, #12]
 801c640:	4a0d      	ldr	r2, [pc, #52]	@ (801c678 <check_dwc2+0x5c>)
 801c642:	4293      	cmp	r3, r2
 801c644:	d00a      	beq.n	801c65c <check_dwc2+0x40>
 801c646:	4b0d      	ldr	r3, [pc, #52]	@ (801c67c <check_dwc2+0x60>)
 801c648:	60bb      	str	r3, [r7, #8]
 801c64a:	68bb      	ldr	r3, [r7, #8]
 801c64c:	681b      	ldr	r3, [r3, #0]
 801c64e:	f003 0301 	and.w	r3, r3, #1
 801c652:	2b00      	cmp	r3, #0
 801c654:	d000      	beq.n	801c658 <check_dwc2+0x3c>
 801c656:	be00      	bkpt	0x0000
 801c658:	2300      	movs	r3, #0
 801c65a:	e000      	b.n	801c65e <check_dwc2+0x42>
#endif

  return true;
 801c65c:	2301      	movs	r3, #1
}
 801c65e:	4618      	mov	r0, r3
 801c660:	3714      	adds	r7, #20
 801c662:	46bd      	mov	sp, r7
 801c664:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c668:	4770      	bx	lr
 801c66a:	bf00      	nop
 801c66c:	ffff0000 	.word	0xffff0000
 801c670:	4f540000 	.word	0x4f540000
 801c674:	55310000 	.word	0x55310000
 801c678:	55320000 	.word	0x55320000
 801c67c:	e000edf0 	.word	0xe000edf0

0801c680 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 801c680:	b480      	push	{r7}
 801c682:	b085      	sub	sp, #20
 801c684:	af00      	add	r7, sp, #0
 801c686:	6078      	str	r0, [r7, #4]
 801c688:	460b      	mov	r3, r1
 801c68a:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 801c68c:	78fb      	ldrb	r3, [r7, #3]
 801c68e:	2b01      	cmp	r3, #1
 801c690:	d101      	bne.n	801c696 <dwc2_core_is_highspeed+0x16>
    return false;
 801c692:	2300      	movs	r3, #0
 801c694:	e00b      	b.n	801c6ae <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801c696:	687b      	ldr	r3, [r7, #4]
 801c698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c69a:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 801c69c:	7b3b      	ldrb	r3, [r7, #12]
 801c69e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801c6a2:	b2db      	uxtb	r3, r3
 801c6a4:	2b00      	cmp	r3, #0
 801c6a6:	bf14      	ite	ne
 801c6a8:	2301      	movne	r3, #1
 801c6aa:	2300      	moveq	r3, #0
 801c6ac:	b2db      	uxtb	r3, r3
}
 801c6ae:	4618      	mov	r0, r3
 801c6b0:	3714      	adds	r7, #20
 801c6b2:	46bd      	mov	sp, r7
 801c6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6b8:	4770      	bx	lr
	...

0801c6bc <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 801c6bc:	b580      	push	{r7, lr}
 801c6be:	b088      	sub	sp, #32
 801c6c0:	af00      	add	r7, sp, #0
 801c6c2:	4603      	mov	r3, r0
 801c6c4:	71fb      	strb	r3, [r7, #7]
 801c6c6:	460b      	mov	r3, r1
 801c6c8:	71bb      	strb	r3, [r7, #6]
 801c6ca:	4613      	mov	r3, r2
 801c6cc:	717b      	strb	r3, [r7, #5]
 801c6ce:	79fb      	ldrb	r3, [r7, #7]
 801c6d0:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801c6d2:	7dfb      	ldrb	r3, [r7, #23]
 801c6d4:	2b01      	cmp	r3, #1
 801c6d6:	d901      	bls.n	801c6dc <dwc2_core_init+0x20>
    rhport = 0;
 801c6d8:	2300      	movs	r3, #0
 801c6da:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801c6dc:	7dfb      	ldrb	r3, [r7, #23]
 801c6de:	4a3b      	ldr	r2, [pc, #236]	@ (801c7cc <dwc2_core_init+0x110>)
 801c6e0:	011b      	lsls	r3, r3, #4
 801c6e2:	4413      	add	r3, r2
 801c6e4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801c6e6:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 801c6e8:	69f8      	ldr	r0, [r7, #28]
 801c6ea:	f7ff ff97 	bl	801c61c <check_dwc2>
 801c6ee:	4603      	mov	r3, r0
 801c6f0:	f083 0301 	eor.w	r3, r3, #1
 801c6f4:	b2db      	uxtb	r3, r3
 801c6f6:	2b00      	cmp	r3, #0
 801c6f8:	d00a      	beq.n	801c710 <dwc2_core_init+0x54>
 801c6fa:	4b35      	ldr	r3, [pc, #212]	@ (801c7d0 <dwc2_core_init+0x114>)
 801c6fc:	61bb      	str	r3, [r7, #24]
 801c6fe:	69bb      	ldr	r3, [r7, #24]
 801c700:	681b      	ldr	r3, [r3, #0]
 801c702:	f003 0301 	and.w	r3, r3, #1
 801c706:	2b00      	cmp	r3, #0
 801c708:	d000      	beq.n	801c70c <dwc2_core_init+0x50>
 801c70a:	be00      	bkpt	0x0000
 801c70c:	2300      	movs	r3, #0
 801c70e:	e058      	b.n	801c7c2 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 801c710:	69fb      	ldr	r3, [r7, #28]
 801c712:	689b      	ldr	r3, [r3, #8]
 801c714:	f023 0201 	bic.w	r2, r3, #1
 801c718:	69fb      	ldr	r3, [r7, #28]
 801c71a:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 801c71c:	79bb      	ldrb	r3, [r7, #6]
 801c71e:	2b00      	cmp	r3, #0
 801c720:	d003      	beq.n	801c72a <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 801c722:	69f8      	ldr	r0, [r7, #28]
 801c724:	f7ff ff06 	bl	801c534 <phy_hs_init>
 801c728:	e002      	b.n	801c730 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 801c72a:	69f8      	ldr	r0, [r7, #28]
 801c72c:	f7ff feda 	bl	801c4e4 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 801c730:	69fb      	ldr	r3, [r7, #28]
 801c732:	68db      	ldr	r3, [r3, #12]
 801c734:	f043 0207 	orr.w	r2, r3, #7
 801c738:	69fb      	ldr	r3, [r7, #28]
 801c73a:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 801c73c:	69fb      	ldr	r3, [r7, #28]
 801c73e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 801c742:	f023 020f 	bic.w	r2, r3, #15
 801c746:	69fb      	ldr	r3, [r7, #28]
 801c748:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 801c74c:	69fb      	ldr	r3, [r7, #28]
 801c74e:	60fb      	str	r3, [r7, #12]
 801c750:	2310      	movs	r3, #16
 801c752:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 801c754:	7afb      	ldrb	r3, [r7, #11]
 801c756:	019b      	lsls	r3, r3, #6
 801c758:	f043 0220 	orr.w	r2, r3, #32
 801c75c:	68fb      	ldr	r3, [r7, #12]
 801c75e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 801c760:	bf00      	nop
 801c762:	68fb      	ldr	r3, [r7, #12]
 801c764:	691b      	ldr	r3, [r3, #16]
 801c766:	f003 0320 	and.w	r3, r3, #32
 801c76a:	2b00      	cmp	r3, #0
 801c76c:	d1f9      	bne.n	801c762 <dwc2_core_init+0xa6>
}
 801c76e:	bf00      	nop
 801c770:	69fb      	ldr	r3, [r7, #28]
 801c772:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 801c774:	693b      	ldr	r3, [r7, #16]
 801c776:	2210      	movs	r2, #16
 801c778:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 801c77a:	bf00      	nop
 801c77c:	693b      	ldr	r3, [r7, #16]
 801c77e:	691b      	ldr	r3, [r3, #16]
 801c780:	f003 0310 	and.w	r3, r3, #16
 801c784:	2b00      	cmp	r3, #0
 801c786:	d1f9      	bne.n	801c77c <dwc2_core_init+0xc0>
}
 801c788:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 801c78a:	69fb      	ldr	r3, [r7, #28]
 801c78c:	f04f 32ff 	mov.w	r2, #4294967295
 801c790:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 801c792:	69fb      	ldr	r3, [r7, #28]
 801c794:	f04f 32ff 	mov.w	r2, #4294967295
 801c798:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 801c79a:	69fb      	ldr	r3, [r7, #28]
 801c79c:	2200      	movs	r2, #0
 801c79e:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 801c7a0:	797b      	ldrb	r3, [r7, #5]
 801c7a2:	2b00      	cmp	r3, #0
 801c7a4:	d006      	beq.n	801c7b4 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 801c7a6:	69fb      	ldr	r3, [r7, #28]
 801c7a8:	689b      	ldr	r3, [r3, #8]
 801c7aa:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 801c7ae:	69fb      	ldr	r3, [r7, #28]
 801c7b0:	609a      	str	r2, [r3, #8]
 801c7b2:	e005      	b.n	801c7c0 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 801c7b4:	69fb      	ldr	r3, [r7, #28]
 801c7b6:	699b      	ldr	r3, [r3, #24]
 801c7b8:	f043 0210 	orr.w	r2, r3, #16
 801c7bc:	69fb      	ldr	r3, [r7, #28]
 801c7be:	619a      	str	r2, [r3, #24]
  }

  return true;
 801c7c0:	2301      	movs	r3, #1
}
 801c7c2:	4618      	mov	r0, r3
 801c7c4:	3720      	adds	r7, #32
 801c7c6:	46bd      	mov	sp, r7
 801c7c8:	bd80      	pop	{r7, pc}
 801c7ca:	bf00      	nop
 801c7cc:	0801e46c 	.word	0x0801e46c
 801c7d0:	e000edf0 	.word	0xe000edf0

0801c7d4 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 801c7d4:	b580      	push	{r7, lr}
 801c7d6:	b086      	sub	sp, #24
 801c7d8:	af00      	add	r7, sp, #0
 801c7da:	4603      	mov	r3, r0
 801c7dc:	6039      	str	r1, [r7, #0]
 801c7de:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 801c7e0:	683b      	ldr	r3, [r7, #0]
 801c7e2:	2b00      	cmp	r3, #0
 801c7e4:	d11f      	bne.n	801c826 <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 801c7e6:	2301      	movs	r3, #1
 801c7e8:	723b      	strb	r3, [r7, #8]
 801c7ea:	2300      	movs	r3, #0
 801c7ec:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 801c7ee:	f107 0308 	add.w	r3, r7, #8
 801c7f2:	4619      	mov	r1, r3
 801c7f4:	2000      	movs	r0, #0
 801c7f6:	f7fb feef 	bl	80185d8 <tud_rhport_init>
 801c7fa:	4603      	mov	r3, r0
 801c7fc:	f083 0301 	eor.w	r3, r3, #1
 801c800:	b2db      	uxtb	r3, r3
 801c802:	2b00      	cmp	r3, #0
 801c804:	d00a      	beq.n	801c81c <tusb_rhport_init+0x48>
 801c806:	4b23      	ldr	r3, [pc, #140]	@ (801c894 <tusb_rhport_init+0xc0>)
 801c808:	60fb      	str	r3, [r7, #12]
 801c80a:	68fb      	ldr	r3, [r7, #12]
 801c80c:	681b      	ldr	r3, [r3, #0]
 801c80e:	f003 0301 	and.w	r3, r3, #1
 801c812:	2b00      	cmp	r3, #0
 801c814:	d000      	beq.n	801c818 <tusb_rhport_init+0x44>
 801c816:	be00      	bkpt	0x0000
 801c818:	2300      	movs	r3, #0
 801c81a:	e036      	b.n	801c88a <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 801c81c:	4b1e      	ldr	r3, [pc, #120]	@ (801c898 <tusb_rhport_init+0xc4>)
 801c81e:	2201      	movs	r2, #1
 801c820:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 801c822:	2301      	movs	r3, #1
 801c824:	e031      	b.n	801c88a <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 801c826:	79fb      	ldrb	r3, [r7, #7]
 801c828:	2b01      	cmp	r3, #1
 801c82a:	d803      	bhi.n	801c834 <tusb_rhport_init+0x60>
 801c82c:	683b      	ldr	r3, [r7, #0]
 801c82e:	781b      	ldrb	r3, [r3, #0]
 801c830:	2b00      	cmp	r3, #0
 801c832:	d10a      	bne.n	801c84a <tusb_rhport_init+0x76>
 801c834:	4b17      	ldr	r3, [pc, #92]	@ (801c894 <tusb_rhport_init+0xc0>)
 801c836:	613b      	str	r3, [r7, #16]
 801c838:	693b      	ldr	r3, [r7, #16]
 801c83a:	681b      	ldr	r3, [r3, #0]
 801c83c:	f003 0301 	and.w	r3, r3, #1
 801c840:	2b00      	cmp	r3, #0
 801c842:	d000      	beq.n	801c846 <tusb_rhport_init+0x72>
 801c844:	be00      	bkpt	0x0000
 801c846:	2300      	movs	r3, #0
 801c848:	e01f      	b.n	801c88a <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 801c84a:	79fb      	ldrb	r3, [r7, #7]
 801c84c:	683a      	ldr	r2, [r7, #0]
 801c84e:	7811      	ldrb	r1, [r2, #0]
 801c850:	4a11      	ldr	r2, [pc, #68]	@ (801c898 <tusb_rhport_init+0xc4>)
 801c852:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 801c854:	683b      	ldr	r3, [r7, #0]
 801c856:	781b      	ldrb	r3, [r3, #0]
 801c858:	2b01      	cmp	r3, #1
 801c85a:	d115      	bne.n	801c888 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 801c85c:	79fb      	ldrb	r3, [r7, #7]
 801c85e:	6839      	ldr	r1, [r7, #0]
 801c860:	4618      	mov	r0, r3
 801c862:	f7fb feb9 	bl	80185d8 <tud_rhport_init>
 801c866:	4603      	mov	r3, r0
 801c868:	f083 0301 	eor.w	r3, r3, #1
 801c86c:	b2db      	uxtb	r3, r3
 801c86e:	2b00      	cmp	r3, #0
 801c870:	d00a      	beq.n	801c888 <tusb_rhport_init+0xb4>
 801c872:	4b08      	ldr	r3, [pc, #32]	@ (801c894 <tusb_rhport_init+0xc0>)
 801c874:	617b      	str	r3, [r7, #20]
 801c876:	697b      	ldr	r3, [r7, #20]
 801c878:	681b      	ldr	r3, [r3, #0]
 801c87a:	f003 0301 	and.w	r3, r3, #1
 801c87e:	2b00      	cmp	r3, #0
 801c880:	d000      	beq.n	801c884 <tusb_rhport_init+0xb0>
 801c882:	be00      	bkpt	0x0000
 801c884:	2300      	movs	r3, #0
 801c886:	e000      	b.n	801c88a <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 801c888:	2301      	movs	r3, #1
}
 801c88a:	4618      	mov	r0, r3
 801c88c:	3718      	adds	r7, #24
 801c88e:	46bd      	mov	sp, r7
 801c890:	bd80      	pop	{r7, pc}
 801c892:	bf00      	nop
 801c894:	e000edf0 	.word	0xe000edf0
 801c898:	24015dcc 	.word	0x24015dcc

0801c89c <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 801c89c:	b480      	push	{r7}
 801c89e:	b085      	sub	sp, #20
 801c8a0:	af00      	add	r7, sp, #0
 801c8a2:	6078      	str	r0, [r7, #4]
 801c8a4:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 801c8a6:	687b      	ldr	r3, [r7, #4]
 801c8a8:	781b      	ldrb	r3, [r3, #0]
 801c8aa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801c8ae:	b2db      	uxtb	r3, r3
 801c8b0:	2b00      	cmp	r3, #0
 801c8b2:	d001      	beq.n	801c8b8 <tu_edpt_claim+0x1c>
 801c8b4:	2300      	movs	r3, #0
 801c8b6:	e027      	b.n	801c908 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 801c8b8:	687b      	ldr	r3, [r7, #4]
 801c8ba:	781b      	ldrb	r3, [r3, #0]
 801c8bc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801c8c0:	b2db      	uxtb	r3, r3
 801c8c2:	2b00      	cmp	r3, #0
 801c8c4:	d001      	beq.n	801c8ca <tu_edpt_claim+0x2e>
 801c8c6:	2300      	movs	r3, #0
 801c8c8:	e01e      	b.n	801c908 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 801c8ca:	687b      	ldr	r3, [r7, #4]
 801c8cc:	781b      	ldrb	r3, [r3, #0]
 801c8ce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801c8d2:	b2db      	uxtb	r3, r3
 801c8d4:	2b00      	cmp	r3, #0
 801c8d6:	d108      	bne.n	801c8ea <tu_edpt_claim+0x4e>
 801c8d8:	687b      	ldr	r3, [r7, #4]
 801c8da:	781b      	ldrb	r3, [r3, #0]
 801c8dc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801c8e0:	b2db      	uxtb	r3, r3
 801c8e2:	2b00      	cmp	r3, #0
 801c8e4:	d101      	bne.n	801c8ea <tu_edpt_claim+0x4e>
 801c8e6:	2301      	movs	r3, #1
 801c8e8:	e000      	b.n	801c8ec <tu_edpt_claim+0x50>
 801c8ea:	2300      	movs	r3, #0
 801c8ec:	73fb      	strb	r3, [r7, #15]
 801c8ee:	7bfb      	ldrb	r3, [r7, #15]
 801c8f0:	f003 0301 	and.w	r3, r3, #1
 801c8f4:	73fb      	strb	r3, [r7, #15]
  if (available) {
 801c8f6:	7bfb      	ldrb	r3, [r7, #15]
 801c8f8:	2b00      	cmp	r3, #0
 801c8fa:	d004      	beq.n	801c906 <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 801c8fc:	687a      	ldr	r2, [r7, #4]
 801c8fe:	7813      	ldrb	r3, [r2, #0]
 801c900:	f043 0304 	orr.w	r3, r3, #4
 801c904:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 801c906:	7bfb      	ldrb	r3, [r7, #15]
}
 801c908:	4618      	mov	r0, r3
 801c90a:	3714      	adds	r7, #20
 801c90c:	46bd      	mov	sp, r7
 801c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c912:	4770      	bx	lr

0801c914 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 801c914:	b480      	push	{r7}
 801c916:	b085      	sub	sp, #20
 801c918:	af00      	add	r7, sp, #0
 801c91a:	6078      	str	r0, [r7, #4]
 801c91c:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 801c91e:	687b      	ldr	r3, [r7, #4]
 801c920:	781b      	ldrb	r3, [r3, #0]
 801c922:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801c926:	b2db      	uxtb	r3, r3
 801c928:	2b01      	cmp	r3, #1
 801c92a:	d108      	bne.n	801c93e <tu_edpt_release+0x2a>
 801c92c:	687b      	ldr	r3, [r7, #4]
 801c92e:	781b      	ldrb	r3, [r3, #0]
 801c930:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801c934:	b2db      	uxtb	r3, r3
 801c936:	2b00      	cmp	r3, #0
 801c938:	d101      	bne.n	801c93e <tu_edpt_release+0x2a>
 801c93a:	2301      	movs	r3, #1
 801c93c:	e000      	b.n	801c940 <tu_edpt_release+0x2c>
 801c93e:	2300      	movs	r3, #0
 801c940:	73fb      	strb	r3, [r7, #15]
 801c942:	7bfb      	ldrb	r3, [r7, #15]
 801c944:	f003 0301 	and.w	r3, r3, #1
 801c948:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 801c94a:	7bfb      	ldrb	r3, [r7, #15]
 801c94c:	2b00      	cmp	r3, #0
 801c94e:	d004      	beq.n	801c95a <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 801c950:	687a      	ldr	r2, [r7, #4]
 801c952:	7813      	ldrb	r3, [r2, #0]
 801c954:	f023 0304 	bic.w	r3, r3, #4
 801c958:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 801c95a:	7bfb      	ldrb	r3, [r7, #15]
}
 801c95c:	4618      	mov	r0, r3
 801c95e:	3714      	adds	r7, #20
 801c960:	46bd      	mov	sp, r7
 801c962:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c966:	4770      	bx	lr

0801c968 <tu_bind_driver_to_ep_itf>:
  return true;
}
#endif

bool tu_bind_driver_to_ep_itf(uint8_t driver_id, uint8_t ep2drv[][2], uint8_t itf2drv[], uint8_t itf_max,
                              const uint8_t *p_desc, uint16_t desc_len) {
 801c968:	b480      	push	{r7}
 801c96a:	b093      	sub	sp, #76	@ 0x4c
 801c96c:	af00      	add	r7, sp, #0
 801c96e:	60b9      	str	r1, [r7, #8]
 801c970:	607a      	str	r2, [r7, #4]
 801c972:	461a      	mov	r2, r3
 801c974:	4603      	mov	r3, r0
 801c976:	73fb      	strb	r3, [r7, #15]
 801c978:	4613      	mov	r3, r2
 801c97a:	73bb      	strb	r3, [r7, #14]
  const uint8_t *desc_end = p_desc + desc_len;
 801c97c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 801c980:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801c982:	4413      	add	r3, r2
 801c984:	647b      	str	r3, [r7, #68]	@ 0x44
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 801c986:	e058      	b.n	801ca3a <tu_bind_driver_to_ep_itf+0xd2>
 801c988:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c98a:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 801c98c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c98e:	3301      	adds	r3, #1
 801c990:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 801c992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    if (desc_type == TUSB_DESC_ENDPOINT) {
 801c996:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801c99a:	2b05      	cmp	r3, #5
 801c99c:	d122      	bne.n	801c9e4 <tu_bind_driver_to_ep_itf+0x7c>
      const uint8_t ep_addr  = ((const tusb_desc_endpoint_t *)p_desc)->bEndpointAddress;
 801c99e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c9a0:	789b      	ldrb	r3, [r3, #2]
 801c9a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801c9a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801c9aa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
}

// Get Endpoint number from address
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_number(uint8_t addr) {
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 801c9ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801c9b2:	f003 030f 	and.w	r3, r3, #15
 801c9b6:	b2db      	uxtb	r3, r3
      const uint8_t ep_num   = tu_edpt_number(ep_addr);
 801c9b8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 801c9bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801c9c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801c9c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801c9c8:	09db      	lsrs	r3, r3, #7
 801c9ca:	b2db      	uxtb	r3, r3
      const uint8_t ep_dir   = tu_edpt_dir(ep_addr);
 801c9cc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      ep2drv[ep_num][ep_dir] = driver_id;
 801c9d0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801c9d4:	005b      	lsls	r3, r3, #1
 801c9d6:	68ba      	ldr	r2, [r7, #8]
 801c9d8:	441a      	add	r2, r3
 801c9da:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801c9de:	7bf9      	ldrb	r1, [r7, #15]
 801c9e0:	54d1      	strb	r1, [r2, r3]
 801c9e2:	e020      	b.n	801ca26 <tu_bind_driver_to_ep_itf+0xbe>
    } else if (desc_type == TUSB_DESC_INTERFACE) {
 801c9e4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801c9e8:	2b04      	cmp	r3, #4
 801c9ea:	d11c      	bne.n	801ca26 <tu_bind_driver_to_ep_itf+0xbe>
      const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 801c9ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c9ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (desc_itf->bAlternateSetting == 0) {
 801c9f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9f2:	78db      	ldrb	r3, [r3, #3]
 801c9f4:	2b00      	cmp	r3, #0
 801c9f6:	d116      	bne.n	801ca26 <tu_bind_driver_to_ep_itf+0xbe>
        TU_ASSERT(desc_itf->bInterfaceNumber < itf_max);
 801c9f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9fa:	789b      	ldrb	r3, [r3, #2]
 801c9fc:	7bba      	ldrb	r2, [r7, #14]
 801c9fe:	429a      	cmp	r2, r3
 801ca00:	d80a      	bhi.n	801ca18 <tu_bind_driver_to_ep_itf+0xb0>
 801ca02:	4b1f      	ldr	r3, [pc, #124]	@ (801ca80 <tu_bind_driver_to_ep_itf+0x118>)
 801ca04:	63bb      	str	r3, [r7, #56]	@ 0x38
 801ca06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ca08:	681b      	ldr	r3, [r3, #0]
 801ca0a:	f003 0301 	and.w	r3, r3, #1
 801ca0e:	2b00      	cmp	r3, #0
 801ca10:	d000      	beq.n	801ca14 <tu_bind_driver_to_ep_itf+0xac>
 801ca12:	be00      	bkpt	0x0000
 801ca14:	2300      	movs	r3, #0
 801ca16:	e02d      	b.n	801ca74 <tu_bind_driver_to_ep_itf+0x10c>
        itf2drv[desc_itf->bInterfaceNumber] = driver_id;
 801ca18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca1a:	789b      	ldrb	r3, [r3, #2]
 801ca1c:	461a      	mov	r2, r3
 801ca1e:	687b      	ldr	r3, [r7, #4]
 801ca20:	4413      	add	r3, r2
 801ca22:	7bfa      	ldrb	r2, [r7, #15]
 801ca24:	701a      	strb	r2, [r3, #0]
 801ca26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801ca28:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const* desc8 = (uint8_t const*) desc;
 801ca2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ca2c:	627b      	str	r3, [r7, #36]	@ 0x24
  return desc8 + desc8[DESC_OFFSET_LEN];
 801ca2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ca30:	781b      	ldrb	r3, [r3, #0]
 801ca32:	461a      	mov	r2, r3
 801ca34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ca36:	4413      	add	r3, r2
      }
    }

    p_desc = tu_desc_next(p_desc);
 801ca38:	653b      	str	r3, [r7, #80]	@ 0x50
 801ca3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801ca3c:	623b      	str	r3, [r7, #32]
 801ca3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ca40:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 801ca42:	6a3a      	ldr	r2, [r7, #32]
 801ca44:	69fb      	ldr	r3, [r7, #28]
 801ca46:	429a      	cmp	r2, r3
 801ca48:	d20d      	bcs.n	801ca66 <tu_bind_driver_to_ep_itf+0xfe>
 801ca4a:	6a3b      	ldr	r3, [r7, #32]
 801ca4c:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 801ca4e:	69bb      	ldr	r3, [r7, #24]
 801ca50:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 801ca52:	697b      	ldr	r3, [r7, #20]
 801ca54:	781b      	ldrb	r3, [r3, #0]
 801ca56:	461a      	mov	r2, r3
 801ca58:	697b      	ldr	r3, [r7, #20]
 801ca5a:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 801ca5c:	69fa      	ldr	r2, [r7, #28]
 801ca5e:	429a      	cmp	r2, r3
 801ca60:	d301      	bcc.n	801ca66 <tu_bind_driver_to_ep_itf+0xfe>
 801ca62:	2301      	movs	r3, #1
 801ca64:	e000      	b.n	801ca68 <tu_bind_driver_to_ep_itf+0x100>
 801ca66:	2300      	movs	r3, #0
 801ca68:	f003 0301 	and.w	r3, r3, #1
 801ca6c:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 801ca6e:	2b00      	cmp	r3, #0
 801ca70:	d18a      	bne.n	801c988 <tu_bind_driver_to_ep_itf+0x20>
  }
  return true;
 801ca72:	2301      	movs	r3, #1
}
 801ca74:	4618      	mov	r0, r3
 801ca76:	374c      	adds	r7, #76	@ 0x4c
 801ca78:	46bd      	mov	sp, r7
 801ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ca7e:	4770      	bx	lr
 801ca80:	e000edf0 	.word	0xe000edf0

0801ca84 <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t *s, bool is_host, bool is_tx, bool overwritable, void *ff_buf,
                         uint16_t ff_bufsize, uint8_t *ep_buf, uint16_t ep_bufsize) {
 801ca84:	b580      	push	{r7, lr}
 801ca86:	b082      	sub	sp, #8
 801ca88:	af00      	add	r7, sp, #0
 801ca8a:	6078      	str	r0, [r7, #4]
 801ca8c:	4608      	mov	r0, r1
 801ca8e:	4611      	mov	r1, r2
 801ca90:	461a      	mov	r2, r3
 801ca92:	4603      	mov	r3, r0
 801ca94:	70fb      	strb	r3, [r7, #3]
 801ca96:	460b      	mov	r3, r1
 801ca98:	70bb      	strb	r3, [r7, #2]
 801ca9a:	4613      	mov	r3, r2
 801ca9c:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  if (ff_buf == NULL || ff_bufsize == 0) {
 801ca9e:	693b      	ldr	r3, [r7, #16]
 801caa0:	2b00      	cmp	r3, #0
 801caa2:	d002      	beq.n	801caaa <tu_edpt_stream_init+0x26>
 801caa4:	8abb      	ldrh	r3, [r7, #20]
 801caa6:	2b00      	cmp	r3, #0
 801caa8:	d101      	bne.n	801caae <tu_edpt_stream_init+0x2a>
    return false;
 801caaa:	2300      	movs	r3, #0
 801caac:	e011      	b.n	801cad2 <tu_edpt_stream_init+0x4e>
  }

  s->is_host = is_host;
 801caae:	687b      	ldr	r3, [r7, #4]
 801cab0:	78fa      	ldrb	r2, [r7, #3]
 801cab2:	705a      	strb	r2, [r3, #1]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, overwritable);
 801cab4:	687b      	ldr	r3, [r7, #4]
 801cab6:	f103 000c 	add.w	r0, r3, #12
 801caba:	787b      	ldrb	r3, [r7, #1]
 801cabc:	8aba      	ldrh	r2, [r7, #20]
 801cabe:	6939      	ldr	r1, [r7, #16]
 801cac0:	f7fb f89a 	bl	8017bf8 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 801cac4:	687b      	ldr	r3, [r7, #4]
 801cac6:	69ba      	ldr	r2, [r7, #24]
 801cac8:	609a      	str	r2, [r3, #8]
  s->ep_bufsize = ep_bufsize;
 801caca:	687b      	ldr	r3, [r7, #4]
 801cacc:	8bba      	ldrh	r2, [r7, #28]
 801cace:	80da      	strh	r2, [r3, #6]

  return true;
 801cad0:	2301      	movs	r3, #1
}
 801cad2:	4618      	mov	r0, r3
 801cad4:	3708      	adds	r7, #8
 801cad6:	46bd      	mov	sp, r7
 801cad8:	bd80      	pop	{r7, pc}

0801cada <stream_claim>:

static bool stream_claim(tu_edpt_stream_t *s) {
 801cada:	b580      	push	{r7, lr}
 801cadc:	b082      	sub	sp, #8
 801cade:	af00      	add	r7, sp, #0
 801cae0:	6078      	str	r0, [r7, #4]
  TU_VERIFY(s->ep_addr != 0); // must be opened
 801cae2:	687b      	ldr	r3, [r7, #4]
 801cae4:	789b      	ldrb	r3, [r3, #2]
 801cae6:	2b00      	cmp	r3, #0
 801cae8:	d101      	bne.n	801caee <stream_claim+0x14>
 801caea:	2300      	movs	r3, #0
 801caec:	e00e      	b.n	801cb0c <stream_claim+0x32>
  if (s->is_host) {
 801caee:	687b      	ldr	r3, [r7, #4]
 801caf0:	785b      	ldrb	r3, [r3, #1]
 801caf2:	2b00      	cmp	r3, #0
 801caf4:	d109      	bne.n	801cb0a <stream_claim+0x30>
    #if CFG_TUH_ENABLED
    return usbh_edpt_claim(s->hwid, s->ep_addr);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    return usbd_edpt_claim(s->hwid, s->ep_addr);
 801caf6:	687b      	ldr	r3, [r7, #4]
 801caf8:	781a      	ldrb	r2, [r3, #0]
 801cafa:	687b      	ldr	r3, [r7, #4]
 801cafc:	789b      	ldrb	r3, [r3, #2]
 801cafe:	4619      	mov	r1, r3
 801cb00:	4610      	mov	r0, r2
 801cb02:	f7fd f8fd 	bl	8019d00 <usbd_edpt_claim>
 801cb06:	4603      	mov	r3, r0
 801cb08:	e000      	b.n	801cb0c <stream_claim+0x32>
  #endif
  }
  return false;
 801cb0a:	2300      	movs	r3, #0
}
 801cb0c:	4618      	mov	r0, r3
 801cb0e:	3708      	adds	r7, #8
 801cb10:	46bd      	mov	sp, r7
 801cb12:	bd80      	pop	{r7, pc}

0801cb14 <stream_xfer>:

static bool stream_xfer(tu_edpt_stream_t *s, uint16_t count) {
 801cb14:	b590      	push	{r4, r7, lr}
 801cb16:	b085      	sub	sp, #20
 801cb18:	af02      	add	r7, sp, #8
 801cb1a:	6078      	str	r0, [r7, #4]
 801cb1c:	460b      	mov	r3, r1
 801cb1e:	807b      	strh	r3, [r7, #2]
  if (s->is_host) {
 801cb20:	687b      	ldr	r3, [r7, #4]
 801cb22:	785b      	ldrb	r3, [r3, #1]
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d123      	bne.n	801cb70 <stream_xfer+0x5c>
    #if CFG_TUH_ENABLED
    return usbh_edpt_xfer(s->hwid, s->ep_addr, count ? s->ep_buf : NULL, count);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    if (s->ep_buf == NULL) {
 801cb28:	687b      	ldr	r3, [r7, #4]
 801cb2a:	689b      	ldr	r3, [r3, #8]
 801cb2c:	2b00      	cmp	r3, #0
 801cb2e:	d10d      	bne.n	801cb4c <stream_xfer+0x38>
      return usbd_edpt_xfer_fifo(s->hwid, s->ep_addr, &s->ff, count, false);
 801cb30:	687b      	ldr	r3, [r7, #4]
 801cb32:	7818      	ldrb	r0, [r3, #0]
 801cb34:	687b      	ldr	r3, [r7, #4]
 801cb36:	7899      	ldrb	r1, [r3, #2]
 801cb38:	687b      	ldr	r3, [r7, #4]
 801cb3a:	f103 020c 	add.w	r2, r3, #12
 801cb3e:	887b      	ldrh	r3, [r7, #2]
 801cb40:	2400      	movs	r4, #0
 801cb42:	9400      	str	r4, [sp, #0]
 801cb44:	f7fd f9aa 	bl	8019e9c <usbd_edpt_xfer_fifo>
 801cb48:	4603      	mov	r3, r0
 801cb4a:	e012      	b.n	801cb72 <stream_xfer+0x5e>
    } else {
      return usbd_edpt_xfer(s->hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 801cb4c:	687b      	ldr	r3, [r7, #4]
 801cb4e:	7818      	ldrb	r0, [r3, #0]
 801cb50:	687b      	ldr	r3, [r7, #4]
 801cb52:	7899      	ldrb	r1, [r3, #2]
 801cb54:	887b      	ldrh	r3, [r7, #2]
 801cb56:	2b00      	cmp	r3, #0
 801cb58:	d002      	beq.n	801cb60 <stream_xfer+0x4c>
 801cb5a:	687b      	ldr	r3, [r7, #4]
 801cb5c:	689a      	ldr	r2, [r3, #8]
 801cb5e:	e000      	b.n	801cb62 <stream_xfer+0x4e>
 801cb60:	2200      	movs	r2, #0
 801cb62:	887b      	ldrh	r3, [r7, #2]
 801cb64:	2400      	movs	r4, #0
 801cb66:	9400      	str	r4, [sp, #0]
 801cb68:	f7fd f91e 	bl	8019da8 <usbd_edpt_xfer>
 801cb6c:	4603      	mov	r3, r0
 801cb6e:	e000      	b.n	801cb72 <stream_xfer+0x5e>
    }
  #endif
  }
  return false;
 801cb70:	2300      	movs	r3, #0
}
 801cb72:	4618      	mov	r0, r3
 801cb74:	370c      	adds	r7, #12
 801cb76:	46bd      	mov	sp, r7
 801cb78:	bd90      	pop	{r4, r7, pc}

0801cb7a <stream_release>:

static bool stream_release(tu_edpt_stream_t *s) {
 801cb7a:	b580      	push	{r7, lr}
 801cb7c:	b082      	sub	sp, #8
 801cb7e:	af00      	add	r7, sp, #0
 801cb80:	6078      	str	r0, [r7, #4]
  if (s->is_host) {
 801cb82:	687b      	ldr	r3, [r7, #4]
 801cb84:	785b      	ldrb	r3, [r3, #1]
 801cb86:	2b00      	cmp	r3, #0
 801cb88:	d109      	bne.n	801cb9e <stream_release+0x24>
    #if CFG_TUH_ENABLED
    return usbh_edpt_release(s->hwid, s->ep_addr);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    return usbd_edpt_release(s->hwid, s->ep_addr);
 801cb8a:	687b      	ldr	r3, [r7, #4]
 801cb8c:	781a      	ldrb	r2, [r3, #0]
 801cb8e:	687b      	ldr	r3, [r7, #4]
 801cb90:	789b      	ldrb	r3, [r3, #2]
 801cb92:	4619      	mov	r1, r3
 801cb94:	4610      	mov	r0, r2
 801cb96:	f7fd f8dd 	bl	8019d54 <usbd_edpt_release>
 801cb9a:	4603      	mov	r3, r0
 801cb9c:	e000      	b.n	801cba0 <stream_release+0x26>
  #endif
  }
  return false;
 801cb9e:	2300      	movs	r3, #0
}
 801cba0:	4618      	mov	r0, r3
 801cba2:	3708      	adds	r7, #8
 801cba4:	46bd      	mov	sp, r7
 801cba6:	bd80      	pop	{r7, pc}

0801cba8 <tu_edpt_stream_write_zlp_if_needed>:

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(tu_edpt_stream_t *s, uint32_t last_xferred_bytes) {
 801cba8:	b580      	push	{r7, lr}
 801cbaa:	b086      	sub	sp, #24
 801cbac:	af00      	add	r7, sp, #0
 801cbae:	6078      	str	r0, [r7, #4]
 801cbb0:	6039      	str	r1, [r7, #0]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (s->mps - 1))));
 801cbb2:	687b      	ldr	r3, [r7, #4]
 801cbb4:	330c      	adds	r3, #12
 801cbb6:	613b      	str	r3, [r7, #16]
  const uint16_t wr_idx = f->wr_idx;
 801cbb8:	693b      	ldr	r3, [r7, #16]
 801cbba:	891b      	ldrh	r3, [r3, #8]
 801cbbc:	81fb      	strh	r3, [r7, #14]
  const uint16_t rd_idx = f->rd_idx;
 801cbbe:	693b      	ldr	r3, [r7, #16]
 801cbc0:	895b      	ldrh	r3, [r3, #10]
 801cbc2:	81bb      	strh	r3, [r7, #12]
  return wr_idx == rd_idx;
 801cbc4:	89fa      	ldrh	r2, [r7, #14]
 801cbc6:	89bb      	ldrh	r3, [r7, #12]
 801cbc8:	429a      	cmp	r2, r3
 801cbca:	bf0c      	ite	eq
 801cbcc:	2301      	moveq	r3, #1
 801cbce:	2300      	movne	r3, #0
 801cbd0:	b2db      	uxtb	r3, r3
 801cbd2:	f083 0301 	eor.w	r3, r3, #1
 801cbd6:	b2db      	uxtb	r3, r3
 801cbd8:	2b00      	cmp	r3, #0
 801cbda:	d10a      	bne.n	801cbf2 <tu_edpt_stream_write_zlp_if_needed+0x4a>
 801cbdc:	683b      	ldr	r3, [r7, #0]
 801cbde:	2b00      	cmp	r3, #0
 801cbe0:	d007      	beq.n	801cbf2 <tu_edpt_stream_write_zlp_if_needed+0x4a>
 801cbe2:	687b      	ldr	r3, [r7, #4]
 801cbe4:	889b      	ldrh	r3, [r3, #4]
 801cbe6:	3b01      	subs	r3, #1
 801cbe8:	461a      	mov	r2, r3
 801cbea:	683b      	ldr	r3, [r7, #0]
 801cbec:	4013      	ands	r3, r2
 801cbee:	2b00      	cmp	r3, #0
 801cbf0:	d001      	beq.n	801cbf6 <tu_edpt_stream_write_zlp_if_needed+0x4e>
 801cbf2:	2300      	movs	r3, #0
 801cbf4:	e020      	b.n	801cc38 <tu_edpt_stream_write_zlp_if_needed+0x90>
  TU_VERIFY(stream_claim(s));
 801cbf6:	6878      	ldr	r0, [r7, #4]
 801cbf8:	f7ff ff6f 	bl	801cada <stream_claim>
 801cbfc:	4603      	mov	r3, r0
 801cbfe:	f083 0301 	eor.w	r3, r3, #1
 801cc02:	b2db      	uxtb	r3, r3
 801cc04:	2b00      	cmp	r3, #0
 801cc06:	d001      	beq.n	801cc0c <tu_edpt_stream_write_zlp_if_needed+0x64>
 801cc08:	2300      	movs	r3, #0
 801cc0a:	e015      	b.n	801cc38 <tu_edpt_stream_write_zlp_if_needed+0x90>
  TU_ASSERT(stream_xfer(s, 0));
 801cc0c:	2100      	movs	r1, #0
 801cc0e:	6878      	ldr	r0, [r7, #4]
 801cc10:	f7ff ff80 	bl	801cb14 <stream_xfer>
 801cc14:	4603      	mov	r3, r0
 801cc16:	f083 0301 	eor.w	r3, r3, #1
 801cc1a:	b2db      	uxtb	r3, r3
 801cc1c:	2b00      	cmp	r3, #0
 801cc1e:	d00a      	beq.n	801cc36 <tu_edpt_stream_write_zlp_if_needed+0x8e>
 801cc20:	4b07      	ldr	r3, [pc, #28]	@ (801cc40 <tu_edpt_stream_write_zlp_if_needed+0x98>)
 801cc22:	617b      	str	r3, [r7, #20]
 801cc24:	697b      	ldr	r3, [r7, #20]
 801cc26:	681b      	ldr	r3, [r3, #0]
 801cc28:	f003 0301 	and.w	r3, r3, #1
 801cc2c:	2b00      	cmp	r3, #0
 801cc2e:	d000      	beq.n	801cc32 <tu_edpt_stream_write_zlp_if_needed+0x8a>
 801cc30:	be00      	bkpt	0x0000
 801cc32:	2300      	movs	r3, #0
 801cc34:	e000      	b.n	801cc38 <tu_edpt_stream_write_zlp_if_needed+0x90>
  return true;
 801cc36:	2301      	movs	r3, #1
}
 801cc38:	4618      	mov	r0, r3
 801cc3a:	3718      	adds	r7, #24
 801cc3c:	46bd      	mov	sp, r7
 801cc3e:	bd80      	pop	{r7, pc}
 801cc40:	e000edf0 	.word	0xe000edf0

0801cc44 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(tu_edpt_stream_t *s) {
 801cc44:	b580      	push	{r7, lr}
 801cc46:	b092      	sub	sp, #72	@ 0x48
 801cc48:	af00      	add	r7, sp, #0
 801cc4a:	6078      	str	r0, [r7, #4]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 801cc4c:	687b      	ldr	r3, [r7, #4]
 801cc4e:	330c      	adds	r3, #12
 801cc50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 801cc52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc54:	8899      	ldrh	r1, [r3, #4]
 801cc56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc58:	891b      	ldrh	r3, [r3, #8]
 801cc5a:	b29a      	uxth	r2, r3
 801cc5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc5e:	895b      	ldrh	r3, [r3, #10]
 801cc60:	b29b      	uxth	r3, r3
 801cc62:	8779      	strh	r1, [r7, #58]	@ 0x3a
 801cc64:	873a      	strh	r2, [r7, #56]	@ 0x38
 801cc66:	86fb      	strh	r3, [r7, #54]	@ 0x36
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 801cc68:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 801cc6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801cc6c:	1ad3      	subs	r3, r2, r3
 801cc6e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (diff >= 0) {
 801cc70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc72:	2b00      	cmp	r3, #0
 801cc74:	db02      	blt.n	801cc7c <tu_edpt_stream_write_xfer+0x38>
    return (uint16_t)diff;
 801cc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc78:	b29b      	uxth	r3, r3
 801cc7a:	e006      	b.n	801cc8a <tu_edpt_stream_write_xfer+0x46>
    return (uint16_t)(2 * depth + diff);
 801cc7c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801cc7e:	005b      	lsls	r3, r3, #1
 801cc80:	b29a      	uxth	r2, r3
 801cc82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc84:	b29b      	uxth	r3, r3
 801cc86:	4413      	add	r3, r2
 801cc88:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 801cc8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801cc8c:	8892      	ldrh	r2, [r2, #4]
 801cc8e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801cc90:	4613      	mov	r3, r2
 801cc92:	85bb      	strh	r3, [r7, #44]	@ 0x2c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801cc94:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801cc96:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801cc98:	4293      	cmp	r3, r2
 801cc9a:	bf28      	it	cs
 801cc9c:	4613      	movcs	r3, r2
 801cc9e:	b29b      	uxth	r3, r3
 801cca0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 801cca4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cca8:	2b00      	cmp	r3, #0
 801ccaa:	d101      	bne.n	801ccb0 <tu_edpt_stream_write_xfer+0x6c>
 801ccac:	2300      	movs	r3, #0
 801ccae:	e071      	b.n	801cd94 <tu_edpt_stream_write_xfer+0x150>
  TU_VERIFY(stream_claim(s), 0);
 801ccb0:	6878      	ldr	r0, [r7, #4]
 801ccb2:	f7ff ff12 	bl	801cada <stream_claim>
 801ccb6:	4603      	mov	r3, r0
 801ccb8:	f083 0301 	eor.w	r3, r3, #1
 801ccbc:	b2db      	uxtb	r3, r3
 801ccbe:	2b00      	cmp	r3, #0
 801ccc0:	d001      	beq.n	801ccc6 <tu_edpt_stream_write_xfer+0x82>
 801ccc2:	2300      	movs	r3, #0
 801ccc4:	e066      	b.n	801cd94 <tu_edpt_stream_write_xfer+0x150>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 801ccc6:	687b      	ldr	r3, [r7, #4]
 801ccc8:	689b      	ldr	r3, [r3, #8]
 801ccca:	2b00      	cmp	r3, #0
 801cccc:	d12c      	bne.n	801cd28 <tu_edpt_stream_write_xfer+0xe4>
    count = tu_fifo_count(&s->ff); // re-get count since fifo can be changed
 801ccce:	687b      	ldr	r3, [r7, #4]
 801ccd0:	330c      	adds	r3, #12
 801ccd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ccd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ccd6:	8899      	ldrh	r1, [r3, #4]
 801ccd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ccda:	891b      	ldrh	r3, [r3, #8]
 801ccdc:	b29a      	uxth	r2, r3
 801ccde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cce0:	895b      	ldrh	r3, [r3, #10]
 801cce2:	b29b      	uxth	r3, r3
 801cce4:	84f9      	strh	r1, [r7, #38]	@ 0x26
 801cce6:	84ba      	strh	r2, [r7, #36]	@ 0x24
 801cce8:	847b      	strh	r3, [r7, #34]	@ 0x22
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 801ccea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801ccec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ccee:	1ad3      	subs	r3, r2, r3
 801ccf0:	61fb      	str	r3, [r7, #28]
  if (diff >= 0) {
 801ccf2:	69fb      	ldr	r3, [r7, #28]
 801ccf4:	2b00      	cmp	r3, #0
 801ccf6:	db02      	blt.n	801ccfe <tu_edpt_stream_write_xfer+0xba>
    return (uint16_t)diff;
 801ccf8:	69fb      	ldr	r3, [r7, #28]
 801ccfa:	b29b      	uxth	r3, r3
 801ccfc:	e006      	b.n	801cd0c <tu_edpt_stream_write_xfer+0xc8>
    return (uint16_t)(2 * depth + diff);
 801ccfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801cd00:	005b      	lsls	r3, r3, #1
 801cd02:	b29a      	uxth	r2, r3
 801cd04:	69fb      	ldr	r3, [r7, #28]
 801cd06:	b29b      	uxth	r3, r3
 801cd08:	4413      	add	r3, r2
 801cd0a:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 801cd0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801cd0e:	8892      	ldrh	r2, [r2, #4]
 801cd10:	837b      	strh	r3, [r7, #26]
 801cd12:	4613      	mov	r3, r2
 801cd14:	833b      	strh	r3, [r7, #24]
 801cd16:	8b7a      	ldrh	r2, [r7, #26]
 801cd18:	8b3b      	ldrh	r3, [r7, #24]
 801cd1a:	4293      	cmp	r3, r2
 801cd1c:	bf28      	it	cs
 801cd1e:	4613      	movcs	r3, r2
 801cd20:	b29b      	uxth	r3, r3
 801cd22:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 801cd26:	e013      	b.n	801cd50 <tu_edpt_stream_write_xfer+0x10c>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 801cd28:	687b      	ldr	r3, [r7, #4]
 801cd2a:	f103 020c 	add.w	r2, r3, #12
 801cd2e:	687b      	ldr	r3, [r7, #4]
 801cd30:	689b      	ldr	r3, [r3, #8]
 801cd32:	6879      	ldr	r1, [r7, #4]
 801cd34:	88c9      	ldrh	r1, [r1, #6]
 801cd36:	617a      	str	r2, [r7, #20]
 801cd38:	613b      	str	r3, [r7, #16]
 801cd3a:	460b      	mov	r3, r1
 801cd3c:	81fb      	strh	r3, [r7, #14]
  return tu_fifo_read_n_access_mode(f, buffer, n, NULL);
 801cd3e:	89fa      	ldrh	r2, [r7, #14]
 801cd40:	2300      	movs	r3, #0
 801cd42:	6939      	ldr	r1, [r7, #16]
 801cd44:	6978      	ldr	r0, [r7, #20]
 801cd46:	f7fb faba 	bl	80182be <tu_fifo_read_n_access_mode>
 801cd4a:	4603      	mov	r3, r0
 801cd4c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  }

  if (count > 0) {
 801cd50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cd54:	2b00      	cmp	r3, #0
 801cd56:	d019      	beq.n	801cd8c <tu_edpt_stream_write_xfer+0x148>
    TU_ASSERT(stream_xfer(s, count), 0);
 801cd58:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cd5c:	4619      	mov	r1, r3
 801cd5e:	6878      	ldr	r0, [r7, #4]
 801cd60:	f7ff fed8 	bl	801cb14 <stream_xfer>
 801cd64:	4603      	mov	r3, r0
 801cd66:	f083 0301 	eor.w	r3, r3, #1
 801cd6a:	b2db      	uxtb	r3, r3
 801cd6c:	2b00      	cmp	r3, #0
 801cd6e:	d00a      	beq.n	801cd86 <tu_edpt_stream_write_xfer+0x142>
 801cd70:	4b0a      	ldr	r3, [pc, #40]	@ (801cd9c <tu_edpt_stream_write_xfer+0x158>)
 801cd72:	643b      	str	r3, [r7, #64]	@ 0x40
 801cd74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cd76:	681b      	ldr	r3, [r3, #0]
 801cd78:	f003 0301 	and.w	r3, r3, #1
 801cd7c:	2b00      	cmp	r3, #0
 801cd7e:	d000      	beq.n	801cd82 <tu_edpt_stream_write_xfer+0x13e>
 801cd80:	be00      	bkpt	0x0000
 801cd82:	2300      	movs	r3, #0
 801cd84:	e006      	b.n	801cd94 <tu_edpt_stream_write_xfer+0x150>
    return count;
 801cd86:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cd8a:	e003      	b.n	801cd94 <tu_edpt_stream_write_xfer+0x150>
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(s);
 801cd8c:	6878      	ldr	r0, [r7, #4]
 801cd8e:	f7ff fef4 	bl	801cb7a <stream_release>
    return 0;
 801cd92:	2300      	movs	r3, #0
  }
}
 801cd94:	4618      	mov	r0, r3
 801cd96:	3748      	adds	r7, #72	@ 0x48
 801cd98:	46bd      	mov	sp, r7
 801cd9a:	bd80      	pop	{r7, pc}
 801cd9c:	e000edf0 	.word	0xe000edf0

0801cda0 <tu_edpt_stream_read_xfer>:
}

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(tu_edpt_stream_t *s) {
 801cda0:	b580      	push	{r7, lr}
 801cda2:	b092      	sub	sp, #72	@ 0x48
 801cda4:	af00      	add	r7, sp, #0
 801cda6:	6078      	str	r0, [r7, #4]
  uint16_t available = tu_fifo_remaining(&s->ff);
 801cda8:	687b      	ldr	r3, [r7, #4]
 801cdaa:	330c      	adds	r3, #12
 801cdac:	63fb      	str	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 801cdae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdb0:	8899      	ldrh	r1, [r3, #4]
 801cdb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdb4:	891b      	ldrh	r3, [r3, #8]
 801cdb6:	b29a      	uxth	r2, r3
 801cdb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdba:	895b      	ldrh	r3, [r3, #10]
 801cdbc:	b29b      	uxth	r3, r3
 801cdbe:	8779      	strh	r1, [r7, #58]	@ 0x3a
 801cdc0:	873a      	strh	r2, [r7, #56]	@ 0x38
 801cdc2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801cdc4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801cdc6:	86bb      	strh	r3, [r7, #52]	@ 0x34
 801cdc8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801cdca:	867b      	strh	r3, [r7, #50]	@ 0x32
 801cdcc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801cdce:	863b      	strh	r3, [r7, #48]	@ 0x30
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 801cdd0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 801cdd2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801cdd4:	1ad3      	subs	r3, r2, r3
 801cdd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (diff >= 0) {
 801cdd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cdda:	2b00      	cmp	r3, #0
 801cddc:	db02      	blt.n	801cde4 <tu_edpt_stream_read_xfer+0x44>
    return (uint16_t)diff;
 801cdde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cde0:	b29b      	uxth	r3, r3
 801cde2:	e006      	b.n	801cdf2 <tu_edpt_stream_read_xfer+0x52>
    return (uint16_t)(2 * depth + diff);
 801cde4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801cde6:	005b      	lsls	r3, r3, #1
 801cde8:	b29a      	uxth	r2, r3
 801cdea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cdec:	b29b      	uxth	r3, r3
 801cdee:	4413      	add	r3, r2
 801cdf0:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801cdf2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 801cdf4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801cdf6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801cdf8:	429a      	cmp	r2, r3
 801cdfa:	d904      	bls.n	801ce06 <tu_edpt_stream_read_xfer+0x66>
 801cdfc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801cdfe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801ce00:	1ad3      	subs	r3, r2, r3
 801ce02:	b29b      	uxth	r3, r3
 801ce04:	e000      	b.n	801ce08 <tu_edpt_stream_read_xfer+0x68>
 801ce06:	2300      	movs	r3, #0
 801ce08:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // Prepare for incoming data but only allow what we can store in the ring buffer.
  // TODO Actually we can still carry out the transfer, keeping count of received bytes
  // and slowly move it to the FIFO when read().
  // This pre-check reduces endpoint claiming
  TU_VERIFY(available >= s->mps);
 801ce0c:	687b      	ldr	r3, [r7, #4]
 801ce0e:	889b      	ldrh	r3, [r3, #4]
 801ce10:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801ce14:	429a      	cmp	r2, r3
 801ce16:	d201      	bcs.n	801ce1c <tu_edpt_stream_read_xfer+0x7c>
 801ce18:	2300      	movs	r3, #0
 801ce1a:	e07a      	b.n	801cf12 <tu_edpt_stream_read_xfer+0x172>
  TU_VERIFY(stream_claim(s), 0);
 801ce1c:	6878      	ldr	r0, [r7, #4]
 801ce1e:	f7ff fe5c 	bl	801cada <stream_claim>
 801ce22:	4603      	mov	r3, r0
 801ce24:	f083 0301 	eor.w	r3, r3, #1
 801ce28:	b2db      	uxtb	r3, r3
 801ce2a:	2b00      	cmp	r3, #0
 801ce2c:	d001      	beq.n	801ce32 <tu_edpt_stream_read_xfer+0x92>
 801ce2e:	2300      	movs	r3, #0
 801ce30:	e06f      	b.n	801cf12 <tu_edpt_stream_read_xfer+0x172>
  available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 801ce32:	687b      	ldr	r3, [r7, #4]
 801ce34:	330c      	adds	r3, #12
 801ce36:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 801ce38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce3a:	8899      	ldrh	r1, [r3, #4]
 801ce3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce3e:	891b      	ldrh	r3, [r3, #8]
 801ce40:	b29a      	uxth	r2, r3
 801ce42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce44:	895b      	ldrh	r3, [r3, #10]
 801ce46:	b29b      	uxth	r3, r3
 801ce48:	8479      	strh	r1, [r7, #34]	@ 0x22
 801ce4a:	843a      	strh	r2, [r7, #32]
 801ce4c:	83fb      	strh	r3, [r7, #30]
 801ce4e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ce50:	83bb      	strh	r3, [r7, #28]
 801ce52:	8c3b      	ldrh	r3, [r7, #32]
 801ce54:	837b      	strh	r3, [r7, #26]
 801ce56:	8bfb      	ldrh	r3, [r7, #30]
 801ce58:	833b      	strh	r3, [r7, #24]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 801ce5a:	8b7a      	ldrh	r2, [r7, #26]
 801ce5c:	8b3b      	ldrh	r3, [r7, #24]
 801ce5e:	1ad3      	subs	r3, r2, r3
 801ce60:	617b      	str	r3, [r7, #20]
  if (diff >= 0) {
 801ce62:	697b      	ldr	r3, [r7, #20]
 801ce64:	2b00      	cmp	r3, #0
 801ce66:	db02      	blt.n	801ce6e <tu_edpt_stream_read_xfer+0xce>
    return (uint16_t)diff;
 801ce68:	697b      	ldr	r3, [r7, #20]
 801ce6a:	b29b      	uxth	r3, r3
 801ce6c:	e006      	b.n	801ce7c <tu_edpt_stream_read_xfer+0xdc>
    return (uint16_t)(2 * depth + diff);
 801ce6e:	8bbb      	ldrh	r3, [r7, #28]
 801ce70:	005b      	lsls	r3, r3, #1
 801ce72:	b29a      	uxth	r2, r3
 801ce74:	697b      	ldr	r3, [r7, #20]
 801ce76:	b29b      	uxth	r3, r3
 801ce78:	4413      	add	r3, r2
 801ce7a:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801ce7c:	827b      	strh	r3, [r7, #18]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 801ce7e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801ce80:	8a7b      	ldrh	r3, [r7, #18]
 801ce82:	429a      	cmp	r2, r3
 801ce84:	d904      	bls.n	801ce90 <tu_edpt_stream_read_xfer+0xf0>
 801ce86:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801ce88:	8a7b      	ldrh	r3, [r7, #18]
 801ce8a:	1ad3      	subs	r3, r2, r3
 801ce8c:	b29b      	uxth	r3, r3
 801ce8e:	e000      	b.n	801ce92 <tu_edpt_stream_read_xfer+0xf2>
 801ce90:	2300      	movs	r3, #0
 801ce92:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  if (available >= s->mps) {
 801ce96:	687b      	ldr	r3, [r7, #4]
 801ce98:	889b      	ldrh	r3, [r3, #4]
 801ce9a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801ce9e:	429a      	cmp	r2, r3
 801cea0:	d333      	bcc.n	801cf0a <tu_edpt_stream_read_xfer+0x16a>
    // multiple of packet size limit by ep bufsize
    uint16_t count = (uint16_t) (available & ~(s->mps - 1));
 801cea2:	687b      	ldr	r3, [r7, #4]
 801cea4:	889b      	ldrh	r3, [r3, #4]
 801cea6:	425b      	negs	r3, r3
 801cea8:	b29b      	uxth	r3, r3
 801ceaa:	b21a      	sxth	r2, r3
 801ceac:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 801ceb0:	4013      	ands	r3, r2
 801ceb2:	b21b      	sxth	r3, r3
 801ceb4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    count = tu_min16(count, s->ep_bufsize);
 801ceb8:	687b      	ldr	r3, [r7, #4]
 801ceba:	88da      	ldrh	r2, [r3, #6]
 801cebc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cec0:	823b      	strh	r3, [r7, #16]
 801cec2:	4613      	mov	r3, r2
 801cec4:	81fb      	strh	r3, [r7, #14]
 801cec6:	8a3a      	ldrh	r2, [r7, #16]
 801cec8:	89fb      	ldrh	r3, [r7, #14]
 801ceca:	4293      	cmp	r3, r2
 801cecc:	bf28      	it	cs
 801cece:	4613      	movcs	r3, r2
 801ced0:	b29b      	uxth	r3, r3
 801ced2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    TU_ASSERT(stream_xfer(s, count), 0);
 801ced6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801ceda:	4619      	mov	r1, r3
 801cedc:	6878      	ldr	r0, [r7, #4]
 801cede:	f7ff fe19 	bl	801cb14 <stream_xfer>
 801cee2:	4603      	mov	r3, r0
 801cee4:	f083 0301 	eor.w	r3, r3, #1
 801cee8:	b2db      	uxtb	r3, r3
 801ceea:	2b00      	cmp	r3, #0
 801ceec:	d00a      	beq.n	801cf04 <tu_edpt_stream_read_xfer+0x164>
 801ceee:	4b0b      	ldr	r3, [pc, #44]	@ (801cf1c <tu_edpt_stream_read_xfer+0x17c>)
 801cef0:	643b      	str	r3, [r7, #64]	@ 0x40
 801cef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cef4:	681b      	ldr	r3, [r3, #0]
 801cef6:	f003 0301 	and.w	r3, r3, #1
 801cefa:	2b00      	cmp	r3, #0
 801cefc:	d000      	beq.n	801cf00 <tu_edpt_stream_read_xfer+0x160>
 801cefe:	be00      	bkpt	0x0000
 801cf00:	2300      	movs	r3, #0
 801cf02:	e006      	b.n	801cf12 <tu_edpt_stream_read_xfer+0x172>
    return count;
 801cf04:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cf08:	e003      	b.n	801cf12 <tu_edpt_stream_read_xfer+0x172>
  } else {
    // Release endpoint since we don't make any transfer
    stream_release(s);
 801cf0a:	6878      	ldr	r0, [r7, #4]
 801cf0c:	f7ff fe35 	bl	801cb7a <stream_release>
    return 0;
 801cf10:	2300      	movs	r3, #0
  }
}
 801cf12:	4618      	mov	r0, r3
 801cf14:	3748      	adds	r7, #72	@ 0x48
 801cf16:	46bd      	mov	sp, r7
 801cf18:	bd80      	pop	{r7, pc}
 801cf1a:	bf00      	nop
 801cf1c:	e000edf0 	.word	0xe000edf0

0801cf20 <sniprintf>:
 801cf20:	b40c      	push	{r2, r3}
 801cf22:	b530      	push	{r4, r5, lr}
 801cf24:	4b18      	ldr	r3, [pc, #96]	@ (801cf88 <sniprintf+0x68>)
 801cf26:	1e0c      	subs	r4, r1, #0
 801cf28:	681d      	ldr	r5, [r3, #0]
 801cf2a:	b09d      	sub	sp, #116	@ 0x74
 801cf2c:	da08      	bge.n	801cf40 <sniprintf+0x20>
 801cf2e:	238b      	movs	r3, #139	@ 0x8b
 801cf30:	602b      	str	r3, [r5, #0]
 801cf32:	f04f 30ff 	mov.w	r0, #4294967295
 801cf36:	b01d      	add	sp, #116	@ 0x74
 801cf38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cf3c:	b002      	add	sp, #8
 801cf3e:	4770      	bx	lr
 801cf40:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801cf44:	f8ad 3014 	strh.w	r3, [sp, #20]
 801cf48:	f04f 0300 	mov.w	r3, #0
 801cf4c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801cf4e:	bf14      	ite	ne
 801cf50:	f104 33ff 	addne.w	r3, r4, #4294967295
 801cf54:	4623      	moveq	r3, r4
 801cf56:	9304      	str	r3, [sp, #16]
 801cf58:	9307      	str	r3, [sp, #28]
 801cf5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801cf5e:	9002      	str	r0, [sp, #8]
 801cf60:	9006      	str	r0, [sp, #24]
 801cf62:	f8ad 3016 	strh.w	r3, [sp, #22]
 801cf66:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801cf68:	ab21      	add	r3, sp, #132	@ 0x84
 801cf6a:	a902      	add	r1, sp, #8
 801cf6c:	4628      	mov	r0, r5
 801cf6e:	9301      	str	r3, [sp, #4]
 801cf70:	f000 f9de 	bl	801d330 <_svfiprintf_r>
 801cf74:	1c43      	adds	r3, r0, #1
 801cf76:	bfbc      	itt	lt
 801cf78:	238b      	movlt	r3, #139	@ 0x8b
 801cf7a:	602b      	strlt	r3, [r5, #0]
 801cf7c:	2c00      	cmp	r4, #0
 801cf7e:	d0da      	beq.n	801cf36 <sniprintf+0x16>
 801cf80:	9b02      	ldr	r3, [sp, #8]
 801cf82:	2200      	movs	r2, #0
 801cf84:	701a      	strb	r2, [r3, #0]
 801cf86:	e7d6      	b.n	801cf36 <sniprintf+0x16>
 801cf88:	24000068 	.word	0x24000068

0801cf8c <_vsniprintf_r>:
 801cf8c:	b530      	push	{r4, r5, lr}
 801cf8e:	4614      	mov	r4, r2
 801cf90:	2c00      	cmp	r4, #0
 801cf92:	b09b      	sub	sp, #108	@ 0x6c
 801cf94:	4605      	mov	r5, r0
 801cf96:	461a      	mov	r2, r3
 801cf98:	da05      	bge.n	801cfa6 <_vsniprintf_r+0x1a>
 801cf9a:	238b      	movs	r3, #139	@ 0x8b
 801cf9c:	6003      	str	r3, [r0, #0]
 801cf9e:	f04f 30ff 	mov.w	r0, #4294967295
 801cfa2:	b01b      	add	sp, #108	@ 0x6c
 801cfa4:	bd30      	pop	{r4, r5, pc}
 801cfa6:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801cfaa:	f8ad 300c 	strh.w	r3, [sp, #12]
 801cfae:	f04f 0300 	mov.w	r3, #0
 801cfb2:	9319      	str	r3, [sp, #100]	@ 0x64
 801cfb4:	bf14      	ite	ne
 801cfb6:	f104 33ff 	addne.w	r3, r4, #4294967295
 801cfba:	4623      	moveq	r3, r4
 801cfbc:	9302      	str	r3, [sp, #8]
 801cfbe:	9305      	str	r3, [sp, #20]
 801cfc0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801cfc4:	9100      	str	r1, [sp, #0]
 801cfc6:	9104      	str	r1, [sp, #16]
 801cfc8:	f8ad 300e 	strh.w	r3, [sp, #14]
 801cfcc:	4669      	mov	r1, sp
 801cfce:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801cfd0:	f000 f9ae 	bl	801d330 <_svfiprintf_r>
 801cfd4:	1c43      	adds	r3, r0, #1
 801cfd6:	bfbc      	itt	lt
 801cfd8:	238b      	movlt	r3, #139	@ 0x8b
 801cfda:	602b      	strlt	r3, [r5, #0]
 801cfdc:	2c00      	cmp	r4, #0
 801cfde:	d0e0      	beq.n	801cfa2 <_vsniprintf_r+0x16>
 801cfe0:	9b00      	ldr	r3, [sp, #0]
 801cfe2:	2200      	movs	r2, #0
 801cfe4:	701a      	strb	r2, [r3, #0]
 801cfe6:	e7dc      	b.n	801cfa2 <_vsniprintf_r+0x16>

0801cfe8 <vsniprintf>:
 801cfe8:	b507      	push	{r0, r1, r2, lr}
 801cfea:	9300      	str	r3, [sp, #0]
 801cfec:	4613      	mov	r3, r2
 801cfee:	460a      	mov	r2, r1
 801cff0:	4601      	mov	r1, r0
 801cff2:	4803      	ldr	r0, [pc, #12]	@ (801d000 <vsniprintf+0x18>)
 801cff4:	6800      	ldr	r0, [r0, #0]
 801cff6:	f7ff ffc9 	bl	801cf8c <_vsniprintf_r>
 801cffa:	b003      	add	sp, #12
 801cffc:	f85d fb04 	ldr.w	pc, [sp], #4
 801d000:	24000068 	.word	0x24000068

0801d004 <memset>:
 801d004:	4402      	add	r2, r0
 801d006:	4603      	mov	r3, r0
 801d008:	4293      	cmp	r3, r2
 801d00a:	d100      	bne.n	801d00e <memset+0xa>
 801d00c:	4770      	bx	lr
 801d00e:	f803 1b01 	strb.w	r1, [r3], #1
 801d012:	e7f9      	b.n	801d008 <memset+0x4>

0801d014 <__errno>:
 801d014:	4b01      	ldr	r3, [pc, #4]	@ (801d01c <__errno+0x8>)
 801d016:	6818      	ldr	r0, [r3, #0]
 801d018:	4770      	bx	lr
 801d01a:	bf00      	nop
 801d01c:	24000068 	.word	0x24000068

0801d020 <__libc_init_array>:
 801d020:	b570      	push	{r4, r5, r6, lr}
 801d022:	4d0d      	ldr	r5, [pc, #52]	@ (801d058 <__libc_init_array+0x38>)
 801d024:	4c0d      	ldr	r4, [pc, #52]	@ (801d05c <__libc_init_array+0x3c>)
 801d026:	1b64      	subs	r4, r4, r5
 801d028:	10a4      	asrs	r4, r4, #2
 801d02a:	2600      	movs	r6, #0
 801d02c:	42a6      	cmp	r6, r4
 801d02e:	d109      	bne.n	801d044 <__libc_init_array+0x24>
 801d030:	4d0b      	ldr	r5, [pc, #44]	@ (801d060 <__libc_init_array+0x40>)
 801d032:	4c0c      	ldr	r4, [pc, #48]	@ (801d064 <__libc_init_array+0x44>)
 801d034:	f000 fc64 	bl	801d900 <_init>
 801d038:	1b64      	subs	r4, r4, r5
 801d03a:	10a4      	asrs	r4, r4, #2
 801d03c:	2600      	movs	r6, #0
 801d03e:	42a6      	cmp	r6, r4
 801d040:	d105      	bne.n	801d04e <__libc_init_array+0x2e>
 801d042:	bd70      	pop	{r4, r5, r6, pc}
 801d044:	f855 3b04 	ldr.w	r3, [r5], #4
 801d048:	4798      	blx	r3
 801d04a:	3601      	adds	r6, #1
 801d04c:	e7ee      	b.n	801d02c <__libc_init_array+0xc>
 801d04e:	f855 3b04 	ldr.w	r3, [r5], #4
 801d052:	4798      	blx	r3
 801d054:	3601      	adds	r6, #1
 801d056:	e7f2      	b.n	801d03e <__libc_init_array+0x1e>
 801d058:	0801e4c8 	.word	0x0801e4c8
 801d05c:	0801e4c8 	.word	0x0801e4c8
 801d060:	0801e4c8 	.word	0x0801e4c8
 801d064:	0801e4cc 	.word	0x0801e4cc

0801d068 <__retarget_lock_acquire_recursive>:
 801d068:	4770      	bx	lr

0801d06a <__retarget_lock_release_recursive>:
 801d06a:	4770      	bx	lr

0801d06c <memcpy>:
 801d06c:	440a      	add	r2, r1
 801d06e:	4291      	cmp	r1, r2
 801d070:	f100 33ff 	add.w	r3, r0, #4294967295
 801d074:	d100      	bne.n	801d078 <memcpy+0xc>
 801d076:	4770      	bx	lr
 801d078:	b510      	push	{r4, lr}
 801d07a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d07e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801d082:	4291      	cmp	r1, r2
 801d084:	d1f9      	bne.n	801d07a <memcpy+0xe>
 801d086:	bd10      	pop	{r4, pc}

0801d088 <_free_r>:
 801d088:	b538      	push	{r3, r4, r5, lr}
 801d08a:	4605      	mov	r5, r0
 801d08c:	2900      	cmp	r1, #0
 801d08e:	d041      	beq.n	801d114 <_free_r+0x8c>
 801d090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d094:	1f0c      	subs	r4, r1, #4
 801d096:	2b00      	cmp	r3, #0
 801d098:	bfb8      	it	lt
 801d09a:	18e4      	addlt	r4, r4, r3
 801d09c:	f000 f8e0 	bl	801d260 <__malloc_lock>
 801d0a0:	4a1d      	ldr	r2, [pc, #116]	@ (801d118 <_free_r+0x90>)
 801d0a2:	6813      	ldr	r3, [r2, #0]
 801d0a4:	b933      	cbnz	r3, 801d0b4 <_free_r+0x2c>
 801d0a6:	6063      	str	r3, [r4, #4]
 801d0a8:	6014      	str	r4, [r2, #0]
 801d0aa:	4628      	mov	r0, r5
 801d0ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d0b0:	f000 b8dc 	b.w	801d26c <__malloc_unlock>
 801d0b4:	42a3      	cmp	r3, r4
 801d0b6:	d908      	bls.n	801d0ca <_free_r+0x42>
 801d0b8:	6820      	ldr	r0, [r4, #0]
 801d0ba:	1821      	adds	r1, r4, r0
 801d0bc:	428b      	cmp	r3, r1
 801d0be:	bf01      	itttt	eq
 801d0c0:	6819      	ldreq	r1, [r3, #0]
 801d0c2:	685b      	ldreq	r3, [r3, #4]
 801d0c4:	1809      	addeq	r1, r1, r0
 801d0c6:	6021      	streq	r1, [r4, #0]
 801d0c8:	e7ed      	b.n	801d0a6 <_free_r+0x1e>
 801d0ca:	461a      	mov	r2, r3
 801d0cc:	685b      	ldr	r3, [r3, #4]
 801d0ce:	b10b      	cbz	r3, 801d0d4 <_free_r+0x4c>
 801d0d0:	42a3      	cmp	r3, r4
 801d0d2:	d9fa      	bls.n	801d0ca <_free_r+0x42>
 801d0d4:	6811      	ldr	r1, [r2, #0]
 801d0d6:	1850      	adds	r0, r2, r1
 801d0d8:	42a0      	cmp	r0, r4
 801d0da:	d10b      	bne.n	801d0f4 <_free_r+0x6c>
 801d0dc:	6820      	ldr	r0, [r4, #0]
 801d0de:	4401      	add	r1, r0
 801d0e0:	1850      	adds	r0, r2, r1
 801d0e2:	4283      	cmp	r3, r0
 801d0e4:	6011      	str	r1, [r2, #0]
 801d0e6:	d1e0      	bne.n	801d0aa <_free_r+0x22>
 801d0e8:	6818      	ldr	r0, [r3, #0]
 801d0ea:	685b      	ldr	r3, [r3, #4]
 801d0ec:	6053      	str	r3, [r2, #4]
 801d0ee:	4408      	add	r0, r1
 801d0f0:	6010      	str	r0, [r2, #0]
 801d0f2:	e7da      	b.n	801d0aa <_free_r+0x22>
 801d0f4:	d902      	bls.n	801d0fc <_free_r+0x74>
 801d0f6:	230c      	movs	r3, #12
 801d0f8:	602b      	str	r3, [r5, #0]
 801d0fa:	e7d6      	b.n	801d0aa <_free_r+0x22>
 801d0fc:	6820      	ldr	r0, [r4, #0]
 801d0fe:	1821      	adds	r1, r4, r0
 801d100:	428b      	cmp	r3, r1
 801d102:	bf04      	itt	eq
 801d104:	6819      	ldreq	r1, [r3, #0]
 801d106:	685b      	ldreq	r3, [r3, #4]
 801d108:	6063      	str	r3, [r4, #4]
 801d10a:	bf04      	itt	eq
 801d10c:	1809      	addeq	r1, r1, r0
 801d10e:	6021      	streq	r1, [r4, #0]
 801d110:	6054      	str	r4, [r2, #4]
 801d112:	e7ca      	b.n	801d0aa <_free_r+0x22>
 801d114:	bd38      	pop	{r3, r4, r5, pc}
 801d116:	bf00      	nop
 801d118:	24015f14 	.word	0x24015f14

0801d11c <sbrk_aligned>:
 801d11c:	b570      	push	{r4, r5, r6, lr}
 801d11e:	4e0f      	ldr	r6, [pc, #60]	@ (801d15c <sbrk_aligned+0x40>)
 801d120:	460c      	mov	r4, r1
 801d122:	6831      	ldr	r1, [r6, #0]
 801d124:	4605      	mov	r5, r0
 801d126:	b911      	cbnz	r1, 801d12e <sbrk_aligned+0x12>
 801d128:	f000 fba4 	bl	801d874 <_sbrk_r>
 801d12c:	6030      	str	r0, [r6, #0]
 801d12e:	4621      	mov	r1, r4
 801d130:	4628      	mov	r0, r5
 801d132:	f000 fb9f 	bl	801d874 <_sbrk_r>
 801d136:	1c43      	adds	r3, r0, #1
 801d138:	d103      	bne.n	801d142 <sbrk_aligned+0x26>
 801d13a:	f04f 34ff 	mov.w	r4, #4294967295
 801d13e:	4620      	mov	r0, r4
 801d140:	bd70      	pop	{r4, r5, r6, pc}
 801d142:	1cc4      	adds	r4, r0, #3
 801d144:	f024 0403 	bic.w	r4, r4, #3
 801d148:	42a0      	cmp	r0, r4
 801d14a:	d0f8      	beq.n	801d13e <sbrk_aligned+0x22>
 801d14c:	1a21      	subs	r1, r4, r0
 801d14e:	4628      	mov	r0, r5
 801d150:	f000 fb90 	bl	801d874 <_sbrk_r>
 801d154:	3001      	adds	r0, #1
 801d156:	d1f2      	bne.n	801d13e <sbrk_aligned+0x22>
 801d158:	e7ef      	b.n	801d13a <sbrk_aligned+0x1e>
 801d15a:	bf00      	nop
 801d15c:	24015f10 	.word	0x24015f10

0801d160 <_malloc_r>:
 801d160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d164:	1ccd      	adds	r5, r1, #3
 801d166:	f025 0503 	bic.w	r5, r5, #3
 801d16a:	3508      	adds	r5, #8
 801d16c:	2d0c      	cmp	r5, #12
 801d16e:	bf38      	it	cc
 801d170:	250c      	movcc	r5, #12
 801d172:	2d00      	cmp	r5, #0
 801d174:	4606      	mov	r6, r0
 801d176:	db01      	blt.n	801d17c <_malloc_r+0x1c>
 801d178:	42a9      	cmp	r1, r5
 801d17a:	d904      	bls.n	801d186 <_malloc_r+0x26>
 801d17c:	230c      	movs	r3, #12
 801d17e:	6033      	str	r3, [r6, #0]
 801d180:	2000      	movs	r0, #0
 801d182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d186:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801d25c <_malloc_r+0xfc>
 801d18a:	f000 f869 	bl	801d260 <__malloc_lock>
 801d18e:	f8d8 3000 	ldr.w	r3, [r8]
 801d192:	461c      	mov	r4, r3
 801d194:	bb44      	cbnz	r4, 801d1e8 <_malloc_r+0x88>
 801d196:	4629      	mov	r1, r5
 801d198:	4630      	mov	r0, r6
 801d19a:	f7ff ffbf 	bl	801d11c <sbrk_aligned>
 801d19e:	1c43      	adds	r3, r0, #1
 801d1a0:	4604      	mov	r4, r0
 801d1a2:	d158      	bne.n	801d256 <_malloc_r+0xf6>
 801d1a4:	f8d8 4000 	ldr.w	r4, [r8]
 801d1a8:	4627      	mov	r7, r4
 801d1aa:	2f00      	cmp	r7, #0
 801d1ac:	d143      	bne.n	801d236 <_malloc_r+0xd6>
 801d1ae:	2c00      	cmp	r4, #0
 801d1b0:	d04b      	beq.n	801d24a <_malloc_r+0xea>
 801d1b2:	6823      	ldr	r3, [r4, #0]
 801d1b4:	4639      	mov	r1, r7
 801d1b6:	4630      	mov	r0, r6
 801d1b8:	eb04 0903 	add.w	r9, r4, r3
 801d1bc:	f000 fb5a 	bl	801d874 <_sbrk_r>
 801d1c0:	4581      	cmp	r9, r0
 801d1c2:	d142      	bne.n	801d24a <_malloc_r+0xea>
 801d1c4:	6821      	ldr	r1, [r4, #0]
 801d1c6:	1a6d      	subs	r5, r5, r1
 801d1c8:	4629      	mov	r1, r5
 801d1ca:	4630      	mov	r0, r6
 801d1cc:	f7ff ffa6 	bl	801d11c <sbrk_aligned>
 801d1d0:	3001      	adds	r0, #1
 801d1d2:	d03a      	beq.n	801d24a <_malloc_r+0xea>
 801d1d4:	6823      	ldr	r3, [r4, #0]
 801d1d6:	442b      	add	r3, r5
 801d1d8:	6023      	str	r3, [r4, #0]
 801d1da:	f8d8 3000 	ldr.w	r3, [r8]
 801d1de:	685a      	ldr	r2, [r3, #4]
 801d1e0:	bb62      	cbnz	r2, 801d23c <_malloc_r+0xdc>
 801d1e2:	f8c8 7000 	str.w	r7, [r8]
 801d1e6:	e00f      	b.n	801d208 <_malloc_r+0xa8>
 801d1e8:	6822      	ldr	r2, [r4, #0]
 801d1ea:	1b52      	subs	r2, r2, r5
 801d1ec:	d420      	bmi.n	801d230 <_malloc_r+0xd0>
 801d1ee:	2a0b      	cmp	r2, #11
 801d1f0:	d917      	bls.n	801d222 <_malloc_r+0xc2>
 801d1f2:	1961      	adds	r1, r4, r5
 801d1f4:	42a3      	cmp	r3, r4
 801d1f6:	6025      	str	r5, [r4, #0]
 801d1f8:	bf18      	it	ne
 801d1fa:	6059      	strne	r1, [r3, #4]
 801d1fc:	6863      	ldr	r3, [r4, #4]
 801d1fe:	bf08      	it	eq
 801d200:	f8c8 1000 	streq.w	r1, [r8]
 801d204:	5162      	str	r2, [r4, r5]
 801d206:	604b      	str	r3, [r1, #4]
 801d208:	4630      	mov	r0, r6
 801d20a:	f000 f82f 	bl	801d26c <__malloc_unlock>
 801d20e:	f104 000b 	add.w	r0, r4, #11
 801d212:	1d23      	adds	r3, r4, #4
 801d214:	f020 0007 	bic.w	r0, r0, #7
 801d218:	1ac2      	subs	r2, r0, r3
 801d21a:	bf1c      	itt	ne
 801d21c:	1a1b      	subne	r3, r3, r0
 801d21e:	50a3      	strne	r3, [r4, r2]
 801d220:	e7af      	b.n	801d182 <_malloc_r+0x22>
 801d222:	6862      	ldr	r2, [r4, #4]
 801d224:	42a3      	cmp	r3, r4
 801d226:	bf0c      	ite	eq
 801d228:	f8c8 2000 	streq.w	r2, [r8]
 801d22c:	605a      	strne	r2, [r3, #4]
 801d22e:	e7eb      	b.n	801d208 <_malloc_r+0xa8>
 801d230:	4623      	mov	r3, r4
 801d232:	6864      	ldr	r4, [r4, #4]
 801d234:	e7ae      	b.n	801d194 <_malloc_r+0x34>
 801d236:	463c      	mov	r4, r7
 801d238:	687f      	ldr	r7, [r7, #4]
 801d23a:	e7b6      	b.n	801d1aa <_malloc_r+0x4a>
 801d23c:	461a      	mov	r2, r3
 801d23e:	685b      	ldr	r3, [r3, #4]
 801d240:	42a3      	cmp	r3, r4
 801d242:	d1fb      	bne.n	801d23c <_malloc_r+0xdc>
 801d244:	2300      	movs	r3, #0
 801d246:	6053      	str	r3, [r2, #4]
 801d248:	e7de      	b.n	801d208 <_malloc_r+0xa8>
 801d24a:	230c      	movs	r3, #12
 801d24c:	6033      	str	r3, [r6, #0]
 801d24e:	4630      	mov	r0, r6
 801d250:	f000 f80c 	bl	801d26c <__malloc_unlock>
 801d254:	e794      	b.n	801d180 <_malloc_r+0x20>
 801d256:	6005      	str	r5, [r0, #0]
 801d258:	e7d6      	b.n	801d208 <_malloc_r+0xa8>
 801d25a:	bf00      	nop
 801d25c:	24015f14 	.word	0x24015f14

0801d260 <__malloc_lock>:
 801d260:	4801      	ldr	r0, [pc, #4]	@ (801d268 <__malloc_lock+0x8>)
 801d262:	f7ff bf01 	b.w	801d068 <__retarget_lock_acquire_recursive>
 801d266:	bf00      	nop
 801d268:	24015f0c 	.word	0x24015f0c

0801d26c <__malloc_unlock>:
 801d26c:	4801      	ldr	r0, [pc, #4]	@ (801d274 <__malloc_unlock+0x8>)
 801d26e:	f7ff befc 	b.w	801d06a <__retarget_lock_release_recursive>
 801d272:	bf00      	nop
 801d274:	24015f0c 	.word	0x24015f0c

0801d278 <__ssputs_r>:
 801d278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d27c:	688e      	ldr	r6, [r1, #8]
 801d27e:	461f      	mov	r7, r3
 801d280:	42be      	cmp	r6, r7
 801d282:	680b      	ldr	r3, [r1, #0]
 801d284:	4682      	mov	sl, r0
 801d286:	460c      	mov	r4, r1
 801d288:	4690      	mov	r8, r2
 801d28a:	d82d      	bhi.n	801d2e8 <__ssputs_r+0x70>
 801d28c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d290:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d294:	d026      	beq.n	801d2e4 <__ssputs_r+0x6c>
 801d296:	6965      	ldr	r5, [r4, #20]
 801d298:	6909      	ldr	r1, [r1, #16]
 801d29a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d29e:	eba3 0901 	sub.w	r9, r3, r1
 801d2a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d2a6:	1c7b      	adds	r3, r7, #1
 801d2a8:	444b      	add	r3, r9
 801d2aa:	106d      	asrs	r5, r5, #1
 801d2ac:	429d      	cmp	r5, r3
 801d2ae:	bf38      	it	cc
 801d2b0:	461d      	movcc	r5, r3
 801d2b2:	0553      	lsls	r3, r2, #21
 801d2b4:	d527      	bpl.n	801d306 <__ssputs_r+0x8e>
 801d2b6:	4629      	mov	r1, r5
 801d2b8:	f7ff ff52 	bl	801d160 <_malloc_r>
 801d2bc:	4606      	mov	r6, r0
 801d2be:	b360      	cbz	r0, 801d31a <__ssputs_r+0xa2>
 801d2c0:	6921      	ldr	r1, [r4, #16]
 801d2c2:	464a      	mov	r2, r9
 801d2c4:	f7ff fed2 	bl	801d06c <memcpy>
 801d2c8:	89a3      	ldrh	r3, [r4, #12]
 801d2ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d2ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d2d2:	81a3      	strh	r3, [r4, #12]
 801d2d4:	6126      	str	r6, [r4, #16]
 801d2d6:	6165      	str	r5, [r4, #20]
 801d2d8:	444e      	add	r6, r9
 801d2da:	eba5 0509 	sub.w	r5, r5, r9
 801d2de:	6026      	str	r6, [r4, #0]
 801d2e0:	60a5      	str	r5, [r4, #8]
 801d2e2:	463e      	mov	r6, r7
 801d2e4:	42be      	cmp	r6, r7
 801d2e6:	d900      	bls.n	801d2ea <__ssputs_r+0x72>
 801d2e8:	463e      	mov	r6, r7
 801d2ea:	6820      	ldr	r0, [r4, #0]
 801d2ec:	4632      	mov	r2, r6
 801d2ee:	4641      	mov	r1, r8
 801d2f0:	f000 faa6 	bl	801d840 <memmove>
 801d2f4:	68a3      	ldr	r3, [r4, #8]
 801d2f6:	1b9b      	subs	r3, r3, r6
 801d2f8:	60a3      	str	r3, [r4, #8]
 801d2fa:	6823      	ldr	r3, [r4, #0]
 801d2fc:	4433      	add	r3, r6
 801d2fe:	6023      	str	r3, [r4, #0]
 801d300:	2000      	movs	r0, #0
 801d302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d306:	462a      	mov	r2, r5
 801d308:	f000 fac4 	bl	801d894 <_realloc_r>
 801d30c:	4606      	mov	r6, r0
 801d30e:	2800      	cmp	r0, #0
 801d310:	d1e0      	bne.n	801d2d4 <__ssputs_r+0x5c>
 801d312:	6921      	ldr	r1, [r4, #16]
 801d314:	4650      	mov	r0, sl
 801d316:	f7ff feb7 	bl	801d088 <_free_r>
 801d31a:	230c      	movs	r3, #12
 801d31c:	f8ca 3000 	str.w	r3, [sl]
 801d320:	89a3      	ldrh	r3, [r4, #12]
 801d322:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d326:	81a3      	strh	r3, [r4, #12]
 801d328:	f04f 30ff 	mov.w	r0, #4294967295
 801d32c:	e7e9      	b.n	801d302 <__ssputs_r+0x8a>
	...

0801d330 <_svfiprintf_r>:
 801d330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d334:	4698      	mov	r8, r3
 801d336:	898b      	ldrh	r3, [r1, #12]
 801d338:	061b      	lsls	r3, r3, #24
 801d33a:	b09d      	sub	sp, #116	@ 0x74
 801d33c:	4607      	mov	r7, r0
 801d33e:	460d      	mov	r5, r1
 801d340:	4614      	mov	r4, r2
 801d342:	d510      	bpl.n	801d366 <_svfiprintf_r+0x36>
 801d344:	690b      	ldr	r3, [r1, #16]
 801d346:	b973      	cbnz	r3, 801d366 <_svfiprintf_r+0x36>
 801d348:	2140      	movs	r1, #64	@ 0x40
 801d34a:	f7ff ff09 	bl	801d160 <_malloc_r>
 801d34e:	6028      	str	r0, [r5, #0]
 801d350:	6128      	str	r0, [r5, #16]
 801d352:	b930      	cbnz	r0, 801d362 <_svfiprintf_r+0x32>
 801d354:	230c      	movs	r3, #12
 801d356:	603b      	str	r3, [r7, #0]
 801d358:	f04f 30ff 	mov.w	r0, #4294967295
 801d35c:	b01d      	add	sp, #116	@ 0x74
 801d35e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d362:	2340      	movs	r3, #64	@ 0x40
 801d364:	616b      	str	r3, [r5, #20]
 801d366:	2300      	movs	r3, #0
 801d368:	9309      	str	r3, [sp, #36]	@ 0x24
 801d36a:	2320      	movs	r3, #32
 801d36c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d370:	f8cd 800c 	str.w	r8, [sp, #12]
 801d374:	2330      	movs	r3, #48	@ 0x30
 801d376:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d514 <_svfiprintf_r+0x1e4>
 801d37a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d37e:	f04f 0901 	mov.w	r9, #1
 801d382:	4623      	mov	r3, r4
 801d384:	469a      	mov	sl, r3
 801d386:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d38a:	b10a      	cbz	r2, 801d390 <_svfiprintf_r+0x60>
 801d38c:	2a25      	cmp	r2, #37	@ 0x25
 801d38e:	d1f9      	bne.n	801d384 <_svfiprintf_r+0x54>
 801d390:	ebba 0b04 	subs.w	fp, sl, r4
 801d394:	d00b      	beq.n	801d3ae <_svfiprintf_r+0x7e>
 801d396:	465b      	mov	r3, fp
 801d398:	4622      	mov	r2, r4
 801d39a:	4629      	mov	r1, r5
 801d39c:	4638      	mov	r0, r7
 801d39e:	f7ff ff6b 	bl	801d278 <__ssputs_r>
 801d3a2:	3001      	adds	r0, #1
 801d3a4:	f000 80a7 	beq.w	801d4f6 <_svfiprintf_r+0x1c6>
 801d3a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d3aa:	445a      	add	r2, fp
 801d3ac:	9209      	str	r2, [sp, #36]	@ 0x24
 801d3ae:	f89a 3000 	ldrb.w	r3, [sl]
 801d3b2:	2b00      	cmp	r3, #0
 801d3b4:	f000 809f 	beq.w	801d4f6 <_svfiprintf_r+0x1c6>
 801d3b8:	2300      	movs	r3, #0
 801d3ba:	f04f 32ff 	mov.w	r2, #4294967295
 801d3be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d3c2:	f10a 0a01 	add.w	sl, sl, #1
 801d3c6:	9304      	str	r3, [sp, #16]
 801d3c8:	9307      	str	r3, [sp, #28]
 801d3ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d3ce:	931a      	str	r3, [sp, #104]	@ 0x68
 801d3d0:	4654      	mov	r4, sl
 801d3d2:	2205      	movs	r2, #5
 801d3d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d3d8:	484e      	ldr	r0, [pc, #312]	@ (801d514 <_svfiprintf_r+0x1e4>)
 801d3da:	f7e2 ff99 	bl	8000310 <memchr>
 801d3de:	9a04      	ldr	r2, [sp, #16]
 801d3e0:	b9d8      	cbnz	r0, 801d41a <_svfiprintf_r+0xea>
 801d3e2:	06d0      	lsls	r0, r2, #27
 801d3e4:	bf44      	itt	mi
 801d3e6:	2320      	movmi	r3, #32
 801d3e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d3ec:	0711      	lsls	r1, r2, #28
 801d3ee:	bf44      	itt	mi
 801d3f0:	232b      	movmi	r3, #43	@ 0x2b
 801d3f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d3f6:	f89a 3000 	ldrb.w	r3, [sl]
 801d3fa:	2b2a      	cmp	r3, #42	@ 0x2a
 801d3fc:	d015      	beq.n	801d42a <_svfiprintf_r+0xfa>
 801d3fe:	9a07      	ldr	r2, [sp, #28]
 801d400:	4654      	mov	r4, sl
 801d402:	2000      	movs	r0, #0
 801d404:	f04f 0c0a 	mov.w	ip, #10
 801d408:	4621      	mov	r1, r4
 801d40a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d40e:	3b30      	subs	r3, #48	@ 0x30
 801d410:	2b09      	cmp	r3, #9
 801d412:	d94b      	bls.n	801d4ac <_svfiprintf_r+0x17c>
 801d414:	b1b0      	cbz	r0, 801d444 <_svfiprintf_r+0x114>
 801d416:	9207      	str	r2, [sp, #28]
 801d418:	e014      	b.n	801d444 <_svfiprintf_r+0x114>
 801d41a:	eba0 0308 	sub.w	r3, r0, r8
 801d41e:	fa09 f303 	lsl.w	r3, r9, r3
 801d422:	4313      	orrs	r3, r2
 801d424:	9304      	str	r3, [sp, #16]
 801d426:	46a2      	mov	sl, r4
 801d428:	e7d2      	b.n	801d3d0 <_svfiprintf_r+0xa0>
 801d42a:	9b03      	ldr	r3, [sp, #12]
 801d42c:	1d19      	adds	r1, r3, #4
 801d42e:	681b      	ldr	r3, [r3, #0]
 801d430:	9103      	str	r1, [sp, #12]
 801d432:	2b00      	cmp	r3, #0
 801d434:	bfbb      	ittet	lt
 801d436:	425b      	neglt	r3, r3
 801d438:	f042 0202 	orrlt.w	r2, r2, #2
 801d43c:	9307      	strge	r3, [sp, #28]
 801d43e:	9307      	strlt	r3, [sp, #28]
 801d440:	bfb8      	it	lt
 801d442:	9204      	strlt	r2, [sp, #16]
 801d444:	7823      	ldrb	r3, [r4, #0]
 801d446:	2b2e      	cmp	r3, #46	@ 0x2e
 801d448:	d10a      	bne.n	801d460 <_svfiprintf_r+0x130>
 801d44a:	7863      	ldrb	r3, [r4, #1]
 801d44c:	2b2a      	cmp	r3, #42	@ 0x2a
 801d44e:	d132      	bne.n	801d4b6 <_svfiprintf_r+0x186>
 801d450:	9b03      	ldr	r3, [sp, #12]
 801d452:	1d1a      	adds	r2, r3, #4
 801d454:	681b      	ldr	r3, [r3, #0]
 801d456:	9203      	str	r2, [sp, #12]
 801d458:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d45c:	3402      	adds	r4, #2
 801d45e:	9305      	str	r3, [sp, #20]
 801d460:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d524 <_svfiprintf_r+0x1f4>
 801d464:	7821      	ldrb	r1, [r4, #0]
 801d466:	2203      	movs	r2, #3
 801d468:	4650      	mov	r0, sl
 801d46a:	f7e2 ff51 	bl	8000310 <memchr>
 801d46e:	b138      	cbz	r0, 801d480 <_svfiprintf_r+0x150>
 801d470:	9b04      	ldr	r3, [sp, #16]
 801d472:	eba0 000a 	sub.w	r0, r0, sl
 801d476:	2240      	movs	r2, #64	@ 0x40
 801d478:	4082      	lsls	r2, r0
 801d47a:	4313      	orrs	r3, r2
 801d47c:	3401      	adds	r4, #1
 801d47e:	9304      	str	r3, [sp, #16]
 801d480:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d484:	4824      	ldr	r0, [pc, #144]	@ (801d518 <_svfiprintf_r+0x1e8>)
 801d486:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d48a:	2206      	movs	r2, #6
 801d48c:	f7e2 ff40 	bl	8000310 <memchr>
 801d490:	2800      	cmp	r0, #0
 801d492:	d036      	beq.n	801d502 <_svfiprintf_r+0x1d2>
 801d494:	4b21      	ldr	r3, [pc, #132]	@ (801d51c <_svfiprintf_r+0x1ec>)
 801d496:	bb1b      	cbnz	r3, 801d4e0 <_svfiprintf_r+0x1b0>
 801d498:	9b03      	ldr	r3, [sp, #12]
 801d49a:	3307      	adds	r3, #7
 801d49c:	f023 0307 	bic.w	r3, r3, #7
 801d4a0:	3308      	adds	r3, #8
 801d4a2:	9303      	str	r3, [sp, #12]
 801d4a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d4a6:	4433      	add	r3, r6
 801d4a8:	9309      	str	r3, [sp, #36]	@ 0x24
 801d4aa:	e76a      	b.n	801d382 <_svfiprintf_r+0x52>
 801d4ac:	fb0c 3202 	mla	r2, ip, r2, r3
 801d4b0:	460c      	mov	r4, r1
 801d4b2:	2001      	movs	r0, #1
 801d4b4:	e7a8      	b.n	801d408 <_svfiprintf_r+0xd8>
 801d4b6:	2300      	movs	r3, #0
 801d4b8:	3401      	adds	r4, #1
 801d4ba:	9305      	str	r3, [sp, #20]
 801d4bc:	4619      	mov	r1, r3
 801d4be:	f04f 0c0a 	mov.w	ip, #10
 801d4c2:	4620      	mov	r0, r4
 801d4c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d4c8:	3a30      	subs	r2, #48	@ 0x30
 801d4ca:	2a09      	cmp	r2, #9
 801d4cc:	d903      	bls.n	801d4d6 <_svfiprintf_r+0x1a6>
 801d4ce:	2b00      	cmp	r3, #0
 801d4d0:	d0c6      	beq.n	801d460 <_svfiprintf_r+0x130>
 801d4d2:	9105      	str	r1, [sp, #20]
 801d4d4:	e7c4      	b.n	801d460 <_svfiprintf_r+0x130>
 801d4d6:	fb0c 2101 	mla	r1, ip, r1, r2
 801d4da:	4604      	mov	r4, r0
 801d4dc:	2301      	movs	r3, #1
 801d4de:	e7f0      	b.n	801d4c2 <_svfiprintf_r+0x192>
 801d4e0:	ab03      	add	r3, sp, #12
 801d4e2:	9300      	str	r3, [sp, #0]
 801d4e4:	462a      	mov	r2, r5
 801d4e6:	4b0e      	ldr	r3, [pc, #56]	@ (801d520 <_svfiprintf_r+0x1f0>)
 801d4e8:	a904      	add	r1, sp, #16
 801d4ea:	4638      	mov	r0, r7
 801d4ec:	f3af 8000 	nop.w
 801d4f0:	1c42      	adds	r2, r0, #1
 801d4f2:	4606      	mov	r6, r0
 801d4f4:	d1d6      	bne.n	801d4a4 <_svfiprintf_r+0x174>
 801d4f6:	89ab      	ldrh	r3, [r5, #12]
 801d4f8:	065b      	lsls	r3, r3, #25
 801d4fa:	f53f af2d 	bmi.w	801d358 <_svfiprintf_r+0x28>
 801d4fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d500:	e72c      	b.n	801d35c <_svfiprintf_r+0x2c>
 801d502:	ab03      	add	r3, sp, #12
 801d504:	9300      	str	r3, [sp, #0]
 801d506:	462a      	mov	r2, r5
 801d508:	4b05      	ldr	r3, [pc, #20]	@ (801d520 <_svfiprintf_r+0x1f0>)
 801d50a:	a904      	add	r1, sp, #16
 801d50c:	4638      	mov	r0, r7
 801d50e:	f000 f879 	bl	801d604 <_printf_i>
 801d512:	e7ed      	b.n	801d4f0 <_svfiprintf_r+0x1c0>
 801d514:	0801e48c 	.word	0x0801e48c
 801d518:	0801e496 	.word	0x0801e496
 801d51c:	00000000 	.word	0x00000000
 801d520:	0801d279 	.word	0x0801d279
 801d524:	0801e492 	.word	0x0801e492

0801d528 <_printf_common>:
 801d528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d52c:	4616      	mov	r6, r2
 801d52e:	4698      	mov	r8, r3
 801d530:	688a      	ldr	r2, [r1, #8]
 801d532:	690b      	ldr	r3, [r1, #16]
 801d534:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d538:	4293      	cmp	r3, r2
 801d53a:	bfb8      	it	lt
 801d53c:	4613      	movlt	r3, r2
 801d53e:	6033      	str	r3, [r6, #0]
 801d540:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d544:	4607      	mov	r7, r0
 801d546:	460c      	mov	r4, r1
 801d548:	b10a      	cbz	r2, 801d54e <_printf_common+0x26>
 801d54a:	3301      	adds	r3, #1
 801d54c:	6033      	str	r3, [r6, #0]
 801d54e:	6823      	ldr	r3, [r4, #0]
 801d550:	0699      	lsls	r1, r3, #26
 801d552:	bf42      	ittt	mi
 801d554:	6833      	ldrmi	r3, [r6, #0]
 801d556:	3302      	addmi	r3, #2
 801d558:	6033      	strmi	r3, [r6, #0]
 801d55a:	6825      	ldr	r5, [r4, #0]
 801d55c:	f015 0506 	ands.w	r5, r5, #6
 801d560:	d106      	bne.n	801d570 <_printf_common+0x48>
 801d562:	f104 0a19 	add.w	sl, r4, #25
 801d566:	68e3      	ldr	r3, [r4, #12]
 801d568:	6832      	ldr	r2, [r6, #0]
 801d56a:	1a9b      	subs	r3, r3, r2
 801d56c:	42ab      	cmp	r3, r5
 801d56e:	dc26      	bgt.n	801d5be <_printf_common+0x96>
 801d570:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d574:	6822      	ldr	r2, [r4, #0]
 801d576:	3b00      	subs	r3, #0
 801d578:	bf18      	it	ne
 801d57a:	2301      	movne	r3, #1
 801d57c:	0692      	lsls	r2, r2, #26
 801d57e:	d42b      	bmi.n	801d5d8 <_printf_common+0xb0>
 801d580:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801d584:	4641      	mov	r1, r8
 801d586:	4638      	mov	r0, r7
 801d588:	47c8      	blx	r9
 801d58a:	3001      	adds	r0, #1
 801d58c:	d01e      	beq.n	801d5cc <_printf_common+0xa4>
 801d58e:	6823      	ldr	r3, [r4, #0]
 801d590:	6922      	ldr	r2, [r4, #16]
 801d592:	f003 0306 	and.w	r3, r3, #6
 801d596:	2b04      	cmp	r3, #4
 801d598:	bf02      	ittt	eq
 801d59a:	68e5      	ldreq	r5, [r4, #12]
 801d59c:	6833      	ldreq	r3, [r6, #0]
 801d59e:	1aed      	subeq	r5, r5, r3
 801d5a0:	68a3      	ldr	r3, [r4, #8]
 801d5a2:	bf0c      	ite	eq
 801d5a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d5a8:	2500      	movne	r5, #0
 801d5aa:	4293      	cmp	r3, r2
 801d5ac:	bfc4      	itt	gt
 801d5ae:	1a9b      	subgt	r3, r3, r2
 801d5b0:	18ed      	addgt	r5, r5, r3
 801d5b2:	2600      	movs	r6, #0
 801d5b4:	341a      	adds	r4, #26
 801d5b6:	42b5      	cmp	r5, r6
 801d5b8:	d11a      	bne.n	801d5f0 <_printf_common+0xc8>
 801d5ba:	2000      	movs	r0, #0
 801d5bc:	e008      	b.n	801d5d0 <_printf_common+0xa8>
 801d5be:	2301      	movs	r3, #1
 801d5c0:	4652      	mov	r2, sl
 801d5c2:	4641      	mov	r1, r8
 801d5c4:	4638      	mov	r0, r7
 801d5c6:	47c8      	blx	r9
 801d5c8:	3001      	adds	r0, #1
 801d5ca:	d103      	bne.n	801d5d4 <_printf_common+0xac>
 801d5cc:	f04f 30ff 	mov.w	r0, #4294967295
 801d5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d5d4:	3501      	adds	r5, #1
 801d5d6:	e7c6      	b.n	801d566 <_printf_common+0x3e>
 801d5d8:	18e1      	adds	r1, r4, r3
 801d5da:	1c5a      	adds	r2, r3, #1
 801d5dc:	2030      	movs	r0, #48	@ 0x30
 801d5de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801d5e2:	4422      	add	r2, r4
 801d5e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d5e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d5ec:	3302      	adds	r3, #2
 801d5ee:	e7c7      	b.n	801d580 <_printf_common+0x58>
 801d5f0:	2301      	movs	r3, #1
 801d5f2:	4622      	mov	r2, r4
 801d5f4:	4641      	mov	r1, r8
 801d5f6:	4638      	mov	r0, r7
 801d5f8:	47c8      	blx	r9
 801d5fa:	3001      	adds	r0, #1
 801d5fc:	d0e6      	beq.n	801d5cc <_printf_common+0xa4>
 801d5fe:	3601      	adds	r6, #1
 801d600:	e7d9      	b.n	801d5b6 <_printf_common+0x8e>
	...

0801d604 <_printf_i>:
 801d604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d608:	7e0f      	ldrb	r7, [r1, #24]
 801d60a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d60c:	2f78      	cmp	r7, #120	@ 0x78
 801d60e:	4691      	mov	r9, r2
 801d610:	4680      	mov	r8, r0
 801d612:	460c      	mov	r4, r1
 801d614:	469a      	mov	sl, r3
 801d616:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d61a:	d807      	bhi.n	801d62c <_printf_i+0x28>
 801d61c:	2f62      	cmp	r7, #98	@ 0x62
 801d61e:	d80a      	bhi.n	801d636 <_printf_i+0x32>
 801d620:	2f00      	cmp	r7, #0
 801d622:	f000 80d1 	beq.w	801d7c8 <_printf_i+0x1c4>
 801d626:	2f58      	cmp	r7, #88	@ 0x58
 801d628:	f000 80b8 	beq.w	801d79c <_printf_i+0x198>
 801d62c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d630:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d634:	e03a      	b.n	801d6ac <_printf_i+0xa8>
 801d636:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d63a:	2b15      	cmp	r3, #21
 801d63c:	d8f6      	bhi.n	801d62c <_printf_i+0x28>
 801d63e:	a101      	add	r1, pc, #4	@ (adr r1, 801d644 <_printf_i+0x40>)
 801d640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d644:	0801d69d 	.word	0x0801d69d
 801d648:	0801d6b1 	.word	0x0801d6b1
 801d64c:	0801d62d 	.word	0x0801d62d
 801d650:	0801d62d 	.word	0x0801d62d
 801d654:	0801d62d 	.word	0x0801d62d
 801d658:	0801d62d 	.word	0x0801d62d
 801d65c:	0801d6b1 	.word	0x0801d6b1
 801d660:	0801d62d 	.word	0x0801d62d
 801d664:	0801d62d 	.word	0x0801d62d
 801d668:	0801d62d 	.word	0x0801d62d
 801d66c:	0801d62d 	.word	0x0801d62d
 801d670:	0801d7af 	.word	0x0801d7af
 801d674:	0801d6db 	.word	0x0801d6db
 801d678:	0801d769 	.word	0x0801d769
 801d67c:	0801d62d 	.word	0x0801d62d
 801d680:	0801d62d 	.word	0x0801d62d
 801d684:	0801d7d1 	.word	0x0801d7d1
 801d688:	0801d62d 	.word	0x0801d62d
 801d68c:	0801d6db 	.word	0x0801d6db
 801d690:	0801d62d 	.word	0x0801d62d
 801d694:	0801d62d 	.word	0x0801d62d
 801d698:	0801d771 	.word	0x0801d771
 801d69c:	6833      	ldr	r3, [r6, #0]
 801d69e:	1d1a      	adds	r2, r3, #4
 801d6a0:	681b      	ldr	r3, [r3, #0]
 801d6a2:	6032      	str	r2, [r6, #0]
 801d6a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d6a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d6ac:	2301      	movs	r3, #1
 801d6ae:	e09c      	b.n	801d7ea <_printf_i+0x1e6>
 801d6b0:	6833      	ldr	r3, [r6, #0]
 801d6b2:	6820      	ldr	r0, [r4, #0]
 801d6b4:	1d19      	adds	r1, r3, #4
 801d6b6:	6031      	str	r1, [r6, #0]
 801d6b8:	0606      	lsls	r6, r0, #24
 801d6ba:	d501      	bpl.n	801d6c0 <_printf_i+0xbc>
 801d6bc:	681d      	ldr	r5, [r3, #0]
 801d6be:	e003      	b.n	801d6c8 <_printf_i+0xc4>
 801d6c0:	0645      	lsls	r5, r0, #25
 801d6c2:	d5fb      	bpl.n	801d6bc <_printf_i+0xb8>
 801d6c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d6c8:	2d00      	cmp	r5, #0
 801d6ca:	da03      	bge.n	801d6d4 <_printf_i+0xd0>
 801d6cc:	232d      	movs	r3, #45	@ 0x2d
 801d6ce:	426d      	negs	r5, r5
 801d6d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d6d4:	4858      	ldr	r0, [pc, #352]	@ (801d838 <_printf_i+0x234>)
 801d6d6:	230a      	movs	r3, #10
 801d6d8:	e011      	b.n	801d6fe <_printf_i+0xfa>
 801d6da:	6821      	ldr	r1, [r4, #0]
 801d6dc:	6833      	ldr	r3, [r6, #0]
 801d6de:	0608      	lsls	r0, r1, #24
 801d6e0:	f853 5b04 	ldr.w	r5, [r3], #4
 801d6e4:	d402      	bmi.n	801d6ec <_printf_i+0xe8>
 801d6e6:	0649      	lsls	r1, r1, #25
 801d6e8:	bf48      	it	mi
 801d6ea:	b2ad      	uxthmi	r5, r5
 801d6ec:	2f6f      	cmp	r7, #111	@ 0x6f
 801d6ee:	4852      	ldr	r0, [pc, #328]	@ (801d838 <_printf_i+0x234>)
 801d6f0:	6033      	str	r3, [r6, #0]
 801d6f2:	bf14      	ite	ne
 801d6f4:	230a      	movne	r3, #10
 801d6f6:	2308      	moveq	r3, #8
 801d6f8:	2100      	movs	r1, #0
 801d6fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d6fe:	6866      	ldr	r6, [r4, #4]
 801d700:	60a6      	str	r6, [r4, #8]
 801d702:	2e00      	cmp	r6, #0
 801d704:	db05      	blt.n	801d712 <_printf_i+0x10e>
 801d706:	6821      	ldr	r1, [r4, #0]
 801d708:	432e      	orrs	r6, r5
 801d70a:	f021 0104 	bic.w	r1, r1, #4
 801d70e:	6021      	str	r1, [r4, #0]
 801d710:	d04b      	beq.n	801d7aa <_printf_i+0x1a6>
 801d712:	4616      	mov	r6, r2
 801d714:	fbb5 f1f3 	udiv	r1, r5, r3
 801d718:	fb03 5711 	mls	r7, r3, r1, r5
 801d71c:	5dc7      	ldrb	r7, [r0, r7]
 801d71e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d722:	462f      	mov	r7, r5
 801d724:	42bb      	cmp	r3, r7
 801d726:	460d      	mov	r5, r1
 801d728:	d9f4      	bls.n	801d714 <_printf_i+0x110>
 801d72a:	2b08      	cmp	r3, #8
 801d72c:	d10b      	bne.n	801d746 <_printf_i+0x142>
 801d72e:	6823      	ldr	r3, [r4, #0]
 801d730:	07df      	lsls	r7, r3, #31
 801d732:	d508      	bpl.n	801d746 <_printf_i+0x142>
 801d734:	6923      	ldr	r3, [r4, #16]
 801d736:	6861      	ldr	r1, [r4, #4]
 801d738:	4299      	cmp	r1, r3
 801d73a:	bfde      	ittt	le
 801d73c:	2330      	movle	r3, #48	@ 0x30
 801d73e:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d742:	f106 36ff 	addle.w	r6, r6, #4294967295
 801d746:	1b92      	subs	r2, r2, r6
 801d748:	6122      	str	r2, [r4, #16]
 801d74a:	f8cd a000 	str.w	sl, [sp]
 801d74e:	464b      	mov	r3, r9
 801d750:	aa03      	add	r2, sp, #12
 801d752:	4621      	mov	r1, r4
 801d754:	4640      	mov	r0, r8
 801d756:	f7ff fee7 	bl	801d528 <_printf_common>
 801d75a:	3001      	adds	r0, #1
 801d75c:	d14a      	bne.n	801d7f4 <_printf_i+0x1f0>
 801d75e:	f04f 30ff 	mov.w	r0, #4294967295
 801d762:	b004      	add	sp, #16
 801d764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d768:	6823      	ldr	r3, [r4, #0]
 801d76a:	f043 0320 	orr.w	r3, r3, #32
 801d76e:	6023      	str	r3, [r4, #0]
 801d770:	4832      	ldr	r0, [pc, #200]	@ (801d83c <_printf_i+0x238>)
 801d772:	2778      	movs	r7, #120	@ 0x78
 801d774:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d778:	6823      	ldr	r3, [r4, #0]
 801d77a:	6831      	ldr	r1, [r6, #0]
 801d77c:	061f      	lsls	r7, r3, #24
 801d77e:	f851 5b04 	ldr.w	r5, [r1], #4
 801d782:	d402      	bmi.n	801d78a <_printf_i+0x186>
 801d784:	065f      	lsls	r7, r3, #25
 801d786:	bf48      	it	mi
 801d788:	b2ad      	uxthmi	r5, r5
 801d78a:	6031      	str	r1, [r6, #0]
 801d78c:	07d9      	lsls	r1, r3, #31
 801d78e:	bf44      	itt	mi
 801d790:	f043 0320 	orrmi.w	r3, r3, #32
 801d794:	6023      	strmi	r3, [r4, #0]
 801d796:	b11d      	cbz	r5, 801d7a0 <_printf_i+0x19c>
 801d798:	2310      	movs	r3, #16
 801d79a:	e7ad      	b.n	801d6f8 <_printf_i+0xf4>
 801d79c:	4826      	ldr	r0, [pc, #152]	@ (801d838 <_printf_i+0x234>)
 801d79e:	e7e9      	b.n	801d774 <_printf_i+0x170>
 801d7a0:	6823      	ldr	r3, [r4, #0]
 801d7a2:	f023 0320 	bic.w	r3, r3, #32
 801d7a6:	6023      	str	r3, [r4, #0]
 801d7a8:	e7f6      	b.n	801d798 <_printf_i+0x194>
 801d7aa:	4616      	mov	r6, r2
 801d7ac:	e7bd      	b.n	801d72a <_printf_i+0x126>
 801d7ae:	6833      	ldr	r3, [r6, #0]
 801d7b0:	6825      	ldr	r5, [r4, #0]
 801d7b2:	6961      	ldr	r1, [r4, #20]
 801d7b4:	1d18      	adds	r0, r3, #4
 801d7b6:	6030      	str	r0, [r6, #0]
 801d7b8:	062e      	lsls	r6, r5, #24
 801d7ba:	681b      	ldr	r3, [r3, #0]
 801d7bc:	d501      	bpl.n	801d7c2 <_printf_i+0x1be>
 801d7be:	6019      	str	r1, [r3, #0]
 801d7c0:	e002      	b.n	801d7c8 <_printf_i+0x1c4>
 801d7c2:	0668      	lsls	r0, r5, #25
 801d7c4:	d5fb      	bpl.n	801d7be <_printf_i+0x1ba>
 801d7c6:	8019      	strh	r1, [r3, #0]
 801d7c8:	2300      	movs	r3, #0
 801d7ca:	6123      	str	r3, [r4, #16]
 801d7cc:	4616      	mov	r6, r2
 801d7ce:	e7bc      	b.n	801d74a <_printf_i+0x146>
 801d7d0:	6833      	ldr	r3, [r6, #0]
 801d7d2:	1d1a      	adds	r2, r3, #4
 801d7d4:	6032      	str	r2, [r6, #0]
 801d7d6:	681e      	ldr	r6, [r3, #0]
 801d7d8:	6862      	ldr	r2, [r4, #4]
 801d7da:	2100      	movs	r1, #0
 801d7dc:	4630      	mov	r0, r6
 801d7de:	f7e2 fd97 	bl	8000310 <memchr>
 801d7e2:	b108      	cbz	r0, 801d7e8 <_printf_i+0x1e4>
 801d7e4:	1b80      	subs	r0, r0, r6
 801d7e6:	6060      	str	r0, [r4, #4]
 801d7e8:	6863      	ldr	r3, [r4, #4]
 801d7ea:	6123      	str	r3, [r4, #16]
 801d7ec:	2300      	movs	r3, #0
 801d7ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d7f2:	e7aa      	b.n	801d74a <_printf_i+0x146>
 801d7f4:	6923      	ldr	r3, [r4, #16]
 801d7f6:	4632      	mov	r2, r6
 801d7f8:	4649      	mov	r1, r9
 801d7fa:	4640      	mov	r0, r8
 801d7fc:	47d0      	blx	sl
 801d7fe:	3001      	adds	r0, #1
 801d800:	d0ad      	beq.n	801d75e <_printf_i+0x15a>
 801d802:	6823      	ldr	r3, [r4, #0]
 801d804:	079b      	lsls	r3, r3, #30
 801d806:	d413      	bmi.n	801d830 <_printf_i+0x22c>
 801d808:	68e0      	ldr	r0, [r4, #12]
 801d80a:	9b03      	ldr	r3, [sp, #12]
 801d80c:	4298      	cmp	r0, r3
 801d80e:	bfb8      	it	lt
 801d810:	4618      	movlt	r0, r3
 801d812:	e7a6      	b.n	801d762 <_printf_i+0x15e>
 801d814:	2301      	movs	r3, #1
 801d816:	4632      	mov	r2, r6
 801d818:	4649      	mov	r1, r9
 801d81a:	4640      	mov	r0, r8
 801d81c:	47d0      	blx	sl
 801d81e:	3001      	adds	r0, #1
 801d820:	d09d      	beq.n	801d75e <_printf_i+0x15a>
 801d822:	3501      	adds	r5, #1
 801d824:	68e3      	ldr	r3, [r4, #12]
 801d826:	9903      	ldr	r1, [sp, #12]
 801d828:	1a5b      	subs	r3, r3, r1
 801d82a:	42ab      	cmp	r3, r5
 801d82c:	dcf2      	bgt.n	801d814 <_printf_i+0x210>
 801d82e:	e7eb      	b.n	801d808 <_printf_i+0x204>
 801d830:	2500      	movs	r5, #0
 801d832:	f104 0619 	add.w	r6, r4, #25
 801d836:	e7f5      	b.n	801d824 <_printf_i+0x220>
 801d838:	0801e49d 	.word	0x0801e49d
 801d83c:	0801e4ae 	.word	0x0801e4ae

0801d840 <memmove>:
 801d840:	4288      	cmp	r0, r1
 801d842:	b510      	push	{r4, lr}
 801d844:	eb01 0402 	add.w	r4, r1, r2
 801d848:	d902      	bls.n	801d850 <memmove+0x10>
 801d84a:	4284      	cmp	r4, r0
 801d84c:	4623      	mov	r3, r4
 801d84e:	d807      	bhi.n	801d860 <memmove+0x20>
 801d850:	1e43      	subs	r3, r0, #1
 801d852:	42a1      	cmp	r1, r4
 801d854:	d008      	beq.n	801d868 <memmove+0x28>
 801d856:	f811 2b01 	ldrb.w	r2, [r1], #1
 801d85a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801d85e:	e7f8      	b.n	801d852 <memmove+0x12>
 801d860:	4402      	add	r2, r0
 801d862:	4601      	mov	r1, r0
 801d864:	428a      	cmp	r2, r1
 801d866:	d100      	bne.n	801d86a <memmove+0x2a>
 801d868:	bd10      	pop	{r4, pc}
 801d86a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801d86e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801d872:	e7f7      	b.n	801d864 <memmove+0x24>

0801d874 <_sbrk_r>:
 801d874:	b538      	push	{r3, r4, r5, lr}
 801d876:	4d06      	ldr	r5, [pc, #24]	@ (801d890 <_sbrk_r+0x1c>)
 801d878:	2300      	movs	r3, #0
 801d87a:	4604      	mov	r4, r0
 801d87c:	4608      	mov	r0, r1
 801d87e:	602b      	str	r3, [r5, #0]
 801d880:	f7f7 f91a 	bl	8014ab8 <_sbrk>
 801d884:	1c43      	adds	r3, r0, #1
 801d886:	d102      	bne.n	801d88e <_sbrk_r+0x1a>
 801d888:	682b      	ldr	r3, [r5, #0]
 801d88a:	b103      	cbz	r3, 801d88e <_sbrk_r+0x1a>
 801d88c:	6023      	str	r3, [r4, #0]
 801d88e:	bd38      	pop	{r3, r4, r5, pc}
 801d890:	24015f08 	.word	0x24015f08

0801d894 <_realloc_r>:
 801d894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d898:	4607      	mov	r7, r0
 801d89a:	4614      	mov	r4, r2
 801d89c:	460d      	mov	r5, r1
 801d89e:	b921      	cbnz	r1, 801d8aa <_realloc_r+0x16>
 801d8a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d8a4:	4611      	mov	r1, r2
 801d8a6:	f7ff bc5b 	b.w	801d160 <_malloc_r>
 801d8aa:	b92a      	cbnz	r2, 801d8b8 <_realloc_r+0x24>
 801d8ac:	f7ff fbec 	bl	801d088 <_free_r>
 801d8b0:	4625      	mov	r5, r4
 801d8b2:	4628      	mov	r0, r5
 801d8b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d8b8:	f000 f81a 	bl	801d8f0 <_malloc_usable_size_r>
 801d8bc:	4284      	cmp	r4, r0
 801d8be:	4606      	mov	r6, r0
 801d8c0:	d802      	bhi.n	801d8c8 <_realloc_r+0x34>
 801d8c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801d8c6:	d8f4      	bhi.n	801d8b2 <_realloc_r+0x1e>
 801d8c8:	4621      	mov	r1, r4
 801d8ca:	4638      	mov	r0, r7
 801d8cc:	f7ff fc48 	bl	801d160 <_malloc_r>
 801d8d0:	4680      	mov	r8, r0
 801d8d2:	b908      	cbnz	r0, 801d8d8 <_realloc_r+0x44>
 801d8d4:	4645      	mov	r5, r8
 801d8d6:	e7ec      	b.n	801d8b2 <_realloc_r+0x1e>
 801d8d8:	42b4      	cmp	r4, r6
 801d8da:	4622      	mov	r2, r4
 801d8dc:	4629      	mov	r1, r5
 801d8de:	bf28      	it	cs
 801d8e0:	4632      	movcs	r2, r6
 801d8e2:	f7ff fbc3 	bl	801d06c <memcpy>
 801d8e6:	4629      	mov	r1, r5
 801d8e8:	4638      	mov	r0, r7
 801d8ea:	f7ff fbcd 	bl	801d088 <_free_r>
 801d8ee:	e7f1      	b.n	801d8d4 <_realloc_r+0x40>

0801d8f0 <_malloc_usable_size_r>:
 801d8f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d8f4:	1f18      	subs	r0, r3, #4
 801d8f6:	2b00      	cmp	r3, #0
 801d8f8:	bfbc      	itt	lt
 801d8fa:	580b      	ldrlt	r3, [r1, r0]
 801d8fc:	18c0      	addlt	r0, r0, r3
 801d8fe:	4770      	bx	lr

0801d900 <_init>:
 801d900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d902:	bf00      	nop
 801d904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d906:	bc08      	pop	{r3}
 801d908:	469e      	mov	lr, r3
 801d90a:	4770      	bx	lr

0801d90c <_fini>:
 801d90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d90e:	bf00      	nop
 801d910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d912:	bc08      	pop	{r3}
 801d914:	469e      	mov	lr, r3
 801d916:	4770      	bx	lr
