# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_top_level_module.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \
"../../../../lab2_top_level_module.srcs/sources_1/ip/blk_memB_gen_0/blk_memB_gen_0_sim_netlist.vhdl" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/new/PowerOnReset.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/new/counter_3Bits.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/new/lab2_FSM.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/lab2_ROM_generated.srcs/sources_1/new/lab2_ROM_gen.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/new/package_inf_rom.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/new/lab2_ROM_inf.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/sources_1/new/lab2_comparador_salida.vhd" \
"../../../../../lab2_dual_port_ram/lab2_dual_port_ram.srcs/sources_1/new/lab2_dual_port_ram_gen.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/new/lad2_bloque_sumador.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd" \

# Do not sort compile order
nosort
