$date
	Thu Sep 20 15:54:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out3 $end
$var wire 1 % out2 $end
$var wire 1 & out1 $end
$var wire 1 ' out0 $end
$upscope $end
$scope module behavioralFullAdder $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * carryin $end
$var wire 1 + sum $end
$var wire 1 , carryout $end
$upscope $end
$scope module behavioralMultiplexer $end
$var wire 1 - address0 $end
$var wire 1 . address1 $end
$var wire 1 / in0 $end
$var wire 1 0 in1 $end
$var wire 1 1 in2 $end
$var wire 1 2 in3 $end
$var wire 1 3 out $end
$var wire 4 4 inputs [3:0] $end
$var wire 2 5 address [1:0] $end
$upscope $end
$scope module testAll $end
$scope module adder $end
$var wire 1 6 sum $end
$var wire 1 7 carryout $end
$var reg 1 8 addr0 $end
$var reg 1 9 addr1 $end
$var reg 1 : carryin $end
$scope module adder $end
$var wire 1 ; AB $end
$var wire 1 < AxorB $end
$var wire 1 = AxorBC $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : carryin $end
$var wire 1 7 carryout $end
$var wire 1 6 sum $end
$upscope $end
$upscope $end
$scope module decoder $end
$var wire 1 > out3 $end
$var wire 1 ? out2 $end
$var wire 1 @ out1 $end
$var wire 1 A out0 $end
$var reg 1 B addr0 $end
$var reg 1 C addr1 $end
$var reg 1 D enable $end
$scope module decoder $end
$var wire 1 B address0 $end
$var wire 1 C address1 $end
$var wire 1 D enable $end
$var wire 1 E nA $end
$var wire 1 F nB $end
$var wire 1 A out0 $end
$var wire 1 @ out1 $end
$var wire 1 ? out2 $end
$var wire 1 > out3 $end
$upscope $end
$upscope $end
$scope module multiplexer $end
$var wire 1 G out $end
$var reg 1 H addr0 $end
$var reg 1 I addr1 $end
$var reg 1 J in0 $end
$var reg 1 K in1 $end
$var reg 1 L in2 $end
$var reg 1 M in3 $end
$scope module multiplexer $end
$var wire 1 N Nadd1Nadd2 $end
$var wire 1 O Nadd1add2 $end
$var wire 1 P Naddress0 $end
$var wire 1 Q Naddress1 $end
$var wire 1 R OneOut $end
$var wire 1 S ThreeOut $end
$var wire 1 T TwoOut $end
$var wire 1 U ZeroOut $end
$var wire 1 V add1Nadd2 $end
$var wire 1 W add1add2 $end
$var wire 1 H address0 $end
$var wire 1 I address1 $end
$var wire 1 J in0 $end
$var wire 1 K in1 $end
$var wire 1 L in2 $end
$var wire 1 M in3 $end
$var wire 1 G out $end
$var wire 1 X outVal1 $end
$var wire 1 Y outVal2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module behavioralDecoder $end
$upscope $end
$scope module behavioralFullAdder $end
$upscope $end
$scope module behavioralMultiplexer $end
$upscope $end
$scope module testAll $end
$scope module adder $end
$scope module adder $end
$upscope $end
$upscope $end
$scope module decoder $end
$scope module decoder $end
$upscope $end
$upscope $end
$scope module multiplexer $end
$scope module multiplexer $end
$upscope $end
$upscope $end
$upscope $end
$scope module behavioralDecoder $end
$upscope $end
$scope module behavioralFullAdder $end
$upscope $end
$scope module behavioralMultiplexer $end
$upscope $end
$scope module testAll $end
$scope module adder $end
$scope module adder $end
$upscope $end
$upscope $end
$scope module decoder $end
$scope module decoder $end
$upscope $end
$upscope $end
$scope module multiplexer $end
$scope module multiplexer $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
0M
0L
0K
1J
0I
0H
xG
xF
xE
0D
0C
0B
xA
x@
x?
x>
x=
x<
x;
0:
09
08
x7
x6
bz 5
bz 4
x3
z2
z1
z0
z/
z.
z-
x,
x+
z*
z)
z(
x'
x&
x%
x$
z#
z"
z!
$end
#50000
1F
1E
1Q
1P
0S
0W
0T
0O
0R
0V
0>
0@
0?
0A
0=
0;
0<
#100000
1N
07
06
#150000
1U
#200000
1X
#250000
1Y
#300000
1G
#1000000
1:
1B
1H
#1050000
16
0E
0P
1V
#1100000
0N
#1150000
0U
#1200000
0X
#1250000
0Y
#1300000
0G
#2000000
0:
19
1C
0B
1I
#2050000
06
1<
0F
1E
0Q
1W
#2100000
16
0V
#3000000
1:
1B
0H
#3050000
06
1=
0E
1P
0W
#3100000
17
1O
#4000000
0:
09
18
0C
0B
1D
1K
0J
0I
#4050000
16
0=
1F
1E
1Q
0O
#4100000
07
1A
1N
#5000000
1:
1B
1H
#5050000
06
1=
0E
1@
0P
1V
#5100000
17
0A
0N
1R
#5150000
1X
#5200000
1Y
#5250000
1G
#6000000
0:
19
1C
0B
1I
0H
#6050000
16
0=
0<
1;
0F
1E
0@
0Q
1P
0V
#6100000
06
1?
1O
0R
#6150000
0X
#6200000
0Y
#6250000
0G
#7000000
1:
1B
1H
#7050000
16
0E
1>
0P
1W
#7100000
0?
0O
#8000000
1L
0K
0I
0H
