{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162.v@108:118@HdlStmAssign", "    wire              up_rack_s;\n    \n    // signal name changes\n    \n    assign up_clk = s_axi_aclk;\n    assign up_rstn = s_axi_aresetn;\n\n    // defaults\n\n    assign tx_valid = 1'b1;\n    \n"], "Clone Blocks": [["hdl/library/axi_ad9144/axi_ad9144.v@126:136", "  wire    [ 31:0]                         up_rdata_s;\n  wire                                    up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // dual/quad cores\n\n  assign tx_valid = 1'b1;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@110:120", "  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign tx_valid = 1'b1;\n\n  // device interface\n\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@105:115", "  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // up bus interface\n\n  up_axi i_up_axi (\n    .up_rstn (up_rstn),\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@107:117", "    wire    [ 31:0]   up_rdata_s;\n    wire              up_rack_s;\n    \n    // signal name changes\n    \n    assign up_clk = s_axi_aclk;\n    assign up_rstn = s_axi_aresetn;\n\n    // defaults\n\n    assign tx_valid = 1'b1;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@241:251", "  wire              up_clk;\n\n  // signal name changes\n\n  assign up_rstn = s_axi_aresetn;\n  assign up_clk = s_axi_aclk;\n\n  // switching regulator clocks (~602K)\n \n  assign psync = up_psync;\n\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@111:121", "  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n  assign tx_valid = 1'b1;\n\n  // device interface\n\n  axi_ad9152_if i_if (\n"]], "Diff Content": {"Delete": [[113, "    assign up_rstn = s_axi_aresetn;\n"]], "Add": []}}