Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 24 21:51:05 2024
| Host         : 7R74KS3-A081 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Project_1_wrapper_timing_summary_routed.rpt -pb Project_1_wrapper_timing_summary_routed.pb -rpx Project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Project_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.037        0.000                      0                  337        0.151        0.000                      0                  337        3.000        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
sys_clock                       {0.000 5.000}      10.000          100.000         
  clk_out1_Project_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_Project_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_Project_1_clk_wiz_0        4.037        0.000                      0                  337        0.151        0.000                      0                  337        4.500        0.000                       0                   145  
  clkfbout_Project_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_1_clk_wiz_0
  To Clock:  clk_out1_Project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 3.164ns (53.339%)  route 2.768ns (46.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.704 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.704    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.038 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.038    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1_n_6
    SLICE_X62Y90         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.507     8.511    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y90         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[29]/C
                         clock pessimism              0.576     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062     9.075    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[29]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 3.143ns (53.173%)  route 2.768ns (46.827%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.704 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.704    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.017 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.017    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1_n_4
    SLICE_X62Y90         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.507     8.511    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y90         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[31]/C
                         clock pessimism              0.576     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062     9.075    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[31]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 3.069ns (52.579%)  route 2.768ns (47.421%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.704 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.704    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.943 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.943    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1_n_5
    SLICE_X62Y90         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.507     8.511    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y90         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[30]/C
                         clock pessimism              0.576     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062     9.075    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[30]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 3.053ns (52.449%)  route 2.768ns (47.551%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.704 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.704    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.927 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.927    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1_n_7
    SLICE_X62Y90         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.507     8.511    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y90         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]/C
                         clock pessimism              0.576     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.062     9.075    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 3.050ns (52.425%)  route 2.768ns (47.575%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.924 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.924    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_6
    SLICE_X62Y89         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.507     8.511    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y89         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[25]/C
                         clock pessimism              0.576     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.062     9.075    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[25]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 3.029ns (52.252%)  route 2.768ns (47.748%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.903 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.903    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_4
    SLICE_X62Y89         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.507     8.511    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y89         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[27]/C
                         clock pessimism              0.576     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.062     9.075    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[27]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.955ns (51.635%)  route 2.768ns (48.365%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.829 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.829    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_5
    SLICE_X62Y89         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.507     8.511    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y89         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[26]/C
                         clock pessimism              0.576     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.062     9.075    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[26]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.939ns (51.499%)  route 2.768ns (48.501%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.813 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.813    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_7
    SLICE_X62Y89         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.507     8.511    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y89         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]/C
                         clock pessimism              0.576     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.062     9.075    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.936ns (51.474%)  route 2.768ns (48.526%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.810 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.810    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_6
    SLICE_X62Y88         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.506     8.510    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y88         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[21]/C
                         clock pessimism              0.576     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)        0.062     9.074    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[21]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 2.915ns (51.294%)  route 2.768ns (48.706%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.618    -0.894    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y83         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]/Q
                         net (fo=3, routed)           0.824     0.386    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[3]
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.510 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.510    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_6_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.060 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.060    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.174 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.174    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.288    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=36, routed)          1.944     3.346    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X62Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.470 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.470    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.020 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.020    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.134    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.248 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.362 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.362    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.789 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.789    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_4
    SLICE_X62Y88         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         1.506     8.510    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y88         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[23]/C
                         clock pessimism              0.576     9.086    
                         clock uncertainty           -0.074     9.012    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)        0.062     9.074    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[23]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  4.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.590    -0.591    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X61Y89         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.352    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg_n_0_[0]
    SLICE_X60Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.307 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[1]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.830    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X60Y89         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.120    -0.458    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.591    -0.590    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X65Y88         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.339    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[1]
    SLICE_X65Y87         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.859    -0.830    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X65Y87         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o_reg[1]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.066    -0.510    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.591    -0.590    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X65Y88         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.327    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[0]
    SLICE_X65Y87         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.859    -0.830    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X65Y87         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o_reg[0]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.070    -0.506    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/new_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.592    -0.589    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X65Y90         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/Q
                         net (fo=3, routed)           0.169    -0.279    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.043    -0.236 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/new_data_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master_n_3
    SLICE_X65Y90         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/new_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.827    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/aclk
    SLICE_X65Y90         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/new_data_reg/C
                         clock pessimism              0.238    -0.589    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.107    -0.482    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/new_data_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.551%)  route 0.168ns (47.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.592    -0.589    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X63Y90         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/state_reg/Q
                         net (fo=12, routed)          0.168    -0.280    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/state_reg_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.235 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.827    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X65Y91         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.091    -0.482    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/param_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/param_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.590    -0.591    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X59Y88         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/param_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  Project_1_i/digilent_jstk2_0/U0/param_count_reg[0]/Q
                         net (fo=4, routed)           0.155    -0.296    Project_1_i/digilent_jstk2_0/U0/param_count_reg_n_0_[0]
    SLICE_X59Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  Project_1_i/digilent_jstk2_0/U0/param_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    Project_1_i/digilent_jstk2_0/U0/param_count[0]_i_1_n_0
    SLICE_X59Y88         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/param_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.830    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X59Y88         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/param_count_reg[0]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.092    -0.499    Project_1_i/digilent_jstk2_0/U0/param_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.589    -0.592    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X65Y85         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  Project_1_i/digilent_jstk2_0/U0/count_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.341    Project_1_i/digilent_jstk2_0/U0/count[0]
    SLICE_X64Y84         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158    -0.183 r  Project_1_i/digilent_jstk2_0/U0/count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.183    Project_1_i/digilent_jstk2_0/U0/data0[1]
    SLICE_X64Y84         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.857    -0.832    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X64Y84         FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/count_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.134    -0.444    Project_1_i/digilent_jstk2_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.592    -0.589    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X65Y90         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/Q
                         net (fo=3, routed)           0.167    -0.281    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready
    SLICE_X65Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.827    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X65Y90         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C
                         clock pessimism              0.238    -0.589    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.091    -0.498    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.590    -0.591    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X61Y89         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.283    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg_n_0_[0]
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.238 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[0]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.830    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X61Y89         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.091    -0.500    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.592    -0.589    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X62Y91         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_reg/Q
                         net (fo=2, routed)           0.185    -0.264    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en
    SLICE_X62Y91         LUT4 (Prop_lut4_I2_O)        0.042    -0.222 r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.222    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.827    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X62Y91         FDRE                                         r  Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_reg/C
                         clock pessimism              0.238    -0.589    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.105    -0.484    Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_en_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Project_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Project_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y90     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/data_ready_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y91     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y91     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y91     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y91     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y91     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y90     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y90     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y89     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/mosi_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y88     Project_1_i/digilent_jstk2_0/U0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y88     Project_1_i/digilent_jstk2_0/U0/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y88     Project_1_i/digilent_jstk2_0/U0/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y88     Project_1_i/digilent_jstk2_0/U0/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y89     Project_1_i/digilent_jstk2_0/U0/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y89     Project_1_i/digilent_jstk2_0/U0/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y89     Project_1_i/digilent_jstk2_0/U0/count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y90     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y89     Project_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/sclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y87     Project_1_i/digilent_jstk2_0/U0/FSM_sequential_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y87     Project_1_i/digilent_jstk2_0/U0/FSM_sequential_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y87     Project_1_i/digilent_jstk2_0/U0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y87     Project_1_i/digilent_jstk2_0/U0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y87     Project_1_i/digilent_jstk2_0/U0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y87     Project_1_i/digilent_jstk2_0/U0/count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Project_1_clk_wiz_0
  To Clock:  clkfbout_Project_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Project_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Project_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



