// Seed: 1489537428
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_11;
  wire id_12;
  assign id_12 = id_11;
  logic id_13;
  logic id_14;
  ;
  assign id_8 = id_9;
  assign id_11[id_5] = id_1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_6
  );
endmodule
