/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  reg [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [18:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [13:0] celloutsig_0_47z;
  wire [11:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [20:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [2:0] celloutsig_0_78z;
  wire [16:0] celloutsig_0_79z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_80z;
  reg [36:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [41:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = ~(celloutsig_0_20z | celloutsig_0_19z[2]);
  assign celloutsig_0_49z = ~((celloutsig_0_5z[2] | celloutsig_0_25z[1]) & celloutsig_0_23z);
  assign celloutsig_0_58z = ~((celloutsig_0_52z | celloutsig_0_7z[0]) & celloutsig_0_8z[33]);
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_4z[0]) & in_data[179]);
  assign celloutsig_0_38z = ~((celloutsig_0_8z[16] | celloutsig_0_35z) & (celloutsig_0_22z | celloutsig_0_24z[1]));
  assign celloutsig_0_62z = ~((celloutsig_0_35z | celloutsig_0_52z) & (celloutsig_0_2z[7] | celloutsig_0_23z));
  assign celloutsig_1_10z = ~((celloutsig_1_6z[4] | celloutsig_1_9z) & (celloutsig_1_8z | celloutsig_1_4z[2]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[3] | celloutsig_0_0z[5]) & (in_data[94] | in_data[39]));
  assign celloutsig_0_4z = celloutsig_0_3z[4] | ~(in_data[90]);
  assign celloutsig_0_13z = celloutsig_0_6z | ~(celloutsig_0_6z);
  assign celloutsig_0_73z = ~(celloutsig_0_62z ^ celloutsig_0_51z);
  assign celloutsig_1_9z = ~(celloutsig_1_6z[2] ^ celloutsig_1_1z);
  assign celloutsig_0_79z = { celloutsig_0_3z[2:1], celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_58z, celloutsig_0_39z, celloutsig_0_73z, celloutsig_0_4z, celloutsig_0_78z } + { celloutsig_0_69z[12:4], celloutsig_0_40z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_45z = celloutsig_0_21z[4:1] / { 1'h1, celloutsig_0_2z[11:9] };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, celloutsig_0_2z[9:5], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_2z[14:7] / { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_7z };
  assign celloutsig_0_25z = celloutsig_0_7z / { 1'h1, celloutsig_0_24z[1:0] };
  assign celloutsig_0_78z = { celloutsig_0_7z[2], celloutsig_0_28z, celloutsig_0_29z } / { 1'h1, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_15z[10:4], celloutsig_0_0z, celloutsig_0_27z } / { 1'h1, celloutsig_0_8z[23:22], celloutsig_0_2z };
  assign celloutsig_0_39z = { celloutsig_0_2z[11:1], celloutsig_0_4z } > celloutsig_0_5z;
  assign celloutsig_1_1z = in_data[105:100] > { in_data[139:135], celloutsig_1_0z };
  assign celloutsig_0_46z = celloutsig_0_3z[3:0] <= { celloutsig_0_0z[5], celloutsig_0_26z };
  assign celloutsig_0_6z = in_data[50:40] <= { celloutsig_0_0z[5:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[132:125] <= in_data[129:122];
  assign celloutsig_0_23z = { celloutsig_0_18z[5:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_20z } <= { celloutsig_0_0z[2:1], celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_18z[5:4], celloutsig_0_13z } <= { celloutsig_0_5z[11:10], celloutsig_0_13z };
  assign celloutsig_0_52z = { celloutsig_0_14z[9:3], celloutsig_0_42z, celloutsig_0_45z, celloutsig_0_49z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_38z } || { celloutsig_0_5z[10:0], celloutsig_0_10z };
  assign celloutsig_1_5z = { celloutsig_1_4z[2:1], celloutsig_1_2z } || celloutsig_1_4z[5:1];
  assign celloutsig_1_8z = in_data[151:134] || { celloutsig_1_3z[17:6], celloutsig_1_4z };
  assign celloutsig_0_40z = { celloutsig_0_2z[11:10], celloutsig_0_16z } < celloutsig_0_30z[4:2];
  assign celloutsig_0_17z = { celloutsig_0_3z[4:1], celloutsig_0_3z } < celloutsig_0_8z[23:15];
  assign celloutsig_0_35z = celloutsig_0_32z[5] & ~(celloutsig_0_34z);
  assign celloutsig_0_47z = { celloutsig_0_11z[3:2], celloutsig_0_38z, celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_7z } % { 1'h1, celloutsig_0_9z[4:0], celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_29z };
  assign celloutsig_0_48z = celloutsig_0_5z % { 1'h1, celloutsig_0_47z[9], celloutsig_0_42z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_7z };
  assign celloutsig_0_69z = { celloutsig_0_8z[16:1], celloutsig_0_55z, celloutsig_0_6z, celloutsig_0_19z } % { 1'h1, celloutsig_0_47z[12:5], celloutsig_0_4z, celloutsig_0_58z, celloutsig_0_58z, celloutsig_0_57z, celloutsig_0_49z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[185:175], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, in_data[120:109], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_3z[16:11] % { 1'h1, in_data[149:146], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_3z[11:6] % { 1'h1, in_data[142:139], celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_10z[4:1], celloutsig_0_3z, celloutsig_0_7z } % { 1'h1, celloutsig_0_8z[19:11], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_5z[4:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_14z[18:14] };
  assign celloutsig_0_37z = celloutsig_0_5z[0] ? { celloutsig_0_3z[4:2], celloutsig_0_13z } : celloutsig_0_21z[4:1];
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[144:142] : { celloutsig_1_1z, 2'h0 };
  assign celloutsig_1_12z = celloutsig_1_2z[2] ? { in_data[156:140], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z } : { in_data[136:120], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_30z = celloutsig_0_6z ? celloutsig_0_5z[11:6] : { celloutsig_0_3z[4], celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_0_7z = - { celloutsig_0_3z[1:0], celloutsig_0_4z };
  assign celloutsig_0_15z = - { celloutsig_0_9z[4:2], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_55z = { in_data[68], celloutsig_0_39z, celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_16z } !== { celloutsig_0_15z[21:12], celloutsig_0_31z };
  assign celloutsig_0_10z = ~ { celloutsig_0_8z[35:32], celloutsig_0_6z };
  assign celloutsig_0_19z = ~ { celloutsig_0_9z[6:5], celloutsig_0_12z };
  assign celloutsig_0_51z = & { celloutsig_0_25z[1:0], celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_12z = ~^ celloutsig_0_10z[3:1];
  assign celloutsig_0_20z = ~^ celloutsig_0_9z[5:0];
  assign celloutsig_0_29z = ~^ celloutsig_0_14z[18:16];
  assign celloutsig_0_34z = ^ { celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_28z };
  assign celloutsig_0_42z = ^ { celloutsig_0_32z[4], celloutsig_0_7z, celloutsig_0_39z };
  assign celloutsig_1_18z = ^ celloutsig_1_12z[33:28];
  assign celloutsig_0_16z = ^ { celloutsig_0_0z[4:0], celloutsig_0_4z };
  assign celloutsig_0_80z = { celloutsig_0_0z[5:1], celloutsig_0_38z, celloutsig_0_6z } << celloutsig_0_8z[34:28];
  assign celloutsig_0_57z = { celloutsig_0_48z[5:2], celloutsig_0_28z } >> { celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_49z };
  assign celloutsig_0_26z = { celloutsig_0_2z[1], celloutsig_0_20z, celloutsig_0_13z } >> celloutsig_0_9z[7:5];
  assign celloutsig_0_2z = in_data[81:66] >> { in_data[63:54], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[34:29] <<< in_data[5:0];
  assign celloutsig_0_21z = { celloutsig_0_11z[5], celloutsig_0_20z, celloutsig_0_19z } <<< { celloutsig_0_3z[4:3], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_0_24z = in_data[28:24] <<< { celloutsig_0_14z[13:10], celloutsig_0_16z };
  assign celloutsig_0_31z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_23z } <<< celloutsig_0_18z[2:0];
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_3z = celloutsig_0_0z[4:0];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_8z = 37'h0000000000;
    else if (clkin_data[0]) celloutsig_0_8z = { in_data[64:30], celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_27z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_27z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_7z };
  assign { celloutsig_0_14z[18:6], celloutsig_0_14z[19], celloutsig_0_14z[5:1] } = ~ { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z[1], celloutsig_0_3z };
  assign celloutsig_0_14z[0] = celloutsig_0_14z[18];
  assign { out_data[128], out_data[96], out_data[48:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
