<!doctype html><html lang=en><head><meta charset=utf-8><meta name=description content="Storing Lots of Bits The computer we’re going to design has a lot of places to store bits. Each place stores 32 bits."><title>ECE120 Lecture 24 - Memory</title><meta name=viewport content="width=device-width,initial-scale=1"><link rel="shortcut icon" type=image/png href=https://jnxc1234567890.github.io//icon.png><link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&family=Source+Sans+Pro:wght@400;600;700&family=Fira+Code:wght@400;700&display=swap" rel=stylesheet><link href=https://jnxc1234567890.github.io/styles.cd61336c89ed6e03702366ce4a492b75.min.css rel=stylesheet><script src=https://jnxc1234567890.github.io/js/darkmode.46b07878b7f5d9e26ad7a3c40f8a0605.min.js></script>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css integrity=sha384-R4558gYOUz8mP9YWpZJjofhk+zx0AS11p36HnD2ZKj/6JR5z27gSSULCNHIRReVs crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js integrity=sha384-z1fJDqw8ZApjGO3/unPWUPsIymfsJmyrDVWC8Tv/a1HeOtGmkwNd/7xUS0Xcnvsx crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/auto-render.min.js integrity=sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR crossorigin=anonymous></script>
<script>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}],throwOnError:!1})})</script><script>const BASE_URL="https://jnxc1234567890.github.io/",fetchData=Promise.all([fetch("https://jnxc1234567890.github.io/indices/linkIndex.92c872f4da8fdb14856ae7699bc3045a.min.json").then(e=>e.json()).then(e=>({index:e.index,links:e.links})),fetch("https://jnxc1234567890.github.io/indices/contentIndex.16e430057c7ad9c1260b70dff28c46b6.min.json").then(e=>e.json())]).then(([{index:e,links:t},n])=>({index:e,links:t,content:n}))</script></head><script async src="https://www.googletagmanager.com/gtag/js?id=G-XYFD95KB4J"></script>
<script>var doNotTrack=!1;if(!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-XYFD95KB4J",{anonymize_ip:!1})}</script><body><div id=search-container><div id=search-space><input autocomplete=off id=search-bar name=search type=text aria-label=Search placeholder="Search for something..."><div id=results-container></div></div></div><script src=https://cdn.jsdelivr.net/npm/flexsearch@0.7.21/dist/flexsearch.bundle.js integrity="sha256-i3A0NZGkhsKjVMzFxv3ksk0DZh3aXqu0l49Bbh0MdjE=" crossorigin=anonymous defer></script>
<script defer src=https://jnxc1234567890.github.io/js/search.bc849b857f2c1b822264d40635bb67b6.min.js></script><div class=singlePage><header><h1 id=page-title><a href=https://jnxc1234567890.github.io/>Niceme's Wiki</a></h1><svg tabindex="0" id="search-icon" aria-labelledby="title desc" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 19.9 19.7"><title id="title">Search Icon</title><desc id="desc">Icon to open search</desc><g class="search-path" fill="none"><path stroke-linecap="square" d="M18.5 18.3l-5.4-5.4"/><circle cx="8" cy="8" r="7"/></g></svg><div class=spacer></div><div class=darkmode><input class=toggle id=darkmode-toggle type=checkbox tabindex=-1>
<label id=toggle-label-light for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="dayIcon" viewBox="0 0 35 35" style="enable-background:new 0 0 35 35"><title>Light Mode</title><path d="M6 17.5C6 16.672 5.328 16 4.5 16h-3C.672 16 0 16.672.0 17.5S.672 19 1.5 19h3C5.328 19 6 18.328 6 17.5zM7.5 26c-.414.0-.789.168-1.061.439l-2 2C4.168 28.711 4 29.086 4 29.5 4 30.328 4.671 31 5.5 31c.414.0.789-.168 1.06-.44l2-2C8.832 28.289 9 27.914 9 27.5 9 26.672 8.329 26 7.5 26zm10-20C18.329 6 19 5.328 19 4.5v-3C19 .672 18.329.0 17.5.0S16 .672 16 1.5v3C16 5.328 16.671 6 17.5 6zm10 3c.414.0.789-.168 1.06-.439l2-2C30.832 6.289 31 5.914 31 5.5 31 4.672 30.329 4 29.5 4c-.414.0-.789.168-1.061.44l-2 2C26.168 6.711 26 7.086 26 7.5 26 8.328 26.671 9 27.5 9zM6.439 8.561C6.711 8.832 7.086 9 7.5 9 8.328 9 9 8.328 9 7.5c0-.414-.168-.789-.439-1.061l-2-2C6.289 4.168 5.914 4 5.5 4 4.672 4 4 4.672 4 5.5c0 .414.168.789.439 1.06l2 2.001zM33.5 16h-3c-.828.0-1.5.672-1.5 1.5s.672 1.5 1.5 1.5h3c.828.0 1.5-.672 1.5-1.5S34.328 16 33.5 16zM28.561 26.439C28.289 26.168 27.914 26 27.5 26c-.828.0-1.5.672-1.5 1.5.0.414.168.789.439 1.06l2 2C28.711 30.832 29.086 31 29.5 31c.828.0 1.5-.672 1.5-1.5.0-.414-.168-.789-.439-1.061l-2-2zM17.5 29c-.829.0-1.5.672-1.5 1.5v3c0 .828.671 1.5 1.5 1.5s1.5-.672 1.5-1.5v-3C19 29.672 18.329 29 17.5 29zm0-22C11.71 7 7 11.71 7 17.5S11.71 28 17.5 28 28 23.29 28 17.5 23.29 7 17.5 7zm0 18c-4.136.0-7.5-3.364-7.5-7.5s3.364-7.5 7.5-7.5 7.5 3.364 7.5 7.5S21.636 25 17.5 25z"/></svg></label><label id=toggle-label-dark for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="nightIcon" viewBox="0 0 100 100" style="enable-background='new 0 0 100 100'"><title>Dark Mode</title><path d="M96.76 66.458c-.853-.852-2.15-1.064-3.23-.534-6.063 2.991-12.858 4.571-19.655 4.571C62.022 70.495 50.88 65.88 42.5 57.5 29.043 44.043 25.658 23.536 34.076 6.47c.532-1.08.318-2.379-.534-3.23-.851-.852-2.15-1.064-3.23-.534-4.918 2.427-9.375 5.619-13.246 9.491-9.447 9.447-14.65 22.008-14.65 35.369.0 13.36 5.203 25.921 14.65 35.368s22.008 14.65 35.368 14.65c13.361.0 25.921-5.203 35.369-14.65 3.872-3.871 7.064-8.328 9.491-13.246C97.826 68.608 97.611 67.309 96.76 66.458z"/></svg></label></div></header><article><h1>ECE120 Lecture 24 - Memory</h1><p class=meta>Last updated May 8, 2022</p><ul class=tags></ul><aside class=mainTOC><details open><summary>Table of Contents</summary><nav id=TableOfContents><ol><li><a href=#storing-lots-of-bits>Storing Lots of Bits</a></li><li><a href=#memory>Memory</a><ol><li><a href=#certain-restrictions-in-ece120>Certain Restrictions in ECE120</a></li></ol></li><li><a href=#sram-cell>SRAM Cell</a><ol><li><a href=#write-a-bit>Write a Bit</a></li><li><a href=#read-a-bit>Read a Bit</a></li><li><a href=#6t-cell>6T Cell</a></li></ol></li><li><a href=#memory-control-circuit>Memory Control Circuit</a><ol><li><a href=#non-clocked-memory>Non-Clocked Memory</a></li><li><a href=#balance-of-speed-and-size>Balance of Speed and Size</a></li><li><a href=#expanding-memory>Expanding Memory</a></li></ol></li><li><a href=#tri-state-buffer>Tri-State Buffer</a></li></ol></nav></details></aside><h2 id=storing-lots-of-bits>Storing Lots of Bits</h2><p>The computer we’re going to design has a lot of places to store bits. Each place stores 32 bits. We need names for the places. The best way is to assign them with a number.</p><p>But with so many bits, how to access one or multiple of them? We need to build a circuit that lets us read and write the bits stored in each place.</p><p>The circuit should have:</p><ul><li>Input ADDR: Tell the circuit the address we want</li><li>Output DATA-OUT: The data stored in ADDR.</li><li>Input DATA-IN: The data we wish to store in ADDR.</li><li>Input WE: Tell the circuit whether we want to read or write (write enable).</li></ul><h2 id=memory>Memory</h2><p>The circuit we proposed is called <strong>memory</strong>. The symbol diagram below well illustrates it.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414213722.png" title="/lecture_notes/ECE120/images/Pasted image 20220414213722.png"></p><p>CS means “chip select”. If CS = 1, the memory reads or write; if CS = 0, the memory does nothing.</p><h3 id=certain-restrictions-in-ece120>Certain Restrictions in ECE120</h3><ol><li>The memory we talk about in ECE120 is <strong>Random Access Memory (RAM)</strong>. Addresses can be read/written (accessed) in any order and the time required to read/write an address does not depend (much) on the address.</li><li>Besides, we consider only volatile forms of RAM, which lose their bits if electrical power is turned off.</li><li>There&rsquo;re mainly two types of RAM:<ul><li><strong>Static RAM (SRAM)</strong> uses a two-inverter loop to store a bit retains bit indefinitely while powered. (faster, less dense)</li><li><strong>Dynamic RAM (DRAM)</strong> uses a capacitor to store a bit loses bit over time (<em>even with electricity!</em>), so must be refreshed (rewritten) periodically. (slower, more dense)</li></ul></li><li>We only talk about SRAM here.</li></ol><h2 id=sram-cell>SRAM Cell</h2><p>This is a SRAM cell.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414214504.png" title="/lecture_notes/ECE120/images/Pasted image 20220414214504.png"></p><p>Two n-type MOSFETs connect the two inverters to the bit lines ($BIT$ and $BIT’$). When $SELECT = 1$, the bit is connected to the bit lines. When $SELECT = 0$, this cell is disconnected.</p><h3 id=write-a-bit>Write a Bit</h3><p>To write a bit in SRAM cell, simply set $SELECT = 1$, then set bit lines held at opposite values. This will force the inverters to store the bit.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414214705.png" title="/lecture_notes/ECE120/images/Pasted image 20220414214705.png"></p><p>This operation is a bit dangerous, because it wires together outputs! Changing one bit means short circuit, so the system must be designed carefully.</p><h3 id=read-a-bit>Read a Bit</h3><p>To read bits from the cell, $BIT$ and $BIT&rsquo;$ should be left floating. Then $SELECT=1$ will write bits to two lines.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414215030.png" title="/lecture_notes/ECE120/images/Pasted image 20220414215030.png"></p><p>Normally, to speed up reads, bit lines are pre-charged to $V_{dd}/2$, and sense amplifiers (analog devices) amplify any changes in voltage between bit lines to 0/1.</p><h3 id=6t-cell>6T Cell</h3><p>The SRAM cell design is called 6T Cell because it has 6 transistors. The designed is commonly used due to its balance of speed and good reliability with small size.</p><h2 id=memory-control-circuit>Memory Control Circuit</h2><p>Below is a $16\times 1$ memory.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414215508.png" title="/lecture_notes/ECE120/images/Pasted image 20220414215508.png"></p><p>When $CS=1$, the decoder activates the specified cell and then the read/write logic is ready to read or write to the specified cell.</p><h3 id=non-clocked-memory>Non-Clocked Memory</h3><p>Remind that memory is not clocked by $CLK$ signal. So we need to ensure a read/write has finished before the next move.</p><p>There&rsquo;re two ways to accomplish this:</p><ol><li>The memory designer specifies a minimum wait time (in the datasheet) for a read/write to complete.</li><li>Or the memory raises an output (called R in Patt and Patel) to indicate that it is Ready for another operation.</li></ol><h3 id=balance-of-speed-and-size>Balance of Speed and Size</h3><p>When the memory gets larger, the decoder will expand with size. This causes the circuit size very large.</p><p>We can use a technique called <strong>Coincident Selection</strong> to significantly reduce the number of gates required. The technique is simply putting a new decoder like the graph below.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414220058.png" title="/lecture_notes/ECE120/images/Pasted image 20220414220058.png"></p><h3 id=expanding-memory>Expanding Memory</h3><h4 id=more-addresses>More Addresses</h4><p>Given two $2^{k}×N$-bit memories, construct a $2^{k+1}×N$-bit memory.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414220617.png" title="/lecture_notes/ECE120/images/Pasted image 20220414220617.png"></p><h4 id=wider-addressability>Wider Addressability</h4><p>Given two $2^{k}×N$-bit memories, construct a $2^{k}×(2N)$-bit memory.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414220633.png" title="/lecture_notes/ECE120/images/Pasted image 20220414220633.png"></p><h2 id=tri-state-buffer>Tri-State Buffer</h2><p>The small triangle is a <strong>tri-state buffer</strong>.
<img src="/lecture_notes/ECE120/images/Pasted image 20220414221133.png" title="/lecture_notes/ECE120/images/Pasted image 20220414221133.png"></p><table><thead><tr><th>EN</th><th>IN</th><th>OUT</th></tr></thead><tbody><tr><td>0</td><td>x</td><td>Z*</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table><p>* Z means high impedance, input doesn&rsquo;t affect output.</p><p>Tri-state buffer is not a CMOS gate! Look at the design:
<img src="/lecture_notes/ECE120/images/Pasted image 20220414221305.png" title="/lecture_notes/ECE120/images/Pasted image 20220414221305.png"></p><p>For our memory design, DATA-OUT is gated with tri-state buffers, so these lines float whenever CS = 0 or WE = 1.</p><p>In real memory chips, the same pins (wires) can be used for DATA-IN and DATA-OUT.</p></article><hr><div class=page-end><div class=backlinks-container><h3>Backlinks</h3><ul class=backlinks><li><a href=/lecture_notes/ECE120/ECE120-MOC>ECE120 MOC</a></li></ul></div><div><script src=https://cdn.jsdelivr.net/npm/d3@6.7.0/dist/d3.min.js integrity="sha256-+7jaYCp29O1JusNWHaYtgUn6EhuP0VaFuswhNV06MyI=" crossorigin=anonymous></script><h3>Interactive Graph</h3><div id=graph-container></div><style>:root{--g-node:var(--secondary);--g-node-active:var(--primary);--g-node-inactive:var(--visited);--g-link:var(--outlinegray);--g-link-active:#5a7282}</style><script src=https://jnxc1234567890.github.io/js/graph.27e8521c25c27c79dea35f434c486167.js></script>
<script>drawGraph("https://jnxc1234567890.github.io/lecture_notes/ECE120/ECE120-Lecture-24","https://jnxc1234567890.github.io",[{"/moc":"#4388cc"}],-1,!0,!1,!0)</script></div></div><div id=contact_buttons><footer><p>Made by Chiming Ni using <a href=https://github.com/jackyzha0/quartz>Quartz</a>, © 2022</p><ul><li><a href=/>Home</a></li><li><a href=https://www.zhihu.com/people/nice_me>Zhihu</a></li><li><a href=https://github.com/jnxc1234567890>Github</a></li></ul></footer></div><script src=https://jnxc1234567890.github.io/js/popover.e57188d2e4c06b0654e020b3a734bb62.min.js></script>
<script>initPopover("https://jnxc1234567890.github.io")</script></div></body></html>