# Digital Systems Design (VHDL)

<p align="center">
  <img src="https://img.shields.io/badge/Language-VHDL-blue" />
  <img src="https://img.shields.io/badge/FPGA-PYNQ--Z2-success" />
  <img src="https://img.shields.io/badge/Tool-Vivado%20ML-orange" />
  <img src="https://img.shields.io/badge/Board-Zynq--7000-informational" />
</p>

Personal repository containing laboratory works for the **Digital Systems Design** course.
The labs focus on basic FPGA design flow and VHDL-based digital design: RTL, constraints, simulation (where applicable), synthesis/implementation, and running designs on real hardware.