Analysis & Synthesis report for iitb_risc
Sun Oct 28 14:57:10 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Oct 28 14:57:10 2018           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; iitb_risc                                   ;
; Top-level Entity Name       ; iitb_risc                                   ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; iitb_risc          ; iitb_risc          ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Oct 28 14:56:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux_8_1.vhd
    Info (12022): Found design unit 1: mux_8_1-Struct File: D:/iitb_risc/mux_8_1.vhd Line: 13
    Info (12023): Found entity 1: mux_8_1 File: D:/iitb_risc/mux_8_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux_4_1.vhd
    Info (12022): Found design unit 1: mux_4_1-Struct File: D:/iitb_risc/mux_4_1.vhd Line: 13
    Info (12023): Found entity 1: mux_4_1 File: D:/iitb_risc/mux_4_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_1.vhd
    Info (12022): Found design unit 1: mux_2_1-Struct File: D:/iitb_risc/mux_2_1.vhd Line: 13
    Info (12023): Found entity 1: mux_2_1 File: D:/iitb_risc/mux_2_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-syn File: D:/iitb_risc/memory.vhd Line: 15
    Info (12023): Found entity 1: memory File: D:/iitb_risc/memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file priority_encoder.vhd
    Info (12022): Found design unit 1: priority_encoder-behave File: D:/iitb_risc/priority_encoder.vhd Line: 15
    Info (12023): Found entity 1: priority_encoder File: D:/iitb_risc/priority_encoder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file multiplexor_1s.vhd
    Info (12022): Found design unit 1: multiplexor_1s-Struct File: D:/iitb_risc/multiplexor_1s.vhd Line: 15
    Info (12023): Found entity 1: multiplexor_1s File: D:/iitb_risc/multiplexor_1s.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file leftshift.vhd
    Info (12022): Found design unit 1: leftshift-Struct File: D:/iitb_risc/leftshift.vhd Line: 13
    Info (12023): Found entity 1: leftshift File: D:/iitb_risc/leftshift.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file inverter_16bit.vhd
    Info (12022): Found design unit 1: inverter_16bit-Struct File: D:/iitb_risc/inverter_16bit.vhd Line: 11
    Info (12023): Found entity 1: inverter_16bit File: D:/iitb_risc/inverter_16bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file subtractor.vhd
    Info (12022): Found design unit 1: subtractor-arith File: D:/iitb_risc/subtractor.vhd Line: 15
    Info (12023): Found entity 1: subtractor File: D:/iitb_risc/subtractor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_sub.vhd
    Info (12022): Found design unit 1: full_sub-arith File: D:/iitb_risc/full_sub.vhd Line: 15
    Info (12023): Found entity 1: full_sub File: D:/iitb_risc/full_sub.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-arith File: D:/iitb_risc/adder.vhd Line: 15
    Info (12023): Found entity 1: adder File: D:/iitb_risc/adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-arith File: D:/iitb_risc/full_adder.vhd Line: 13
    Info (12023): Found entity 1: full_adder File: D:/iitb_risc/full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file iitb_risc.vhd
    Info (12022): Found design unit 1: iitb_risc-behave File: D:/iitb_risc/iitb_risc.vhd Line: 27
    Info (12023): Found entity 1: iitb_risc File: D:/iitb_risc/iitb_risc.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file nand16.vhd
    Info (12022): Found design unit 1: nand16-arith File: D:/iitb_risc/nand16.vhd Line: 14
    Info (12023): Found entity 1: nand16 File: D:/iitb_risc/nand16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file signextender.vhd
    Info (12022): Found design unit 1: signextender-arith File: D:/iitb_risc/signextender.vhd Line: 14
    Info (12023): Found entity 1: signextender File: D:/iitb_risc/signextender.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file wrapper7.vhd
    Info (12022): Found design unit 1: wrapper7-arith File: D:/iitb_risc/wrapper7.vhd Line: 14
    Info (12023): Found entity 1: wrapper7 File: D:/iitb_risc/wrapper7.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file wrapper10.vhd
    Info (12022): Found design unit 1: wrapper10-arith File: D:/iitb_risc/wrapper10.vhd Line: 14
    Info (12023): Found entity 1: wrapper10 File: D:/iitb_risc/wrapper10.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dflip.vhd
    Info (12022): Found design unit 1: dflip-seqnt File: D:/iitb_risc/dflip.vhd Line: 16
    Info (12023): Found entity 1: dflip File: D:/iitb_risc/dflip.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file register16.vhd
    Info (12022): Found design unit 1: register16-seqnt File: D:/iitb_risc/register16.vhd Line: 16
    Info (12023): Found entity 1: register16 File: D:/iitb_risc/register16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behave File: D:/iitb_risc/alu.vhd Line: 14
    Info (12023): Found entity 1: alu File: D:/iitb_risc/alu.vhd Line: 5
Error (10381): VHDL Type Mismatch error at alu.vhd(51): indexed name returns a value whose type does not match "std_logic_vector", the type of the target expression File: D:/iitb_risc/alu.vhd Line: 51
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4780 megabytes
    Error: Processing ended: Sun Oct 28 14:57:10 2018
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:24


