OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def
[INFO ODB-0128] Design: user_project_wrapper
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0094] 		Created 400000 Insts
[INFO ODB-0094] 		Created 500000 Insts
[INFO ODB-0094] 		Created 600000 Insts
[INFO ODB-0094] 		Created 700000 Insts
[INFO ODB-0094] 		Created 800000 Insts
[INFO ODB-0130]     Created 645 pins.
[INFO ODB-0131]     Created 899530 components and 3349386 component-terminals.
[INFO ODB-0132]     Created 8 special nets and 3342944 connections.
[INFO ODB-0133]     Created 3285 nets and 6279 connections.
[INFO ODB-0134] Finished DEF file: /home/serdar/Desktop/openram_demo/openram_openmpw/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/user_project_wrapper.def
###############################################################################
# Created by write_sdc
# Thu May 26 10:24:15 2022
###############################################################################
current_design user_project_wrapper
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 16.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[0]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[10]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[11]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[12]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[13]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[14]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[15]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[16]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[17]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[18]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[19]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[1]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[20]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[21]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[22]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[23]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[24]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[25]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[26]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[27]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[28]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[2]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[3]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[4]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[5]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[6]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[7]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[8]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[9]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {user_clock2}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[0]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[10]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[11]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[12]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[13]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[14]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[15]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[16]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[17]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[18]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[19]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[1]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[20]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[21]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[22]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[23]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[24]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[25]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[26]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[27]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[28]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[2]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[3]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[4]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[5]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[6]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[7]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[8]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {analog_io[9]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {user_irq[0]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {user_irq[1]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {user_irq[2]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 3.2000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0334 [get_ports {analog_io[28]}]
set_load -pin_load 0.0334 [get_ports {analog_io[27]}]
set_load -pin_load 0.0334 [get_ports {analog_io[26]}]
set_load -pin_load 0.0334 [get_ports {analog_io[25]}]
set_load -pin_load 0.0334 [get_ports {analog_io[24]}]
set_load -pin_load 0.0334 [get_ports {analog_io[23]}]
set_load -pin_load 0.0334 [get_ports {analog_io[22]}]
set_load -pin_load 0.0334 [get_ports {analog_io[21]}]
set_load -pin_load 0.0334 [get_ports {analog_io[20]}]
set_load -pin_load 0.0334 [get_ports {analog_io[19]}]
set_load -pin_load 0.0334 [get_ports {analog_io[18]}]
set_load -pin_load 0.0334 [get_ports {analog_io[17]}]
set_load -pin_load 0.0334 [get_ports {analog_io[16]}]
set_load -pin_load 0.0334 [get_ports {analog_io[15]}]
set_load -pin_load 0.0334 [get_ports {analog_io[14]}]
set_load -pin_load 0.0334 [get_ports {analog_io[13]}]
set_load -pin_load 0.0334 [get_ports {analog_io[12]}]
set_load -pin_load 0.0334 [get_ports {analog_io[11]}]
set_load -pin_load 0.0334 [get_ports {analog_io[10]}]
set_load -pin_load 0.0334 [get_ports {analog_io[9]}]
set_load -pin_load 0.0334 [get_ports {analog_io[8]}]
set_load -pin_load 0.0334 [get_ports {analog_io[7]}]
set_load -pin_load 0.0334 [get_ports {analog_io[6]}]
set_load -pin_load 0.0334 [get_ports {analog_io[5]}]
set_load -pin_load 0.0334 [get_ports {analog_io[4]}]
set_load -pin_load 0.0334 [get_ports {analog_io[3]}]
set_load -pin_load 0.0334 [get_ports {analog_io[2]}]
set_load -pin_load 0.0334 [get_ports {analog_io[1]}]
set_load -pin_load 0.0334 [get_ports {analog_io[0]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0334 [get_ports {io_out[37]}]
set_load -pin_load 0.0334 [get_ports {io_out[36]}]
set_load -pin_load 0.0334 [get_ports {io_out[35]}]
set_load -pin_load 0.0334 [get_ports {io_out[34]}]
set_load -pin_load 0.0334 [get_ports {io_out[33]}]
set_load -pin_load 0.0334 [get_ports {io_out[32]}]
set_load -pin_load 0.0334 [get_ports {io_out[31]}]
set_load -pin_load 0.0334 [get_ports {io_out[30]}]
set_load -pin_load 0.0334 [get_ports {io_out[29]}]
set_load -pin_load 0.0334 [get_ports {io_out[28]}]
set_load -pin_load 0.0334 [get_ports {io_out[27]}]
set_load -pin_load 0.0334 [get_ports {io_out[26]}]
set_load -pin_load 0.0334 [get_ports {io_out[25]}]
set_load -pin_load 0.0334 [get_ports {io_out[24]}]
set_load -pin_load 0.0334 [get_ports {io_out[23]}]
set_load -pin_load 0.0334 [get_ports {io_out[22]}]
set_load -pin_load 0.0334 [get_ports {io_out[21]}]
set_load -pin_load 0.0334 [get_ports {io_out[20]}]
set_load -pin_load 0.0334 [get_ports {io_out[19]}]
set_load -pin_load 0.0334 [get_ports {io_out[18]}]
set_load -pin_load 0.0334 [get_ports {io_out[17]}]
set_load -pin_load 0.0334 [get_ports {io_out[16]}]
set_load -pin_load 0.0334 [get_ports {io_out[15]}]
set_load -pin_load 0.0334 [get_ports {io_out[14]}]
set_load -pin_load 0.0334 [get_ports {io_out[13]}]
set_load -pin_load 0.0334 [get_ports {io_out[12]}]
set_load -pin_load 0.0334 [get_ports {io_out[11]}]
set_load -pin_load 0.0334 [get_ports {io_out[10]}]
set_load -pin_load 0.0334 [get_ports {io_out[9]}]
set_load -pin_load 0.0334 [get_ports {io_out[8]}]
set_load -pin_load 0.0334 [get_ports {io_out[7]}]
set_load -pin_load 0.0334 [get_ports {io_out[6]}]
set_load -pin_load 0.0334 [get_ports {io_out[5]}]
set_load -pin_load 0.0334 [get_ports {io_out[4]}]
set_load -pin_load 0.0334 [get_ports {io_out[3]}]
set_load -pin_load 0.0334 [get_ports {io_out[2]}]
set_load -pin_load 0.0334 [get_ports {io_out[1]}]
set_load -pin_load 0.0334 [get_ports {io_out[0]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0334 [get_ports {user_irq[2]}]
set_load -pin_load 0.0334 [get_ports {user_irq[1]}]
set_load -pin_load 0.0334 [get_ports {user_irq[0]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {user_clock2}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {analog_io[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: la_oenb[65] (input port clocked by wb_clk_i)
Endpoint: _313_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 ^ input external delay
                  0.03    0.02    3.22 ^ la_oenb[65] (in)
     1    0.01                           la_oenb[65] (net)
                  0.03    0.00    3.22 ^ input4/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.09    3.31 ^ input4/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net4 (net)
                  0.05    0.00    3.31 ^ repeater1076/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.15    3.46 ^ repeater1076/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net1076 (net)
                  0.07    0.00    3.46 ^ repeater1075/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.13    3.59 ^ repeater1075/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net1075 (net)
                  0.07    0.00    3.60 ^ repeater1074/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.11    3.71 ^ repeater1074/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net1074 (net)
                  0.05    0.00    3.71 ^ _311_/S (sky130_fd_sc_hd__mux2_2)
                  0.10    0.19    3.90 ^ _311_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _129_ (net)
                  0.10    0.00    3.90 ^ repeater679/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.16    4.06 ^ repeater679/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net679 (net)
                  0.07    0.00    4.06 ^ repeater678/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.12    4.19 ^ repeater678/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net678 (net)
                  0.06    0.00    4.19 ^ _312_/B (sky130_fd_sc_hd__nor2_1)
                  0.04    0.05    4.24 v _312_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           _008_ (net)
                  0.04    0.00    4.25 v repeater229/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.07    0.22    4.47 v repeater229/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net229 (net)
                  0.07    0.00    4.47 v repeater228/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.16    4.63 v repeater228/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net228 (net)
                  0.05    0.00    4.63 v _313_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.63   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.02    0.01    0.01 ^ wb_clk_i (in)
     1    0.00                           wb_clk_i (net)
                  0.02    0.00    0.01 ^ _179_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.05    0.15    0.16 ^ _179_/X (sky130_fd_sc_hd__mux2_2)
     1    0.01                           _030_ (net)
                  0.05    0.00    0.16 ^ repeater5/A (sky130_fd_sc_hd__buf_2)
                  0.13    0.18    0.34 ^ repeater5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           net2373 (net)
                  0.13    0.00    0.35 ^ repeater4/A (sky130_fd_sc_hd__buf_4)
                  0.09    0.18    0.53 ^ repeater4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           net2372 (net)
                  0.09    0.00    0.53 ^ repeater3/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.14    0.67 ^ repeater3/X (sky130_fd_sc_hd__buf_6)
     1    0.03                           net2371 (net)
                  0.07    0.00    0.67 ^ repeater2/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.13    0.80 ^ repeater2/X (sky130_fd_sc_hd__buf_6)
     1    0.03                           net2370 (net)
                  0.06    0.00    0.81 ^ repeater1/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.12    0.93 ^ repeater1/X (sky130_fd_sc_hd__buf_6)
     1    0.03                           net2369 (net)
                  0.06    0.00    0.93 ^ _180_/A (sky130_fd_sc_hd__buf_1)
                  0.21    0.21    1.15 ^ _180_/X (sky130_fd_sc_hd__buf_1)
     2    0.02                           clk (net)
                  0.21    0.00    1.15 ^ repeater10/A (sky130_fd_sc_hd__buf_2)
                  0.14    0.24    1.39 ^ repeater10/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           net2378 (net)
                  0.14    0.01    1.40 ^ repeater9/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.15    1.54 ^ repeater9/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net2377 (net)
                  0.06    0.00    1.54 ^ repeater8/A (sky130_fd_sc_hd__buf_8)
                  0.09    0.14    1.69 ^ repeater8/X (sky130_fd_sc_hd__buf_8)
     1    0.05                           net2376 (net)
                  0.10    0.02    1.70 ^ repeater7/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.13    1.83 ^ repeater7/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net2375 (net)
                  0.05    0.00    1.83 ^ repeater6/A (sky130_fd_sc_hd__buf_12)
                  0.05    0.11    1.94 ^ repeater6/X (sky130_fd_sc_hd__buf_12)
     1    0.03                           net2374 (net)
                  0.05    0.00    1.95 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    2.08 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    2.08 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.04    0.12    2.21 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    2.21 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.04    0.12    2.33 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_1_clk (net)
                  0.04    0.00    2.33 ^ clkbuf_1_0_2_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.04    0.12    2.45 ^ clkbuf_1_0_2_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_2_clk (net)
                  0.04    0.00    2.45 ^ clkbuf_1_0_3_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.15    2.60 ^ clkbuf_1_0_3_clk/X (sky130_fd_sc_hd__clkbuf_8)
     4    0.03                           clknet_1_0_3_clk (net)
                  0.06    0.00    2.60 ^ repeater20/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    2.73 ^ repeater20/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net2388 (net)
                  0.06    0.00    2.73 ^ repeater19/A (sky130_fd_sc_hd__buf_4)
                  0.22    0.24    2.96 ^ repeater19/X (sky130_fd_sc_hd__buf_4)
     1    0.08                           net2387 (net)
                  0.22    0.03    3.00 ^ repeater18/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.17    3.16 ^ repeater18/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           net2386 (net)
                  0.06    0.00    3.17 ^ _313_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    3.42   clock uncertainty
                          0.00    3.42   clock reconvergence pessimism
                         -0.05    3.36   library hold time
                                  3.36   data required time
-----------------------------------------------------------------------------
                                  3.36   data required time
                                 -4.63   data arrival time
-----------------------------------------------------------------------------
                                  1.27   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: la_data_out[38] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 ^ input external delay
                  0.02    0.01    3.21 ^ wbs_dat_i[6] (in)
     1    0.00                           wbs_dat_i[6] (net)
                  0.02    0.00    3.21 ^ input46/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.12    3.33 ^ input46/X (sky130_fd_sc_hd__buf_4)
     2    0.02                           net46 (net)
                  0.07    0.00    3.33 ^ repeater887/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.15    3.48 ^ repeater887/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net887 (net)
                  0.07    0.00    3.48 ^ repeater886/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.13    3.62 ^ repeater886/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net886 (net)
                  0.07    0.00    3.62 ^ repeater885/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.11    3.73 ^ repeater885/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net885 (net)
                  0.05    0.00    3.73 ^ repeater884/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.11    3.84 ^ repeater884/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net884 (net)
                  0.05    0.00    3.84 ^ repeater883/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.10    3.94 ^ repeater883/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net883 (net)
                  0.05    0.00    3.94 ^ _483_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.06    0.09    4.04 ^ _483_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net83 (net)
                  0.06    0.00    4.04 ^ output83/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.18    4.22 ^ output83/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           la_data_out[38] (net)
                  0.11    0.00    4.22 ^ la_data_out[38] (out)
                                  4.22   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -3.20   -2.95   output external delay
                                 -2.95   data required time
-----------------------------------------------------------------------------
                                 -2.95   data required time
                                 -4.22   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: la_data_out[39] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 ^ input external delay
                  0.02    0.01    3.21 ^ wbs_dat_i[7] (in)
     1    0.00                           wbs_dat_i[7] (net)
                  0.02    0.00    3.21 ^ input47/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.12    3.33 ^ input47/X (sky130_fd_sc_hd__buf_4)
     2    0.02                           net47 (net)
                  0.07    0.00    3.33 ^ repeater860/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.16    3.49 ^ repeater860/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net860 (net)
                  0.07    0.00    3.49 ^ repeater859/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.14    3.63 ^ repeater859/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net859 (net)
                  0.07    0.00    3.63 ^ repeater858/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.11    3.74 ^ repeater858/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net858 (net)
                  0.06    0.00    3.74 ^ repeater857/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.10    3.85 ^ repeater857/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net857 (net)
                  0.05    0.00    3.85 ^ repeater856/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.10    3.95 ^ repeater856/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net856 (net)
                  0.05    0.00    3.95 ^ _484_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.05    0.09    4.04 ^ _484_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net84 (net)
                  0.05    0.00    4.04 ^ output84/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.18    4.22 ^ output84/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           la_data_out[39] (net)
                  0.11    0.00    4.22 ^ la_data_out[39] (out)
                                  4.22   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -3.20   -2.95   output external delay
                                 -2.95   data required time
-----------------------------------------------------------------------------
                                 -2.95   data required time
                                 -4.22   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: la_data_out[54] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 ^ input external delay
                  0.02    0.01    3.21 ^ wbs_dat_i[22] (in)
     1    0.00                           wbs_dat_i[22] (net)
                  0.02    0.00    3.21 ^ input32/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.12    3.33 ^ input32/X (sky130_fd_sc_hd__buf_4)
     2    0.02                           net32 (net)
                  0.07    0.00    3.33 ^ repeater1263/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.16    3.49 ^ repeater1263/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net1263 (net)
                  0.07    0.00    3.49 ^ repeater1262/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.14    3.63 ^ repeater1262/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net1262 (net)
                  0.07    0.00    3.63 ^ repeater1261/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.11    3.74 ^ repeater1261/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net1261 (net)
                  0.05    0.00    3.74 ^ repeater1260/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.11    3.85 ^ repeater1260/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net1260 (net)
                  0.05    0.00    3.85 ^ repeater1259/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.10    3.95 ^ repeater1259/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net1259 (net)
                  0.05    0.00    3.96 ^ _499_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.05    0.09    4.05 ^ _499_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net101 (net)
                  0.05    0.00    4.05 ^ output101/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.18    4.22 ^ output101/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           la_data_out[54] (net)
                  0.11    0.00    4.23 ^ la_data_out[54] (out)
                                  4.23   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -3.20   -2.95   output external delay
                                 -2.95   data required time
-----------------------------------------------------------------------------
                                 -2.95   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: la_data_out[55] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 ^ input external delay
                  0.03    0.02    3.22 ^ wbs_dat_i[23] (in)
     1    0.00                           wbs_dat_i[23] (net)
                  0.03    0.00    3.22 ^ input33/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.12    3.33 ^ input33/X (sky130_fd_sc_hd__buf_4)
     2    0.02                           net33 (net)
                  0.07    0.00    3.34 ^ repeater1237/A (sky130_fd_sc_hd__clkbuf_4)
                  0.07    0.16    3.49 ^ repeater1237/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net1237 (net)
                  0.07    0.00    3.49 ^ repeater1236/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.14    3.63 ^ repeater1236/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net1236 (net)
                  0.07    0.00    3.63 ^ repeater1235/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.11    3.74 ^ repeater1235/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net1235 (net)
                  0.06    0.00    3.75 ^ repeater1234/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.10    3.85 ^ repeater1234/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net1234 (net)
                  0.05    0.00    3.85 ^ repeater1233/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.10    3.95 ^ repeater1233/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net1233 (net)
                  0.05    0.00    3.96 ^ _500_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.05    0.09    4.05 ^ _500_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net102 (net)
                  0.05    0.00    4.05 ^ output102/A (sky130_fd_sc_hd__clkbuf_4)
                  0.11    0.18    4.23 ^ output102/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           la_data_out[55] (net)
                  0.11    0.00    4.23 ^ la_data_out[55] (out)
                                  4.23   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -3.20   -2.95   output external delay
                                 -2.95   data required time
-----------------------------------------------------------------------------
                                 -2.95   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 v input external delay
                  0.01    0.01    3.21 v wbs_adr_i[12] (in)
     1    0.00                           wbs_adr_i[12] (net)
                  0.01    0.00    3.21 v input8/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13    3.33 v input8/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           net8 (net)
                  0.03    0.00    3.33 v repeater734/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.07    0.24    3.58 v repeater734/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net734 (net)
                  0.07    0.00    3.58 v repeater733/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.76 v repeater733/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net733 (net)
                  0.05    0.00    3.76 v repeater732/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    3.92 v repeater732/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net732 (net)
                  0.04    0.00    3.92 v repeater731/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    4.05 v repeater731/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net731 (net)
                  0.03    0.00    4.06 v repeater730/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    4.18 v repeater730/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net730 (net)
                  0.03    0.00    4.18 v repeater729/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.33 v repeater729/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net729 (net)
                  0.04    0.00    4.33 v repeater728/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.49 v repeater728/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net728 (net)
                  0.04    0.00    4.49 v repeater727/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.65 v repeater727/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net727 (net)
                  0.04    0.00    4.65 v repeater726/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.80 v repeater726/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net726 (net)
                  0.04    0.00    4.80 v repeater725/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.14    4.93 v repeater725/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net725 (net)
                  0.03    0.00    4.93 v repeater724/A (sky130_fd_sc_hd__buf_4)
                  0.13    0.20    5.14 v repeater724/X (sky130_fd_sc_hd__buf_4)
     1    0.10                           net724 (net)
                  0.16    0.05    5.19 v repeater723/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.20    5.39 v repeater723/X (sky130_fd_sc_hd__buf_4)
     2    0.01                           net723 (net)
                  0.03    0.00    5.39 v repeater722/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.18    5.57 v repeater722/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.01                           net722 (net)
                  0.09    0.00    5.57 v _173_/B (sky130_fd_sc_hd__and2_1)
                  0.05    0.19    5.76 v _173_/X (sky130_fd_sc_hd__and2_1)
     1    0.01                           _026_ (net)
                  0.05    0.00    5.77 v repeater680/A (sky130_fd_sc_hd__clkdlybuf4s18_2)
                  0.09    0.28    6.04 v repeater680/X (sky130_fd_sc_hd__clkdlybuf4s18_2)
     2    0.02                           net680 (net)
                  0.09    0.00    6.04 v _174_/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    6.19 v _174_/X (sky130_fd_sc_hd__buf_6)
     3    0.01                           _027_ (net)
                  0.03    0.00    6.19 v repeater673/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.30    0.40    6.59 v repeater673/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     6    0.08                           net673 (net)
                  0.30    0.03    6.62 v repeater672/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.26    6.88 v repeater672/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           net672 (net)
                  0.03    0.00    6.88 v repeater671/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    7.03 v repeater671/X (sky130_fd_sc_hd__buf_4)
     3    0.02                           net671 (net)
                  0.04    0.00    7.03 v repeater670/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.08    0.25    7.29 v repeater670/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net670 (net)
                  0.08    0.00    7.29 v _188_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.21    7.50 v _188_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _038_ (net)
                  0.10    0.00    7.51 v _192_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.20    7.70 v _192_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _041_ (net)
                  0.04    0.00    7.70 v repeater625/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.25    0.37    8.08 v repeater625/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     2    0.07                           net625 (net)
                  0.25    0.03    8.10 v repeater624/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.24    8.34 v repeater624/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net624 (net)
                  0.03    0.00    8.34 v repeater623/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    8.50 v repeater623/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net623 (net)
                  0.04    0.00    8.50 v _193_/B2 (sky130_fd_sc_hd__o22a_1)
                  0.04    0.15    8.65 v _193_/X (sky130_fd_sc_hd__o22a_1)
     1    0.00                           net63 (net)
                  0.04    0.00    8.65 v repeater388/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.17    0.26    8.90 v repeater388/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.03                           net388 (net)
                  0.17    0.01    8.91 v repeater387/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.25    9.16 v repeater387/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           net387 (net)
                  0.08    0.00    9.16 v repeater386/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.17    9.33 v repeater386/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net386 (net)
                  0.04    0.00    9.33 v repeater385/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.46 v repeater385/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net385 (net)
                  0.03    0.00    9.46 v repeater384/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.59 v repeater384/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net384 (net)
                  0.03    0.00    9.59 v repeater383/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    9.71 v repeater383/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net383 (net)
                  0.03    0.00    9.72 v repeater382/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    9.87 v repeater382/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net382 (net)
                  0.04    0.00    9.87 v repeater381/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15   10.02 v repeater381/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net381 (net)
                  0.04    0.00   10.03 v repeater380/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.18 v repeater380/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net380 (net)
                  0.04    0.00   10.18 v repeater379/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.34 v repeater379/X (sky130_fd_sc_hd__buf_4)
     2    0.02                           net379 (net)
                  0.04    0.00   10.34 v _510_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.04    0.14   10.49 v _510_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net128 (net)
                  0.04    0.00   10.49 v repeater186/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.11    0.20   10.69 v repeater186/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net186 (net)
                  0.11    0.00   10.69 v repeater185/A (sky130_fd_sc_hd__clkbuf_4)
                  0.06    0.20   10.89 v repeater185/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           net185 (net)
                  0.06    0.00   10.89 v output128/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.20   11.09 v output128/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           wbs_dat_o[1] (net)
                  0.08    0.00   11.09 v wbs_dat_o[1] (out)
                                 11.09   data arrival time

                         16.00   16.00   clock wb_clk_i (rise edge)
                          0.00   16.00   clock network delay (propagated)
                         -0.25   15.75   clock uncertainty
                          0.00   15.75   clock reconvergence pessimism
                         -3.20   12.55   output external delay
                                 12.55   data required time
-----------------------------------------------------------------------------
                                 12.55   data required time
                                -11.09   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 v input external delay
                  0.01    0.01    3.21 v wbs_adr_i[12] (in)
     1    0.00                           wbs_adr_i[12] (net)
                  0.01    0.00    3.21 v input8/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13    3.33 v input8/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           net8 (net)
                  0.03    0.00    3.33 v repeater734/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.07    0.24    3.58 v repeater734/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net734 (net)
                  0.07    0.00    3.58 v repeater733/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.76 v repeater733/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net733 (net)
                  0.05    0.00    3.76 v repeater732/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    3.92 v repeater732/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net732 (net)
                  0.04    0.00    3.92 v repeater731/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    4.05 v repeater731/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net731 (net)
                  0.03    0.00    4.06 v repeater730/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    4.18 v repeater730/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net730 (net)
                  0.03    0.00    4.18 v repeater729/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.33 v repeater729/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net729 (net)
                  0.04    0.00    4.33 v repeater728/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.49 v repeater728/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net728 (net)
                  0.04    0.00    4.49 v repeater727/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.65 v repeater727/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net727 (net)
                  0.04    0.00    4.65 v repeater726/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.80 v repeater726/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net726 (net)
                  0.04    0.00    4.80 v repeater725/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.14    4.93 v repeater725/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net725 (net)
                  0.03    0.00    4.93 v repeater724/A (sky130_fd_sc_hd__buf_4)
                  0.13    0.20    5.14 v repeater724/X (sky130_fd_sc_hd__buf_4)
     1    0.10                           net724 (net)
                  0.16    0.05    5.19 v repeater723/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.20    5.39 v repeater723/X (sky130_fd_sc_hd__buf_4)
     2    0.01                           net723 (net)
                  0.03    0.00    5.39 v repeater722/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.18    5.57 v repeater722/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.01                           net722 (net)
                  0.09    0.00    5.57 v _173_/B (sky130_fd_sc_hd__and2_1)
                  0.05    0.19    5.76 v _173_/X (sky130_fd_sc_hd__and2_1)
     1    0.01                           _026_ (net)
                  0.05    0.00    5.77 v repeater680/A (sky130_fd_sc_hd__clkdlybuf4s18_2)
                  0.09    0.28    6.04 v repeater680/X (sky130_fd_sc_hd__clkdlybuf4s18_2)
     2    0.02                           net680 (net)
                  0.09    0.00    6.04 v _209_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.16    6.20 v _209_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           _054_ (net)
                  0.03    0.00    6.20 v repeater664/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.34    0.42    6.62 v repeater664/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     2    0.09                           net664 (net)
                  0.35    0.05    6.67 v repeater663/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.27    6.94 v repeater663/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.00                           net663 (net)
                  0.03    0.00    6.94 v repeater662/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.19    7.13 v repeater662/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net662 (net)
                  0.09    0.00    7.13 v _250_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.22    7.35 v _250_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _085_ (net)
                  0.10    0.00    7.35 v _257_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.20    7.55 v _257_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _090_ (net)
                  0.04    0.00    7.55 v repeater577/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.38    0.46    8.01 v repeater577/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     9    0.10                           net577 (net)
                  0.40    0.06    8.07 v repeater576/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.29    8.36 v repeater576/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net576 (net)
                  0.04    0.00    8.36 v repeater575/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    8.51 v repeater575/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net575 (net)
                  0.04    0.00    8.52 v _258_/B2 (sky130_fd_sc_hd__o22a_1)
                  0.04    0.15    8.67 v _258_/X (sky130_fd_sc_hd__o22a_1)
     1    0.00                           net60 (net)
                  0.04    0.00    8.67 v repeater253/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.40    0.47    9.14 v repeater253/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
    11    0.11                           net253 (net)
                  0.41    0.06    9.19 v repeater252/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.30    9.50 v repeater252/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net252 (net)
                  0.04    0.00    9.50 v repeater251/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.63 v repeater251/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net251 (net)
                  0.03    0.00    9.63 v repeater250/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.75 v repeater250/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net250 (net)
                  0.03    0.00    9.76 v repeater249/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    9.88 v repeater249/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net249 (net)
                  0.03    0.00    9.88 v repeater248/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15   10.03 v repeater248/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net248 (net)
                  0.04    0.00   10.04 v repeater247/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15   10.19 v repeater247/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net247 (net)
                  0.04    0.00   10.19 v repeater246/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.35 v repeater246/X (sky130_fd_sc_hd__buf_4)
     2    0.02                           net246 (net)
                  0.04    0.00   10.35 v _526_/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.51 v _526_/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net125 (net)
                  0.04    0.00   10.51 v repeater154/A (sky130_fd_sc_hd__clkbuf_4)
                  0.06    0.17   10.68 v repeater154/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net154 (net)
                  0.06    0.00   10.68 v repeater153/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.84 v repeater153/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net153 (net)
                  0.04    0.00   10.85 v output125/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19   11.04 v output125/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           wbs_dat_o[17] (net)
                  0.08    0.00   11.04 v wbs_dat_o[17] (out)
                                 11.04   data arrival time

                         16.00   16.00   clock wb_clk_i (rise edge)
                          0.00   16.00   clock network delay (propagated)
                         -0.25   15.75   clock uncertainty
                          0.00   15.75   clock reconvergence pessimism
                         -3.20   12.55   output external delay
                                 12.55   data required time
-----------------------------------------------------------------------------
                                 12.55   data required time
                                -11.04   data arrival time
-----------------------------------------------------------------------------
                                  1.51   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 v input external delay
                  0.01    0.01    3.21 v wbs_adr_i[12] (in)
     1    0.00                           wbs_adr_i[12] (net)
                  0.01    0.00    3.21 v input8/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13    3.33 v input8/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           net8 (net)
                  0.03    0.00    3.33 v repeater734/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.07    0.24    3.58 v repeater734/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net734 (net)
                  0.07    0.00    3.58 v repeater733/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.76 v repeater733/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net733 (net)
                  0.05    0.00    3.76 v repeater732/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    3.92 v repeater732/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net732 (net)
                  0.04    0.00    3.92 v repeater731/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    4.05 v repeater731/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net731 (net)
                  0.03    0.00    4.06 v repeater730/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    4.18 v repeater730/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net730 (net)
                  0.03    0.00    4.18 v repeater729/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.33 v repeater729/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net729 (net)
                  0.04    0.00    4.33 v repeater728/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.49 v repeater728/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net728 (net)
                  0.04    0.00    4.49 v repeater727/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.65 v repeater727/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net727 (net)
                  0.04    0.00    4.65 v repeater726/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.80 v repeater726/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net726 (net)
                  0.04    0.00    4.80 v repeater725/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.14    4.93 v repeater725/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net725 (net)
                  0.03    0.00    4.93 v repeater724/A (sky130_fd_sc_hd__buf_4)
                  0.13    0.20    5.14 v repeater724/X (sky130_fd_sc_hd__buf_4)
     1    0.10                           net724 (net)
                  0.16    0.05    5.19 v repeater723/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.20    5.39 v repeater723/X (sky130_fd_sc_hd__buf_4)
     2    0.01                           net723 (net)
                  0.03    0.00    5.39 v repeater722/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.18    5.57 v repeater722/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.01                           net722 (net)
                  0.09    0.00    5.57 v _173_/B (sky130_fd_sc_hd__and2_1)
                  0.05    0.19    5.76 v _173_/X (sky130_fd_sc_hd__and2_1)
     1    0.01                           _026_ (net)
                  0.05    0.00    5.77 v repeater680/A (sky130_fd_sc_hd__clkdlybuf4s18_2)
                  0.09    0.28    6.04 v repeater680/X (sky130_fd_sc_hd__clkdlybuf4s18_2)
     2    0.02                           net680 (net)
                  0.09    0.00    6.04 v _209_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.16    6.20 v _209_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           _054_ (net)
                  0.03    0.00    6.20 v repeater664/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.34    0.42    6.62 v repeater664/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     2    0.09                           net664 (net)
                  0.35    0.05    6.67 v repeater663/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.27    6.94 v repeater663/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.00                           net663 (net)
                  0.03    0.00    6.94 v repeater662/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.19    7.13 v repeater662/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net662 (net)
                  0.09    0.00    7.13 v _210_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.11    0.23    7.36 v _210_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _055_ (net)
                  0.11    0.00    7.36 v _214_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.21    7.57 v _214_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _058_ (net)
                  0.04    0.00    7.57 v repeater610/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.29    0.40    7.97 v repeater610/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.08                           net610 (net)
                  0.29    0.03    8.00 v repeater609/A (sky130_fd_sc_hd__clkbuf_4)
                  0.04    0.26    8.26 v repeater609/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           net609 (net)
                  0.04    0.00    8.26 v repeater608/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    8.41 v repeater608/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net608 (net)
                  0.04    0.00    8.41 v _215_/B2 (sky130_fd_sc_hd__o22a_1)
                  0.04    0.16    8.57 v _215_/X (sky130_fd_sc_hd__o22a_1)
     1    0.00                           net112 (net)
                  0.04    0.00    8.57 v repeater342/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.29    0.41    8.98 v repeater342/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     2    0.08                           net342 (net)
                  0.30    0.03    9.01 v repeater341/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.26    9.27 v repeater341/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net341 (net)
                  0.03    0.00    9.27 v repeater340/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.39 v repeater340/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net340 (net)
                  0.03    0.00    9.40 v repeater339/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.52 v repeater339/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net339 (net)
                  0.03    0.00    9.52 v repeater338/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    9.65 v repeater338/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net338 (net)
                  0.03    0.00    9.65 v repeater337/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    9.80 v repeater337/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net337 (net)
                  0.04    0.00    9.80 v repeater336/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    9.96 v repeater336/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net336 (net)
                  0.04    0.00    9.96 v repeater335/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15   10.11 v repeater335/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net335 (net)
                  0.04    0.00   10.12 v repeater334/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.16   10.28 v repeater334/X (sky130_fd_sc_hd__buf_4)
     3    0.02                           net334 (net)
                  0.05    0.00   10.28 v _515_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.14   10.42 v _515_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           net145 (net)
                  0.03    0.00   10.42 v repeater176/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.11    0.20   10.62 v repeater176/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net176 (net)
                  0.11    0.00   10.63 v repeater175/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.20   10.82 v repeater175/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           net175 (net)
                  0.05    0.00   10.83 v output145/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.20   11.02 v output145/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           wbs_dat_o[6] (net)
                  0.08    0.00   11.02 v wbs_dat_o[6] (out)
                                 11.02   data arrival time

                         16.00   16.00   clock wb_clk_i (rise edge)
                          0.00   16.00   clock network delay (propagated)
                         -0.25   15.75   clock uncertainty
                          0.00   15.75   clock reconvergence pessimism
                         -3.20   12.55   output external delay
                                 12.55   data required time
-----------------------------------------------------------------------------
                                 12.55   data required time
                                -11.02   data arrival time
-----------------------------------------------------------------------------
                                  1.53   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 v input external delay
                  0.01    0.01    3.21 v wbs_adr_i[12] (in)
     1    0.00                           wbs_adr_i[12] (net)
                  0.01    0.00    3.21 v input8/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13    3.33 v input8/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           net8 (net)
                  0.03    0.00    3.33 v repeater734/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.07    0.24    3.58 v repeater734/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net734 (net)
                  0.07    0.00    3.58 v repeater733/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.76 v repeater733/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net733 (net)
                  0.05    0.00    3.76 v repeater732/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    3.92 v repeater732/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net732 (net)
                  0.04    0.00    3.92 v repeater731/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    4.05 v repeater731/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net731 (net)
                  0.03    0.00    4.06 v repeater730/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    4.18 v repeater730/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net730 (net)
                  0.03    0.00    4.18 v repeater729/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.33 v repeater729/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net729 (net)
                  0.04    0.00    4.33 v repeater728/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.49 v repeater728/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net728 (net)
                  0.04    0.00    4.49 v repeater727/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.65 v repeater727/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net727 (net)
                  0.04    0.00    4.65 v repeater726/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.80 v repeater726/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net726 (net)
                  0.04    0.00    4.80 v repeater725/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.14    4.93 v repeater725/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net725 (net)
                  0.03    0.00    4.93 v repeater724/A (sky130_fd_sc_hd__buf_4)
                  0.13    0.20    5.14 v repeater724/X (sky130_fd_sc_hd__buf_4)
     1    0.10                           net724 (net)
                  0.16    0.05    5.19 v repeater723/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.20    5.39 v repeater723/X (sky130_fd_sc_hd__buf_4)
     2    0.01                           net723 (net)
                  0.03    0.00    5.39 v repeater722/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.18    5.57 v repeater722/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.01                           net722 (net)
                  0.09    0.00    5.57 v _173_/B (sky130_fd_sc_hd__and2_1)
                  0.05    0.19    5.76 v _173_/X (sky130_fd_sc_hd__and2_1)
     1    0.01                           _026_ (net)
                  0.05    0.00    5.77 v repeater680/A (sky130_fd_sc_hd__clkdlybuf4s18_2)
                  0.09    0.28    6.04 v repeater680/X (sky130_fd_sc_hd__clkdlybuf4s18_2)
     2    0.02                           net680 (net)
                  0.09    0.00    6.04 v _174_/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    6.19 v _174_/X (sky130_fd_sc_hd__buf_6)
     3    0.01                           _027_ (net)
                  0.03    0.00    6.19 v repeater673/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.30    0.40    6.59 v repeater673/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     6    0.08                           net673 (net)
                  0.30    0.03    6.62 v repeater672/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.26    6.88 v repeater672/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           net672 (net)
                  0.03    0.00    6.88 v repeater671/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    7.03 v repeater671/X (sky130_fd_sc_hd__buf_4)
     3    0.02                           net671 (net)
                  0.04    0.00    7.03 v repeater670/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.08    0.25    7.29 v repeater670/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net670 (net)
                  0.08    0.00    7.29 v _188_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.21    7.50 v _188_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _038_ (net)
                  0.10    0.00    7.51 v _195_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.20    7.70 v _195_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _043_ (net)
                  0.04    0.00    7.70 v repeater622/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.26    0.38    8.08 v repeater622/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     2    0.07                           net622 (net)
                  0.26    0.03    8.11 v repeater621/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.25    8.36 v repeater621/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net621 (net)
                  0.03    0.00    8.36 v repeater620/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    8.51 v repeater620/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net620 (net)
                  0.04    0.00    8.51 v _196_/B2 (sky130_fd_sc_hd__o22a_1)
                  0.17    0.30    8.81 v _196_/X (sky130_fd_sc_hd__o22a_1)
     1    0.03                           net74 (net)
                  0.17    0.01    8.81 v repeater378/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.26    9.07 v repeater378/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.04                           net378 (net)
                  0.09    0.01    9.08 v repeater377/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.17    9.25 v repeater377/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net377 (net)
                  0.03    0.00    9.25 v repeater376/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.38 v repeater376/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net376 (net)
                  0.03    0.00    9.38 v repeater375/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.51 v repeater375/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net375 (net)
                  0.03    0.00    9.51 v repeater374/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    9.63 v repeater374/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net374 (net)
                  0.03    0.00    9.63 v repeater373/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    9.78 v repeater373/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net373 (net)
                  0.04    0.00    9.79 v repeater372/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    9.94 v repeater372/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net372 (net)
                  0.04    0.00    9.94 v repeater371/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15   10.10 v repeater371/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net371 (net)
                  0.04    0.00   10.10 v repeater370/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.16   10.26 v repeater370/X (sky130_fd_sc_hd__buf_4)
     4    0.02                           net370 (net)
                  0.05    0.00   10.27 v _511_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.05    0.15   10.42 v _511_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net139 (net)
                  0.05    0.00   10.42 v repeater184/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.11    0.21   10.62 v repeater184/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net184 (net)
                  0.11    0.00   10.62 v repeater183/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.19   10.82 v repeater183/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net183 (net)
                  0.05    0.00   10.82 v output139/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.20   11.02 v output139/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           wbs_dat_o[2] (net)
                  0.08    0.00   11.02 v wbs_dat_o[2] (out)
                                 11.02   data arrival time

                         16.00   16.00   clock wb_clk_i (rise edge)
                          0.00   16.00   clock network delay (propagated)
                         -0.25   15.75   clock uncertainty
                          0.00   15.75   clock reconvergence pessimism
                         -3.20   12.55   output external delay
                                 12.55   data required time
-----------------------------------------------------------------------------
                                 12.55   data required time
                                -11.02   data arrival time
-----------------------------------------------------------------------------
                                  1.53   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 v input external delay
                  0.01    0.01    3.21 v wbs_adr_i[12] (in)
     1    0.00                           wbs_adr_i[12] (net)
                  0.01    0.00    3.21 v input8/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13    3.33 v input8/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           net8 (net)
                  0.03    0.00    3.33 v repeater734/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.07    0.24    3.58 v repeater734/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net734 (net)
                  0.07    0.00    3.58 v repeater733/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.76 v repeater733/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net733 (net)
                  0.05    0.00    3.76 v repeater732/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    3.92 v repeater732/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net732 (net)
                  0.04    0.00    3.92 v repeater731/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    4.05 v repeater731/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net731 (net)
                  0.03    0.00    4.06 v repeater730/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    4.18 v repeater730/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net730 (net)
                  0.03    0.00    4.18 v repeater729/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.33 v repeater729/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net729 (net)
                  0.04    0.00    4.33 v repeater728/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.49 v repeater728/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net728 (net)
                  0.04    0.00    4.49 v repeater727/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.65 v repeater727/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net727 (net)
                  0.04    0.00    4.65 v repeater726/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.80 v repeater726/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net726 (net)
                  0.04    0.00    4.80 v repeater725/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.14    4.93 v repeater725/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net725 (net)
                  0.03    0.00    4.93 v repeater724/A (sky130_fd_sc_hd__buf_4)
                  0.13    0.20    5.14 v repeater724/X (sky130_fd_sc_hd__buf_4)
     1    0.10                           net724 (net)
                  0.16    0.05    5.19 v repeater723/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.20    5.39 v repeater723/X (sky130_fd_sc_hd__buf_4)
     2    0.01                           net723 (net)
                  0.03    0.00    5.39 v repeater722/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.18    5.57 v repeater722/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.01                           net722 (net)
                  0.09    0.00    5.57 v _173_/B (sky130_fd_sc_hd__and2_1)
                  0.05    0.19    5.76 v _173_/X (sky130_fd_sc_hd__and2_1)
     1    0.01                           _026_ (net)
                  0.05    0.00    5.77 v repeater680/A (sky130_fd_sc_hd__clkdlybuf4s18_2)
                  0.09    0.28    6.04 v repeater680/X (sky130_fd_sc_hd__clkdlybuf4s18_2)
     2    0.02                           net680 (net)
                  0.09    0.00    6.04 v _174_/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    6.19 v _174_/X (sky130_fd_sc_hd__buf_6)
     3    0.01                           _027_ (net)
                  0.03    0.00    6.19 v repeater673/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.30    0.40    6.59 v repeater673/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     6    0.08                           net673 (net)
                  0.30    0.03    6.62 v repeater672/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.26    6.88 v repeater672/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           net672 (net)
                  0.03    0.00    6.88 v repeater671/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    7.03 v repeater671/X (sky130_fd_sc_hd__buf_4)
     3    0.02                           net671 (net)
                  0.04    0.00    7.03 v repeater670/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.08    0.25    7.29 v repeater670/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net670 (net)
                  0.08    0.00    7.29 v _188_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.21    7.50 v _188_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _038_ (net)
                  0.10    0.00    7.51 v _199_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.20    7.70 v _199_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _046_ (net)
                  0.04    0.00    7.70 v repeater619/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.26    0.38    8.09 v repeater619/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     2    0.07                           net619 (net)
                  0.27    0.03    8.12 v repeater618/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.25    8.36 v repeater618/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net618 (net)
                  0.03    0.00    8.36 v repeater617/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    8.51 v repeater617/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net617 (net)
                  0.04    0.00    8.52 v _200_/B2 (sky130_fd_sc_hd__o22a_2)
                  0.12    0.27    8.79 v _200_/X (sky130_fd_sc_hd__o22a_2)
     1    0.03                           net85 (net)
                  0.12    0.01    8.80 v repeater369/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.23    9.03 v repeater369/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           net369 (net)
                  0.10    0.01    9.04 v repeater368/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.17    9.21 v repeater368/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net368 (net)
                  0.04    0.00    9.21 v repeater367/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.34 v repeater367/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net367 (net)
                  0.03    0.00    9.34 v repeater366/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.47 v repeater366/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net366 (net)
                  0.03    0.00    9.47 v repeater365/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    9.60 v repeater365/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net365 (net)
                  0.03    0.00    9.60 v repeater364/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    9.75 v repeater364/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net364 (net)
                  0.04    0.00    9.75 v repeater363/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    9.91 v repeater363/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net363 (net)
                  0.04    0.00    9.91 v repeater362/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.06 v repeater362/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net362 (net)
                  0.04    0.00   10.07 v repeater361/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.22 v repeater361/X (sky130_fd_sc_hd__buf_4)
     2    0.02                           net361 (net)
                  0.04    0.00   10.23 v _512_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.04    0.14   10.37 v _512_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net142 (net)
                  0.04    0.00   10.37 v repeater182/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.11    0.21   10.58 v repeater182/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net182 (net)
                  0.11    0.00   10.58 v repeater181/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.20   10.78 v repeater181/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net181 (net)
                  0.05    0.00   10.78 v output142/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.20   10.98 v output142/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           wbs_dat_o[3] (net)
                  0.08    0.00   10.98 v wbs_dat_o[3] (out)
                                 10.98   data arrival time

                         16.00   16.00   clock wb_clk_i (rise edge)
                          0.00   16.00   clock network delay (propagated)
                         -0.25   15.75   clock uncertainty
                          0.00   15.75   clock reconvergence pessimism
                         -3.20   12.55   output external delay
                                 12.55   data required time
-----------------------------------------------------------------------------
                                 12.55   data required time
                                -10.98   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.20    3.20 v input external delay
                  0.01    0.01    3.21 v wbs_adr_i[12] (in)
     1    0.00                           wbs_adr_i[12] (net)
                  0.01    0.00    3.21 v input8/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.13    3.33 v input8/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.01                           net8 (net)
                  0.03    0.00    3.33 v repeater734/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.07    0.24    3.58 v repeater734/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net734 (net)
                  0.07    0.00    3.58 v repeater733/A (sky130_fd_sc_hd__clkbuf_4)
                  0.05    0.18    3.76 v repeater733/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.02                           net733 (net)
                  0.05    0.00    3.76 v repeater732/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    3.92 v repeater732/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net732 (net)
                  0.04    0.00    3.92 v repeater731/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    4.05 v repeater731/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net731 (net)
                  0.03    0.00    4.06 v repeater730/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    4.18 v repeater730/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net730 (net)
                  0.03    0.00    4.18 v repeater729/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.33 v repeater729/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net729 (net)
                  0.04    0.00    4.33 v repeater728/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.49 v repeater728/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net728 (net)
                  0.04    0.00    4.49 v repeater727/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16    4.65 v repeater727/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net727 (net)
                  0.04    0.00    4.65 v repeater726/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    4.80 v repeater726/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net726 (net)
                  0.04    0.00    4.80 v repeater725/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.14    4.93 v repeater725/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net725 (net)
                  0.03    0.00    4.93 v repeater724/A (sky130_fd_sc_hd__buf_4)
                  0.13    0.20    5.14 v repeater724/X (sky130_fd_sc_hd__buf_4)
     1    0.10                           net724 (net)
                  0.16    0.05    5.19 v repeater723/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.20    5.39 v repeater723/X (sky130_fd_sc_hd__buf_4)
     2    0.01                           net723 (net)
                  0.03    0.00    5.39 v repeater722/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.18    5.57 v repeater722/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.01                           net722 (net)
                  0.09    0.00    5.57 v _173_/B (sky130_fd_sc_hd__and2_1)
                  0.05    0.19    5.76 v _173_/X (sky130_fd_sc_hd__and2_1)
     1    0.01                           _026_ (net)
                  0.05    0.00    5.77 v repeater680/A (sky130_fd_sc_hd__clkdlybuf4s18_2)
                  0.09    0.28    6.04 v repeater680/X (sky130_fd_sc_hd__clkdlybuf4s18_2)
     2    0.02                           net680 (net)
                  0.09    0.00    6.04 v _174_/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    6.19 v _174_/X (sky130_fd_sc_hd__buf_6)
     3    0.01                           _027_ (net)
                  0.03    0.00    6.19 v repeater673/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.30    0.40    6.59 v repeater673/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     6    0.08                           net673 (net)
                  0.30    0.03    6.62 v repeater672/A (sky130_fd_sc_hd__clkbuf_4)
                  0.03    0.26    6.88 v repeater672/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.00                           net672 (net)
                  0.03    0.00    6.88 v repeater671/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    7.03 v repeater671/X (sky130_fd_sc_hd__buf_4)
     3    0.02                           net671 (net)
                  0.04    0.00    7.03 v repeater670/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.08    0.25    7.29 v repeater670/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     1    0.02                           net670 (net)
                  0.08    0.00    7.29 v _188_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.21    7.50 v _188_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _038_ (net)
                  0.10    0.00    7.51 v _192_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.20    7.70 v _192_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _041_ (net)
                  0.04    0.00    7.70 v repeater625/A (sky130_fd_sc_hd__clkdlybuf4s15_2)
                  0.25    0.37    8.08 v repeater625/X (sky130_fd_sc_hd__clkdlybuf4s15_2)
     2    0.07                           net625 (net)
                  0.25    0.03    8.10 v repeater624/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.24    8.34 v repeater624/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net624 (net)
                  0.03    0.00    8.34 v repeater623/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    8.50 v repeater623/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net623 (net)
                  0.04    0.00    8.50 v _193_/B2 (sky130_fd_sc_hd__o22a_1)
                  0.04    0.15    8.65 v _193_/X (sky130_fd_sc_hd__o22a_1)
     1    0.00                           net63 (net)
                  0.04    0.00    8.65 v repeater388/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.17    0.26    8.90 v repeater388/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.03                           net388 (net)
                  0.17    0.01    8.91 v repeater387/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.25    9.16 v repeater387/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           net387 (net)
                  0.08    0.00    9.16 v repeater386/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.17    9.33 v repeater386/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           net386 (net)
                  0.04    0.00    9.33 v repeater385/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.46 v repeater385/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net385 (net)
                  0.03    0.00    9.46 v repeater384/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.13    9.59 v repeater384/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net384 (net)
                  0.03    0.00    9.59 v repeater383/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.12    9.71 v repeater383/X (sky130_fd_sc_hd__buf_6)
     1    0.02                           net383 (net)
                  0.03    0.00    9.72 v repeater382/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15    9.87 v repeater382/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net382 (net)
                  0.04    0.00    9.87 v repeater381/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.15   10.02 v repeater381/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net381 (net)
                  0.04    0.00   10.03 v repeater380/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.18 v repeater380/X (sky130_fd_sc_hd__buf_4)
     1    0.02                           net380 (net)
                  0.04    0.00   10.18 v repeater379/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.16   10.34 v repeater379/X (sky130_fd_sc_hd__buf_4)
     2    0.02                           net379 (net)
                  0.04    0.00   10.34 v _510_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.04    0.14   10.49 v _510_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00                           net128 (net)
                  0.04    0.00   10.49 v repeater186/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.11    0.20   10.69 v repeater186/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net186 (net)
                  0.11    0.00   10.69 v repeater185/A (sky130_fd_sc_hd__clkbuf_4)
                  0.06    0.20   10.89 v repeater185/X (sky130_fd_sc_hd__clkbuf_4)
     2    0.02                           net185 (net)
                  0.06    0.00   10.89 v output128/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.20   11.09 v output128/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.03                           wbs_dat_o[1] (net)
                  0.08    0.00   11.09 v wbs_dat_o[1] (out)
                                 11.09   data arrival time

                         16.00   16.00   clock wb_clk_i (rise edge)
                          0.00   16.00   clock network delay (propagated)
                         -0.25   15.75   clock uncertainty
                          0.00   15.75   clock reconvergence pessimism
                         -3.20   12.55   output external delay
                                 12.55   data required time
-----------------------------------------------------------------------------
                                 12.55   data required time
                                -11.09   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
repeater568/X                             5     13     -8 (VIOLATED)
repeater245/X                             5     11     -6 (VIOLATED)
repeater253/X                             5     11     -6 (VIOLATED)
repeater487/X                             5     11     -6 (VIOLATED)
repeater577/X                             5      9     -4 (VIOLATED)
repeater1440/X                            5      8     -3 (VIOLATED)
repeater1548/X                            5      8     -3 (VIOLATED)
repeater917/X                             5      8     -3 (VIOLATED)
repeater1413/X                            5      7     -2 (VIOLATED)
repeater293/X                             5      7     -2 (VIOLATED)
repeater463/X                             5      7     -2 (VIOLATED)
repeater471/X                             5      7     -2 (VIOLATED)
repeater479/X                             5      7     -2 (VIOLATED)
repeater556/X                             5      7     -2 (VIOLATED)
repeater1027/X                            5      6        (VIOLATED)
repeater1292/X                            5      6        (VIOLATED)
repeater1383/X                            5      6        (VIOLATED)
repeater1410/X                            5      6        (VIOLATED)
repeater673/X                             5      6        (VIOLATED)
repeater836/X                             5      6        (VIOLATED)
repeater839/X                             5      6        (VIOLATED)
repeater866/X                             5      6        (VIOLATED)
repeater890/X                             5      6        (VIOLATED)
repeater945/X                             5      6        (VIOLATED)


===========================================================================
max slew violation count 0
max fanout violation count 24
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 1.46

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 1.27
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_313_/CLK ^
   8.07
_313_/CLK ^
   2.86      0.00       5.21

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.58e-06   9.11e-08   8.44e-12   2.67e-06   0.2%
Combinational          6.19e-04   8.12e-04   2.10e-06   1.43e-03  99.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.21e-04   8.12e-04   2.10e-06   1.44e-03 100.0%
                          43.3%      56.6%       0.1%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 9913820 u^2 97% utilization.
area_report_end
