
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Sat Apr 17 00:13:56 2021
Host:		ensc-esil-18 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770S CPU @ 3.10GHz 8192KB)
OS:		CentOS Linux release 7.8.2003 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell aes128keyWrapper
<CMD> set init_verilog inputs/aes128keyWrapper.ref.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 31
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#% Begin Load MMMC data ... (date=04/17 00:14:30, mem=462.1M)
#% End Load MMMC data ... (date=04/17 00:14:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=462.2M, current mem=462.2M)
nangate45nm_caps

Loading LEF file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sat Apr 17 00:14:30 2021
viaInitial ends at Sat Apr 17 00:14:30 2021
Loading view definition file from Default.view
Reading nangate45nm_ls timing library '/ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, real=0.02min, mem=13.5M, fe_cpu=0.19min, fe_real=0.58min, fe_mem=605.2M) ***
#% Begin Load netlist data ... (date=04/17 00:14:31, mem=474.5M)
*** Begin netlist parsing (mem=605.2M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'inputs/aes128keyWrapper.ref.v'

*** Memory Usage v#1 (Current mem = 607.250M, initial mem = 259.465M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=607.2M) ***
#% End Load netlist data ... (date=04/17 00:14:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=483.7M, current mem=483.7M)
Set top cell to aes128keyWrapper.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aes128keyWrapper ...
*** Netlist is unique.
** info: there are 139 modules.
** info: there are 14254 stdCell insts.

*** Memory Usage v#1 (Current mem = 642.172M, initial mem = 259.465M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: aes_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'inputs/aes128keyWrapper.sdc' ...
Current (total cpu=0:00:11.7, real=0:00:36.0, peak res=617.8M, current mem=617.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/aes128keyWrapper.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/aes128keyWrapper.sdc, Line 43).

INFO (CTE): Reading of timing constraints file inputs/aes128keyWrapper.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=657.0M, current mem=657.0M)
Current (total cpu=0:00:11.8, real=0:00:36.0, peak res=657.0M, current mem=657.0M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 22 warning(s), 2 error(s)

<CMD> set defOutLefVia 1
<CMD> set lefDefOutVersion 5.5
<CMD> floorPlan -su 1 0.8 4 4 4 4
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 5.0 -pin {resetn {input[0]} {input[1]} {input[2]} {input[3]} {input[4]} {input[5]} {input[6]} {input[7]} {input[8]} {input[9]} {input[10]} {input[11]} {input[12]} {input[13]} {input[14]} {input[15]} {input[16]} {input[17]} {input[18]} {input[19]} {input[20]} {input[21]} {input[22]} {input[23]} {input[24]} {input[25]} {input[26]} {input[27]} {input[28]} {input[29]} {input[30]} {input[31]} mr mw {keyOrPlain[0]} {keyOrPlain[1]} {keyOrPlain[2]} {keyOrPlain[3]} {keyOrPlain[4]} {keyOrPlain[5]} {keyOrPlain[6]} {keyOrPlain[7]} {keyOrPlain[8]} {keyOrPlain[9]} {keyOrPlain[10]} {keyOrPlain[11]} {keyOrPlain[12]} {keyOrPlain[13]} {keyOrPlain[14]} {keyOrPlain[15]} {keyOrPlain[16]} {keyOrPlain[17]} {keyOrPlain[18]} {keyOrPlain[19]} {keyOrPlain[20]} {keyOrPlain[21]} {keyOrPlain[22]} {keyOrPlain[23]} {keyOrPlain[24]} {keyOrPlain[25]} {keyOrPlain[26]} {keyOrPlain[27]} {keyOrPlain[28]} {keyOrPlain[29]} {keyOrPlain[30]} {keyOrPlain[31]}}
**WARN: (IMPPTN-1235):	Cannot find pin resetn on partition aes128keyWrapper
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [66] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 839.1M).
<CMD> editPin -fixedPin 1 -snap TRACK -side Bottom -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 10.0 -pin {{cipher[0]} {cipher[1]} {cipher[2]} {cipher[3]} {cipher[4]} {cipher[5]} {cipher[6]} {cipher[7]} {cipher[8]} {cipher[9]} {cipher[10]} {cipher[11]} {cipher[12]} {cipher[13]} {cipher[14]} {cipher[15]} {cipher[16]} {cipher[17]} {cipher[18]} {cipher[19]} {cipher[20]} {cipher[21]} {cipher[22]} {cipher[23]} {cipher[24]} {cipher[25]} {cipher[26]} {cipher[27]} {cipher[28]} {cipher[29]} {cipher[30]} {cipher[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 839.1M).
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=04/17 00:14:41, mem=691.2M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/17 00:14:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=692.8M, current mem=692.8M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5
#% Begin addStripe (date=04/17 00:14:41, mem=692.8M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 62 wires.
ViaGen created 124 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       62       |       NA       |
|  via6  |       124      |        0       |
+--------+----------------+----------------+
#% End addStripe (date=04/17 00:14:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=693.4M, current mem=693.4M)
<CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5
#% Begin addStripe (date=04/17 00:14:41, mem=693.4M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 61 wires.
ViaGen created 2013 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |      2013      |        0       |
| metal7 |       61       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/17 00:14:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=693.5M, current mem=693.5M)
<CMD> sroute -connect { blockPin corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
#% Begin sroute (date=04/17 00:14:41, mem=693.5M)
*** Begin SPECIAL ROUTE on Sat Apr 17 00:14:42 2021 ***
SPECIAL ROUTE ran on directory: /ensc/cmc_homedirs/escmc29/ensc450/ENSC450finalproject/Part2/BE_045
SPECIAL ROUTE ran on machine: ensc-esil-18 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.13Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteRoutingEffort set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1577.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 71 used
Read in 71 components
  71 core components: 71 unplaced, 0 placed, 0 fixed
Read in 98 physical pins
  98 physical pins: 0 unplaced, 0 placed, 98 fixed
Read in 2 logical pins
Read in 100 nets
Read in 2 special nets, 2 routed
Read in 98 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 218
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 109
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 1595.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 98 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 327 wires.
ViaGen created 17985 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       327      |       NA       |
|  via1  |      3597      |        0       |
|  via2  |      3597      |        0       |
|  via3  |      3597      |        0       |
|  via4  |      3597      |        0       |
|  via5  |      3597      |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/17 00:14:42, total cpu=0:00:00.6, real=0:00:00.0, peak res=713.0M, current mem=713.0M)
<CMD> defOut -floorplan -noStdCells results/aes128keyWrapper_floor.def
Writing DEF file 'results/aes128keyWrapper_floor.def', current time is Sat Apr 17 00:14:42 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/aes128keyWrapper_floor.def' is written, current time is Sat Apr 17 00:14:42 2021 ...
<CMD> summaryReport -outfile results/summary/03-floorplan.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (14660) did not have valid net lengths.
Analyze timing ... 
Report saved in file results/summary/03-floorplan.rpt.
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=892.855 CPU=0:00:00.1 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 1089 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.8) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.15280 -from {0xcd 0xd0} -to 0xd1 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.15280 -from {0xd4 0xd7} -to 0xd8 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.15280 -from 0xda -to 0xdb
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.15280 -from 0xde -to 0xdf
<CMD> setPathGroupOptions reg2reg_tmp.15280 -effortLevel high
Effort level <high> specified for reg2reg_tmp.15280 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=933.105)
Total number of fetched objects 14036
End delay calculation. (MEM=1024.54 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1013 CPU=0:00:01.4 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.15280
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.15280
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.15280
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.15280
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=998.7M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=998.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=998.7M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=13223 (0 fixed + 13223 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=13629 #term=51138 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=98, #floatPin=2
stdCell: 13223 single + 0 double + 0 multi
Total standard cell length = 12.7110 (mm), area = 0.0178 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.772.
Density for the design = 0.772.
       = stdcell_area 66900 sites (17795 um^2) / alloc_area 86620 sites (23041 um^2).
Pin Density = 0.5882.
            = total # of pins 51138 / total area 86940.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 1.754e+04 (2.97e+03 1.46e+04)
              Est.  stn bbox = 1.896e+04 (3.24e+03 1.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.3M
Iteration  2: Total net bbox = 1.754e+04 (2.97e+03 1.46e+04)
              Est.  stn bbox = 1.896e+04 (3.24e+03 1.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.3M
Iteration  3: Total net bbox = 1.770e+04 (3.16e+03 1.45e+04)
              Est.  stn bbox = 2.129e+04 (3.88e+03 1.74e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1008.3M
Active setup views:
    aes_av
Iteration  4: Total net bbox = 8.665e+04 (4.25e+04 4.41e+04)
              Est.  stn bbox = 1.069e+05 (5.37e+04 5.32e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1008.3M
Iteration  5: Total net bbox = 8.066e+04 (3.97e+04 4.09e+04)
              Est.  stn bbox = 1.013e+05 (5.07e+04 5.06e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1008.3M
Iteration  6: Total net bbox = 1.323e+05 (6.01e+04 7.22e+04)
              Est.  stn bbox = 1.646e+05 (7.59e+04 8.87e+04)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 1010.8M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 1.341e+05 (6.16e+04 7.25e+04)
              Est.  stn bbox = 1.667e+05 (7.75e+04 8.92e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1017.8M
Iteration  8: Total net bbox = 1.341e+05 (6.16e+04 7.25e+04)
              Est.  stn bbox = 1.667e+05 (7.75e+04 8.92e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1032.1M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 1.505e+05 (7.34e+04 7.70e+04)
              Est.  stn bbox = 1.867e+05 (9.19e+04 9.47e+04)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 1035.6M
Iteration 10: Total net bbox = 1.505e+05 (7.34e+04 7.70e+04)
              Est.  stn bbox = 1.867e+05 (9.19e+04 9.47e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1035.6M
Iteration 11: Total net bbox = 1.532e+05 (7.63e+04 7.69e+04)
              Est.  stn bbox = 1.888e+05 (9.50e+04 9.38e+04)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 1035.6M
Iteration 12: Total net bbox = 1.532e+05 (7.63e+04 7.69e+04)
              Est.  stn bbox = 1.888e+05 (9.50e+04 9.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1035.6M
Iteration 13: Total net bbox = 1.532e+05 (7.63e+04 7.69e+04)
              Est.  stn bbox = 1.888e+05 (9.50e+04 9.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1035.6M
*** cost = 1.532e+05 (7.63e+04 7.69e+04) (cpu for global=0:00:24.9) real=0:00:26.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
net ignore based on current view = 0
Solver runtime cpu: 0:00:17.6 real: 0:00:17.5
Core Placement runtime cpu: 0:00:18.5 real: 0:00:19.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:42.5 mem=1035.6M) ***
Total net bbox length = 1.532e+05 (7.634e+04 7.691e+04) (ext = 2.188e+03)
Move report: Detail placement moves 13223 insts, mean move: 0.99 um, max move: 25.16 um
	Max move on inst (U74): (31.98, 69.02) --> (26.98, 48.86)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1035.6MB
Summary Report:
Instances move: 13223 (out of 13223 movable)
Instances flipped: 0
Mean displacement: 0.99 um
Max displacement: 25.16 um (Instance: U74) (31.979, 69.0195) -> (26.98, 48.86)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 1.500e+05 (7.254e+04 7.741e+04) (ext = 2.182e+03)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1035.6MB
*** Finished refinePlace (0:00:44.4 mem=1035.6M) ***
*** End of Placement (cpu=0:00:27.8, real=0:00:29.0, mem=1035.6M) ***
default core: bins with density > 0.750 = 66.94 % ( 81 / 121 )
Density distribution unevenness ratio = 3.692%
*** Free Virtual Timing Model ...(mem=1035.6M)
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 36794 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=36794 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13629  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13629 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13629 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.57% H + 7.23% V. EstWL: 1.802626e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)      1055( 8.19%)       122( 0.95%)         4( 0.03%)   ( 9.17%) 
[NR-eGR]  metal3  (3)       136( 1.06%)         5( 0.04%)         0( 0.00%)   ( 1.09%) 
[NR-eGR]  metal4  (4)       893( 6.93%)        44( 0.34%)         0( 0.00%)   ( 7.27%) 
[NR-eGR]  metal5  (5)       109( 0.85%)         0( 0.00%)         0( 0.00%)   ( 0.85%) 
[NR-eGR]  metal6  (6)       147( 1.42%)         1( 0.01%)         0( 0.00%)   ( 1.43%) 
[NR-eGR]  metal7  (7)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         2( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2344( 2.25%)       172( 0.16%)         4( 0.00%)   ( 2.42%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.95% V
[NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 1.11% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1021.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 51038
[NR-eGR] metal2  (2V) length: 4.603320e+04um, number of vias: 67318
[NR-eGR] metal3  (3H) length: 6.932524e+04um, number of vias: 25587
[NR-eGR] metal4  (4V) length: 3.530642e+04um, number of vias: 7867
[NR-eGR] metal5  (5H) length: 2.316016e+04um, number of vias: 5424
[NR-eGR] metal6  (6V) length: 2.040090e+04um, number of vias: 515
[NR-eGR] metal7  (7H) length: 1.775057e+03um, number of vias: 283
[NR-eGR] metal8  (8V) length: 2.900798e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.989018e+05um, number of vias: 158032
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.325635e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.22 seconds, mem = 1008.5M
End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 0:31, real = 0: 0:33, mem = 1006.2M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace
Begin checking placement ... (start mem=1006.2M, init mem=1006.2M)
*info: Placed = 13223         
*info: Unplaced = 0           
Placement Density:76.95%(17795/23126)
Placement Density (including fixed std cells):76.95%(17795/23126)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1006.2M)
<CMD> saveNetlist results/verilog/aes128keyWrapper.place.v
Writing Netlist "results/verilog/aes128keyWrapper.place.v" ...
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1006.2M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.26% H + 18.68% V (0:00:00.2 1008.2M)

Phase 1e-1f Overflow: 0.07% H + 3.64% V (0:00:00.1 1008.2M)

Phase 1l Overflow: 18.54% H + 53.48% V (0:00:00.4 1016.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	111	 1.18%	759	 8.07%
 -4:	131	 1.39%	422	 4.49%
 -3:	238	 2.53%	472	 5.02%
 -2:	303	 3.22%	574	 6.10%
 -1:	383	 4.07%	590	 6.27%
--------------------------------------
  0:	434	 4.61%	599	 6.37%
  1:	417	 4.43%	495	 5.26%
  2:	456	 4.85%	474	 5.04%
  3:	486	 5.17%	424	 4.51%
  4:	486	 5.17%	428	 4.55%
  5:	5960	63.37%	4168	44.32%


Total length: 2.165e+05um, number of vias: 133808
M1(H) length: 6.808e+03um, number of vias: 51025
M2(V) length: 5.198e+04um, number of vias: 39465
M3(H) length: 6.685e+04um, number of vias: 18907
M4(V) length: 2.728e+04um, number of vias: 10743
M5(H) length: 2.392e+04um, number of vias: 8349
M6(V) length: 2.366e+04um, number of vias: 2417
M7(H) length: 3.879e+03um, number of vias: 1873
M8(V) length: 7.419e+03um, number of vias: 708
M9(H) length: 2.481e+03um, number of vias: 321
M10(V) length: 2.243e+03um

**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1016.2M 
*** Finished trialRoute (cpu=0:00:01.5 mem=1016.2M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13223 and nets=13632 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1016.195M)
<CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1043.46)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14036
End delay calculation. (MEM=1107.36 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1107.36 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:00:49.7 mem=1107.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.647  |  3.043  | -5.647  |
|           TNS (ns):|-649.748 |  0.000  |-649.748 |
|    Violating Paths:|   197   |    0    |   197   |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              | -5.647  |  3.043  | -5.647  |
|                    |-649.748 |  0.000  |-649.748 |
|                    |   197   |    0    |   197   |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     57 (57)      |   -0.430   |     57 (57)      |
|   max_tran     |    517 (3110)    |   -3.451   |    517 (3359)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.950%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
Total CPU time: 3.61 sec
Total Real time: 4.0 sec
Total Memory Usage: 1064.785156 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
<CMD> summaryReport -outfile results/summary/04-place.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/04-place.rpt.
<CMD> initECO ipo1.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1062.8M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.26% H + 18.68% V (0:00:00.2 1063.8M)

Phase 1e-1h Overflow: 0.00% H + 1.40% V (0:00:00.2 1063.8M)

Phase 1l Overflow: 19.84% H + 51.96% V (0:00:00.4 1071.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	115	 1.22%	720	 7.66%
 -4:	150	 1.59%	356	 3.79%
 -3:	250	 2.66%	485	 5.16%
 -2:	325	 3.46%	606	 6.44%
 -1:	403	 4.28%	616	 6.55%
--------------------------------------
  0:	422	 4.49%	631	 6.71%
  1:	435	 4.63%	514	 5.47%
  2:	506	 5.38%	501	 5.33%
  3:	461	 4.90%	434	 4.61%
  4:	453	 4.82%	413	 4.39%
  5:	5885	62.57%	4129	43.90%


Total length: 2.181e+05um, number of vias: 133788
M1(H) length: 6.843e+03um, number of vias: 51022
M2(V) length: 5.228e+04um, number of vias: 39506
M3(H) length: 6.772e+04um, number of vias: 18894
M4(V) length: 2.742e+04um, number of vias: 10726
M5(H) length: 2.418e+04um, number of vias: 8322
M6(V) length: 2.352e+04um, number of vias: 2426
M7(H) length: 4.243e+03um, number of vias: 1834
M8(V) length: 7.172e+03um, number of vias: 737
M9(H) length: 2.592e+03um, number of vias: 321
M10(V) length: 2.141e+03um

**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1071.8M 
*** Finished trialRoute (cpu=0:00:01.7 mem=1071.8M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13223 and nets=13632 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1057.461M)
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clock : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 812.5M, totSessionCpu=0:00:53 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1044.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 36794 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=36794 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13629  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13629 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13629 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.69% H + 6.65% V. EstWL: 1.826384e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)      1087( 8.44%)       140( 1.09%)         0( 0.00%)   ( 9.53%) 
[NR-eGR]  metal3  (3)       157( 1.22%)         8( 0.06%)         0( 0.00%)   ( 1.28%) 
[NR-eGR]  metal4  (4)       815( 6.33%)        45( 0.35%)         1( 0.01%)   ( 6.68%) 
[NR-eGR]  metal5  (5)       138( 1.07%)         0( 0.00%)         0( 0.00%)   ( 1.07%) 
[NR-eGR]  metal6  (6)       146( 1.41%)         1( 0.01%)         0( 0.00%)   ( 1.42%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2343( 2.25%)       194( 0.19%)         1( 0.00%)   ( 2.43%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.85% V
[NR-eGR] Overflow after earlyGlobalRoute 0.14% H + 1.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 51038
[NR-eGR] metal2  (2V) length: 4.713919e+04um, number of vias: 67815
[NR-eGR] metal3  (3H) length: 7.086168e+04um, number of vias: 25452
[NR-eGR] metal4  (4V) length: 3.514889e+04um, number of vias: 7949
[NR-eGR] metal5  (5H) length: 2.365138e+04um, number of vias: 5293
[NR-eGR] metal6  (6V) length: 2.031462e+04um, number of vias: 513
[NR-eGR] metal7  (7H) length: 1.563656e+03um, number of vias: 270
[NR-eGR] metal8  (8V) length: 2.715191e+03um, number of vias: 4
[NR-eGR] metal9  (9H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.013963e+05um, number of vias: 158334
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.467525e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1046.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'aes128keyWrapper' of instances=13223 and nets=13632 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1044.578M)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1071.04)
Total number of fetched objects 14036
End delay calculation. (MEM=1118.93 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1118.93 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:00:57.1 mem=1118.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.559  |
|           TNS (ns):|-636.066 |
|    Violating Paths:|   193   |
|          All Paths:|   647   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     54 (54)      |   -0.431   |     54 (54)      |
|   max_tran     |    515 (3055)    |   -3.430   |    515 (3308)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.950%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 844.4M, totSessionCpu=0:00:57 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1073.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1073.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.95%|        -|  -5.559|-636.067|   0:00:00.0| 1173.5M|
|    76.95%|        -|  -5.559|-636.067|   0:00:00.0| 1173.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1173.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   736|  4885|    -3.53|   125|   125|    -0.44|     0|     0|     0|     0|    -5.56|  -636.07|       0|       0|       0|  76.95|          |         |
|     1|     6|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.22|     0.00|      86|       0|      84|  77.41| 0:00:05.0|  1224.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.22|     0.00|       1|       0|       0|  77.41| 0:00:00.0|  1224.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:05.0 mem=1224.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 939.1M, totSessionCpu=0:01:06 **

Active setup views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|         End Point          |
+--------+--------+----------+------------+--------+----------+---------+----------------------------+
|   0.000|   0.000|    77.41%|   0:00:00.0| 1202.0M|    aes_av|       NA| NA                         |
+--------+--------+----------+------------+--------+----------+---------+----------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1202.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1202.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 36794 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=36794 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13716  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13716 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13716 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.36% H + 6.71% V. EstWL: 1.805090e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)      1052( 8.17%)       118( 0.92%)         3( 0.02%)   ( 9.11%) 
[NR-eGR]  metal3  (3)       126( 0.98%)         9( 0.07%)         0( 0.00%)   ( 1.05%) 
[NR-eGR]  metal4  (4)       871( 6.76%)        57( 0.44%)         0( 0.00%)   ( 7.20%) 
[NR-eGR]  metal5  (5)       117( 0.91%)         1( 0.01%)         0( 0.00%)   ( 0.92%) 
[NR-eGR]  metal6  (6)       152( 1.47%)         1( 0.01%)         0( 0.00%)   ( 1.48%) 
[NR-eGR]  metal7  (7)         5( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal8  (8)         2( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2325( 2.23%)       186( 0.18%)         3( 0.00%)   ( 2.41%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.95% V
[NR-eGR] Overflow after earlyGlobalRoute 0.15% H + 1.07% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 1170.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  6: Total net bbox = 1.256e+05 (5.91e+04 6.65e+04)
              Est.  stn bbox = 1.566e+05 (7.47e+04 8.19e+04)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 1238.8M
Iteration  7: Total net bbox = 1.502e+05 (7.46e+04 7.56e+04)
              Est.  stn bbox = 1.867e+05 (9.37e+04 9.30e+04)
              cpu = 0:00:04.5 real = 0:00:05.0 mem = 1242.3M
Iteration  8: Total net bbox = 1.508e+05 (7.45e+04 7.63e+04)
              Est.  stn bbox = 1.876e+05 (9.38e+04 9.38e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1248.9M
Iteration  9: Total net bbox = 1.553e+05 (7.68e+04 7.85e+04)
              Est.  stn bbox = 1.925e+05 (9.62e+04 9.62e+04)
              cpu = 0:00:04.8 real = 0:00:04.0 mem = 1263.5M
Iteration 10: Total net bbox = 1.548e+05 (7.75e+04 7.74e+04)
              Est.  stn bbox = 1.912e+05 (9.68e+04 9.44e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1271.1M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1256.9M)
SKP cleared!

*** Starting refinePlace (0:01:28 mem=1224.9M) ***
Total net bbox length = 1.567e+05 (7.894e+04 7.776e+04) (ext = 2.119e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13310 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 13310 insts, mean move: 0.78 um, max move: 7.82 um
	Max move on inst (FE_OFC42_FE_DBTN9_reset): (56.97, 103.65) --> (64.60, 103.46)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1224.9MB
Summary Report:
Instances move: 13310 (out of 13310 movable)
Instances flipped: 0
Mean displacement: 0.78 um
Max displacement: 7.82 um (Instance: FE_OFC42_FE_DBTN9_reset) (56.9705, 103.649) -> (64.6, 103.46)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
Total net bbox length = 1.538e+05 (7.498e+04 7.881e+04) (ext = 2.128e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1224.9MB
*** Finished refinePlace (0:01:30 mem=1224.9M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 36794 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=36794 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13716  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13716 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13716 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.27% H + 5.34% V. EstWL: 1.835330e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       871( 6.76%)       106( 0.82%)         5( 0.04%)   ( 7.62%) 
[NR-eGR]  metal3  (3)       102( 0.79%)         4( 0.03%)         0( 0.00%)   ( 0.82%) 
[NR-eGR]  metal4  (4)       719( 5.58%)        27( 0.21%)         0( 0.00%)   ( 5.79%) 
[NR-eGR]  metal5  (5)       102( 0.79%)         0( 0.00%)         0( 0.00%)   ( 0.79%) 
[NR-eGR]  metal6  (6)        97( 0.94%)         0( 0.00%)         0( 0.00%)   ( 0.94%) 
[NR-eGR]  metal7  (7)         3( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1894( 1.82%)       137( 0.13%)         5( 0.00%)   ( 1.95%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.11% H + 0.63% V
[NR-eGR] Overflow after earlyGlobalRoute 0.12% H + 0.77% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 1224.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 51212
[NR-eGR] metal2  (2V) length: 4.760397e+04um, number of vias: 67788
[NR-eGR] metal3  (3H) length: 7.188785e+04um, number of vias: 25590
[NR-eGR] metal4  (4V) length: 3.578598e+04um, number of vias: 7686
[NR-eGR] metal5  (5H) length: 2.311061e+04um, number of vias: 5051
[NR-eGR] metal6  (6V) length: 1.975507e+04um, number of vias: 461
[NR-eGR] metal7  (7H) length: 1.395148e+03um, number of vias: 270
[NR-eGR] metal8  (8V) length: 2.967481e+03um, number of vias: 4
[NR-eGR] metal9  (9H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.025078e+05um, number of vias: 158062
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.313505e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.27 seconds, mem = 1153.3M

*** Finished incrementalPlace (cpu=0:00:21.9, real=0:00:22.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1153.3M)
Extraction called for design 'aes128keyWrapper' of instances=13310 and nets=13719 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1153.309M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 906.1M, totSessionCpu=0:01:31 **
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1169.18)
Total number of fetched objects 14123
End delay calculation. (MEM=1215.04 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1215.04 CPU=0:00:02.1 REAL=0:00:02.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    77.41%|        -|   0.000|   0.000|   0:00:00.0| 1250.1M|
|    77.41%|        1|   0.000|   0.000|   0:00:00.0| 1250.1M|
|    77.40%|        3|   0.000|   0.000|   0:00:00.0| 1250.1M|
|    77.38%|        2|   0.000|   0.000|   0:00:00.0| 1250.1M|
|    75.12%|      551|   0.000|   0.000|   0:00:06.0| 1252.1M|
|    75.02%|       36|   0.000|   0.000|   0:00:01.0| 1252.1M|
|    75.01%|        2|   0.000|   0.000|   0:00:00.0| 1252.1M|
|    75.01%|        0|   0.000|   0.000|   0:00:00.0| 1252.1M|
|    75.01%|        0|   0.000|   0.000|   0:00:00.0| 1252.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.01
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
*** Starting refinePlace (0:01:42 mem=1252.1M) ***
Total net bbox length = 1.541e+05 (7.518e+04 7.887e+04) (ext = 2.128e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13305 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1252.1MB
Summary Report:
Instances move: 0 (out of 13305 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.541e+05 (7.518e+04 7.887e+04) (ext = 2.128e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1252.1MB
*** Finished refinePlace (0:01:42 mem=1252.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1252.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1252.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1175.36M, totSessionCpu=0:01:42).

Active setup views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aes128keyWrapper' of instances=13305 and nets=13718 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1156.996M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 36794 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=36794 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13709  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13709 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13709 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.27% H + 5.45% V. EstWL: 1.839124e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       862( 6.69%)       110( 0.85%)         5( 0.04%)   ( 7.58%) 
[NR-eGR]  metal3  (3)       110( 0.85%)         7( 0.05%)         0( 0.00%)   ( 0.91%) 
[NR-eGR]  metal4  (4)       763( 5.92%)        23( 0.18%)         0( 0.00%)   ( 6.10%) 
[NR-eGR]  metal5  (5)       106( 0.82%)         1( 0.01%)         0( 0.00%)   ( 0.83%) 
[NR-eGR]  metal6  (6)       109( 1.05%)         0( 0.00%)         0( 0.00%)   ( 1.05%) 
[NR-eGR]  metal7  (7)         4( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1954( 1.87%)       141( 0.14%)         5( 0.00%)   ( 2.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.62% V
[NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.75% V
[NR-eGR] End Peak syMemory usage = 1165.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   118.98    51.66   124.58    57.26 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1177.32)
Total number of fetched objects 14116
End delay calculation. (MEM=1225.21 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1225.21 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:45 mem=1225.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:52, real = 0:00:53, mem = 951.6M, totSessionCpu=0:01:46 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.717  |  0.717  |  2.860  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.013%
Routing Overflow: 0.09% H and 0.75% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 950.0M, totSessionCpu=0:01:46 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:54, real = 0:00:54, mem = 1093.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-5140           2  Global net connect rules have not been c...
WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665           2  %s : Net has unplaced terms or is connec...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> endECO
<CMD> saveNetlist results/verilog/aes128keyWrapper.postplaceopt.v
Writing Netlist "results/verilog/aes128keyWrapper.postplaceopt.v" ...
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1097.21)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14116
End delay calculation. (MEM=1145.11 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1145.11 CPU=0:00:02.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:01:49 mem=1145.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.717  |  2.860  |  0.717  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.717  |  2.860  |  0.717  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.013%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
Total CPU time: 3.42 sec
Total Real time: 4.0 sec
Total Memory Usage: 1095.367188 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
<CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/05_postPlaceOpt.rpt.
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...

Reading clock tree spec file 'inputs/aes128keyWrapper.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View aes_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View aes_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 aes_av
Default Analysis Views is aes_av


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# MaxDepth         10
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1105.4M) ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**ERROR: (IMPCK-106):	clk cannot be found in the design.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1105.4M) ***
<CMD> clockDesign -specFile inputs/aes128keyWrapper.cts -outDir results/timing -prefix 06-cts
**ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
**WARN: (IMPCK-951):	Net clock have 648 pins.
**WARN: (IMPCK-951):	Net clock have 648 pins.
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.

**** Clock Tree clock Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  keyBuffer_reg[127]/CK  keyBuffer_reg[126]/CK  keyBuffer_reg[125]/CK  keyBuffer_reg[124]/CK  keyBuffer_reg[123]/CK  keyBuffer_reg[122]/CK  keyBuffer_reg[121]/CK  keyBuffer_reg[120]/CK  keyBuffer_reg[119]/CK  keyBuffer_reg[118]/CK  keyBuffer_reg[117]/CK  keyBuffer_reg[116]/CK  keyBuffer_reg[115]/CK  keyBuffer_reg[114]/CK  keyBuffer_reg[113]/CK  keyBuffer_reg[112]/CK  keyBuffer_reg[111]/CK  keyBuffer_reg[110]/CK  keyBuffer_reg[109]/CK  keyBuffer_reg[108]/CK  keyBuffer_reg[107]/CK  keyBuffer_reg[106]/CK  keyBuffer_reg[105]/CK  keyBuffer_reg[104]/CK  keyBuffer_reg[103]/CK  keyBuffer_reg[102]/CK  keyBuffer_reg[101]/CK  keyBuffer_reg[100]/CK  keyBuffer_reg[99]/CK  keyBuffer_reg[98]/CK  keyBuffer_reg[97]/CK  keyBuffer_reg[96]/CK  keyBuffer_reg[95]/CK  keyBuffer_reg[94]/CK  keyBuffer_reg[93]/CK  keyBuffer_reg[92]/CK  keyBuffer_reg[91]/CK  keyBuffer_reg[90]/CK  keyBuffer_reg[89]/CK  keyBuffer_reg[88]/CK  keyBuffer_reg[87]/CK  keyBuffer_reg[86]/CK  keyBuffer_reg[85]/CK  keyBuffer_reg[84]/CK  keyBuffer_reg[83]/CK  keyBuffer_reg[82]/CK  keyBuffer_reg[81]/CK  keyBuffer_reg[80]/CK  keyBuffer_reg[79]/CK  keyBuffer_reg[78]/CK  keyBuffer_reg[77]/CK  keyBuffer_reg[76]/CK  keyBuffer_reg[75]/CK  keyBuffer_reg[74]/CK  keyBuffer_reg[73]/CK  keyBuffer_reg[72]/CK  keyBuffer_reg[71]/CK  keyBuffer_reg[70]/CK  keyBuffer_reg[69]/CK  keyBuffer_reg[68]/CK  keyBuffer_reg[67]/CK  keyBuffer_reg[66]/CK  keyBuffer_reg[65]/CK  keyBuffer_reg[64]/CK  keyBuffer_reg[63]/CK  keyBuffer_reg[62]/CK  keyBuffer_reg[61]/CK  keyBuffer_reg[60]/CK  keyBuffer_reg[59]/CK  keyBuffer_reg[58]/CK  keyBuffer_reg[57]/CK  keyBuffer_reg[56]/CK  keyBuffer_reg[55]/CK  keyBuffer_reg[54]/CK  keyBuffer_reg[53]/CK  keyBuffer_reg[52]/CK  keyBuffer_reg[51]/CK  keyBuffer_reg[50]/CK  keyBuffer_reg[49]/CK  keyBuffer_reg[48]/CK  keyBuffer_reg[47]/CK  keyBuffer_reg[46]/CK  keyBuffer_reg[45]/CK  keyBuffer_reg[44]/CK  keyBuffer_reg[43]/CK  keyBuffer_reg[42]/CK  keyBuffer_reg[41]/CK  keyBuffer_reg[40]/CK  keyBuffer_reg[39]/CK  keyBuffer_reg[38]/CK  keyBuffer_reg[37]/CK  keyBuffer_reg[36]/CK  keyBuffer_reg[35]/CK  keyBuffer_reg[34]/CK  keyBuffer_reg[33]/CK  keyBuffer_reg[32]/CK  keyBuffer_reg[31]/CK  keyBuffer_reg[30]/CK  keyBuffer_reg[29]/CK  keyBuffer_reg[28]/CK  keyBuffer_reg[27]/CK  keyBuffer_reg[26]/CK  keyBuffer_reg[25]/CK  keyBuffer_reg[24]/CK  keyBuffer_reg[23]/CK  keyBuffer_reg[22]/CK  keyBuffer_reg[21]/CK  keyBuffer_reg[20]/CK  keyBuffer_reg[19]/CK  keyBuffer_reg[18]/CK  keyBuffer_reg[17]/CK  keyBuffer_reg[16]/CK  keyBuffer_reg[15]/CK  keyBuffer_reg[14]/CK  keyBuffer_reg[13]/CK  keyBuffer_reg[12]/CK  keyBuffer_reg[11]/CK  keyBuffer_reg[10]/CK  keyBuffer_reg[9]/CK  keyBuffer_reg[8]/CK  keyBuffer_reg[7]/CK  keyBuffer_reg[6]/CK  keyBuffer_reg[5]/CK  keyBuffer_reg[4]/CK  keyBuffer_reg[3]/CK  keyBuffer_reg[2]/CK  keyBuffer_reg[1]/CK  keyBuffer_reg[0]/CK  plainBuffer_reg[127]/CK  plainBuffer_reg[126]/CK  plainBuffer_reg[125]/CK  plainBuffer_reg[124]/CK  plainBuffer_reg[123]/CK  plainBuffer_reg[122]/CK  plainBuffer_reg[121]/CK  plainBuffer_reg[120]/CK  plainBuffer_reg[119]/CK  plainBuffer_reg[118]/CK  plainBuffer_reg[117]/CK  plainBuffer_reg[116]/CK  plainBuffer_reg[115]/CK  plainBuffer_reg[114]/CK  plainBuffer_reg[113]/CK  plainBuffer_reg[112]/CK  plainBuffer_reg[111]/CK  plainBuffer_reg[110]/CK  plainBuffer_reg[109]/CK  plainBuffer_reg[108]/CK  plainBuffer_reg[107]/CK  plainBuffer_reg[106]/CK  plainBuffer_reg[105]/CK  plainBuffer_reg[104]/CK  plainBuffer_reg[103]/CK  plainBuffer_reg[102]/CK  plainBuffer_reg[101]/CK  plainBuffer_reg[100]/CK  plainBuffer_reg[99]/CK  plainBuffer_reg[98]/CK  plainBuffer_reg[97]/CK  plainBuffer_reg[96]/CK  plainBuffer_reg[95]/CK  plainBuffer_reg[94]/CK  plainBuffer_reg[93]/CK  plainBuffer_reg[92]/CK  plainBuffer_reg[91]/CK  plainBuffer_reg[90]/CK  plainBuffer_reg[89]/CK  plainBuffer_reg[88]/CK  plainBuffer_reg[87]/CK  plainBuffer_reg[86]/CK  plainBuffer_reg[85]/CK  plainBuffer_reg[84]/CK  plainBuffer_reg[83]/CK  plainBuffer_reg[82]/CK  plainBuffer_reg[81]/CK  plainBuffer_reg[80]/CK  plainBuffer_reg[79]/CK  plainBuffer_reg[78]/CK  plainBuffer_reg[77]/CK  plainBuffer_reg[76]/CK  plainBuffer_reg[75]/CK  plainBuffer_reg[74]/CK  plainBuffer_reg[73]/CK  plainBuffer_reg[72]/CK  plainBuffer_reg[71]/CK  plainBuffer_reg[70]/CK  plainBuffer_reg[69]/CK  plainBuffer_reg[68]/CK  plainBuffer_reg[67]/CK  plainBuffer_reg[66]/CK  plainBuffer_reg[65]/CK  plainBuffer_reg[64]/CK  plainBuffer_reg[63]/CK  plainBuffer_reg[62]/CK  plainBuffer_reg[61]/CK  plainBuffer_reg[60]/CK  plainBuffer_reg[59]/CK  plainBuffer_reg[58]/CK  plainBuffer_reg[57]/CK  plainBuffer_reg[56]/CK  plainBuffer_reg[55]/CK  plainBuffer_reg[54]/CK  plainBuffer_reg[53]/CK  plainBuffer_reg[52]/CK  plainBuffer_reg[51]/CK  plainBuffer_reg[50]/CK  plainBuffer_reg[49]/CK  plainBuffer_reg[48]/CK  plainBuffer_reg[47]/CK  plainBuffer_reg[46]/CK  plainBuffer_reg[45]/CK  plainBuffer_reg[44]/CK  plainBuffer_reg[43]/CK  plainBuffer_reg[42]/CK  plainBuffer_reg[41]/CK  plainBuffer_reg[40]/CK  plainBuffer_reg[39]/CK  plainBuffer_reg[38]/CK  plainBuffer_reg[37]/CK  plainBuffer_reg[36]/CK  plainBuffer_reg[35]/CK  plainBuffer_reg[34]/CK  plainBuffer_reg[33]/CK  plainBuffer_reg[32]/CK  plainBuffer_reg[31]/CK  plainBuffer_reg[30]/CK  plainBuffer_reg[29]/CK  plainBuffer_reg[28]/CK  plainBuffer_reg[27]/CK  plainBuffer_reg[26]/CK  plainBuffer_reg[25]/CK  plainBuffer_reg[24]/CK  plainBuffer_reg[23]/CK  plainBuffer_reg[22]/CK  plainBuffer_reg[21]/CK  plainBuffer_reg[20]/CK  plainBuffer_reg[19]/CK  plainBuffer_reg[18]/CK  plainBuffer_reg[17]/CK  plainBuffer_reg[16]/CK  plainBuffer_reg[15]/CK  plainBuffer_reg[14]/CK  plainBuffer_reg[13]/CK  plainBuffer_reg[12]/CK  plainBuffer_reg[11]/CK  plainBuffer_reg[10]/CK  plainBuffer_reg[9]/CK  plainBuffer_reg[8]/CK  plainBuffer_reg[7]/CK  plainBuffer_reg[6]/CK  plainBuffer_reg[5]/CK  plainBuffer_reg[4]/CK  plainBuffer_reg[3]/CK  plainBuffer_reg[2]/CK  plainBuffer_reg[1]/CK  plainBuffer_reg[0]/CK  load_reg/CK  keyCount_reg[31]/CK  keyCount_reg[0]/CK  keyCount_reg[1]/CK  keyCount_reg[2]/CK  keyCount_reg[3]/CK  keyCount_reg[4]/CK  keyCount_reg[5]/CK  keyCount_reg[6]/CK  keyCount_reg[7]/CK  keyCount_reg[8]/CK  keyCount_reg[9]/CK  keyCount_reg[10]/CK  keyCount_reg[11]/CK  keyCount_reg[12]/CK  keyCount_reg[13]/CK  keyCount_reg[14]/CK  keyCount_reg[15]/CK  keyCount_reg[16]/CK  keyCount_reg[17]/CK  keyCount_reg[18]/CK  keyCount_reg[19]/CK  keyCount_reg[20]/CK  keyCount_reg[21]/CK  keyCount_reg[22]/CK  keyCount_reg[23]/CK  keyCount_reg[24]/CK  keyCount_reg[25]/CK  keyCount_reg[26]/CK  keyCount_reg[27]/CK  keyCount_reg[28]/CK  keyCount_reg[29]/CK  keyCount_reg[30]/CK  plainCount_reg[31]/CK  plainCount_reg[0]/CK  plainCount_reg[1]/CK  plainCount_reg[2]/CK  plainCount_reg[3]/CK  plainCount_reg[4]/CK  plainCount_reg[5]/CK  plainCount_reg[6]/CK  plainCount_reg[7]/CK  plainCount_reg[8]/CK  plainCount_reg[9]/CK  plainCount_reg[10]/CK  plainCount_reg[11]/CK  plainCount_reg[12]/CK  plainCount_reg[13]/CK  plainCount_reg[14]/CK  plainCount_reg[15]/CK  plainCount_reg[16]/CK  plainCount_reg[17]/CK  plainCount_reg[18]/CK  plainCount_reg[19]/CK  plainCount_reg[20]/CK  plainCount_reg[21]/CK  plainCount_reg[22]/CK  plainCount_reg[23]/CK  plainCount_reg[24]/CK  plainCount_reg[25]/CK  plainCount_reg[26]/CK  plainCount_reg[27]/CK  plainCount_reg[28]/CK  plainCount_reg[29]/CK  plainCount_reg[30]/CK  cipherCount_reg[31]/CK  cipherCount_reg[30]/CK  cipherCount_reg[1]/CK  cipherCount_reg[2]/CK  cipherCount_reg[3]/CK  cipherCount_reg[4]/CK  cipherCount_reg[5]/CK  cipherCount_reg[6]/CK  cipherCount_reg[7]/CK  cipherCount_reg[8]/CK  cipherCount_reg[9]/CK  cipherCount_reg[10]/CK  cipherCount_reg[11]/CK  cipherCount_reg[12]/CK  cipherCount_reg[13]/CK  cipherCount_reg[14]/CK  cipherCount_reg[15]/CK  cipherCount_reg[16]/CK  cipherCount_reg[17]/CK  cipherCount_reg[18]/CK  cipherCount_reg[19]/CK  cipherCount_reg[20]/CK  cipherCount_reg[21]/CK  cipherCount_reg[22]/CK  cipherCount_reg[23]/CK  cipherCount_reg[24]/CK  cipherCount_reg[25]/CK  cipherCount_reg[26]/CK  cipherCount_reg[27]/CK  cipherCount_reg[28]/CK  cipherCount_reg[29]/CK  cipherCount_reg[0]/CK  cipher_reg[31]/CK  cipher_reg[30]/CK  cipher_reg[29]/CK  cipher_reg[28]/CK  cipher_reg[27]/CK  cipher_reg[26]/CK  cipher_reg[25]/CK  cipher_reg[24]/CK  cipher_reg[23]/CK  cipher_reg[22]/CK  cipher_reg[21]/CK  cipher_reg[20]/CK  cipher_reg[19]/CK  cipher_reg[18]/CK  cipher_reg[17]/CK  cipher_reg[16]/CK  cipher_reg[15]/CK  cipher_reg[14]/CK  cipher_reg[13]/CK  cipher_reg[12]/CK  cipher_reg[11]/CK  cipher_reg[10]/CK  cipher_reg[9]/CK  cipher_reg[8]/CK  cipher_reg[7]/CK  cipher_reg[6]/CK  cipher_reg[5]/CK  cipher_reg[4]/CK  cipher_reg[3]/CK  cipher_reg[2]/CK  cipher_reg[1]/CK  cipher_reg[0]/CK  uut/sub_reg[9]/CK  uut/sub_reg[25]/CK  uut/w_reg[2][31]/CK  uut/w_reg[2][30]/CK  uut/w_reg[2][29]/CK  uut/w_reg[2][28]/CK  uut/w_reg[2][27]/CK  uut/w_reg[2][26]/CK  uut/w_reg[2][25]/CK  uut/w_reg[2][24]/CK  uut/w_reg[2][23]/CK  uut/w_reg[2][22]/CK  uut/w_reg[2][21]/CK  uut/w_reg[2][20]/CK  uut/w_reg[2][19]/CK  uut/w_reg[2][18]/CK  uut/w_reg[2][17]/CK  uut/w_reg[2][16]/CK  uut/w_reg[2][15]/CK  uut/w_reg[2][14]/CK  uut/w_reg[2][13]/CK  uut/w_reg[2][12]/CK  uut/w_reg[2][11]/CK  uut/w_reg[2][10]/CK  uut/w_reg[2][9]/CK  uut/w_reg[2][8]/CK  uut/w_reg[2][7]/CK  uut/w_reg[2][6]/CK  uut/w_reg[2][5]/CK  uut/w_reg[2][4]/CK  uut/w_reg[2][3]/CK  uut/w_reg[2][2]/CK  uut/w_reg[2][1]/CK  uut/w_reg[2][0]/CK  uut/w_reg[1][31]/CK  uut/w_reg[1][30]/CK  uut/w_reg[1][29]/CK  uut/w_reg[1][28]/CK  uut/w_reg[1][27]/CK  uut/w_reg[1][26]/CK  uut/w_reg[1][25]/CK  uut/w_reg[1][24]/CK  uut/w_reg[1][23]/CK  uut/w_reg[1][22]/CK  uut/w_reg[1][21]/CK  uut/w_reg[1][20]/CK  uut/w_reg[1][19]/CK  uut/w_reg[1][18]/CK  uut/w_reg[1][17]/CK  uut/w_reg[1][16]/CK  uut/w_reg[1][15]/CK  uut/w_reg[1][14]/CK  uut/w_reg[1][13]/CK  uut/w_reg[1][12]/CK  uut/w_reg[1][11]/CK  uut/w_reg[1][10]/CK  uut/w_reg[1][9]/CK  uut/w_reg[1][8]/CK  uut/w_reg[1][7]/CK  uut/w_reg[1][6]/CK  uut/w_reg[1][5]/CK  uut/w_reg[1][4]/CK  uut/w_reg[1][3]/CK  uut/w_reg[1][2]/CK  uut/w_reg[1][1]/CK  uut/w_reg[1][0]/CK  uut/w_reg[0][31]/CK  uut/w_reg[0][30]/CK  uut/w_reg[0][29]/CK  uut/w_reg[0][28]/CK  uut/w_reg[0][27]/CK  uut/w_reg[0][26]/CK  uut/w_reg[0][25]/CK  uut/w_reg[0][24]/CK  uut/w_reg[0][23]/CK  uut/w_reg[0][22]/CK  uut/w_reg[0][21]/CK  uut/w_reg[0][20]/CK  uut/w_reg[0][19]/CK  uut/w_reg[0][18]/CK  uut/w_reg[0][17]/CK  uut/w_reg[0][16]/CK  uut/w_reg[0][15]/CK  uut/w_reg[0][14]/CK  uut/w_reg[0][13]/CK  uut/w_reg[0][12]/CK  uut/w_reg[0][11]/CK  uut/w_reg[0][10]/CK  uut/w_reg[0][9]/CK  uut/w_reg[0][8]/CK  uut/w_reg[0][7]/CK  uut/w_reg[0][6]/CK  uut/w_reg[0][5]/CK  uut/w_reg[0][4]/CK  uut/w_reg[0][3]/CK  uut/w_reg[0][2]/CK  uut/w_reg[0][1]/CK  uut/w_reg[0][0]/CK  uut/roundCounter_reg[5]/CK  uut/roundCounter_reg[3]/CK  uut/roundCounter_reg[0]/CK  uut/roundCounter_reg[4]/CK  uut/roundCounter_reg[2]/CK  uut/roundCounter_reg[1]/CK  uut/w_reg[3][23]/CK  uut/w_reg[3][18]/CK  uut/w_reg[3][22]/CK  uut/w_reg[3][0]/CK  uut/w_reg[3][8]/CK  uut/w_reg[3][20]/CK  uut/w_reg[3][4]/CK  uut/w_reg[3][12]/CK  uut/w_reg[3][3]/CK  uut/w_reg[3][11]/CK  uut/w_reg[3][9]/CK  uut/w_reg[3][2]/CK  uut/w_reg[3][10]/CK  uut/w_reg[3][6]/CK  uut/w_reg[3][14]/CK  uut/w_reg[3][24]/CK  uut/w_reg[3][26]/CK  uut/w_reg[3][28]/CK  uut/w_reg[3][19]/CK  uut/w_reg[3][31]/CK  uut/w_reg[3][7]/CK  uut/w_reg[3][15]/CK  uut/w_reg[3][30]/CK  uut/w_reg[3][27]/CK  uut/sub_reg[88]/CK  uut/sub_reg[56]/CK  uut/sub_reg[16]/CK  uut/sub_reg[111]/CK  uut/sub_reg[102]/CK  uut/sub_reg[120]/CK  uut/sub_reg[122]/CK  uut/sub_reg[127]/CK  uut/sub_reg[94]/CK  uut/sub_reg[82]/CK  uut/sub_reg[4]/CK  uut/sub_reg[62]/CK  uut/sub_reg[49]/CK  uut/sub_reg[116]/CK  uut/sub_reg[92]/CK  uut/sub_reg[104]/CK  uut/sub_reg[106]/CK  uut/sub_reg[44]/CK  uut/sub_reg[99]/CK  uut/sub_reg[63]/CK  uut/sub_reg[0]/CK  uut/sub_reg[6]/CK  uut/sub_reg[54]/CK  uut/sub_reg[97]/CK  uut/sub_reg[20]/CK  uut/sub_reg[108]/CK  uut/sub_reg[98]/CK  uut/sub_reg[110]/CK  uut/sub_reg[124]/CK  uut/sub_reg[113]/CK  uut/sub_reg[46]/CK  uut/sub_reg[58]/CK  uut/sub_reg[22]/CK  uut/sub_reg[18]/CK  uut/sub_reg[61]/CK  uut/sub_reg[84]/CK  uut/sub_reg[7]/CK  uut/sub_reg[96]/CK  uut/sub_reg[60]/CK  uut/sub_reg[87]/CK  uut/sub_reg[90]/CK  uut/sub_reg[103]/CK  uut/sub_reg[89]/CK  uut/sub_reg[17]/CK  uut/sub_reg[48]/CK  uut/sub_reg[33]/CK  uut/sub_reg[68]/CK  uut/sub_reg[81]/CK  uut/sub_reg[23]/CK  uut/sub_reg[36]/CK  uut/sub_reg[52]/CK  uut/sub_reg[31]/CK  uut/sub_reg[8]/CK  uut/sub_reg[57]/CK  uut/sub_reg[95]/CK  uut/sub_reg[2]/CK  uut/sub_reg[121]/CK  uut/sub_reg[100]/CK  uut/sub_reg[24]/CK  uut/sub_reg[55]/CK  uut/sub_reg[118]/CK  uut/sub_reg[40]/CK  uut/sub_reg[34]/CK  uut/sub_reg[1]/CK  uut/sub_reg[112]/CK  uut/sub_reg[47]/CK  uut/sub_reg[126]/CK  uut/sub_reg[101]/CK  uut/sub_reg[39]/CK  uut/sub_reg[93]/CK  uut/sub_reg[125]/CK  uut/sub_reg[43]/CK  uut/sub_reg[21]/CK  uut/sub_reg[5]/CK  uut/sub_reg[114]/CK  uut/sub_reg[117]/CK  uut/sub_reg[38]/CK  uut/sub_reg[12]/CK  uut/sub_reg[3]/CK  uut/sub_reg[119]/CK  uut/sub_reg[85]/CK  uut/sub_reg[91]/CK  uut/sub_reg[51]/CK  uut/sub_reg[105]/CK  uut/sub_reg[86]/CK  uut/sub_reg[83]/CK  uut/sub_reg[41]/CK  uut/sub_reg[80]/CK  uut/sub_reg[50]/CK  uut/sub_reg[19]/CK  uut/sub_reg[45]/CK  uut/sub_reg[59]/CK  uut/sub_reg[53]/CK  uut/sub_reg[109]/CK  uut/sub_reg[42]/CK  uut/sub_reg[123]/CK  uut/sub_reg[35]/CK  uut/sub_reg[107]/CK  uut/sub_reg[115]/CK  uut/sub_reg[10]/CK  uut/sub_reg[30]/CK  uut/sub_reg[71]/CK  uut/sub_reg[15]/CK  uut/sub_reg[13]/CK  uut/sub_reg[14]/CK  uut/sub_reg[26]/CK  uut/sub_reg[72]/CK  uut/sub_reg[65]/CK  uut/sub_reg[73]/CK  uut/sub_reg[66]/CK  uut/sub_reg[64]/CK  uut/sub_reg[29]/CK  uut/sub_reg[70]/CK  uut/sub_reg[11]/CK  uut/sub_reg[69]/CK  uut/sub_reg[32]/CK  uut/sub_reg[74]/CK  uut/sub_reg[28]/CK  uut/sub_reg[78]/CK  uut/sub_reg[27]/CK  uut/sub_reg[37]/CK  uut/sub_reg[79]/CK  uut/sub_reg[77]/CK  uut/sub_reg[75]/CK  uut/sub_reg[67]/CK  uut/sub_reg[76]/CK  uut/w_reg[3][17]/CK  uut/w_reg[3][16]/CK  uut/w_reg[3][21]/CK  uut/w_reg[3][5]/CK  uut/w_reg[3][1]/CK  uut/w_reg[3][29]/CK  uut/w_reg[3][13]/CK  uut/w_reg[3][25]/CK )
Level 1 (Total=647	Sink=647)
Total Sinks		: 647

# Analysis View: aes_av
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 647
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): uut/roundCounter_reg[5]/CK 797.8(ps)
Min trig. edge delay at sink(R): keyCount_reg[15]/CK 6.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 6.7~797.8(ps)          200~3000(ps)        
Fall Phase Delay               : 6.7~797.8(ps)          200~3000(ps)        
Trig. Edge Skew                : 791.1(ps)              400(ps)             
Rise Skew                      : 791.1(ps)              
Fall Skew                      : 791.1(ps)              
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 1365.9(ps)             200(ps)             
Max. Fall Sink Tran.           : 1365.9(ps)             200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 103.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 103.7(ps)              0(ps)               

view aes_av : skew = 791.1ps (required = 400ps)


Generating Clock Analysis Report results/aes128keyWrapper.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.5)


*** End reportClockTree (cpu=0:00:00.5, real=0:00:01.0, mem=1113.4M) ***
**WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-951):	Net clock have 648 pins.
<CMD> saveNetlist results/verilog/aes128keyWrapper.cts.v
Writing Netlist "results/verilog/aes128keyWrapper.cts.v" ...
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1101.4M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.14% H + 14.93% V (0:00:00.2 1101.4M)

Phase 1e-1h Overflow: 0.00% H + 0.71% V (0:00:00.2 1101.4M)

Phase 1l Overflow: 11.17% H + 40.44% V (0:00:00.3 1109.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	22	 0.23%	466	 4.95%
 -4:	55	 0.58%	233	 2.48%
 -3:	143	 1.52%	382	 4.06%
 -2:	210	 2.23%	540	 5.74%
 -1:	346	 3.68%	712	 7.57%
--------------------------------------
  0:	415	 4.41%	787	 8.37%
  1:	483	 5.14%	714	 7.59%
  2:	517	 5.50%	561	 5.96%
  3:	543	 5.77%	544	 5.78%
  4:	577	 6.14%	466	 4.95%
  5:	6094	64.80%	4000	42.53%


Total length: 2.179e+05um, number of vias: 131216
M1(H) length: 6.970e+03um, number of vias: 51174
M2(V) length: 5.284e+04um, number of vias: 39211
M3(H) length: 6.861e+04um, number of vias: 18491
M4(V) length: 2.744e+04um, number of vias: 10174
M5(H) length: 2.343e+04um, number of vias: 7730
M6(V) length: 2.431e+04um, number of vias: 2069
M7(H) length: 3.622e+03um, number of vias: 1581
M8(V) length: 7.329e+03um, number of vias: 526
M9(H) length: 1.824e+03um, number of vias: 260
M10(V) length: 1.579e+03um

**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1109.4M 
*** Finished trialRoute (cpu=0:00:01.6 mem=1109.4M) ***

<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13305 and nets=13718 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1095.027M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1103.2)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14116
End delay calculation. (MEM=1151.09 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1151.09 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:56 mem=1151.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.254  |  0.000  |  0.254  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |    0    |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.254  |  0.000  |  0.254  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |    0    |   647   |
+--------------------+---------+---------+---------+

Density: 75.013%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
Total CPU time: 3.03 sec
Total Real time: 4.0 sec
Total Memory Usage: 1101.351562 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1103.2)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14116
End delay calculation. (MEM=1151.09 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1151.09 CPU=0:00:02.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:01:59 mem=1151.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.607  |  2.851  |  0.607  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.607  |  2.851  |  0.607  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.013%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
Total CPU time: 3.56 sec
Total Real time: 4.0 sec
Total Memory Usage: 1101.351562 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
<CMD> summaryReport -outfile results/summary/06-cts.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/06-cts.rpt.
<CMD> initECO temp/ipo2_setup.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1099.4M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.14% H + 14.93% V (0:00:00.2 1099.4M)

Phase 1e-1h Overflow: 0.00% H + 0.71% V (0:00:00.2 1099.4M)

Phase 1l Overflow: 11.17% H + 40.44% V (0:00:00.4 1107.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	22	 0.23%	466	 4.95%
 -4:	55	 0.58%	233	 2.48%
 -3:	143	 1.52%	382	 4.06%
 -2:	210	 2.23%	540	 5.74%
 -1:	346	 3.68%	712	 7.57%
--------------------------------------
  0:	415	 4.41%	787	 8.37%
  1:	483	 5.14%	714	 7.59%
  2:	517	 5.50%	561	 5.96%
  3:	543	 5.77%	544	 5.78%
  4:	577	 6.14%	466	 4.95%
  5:	6094	64.80%	4000	42.53%


Total length: 2.179e+05um, number of vias: 131216
M1(H) length: 6.970e+03um, number of vias: 51174
M2(V) length: 5.284e+04um, number of vias: 39211
M3(H) length: 6.861e+04um, number of vias: 18491
M4(V) length: 2.744e+04um, number of vias: 10174
M5(H) length: 2.343e+04um, number of vias: 7730
M6(V) length: 2.431e+04um, number of vias: 2069
M7(H) length: 3.622e+03um, number of vias: 1581
M8(V) length: 7.329e+03um, number of vias: 526
M9(H) length: 1.824e+03um, number of vias: 260
M10(V) length: 1.579e+03um

**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1107.4M 
*** Finished trialRoute (cpu=0:00:01.7 mem=1107.4M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13305 and nets=13718 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1093.027M)
<CMD> optDesign -postCTS
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clock : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 865.2M, totSessionCpu=0:02:03 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1093.0M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1258.72)
Total number of fetched objects 14116
End delay calculation. (MEM=1258.92 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1258.92 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:02:06 mem=1258.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.540  |  0.540  |  2.842  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.013%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 956.6M, totSessionCpu=0:02:06 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1171.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1171.1M) ***
*** Starting optimizing excluded clock nets MEM= 1171.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1171.1M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 75.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.01%|        -|   0.066|   0.000|   0:00:00.0| 1220.2M|
|    75.01%|        0|   0.066|   0.000|   0:00:00.0| 1239.3M|
|    75.01%|        0|   0.066|   0.000|   0:00:00.0| 1239.3M|
|    74.97%|       11|   0.066|   0.000|   0:00:01.0| 1258.3M|
|    74.97%|        0|   0.066|   0.000|   0:00:00.0| 1258.3M|
|    74.97%|        0|   0.066|   0.000|   0:00:00.0| 1258.3M|
|    74.97%|        0|   0.066|   0.000|   0:00:00.0| 1258.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 74.97
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
*** Starting refinePlace (0:02:10 mem=1258.3M) ***
Total net bbox length = 1.540e+05 (7.518e+04 7.886e+04) (ext = 2.128e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13294 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1258.3MB
Summary Report:
Instances move: 0 (out of 13294 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.540e+05 (7.518e+04 7.886e+04) (ext = 2.128e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1258.3MB
*** Finished refinePlace (0:02:10 mem=1258.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1258.3M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1258.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1177.11M, totSessionCpu=0:02:10).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 36794 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=36794 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13698  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13698 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13698 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.27% H + 5.50% V. EstWL: 1.838914e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       874( 6.79%)       115( 0.89%)         4( 0.03%)   ( 7.71%) 
[NR-eGR]  metal3  (3)       108( 0.84%)         4( 0.03%)         0( 0.00%)   ( 0.87%) 
[NR-eGR]  metal4  (4)       754( 5.85%)        15( 0.12%)         0( 0.00%)   ( 5.97%) 
[NR-eGR]  metal5  (5)       116( 0.90%)         0( 0.00%)         0( 0.00%)   ( 0.90%) 
[NR-eGR]  metal6  (6)       114( 1.10%)         0( 0.00%)         0( 0.00%)   ( 1.10%) 
[NR-eGR]  metal7  (7)         3( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1969( 1.89%)       134( 0.13%)         4( 0.00%)   ( 2.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.57% V
[NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.69% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 51176
[NR-eGR] metal2  (2V) length: 4.755654e+04um, number of vias: 67918
[NR-eGR] metal3  (3H) length: 7.173346e+04um, number of vias: 25630
[NR-eGR] metal4  (4V) length: 3.599904e+04um, number of vias: 7575
[NR-eGR] metal5  (5H) length: 2.342451e+04um, number of vias: 5062
[NR-eGR] metal6  (6V) length: 1.975435e+04um, number of vias: 476
[NR-eGR] metal7  (7H) length: 1.466168e+03um, number of vias: 257
[NR-eGR] metal8  (8V) length: 2.889574e+03um, number of vias: 4
[NR-eGR] metal9  (9H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.028253e+05um, number of vias: 158098
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.313535e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1161.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.59 seconds
Extraction called for design 'aes128keyWrapper' of instances=13294 and nets=13707 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1159.473M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   118.98    51.66   124.58    57.26 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1179.66)
Total number of fetched objects 14105
End delay calculation. (MEM=1227.55 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1227.55 CPU=0:00:02.2 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    44|    -0.02|     1|     1|    -0.00|     0|     0|     0|     0|     0.62|     0.00|       0|       0|       0|  74.97|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.62|     0.00|       3|       0|       1|  74.98| 0:00:00.0|  1246.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.62|     0.00|       0|       0|       0|  74.98| 0:00:00.0|  1246.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1246.6M) ***

*** Starting refinePlace (0:02:16 mem=1262.6M) ***
Total net bbox length = 1.541e+05 (7.522e+04 7.887e+04) (ext = 2.128e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13297 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1262.6MB
Summary Report:
Instances move: 0 (out of 13297 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.541e+05 (7.522e+04 7.887e+04) (ext = 2.128e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1262.6MB
*** Finished refinePlace (0:02:17 mem=1262.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1262.6M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1262.6M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.044%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aes128keyWrapper' of instances=13297 and nets=13710 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1159.512M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 36794 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=36794 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13701  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13701 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13701 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.22% H + 5.40% V. EstWL: 1.838900e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       890( 6.91%)       112( 0.87%)         5( 0.04%)   ( 7.82%) 
[NR-eGR]  metal3  (3)       100( 0.78%)        10( 0.08%)         0( 0.00%)   ( 0.85%) 
[NR-eGR]  metal4  (4)       734( 5.70%)        27( 0.21%)         0( 0.00%)   ( 5.91%) 
[NR-eGR]  metal5  (5)        99( 0.77%)         0( 0.00%)         0( 0.00%)   ( 0.77%) 
[NR-eGR]  metal6  (6)        96( 0.93%)         0( 0.00%)         0( 0.00%)   ( 0.93%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1920( 1.84%)       149( 0.14%)         5( 0.00%)   ( 1.99%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.59% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.72% V
[NR-eGR] End Peak syMemory usage = 1165.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1180.07)
Total number of fetched objects 14108
End delay calculation. (MEM=1227.97 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1227.97 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:02:20 mem=1228.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 969.5M, totSessionCpu=0:02:20 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.625  |  0.625  |  2.849  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.984%
Routing Overflow: 0.06% H and 0.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 969.9M, totSessionCpu=0:02:21 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> initECO temp/ipo2_hold.txt
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13297 and nets=13710 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15280_ensc-esil-18_escmc29_rSWuYG/aes128keyWrapper_15280_seafc4.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1110.6M)
Extracted 10.0011% (CPU Time= 0:00:00.3  MEM= 1181.2M)
Extracted 20.0011% (CPU Time= 0:00:00.4  MEM= 1181.2M)
Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 1205.2M)
Extracted 40.0011% (CPU Time= 0:00:00.6  MEM= 1205.2M)
Extracted 50.0011% (CPU Time= 0:00:00.6  MEM= 1205.2M)
Extracted 60.0011% (CPU Time= 0:00:00.7  MEM= 1205.2M)
Extracted 70.0011% (CPU Time= 0:00:00.8  MEM= 1205.2M)
Extracted 80.0011% (CPU Time= 0:00:01.0  MEM= 1205.2M)
Extracted 90.0011% (CPU Time= 0:00:01.2  MEM= 1211.2M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1215.2M)
Number of Extracted Resistors     : 347597
Number of Extracted Ground Cap.   : 357351
Number of Extracted Coupling Cap. : 1114028
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1175.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1175.184M)
<CMD> optDesign -postCTS -hold
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clock : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 865.8M, totSessionCpu=0:02:24 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1106.3M)
Extraction called for design 'aes128keyWrapper' of instances=13297 and nets=13710 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1100.285M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:25 mem=1100.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=16.4648)
Total number of fetched objects 14108
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:00:02.7 mem=0.0M)

Active hold views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:00:02.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:00:03.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:03.1/0:00:03.0 (1.0), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1122.46)
Total number of fetched objects 14108
End delay calculation. (MEM=1170.35 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1170.35 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:02:31 mem=1170.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:02:31 mem=1170.4M ***
Restoring Auto Hold Views:  aes_av
Restoring Active Hold Views:  aes_av 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: aes_av

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 aes_av
Hold  views included:
 aes_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.625  |  0.625  |  2.849  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.255  |  0.255  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.984%
Routing Overflow: 0.06% H and 0.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 885.2M, totSessionCpu=0:02:32 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1188.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 36794 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=36794 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13701  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13701 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13701 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.22% H + 5.40% V. EstWL: 1.838900e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       890( 6.91%)       112( 0.87%)         5( 0.04%)   ( 7.82%) 
[NR-eGR]  metal3  (3)       100( 0.78%)        10( 0.08%)         0( 0.00%)   ( 0.85%) 
[NR-eGR]  metal4  (4)       734( 5.70%)        27( 0.21%)         0( 0.00%)   ( 5.91%) 
[NR-eGR]  metal5  (5)        99( 0.77%)         0( 0.00%)         0( 0.00%)   ( 0.77%) 
[NR-eGR]  metal6  (6)        96( 0.93%)         0( 0.00%)         0( 0.00%)   ( 0.93%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1920( 1.84%)       149( 0.14%)         5( 0.00%)   ( 1.99%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.59% V
[NR-eGR] Overflow after earlyGlobalRoute 0.06% H + 0.72% V
[NR-eGR] End Peak syMemory usage = 1195.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 970.1M, totSessionCpu=0:02:32 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2.72266)
Total number of fetched objects 14108
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:00:05.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:02.8/0:00:03.0 (0.9), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 
Hold  views included:
 aes_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.625  |  0.625  |  2.849  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.255  |  0.255  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.984%
Routing Overflow: 0.06% H and 0.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 970.2M, totSessionCpu=0:02:35 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> saveNetlist results/verilog/aes128keyWrapper.postcts.v
Writing Netlist "results/verilog/aes128keyWrapper.postcts.v" ...
<CMD> saveDesign ./DBS/07-postCtsOpt.enc -relativePath -compress
#% Begin save design ... (date=04/17 00:17:08, mem=970.2M)
% Begin Save ccopt configuration ... (date=04/17 00:17:08, mem=970.2M)
% End Save ccopt configuration ... (date=04/17 00:17:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.8M, current mem=970.8M)
% Begin Save clock tree specification data ... (date=04/17 00:17:08, mem=970.9M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/17 00:17:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.8M, current mem=971.8M)
% Begin Save netlist data ... (date=04/17 00:17:08, mem=971.8M)
Writing Binary DB to ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/17 00:17:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=972.2M, current mem=972.2M)
Saving congestion map file ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=04/17 00:17:08, mem=972.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/17 00:17:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=972.6M, current mem=972.6M)
% Begin Save clock tree data ... (date=04/17 00:17:08, mem=973.0M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.ctstch' ...
% End Save clock tree data ... (date=04/17 00:17:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=973.0M, current mem=973.0M)
Saving preference file ./DBS/07-postCtsOpt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/17 00:17:08, mem=973.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/17 00:17:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=973.2M, current mem=973.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/17 00:17:08, mem=973.2M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/17 00:17:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=973.3M, current mem=973.3M)
% Begin Save routing data ... (date=04/17 00:17:08, mem=973.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1187.9M) ***
% End Save routing data ... (date=04/17 00:17:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=974.0M, current mem=974.0M)
Saving property file ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1187.9M) ***
% Begin Save power constraints data ... (date=04/17 00:17:09, mem=974.2M)
% End Save power constraints data ... (date=04/17 00:17:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=974.3M, current mem=974.3M)
Saving rc congestion map ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 07-postCtsOpt.enc.dat.tmp
#% End save design ... (date=04/17 00:17:09, total cpu=0:00:00.7, real=0:00:01.0, peak res=974.3M, current mem=889.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13297 and nets=13710 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15280_ensc-esil-18_escmc29_rSWuYG/aes128keyWrapper_15280_seafc4.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1149.4M)
Extracted 10.0011% (CPU Time= 0:00:00.3  MEM= 1220.0M)
Extracted 20.0011% (CPU Time= 0:00:00.4  MEM= 1220.0M)
Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 1244.0M)
Extracted 40.0011% (CPU Time= 0:00:00.6  MEM= 1244.0M)
Extracted 50.0011% (CPU Time= 0:00:00.7  MEM= 1244.0M)
Extracted 60.0011% (CPU Time= 0:00:00.7  MEM= 1244.0M)
Extracted 70.0011% (CPU Time= 0:00:00.9  MEM= 1246.0M)
Extracted 80.0011% (CPU Time= 0:00:01.0  MEM= 1251.0M)
Extracted 90.0011% (CPU Time= 0:00:01.2  MEM= 1259.0M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1264.0M)
Number of Extracted Resistors     : 347597
Number of Extracted Ground Cap.   : 357351
Number of Extracted Coupling Cap. : 1114028
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1223.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1223.949M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-postCTSOpt-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1162)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 14108
End delay calculation. (MEM=1209.88 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1209.88 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:02:41 mem=1209.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.256  |  0.000  |  0.256  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |    0    |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.256  |  0.000  |  0.256  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |    0    |   647   |
+--------------------+---------+---------+---------+

Density: 74.984%
------------------------------------------------------------
Reported timing to dir results/timing/07-postCTSOpt-timeDesign.hold
Total CPU time: 2.8 sec
Total Real time: 3.0 sec
Total Memory Usage: 1162.140625 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/07-postCTSOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1161.95)
Total number of fetched objects 14108
End delay calculation. (MEM=1209.84 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1209.84 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:02:44 mem=1209.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.523  |  2.804  |  0.523  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.523  |  2.804  |  0.523  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.984%
------------------------------------------------------------
Reported timing to dir ./results/timing/07-postCTSOpt-timeDesign.setup
Total CPU time: 3.06 sec
Total Real time: 4.0 sec
Total Memory Usage: 1162.140625 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_setup.rpt
<CMD> summaryReport -outfile results/summary/07-postCTSOpt.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/07-postCTSOpt.rpt.
<CMD> setAttribute -net clk -weight 100
#WARNING (NRDB-537) Cannot find net clk
<CMD> setAttribute -net clk -avoid_detour true
#WARNING (NRDB-537) Cannot find net clk
<CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
#WARNING (NRDB-537) Cannot find net clk
<CMD> setAttribute -net clk -top_preferred_routing_layer 4
#WARNING (NRDB-537) Cannot find net clk
<CMD> setNanoRouteMode -quiet -drouteFixAntenna false
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -quiet -routeAntennaCellName default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop false
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
<CMD> globalDetailRoute
#% Begin globalDetailRoute (date=04/17 00:17:19, mem=923.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteFixAntenna false
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeInsertAntennaDiode false
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 10
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Apr 17 00:17:19 2021
#
#Generating timing data, please wait...
#13701 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14108
End delay calculation. (MEM=1214.45 CPU=0:00:01.6 REAL=0:00:01.0)
#Current view: aes_av 
aes128keyWrapper
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 854.89 (MB), peak = 1054.86 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clock of net clock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_15280.tif.gz ...
#Read in timing information for 100 ports, 13297 instances from timing file .timing_file_15280.tif.gz.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Sat Apr 17 00:17:24 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.950] has 13708 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.21 (MB), peak = 1054.86 (MB)
#Merging special wires...
#
#Finished routing data preparation on Sat Apr 17 00:17:24 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.64 (MB)
#Total memory = 875.88 (MB)
#Peak memory = 1054.86 (MB)
#
#
#Start global routing on Sat Apr 17 00:17:24 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Apr 17 00:17:24 2021
#
#Start routing resource analysis on Sat Apr 17 00:17:24 2021
#
#Routing resource analysis is done on Sat Apr 17 00:17:24 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1138           0        5852    85.01%
#  metal2         V         849           0        5852     0.00%
#  metal3         H        1138           0        5852     0.00%
#  metal4         V         575           0        5852     0.00%
#  metal5         H         569           0        5852     0.00%
#  metal6         V         345         230        5852     6.32%
#  metal7         H         100          89        5852    25.87%
#  metal8         V         191           0        5852     0.00%
#  metal9         H          76           0        5852     0.00%
#  metal10        V          77           0        5852     0.00%
#  --------------------------------------------------------------
#  Total                   5059       8.67%       58520    11.72%
#
#
#
#
#Global routing data preparation is done on Sat Apr 17 00:17:24 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 877.26 (MB), peak = 1054.86 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 877.27 (MB), peak = 1054.86 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.44 (MB), peak = 1054.86 (MB)
#
#start global routing iteration 2...
#Initial_route: 2.62840
#Reroute: 5.67791
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 938.07 (MB), peak = 1054.86 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 966.39 (MB), peak = 1054.86 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9 (skipped).
#Total number of routable nets = 13701.
#Total number of nets in the design = 13710.
#
#13701 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           13701  
#-----------------------------
#        Total           13701  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           13701  
#-----------------------------
#        Total           13701  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  metal1        1(0.04%)      0(0.00%)      0(0.00%)   (0.04%)
#  metal2      859(14.7%)    122(2.08%)     10(0.17%)   (16.9%)
#  metal3     1407(24.0%)    199(3.40%)      4(0.07%)   (27.5%)
#  metal4     1839(31.4%)      8(0.14%)      0(0.00%)   (31.6%)
#  metal5      751(12.8%)      0(0.00%)      0(0.00%)   (12.8%)
#  metal6      761(13.9%)      0(0.00%)      0(0.00%)   (13.9%)
#  metal7       30(0.69%)      0(0.00%)      0(0.00%)   (0.69%)
#  metal8       26(0.44%)      0(0.00%)      0(0.00%)   (0.44%)
#  metal9       21(0.36%)      0(0.00%)      0(0.00%)   (0.36%)
#  metal10       6(0.10%)      0(0.00%)      0(0.00%)   (0.10%)
#  ------------------------------------------------------------
#     Total   5701(10.7%)    329(0.62%)     14(0.03%)   (11.3%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 4.52% H + 6.81% V
#
#Complete Global Routing.
#Total wire length = 228039 um.
#Total half perimeter of net bounding box = 165438 um.
#Total wire length on LAYER metal1 = 1637 um.
#Total wire length on LAYER metal2 = 27194 um.
#Total wire length on LAYER metal3 = 71710 um.
#Total wire length on LAYER metal4 = 29118 um.
#Total wire length on LAYER metal5 = 34949 um.
#Total wire length on LAYER metal6 = 30467 um.
#Total wire length on LAYER metal7 = 5633 um.
#Total wire length on LAYER metal8 = 14878 um.
#Total wire length on LAYER metal9 = 6230 um.
#Total wire length on LAYER metal10 = 6223 um.
#Total number of vias = 132070
#Up-Via Summary (total 132070):
#           
#-----------------------
# metal1          49305
# metal2          36534
# metal3          18874
# metal4          10765
# metal5           9224
# metal6           2790
# metal7           2519
# metal8           1373
# metal9            686
#-----------------------
#                132070 
#
#Max overcon = 6 tracks.
#Total overcon = 11.33%.
#Worst layer Gcell overcon rate = 31.56%.
#
#Global routing statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = 91.01 (MB)
#Total memory = 966.96 (MB)
#Peak memory = 1054.86 (MB)
#
#Finished global routing on Sat Apr 17 00:18:06 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.16 (MB), peak = 1054.86 (MB)
#Start Track Assignment.
#Done with 31322 horizontal wires in 1 hboxes and 26847 vertical wires in 1 hboxes.
#Done with 7970 horizontal wires in 1 hboxes and 4815 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      1615.09 	  0.07%  	  0.00% 	  0.07%
# metal2     26626.17 	  0.24%  	  0.00% 	  0.00%
# metal3     70867.39 	  0.27%  	  0.00% 	  0.00%
# metal4     28919.84 	  0.59%  	  0.00% 	  0.00%
# metal5     35033.12 	  1.13%  	  0.00% 	  0.00%
# metal6     30494.08 	  0.43%  	  0.00% 	  0.00%
# metal7      5969.80 	  0.12%  	  0.00% 	  0.00%
# metal8     15326.50 	  0.18%  	  0.00% 	  0.00%
# metal9      6724.49 	  0.00%  	  0.00% 	  0.00%
# metal10     6458.44 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      228034.93  	  0.43% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 240995 um.
#Total half perimeter of net bounding box = 165438 um.
#Total wire length on LAYER metal1 = 11235 um.
#Total wire length on LAYER metal2 = 26627 um.
#Total wire length on LAYER metal3 = 74988 um.
#Total wire length on LAYER metal4 = 28911 um.
#Total wire length on LAYER metal5 = 35407 um.
#Total wire length on LAYER metal6 = 30718 um.
#Total wire length on LAYER metal7 = 5693 um.
#Total wire length on LAYER metal8 = 14993 um.
#Total wire length on LAYER metal9 = 6184 um.
#Total wire length on LAYER metal10 = 6239 um.
#Total number of vias = 132070
#Up-Via Summary (total 132070):
#           
#-----------------------
# metal1          49305
# metal2          36534
# metal3          18874
# metal4          10765
# metal5           9224
# metal6           2790
# metal7           2519
# metal8           1373
# metal9            686
#-----------------------
#                132070 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 926.57 (MB), peak = 1054.86 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = 60.62 (MB)
#Total memory = 926.80 (MB)
#Peak memory = 1054.86 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        0        2
#	metal2        2        8       10
#	metal3        4        1        5
#	metal4        0        0        0
#	metal5        0        0        0
#	metal6        0        0        0
#	metal7        0        0        0
#	metal8        0        1        1
#	Totals        8       10       18
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1026.85 (MB), peak = 1054.86 (MB)
#start 1st optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   CutSpc   Totals
#	metal1        0        0        0
#	metal2        3        0        3
#	metal3        1        0        1
#	metal4        0        0        0
#	metal5        0        1        1
#	Totals        4        1        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1027.96 (MB), peak = 1054.86 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.02 (MB), peak = 1054.86 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.02 (MB), peak = 1054.86 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.23 (MB), peak = 1054.86 (MB)
#Complete Detail Routing.
#Total wire length = 210236 um.
#Total half perimeter of net bounding box = 165438 um.
#Total wire length on LAYER metal1 = 4470 um.
#Total wire length on LAYER metal2 = 45364 um.
#Total wire length on LAYER metal3 = 71654 um.
#Total wire length on LAYER metal4 = 30932 um.
#Total wire length on LAYER metal5 = 20272 um.
#Total wire length on LAYER metal6 = 18026 um.
#Total wire length on LAYER metal7 = 3566 um.
#Total wire length on LAYER metal8 = 8176 um.
#Total wire length on LAYER metal9 = 3747 um.
#Total wire length on LAYER metal10 = 4028 um.
#Total number of vias = 140010
#Up-Via Summary (total 140010):
#           
#-----------------------
# metal1          52026
# metal2          51567
# metal3          19430
# metal4           7876
# metal5           5209
# metal6           1563
# metal7           1350
# metal8            630
# metal9            359
#-----------------------
#                140010 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -15.16 (MB)
#Total memory = 911.65 (MB)
#Peak memory = 1054.86 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = -15.16 (MB)
#Total memory = 911.65 (MB)
#Peak memory = 1054.86 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:01:35
#Increased memory = -23.60 (MB)
#Total memory = 899.43 (MB)
#Peak memory = 1054.86 (MB)
#Number of warnings = 41
#Total number of warnings = 45
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Apr 17 00:18:54 2021
#
#% End globalDetailRoute (date=04/17 00:18:54, total cpu=0:01:35, real=0:01:35, peak res=1023.0M, current mem=899.1M)
<CMD> saveNetlist results/verilog/aes128keyWrapper.route.v
Writing Netlist "results/verilog/aes128keyWrapper.route.v" ...
<CMD> saveDesign ./DBS/08-route.enc -relativePath -compress
#% Begin save design ... (date=04/17 00:18:54, mem=899.1M)
% Begin Save ccopt configuration ... (date=04/17 00:18:54, mem=899.1M)
% End Save ccopt configuration ... (date=04/17 00:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.2M, current mem=899.2M)
% Begin Save clock tree specification data ... (date=04/17 00:18:54, mem=899.2M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/17 00:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.0M, current mem=900.0M)
% Begin Save netlist data ... (date=04/17 00:18:54, mem=900.0M)
Writing Binary DB to ./DBS/08-route.enc.dat.tmp/aes128keyWrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/17 00:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.3M, current mem=902.3M)
Saving congestion map file ./DBS/08-route.enc.dat.tmp/aes128keyWrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=04/17 00:18:54, mem=902.8M)
Saving AAE Data ...
% End Save AAE data ... (date=04/17 00:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.8M, current mem=902.8M)
% Begin Save clock tree data ... (date=04/17 00:18:54, mem=906.0M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/08-route.enc.dat.tmp/aes128keyWrapper.ctstch' ...
% End Save clock tree data ... (date=04/17 00:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.0M, current mem=906.0M)
Saving preference file ./DBS/08-route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/17 00:18:54, mem=906.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/17 00:18:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=906.0M, current mem=906.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/17 00:18:54, mem=906.0M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/17 00:18:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.3M, current mem=906.3M)
% Begin Save routing data ... (date=04/17 00:18:54, mem=906.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1188.2M) ***
% End Save routing data ... (date=04/17 00:18:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=906.3M, current mem=906.3M)
Saving property file ./DBS/08-route.enc.dat.tmp/aes128keyWrapper.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1188.2M) ***
#Saving pin access data to file ./DBS/08-route.enc.dat.tmp/aes128keyWrapper.apa ...
#
% Begin Save power constraints data ... (date=04/17 00:18:55, mem=906.4M)
% End Save power constraints data ... (date=04/17 00:18:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.4M, current mem=906.4M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 08-route.enc.dat.tmp
#% End save design ... (date=04/17 00:18:55, total cpu=0:00:00.6, real=0:00:01.0, peak res=906.4M, current mem=903.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> setExtractRCMode -engine postRoute -effortLevel low
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13297 and nets=13710 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15280_ensc-esil-18_escmc29_rSWuYG/aes128keyWrapper_15280_seafc4.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1183.2M)
Extracted 10.0011% (CPU Time= 0:00:00.5  MEM= 1277.8M)
Extracted 20.0008% (CPU Time= 0:00:00.6  MEM= 1277.8M)
Extracted 30.0013% (CPU Time= 0:00:00.6  MEM= 1277.8M)
Extracted 40.001% (CPU Time= 0:00:00.7  MEM= 1277.8M)
Extracted 50.0014% (CPU Time= 0:00:00.7  MEM= 1277.8M)
Extracted 60.0011% (CPU Time= 0:00:00.9  MEM= 1277.8M)
Extracted 70.0008% (CPU Time= 0:00:01.0  MEM= 1277.8M)
Extracted 80.0013% (CPU Time= 0:00:01.1  MEM= 1277.8M)
Extracted 90.001% (CPU Time= 0:00:01.3  MEM= 1281.8M)
Extracted 100% (CPU Time= 0:00:01.9  MEM= 1281.8M)
Number of Extracted Resistors     : 282826
Number of Extracted Ground Cap.   : 295036
Number of Extracted Coupling Cap. : 1071746
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1241.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1241.750M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-route-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1212.41)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 14108
End delay calculation. (MEM=1260.3 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1260.3 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:04:25 mem=1260.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.252  |  0.000  |  0.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |    0    |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.252  |  0.000  |  0.252  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |    0    |   647   |
+--------------------+---------+---------+---------+

Density: 74.984%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.hold
Total CPU time: 2.93 sec
Total Real time: 3.0 sec
Total Memory Usage: 1216.59375 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-route-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1218.18)
Total number of fetched objects 14108
End delay calculation. (MEM=1266.08 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1266.08 CPU=0:00:01.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:04:28 mem=1266.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.642  |  2.795  |  0.642  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.642  |  2.795  |  0.642  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.006   |      4 (4)       |
|   max_tran     |      4 (8)       |   -0.184   |      4 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.984%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.setup
Total CPU time: 3.09 sec
Total Real time: 3.0 sec
Total Memory Usage: 1216.335938 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.setup.rpt
<CMD> summaryReport -outfile results/summary/08-route.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/08-route.rpt.
<CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 13 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 26 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 224 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 1516 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 13061 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 14840 filler insts added - prefix FILL (CPU: 0:00:00.6).
For 14840 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> fillNotch -reportfile results/fillnotch.rpt
VG: elapsed time: 2.00

  fillNotch ...... Starting .....
  fillNotch ...... Creating Sub-Areas
  fillNotch ...... End of Creating sub-areas
  The total number of 0 gaps are filled.
  The total number of 0 notches are filled.
  The total number of 0 holes are filled.
  The total number of 0 acute angles are filled.
  **********End: fillNotch **********
 (CPU: 0:00:01.6  MEM: 130.5M)


Info: fillNotch is completed.
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Apr 17 00:19:07 2021

Design Name: aes128keyWrapper
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (161.3100, 159.3200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 00:19:07 **** Processed 5000 nets.
**** 00:19:07 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Apr 17 00:19:08 2021
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
 *** Starting Verify Geometry (MEM: 1346.8) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:03.1  MEM: 13.8M)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=28137 and nets=13710 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15280_ensc-esil-18_escmc29_rSWuYG/aes128keyWrapper_15280_seafc4.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1263.5M)
Extracted 10.0011% (CPU Time= 0:00:00.5  MEM= 1358.1M)
Extracted 20.0008% (CPU Time= 0:00:00.5  MEM= 1358.1M)
Extracted 30.0013% (CPU Time= 0:00:00.6  MEM= 1358.1M)
Extracted 40.001% (CPU Time= 0:00:00.7  MEM= 1358.1M)
Extracted 50.0014% (CPU Time= 0:00:00.7  MEM= 1358.1M)
Extracted 60.0011% (CPU Time= 0:00:00.9  MEM= 1358.1M)
Extracted 70.0008% (CPU Time= 0:00:01.0  MEM= 1358.1M)
Extracted 80.0013% (CPU Time= 0:00:01.1  MEM= 1358.1M)
Extracted 90.001% (CPU Time= 0:00:01.3  MEM= 1362.1M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1362.1M)
Number of Extracted Resistors     : 282826
Number of Extracted Ground Cap.   : 295036
Number of Extracted Coupling Cap. : 1071746
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1322.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:02.0  MEM: 1322.090M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/09-finishing-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1259.27)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 14108
End delay calculation. (MEM=1307.15 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1307.15 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:04:40 mem=1307.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.252  |  0.000  |  0.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |    0    |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.252  |  0.000  |  0.252  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |    0    |   647   |
+--------------------+---------+---------+---------+

Density: 74.984%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.hold
Total CPU time: 2.95 sec
Total Real time: 3.0 sec
Total Memory Usage: 1257.40625 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/09-finishing-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1259.25)
Total number of fetched objects 14108
End delay calculation. (MEM=1307.15 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1307.15 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:04:43 mem=1307.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.642  |  2.795  |  0.642  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.642  |  2.795  |  0.642  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.006   |      4 (4)       |
|   max_tran     |      4 (8)       |   -0.184   |      4 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.984%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.setup
Total CPU time: 3.14 sec
Total Real time: 3.0 sec
Total Memory Usage: 1257.40625 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.setup.rpt
<CMD> defOut -placement -routing -floorplan results/aes128keyWrapper.def
Writing DEF file 'results/aes128keyWrapper.def', current time is Sat Apr 17 00:19:20 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/aes128keyWrapper.def' is written, current time is Sat Apr 17 00:19:21 2021 ...
**WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
It still works in this release but will be removed in future release. Please update
your script to use the new command.
<CMD> saveNetlist -phys -excludeLeafCell results/verilog/aes128keyWrapper.phys.v
Writing Netlist "results/verilog/aes128keyWrapper.phys.v" ...
0 Pwr names and 0 Gnd names.
**WARN: (IMPVL-531):	None of the instances inside cell/module 'aes128keyWrapper_DW01_inc_2' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
**WARN: (IMPVL-531):	None of the instances inside cell/module 'aes128keyWrapper_DW01_inc_1' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
**WARN: (IMPVL-531):	None of the instances inside cell/module 'aes128keyWrapper_DW01_inc_0' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
**WARN: (IMPVL-531):	None of the instances inside cell/module 'aes128key' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
<CMD> saveNetlist -excludeLeafCell results/verilog/aes128keyWrapper.final.v
Writing Netlist "results/verilog/aes128keyWrapper.final.v" ...
<CMD> setExtractRCMode -engine postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=28137 and nets=13710 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15280_ensc-esil-18_escmc29_rSWuYG/aes128keyWrapper_15280_seafc4.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1253.3M)
Extracted 10.0011% (CPU Time= 0:00:00.4  MEM= 1347.8M)
Extracted 20.0008% (CPU Time= 0:00:00.6  MEM= 1347.8M)
Extracted 30.0013% (CPU Time= 0:00:00.6  MEM= 1347.8M)
Extracted 40.001% (CPU Time= 0:00:00.7  MEM= 1347.8M)
Extracted 50.0014% (CPU Time= 0:00:00.7  MEM= 1347.8M)
Extracted 60.0011% (CPU Time= 0:00:00.9  MEM= 1347.8M)
Extracted 70.0008% (CPU Time= 0:00:00.9  MEM= 1347.8M)
Extracted 80.0013% (CPU Time= 0:00:01.1  MEM= 1347.8M)
Extracted 90.001% (CPU Time= 0:00:01.3  MEM= 1351.8M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1351.8M)
Number of Extracted Resistors     : 282826
Number of Extracted Ground Cap.   : 295036
Number of Extracted Coupling Cap. : 1071746
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1311.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1311.809M)
<CMD> rcOut -spef results/aes128keyWrapper.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.6  MEM= 1297.5M)
<CMD> summaryReport -outfile results/summary/09-finishing.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/09-finishing.rpt.
<CMD> set_analysis_view -setup {aes_av} -hold {aes_av}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: aes_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_15280_ensc-esil-18_escmc29_rSWuYG/.mmmchsMBxs/modes/aes_cm/aes_cm.sdc' ...
Current (total cpu=0:04:48, real=0:05:29, peak res=1148.7M, current mem=885.1M)
aes128keyWrapper
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=895.6M, current mem=895.6M)
Current (total cpu=0:04:48, real=0:05:29, peak res=1148.7M, current mem=895.6M)
Reading latency file '/tmp/innovus_temp_15280_ensc-esil-18_escmc29_rSWuYG/.mmmchsMBxs/views/aes_av/latency.sdc' ...
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> do_extract_model results/${TOP}_slow.lib -view aes_av
AAE DB initialization (MEM=1213.59 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1230.72)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 14108
End delay calculation. (MEM=1289.94 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1278.4 CPU=0:00:02.7 REAL=0:00:02.0)
TAMODEL Cpu User Time =    2.8 sec
TAMODEL Memory Usage  = 17592186044414.0 MB
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD_INTERNAL> violationBrowserClose
<CMD> set defOutLefVia 1
<CMD> set lefDefOutVersion 5.5
<CMD> floorPlan -su 1 0.8 4 4 4 4
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 5.0 -pin {resetn {input[0]} {input[1]} {input[2]} {input[3]} {input[4]} {input[5]} {input[6]} {input[7]} {input[8]} {input[9]} {input[10]} {input[11]} {input[12]} {input[13]} {input[14]} {input[15]} {input[16]} {input[17]} {input[18]} {input[19]} {input[20]} {input[21]} {input[22]} {input[23]} {input[24]} {input[25]} {input[26]} {input[27]} {input[28]} {input[29]} {input[30]} {input[31]} mr mw {keyOrPlain[0]} {keyOrPlain[1]} {keyOrPlain[2]} {keyOrPlain[3]} {keyOrPlain[4]} {keyOrPlain[5]} {keyOrPlain[6]} {keyOrPlain[7]} {keyOrPlain[8]} {keyOrPlain[9]} {keyOrPlain[10]} {keyOrPlain[11]} {keyOrPlain[12]} {keyOrPlain[13]} {keyOrPlain[14]} {keyOrPlain[15]} {keyOrPlain[16]} {keyOrPlain[17]} {keyOrPlain[18]} {keyOrPlain[19]} {keyOrPlain[20]} {keyOrPlain[21]} {keyOrPlain[22]} {keyOrPlain[23]} {keyOrPlain[24]} {keyOrPlain[25]} {keyOrPlain[26]} {keyOrPlain[27]} {keyOrPlain[28]} {keyOrPlain[29]} {keyOrPlain[30]} {keyOrPlain[31]}}
**WARN: (IMPPTN-1235):	Cannot find pin resetn on partition aes128keyWrapper
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [66] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1268.3M).
<CMD> editPin -fixedPin 1 -snap TRACK -side Bottom -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 10.0 -pin {{cipher[0]} {cipher[1]} {cipher[2]} {cipher[3]} {cipher[4]} {cipher[5]} {cipher[6]} {cipher[7]} {cipher[8]} {cipher[9]} {cipher[10]} {cipher[11]} {cipher[12]} {cipher[13]} {cipher[14]} {cipher[15]} {cipher[16]} {cipher[17]} {cipher[18]} {cipher[19]} {cipher[20]} {cipher[21]} {cipher[22]} {cipher[23]} {cipher[24]} {cipher[25]} {cipher[26]} {cipher[27]} {cipher[28]} {cipher[29]} {cipher[30]} {cipher[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1268.3M).
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=04/17 00:27:43, mem=968.5M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/17 00:27:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=973.2M, current mem=973.2M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5
#% Begin addStripe (date=04/17 00:27:43, mem=973.2M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 79 wires.
ViaGen created 138 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       79       |       NA       |
|  via6  |       138      |        0       |
+--------+----------------+----------------+
#% End addStripe (date=04/17 00:27:44, total cpu=0:00:00.7, real=0:00:01.0, peak res=1038.9M, current mem=1038.9M)
<CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5
#% Begin addStripe (date=04/17 00:27:44, mem=1038.9M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 80 wires.
ViaGen created 2454 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |      2454      |        0       |
| metal7 |       80       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/17 00:27:45, total cpu=0:00:00.7, real=0:00:01.0, peak res=1039.0M, current mem=1039.0M)
<CMD> sroute -connect { blockPin corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
#% Begin sroute (date=04/17 00:27:45, mem=1039.0M)
*** Begin SPECIAL ROUTE on Sat Apr 17 00:27:45 2021 ***
SPECIAL ROUTE ran on directory: /ensc/cmc_homedirs/escmc29/ensc450/ENSC450finalproject/Part2/BE_045
SPECIAL ROUTE ran on machine: ensc-esil-18 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.59Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteRoutingEffort set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1994.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 50 used
Read in 28137 components
  28137 core components: 0 unplaced, 28137 placed, 0 fixed
Read in 98 physical pins
  98 physical pins: 0 unplaced, 0 placed, 98 fixed
Read in 2 logical pins
Read in 100 nets
Read in 2 special nets, 2 routed
Read in 98 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPPP-4500):	Large amount of geometries exist around {90.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {100.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {35.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {40.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {45.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {50.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {125.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {70.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {85.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {90.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {95.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {100.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {105.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {30.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {35.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {40.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {45.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {50.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {60.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {65.2800, 9.9675} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (EMS-27):	Message (IMPPP-4500) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (160.08, 141.18) (160.48, 141.26).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (160.45, 143.98) (160.48, 144.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (160.45, 146.77) (160.48, 146.95).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (160.45, 149.57) (160.48, 149.74).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (75.08, 158.12) (75.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (80.08, 158.12) (80.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (85.08, 158.12) (85.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (90.08, 158.12) (90.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (95.20, 158.12) (95.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (100.48, 157.98) (100.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (35.08, 158.12) (35.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (40.08, 158.12) (40.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (45.08, 158.12) (45.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (50.08, 158.12) (50.34, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (55.08, 158.12) (55.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (60.08, 158.12) (60.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (65.08, 158.12) (65.48, 158.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via1 at (145.08, 157.98) (145.48, 158.03).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via1 at (120.08, 157.98) (120.48, 158.03).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via1 at (125.08, 157.98) (125.48, 158.03).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for FollowPin 2 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 2 seconds
  Number of Block ports routed: 0
  Number of Stripe ports routed: 35
  Number of Core ports routed: 244
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 122
End power routing: cpu: 0:00:05, real: 0:00:05, peak: 1996.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 98 io pins ...
 Updating DB with 0 via definition ...
sroute created 401 wires.
ViaGen created 22093 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       366      |       NA       |
|  via1  |      4416      |        0       |
|  via2  |      4416      |        0       |
|  via3  |      4416      |        0       |
|  via4  |      4416      |        0       |
|  via5  |      4416      |        0       |
| metal6 |       15       |       NA       |
|  via6  |       13       |        0       |
| metal7 |       20       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=04/17 00:27:50, total cpu=0:00:05.0, real=0:00:05.0, peak res=1039.0M, current mem=1024.5M)
<CMD> defOut -floorplan -noStdCells results/aes128keyWrapper_floor.def
Writing DEF file 'results/aes128keyWrapper_floor.def', current time is Sat Apr 17 00:27:50 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/aes128keyWrapper_floor.def' is written, current time is Sat Apr 17 00:27:50 2021 ...
<CMD> summaryReport -outfile results/summary/03-floorplan.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/03-floorplan.rpt.
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 78 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.15280 -from {0x1835 0x1838} -to 0x1839 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.15280 -from {0x183c 0x183f} -to 0x1840 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.15280 -from 0x1842 -to 0x1843
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.15280 -from 0x1846 -to 0x1847
<CMD> setPathGroupOptions reg2reg_tmp.15280 -effortLevel high
Effort level <high> specified for reg2reg_tmp.15280 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1268.57)
Total number of fetched objects 14030
End delay calculation. (MEM=1316.46 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1316.46 CPU=0:00:01.4 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.15280
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.15280
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.15280
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.15280
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 14840 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1302.1M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=1302.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1302.1M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=13219 (0 fixed + 13219 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=13623 #term=51126 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=98, #floatPin=2
stdCell: 13219 single + 0 double + 0 multi
Total standard cell length = 12.3268 (mm), area = 0.0173 (mm^2)
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 64878 sites (17258 um^2) / alloc_area 108210 sites (28784 um^2).
Pin Density = 0.4700.
            = total # of pins 51126 / total area 108779.
=== lastAutoLevel = 8 
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 1.930e+04 (2.98e+03 1.63e+04)
              Est.  stn bbox = 2.086e+04 (3.25e+03 1.76e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1254.4M
Iteration  2: Total net bbox = 1.930e+04 (2.98e+03 1.63e+04)
              Est.  stn bbox = 2.086e+04 (3.25e+03 1.76e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1254.4M
Iteration  3: Total net bbox = 1.979e+04 (3.22e+03 1.66e+04)
              Est.  stn bbox = 2.377e+04 (3.94e+03 1.98e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1270.4M
Active setup views:
    aes_av
Iteration  4: Total net bbox = 9.482e+04 (4.58e+04 4.90e+04)
              Est.  stn bbox = 1.161e+05 (5.75e+04 5.86e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1270.4M
Iteration  5: Total net bbox = 8.606e+04 (4.17e+04 4.43e+04)
              Est.  stn bbox = 1.074e+05 (5.31e+04 5.43e+04)
              cpu = 0:00:02.2 real = 0:00:03.0 mem = 1270.4M
Iteration  6: Total net bbox = 1.479e+05 (6.70e+04 8.09e+04)
              Est.  stn bbox = 1.833e+05 (8.42e+04 9.92e+04)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 1270.4M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 1.494e+05 (6.84e+04 8.11e+04)
              Est.  stn bbox = 1.852e+05 (8.57e+04 9.95e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1291.2M
Iteration  8: Total net bbox = 1.494e+05 (6.84e+04 8.11e+04)
              Est.  stn bbox = 1.852e+05 (8.57e+04 9.95e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1305.5M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 1.680e+05 (7.96e+04 8.84e+04)
              Est.  stn bbox = 2.074e+05 (9.92e+04 1.08e+05)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 1305.5M
Iteration 10: Total net bbox = 1.680e+05 (7.96e+04 8.84e+04)
              Est.  stn bbox = 2.074e+05 (9.92e+04 1.08e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1305.5M
Iteration 11: Total net bbox = 1.767e+05 (8.43e+04 9.24e+04)
              Est.  stn bbox = 2.170e+05 (1.04e+05 1.13e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 1305.5M
Iteration 12: Total net bbox = 1.767e+05 (8.43e+04 9.24e+04)
              Est.  stn bbox = 2.170e+05 (1.04e+05 1.13e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.5M
Iteration 13: Total net bbox = 1.767e+05 (8.43e+04 9.24e+04)
              Est.  stn bbox = 2.170e+05 (1.04e+05 1.13e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.5M
*** cost = 1.767e+05 (8.43e+04 9.24e+04) (cpu for global=0:00:27.8) real=0:00:28.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:20.2 real: 0:00:20.1
Core Placement runtime cpu: 0:00:21.1 real: 0:00:21.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:18 mem=1305.5M) ***
Total net bbox length = 1.767e+05 (8.434e+04 9.240e+04) (ext = 2.516e+03)
Move report: Detail placement moves 13219 insts, mean move: 0.98 um, max move: 31.41 um
	Max move on inst (U5453): (84.98, 138.37) --> (85.50, 169.26)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1305.5MB
Summary Report:
Instances move: 13219 (out of 13219 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 31.41 um (Instance: U5453) (84.9785, 138.374) -> (85.5, 169.26)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 1.732e+05 (8.043e+04 9.277e+04) (ext = 2.519e+03)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1305.5MB
*** Finished refinePlace (0:06:19 mem=1305.5M) ***
*** End of Placement (cpu=0:00:30.7, real=0:00:31.0, mem=1305.5M) ***
default core: bins with density > 0.750 =  3.55 % ( 6 / 169 )
Density distribution unevenness ratio = 6.353%
*** Free Virtual Timing Model ...(mem=1305.5M)
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 49954 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=84766 numPGBlocks=49954 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13623  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13623 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13623 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.26% H + 0.86% V. EstWL: 2.085748e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         8( 0.57%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]  metal2  (2)       327( 2.06%)        19( 0.12%)   ( 2.18%) 
[NR-eGR]  metal3  (3)         9( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       406( 2.56%)         9( 0.06%)   ( 2.61%) 
[NR-eGR]  metal5  (5)        18( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]  metal6  (6)        44( 0.35%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]  metal7  (7)         5( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              817( 0.63%)        28( 0.02%)   ( 0.65%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.14% V
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1291.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1H) length: 1.488861e+04um, number of vias: 51913
[NR-eGR] metal2  (2V) length: 5.260829e+04um, number of vias: 38073
[NR-eGR] metal3  (3H) length: 7.226697e+04um, number of vias: 24852
[NR-eGR] metal4  (4V) length: 3.944255e+04um, number of vias: 6417
[NR-eGR] metal5  (5H) length: 2.107957e+04um, number of vias: 4522
[NR-eGR] metal6  (6V) length: 2.078635e+04um, number of vias: 432
[NR-eGR] metal7  (7H) length: 1.315113e+03um, number of vias: 263
[NR-eGR] metal8  (8V) length: 3.002787e+03um, number of vias: 4
[NR-eGR] metal9  (9H) length: 3.360000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.253936e+05um, number of vias: 126476
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.464905e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.24 seconds, mem = 1264.9M
End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 0:34, real = 0: 0:34, mem = 1262.6M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine postRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> remove_rf_constraint
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace
Begin checking placement ... (start mem=1262.6M, init mem=1262.6M)
*info: Placed = 13219         
*info: Unplaced = 0           
Placement Density:59.64%(17258/28935)
Placement Density (including fixed std cells):59.64%(17258/28935)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1262.6M)
<CMD> saveNetlist results/verilog/aes128keyWrapper.place.v
Writing Netlist "results/verilog/aes128keyWrapper.place.v" ...
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1262.6M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -minRouteLayer 1 -maxRouteLayer 10 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 6.80% V (0:00:00.2 1262.6M)

Phase 1e-1f Overflow: 0.00% H + 1.05% V (0:00:00.1 1262.6M)

Phase 1l Overflow: 0.86% H + 14.24% V (0:00:00.4 1270.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	2	 0.02%	122	 1.04%
 -4:	2	 0.02%	98	 0.83%
 -3:	5	 0.04%	157	 1.33%
 -2:	16	 0.14%	299	 2.54%
 -1:	61	 0.52%	487	 4.14%
--------------------------------------
  0:	168	 1.43%	839	 7.13%
  1:	299	 2.54%	865	 7.35%
  2:	457	 3.88%	882	 7.50%
  3:	594	 5.05%	861	 7.32%
  4:	699	 5.94%	813	 6.91%
  5:	9463	80.43%	6343	53.91%


Total length: 2.377e+05um, number of vias: 126995
M1(H) length: 7.020e+03um, number of vias: 51023
M2(V) length: 6.050e+04um, number of vias: 40718
M3(H) length: 8.045e+04um, number of vias: 17448
M4(V) length: 3.326e+04um, number of vias: 8292
M5(H) length: 2.015e+04um, number of vias: 6464
M6(V) length: 2.625e+04um, number of vias: 1430
M7(H) length: 2.071e+03um, number of vias: 1226
M8(V) length: 6.634e+03um, number of vias: 253
M9(H) length: 5.846e+02um, number of vias: 141
M10(V) length: 8.128e+02um

**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1270.6M 
*** Finished trialRoute (cpu=0:00:01.5 mem=1270.6M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13219 and nets=13632 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1270.641M)
<CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1284.83)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14030
End delay calculation. (MEM=1348.72 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1348.72 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:06:25 mem=1348.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):| -7.108  |  2.184  | -7.108  |
|           TNS (ns):|-994.450 |  0.000  |-994.450 |
|    Violating Paths:|   192   |    0    |   192   |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              | -7.108  |  2.184  | -7.108  |
|                    |-994.450 |  0.000  |-994.450 |
|                    |   192   |    0    |   192   |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     43 (43)      |   -0.323   |     43 (43)      |
|   max_tran     |    184 (2479)    |   -4.431   |    184 (2589)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.642%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
Total CPU time: 3.6 sec
Total Real time: 5.0 sec
Total Memory Usage: 1298.988281 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
<CMD> summaryReport -outfile results/summary/04-place.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/04-place.rpt.
<CMD> initECO ipo1.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1297.0M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -minRouteLayer 1 -maxRouteLayer 10 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 6.80% V (0:00:00.2 1297.0M)

Phase 1e-1h Overflow: 0.00% H + 0.20% V (0:00:00.1 1297.0M)

Phase 1l Overflow: 1.06% H + 13.89% V (0:00:00.4 1305.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	2	 0.02%	117	 0.99%
 -4:	2	 0.02%	84	 0.71%
 -3:	11	 0.09%	152	 1.29%
 -2:	26	 0.22%	308	 2.62%
 -1:	60	 0.51%	481	 4.09%
--------------------------------------
  0:	167	 1.42%	855	 7.27%
  1:	283	 2.41%	844	 7.17%
  2:	470	 3.99%	885	 7.52%
  3:	628	 5.34%	872	 7.41%
  4:	693	 5.89%	801	 6.81%
  5:	9424	80.10%	6367	54.11%


Total length: 2.380e+05um, number of vias: 127139
M1(H) length: 7.053e+03um, number of vias: 51032
M2(V) length: 6.054e+04um, number of vias: 40745
M3(H) length: 8.045e+04um, number of vias: 17498
M4(V) length: 3.320e+04um, number of vias: 8316
M5(H) length: 2.024e+04um, number of vias: 6426
M6(V) length: 2.640e+04um, number of vias: 1459
M7(H) length: 2.022e+03um, number of vias: 1240
M8(V) length: 6.545e+03um, number of vias: 272
M9(H) length: 6.619e+02um, number of vias: 151
M10(V) length: 9.376e+02um

**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1305.0M 
*** Finished trialRoute (cpu=0:00:01.6 mem=1305.0M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13219 and nets=13632 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1290.664M)
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -activeHoldViews { aes_av  } -activeSetupViews { aes_av } -autoHoldViews { aes_av } -autoSetupViews { aes_av} -autoTDGRSetupViews { aes_av} -autoViewHoldTargetSlack 0 -drcMargin 0 -fixDrc true -optimizeFF true -setupTargetSlack 0
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clock : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 955.6M, totSessionCpu=0:06:28 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1284.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 49954 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=84766 numPGBlocks=49954 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13623  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13623 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13623 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.27% H + 0.86% V. EstWL: 2.109758e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         9( 0.64%)         0( 0.00%)   ( 0.64%) 
[NR-eGR]  metal2  (2)       355( 2.24%)        16( 0.10%)   ( 2.34%) 
[NR-eGR]  metal3  (3)        16( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)       374( 2.36%)        13( 0.08%)   ( 2.44%) 
[NR-eGR]  metal5  (5)        27( 0.17%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal6  (6)        53( 0.42%)         0( 0.00%)   ( 0.42%) 
[NR-eGR]  metal7  (7)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              836( 0.64%)        29( 0.02%)   ( 0.66%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.08% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1H) length: 1.484698e+04um, number of vias: 51920
[NR-eGR] metal2  (2V) length: 5.316017e+04um, number of vias: 38347
[NR-eGR] metal3  (3H) length: 7.331515e+04um, number of vias: 24798
[NR-eGR] metal4  (4V) length: 3.923613e+04um, number of vias: 6456
[NR-eGR] metal5  (5H) length: 2.185351e+04um, number of vias: 4478
[NR-eGR] metal6  (6V) length: 2.110639e+04um, number of vias: 397
[NR-eGR] metal7  (7H) length: 1.152133e+03um, number of vias: 262
[NR-eGR] metal8  (8V) length: 3.092316e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.277628e+05um, number of vias: 126658
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.553124e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1287.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.50 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'aes128keyWrapper' of instances=13219 and nets=13632 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1284.672M)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1304.85)
Total number of fetched objects 14030
End delay calculation. (MEM=1352.75 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1352.75 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:06:32 mem=1352.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.047  |
|           TNS (ns):|-977.697 |
|    Violating Paths:|   160   |
|          All Paths:|   647   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     43 (43)      |   -0.320   |     43 (43)      |
|   max_tran     |    183 (2470)    |   -4.392   |    183 (2583)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.642%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 986.1M, totSessionCpu=0:06:32 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1303.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1303.0M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.64%|        -|  -7.047|-977.697|   0:00:00.0| 1398.2M|
|    59.64%|        -|  -7.047|-977.697|   0:00:00.0| 1398.2M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1398.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   223|  3178|    -4.49|    59|    59|    -0.34|     0|     0|     0|     0|    -7.05|  -977.70|       0|       0|       0|  59.64|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.12|     0.00|      70|       0|      10|  59.92| 0:00:04.0|  1434.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.12|     0.00|       0|       0|       0|  59.92| 0:00:00.0|  1434.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:05.0 mem=1434.3M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1071.1M, totSessionCpu=0:06:40 **

Active setup views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 9 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|         End Point          |
+--------+--------+----------+------------+--------+----------+---------+----------------------------+
|   0.000|   0.000|    59.92%|   0:00:00.0| 1412.2M|    aes_av|       NA| NA                         |
+--------+--------+----------+------------+--------+----------+---------+----------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1412.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1412.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 49954 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=85116 numPGBlocks=49954 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13693  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13693 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13693 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.19% H + 0.72% V. EstWL: 2.087484e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         8( 0.57%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]  metal2  (2)       313( 1.97%)        21( 0.13%)   ( 2.10%) 
[NR-eGR]  metal3  (3)        11( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal4  (4)       423( 2.66%)         9( 0.06%)   ( 2.72%) 
[NR-eGR]  metal5  (5)        20( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  metal6  (6)        41( 0.32%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]  metal7  (7)         5( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              821( 0.63%)        30( 0.02%)   ( 0.65%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.12% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.15% V
Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1395.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  6: Total net bbox = 1.562e+05 (7.26e+04 8.36e+04)
              Est.  stn bbox = 1.930e+05 (9.08e+04 1.02e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1406.3M
Iteration  7: Total net bbox = 1.695e+05 (8.04e+04 8.91e+04)
              Est.  stn bbox = 2.094e+05 (1.00e+05 1.09e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 1409.9M
Iteration  8: Total net bbox = 1.701e+05 (8.05e+04 8.96e+04)
              Est.  stn bbox = 2.104e+05 (1.01e+05 1.10e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1416.4M
Iteration  9: Total net bbox = 1.719e+05 (8.19e+04 9.00e+04)
              Est.  stn bbox = 2.119e+05 (1.02e+05 1.10e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1424.8M
Iteration 10: Total net bbox = 1.705e+05 (8.27e+04 8.78e+04)
              Est.  stn bbox = 2.095e+05 (1.03e+05 1.07e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1429.4M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1415.2M)
SKP cleared!

*** Starting refinePlace (0:07:00 mem=1383.2M) ***
Total net bbox length = 1.720e+05 (8.389e+04 8.807e+04) (ext = 2.543e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13289 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 13289 insts, mean move: 0.74 um, max move: 10.58 um
	Max move on inst (uut/U5874): (147.46, 97.33) --> (157.51, 97.86)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1383.2MB
Summary Report:
Instances move: 13289 (out of 13289 movable)
Instances flipped: 0
Mean displacement: 0.74 um
Max displacement: 10.58 um (Instance: uut/U5874) (147.46, 97.334) -> (157.51, 97.86)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 1.685e+05 (7.981e+04 8.871e+04) (ext = 2.521e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1383.2MB
*** Finished refinePlace (0:07:02 mem=1383.2M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 49954 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=85116 numPGBlocks=49954 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13693  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13693 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13693 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 1.81% V. EstWL: 2.007082e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)        10( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]  metal2  (2)       417( 2.63%)        33( 0.21%)         1( 0.01%)   ( 2.84%) 
[NR-eGR]  metal3  (3)        13( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4  (4)       453( 2.85%)        14( 0.09%)         0( 0.00%)   ( 2.94%) 
[NR-eGR]  metal5  (5)        13( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6  (6)        39( 0.31%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              946( 0.72%)        47( 0.04%)         1( 0.00%)   ( 0.76%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.17% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.20% V
Early Global Route congestion estimation runtime: 0.25 seconds, mem = 1393.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1H) length: 1.481935e+04um, number of vias: 51940
[NR-eGR] metal2  (2V) length: 5.097309e+04um, number of vias: 37791
[NR-eGR] metal3  (3H) length: 6.998790e+04um, number of vias: 25008
[NR-eGR] metal4  (4V) length: 3.793406e+04um, number of vias: 6386
[NR-eGR] metal5  (5H) length: 2.070586e+04um, number of vias: 4436
[NR-eGR] metal6  (6V) length: 1.933140e+04um, number of vias: 372
[NR-eGR] metal7  (7H) length: 1.061874e+03um, number of vias: 235
[NR-eGR] metal8  (8V) length: 2.834699e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.176491e+05um, number of vias: 126170
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.496745e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.27 seconds, mem = 1349.9M

*** Finished incrementalPlace (cpu=0:00:20.8, real=0:00:21.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1349.9M)
Extraction called for design 'aes128keyWrapper' of instances=13289 and nets=13702 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1349.895M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1052.1M, totSessionCpu=0:07:03 **
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1361.72)
Total number of fetched objects 14100
End delay calculation. (MEM=1409.62 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1409.62 CPU=0:00:02.0 REAL=0:00:02.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.92
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.92%|        -|   0.000|   0.000|   0:00:00.0| 1444.7M|
|    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1444.7M|
|    59.92%|        1|   0.000|   0.000|   0:00:00.0| 1444.7M|
|    59.92%|        0|   0.000|   0.000|   0:00:00.0| 1444.7M|
|    59.89%|       21|   0.000|   0.000|   0:00:01.0| 1444.7M|
|    59.89%|        0|   0.000|   0.000|   0:00:00.0| 1444.7M|
|    59.89%|        0|   0.000|   0.000|   0:00:00.0| 1444.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.89
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:08 mem=1444.7M) ***
Total net bbox length = 1.685e+05 (7.981e+04 8.871e+04) (ext = 2.521e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13288 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1444.7MB
Summary Report:
Instances move: 0 (out of 13288 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.685e+05 (7.981e+04 8.871e+04) (ext = 2.521e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1444.7MB
*** Finished refinePlace (0:07:09 mem=1444.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1444.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1444.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1363.93M, totSessionCpu=0:07:09).

Active setup views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aes128keyWrapper' of instances=13288 and nets=13701 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1345.582M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 49954 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=85111 numPGBlocks=49954 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13692  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13692 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13692 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 1.78% V. EstWL: 2.007054e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)        10( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]  metal2  (2)       420( 2.65%)        35( 0.22%)         1( 0.01%)   ( 2.87%) 
[NR-eGR]  metal3  (3)        15( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal4  (4)       449( 2.83%)        11( 0.07%)         0( 0.00%)   ( 2.90%) 
[NR-eGR]  metal5  (5)        15( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        46( 0.36%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              956( 0.73%)        46( 0.04%)         1( 0.00%)   ( 0.77%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.16% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.18% V
[NR-eGR] End Peak syMemory usage = 1371.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.27 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1385.36)
Total number of fetched objects 14099
End delay calculation. (MEM=1423.71 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1423.71 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:07:12 mem=1423.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1088.1M, totSessionCpu=0:07:12 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.194  |  1.194  |  3.187  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.891%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1086.6M, totSessionCpu=0:07:13 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:45, real = 0:00:45, mem = 1289.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-5140           2  Global net connect rules have not been c...
WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665           2  %s : Net has unplaced terms or is connec...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> endECO
<CMD> saveNetlist results/verilog/aes128keyWrapper.postplaceopt.v
Writing Netlist "results/verilog/aes128keyWrapper.postplaceopt.v" ...
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1285.39)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14099
End delay calculation. (MEM=1333.28 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1333.28 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:07:16 mem=1333.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.194  |  3.187  |  1.194  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  1.194  |  3.187  |  1.194  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.891%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
Total CPU time: 3.41 sec
Total Real time: 4.0 sec
Total Memory Usage: 1283.539062 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
<CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/05_postPlaceOpt.rpt.
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'inputs/aes128keyWrapper.cts' ...

**WARN: (IMPCK-661):	Clock clock has multiple definitions in the clock tree specification file.
Type 'man IMPCK-661' for more detail.
Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 aes_av
Default Analysis Views is aes_av


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# MaxDepth         10
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1283.5M) ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**ERROR: (IMPCK-106):	clk cannot be found in the design.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1283.5M) ***
<CMD> clockDesign -specFile inputs/aes128keyWrapper.cts -outDir results/timing -prefix 06-cts
**ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
**WARN: (IMPCK-951):	Net clock have 648 pins.
**WARN: (IMPCK-951):	Net clock have 648 pins.
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.

**** Clock Tree clock Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  keyBuffer_reg[127]/CK  keyBuffer_reg[126]/CK  keyBuffer_reg[125]/CK  keyBuffer_reg[124]/CK  keyBuffer_reg[123]/CK  keyBuffer_reg[122]/CK  keyBuffer_reg[121]/CK  keyBuffer_reg[120]/CK  keyBuffer_reg[119]/CK  keyBuffer_reg[118]/CK  keyBuffer_reg[117]/CK  keyBuffer_reg[116]/CK  keyBuffer_reg[115]/CK  keyBuffer_reg[114]/CK  keyBuffer_reg[113]/CK  keyBuffer_reg[112]/CK  keyBuffer_reg[111]/CK  keyBuffer_reg[110]/CK  keyBuffer_reg[109]/CK  keyBuffer_reg[108]/CK  keyBuffer_reg[107]/CK  keyBuffer_reg[106]/CK  keyBuffer_reg[105]/CK  keyBuffer_reg[104]/CK  keyBuffer_reg[103]/CK  keyBuffer_reg[102]/CK  keyBuffer_reg[101]/CK  keyBuffer_reg[100]/CK  keyBuffer_reg[99]/CK  keyBuffer_reg[98]/CK  keyBuffer_reg[97]/CK  keyBuffer_reg[96]/CK  keyBuffer_reg[95]/CK  keyBuffer_reg[94]/CK  keyBuffer_reg[93]/CK  keyBuffer_reg[92]/CK  keyBuffer_reg[91]/CK  keyBuffer_reg[90]/CK  keyBuffer_reg[89]/CK  keyBuffer_reg[88]/CK  keyBuffer_reg[87]/CK  keyBuffer_reg[86]/CK  keyBuffer_reg[85]/CK  keyBuffer_reg[84]/CK  keyBuffer_reg[83]/CK  keyBuffer_reg[82]/CK  keyBuffer_reg[81]/CK  keyBuffer_reg[80]/CK  keyBuffer_reg[79]/CK  keyBuffer_reg[78]/CK  keyBuffer_reg[77]/CK  keyBuffer_reg[76]/CK  keyBuffer_reg[75]/CK  keyBuffer_reg[74]/CK  keyBuffer_reg[73]/CK  keyBuffer_reg[72]/CK  keyBuffer_reg[71]/CK  keyBuffer_reg[70]/CK  keyBuffer_reg[69]/CK  keyBuffer_reg[68]/CK  keyBuffer_reg[67]/CK  keyBuffer_reg[66]/CK  keyBuffer_reg[65]/CK  keyBuffer_reg[64]/CK  keyBuffer_reg[63]/CK  keyBuffer_reg[62]/CK  keyBuffer_reg[61]/CK  keyBuffer_reg[60]/CK  keyBuffer_reg[59]/CK  keyBuffer_reg[58]/CK  keyBuffer_reg[57]/CK  keyBuffer_reg[56]/CK  keyBuffer_reg[55]/CK  keyBuffer_reg[54]/CK  keyBuffer_reg[53]/CK  keyBuffer_reg[52]/CK  keyBuffer_reg[51]/CK  keyBuffer_reg[50]/CK  keyBuffer_reg[49]/CK  keyBuffer_reg[48]/CK  keyBuffer_reg[47]/CK  keyBuffer_reg[46]/CK  keyBuffer_reg[45]/CK  keyBuffer_reg[44]/CK  keyBuffer_reg[43]/CK  keyBuffer_reg[42]/CK  keyBuffer_reg[41]/CK  keyBuffer_reg[40]/CK  keyBuffer_reg[39]/CK  keyBuffer_reg[38]/CK  keyBuffer_reg[37]/CK  keyBuffer_reg[36]/CK  keyBuffer_reg[35]/CK  keyBuffer_reg[34]/CK  keyBuffer_reg[33]/CK  keyBuffer_reg[32]/CK  keyBuffer_reg[31]/CK  keyBuffer_reg[30]/CK  keyBuffer_reg[29]/CK  keyBuffer_reg[28]/CK  keyBuffer_reg[27]/CK  keyBuffer_reg[26]/CK  keyBuffer_reg[25]/CK  keyBuffer_reg[24]/CK  keyBuffer_reg[23]/CK  keyBuffer_reg[22]/CK  keyBuffer_reg[21]/CK  keyBuffer_reg[20]/CK  keyBuffer_reg[19]/CK  keyBuffer_reg[18]/CK  keyBuffer_reg[17]/CK  keyBuffer_reg[16]/CK  keyBuffer_reg[15]/CK  keyBuffer_reg[14]/CK  keyBuffer_reg[13]/CK  keyBuffer_reg[12]/CK  keyBuffer_reg[11]/CK  keyBuffer_reg[10]/CK  keyBuffer_reg[9]/CK  keyBuffer_reg[8]/CK  keyBuffer_reg[7]/CK  keyBuffer_reg[6]/CK  keyBuffer_reg[5]/CK  keyBuffer_reg[4]/CK  keyBuffer_reg[3]/CK  keyBuffer_reg[2]/CK  keyBuffer_reg[1]/CK  keyBuffer_reg[0]/CK  plainBuffer_reg[127]/CK  plainBuffer_reg[126]/CK  plainBuffer_reg[125]/CK  plainBuffer_reg[124]/CK  plainBuffer_reg[123]/CK  plainBuffer_reg[122]/CK  plainBuffer_reg[121]/CK  plainBuffer_reg[120]/CK  plainBuffer_reg[119]/CK  plainBuffer_reg[118]/CK  plainBuffer_reg[117]/CK  plainBuffer_reg[116]/CK  plainBuffer_reg[115]/CK  plainBuffer_reg[114]/CK  plainBuffer_reg[113]/CK  plainBuffer_reg[112]/CK  plainBuffer_reg[111]/CK  plainBuffer_reg[110]/CK  plainBuffer_reg[109]/CK  plainBuffer_reg[108]/CK  plainBuffer_reg[107]/CK  plainBuffer_reg[106]/CK  plainBuffer_reg[105]/CK  plainBuffer_reg[104]/CK  plainBuffer_reg[103]/CK  plainBuffer_reg[102]/CK  plainBuffer_reg[101]/CK  plainBuffer_reg[100]/CK  plainBuffer_reg[99]/CK  plainBuffer_reg[98]/CK  plainBuffer_reg[97]/CK  plainBuffer_reg[96]/CK  plainBuffer_reg[95]/CK  plainBuffer_reg[94]/CK  plainBuffer_reg[93]/CK  plainBuffer_reg[92]/CK  plainBuffer_reg[91]/CK  plainBuffer_reg[90]/CK  plainBuffer_reg[89]/CK  plainBuffer_reg[88]/CK  plainBuffer_reg[87]/CK  plainBuffer_reg[86]/CK  plainBuffer_reg[85]/CK  plainBuffer_reg[84]/CK  plainBuffer_reg[83]/CK  plainBuffer_reg[82]/CK  plainBuffer_reg[81]/CK  plainBuffer_reg[80]/CK  plainBuffer_reg[79]/CK  plainBuffer_reg[78]/CK  plainBuffer_reg[77]/CK  plainBuffer_reg[76]/CK  plainBuffer_reg[75]/CK  plainBuffer_reg[74]/CK  plainBuffer_reg[73]/CK  plainBuffer_reg[72]/CK  plainBuffer_reg[71]/CK  plainBuffer_reg[70]/CK  plainBuffer_reg[69]/CK  plainBuffer_reg[68]/CK  plainBuffer_reg[67]/CK  plainBuffer_reg[66]/CK  plainBuffer_reg[65]/CK  plainBuffer_reg[64]/CK  plainBuffer_reg[63]/CK  plainBuffer_reg[62]/CK  plainBuffer_reg[61]/CK  plainBuffer_reg[60]/CK  plainBuffer_reg[59]/CK  plainBuffer_reg[58]/CK  plainBuffer_reg[57]/CK  plainBuffer_reg[56]/CK  plainBuffer_reg[55]/CK  plainBuffer_reg[54]/CK  plainBuffer_reg[53]/CK  plainBuffer_reg[52]/CK  plainBuffer_reg[51]/CK  plainBuffer_reg[50]/CK  plainBuffer_reg[49]/CK  plainBuffer_reg[48]/CK  plainBuffer_reg[47]/CK  plainBuffer_reg[46]/CK  plainBuffer_reg[45]/CK  plainBuffer_reg[44]/CK  plainBuffer_reg[43]/CK  plainBuffer_reg[42]/CK  plainBuffer_reg[41]/CK  plainBuffer_reg[40]/CK  plainBuffer_reg[39]/CK  plainBuffer_reg[38]/CK  plainBuffer_reg[37]/CK  plainBuffer_reg[36]/CK  plainBuffer_reg[35]/CK  plainBuffer_reg[34]/CK  plainBuffer_reg[33]/CK  plainBuffer_reg[32]/CK  plainBuffer_reg[31]/CK  plainBuffer_reg[30]/CK  plainBuffer_reg[29]/CK  plainBuffer_reg[28]/CK  plainBuffer_reg[27]/CK  plainBuffer_reg[26]/CK  plainBuffer_reg[25]/CK  plainBuffer_reg[24]/CK  plainBuffer_reg[23]/CK  plainBuffer_reg[22]/CK  plainBuffer_reg[21]/CK  plainBuffer_reg[20]/CK  plainBuffer_reg[19]/CK  plainBuffer_reg[18]/CK  plainBuffer_reg[17]/CK  plainBuffer_reg[16]/CK  plainBuffer_reg[15]/CK  plainBuffer_reg[14]/CK  plainBuffer_reg[13]/CK  plainBuffer_reg[12]/CK  plainBuffer_reg[11]/CK  plainBuffer_reg[10]/CK  plainBuffer_reg[9]/CK  plainBuffer_reg[8]/CK  plainBuffer_reg[7]/CK  plainBuffer_reg[6]/CK  plainBuffer_reg[5]/CK  plainBuffer_reg[4]/CK  plainBuffer_reg[3]/CK  plainBuffer_reg[2]/CK  plainBuffer_reg[1]/CK  plainBuffer_reg[0]/CK  load_reg/CK  keyCount_reg[31]/CK  keyCount_reg[0]/CK  keyCount_reg[1]/CK  keyCount_reg[2]/CK  keyCount_reg[3]/CK  keyCount_reg[4]/CK  keyCount_reg[5]/CK  keyCount_reg[6]/CK  keyCount_reg[7]/CK  keyCount_reg[8]/CK  keyCount_reg[9]/CK  keyCount_reg[10]/CK  keyCount_reg[11]/CK  keyCount_reg[12]/CK  keyCount_reg[13]/CK  keyCount_reg[14]/CK  keyCount_reg[15]/CK  keyCount_reg[16]/CK  keyCount_reg[17]/CK  keyCount_reg[18]/CK  keyCount_reg[19]/CK  keyCount_reg[20]/CK  keyCount_reg[21]/CK  keyCount_reg[22]/CK  keyCount_reg[23]/CK  keyCount_reg[24]/CK  keyCount_reg[25]/CK  keyCount_reg[26]/CK  keyCount_reg[27]/CK  keyCount_reg[28]/CK  keyCount_reg[29]/CK  keyCount_reg[30]/CK  plainCount_reg[31]/CK  plainCount_reg[0]/CK  plainCount_reg[1]/CK  plainCount_reg[2]/CK  plainCount_reg[3]/CK  plainCount_reg[4]/CK  plainCount_reg[5]/CK  plainCount_reg[6]/CK  plainCount_reg[7]/CK  plainCount_reg[8]/CK  plainCount_reg[9]/CK  plainCount_reg[10]/CK  plainCount_reg[11]/CK  plainCount_reg[12]/CK  plainCount_reg[13]/CK  plainCount_reg[14]/CK  plainCount_reg[15]/CK  plainCount_reg[16]/CK  plainCount_reg[17]/CK  plainCount_reg[18]/CK  plainCount_reg[19]/CK  plainCount_reg[20]/CK  plainCount_reg[21]/CK  plainCount_reg[22]/CK  plainCount_reg[23]/CK  plainCount_reg[24]/CK  plainCount_reg[25]/CK  plainCount_reg[26]/CK  plainCount_reg[27]/CK  plainCount_reg[28]/CK  plainCount_reg[29]/CK  plainCount_reg[30]/CK  cipherCount_reg[31]/CK  cipherCount_reg[30]/CK  cipherCount_reg[1]/CK  cipherCount_reg[2]/CK  cipherCount_reg[3]/CK  cipherCount_reg[4]/CK  cipherCount_reg[5]/CK  cipherCount_reg[6]/CK  cipherCount_reg[7]/CK  cipherCount_reg[8]/CK  cipherCount_reg[9]/CK  cipherCount_reg[10]/CK  cipherCount_reg[11]/CK  cipherCount_reg[12]/CK  cipherCount_reg[13]/CK  cipherCount_reg[14]/CK  cipherCount_reg[15]/CK  cipherCount_reg[16]/CK  cipherCount_reg[17]/CK  cipherCount_reg[18]/CK  cipherCount_reg[19]/CK  cipherCount_reg[20]/CK  cipherCount_reg[21]/CK  cipherCount_reg[22]/CK  cipherCount_reg[23]/CK  cipherCount_reg[24]/CK  cipherCount_reg[25]/CK  cipherCount_reg[26]/CK  cipherCount_reg[27]/CK  cipherCount_reg[28]/CK  cipherCount_reg[29]/CK  cipherCount_reg[0]/CK  cipher_reg[31]/CK  cipher_reg[30]/CK  cipher_reg[29]/CK  cipher_reg[28]/CK  cipher_reg[27]/CK  cipher_reg[26]/CK  cipher_reg[25]/CK  cipher_reg[24]/CK  cipher_reg[23]/CK  cipher_reg[22]/CK  cipher_reg[21]/CK  cipher_reg[20]/CK  cipher_reg[19]/CK  cipher_reg[18]/CK  cipher_reg[17]/CK  cipher_reg[16]/CK  cipher_reg[15]/CK  cipher_reg[14]/CK  cipher_reg[13]/CK  cipher_reg[12]/CK  cipher_reg[11]/CK  cipher_reg[10]/CK  cipher_reg[9]/CK  cipher_reg[8]/CK  cipher_reg[7]/CK  cipher_reg[6]/CK  cipher_reg[5]/CK  cipher_reg[4]/CK  cipher_reg[3]/CK  cipher_reg[2]/CK  cipher_reg[1]/CK  cipher_reg[0]/CK  uut/sub_reg[9]/CK  uut/sub_reg[25]/CK  uut/w_reg[2][31]/CK  uut/w_reg[2][30]/CK  uut/w_reg[2][29]/CK  uut/w_reg[2][28]/CK  uut/w_reg[2][27]/CK  uut/w_reg[2][26]/CK  uut/w_reg[2][25]/CK  uut/w_reg[2][24]/CK  uut/w_reg[2][23]/CK  uut/w_reg[2][22]/CK  uut/w_reg[2][21]/CK  uut/w_reg[2][20]/CK  uut/w_reg[2][19]/CK  uut/w_reg[2][18]/CK  uut/w_reg[2][17]/CK  uut/w_reg[2][16]/CK  uut/w_reg[2][15]/CK  uut/w_reg[2][14]/CK  uut/w_reg[2][13]/CK  uut/w_reg[2][12]/CK  uut/w_reg[2][11]/CK  uut/w_reg[2][10]/CK  uut/w_reg[2][9]/CK  uut/w_reg[2][8]/CK  uut/w_reg[2][7]/CK  uut/w_reg[2][6]/CK  uut/w_reg[2][5]/CK  uut/w_reg[2][4]/CK  uut/w_reg[2][3]/CK  uut/w_reg[2][2]/CK  uut/w_reg[2][1]/CK  uut/w_reg[2][0]/CK  uut/w_reg[1][31]/CK  uut/w_reg[1][30]/CK  uut/w_reg[1][29]/CK  uut/w_reg[1][28]/CK  uut/w_reg[1][27]/CK  uut/w_reg[1][26]/CK  uut/w_reg[1][25]/CK  uut/w_reg[1][24]/CK  uut/w_reg[1][23]/CK  uut/w_reg[1][22]/CK  uut/w_reg[1][21]/CK  uut/w_reg[1][20]/CK  uut/w_reg[1][19]/CK  uut/w_reg[1][18]/CK  uut/w_reg[1][17]/CK  uut/w_reg[1][16]/CK  uut/w_reg[1][15]/CK  uut/w_reg[1][14]/CK  uut/w_reg[1][13]/CK  uut/w_reg[1][12]/CK  uut/w_reg[1][11]/CK  uut/w_reg[1][10]/CK  uut/w_reg[1][9]/CK  uut/w_reg[1][8]/CK  uut/w_reg[1][7]/CK  uut/w_reg[1][6]/CK  uut/w_reg[1][5]/CK  uut/w_reg[1][4]/CK  uut/w_reg[1][3]/CK  uut/w_reg[1][2]/CK  uut/w_reg[1][1]/CK  uut/w_reg[1][0]/CK  uut/w_reg[0][31]/CK  uut/w_reg[0][30]/CK  uut/w_reg[0][29]/CK  uut/w_reg[0][28]/CK  uut/w_reg[0][27]/CK  uut/w_reg[0][26]/CK  uut/w_reg[0][25]/CK  uut/w_reg[0][24]/CK  uut/w_reg[0][23]/CK  uut/w_reg[0][22]/CK  uut/w_reg[0][21]/CK  uut/w_reg[0][20]/CK  uut/w_reg[0][19]/CK  uut/w_reg[0][18]/CK  uut/w_reg[0][17]/CK  uut/w_reg[0][16]/CK  uut/w_reg[0][15]/CK  uut/w_reg[0][14]/CK  uut/w_reg[0][13]/CK  uut/w_reg[0][12]/CK  uut/w_reg[0][11]/CK  uut/w_reg[0][10]/CK  uut/w_reg[0][9]/CK  uut/w_reg[0][8]/CK  uut/w_reg[0][7]/CK  uut/w_reg[0][6]/CK  uut/w_reg[0][5]/CK  uut/w_reg[0][4]/CK  uut/w_reg[0][3]/CK  uut/w_reg[0][2]/CK  uut/w_reg[0][1]/CK  uut/w_reg[0][0]/CK  uut/roundCounter_reg[5]/CK  uut/roundCounter_reg[3]/CK  uut/roundCounter_reg[0]/CK  uut/roundCounter_reg[4]/CK  uut/roundCounter_reg[2]/CK  uut/roundCounter_reg[1]/CK  uut/w_reg[3][23]/CK  uut/w_reg[3][18]/CK  uut/w_reg[3][22]/CK  uut/w_reg[3][0]/CK  uut/w_reg[3][8]/CK  uut/w_reg[3][20]/CK  uut/w_reg[3][4]/CK  uut/w_reg[3][12]/CK  uut/w_reg[3][3]/CK  uut/w_reg[3][11]/CK  uut/w_reg[3][9]/CK  uut/w_reg[3][2]/CK  uut/w_reg[3][10]/CK  uut/w_reg[3][6]/CK  uut/w_reg[3][14]/CK  uut/w_reg[3][24]/CK  uut/w_reg[3][26]/CK  uut/w_reg[3][28]/CK  uut/w_reg[3][19]/CK  uut/w_reg[3][31]/CK  uut/w_reg[3][7]/CK  uut/w_reg[3][15]/CK  uut/w_reg[3][30]/CK  uut/w_reg[3][27]/CK  uut/sub_reg[88]/CK  uut/sub_reg[56]/CK  uut/sub_reg[16]/CK  uut/sub_reg[111]/CK  uut/sub_reg[102]/CK  uut/sub_reg[120]/CK  uut/sub_reg[122]/CK  uut/sub_reg[127]/CK  uut/sub_reg[94]/CK  uut/sub_reg[82]/CK  uut/sub_reg[4]/CK  uut/sub_reg[62]/CK  uut/sub_reg[49]/CK  uut/sub_reg[116]/CK  uut/sub_reg[92]/CK  uut/sub_reg[104]/CK  uut/sub_reg[106]/CK  uut/sub_reg[44]/CK  uut/sub_reg[99]/CK  uut/sub_reg[63]/CK  uut/sub_reg[0]/CK  uut/sub_reg[6]/CK  uut/sub_reg[54]/CK  uut/sub_reg[97]/CK  uut/sub_reg[20]/CK  uut/sub_reg[108]/CK  uut/sub_reg[98]/CK  uut/sub_reg[110]/CK  uut/sub_reg[124]/CK  uut/sub_reg[113]/CK  uut/sub_reg[46]/CK  uut/sub_reg[58]/CK  uut/sub_reg[22]/CK  uut/sub_reg[18]/CK  uut/sub_reg[61]/CK  uut/sub_reg[84]/CK  uut/sub_reg[7]/CK  uut/sub_reg[96]/CK  uut/sub_reg[60]/CK  uut/sub_reg[87]/CK  uut/sub_reg[90]/CK  uut/sub_reg[103]/CK  uut/sub_reg[89]/CK  uut/sub_reg[17]/CK  uut/sub_reg[48]/CK  uut/sub_reg[33]/CK  uut/sub_reg[68]/CK  uut/sub_reg[81]/CK  uut/sub_reg[23]/CK  uut/sub_reg[36]/CK  uut/sub_reg[52]/CK  uut/sub_reg[31]/CK  uut/sub_reg[8]/CK  uut/sub_reg[57]/CK  uut/sub_reg[95]/CK  uut/sub_reg[2]/CK  uut/sub_reg[121]/CK  uut/sub_reg[100]/CK  uut/sub_reg[24]/CK  uut/sub_reg[55]/CK  uut/sub_reg[118]/CK  uut/sub_reg[40]/CK  uut/sub_reg[34]/CK  uut/sub_reg[1]/CK  uut/sub_reg[112]/CK  uut/sub_reg[47]/CK  uut/sub_reg[126]/CK  uut/sub_reg[101]/CK  uut/sub_reg[39]/CK  uut/sub_reg[93]/CK  uut/sub_reg[125]/CK  uut/sub_reg[43]/CK  uut/sub_reg[21]/CK  uut/sub_reg[5]/CK  uut/sub_reg[114]/CK  uut/sub_reg[117]/CK  uut/sub_reg[38]/CK  uut/sub_reg[12]/CK  uut/sub_reg[3]/CK  uut/sub_reg[119]/CK  uut/sub_reg[85]/CK  uut/sub_reg[91]/CK  uut/sub_reg[51]/CK  uut/sub_reg[105]/CK  uut/sub_reg[86]/CK  uut/sub_reg[83]/CK  uut/sub_reg[41]/CK  uut/sub_reg[80]/CK  uut/sub_reg[50]/CK  uut/sub_reg[19]/CK  uut/sub_reg[45]/CK  uut/sub_reg[59]/CK  uut/sub_reg[53]/CK  uut/sub_reg[109]/CK  uut/sub_reg[42]/CK  uut/sub_reg[123]/CK  uut/sub_reg[35]/CK  uut/sub_reg[107]/CK  uut/sub_reg[115]/CK  uut/sub_reg[10]/CK  uut/sub_reg[30]/CK  uut/sub_reg[71]/CK  uut/sub_reg[15]/CK  uut/sub_reg[13]/CK  uut/sub_reg[14]/CK  uut/sub_reg[26]/CK  uut/sub_reg[72]/CK  uut/sub_reg[65]/CK  uut/sub_reg[73]/CK  uut/sub_reg[66]/CK  uut/sub_reg[64]/CK  uut/sub_reg[29]/CK  uut/sub_reg[70]/CK  uut/sub_reg[11]/CK  uut/sub_reg[69]/CK  uut/sub_reg[32]/CK  uut/sub_reg[74]/CK  uut/sub_reg[28]/CK  uut/sub_reg[78]/CK  uut/sub_reg[27]/CK  uut/sub_reg[37]/CK  uut/sub_reg[79]/CK  uut/sub_reg[77]/CK  uut/sub_reg[75]/CK  uut/sub_reg[67]/CK  uut/sub_reg[76]/CK  uut/w_reg[3][17]/CK  uut/w_reg[3][16]/CK  uut/w_reg[3][21]/CK  uut/w_reg[3][5]/CK  uut/w_reg[3][1]/CK  uut/w_reg[3][29]/CK  uut/w_reg[3][13]/CK  uut/w_reg[3][25]/CK )
Level 1 (Total=647	Sink=647)
Total Sinks		: 647

# Analysis View: aes_av
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 647
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): cipherCount_reg[12]/CK 967.8(ps)
Min trig. edge delay at sink(R): cipher_reg[31]/CK 17.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 17.9~967.8(ps)         200~3000(ps)        
Fall Phase Delay               : 17.9~967.8(ps)         200~3000(ps)        
Trig. Edge Skew                : 949.9(ps)              400(ps)             
Rise Skew                      : 949.9(ps)              
Fall Skew                      : 949.9(ps)              
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 1498.5(ps)             200(ps)             
Max. Fall Sink Tran.           : 1498.5(ps)             200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 113.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 113.1(ps)              0(ps)               

view aes_av : skew = 949.9ps (required = 400ps)


Generating Clock Analysis Report results/aes128keyWrapper.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.5)


*** End reportClockTree (cpu=0:00:00.5, real=0:00:00.0, mem=1291.5M) ***
**WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-951):	Net clock have 648 pins.
<CMD> saveNetlist results/verilog/aes128keyWrapper.cts.v
Writing Netlist "results/verilog/aes128keyWrapper.cts.v" ...
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1279.5M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -minRouteLayer 1 -maxRouteLayer 10 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 8.87% V (0:00:00.2 1279.5M)

Phase 1e-1h Overflow: 0.00% H + 0.30% V (0:00:00.2 1279.5M)

Phase 1l Overflow: 1.76% H + 18.30% V (0:00:00.3 1287.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.01%	199	 1.69%
 -4:	2	 0.02%	105	 0.89%
 -3:	18	 0.15%	191	 1.62%
 -2:	45	 0.38%	379	 3.22%
 -1:	106	 0.90%	581	 4.94%
--------------------------------------
  0:	213	 1.81%	806	 6.85%
  1:	363	 3.09%	824	 7.00%
  2:	511	 4.34%	802	 6.82%
  3:	585	 4.97%	735	 6.25%
  4:	674	 5.73%	705	 5.99%
  5:	9248	78.60%	6439	54.73%


Total length: 2.315e+05um, number of vias: 127936
M1(H) length: 7.094e+03um, number of vias: 51156
M2(V) length: 5.890e+04um, number of vias: 40343
M3(H) length: 7.781e+04um, number of vias: 17740
M4(V) length: 3.137e+04um, number of vias: 8689
M5(H) length: 2.040e+04um, number of vias: 6743
M6(V) length: 2.560e+04um, number of vias: 1538
M7(H) length: 2.172e+03um, number of vias: 1275
M8(V) length: 6.720e+03um, number of vias: 290
M9(H) length: 5.863e+02um, number of vias: 162
M10(V) length: 8.608e+02um

**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1287.5M 
*** Finished trialRoute (cpu=0:00:01.5 mem=1287.5M) ***

<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13288 and nets=13701 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1273.191M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1281.37)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14099
End delay calculation. (MEM=1329.27 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1329.27 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:07:22 mem=1329.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.251  |  0.000  |  0.251  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |    0    |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  0.251  |  0.000  |  0.251  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |    0    |   647   |
+--------------------+---------+---------+---------+

Density: 59.891%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
Total CPU time: 2.94 sec
Total Real time: 3.0 sec
Total Memory Usage: 1279.523438 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1281.37)
**WARN: (IMPESI-3014):	The RC network is incomplete for net reset. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clock. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 14099
End delay calculation. (MEM=1329.27 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1329.27 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:07:25 mem=1329.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.041  |  3.171  |  1.041  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   391   |   647   |
+--------------------+---------+---------+---------+
|aes_av              |  1.041  |  3.171  |  1.041  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   647   |   391   |   647   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.891%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
Total CPU time: 3.54 sec
Total Real time: 4.0 sec
Total Memory Usage: 1279.523438 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
<CMD> summaryReport -outfile results/summary/06-cts.rpt
Start to collect the design information.
Build netlist information for Cell aes128keyWrapper.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/06-cts.rpt.
<CMD> initECO temp/ipo2_setup.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1277.5M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -minRouteLayer 1 -maxRouteLayer 10 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 8.87% V (0:00:00.2 1277.5M)

Phase 1e-1h Overflow: 0.00% H + 0.30% V (0:00:00.1 1277.5M)

Phase 1l Overflow: 1.76% H + 18.30% V (0:00:00.4 1285.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.01%	199	 1.69%
 -4:	2	 0.02%	105	 0.89%
 -3:	18	 0.15%	191	 1.62%
 -2:	45	 0.38%	379	 3.22%
 -1:	106	 0.90%	581	 4.94%
--------------------------------------
  0:	213	 1.81%	806	 6.85%
  1:	363	 3.09%	824	 7.00%
  2:	511	 4.34%	802	 6.82%
  3:	585	 4.97%	735	 6.25%
  4:	674	 5.73%	705	 5.99%
  5:	9248	78.60%	6439	54.73%


Total length: 2.315e+05um, number of vias: 127936
M1(H) length: 7.094e+03um, number of vias: 51156
M2(V) length: 5.890e+04um, number of vias: 40343
M3(H) length: 7.781e+04um, number of vias: 17740
M4(V) length: 3.137e+04um, number of vias: 8689
M5(H) length: 2.040e+04um, number of vias: 6743
M6(V) length: 2.560e+04um, number of vias: 1538
M7(H) length: 2.172e+03um, number of vias: 1275
M8(V) length: 6.720e+03um, number of vias: 290
M9(H) length: 5.863e+02um, number of vias: 162
M10(V) length: 8.608e+02um

**WARN: (IMPTR-7102):	There are 2 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1285.5M 
*** Finished trialRoute (cpu=0:00:01.6 mem=1285.5M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13288 and nets=13701 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1271.199M)
<CMD> optDesign -postCTS
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clock : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 978.7M, totSessionCpu=0:07:29 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1271.2M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1438.46)
Total number of fetched objects 14099
End delay calculation. (MEM=1435.77 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1435.77 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:07:32 mem=1435.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.983  |  0.983  |  3.158  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.891%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1069.1M, totSessionCpu=0:07:33 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1349.8M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1349.8M) ***
*** Starting optimizing excluded clock nets MEM= 1349.8M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1349.8M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 59.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.89%|        -|   0.066|   0.000|   0:00:00.0| 1398.9M|
|    59.89%|        0|   0.066|   0.000|   0:00:01.0| 1418.0M|
|    59.89%|        0|   0.066|   0.000|   0:00:00.0| 1418.0M|
|    59.89%|        0|   0.066|   0.000|   0:00:00.0| 1418.0M|
|    59.89%|        0|   0.066|   0.000|   0:00:00.0| 1418.0M|
|    59.89%|        0|   0.066|   0.000|   0:00:00.0| 1418.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 59.89
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:36 mem=1418.0M) ***
Total net bbox length = 1.685e+05 (7.981e+04 8.871e+04) (ext = 2.521e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13288 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1418.0MB
Summary Report:
Instances move: 0 (out of 13288 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.685e+05 (7.981e+04 8.871e+04) (ext = 2.521e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1418.0MB
*** Finished refinePlace (0:07:37 mem=1418.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1418.0M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1418.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1355.84M, totSessionCpu=0:07:37).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 49954 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=85111 numPGBlocks=49954 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13692  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13692 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13692 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 1.78% V. EstWL: 2.007054e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)        10( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]  metal2  (2)       420( 2.65%)        35( 0.22%)         1( 0.01%)   ( 2.87%) 
[NR-eGR]  metal3  (3)        15( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal4  (4)       449( 2.83%)        11( 0.07%)         0( 0.00%)   ( 2.90%) 
[NR-eGR]  metal5  (5)        15( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6  (6)        46( 0.36%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              956( 0.73%)        46( 0.04%)         1( 0.00%)   ( 0.77%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.16% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.18% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1H) length: 1.480537e+04um, number of vias: 51934
[NR-eGR] metal2  (2V) length: 5.095251e+04um, number of vias: 37820
[NR-eGR] metal3  (3H) length: 7.003007e+04um, number of vias: 25023
[NR-eGR] metal4  (4V) length: 3.789717e+04um, number of vias: 6392
[NR-eGR] metal5  (5H) length: 2.057515e+04um, number of vias: 4413
[NR-eGR] metal6  (6V) length: 1.939817e+04um, number of vias: 389
[NR-eGR] metal7  (7H) length: 1.165694e+03um, number of vias: 233
[NR-eGR] metal8  (8V) length: 2.853597e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.176786e+05um, number of vias: 126206
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.494900e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1340.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.68 seconds
Extraction called for design 'aes128keyWrapper' of instances=13288 and nets=13701 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1337.691M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1357.88)
Total number of fetched objects 14099
End delay calculation. (MEM=1405.77 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1405.77 CPU=0:00:02.1 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|     8|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.15|     0.00|       0|       0|       0|  59.89|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.15|     0.00|       1|       0|       1|  59.90| 0:00:00.0|  1426.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.15|     0.00|       0|       0|       0|  59.90| 0:00:00.0|  1426.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1426.9M) ***

*** Starting refinePlace (0:07:43 mem=1442.9M) ***
Total net bbox length = 1.685e+05 (7.981e+04 8.871e+04) (ext = 2.521e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13289 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1442.9MB
Summary Report:
Instances move: 0 (out of 13289 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.685e+05 (7.981e+04 8.871e+04) (ext = 2.521e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1442.9MB
*** Finished refinePlace (0:07:43 mem=1442.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1442.9M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1442.9M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.022%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aes128keyWrapper' of instances=13289 and nets=13702 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1338.926M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 49954 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=85116 numPGBlocks=49954 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13693  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13693 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13693 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 1.81% V. EstWL: 2.007082e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)        10( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]  metal2  (2)       416( 2.62%)        33( 0.21%)         1( 0.01%)   ( 2.83%) 
[NR-eGR]  metal3  (3)        16( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)       433( 2.73%)        10( 0.06%)         0( 0.00%)   ( 2.79%) 
[NR-eGR]  metal5  (5)        12( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6  (6)        49( 0.39%)         0( 0.00%)         0( 0.00%)   ( 0.39%) 
[NR-eGR]  metal7  (7)         2( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              938( 0.72%)        43( 0.03%)         1( 0.00%)   ( 0.75%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.17% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.19% V
[NR-eGR] End Peak syMemory usage = 1360.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1372.68)
Total number of fetched objects 14100
End delay calculation. (MEM=1411.04 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1411.04 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:07:47 mem=1411.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1083.0M, totSessionCpu=0:07:47 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.154  |  1.154  |  3.174  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.896%
Routing Overflow: 0.01% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1083.1M, totSessionCpu=0:07:47 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> initECO temp/ipo2_hold.txt
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aes128keyWrapper' of instances=13289 and nets=13702 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15280_ensc-esil-18_escmc29_rSWuYG/aes128keyWrapper_15280_seafc4.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1284.7M)
Extracted 10.0009% (CPU Time= 0:00:00.3  MEM= 1359.2M)
Extracted 20.0008% (CPU Time= 0:00:00.4  MEM= 1359.2M)
Extracted 30.0006% (CPU Time= 0:00:00.4  MEM= 1359.2M)
Extracted 40.001% (CPU Time= 0:00:00.5  MEM= 1383.2M)
Extracted 50.0008% (CPU Time= 0:00:00.5  MEM= 1383.2M)
Extracted 60.0007% (CPU Time= 0:00:00.7  MEM= 1383.2M)
Extracted 70.001% (CPU Time= 0:00:00.8  MEM= 1383.2M)
Extracted 80.0009% (CPU Time= 0:00:00.9  MEM= 1383.2M)
Extracted 90.0007% (CPU Time= 0:00:01.1  MEM= 1387.2M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 1387.2M)
Number of Extracted Resistors     : 307253
Number of Extracted Ground Cap.   : 318765
Number of Extracted Coupling Cap. : 1002280
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1347.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 1347.152M)
<CMD> optDesign -postCTS -hold
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clock : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 991.1M, totSessionCpu=0:07:51 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1275.2M)
Extraction called for design 'aes128keyWrapper' of instances=13289 and nets=13702 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes128keyWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1271.230M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:51 mem=1271.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=16.4102)
Total number of fetched objects 14100
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:07.7 mem=0.0M)

Active hold views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:00:07.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:00:08.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1293.41)
Total number of fetched objects 14100
End delay calculation. (MEM=1341.3 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1341.3 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:07:57 mem=1341.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:07:57 mem=1341.3M ***
Restoring Auto Hold Views:  aes_av
Restoring Active Hold Views:  aes_av 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: aes_av

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 aes_av
Hold  views included:
 aes_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.154  |  1.154  |  3.174  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.252  |  0.252  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.896%
Routing Overflow: 0.01% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1009.5M, totSessionCpu=0:07:58 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 aes_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1355.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 49954 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=85116 numPGBlocks=49954 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13693  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13693 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13693 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 1.81% V. EstWL: 2.007082e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)        10( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[NR-eGR]  metal2  (2)       416( 2.62%)        33( 0.21%)         1( 0.01%)   ( 2.83%) 
[NR-eGR]  metal3  (3)        16( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)       433( 2.73%)        10( 0.06%)         0( 0.00%)   ( 2.79%) 
[NR-eGR]  metal5  (5)        12( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6  (6)        49( 0.39%)         0( 0.00%)         0( 0.00%)   ( 0.39%) 
[NR-eGR]  metal7  (7)         2( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              938( 0.72%)        43( 0.03%)         1( 0.00%)   ( 0.75%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.17% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.19% V
[NR-eGR] End Peak syMemory usage = 1376.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.28 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1088.9M, totSessionCpu=0:07:58 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
#################################################################################
# Design Stage: PreRoute
# Design Name: aes128keyWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2.07422)
Total number of fetched objects 14100
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:10.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:02.7/0:00:03.0 (0.9), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 aes_av 
Hold  views included:
 aes_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.154  |  1.154  |  3.174  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |   391   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.252  |  0.252  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   647   |   647   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.896%
Routing Overflow: 0.01% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1088.9M, totSessionCpu=0:08:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> saveNetlist results/verilog/aes128keyWrapper.postcts.v
Writing Netlist "results/verilog/aes128keyWrapper.postcts.v" ...
<CMD> saveDesign ./DBS/07-postCtsOpt.enc -relativePath -compress
#% Begin save design ... (date=04/17 00:30:09, mem=1088.9M)
% Begin Save ccopt configuration ... (date=04/17 00:30:09, mem=1088.9M)
% End Save ccopt configuration ... (date=04/17 00:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.9M, current mem=1088.9M)
% Begin Save clock tree specification data ... (date=04/17 00:30:09, mem=1088.9M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/17 00:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1089.8M, current mem=1089.8M)
% Begin Save netlist data ... (date=04/17 00:30:09, mem=1089.8M)
Writing Binary DB to ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/17 00:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.2M, current mem=1090.2M)
Saving congestion map file ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=04/17 00:30:09, mem=1090.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/17 00:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.4M, current mem=1090.4M)
% Begin Save clock tree data ... (date=04/17 00:30:09, mem=1090.5M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.ctstch' ...
% End Save clock tree data ... (date=04/17 00:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.5M, current mem=1090.5M)
Saving preference file ./DBS/07-postCtsOpt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/17 00:30:09, mem=1090.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/17 00:30:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.5M, current mem=1090.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/17 00:30:10, mem=1090.5M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/17 00:30:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.5M, current mem=1090.5M)
% Begin Save routing data ... (date=04/17 00:30:10, mem=1090.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1355.2M) ***
% End Save routing data ... (date=04/17 00:30:10, total cpu=0:00:00.2, real=0:00:00.0, peak res=1091.5M, current mem=1091.5M)
Saving property file ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1355.2M) ***
#Saving pin access data to file ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.apa ...
#
% Begin Save power constraints data ... (date=04/17 00:30:10, mem=1091.5M)
% End Save power constraints data ... (date=04/17 00:30:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1091.5M, current mem=1091.5M)
Saving rc congestion map ./DBS/07-postCtsOpt.enc.dat.tmp/aes128keyWrapper.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 07-postCtsOpt.enc.dat.tmp
error deleting "./DBS/07-postCtsOpt.enc.dat": file already exists

--------------------------------------------------------------------------------
Exiting Innovus on Sat Apr 17 00:34:05 2021
  Total CPU time:     0:08:36
  Total real time:    0:20:11
  Peak memory (main): 1162.73MB


*** Memory Usage v#1 (Current mem = 1288.078M, initial mem = 259.465M) ***
*** Message Summary: 2847 warning(s), 18 error(s)

--- Ending "Innovus" (totcpu=0:08:22, real=0:20:09, mem=1288.1M) ---
