{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 20:04:53 2019 " "Info: Processing started: Mon Jun 03 20:04:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA_LCD -c ULA_LCD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA_LCD -c ULA_LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA_LCD.v(95) " "Warning (10268): Verilog HDL information at ULA_LCD.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_LCD " "Info: Found entity 1: ULA_LCD" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A ULA_LCD.v(487) " "Error (10137): Verilog HDL Procedural Assignment error at ULA_LCD.v(487): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 487 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "A ULA_LCD.v(487) " "Error (10231): Verilog HDL error at ULA_LCD.v(487): value cannot be assigned to input \"A\"" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 487 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "B ULA_LCD.v(488) " "Error (10137): Verilog HDL Procedural Assignment error at ULA_LCD.v(488): object \"B\" on left-hand side of assignment must have a variable data type" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 488 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "B ULA_LCD.v(488) " "Error (10231): Verilog HDL error at ULA_LCD.v(488): value cannot be assigned to input \"B\"" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 488 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A ULA_LCD.v(510) " "Error (10137): Verilog HDL Procedural Assignment error at ULA_LCD.v(510): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 510 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "A ULA_LCD.v(510) " "Error (10231): Verilog HDL error at ULA_LCD.v(510): value cannot be assigned to input \"A\"" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 510 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "B ULA_LCD.v(511) " "Error (10137): Verilog HDL Procedural Assignment error at ULA_LCD.v(511): object \"B\" on left-hand side of assignment must have a variable data type" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 511 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "B ULA_LCD.v(511) " "Error (10231): Verilog HDL error at ULA_LCD.v(511): value cannot be assigned to input \"B\"" {  } { { "ULA_LCD.v" "" { Text "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.v" 511 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.map.smsg " "Info: Generated suppressed messages file C:/Users/gss8/Desktop/ULA_LCD/ULA_LCD.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4436 " "Error: Peak virtual memory: 4436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 03 20:04:53 2019 " "Error: Processing ended: Mon Jun 03 20:04:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 10 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
