read -sv run_verilog_mid/adder_32b_9_94_ba178559d18d4cc8b74ab1ba33ddbda0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_94_ba178559d18d4cc8b74ab1ba33ddbda0_yosys.v
