<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4596" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4596{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4596{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4596{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4596{left:189px;bottom:959px;letter-spacing:-0.16px;}
#t5_4596{left:418px;bottom:959px;letter-spacing:-0.13px;}
#t6_4596{left:512px;bottom:959px;letter-spacing:-0.12px;}
#t7_4596{left:512px;bottom:938px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t8_4596{left:545px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4596{left:545px;bottom:921px;letter-spacing:-0.12px;}
#ta_4596{left:512px;bottom:901px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tb_4596{left:548px;bottom:901px;letter-spacing:-0.11px;}
#tc_4596{left:512px;bottom:881px;letter-spacing:-0.11px;}
#td_4596{left:512px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.01px;}
#te_4596{left:189px;bottom:840px;letter-spacing:-0.12px;}
#tf_4596{left:418px;bottom:840px;letter-spacing:-0.13px;}
#tg_4596{left:512px;bottom:840px;letter-spacing:-0.11px;}
#th_4596{left:512px;bottom:819px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ti_4596{left:189px;bottom:794px;letter-spacing:-0.12px;}
#tj_4596{left:418px;bottom:794px;letter-spacing:-0.14px;}
#tk_4596{left:512px;bottom:794px;letter-spacing:-0.12px;}
#tl_4596{left:512px;bottom:773px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tm_4596{left:189px;bottom:749px;letter-spacing:-0.12px;}
#tn_4596{left:418px;bottom:749px;letter-spacing:-0.13px;}
#to_4596{left:512px;bottom:749px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_4596{left:512px;bottom:727px;letter-spacing:-0.11px;}
#tq_4596{left:512px;bottom:710px;letter-spacing:-0.11px;}
#tr_4596{left:512px;bottom:694px;letter-spacing:-0.12px;}
#ts_4596{left:512px;bottom:677px;letter-spacing:-0.11px;}
#tt_4596{left:512px;bottom:660px;letter-spacing:-0.12px;word-spacing:-0.08px;}
#tu_4596{left:512px;bottom:643px;letter-spacing:-0.11px;}
#tv_4596{left:512px;bottom:619px;letter-spacing:-0.11px;}
#tw_4596{left:512px;bottom:602px;letter-spacing:-0.11px;}
#tx_4596{left:512px;bottom:585px;letter-spacing:-0.12px;}
#ty_4596{left:512px;bottom:564px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#tz_4596{left:512px;bottom:547px;letter-spacing:-0.11px;}
#t10_4596{left:512px;bottom:530px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t11_4596{left:512px;bottom:513px;letter-spacing:-0.11px;}
#t12_4596{left:512px;bottom:492px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t13_4596{left:512px;bottom:475px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_4596{left:189px;bottom:451px;letter-spacing:-0.12px;}
#t15_4596{left:512px;bottom:451px;letter-spacing:-0.14px;}
#t16_4596{left:189px;bottom:426px;letter-spacing:-0.12px;}
#t17_4596{left:418px;bottom:426px;letter-spacing:-0.12px;}
#t18_4596{left:512px;bottom:426px;letter-spacing:-0.12px;}
#t19_4596{left:512px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_4596{left:189px;bottom:380px;letter-spacing:-0.17px;}
#t1b_4596{left:418px;bottom:380px;letter-spacing:-0.12px;}
#t1c_4596{left:512px;bottom:380px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1d_4596{left:512px;bottom:359px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1e_4596{left:189px;bottom:334px;letter-spacing:-0.12px;}
#t1f_4596{left:418px;bottom:334px;letter-spacing:-0.13px;}
#t1g_4596{left:512px;bottom:334px;letter-spacing:-0.11px;}
#t1h_4596{left:512px;bottom:313px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1i_4596{left:512px;bottom:296px;letter-spacing:-0.11px;}
#t1j_4596{left:512px;bottom:279px;letter-spacing:-0.11px;word-spacing:-0.8px;}
#t1k_4596{left:512px;bottom:263px;letter-spacing:-0.11px;}
#t1l_4596{left:512px;bottom:241px;letter-spacing:-0.11px;}
#t1m_4596{left:512px;bottom:224px;letter-spacing:-0.11px;}
#t1n_4596{left:512px;bottom:208px;letter-spacing:-0.11px;}
#t1o_4596{left:512px;bottom:186px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t1p_4596{left:512px;bottom:169px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1q_4596{left:190px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1r_4596{left:266px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1s_4596{left:100px;bottom:1025px;letter-spacing:-0.12px;}
#t1t_4596{left:101px;bottom:1008px;letter-spacing:-0.14px;}
#t1u_4596{left:217px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1v_4596{left:435px;bottom:1025px;letter-spacing:-0.15px;}
#t1w_4596{left:437px;bottom:1008px;letter-spacing:-0.13px;}
#t1x_4596{left:633px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1y_4596{left:87px;bottom:984px;letter-spacing:-0.18px;}
#t1z_4596{left:143px;bottom:984px;letter-spacing:-0.14px;}

.s1_4596{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4596{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4596{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4596{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4596{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4596" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4596Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4596" style="-webkit-user-select: none;"><object width="935" height="1210" data="4596/4596.svg" type="image/svg+xml" id="pdf4596" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4596" class="t s1_4596">2-74 </span><span id="t2_4596" class="t s1_4596">Vol. 4 </span>
<span id="t3_4596" class="t s2_4596">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4596" class="t s3_4596">10 </span><span id="t5_4596" class="t s3_4596">Shared </span><span id="t6_4596" class="t s3_4596">FERR# Multiplexing Enable (R/W) </span>
<span id="t7_4596" class="t s3_4596">1 = </span><span id="t8_4596" class="t s3_4596">FERR# asserted by the processor to indicate a </span>
<span id="t9_4596" class="t s3_4596">pending break event within the processor. </span>
<span id="ta_4596" class="t s3_4596">0 = </span><span id="tb_4596" class="t s3_4596">Indicates compatible FERR# signaling behavior. </span>
<span id="tc_4596" class="t s3_4596">This bit must be set to 1 to support XAPIC interrupt </span>
<span id="td_4596" class="t s3_4596">model usage. </span>
<span id="te_4596" class="t s3_4596">11 </span><span id="tf_4596" class="t s3_4596">Shared </span><span id="tg_4596" class="t s3_4596">Branch Trace Storage Unavailable (R/O) </span>
<span id="th_4596" class="t s3_4596">See Table 2-2. </span>
<span id="ti_4596" class="t s3_4596">12 </span><span id="tj_4596" class="t s3_4596">Shared </span><span id="tk_4596" class="t s3_4596">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="tl_4596" class="t s3_4596">See Table 2-2. </span>
<span id="tm_4596" class="t s3_4596">13 </span><span id="tn_4596" class="t s3_4596">Shared </span><span id="to_4596" class="t s3_4596">TM2 Enable (R/W) </span>
<span id="tp_4596" class="t s3_4596">When this bit is set (1) and the thermal sensor indicates </span>
<span id="tq_4596" class="t s3_4596">that the die temperature is at the pre-determined </span>
<span id="tr_4596" class="t s3_4596">threshold, the Thermal Monitor 2 mechanism is engaged. </span>
<span id="ts_4596" class="t s3_4596">TM2 will reduce the bus to core ratio and voltage </span>
<span id="tt_4596" class="t s3_4596">according to the value last written to MSR_THERM2_CTL </span>
<span id="tu_4596" class="t s3_4596">bits 15:0. </span>
<span id="tv_4596" class="t s3_4596">When this bit is clear (0, default), the processor does not </span>
<span id="tw_4596" class="t s3_4596">change the VID signals or the bus to core ratio when the </span>
<span id="tx_4596" class="t s3_4596">processor enters a thermally managed state. </span>
<span id="ty_4596" class="t s3_4596">The BIOS must enable this feature if the TM2 feature flag </span>
<span id="tz_4596" class="t s3_4596">(CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, </span>
<span id="t10_4596" class="t s3_4596">this feature is not supported and BIOS must not alter the </span>
<span id="t11_4596" class="t s3_4596">contents of the TM2 bit location. </span>
<span id="t12_4596" class="t s3_4596">The processor is operating out of specification if both this </span>
<span id="t13_4596" class="t s3_4596">bit and the TM1 bit are set to 0. </span>
<span id="t14_4596" class="t s3_4596">15:14 </span><span id="t15_4596" class="t s3_4596">Reserved </span>
<span id="t16_4596" class="t s3_4596">16 </span><span id="t17_4596" class="t s3_4596">Shared </span><span id="t18_4596" class="t s3_4596">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t19_4596" class="t s3_4596">See Table 2-2. </span>
<span id="t1a_4596" class="t s3_4596">18 </span><span id="t1b_4596" class="t s3_4596">Shared </span><span id="t1c_4596" class="t s3_4596">ENABLE MONITOR FSM (R/W) </span>
<span id="t1d_4596" class="t s3_4596">See Table 2-2. </span>
<span id="t1e_4596" class="t s3_4596">19 </span><span id="t1f_4596" class="t s3_4596">Shared </span><span id="t1g_4596" class="t s3_4596">Adjacent Cache Line Prefetch Disable (R/W) </span>
<span id="t1h_4596" class="t s3_4596">When set to 1, the processor fetches the cache line that </span>
<span id="t1i_4596" class="t s3_4596">contains data currently required by the processor. When </span>
<span id="t1j_4596" class="t s3_4596">set to 0, the processor fetches cache lines that comprise a </span>
<span id="t1k_4596" class="t s3_4596">cache line pair (128 bytes). </span>
<span id="t1l_4596" class="t s3_4596">Single processor platforms should not set this bit. Server </span>
<span id="t1m_4596" class="t s3_4596">platforms should set or clear this bit based on platform </span>
<span id="t1n_4596" class="t s3_4596">performance observed in validation and testing. </span>
<span id="t1o_4596" class="t s3_4596">BIOS may contain a setup option that controls the setting </span>
<span id="t1p_4596" class="t s3_4596">of this bit. </span>
<span id="t1q_4596" class="t s4_4596">Table 2-3. </span><span id="t1r_4596" class="t s4_4596">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t1s_4596" class="t s5_4596">Register </span>
<span id="t1t_4596" class="t s5_4596">Address </span><span id="t1u_4596" class="t s5_4596">Register Name / Bit Fields </span>
<span id="t1v_4596" class="t s5_4596">Shared/ </span>
<span id="t1w_4596" class="t s5_4596">Unique </span><span id="t1x_4596" class="t s5_4596">Bit Description </span>
<span id="t1y_4596" class="t s5_4596">Hex </span><span id="t1z_4596" class="t s5_4596">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
