// Seed: 856414902
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout supply1 id_2;
  output wire id_1;
  assign module_1.id_20 = 0;
  assign id_2 = 1 & id_5;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd50,
    parameter id_20 = 32'd47,
    parameter id_27 = 32'd1,
    parameter id_4  = 32'd78
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7[id_27 :-1+-1'b0],
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20[1 : id_4],
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28
);
  inout wire id_28;
  output wire _id_27;
  inout wire id_26;
  inout logic [7:0] id_25;
  xor primCall (
      id_25,
      id_22,
      id_15,
      id_1,
      id_19,
      id_13,
      id_21,
      id_10,
      id_3,
      id_26,
      id_5,
      id_29,
      id_8,
      id_14,
      id_16,
      id_7,
      id_2,
      id_17,
      id_28
  );
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout logic [7:0] _id_20;
  inout wire id_19;
  output reg id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  input wire id_15;
  inout supply1 id_14;
  input wire id_13;
  input wire _id_12;
  output wire id_11;
  inout wire id_10;
  output wor id_9;
  inout supply0 id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  output wire _id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_29;
  module_0 modCall_1 (
      id_23,
      id_10,
      id_29,
      id_21,
      id_22
  );
  wire  id_30 [1 : -1];
  logic id_31;
  ;
  assign id_14 = 1;
  always begin : LABEL_0
    @(1 && -1) id_18 = id_16[id_20];
  end
  assign id_8 = -1 & id_7;
  wire id_32;
  assign id_25[id_12 : 1'b0] = 1'd0;
  assign id_9 = 1;
endmodule
