Analysis & Synthesis report for msrv32_instruction_decoder
Mon Jun 26 18:56:15 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |msrv32_top|msrv32_machine_control:MC|curr_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |msrv32_top
 15. Parameter Settings for User Entity Instance: msrv32_pc:PC
 16. Parameter Settings for User Entity Instance: msrv32_reg_block_1:REG1
 17. Parameter Settings for User Entity Instance: msrv32_dec:DEC
 18. Parameter Settings for User Entity Instance: msrv32_img:IMG
 19. Parameter Settings for User Entity Instance: msrv32_bu:BU
 20. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|data_wr_mux_unit:DRMU
 21. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|csr_data_mux_unit:CDMU
 22. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mstatus_reg:MS
 23. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mie_reg:MIE_REG
 24. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mtvec_reg:MTVEC_REG
 25. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mepc_and_mscratch_reg:MM_REG
 26. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mcause_reg:MCAUSE_REG
 27. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mtval_reg:MTVAL_REG
 28. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|machine_counter_setup:MCS
 29. Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|machine_counter:MC
 30. Parameter Settings for User Entity Instance: msrv32_machine_control:MC
 31. Parameter Settings for User Entity Instance: msrv32_reg_block_2:REG2
 32. Parameter Settings for User Entity Instance: msrv32_alu:ALU
 33. Parameter Settings for User Entity Instance: msrv32_wb_mux_sel_unit:WBMUX
 34. Parameter Settings for Inferred Entity Instance: msrv32_alu:ALU|lpm_add_sub:Add0
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jun 26 18:56:15 2023       ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; msrv32_instruction_decoder                  ;
; Top-level Entity Name       ; msrv32_top                                  ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 5,047                                       ;
; Total pins                  ; 239                                         ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+--------------------+----------------------------+
; Option                                                                     ; Setting            ; Default Value              ;
+----------------------------------------------------------------------------+--------------------+----------------------------+
; Top-level entity name                                                      ; msrv32_top         ; msrv32_instruction_decoder ;
; Family name                                                                ; MAX V              ; Cyclone V                  ;
; Use smart compilation                                                      ; Off                ; Off                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                         ;
; Enable compact report table                                                ; Off                ; Off                        ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                       ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                        ;
; Preserve fewer node names                                                  ; On                 ; On                         ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable                     ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001               ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                  ;
; State Machine Processing                                                   ; Auto               ; Auto                       ;
; Safe State Machine                                                         ; Off                ; Off                        ;
; Extract Verilog State Machines                                             ; On                 ; On                         ;
; Extract VHDL State Machines                                                ; On                 ; On                         ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                        ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                       ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                         ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                         ;
; Parallel Synthesis                                                         ; On                 ; On                         ;
; NOT Gate Push-Back                                                         ; On                 ; On                         ;
; Power-Up Don't Care                                                        ; On                 ; On                         ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                        ;
; Remove Duplicate Registers                                                 ; On                 ; On                         ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                        ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                        ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                        ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                        ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                        ;
; Ignore SOFT Buffers                                                        ; On                 ; On                         ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                        ;
; Optimization Technique                                                     ; Balanced           ; Balanced                   ;
; Carry Chain Length                                                         ; 70                 ; 70                         ;
; Auto Carry Chains                                                          ; On                 ; On                         ;
; Auto Open-Drain Pins                                                       ; On                 ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                        ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                       ;
; Auto Clock Enable Replacement                                              ; On                 ; On                         ;
; Allow Synchronous Control Signals                                          ; On                 ; On                         ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                        ;
; Auto Resource Sharing                                                      ; Off                ; Off                        ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                         ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                        ;
; Report Parameter Settings                                                  ; On                 ; On                         ;
; Report Source Assignments                                                  ; On                 ; On                         ;
; Report Connectivity Checks                                                 ; On                 ; On                         ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                        ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                          ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation         ;
; HDL message level                                                          ; Level2             ; Level2                     ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                        ;
; Clock MUX Protection                                                       ; On                 ; On                         ;
; Block Design Naming                                                        ; Auto               ; Auto                       ;
; Synthesis Effort                                                           ; Auto               ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                         ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                     ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                       ;
+----------------------------------------------------------------------------+--------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+---------+
; wr_en_generator.v                ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/wr_en_generator.v               ;         ;
; mtvec_reg.v                      ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/mtvec_reg.v                     ;         ;
; mtval_reg.v                      ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/mtval_reg.v                     ;         ;
; mstatus_reg.v                    ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/mstatus_reg.v                   ;         ;
; msrv32_wb_mux_sel_unit.v         ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_wb_mux_sel_unit.v        ;         ;
; msrv32_top.v                     ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v                    ;         ;
; msrv32_store_unit.v              ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v             ;         ;
; msrv32_reg_block_2.v             ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_reg_block_2.v            ;         ;
; msrv32_reg_block_1.v             ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_reg_block_1.v            ;         ;
; msrv32_pc.v                      ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v                     ;         ;
; msrv32_machine_control.v         ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_machine_control.v        ;         ;
; msrv32_lu.v                      ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v                     ;         ;
; msrv32_integer_file.v            ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_integer_file.v           ;         ;
; msrv32_immediate_adder.v         ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_immediate_adder.v        ;         ;
; msrv32_img.v                     ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_img.v                    ;         ;
; msrv32_dec.v                     ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_dec.v                    ;         ;
; msrv32_csr_file.v                ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v               ;         ;
; msrv32_bu.v                      ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v                     ;         ;
; msrv32_alu.v                     ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_alu.v                    ;         ;
; misa_and_pre_data.v              ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/misa_and_pre_data.v             ;         ;
; mip_reg.v                        ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/mip_reg.v                       ;         ;
; mie_reg.v                        ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/mie_reg.v                       ;         ;
; mepc_and_mscratch_reg.v          ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/mepc_and_mscratch_reg.v         ;         ;
; mcause_reg.v                     ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/mcause_reg.v                    ;         ;
; machine_counter_setup.v          ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/machine_counter_setup.v         ;         ;
; machine_counter.v                ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/machine_counter.v               ;         ;
; data_wr_mux_unit.v               ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/data_wr_mux_unit.v              ;         ;
; csr_data_mux_unit.v              ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/csr_data_mux_unit.v             ;         ;
; msrv32_instruction_decoder.v     ; yes             ; User Verilog HDL File  ; C:/Users/HP/Desktop/PassedTestCase/msrv32_instruction_decoder.v    ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal171.inc                   ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc          ;         ;
; alt_stratix_add_sub.tdf          ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction           ; d:/quartus/quartus/libraries/megafunctions/stratix_lcell.inc       ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 5047                 ;
;     -- Combinational with no register       ; 3438                 ;
;     -- Register only                        ; 1268                 ;
;     -- Combinational with a register        ; 341                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 2611                 ;
;     -- 3 input functions                    ; 780                  ;
;     -- 2 input functions                    ; 385                  ;
;     -- 1 input functions                    ; 2                    ;
;     -- 0 input functions                    ; 1                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 4739                 ;
;     -- arithmetic mode                      ; 308                  ;
;     -- qfbk mode                            ; 0                    ;
;     -- register cascade mode                ; 0                    ;
;     -- synchronous clear/load mode          ; 171                  ;
;     -- asynchronous clear/load mode         ; 992                  ;
;                                             ;                      ;
; Total registers                             ; 1609                 ;
; Total logic cells in carry chains           ; 316                  ;
; I/O pins                                    ; 239                  ;
; Maximum fan-out node                        ; ms_riscv32_mp_clk_in ;
; Maximum fan-out                             ; 1609                 ;
; Total fan-out                               ; 18928                ;
; Average fan-out                             ; 3.58                 ;
+---------------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                           ; Entity Name                ; Library Name ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+----------------------------+--------------+
; |msrv32_top                                  ; 5047 (1)    ; 1609         ; 0          ; 239  ; 0            ; 3438 (1)     ; 1268 (0)          ; 341 (0)          ; 316 (0)         ; 0 (0)      ; |msrv32_top                                                                   ; msrv32_top                 ; work         ;
;    |msrv32_alu:ALU|                          ; 373 (341)   ; 0            ; 0          ; 0    ; 0            ; 373 (341)    ; 0 (0)             ; 0 (0)            ; 64 (32)         ; 0 (0)      ; |msrv32_top|msrv32_alu:ALU                                                    ; msrv32_alu                 ; work         ;
;       |lpm_add_sub:Add0|                     ; 32 (0)      ; 0            ; 0          ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |msrv32_top|msrv32_alu:ALU|lpm_add_sub:Add0                                   ; lpm_add_sub                ; work         ;
;          |alt_stratix_add_sub:stratix_adder| ; 32 (32)     ; 0            ; 0          ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 32 (32)         ; 0 (0)      ; |msrv32_top|msrv32_alu:ALU|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder ; alt_stratix_add_sub        ; work         ;
;    |msrv32_bu:BU|                            ; 68 (68)     ; 0            ; 0          ; 0    ; 0            ; 68 (68)      ; 0 (0)             ; 0 (0)            ; 32 (32)         ; 0 (0)      ; |msrv32_top|msrv32_bu:BU                                                      ; msrv32_bu                  ; work         ;
;    |msrv32_csr_file:CSRF|                    ; 970 (0)     ; 359          ; 0          ; 0    ; 0            ; 611 (0)      ; 69 (0)            ; 290 (0)          ; 158 (0)         ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF                                              ; msrv32_csr_file            ; work         ;
;       |csr_data_mux_unit:CDMU|               ; 276 (276)   ; 0            ; 0          ; 0    ; 0            ; 276 (276)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|csr_data_mux_unit:CDMU                       ; csr_data_mux_unit          ; work         ;
;       |data_wr_mux_unit:DRMU|                ; 32 (32)     ; 0            ; 0          ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|data_wr_mux_unit:DRMU                        ; data_wr_mux_unit           ; work         ;
;       |machine_counter:MC|                   ; 387 (387)   ; 192          ; 0          ; 0    ; 0            ; 195 (195)    ; 0 (0)             ; 192 (192)        ; 128 (128)       ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|machine_counter:MC                           ; machine_counter            ; work         ;
;       |machine_counter_setup:MCS|            ; 5 (5)       ; 2            ; 0          ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|machine_counter_setup:MCS                    ; machine_counter_setup      ; work         ;
;       |mcause_reg:MCAUSE_REG|                ; 34 (34)     ; 32           ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|mcause_reg:MCAUSE_REG                        ; mcause_reg                 ; work         ;
;       |mepc_and_mscratch_reg:MM_REG|         ; 98 (98)     ; 64           ; 0          ; 0    ; 0            ; 34 (34)      ; 32 (32)           ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|mepc_and_mscratch_reg:MM_REG                 ; mepc_and_mscratch_reg      ; work         ;
;       |mie_reg:MIE_REG|                      ; 4 (4)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|mie_reg:MIE_REG                              ; mie_reg                    ; work         ;
;       |misa_and_pre_data:MPD|                ; 32 (32)     ; 0            ; 0          ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|misa_and_pre_data:MPD                        ; misa_and_pre_data          ; work         ;
;       |mstatus_reg:MS|                       ; 5 (5)       ; 2            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|mstatus_reg:MS                               ; mstatus_reg                ; work         ;
;       |mtval_reg:MTVAL_REG|                  ; 34 (34)     ; 32           ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|mtval_reg:MTVAL_REG                          ; mtval_reg                  ; work         ;
;       |mtvec_reg:MTVEC_REG|                  ; 63 (63)     ; 32           ; 0          ; 0    ; 0            ; 31 (31)      ; 32 (32)           ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |msrv32_top|msrv32_csr_file:CSRF|mtvec_reg:MTVEC_REG                          ; mtvec_reg                  ; work         ;
;    |msrv32_dec:DEC|                          ; 32 (32)     ; 0            ; 0          ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_dec:DEC                                                    ; msrv32_dec                 ; work         ;
;    |msrv32_img:IMG|                          ; 48 (48)     ; 0            ; 0          ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_img:IMG                                                    ; msrv32_img                 ; work         ;
;    |msrv32_immediate_adder:imm_adder|        ; 64 (64)     ; 0            ; 0          ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 0 (0)            ; 32 (32)         ; 0 (0)      ; |msrv32_top|msrv32_immediate_adder:imm_adder                                  ; msrv32_immediate_adder     ; work         ;
;    |msrv32_instruction_decoder:ID|           ; 25 (25)     ; 0            ; 0          ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_instruction_decoder:ID                                     ; msrv32_instruction_decoder ; work         ;
;    |msrv32_integer_file:IRF|                 ; 2448 (2448) ; 992          ; 0          ; 0    ; 0            ; 1456 (1456)  ; 992 (992)         ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_integer_file:IRF                                           ; msrv32_integer_file        ; work         ;
;    |msrv32_lu:LU|                            ; 94 (94)     ; 0            ; 0          ; 0    ; 0            ; 94 (94)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_lu:LU                                                      ; msrv32_lu                  ; work         ;
;    |msrv32_machine_control:MC|               ; 40 (40)     ; 10           ; 0          ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_machine_control:MC                                         ; msrv32_machine_control     ; work         ;
;    |msrv32_pc:PC|                            ; 180 (180)   ; 0            ; 0          ; 0    ; 0            ; 180 (180)    ; 0 (0)             ; 0 (0)            ; 30 (30)         ; 0 (0)      ; |msrv32_top|msrv32_pc:PC                                                      ; msrv32_pc                  ; work         ;
;    |msrv32_reg_block_1:REG1|                 ; 32 (32)     ; 32           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_reg_block_1:REG1                                           ; msrv32_reg_block_1         ; work         ;
;    |msrv32_reg_block_2:REG2|                 ; 216 (216)   ; 216          ; 0          ; 0    ; 0            ; 0 (0)        ; 207 (207)         ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_reg_block_2:REG2                                           ; msrv32_reg_block_2         ; work         ;
;    |msrv32_store_unit:SU|                    ; 92 (92)     ; 0            ; 0          ; 0    ; 0            ; 92 (92)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_store_unit:SU                                              ; msrv32_store_unit          ; work         ;
;    |msrv32_wb_mux_sel_unit:WBMUX|            ; 363 (363)   ; 0            ; 0          ; 0    ; 0            ; 363 (363)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_wb_mux_sel_unit:WBMUX                                      ; msrv32_wb_mux_sel_unit     ; work         ;
;    |msrv32_wr_en_generator:WREN|             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |msrv32_top|msrv32_wr_en_generator:WREN                                       ; msrv32_wr_en_generator     ; work         ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |msrv32_top|msrv32_machine_control:MC|curr_state                                                                                ;
+------------------------------+------------------------------+-----------------------------+----------------------------+------------------------+
; Name                         ; curr_state.STATE_TRAP_RETURN ; curr_state.STATE_TRAP_TAKEN ; curr_state.STATE_OPERATING ; curr_state.STATE_RESET ;
+------------------------------+------------------------------+-----------------------------+----------------------------+------------------------+
; curr_state.STATE_RESET       ; 0                            ; 0                           ; 0                          ; 0                      ;
; curr_state.STATE_OPERATING   ; 0                            ; 0                           ; 1                          ; 1                      ;
; curr_state.STATE_TRAP_TAKEN  ; 0                            ; 1                           ; 0                          ; 1                      ;
; curr_state.STATE_TRAP_RETURN ; 1                            ; 0                           ; 0                          ; 1                      ;
+------------------------------+------------------------------+-----------------------------+----------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; msrv32_pc:PC|i_addr[0]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[1]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[2]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[3]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[4]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[5]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[6]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[7]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[8]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[9]                              ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[10]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[11]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[12]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[13]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[14]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[15]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[16]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[17]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[18]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[19]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[20]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[21]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[22]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[23]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[24]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[25]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[26]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[27]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[28]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[29]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[30]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_pc:PC|i_addr[31]                             ; ms_riscv32_mp_instr_hready_in ; yes                    ;
; msrv32_store_unit:SU|data_out[0]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[1]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[2]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[3]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[4]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[5]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[6]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[7]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[8]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[9]                    ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[10]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[11]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[12]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[13]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[14]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[15]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[16]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[17]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[18]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[19]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[20]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[21]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[22]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[23]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[24]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[25]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[26]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[27]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[28]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[29]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[30]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_store_unit:SU|data_out[31]                   ; ms_riscv32_mp_data_hready_in  ; yes                    ;
; msrv32_bu:BU|is_jalr                                ; msrv32_bu:BU|is_jalr          ; yes                    ;
; msrv32_bu:BU|is_branch                              ; msrv32_bu:BU|is_branch        ; yes                    ;
; msrv32_bu:BU|is_jal                                 ; msrv32_bu:BU|is_jal           ; yes                    ;
; msrv32_lu:LU|lu_output[0]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[1]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[2]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[3]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[4]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[5]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[6]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[7]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[8]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[9]                           ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[10]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[11]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[12]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[13]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[14]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[15]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[16]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[17]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[18]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[19]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[20]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[21]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[22]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[23]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[24]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[25]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[26]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[27]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[28]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[29]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[30]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; msrv32_lu:LU|lu_output[31]                          ; ms_riscv32_mp_hresp_in        ; yes                    ;
; Number of user-specified and inferred latches = 99  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------+----------------------------------------------------------+
; Register name                                 ; Reason for Removal                                       ;
+-----------------------------------------------+----------------------------------------------------------+
; msrv32_csr_file:CSRF|mip_reg:MIP_REG|msip     ; Stuck at GND due to stuck port data_in                   ;
; msrv32_csr_file:CSRF|mip_reg:MIP_REG|mtip     ; Stuck at GND due to stuck port data_in                   ;
; msrv32_csr_file:CSRF|mip_reg:MIP_REG|meip     ; Stuck at GND due to stuck port data_in                   ;
; msrv32_reg_block_2:REG2|alu_opcode_reg_out[0] ; Merged with msrv32_reg_block_2:REG2|csr_op_reg_out[0]    ;
; msrv32_reg_block_2:REG2|load_size_reg_out[0]  ; Merged with msrv32_reg_block_2:REG2|csr_op_reg_out[0]    ;
; msrv32_reg_block_2:REG2|alu_opcode_reg_out[1] ; Merged with msrv32_reg_block_2:REG2|csr_op_reg_out[1]    ;
; msrv32_reg_block_2:REG2|load_size_reg_out[1]  ; Merged with msrv32_reg_block_2:REG2|csr_op_reg_out[1]    ;
; msrv32_reg_block_2:REG2|alu_opcode_reg_out[2] ; Merged with msrv32_reg_block_2:REG2|csr_op_reg_out[2]    ;
; msrv32_reg_block_2:REG2|load_unsigned_reg_out ; Merged with msrv32_reg_block_2:REG2|csr_op_reg_out[2]    ;
; msrv32_reg_block_2:REG2|pc_reg_out[0]         ; Merged with msrv32_reg_block_2:REG2|pc_plus_4_reg_out[0] ;
; msrv32_reg_block_2:REG2|pc_reg_out[1]         ; Merged with msrv32_reg_block_2:REG2|pc_plus_4_reg_out[1] ;
; msrv32_reg_block_2:REG2|pc_reg_out[2]         ; Merged with msrv32_reg_block_2:REG2|pc_plus_4_reg_out[2] ;
; msrv32_integer_file:IRF|reg_file[0][0]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][1]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][2]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][3]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][4]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][5]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][6]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][7]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][8]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][9]        ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][10]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][11]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][12]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][13]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][14]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][15]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][16]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][17]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][18]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][19]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][20]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][21]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][22]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][23]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][24]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][25]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][26]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][27]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][28]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][29]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][30]       ; Stuck at GND due to stuck port clock_enable              ;
; msrv32_integer_file:IRF|reg_file[0][31]       ; Stuck at GND due to stuck port clock_enable              ;
; Total Number of Removed Registers = 44        ;                                                          ;
+-----------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+-------------------------------------------+---------------------------+-----------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register  ;
+-------------------------------------------+---------------------------+-----------------------------------------+
; msrv32_csr_file:CSRF|mip_reg:MIP_REG|msip ; Stuck at GND              ; msrv32_integer_file:IRF|reg_file[0][3]  ;
;                                           ; due to stuck port data_in ;                                         ;
; msrv32_csr_file:CSRF|mip_reg:MIP_REG|mtip ; Stuck at GND              ; msrv32_integer_file:IRF|reg_file[0][7]  ;
;                                           ; due to stuck port data_in ;                                         ;
; msrv32_csr_file:CSRF|mip_reg:MIP_REG|meip ; Stuck at GND              ; msrv32_integer_file:IRF|reg_file[0][11] ;
;                                           ; due to stuck port data_in ;                                         ;
+-------------------------------------------+---------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1609  ;
; Number of registers using Synchronous Clear  ; 170   ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 992   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1194  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|machine_counter:MC|minstret_out[31]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|mepc_and_mscratch_reg:MM_REG|mscratch_out[22]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|mtvec_reg:MTVEC_REG|mtvec_base[26]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|mie_reg:MIE_REG|mtie                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|machine_counter_setup:MCS|mcountinhibit_cy_out ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|mcause_reg:MCAUSE_REG|cause_rem[0]             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|mcause_reg:MCAUSE_REG|cause_out[3]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|mepc_and_mscratch_reg:MM_REG|epc_out[0]        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|mepc_and_mscratch_reg:MM_REG|epc_out[31]       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|machine_counter:MC|minstret_out[50]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |msrv32_top|msrv32_csr_file:CSRF|mtval_reg:MTVAL_REG|mtval_out[4]               ;
; 12:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |msrv32_top|msrv32_machine_control:MC|cause_out[0]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |msrv32_top|msrv32_lu:LU|Mux23                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |msrv32_top|msrv32_csr_file:CSRF|data_wr_mux_unit:DRMU|Mux8                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |msrv32_top|msrv32_img:IMG|Mux16                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |msrv32_top|msrv32_img:IMG|Mux9                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |msrv32_top|msrv32_machine_control:MC|curr_state                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |msrv32_top|msrv32_lu:LU|Mux29                                                  ;
; 6:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |msrv32_top|msrv32_pc:PC|Mux21                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |msrv32_top|msrv32_img:IMG|Mux23                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |msrv32_top|msrv32_store_unit:SU|Selector0                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |msrv32_top|msrv32_store_unit:SU|Selector11                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |msrv32_top|msrv32_store_unit:SU|Selector18                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |msrv32_top|msrv32_store_unit:SU|Selector31                                     ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |msrv32_top|msrv32_integer_file:IRF|rs_1_out[19]                                ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |msrv32_top|msrv32_integer_file:IRF|rs_2_out[27]                                ;
; 18:1               ; 7 bits    ; 84 LEs        ; 70 LEs               ; 14 LEs                 ; No         ; |msrv32_top|msrv32_wb_mux_sel_unit:WBMUX|Mux14                                  ;
; 17:1               ; 8 bits    ; 88 LEs        ; 72 LEs               ; 16 LEs                 ; No         ; |msrv32_top|msrv32_wb_mux_sel_unit:WBMUX|Mux21                                  ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |msrv32_top|msrv32_wb_mux_sel_unit:WBMUX|Mux6                                   ;
; 18:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |msrv32_top|msrv32_wb_mux_sel_unit:WBMUX|Mux25                                  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 22 LEs               ; 4 LEs                  ; No         ; |msrv32_top|msrv32_wb_mux_sel_unit:WBMUX|Mux3                                   ;
; 19:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |msrv32_top|msrv32_wb_mux_sel_unit:WBMUX|Mux28                                  ;
; 17:1               ; 29 bits   ; 319 LEs       ; 319 LEs              ; 0 LEs                  ; No         ; |msrv32_top|msrv32_csr_file:CSRF|csr_data_mux_unit:CDMU|Selector6               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |msrv32_top|msrv32_csr_file:CSRF|csr_data_mux_unit:CDMU|Selector24              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |msrv32_top ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; BOOT_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_pc:PC ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; BOOT_ADDRESS   ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_reg_block_1:REG1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; BOOT_ADDRESS   ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_dec:DEC ;
+-----------------+-------+-----------------------------------+
; Parameter Name  ; Value ; Type                              ;
+-----------------+-------+-----------------------------------+
; OPCODE_OP       ; 01100 ; Unsigned Binary                   ;
; OPCODE_OP_IMM   ; 00100 ; Unsigned Binary                   ;
; OPCODE_LOAD     ; 00000 ; Unsigned Binary                   ;
; OPCODE_STORE    ; 01000 ; Unsigned Binary                   ;
; OPCODE_BRANCH   ; 11000 ; Unsigned Binary                   ;
; OPCODE_JAL      ; 11011 ; Unsigned Binary                   ;
; OPCODE_JALR     ; 11001 ; Unsigned Binary                   ;
; OPCODE_LUI      ; 01101 ; Unsigned Binary                   ;
; OPCODE_AUIPC    ; 00101 ; Unsigned Binary                   ;
; OPCODE_MISC_MEM ; 00011 ; Unsigned Binary                   ;
; OPCODE_SYSTEM   ; 11100 ; Unsigned Binary                   ;
; FUNCT3_ADD      ; 000   ; Unsigned Binary                   ;
; FUNCT3_SUB      ; 000   ; Unsigned Binary                   ;
; FUNCT3_SLT      ; 010   ; Unsigned Binary                   ;
; FUNCT3_SLTU     ; 011   ; Unsigned Binary                   ;
; FUNCT3_AND      ; 111   ; Unsigned Binary                   ;
; FUNCT3_OR       ; 110   ; Unsigned Binary                   ;
; FUNCT3_XOR      ; 100   ; Unsigned Binary                   ;
; FUNCT3_SLL      ; 001   ; Unsigned Binary                   ;
; FUNCT3_SRL      ; 101   ; Unsigned Binary                   ;
; FUNCT3_SRA      ; 101   ; Unsigned Binary                   ;
+-----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_img:IMG ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                    ;
; I_TYPE         ; 001   ; Unsigned Binary                    ;
; S_TYPE         ; 010   ; Unsigned Binary                    ;
; B_TYPE         ; 011   ; Unsigned Binary                    ;
; U_TYPE         ; 100   ; Unsigned Binary                    ;
; J_TYPE         ; 101   ; Unsigned Binary                    ;
; CSR_TYPE       ; 110   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_bu:BU ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; OPCODE_BRANCH  ; 11000 ; Unsigned Binary                  ;
; OPCODE_JAL     ; 11011 ; Unsigned Binary                  ;
; OPCODE_JALR    ; 11001 ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|data_wr_mux_unit:DRMU ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; CSR_NOP        ; 00    ; Unsigned Binary                                                ;
; CSR_RW         ; 01    ; Unsigned Binary                                                ;
; CSR_RS         ; 10    ; Unsigned Binary                                                ;
; CSR_RC         ; 11    ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|csr_data_mux_unit:CDMU ;
+----------------+--------------+----------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                     ;
+----------------+--------------+----------------------------------------------------------+
; CYCLE          ; 110000000000 ; Unsigned Binary                                          ;
; TIME           ; 110000000001 ; Unsigned Binary                                          ;
; INSTRET        ; 110000000010 ; Unsigned Binary                                          ;
; CYCLEH         ; 110010000000 ; Unsigned Binary                                          ;
; TIMEH          ; 110010000001 ; Unsigned Binary                                          ;
; INSTRETH       ; 110010000010 ; Unsigned Binary                                          ;
; MSTATUS        ; 001100000000 ; Unsigned Binary                                          ;
; MISA           ; 001100000001 ; Unsigned Binary                                          ;
; MIE            ; 001100000100 ; Unsigned Binary                                          ;
; MTVEC          ; 001100000101 ; Unsigned Binary                                          ;
; MSCRATCH       ; 001101000000 ; Unsigned Binary                                          ;
; MEPC           ; 001101000001 ; Unsigned Binary                                          ;
; MCAUSE         ; 001101000010 ; Unsigned Binary                                          ;
; MTVAL          ; 001101000011 ; Unsigned Binary                                          ;
; MIP            ; 001101000100 ; Unsigned Binary                                          ;
; MCYCLE         ; 101100000000 ; Unsigned Binary                                          ;
; MINSTRET       ; 101100000010 ; Unsigned Binary                                          ;
; MCYCLEH        ; 101110000000 ; Unsigned Binary                                          ;
; MINSTRETH      ; 101110000010 ; Unsigned Binary                                          ;
; MCOUNTINHIBIT  ; 001100100000 ; Unsigned Binary                                          ;
+----------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mstatus_reg:MS ;
+----------------+--------------+--------------------------------------------------+
; Parameter Name ; Value        ; Type                                             ;
+----------------+--------------+--------------------------------------------------+
; MSTATUS        ; 001100000000 ; Unsigned Binary                                  ;
+----------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mie_reg:MIE_REG ;
+----------------+--------------+---------------------------------------------------+
; Parameter Name ; Value        ; Type                                              ;
+----------------+--------------+---------------------------------------------------+
; MIE            ; 001100000100 ; Unsigned Binary                                   ;
+----------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mtvec_reg:MTVEC_REG ;
+------------------+--------------------------------+-----------------------------------+
; Parameter Name   ; Value                          ; Type                              ;
+------------------+--------------------------------+-----------------------------------+
; MTVEC_BASE_RESET ; 000000000000000000000000000000 ; Unsigned Binary                   ;
; MTVEC_MODE_RESET ; 00                             ; Unsigned Binary                   ;
; MTVEC            ; 001100000101                   ; Unsigned Binary                   ;
+------------------+--------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mepc_and_mscratch_reg:MM_REG ;
+----------------+----------------------------------+--------------------------------------------+
; Parameter Name ; Value                            ; Type                                       ;
+----------------+----------------------------------+--------------------------------------------+
; MSCRATCH_RESET ; 00000000000000000000000000000000 ; Unsigned Binary                            ;
; MSCRATCH       ; 001101000000                     ; Unsigned Binary                            ;
; MEPC_RESET     ; 00000000000000000000000000000000 ; Unsigned Binary                            ;
; MEPC           ; 001101000001                     ; Unsigned Binary                            ;
+----------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mcause_reg:MCAUSE_REG ;
+----------------+--------------+---------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                    ;
+----------------+--------------+---------------------------------------------------------+
; MCAUSE         ; 001101000010 ; Unsigned Binary                                         ;
+----------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|mtval_reg:MTVAL_REG ;
+----------------+--------------+-------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                  ;
+----------------+--------------+-------------------------------------------------------+
; MTVAL          ; 001101000011 ; Unsigned Binary                                       ;
+----------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|machine_counter_setup:MCS ;
+------------------------+--------------+-----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                ;
+------------------------+--------------+-----------------------------------------------------+
; MCOUNTINHIBIT_CY_RESET ; 0            ; Unsigned Binary                                     ;
; MCOUNTINHIBIT_IR_RESET ; 0            ; Unsigned Binary                                     ;
; MCOUNTINHIBIT          ; 001100100000 ; Unsigned Binary                                     ;
+------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_csr_file:CSRF|machine_counter:MC ;
+-----------------+----------------------------------+---------------------------------+
; Parameter Name  ; Value                            ; Type                            ;
+-----------------+----------------------------------+---------------------------------+
; MCYCLE_RESET    ; 00000000000000000000000000000000 ; Unsigned Binary                 ;
; TIME_RESET      ; 00000000000000000000000000000000 ; Unsigned Binary                 ;
; MINSTRET_RESET  ; 00000000000000000000000000000000 ; Unsigned Binary                 ;
; MCYCLEH_RESET   ; 00000000000000000000000000000000 ; Unsigned Binary                 ;
; TIMEH_RESET     ; 00000000000000000000000000000000 ; Unsigned Binary                 ;
; MINSTRETH_RESET ; 00000000000000000000000000000000 ; Unsigned Binary                 ;
; MCYCLE          ; 101100000000                     ; Unsigned Binary                 ;
; MCYCLEH         ; 101110000000                     ; Unsigned Binary                 ;
; MINSTRET        ; 101100000010                     ; Unsigned Binary                 ;
; MINSTRETH       ; 101110000010                     ; Unsigned Binary                 ;
+-----------------+----------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_machine_control:MC ;
+-------------------+-------+--------------------------------------------+
; Parameter Name    ; Value ; Type                                       ;
+-------------------+-------+--------------------------------------------+
; STATE_RESET       ; 0001  ; Unsigned Binary                            ;
; STATE_OPERATING   ; 0010  ; Unsigned Binary                            ;
; STATE_TRAP_TAKEN  ; 0100  ; Unsigned Binary                            ;
; STATE_TRAP_RETURN ; 1000  ; Unsigned Binary                            ;
; PC_BOOT           ; 00    ; Unsigned Binary                            ;
; PC_EPC            ; 01    ; Unsigned Binary                            ;
; PC_TRAP           ; 10    ; Unsigned Binary                            ;
; PC_NEXT           ; 11    ; Unsigned Binary                            ;
+-------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_reg_block_2:REG2 ;
+----------------+----------------------------------+------------------+
; Parameter Name ; Value                            ; Type             ;
+----------------+----------------------------------+------------------+
; BOOT_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary  ;
; WB_ALU         ; 000                              ; Unsigned Binary  ;
+----------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_alu:ALU ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; FUNCT3_ADD     ; 000   ; Unsigned Binary                    ;
; FUNCT3_SLT     ; 010   ; Unsigned Binary                    ;
; FUNCT3_SLTU    ; 011   ; Unsigned Binary                    ;
; FUNCT3_AND     ; 111   ; Unsigned Binary                    ;
; FUNCT3_OR      ; 110   ; Unsigned Binary                    ;
; FUNCT3_XOR     ; 100   ; Unsigned Binary                    ;
; FUNCT3_SLL     ; 001   ; Unsigned Binary                    ;
; FUNCT3_SRL     ; 101   ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msrv32_wb_mux_sel_unit:WBMUX ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WB_ALU         ; 000   ; Unsigned Binary                                  ;
; WB_LU          ; 001   ; Unsigned Binary                                  ;
; WB_IMM         ; 010   ; Unsigned Binary                                  ;
; WB_IADDER_OUT  ; 011   ; Unsigned Binary                                  ;
; WB_CSR         ; 100   ; Unsigned Binary                                  ;
; WB_PC_PLUS     ; 101   ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msrv32_alu:ALU|lpm_add_sub:Add0 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_4bi ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 26 18:55:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off msrv32_instruction_decoder -c msrv32_instruction_decoder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file wr_en_generator.v
    Info (12023): Found entity 1: msrv32_wr_en_generator File: C:/Users/HP/Desktop/PassedTestCase/wr_en_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mtvec_reg.v
    Info (12023): Found entity 1: mtvec_reg File: C:/Users/HP/Desktop/PassedTestCase/mtvec_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mtval_reg.v
    Info (12023): Found entity 1: mtval_reg File: C:/Users/HP/Desktop/PassedTestCase/mtval_reg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mstatus_reg.v
    Info (12023): Found entity 1: mstatus_reg File: C:/Users/HP/Desktop/PassedTestCase/mstatus_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_wb_mux_sel_unit.v
    Info (12023): Found entity 1: msrv32_wb_mux_sel_unit File: C:/Users/HP/Desktop/PassedTestCase/msrv32_wb_mux_sel_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_top.v
    Info (12023): Found entity 1: msrv32_top File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_store_unit.v
    Info (12023): Found entity 1: msrv32_store_unit File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_reg_block_2.v
    Info (12023): Found entity 1: msrv32_reg_block_2 File: C:/Users/HP/Desktop/PassedTestCase/msrv32_reg_block_2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_reg_block_1.v
    Info (12023): Found entity 1: msrv32_reg_block_1 File: C:/Users/HP/Desktop/PassedTestCase/msrv32_reg_block_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_pc.v
    Info (12023): Found entity 1: msrv32_pc File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 1
Warning (10090): Verilog HDL syntax warning at msrv32_machine_control.v(17): extra block comment delimiter characters /* within block comment File: C:/Users/HP/Desktop/PassedTestCase/msrv32_machine_control.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_machine_control.v
    Info (12023): Found entity 1: msrv32_machine_control File: C:/Users/HP/Desktop/PassedTestCase/msrv32_machine_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_lu.v
    Info (12023): Found entity 1: msrv32_lu File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_integer_file.v
    Info (12023): Found entity 1: msrv32_integer_file File: C:/Users/HP/Desktop/PassedTestCase/msrv32_integer_file.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_immediate_adder.v
    Info (12023): Found entity 1: msrv32_immediate_adder File: C:/Users/HP/Desktop/PassedTestCase/msrv32_immediate_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_img.v
    Info (12023): Found entity 1: msrv32_img File: C:/Users/HP/Desktop/PassedTestCase/msrv32_img.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_dec.v
    Info (12023): Found entity 1: msrv32_dec File: C:/Users/HP/Desktop/PassedTestCase/msrv32_dec.v Line: 5
Warning (10090): Verilog HDL syntax warning at msrv32_csr_file.v(28): extra block comment delimiter characters /* within block comment File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_csr_file.v
    Info (12023): Found entity 1: msrv32_csr_file File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_bu.v
    Info (12023): Found entity 1: msrv32_bu File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_alu.v
    Info (12023): Found entity 1: msrv32_alu File: C:/Users/HP/Desktop/PassedTestCase/msrv32_alu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ms_riscv32_mp.v
    Info (12023): Found entity 1: ms_risc32_mp File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file misa_and_pre_data.v
    Info (12023): Found entity 1: misa_and_pre_data File: C:/Users/HP/Desktop/PassedTestCase/misa_and_pre_data.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mip_reg.v
    Info (12023): Found entity 1: mip_reg File: C:/Users/HP/Desktop/PassedTestCase/mip_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mie_reg.v
    Info (12023): Found entity 1: mie_reg File: C:/Users/HP/Desktop/PassedTestCase/mie_reg.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mepc_and_mscratch_reg.v
    Info (12023): Found entity 1: mepc_and_mscratch_reg File: C:/Users/HP/Desktop/PassedTestCase/mepc_and_mscratch_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mcause_reg.v
    Info (12023): Found entity 1: mcause_reg File: C:/Users/HP/Desktop/PassedTestCase/mcause_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file machine_counter_setup.v
    Info (12023): Found entity 1: machine_counter_setup File: C:/Users/HP/Desktop/PassedTestCase/machine_counter_setup.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file machine_counter.v
    Info (12023): Found entity 1: machine_counter File: C:/Users/HP/Desktop/PassedTestCase/machine_counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_wr_mux_unit.v
    Info (12023): Found entity 1: data_wr_mux_unit File: C:/Users/HP/Desktop/PassedTestCase/data_wr_mux_unit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file csr_data_mux_unit.v
    Info (12023): Found entity 1: csr_data_mux_unit File: C:/Users/HP/Desktop/PassedTestCase/csr_data_mux_unit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file msrv32_instruction_decoder.v
    Info (12023): Found entity 1: msrv32_instruction_decoder File: C:/Users/HP/Desktop/PassedTestCase/msrv32_instruction_decoder.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at msrv32_top.v(279): created implicit net for "meie" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 279
Warning (10236): Verilog HDL Implicit Net warning at msrv32_top.v(280): created implicit net for "mtie" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 280
Warning (10236): Verilog HDL Implicit Net warning at msrv32_top.v(281): created implicit net for "msie" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 281
Warning (10236): Verilog HDL Implicit Net warning at msrv32_top.v(282): created implicit net for "meip" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 282
Warning (10236): Verilog HDL Implicit Net warning at msrv32_top.v(283): created implicit net for "mtip" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 283
Warning (10236): Verilog HDL Implicit Net warning at msrv32_top.v(284): created implicit net for "msip" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 284
Warning (10236): Verilog HDL Implicit Net warning at msrv32_top.v(361): created implicit net for "reset_in" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 361
Warning (10236): Verilog HDL Implicit Net warning at msrv32_machine_control.v(88): created implicit net for "FUNCT7_wfi" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_machine_control.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at msrv32_machine_control.v(97): created implicit net for "rs2_addr_wfi" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_machine_control.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at msrv32_csr_file.v(195): created implicit net for "e_irq" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 195
Warning (10236): Verilog HDL Implicit Net warning at msrv32_csr_file.v(196): created implicit net for "t_irq" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 196
Warning (10236): Verilog HDL Implicit Net warning at msrv32_csr_file.v(197): created implicit net for "s_irq" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 197
Warning (10236): Verilog HDL Implicit Net warning at ms_riscv32_mp.v(225): created implicit net for "csr_op_reg" File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 225
Warning (10236): Verilog HDL Implicit Net warning at ms_riscv32_mp.v(283): created implicit net for "alu_opcode_reg" File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 283
Warning (10222): Verilog HDL Parameter Declaration warning at msrv32_top.v(28): Parameter Declaration in module "msrv32_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at msrv32_top.v(29): Parameter Declaration in module "msrv32_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at msrv32_top.v(30): Parameter Declaration in module "msrv32_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at msrv32_top.v(31): Parameter Declaration in module "msrv32_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at msrv32_top.v(32): Parameter Declaration in module "msrv32_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at msrv32_top.v(33): Parameter Declaration in module "msrv32_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 33
Warning (10222): Verilog HDL Parameter Declaration warning at ms_riscv32_mp.v(28): Parameter Declaration in module "ms_risc32_mp" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at ms_riscv32_mp.v(29): Parameter Declaration in module "ms_risc32_mp" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at ms_riscv32_mp.v(30): Parameter Declaration in module "ms_risc32_mp" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at ms_riscv32_mp.v(31): Parameter Declaration in module "ms_risc32_mp" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at ms_riscv32_mp.v(32): Parameter Declaration in module "ms_risc32_mp" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at ms_riscv32_mp.v(33): Parameter Declaration in module "ms_risc32_mp" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/HP/Desktop/PassedTestCase/ms_riscv32_mp.v Line: 33
Info (12127): Elaborating entity "msrv32_top" for the top level hierarchy
Info (12128): Elaborating entity "msrv32_pc" for hierarchy "msrv32_pc:PC" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 145
Warning (10240): Verilog HDL Always Construct warning at msrv32_pc.v(39): inferring latch(es) for variable "i_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 39
Info (10041): Inferred latch for "i_addr[0]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[1]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[2]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[3]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[4]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[5]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[6]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[7]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[8]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[9]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[10]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[11]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[12]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[13]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[14]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[15]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[16]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[17]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[18]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[19]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[20]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[21]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[22]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[23]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[24]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[25]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[26]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[27]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[28]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[29]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[30]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (10041): Inferred latch for "i_addr[31]" at msrv32_pc.v(41) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_pc.v Line: 41
Info (12128): Elaborating entity "msrv32_reg_block_1" for hierarchy "msrv32_reg_block_1:REG1" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 151
Info (12128): Elaborating entity "msrv32_instruction_decoder" for hierarchy "msrv32_instruction_decoder:ID" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 163
Info (12128): Elaborating entity "msrv32_store_unit" for hierarchy "msrv32_store_unit:SU" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 177
Warning (10036): Verilog HDL or VHDL warning at msrv32_store_unit.v(15): object "d_addr" assigned a value but never read File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at msrv32_store_unit.v(44): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 44
Info (10041): Inferred latch for "data_out[0]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[1]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[2]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[3]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[4]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[5]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[6]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[7]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[8]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[9]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[10]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[11]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[12]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[13]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[14]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[15]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[16]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[17]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[18]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[19]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[20]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[21]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[22]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[23]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[24]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[25]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[26]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[27]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[28]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[29]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[30]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (10041): Inferred latch for "data_out[31]" at msrv32_store_unit.v(54) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_store_unit.v Line: 54
Info (12128): Elaborating entity "msrv32_dec" for hierarchy "msrv32_dec:DEC" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 201
Info (12128): Elaborating entity "msrv32_img" for hierarchy "msrv32_img:IMG" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 209
Info (12128): Elaborating entity "msrv32_immediate_adder" for hierarchy "msrv32_immediate_adder:imm_adder" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 218
Info (12128): Elaborating entity "msrv32_bu" for hierarchy "msrv32_bu:BU" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 228
Warning (10240): Verilog HDL Always Construct warning at msrv32_bu.v(45): inferring latch(es) for variable "is_jal", which holds its previous value in one or more paths through the always construct File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at msrv32_bu.v(45): inferring latch(es) for variable "is_jalr", which holds its previous value in one or more paths through the always construct File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at msrv32_bu.v(45): inferring latch(es) for variable "is_branch", which holds its previous value in one or more paths through the always construct File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 45
Info (10041): Inferred latch for "is_branch" at msrv32_bu.v(45) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 45
Info (10041): Inferred latch for "is_jalr" at msrv32_bu.v(45) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 45
Info (10041): Inferred latch for "is_jal" at msrv32_bu.v(45) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 45
Info (12128): Elaborating entity "msrv32_integer_file" for hierarchy "msrv32_integer_file:IRF" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 246
Warning (10240): Verilog HDL Always Construct warning at msrv32_integer_file.v(26): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/HP/Desktop/PassedTestCase/msrv32_integer_file.v Line: 26
Info (12128): Elaborating entity "msrv32_wr_en_generator" for hierarchy "msrv32_wr_en_generator:WREN" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 253
Info (12128): Elaborating entity "msrv32_csr_file" for hierarchy "msrv32_csr_file:CSRF" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 289
Info (12128): Elaborating entity "data_wr_mux_unit" for hierarchy "msrv32_csr_file:CSRF|data_wr_mux_unit:DRMU" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 92
Info (12128): Elaborating entity "csr_data_mux_unit" for hierarchy "msrv32_csr_file:CSRF|csr_data_mux_unit:CDMU" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 110
Info (12128): Elaborating entity "mstatus_reg" for hierarchy "msrv32_csr_file:CSRF|mstatus_reg:MS" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 124
Info (12128): Elaborating entity "misa_and_pre_data" for hierarchy "msrv32_csr_file:CSRF|misa_and_pre_data:MPD" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 131
Info (12128): Elaborating entity "mie_reg" for hierarchy "msrv32_csr_file:CSRF|mie_reg:MIE_REG" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 145
Info (12128): Elaborating entity "mtvec_reg" for hierarchy "msrv32_csr_file:CSRF|mtvec_reg:MTVEC_REG" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 159
Info (12128): Elaborating entity "mepc_and_mscratch_reg" for hierarchy "msrv32_csr_file:CSRF|mepc_and_mscratch_reg:MM_REG" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 173
Info (12128): Elaborating entity "mcause_reg" for hierarchy "msrv32_csr_file:CSRF|mcause_reg:MCAUSE_REG" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 188
Info (12128): Elaborating entity "mip_reg" for hierarchy "msrv32_csr_file:CSRF|mip_reg:MIP_REG" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 202
Info (12128): Elaborating entity "mtval_reg" for hierarchy "msrv32_csr_file:CSRF|mtval_reg:MTVAL_REG" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 217
Info (12128): Elaborating entity "machine_counter_setup" for hierarchy "msrv32_csr_file:CSRF|machine_counter_setup:MCS" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 232
Warning (10036): Verilog HDL or VHDL warning at machine_counter_setup.v(14): object "mcountinhibit" assigned a value but never read File: C:/Users/HP/Desktop/PassedTestCase/machine_counter_setup.v Line: 14
Warning (10034): Output port "mcountinhibit_out" at machine_counter_setup.v(8) has no driver File: C:/Users/HP/Desktop/PassedTestCase/machine_counter_setup.v Line: 8
Info (12128): Elaborating entity "machine_counter" for hierarchy "msrv32_csr_file:CSRF|machine_counter:MC" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_csr_file.v Line: 248
Info (12128): Elaborating entity "msrv32_machine_control" for hierarchy "msrv32_machine_control:MC" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 337
Warning (10036): Verilog HDL or VHDL warning at msrv32_machine_control.v(88): object "FUNCT7_wfi" assigned a value but never read File: C:/Users/HP/Desktop/PassedTestCase/msrv32_machine_control.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at msrv32_machine_control.v(97): object "rs2_addr_wfi" assigned a value but never read File: C:/Users/HP/Desktop/PassedTestCase/msrv32_machine_control.v Line: 97
Info (12128): Elaborating entity "msrv32_reg_block_2" for hierarchy "msrv32_reg_block_2:REG2" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 379
Info (12128): Elaborating entity "msrv32_lu" for hierarchy "msrv32_lu:LU" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 391
Warning (10240): Verilog HDL Always Construct warning at msrv32_lu.v(20): inferring latch(es) for variable "lu_output", which holds its previous value in one or more paths through the always construct File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 20
Info (10041): Inferred latch for "lu_output[0]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[1]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[2]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[3]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[4]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[5]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[6]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[7]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[8]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[9]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[10]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[11]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[12]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[13]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[14]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[15]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[16]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[17]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[18]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[19]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[20]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[21]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[22]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[23]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[24]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[25]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[26]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[27]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[28]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[29]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[30]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (10041): Inferred latch for "lu_output[31]" at msrv32_lu.v(21) File: C:/Users/HP/Desktop/PassedTestCase/msrv32_lu.v Line: 21
Info (12128): Elaborating entity "msrv32_alu" for hierarchy "msrv32_alu:ALU" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 400
Info (12128): Elaborating entity "msrv32_wb_mux_sel_unit" for hierarchy "msrv32_wb_mux_sel_unit:WBMUX" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 407
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "msrv32_alu:ALU|Add0" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_alu.v Line: 32
Info (12130): Elaborated megafunction instantiation "msrv32_alu:ALU|lpm_add_sub:Add0" File: C:/Users/HP/Desktop/PassedTestCase/msrv32_alu.v Line: 32
Info (12133): Instantiated megafunction "msrv32_alu:ALU|lpm_add_sub:Add0" with the following parameter: File: C:/Users/HP/Desktop/PassedTestCase/msrv32_alu.v Line: 32
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12131): Elaborated megafunction instantiation "msrv32_alu:ALU|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder", which is child of megafunction instantiation "msrv32_alu:ALU|lpm_add_sub:Add0" File: d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 122
Warning (13012): Latch msrv32_bu:BU|is_jalr has unsafe behavior File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ms_riscv32_mp_instr_in[2] File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 12
Warning (13012): Latch msrv32_bu:BU|is_branch has unsafe behavior File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ms_riscv32_mp_instr_in[2] File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 12
Warning (13012): Latch msrv32_bu:BU|is_jal has unsafe behavior File: C:/Users/HP/Desktop/PassedTestCase/msrv32_bu.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal msrv32_machine_control:MC|curr_state.STATE_OPERATING File: C:/Users/HP/Desktop/PassedTestCase/msrv32_machine_control.v Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ms_riscv32_mp_dmaddr_out[0]" is stuck at GND File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 14
    Warning (13410): Pin "ms_riscv32_mp_dmaddr_out[1]" is stuck at GND File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 14
    Warning (13410): Pin "ms_riscv32_mp_data_htrans_out[0]" is stuck at GND File: C:/Users/HP/Desktop/PassedTestCase/msrv32_top.v Line: 21
Info (21057): Implemented 5286 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 136 input pins
    Info (21059): Implemented 103 output pins
    Info (21061): Implemented 5047 logic cells
Info (144001): Generated suppressed messages file C:/Users/HP/Desktop/PassedTestCase/output_files/msrv32_instruction_decoder.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4734 megabytes
    Info: Processing ended: Mon Jun 26 18:56:15 2023
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/HP/Desktop/PassedTestCase/output_files/msrv32_instruction_decoder.map.smsg.


