<stg><name>conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92</name>


<trans_list>

<trans id="215" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %kj = alloca i32 1

]]></Node>
<StgValue><ssdm name="kj"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ki = alloca i32 1

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %ic = alloca i32 1

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten44"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %indvar_flatten70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten70"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %indvar_flatten106 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten106"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:10 %sext_ln86_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln86

]]></Node>
<StgValue><ssdm name="sext_ln86_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %phi_mul182_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %phi_mul182

]]></Node>
<StgValue><ssdm name="phi_mul182_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %sum_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_11

]]></Node>
<StgValue><ssdm name="sum_11_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:13 %sext_ln86_cast = sext i62 %sext_ln86_read

]]></Node>
<StgValue><ssdm name="sext_ln86_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 5224, void @empty_1, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i14 0, i14 %indvar_flatten106

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:16 %store_ln86 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i11 0, i11 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:18 %store_ln87 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i8 0, i8 %indvar_flatten44

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:20 %store_ln91 = store i4 0, i4 %ic

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i4 0, i4 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:22 %store_ln92 = store i2 0, i2 %ki

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:23 %store_ln93 = store i2 0, i2 %kj

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln89 = store i32 %sum_11_read, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:25 %br_ln0 = br void %for.inc175

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc175:0 %indvar_flatten29_load = load i4 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="indvar_flatten29_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc175:1 %indvar_flatten44_load = load i8 %indvar_flatten44

]]></Node>
<StgValue><ssdm name="indvar_flatten44_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc175:2 %indvar_flatten70_load = load i11 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="indvar_flatten70_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc175:3 %indvar_flatten106_load = load i14 %indvar_flatten106

]]></Node>
<StgValue><ssdm name="indvar_flatten106_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc175:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc175:5 %icmp_ln86 = icmp_eq  i14 %indvar_flatten106_load, i14 8712

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc175:6 %add_ln86_1 = add i14 %indvar_flatten106_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc175:7 %br_ln86 = br i1 %icmp_ln86, void %for.inc196, void %for.inc199.exitStub

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc196:9 %icmp_ln87 = icmp_eq  i11 %indvar_flatten70_load, i11 792

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:12 %xor_ln86 = xor i1 %icmp_ln87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln86"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc196:15 %icmp_ln92 = icmp_eq  i4 %indvar_flatten29_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc196:16 %icmp_ln91 = icmp_eq  i8 %indvar_flatten44_load, i8 72

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:17 %and_ln86_2 = and i1 %icmp_ln91, i1 %xor_ln86

]]></Node>
<StgValue><ssdm name="and_ln86_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:23 %exitcond_flatten46_not = xor i1 %icmp_ln91, i1 1

]]></Node>
<StgValue><ssdm name="exitcond_flatten46_not"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:24 %not_exitcond_flatten46_mid2105 = or i1 %icmp_ln87, i1 %exitcond_flatten46_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten46_mid2105"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
new.latch.for.inc175.split:0 %add_ln92_1 = add i4 %indvar_flatten29_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
new.latch.for.inc175.split:2 %add_ln91_1 = add i8 %indvar_flatten44_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
new.latch.for.inc175.split:4 %add_ln87_1 = add i11 %indvar_flatten70_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
new.latch.for.inc175.split:5 %select_ln87_1 = select i1 %icmp_ln87, i11 1, i11 %add_ln87_1

]]></Node>
<StgValue><ssdm name="select_ln87_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:6 %store_ln86 = store i14 %add_ln86_1, i14 %indvar_flatten106

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:8 %store_ln87 = store i11 %select_ln87_1, i11 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc196:1 %kj_load = load i2 %kj

]]></Node>
<StgValue><ssdm name="kj_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc196:2 %ki_load = load i2 %ki

]]></Node>
<StgValue><ssdm name="ki_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc196:3 %ic_load = load i4 %ic

]]></Node>
<StgValue><ssdm name="ic_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc196:13 %icmp_ln93 = icmp_eq  i2 %kj_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:14 %and_ln86 = and i1 %icmp_ln93, i1 %xor_ln86

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:20 %empty = or i1 %and_ln86_2, i1 %icmp_ln87

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc196:21 %ic_mid251 = select i1 %empty, i4 0, i4 %ic_load

]]></Node>
<StgValue><ssdm name="ic_mid251"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:25 %icmp_ln93_mid265 = and i1 %and_ln86, i1 %not_exitcond_flatten46_mid2105

]]></Node>
<StgValue><ssdm name="icmp_ln93_mid265"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:26 %and_ln86_1 = and i1 %xor_ln86, i1 %icmp_ln92

]]></Node>
<StgValue><ssdm name="and_ln86_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:27 %exitcond_flatten31_mid269 = and i1 %and_ln86_1, i1 %not_exitcond_flatten46_mid2105

]]></Node>
<StgValue><ssdm name="exitcond_flatten31_mid269"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc196:29 %add_ln91 = add i4 %ic_mid251, i4 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:30 %empty_29 = or i1 %exitcond_flatten31_mid269, i1 %and_ln86_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:31 %empty_30 = or i1 %empty_29, i1 %icmp_ln87

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc196:32 %ki_mid236 = select i1 %empty_30, i2 0, i2 %ki_load

]]></Node>
<StgValue><ssdm name="ki_mid236"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:33 %not_exitcond_flatten31_mid269 = xor i1 %exitcond_flatten31_mid269, i1 1

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten31_mid269"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:34 %icmp_ln93_mid243 = and i1 %icmp_ln93_mid265, i1 %not_exitcond_flatten31_mid269

]]></Node>
<StgValue><ssdm name="icmp_ln93_mid243"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc196:35 %select_ln91 = select i1 %exitcond_flatten31_mid269, i4 %add_ln91, i4 %ic_mid251

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc196:36 %add_ln92 = add i2 %ki_mid236, i2 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:37 %empty_31 = or i1 %empty, i1 %exitcond_flatten31_mid269

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:38 %empty_32 = or i1 %empty_31, i1 %icmp_ln93_mid243

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc196:39 %kj_mid2 = select i1 %empty_32, i2 0, i2 %kj_load

]]></Node>
<StgValue><ssdm name="kj_mid2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc196:40 %select_ln92 = select i1 %icmp_ln93_mid243, i2 %add_ln92, i2 %ki_mid236

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
for.inc196:48 %zext_ln100_1 = zext i4 %select_ln91

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc196:49 %mul_ln100 = mul i8 %zext_ln100_1, i8 13

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="4">
<![CDATA[
for.inc196:50 %zext_ln92 = zext i4 %select_ln91

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="4">
<![CDATA[
for.inc196:51 %trunc_ln92 = trunc i4 %select_ln91

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc196:52 %p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln92, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc196:53 %add_ln92_2 = add i6 %p_shl2, i6 %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln92_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="2">
<![CDATA[
for.inc196:55 %zext_ln92_2 = zext i2 %select_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc196:56 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln92, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc196:57 %sub_ln98 = sub i4 %p_shl, i4 %zext_ln92_2

]]></Node>
<StgValue><ssdm name="sub_ln98"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc196:84 %add_ln93 = add i2 %kj_mid2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc196:85 %icmp_ln93_1 = icmp_eq  i2 %add_ln93, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln93_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc196:86 %icmp_ln92_1 = icmp_eq  i2 %select_ln92, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln92_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc196:87 %icmp_ln91_1 = icmp_eq  i4 %select_ln91, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln91_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc196:103 %br_ln93 = br i1 %icmp_ln93_1, void %new.latch.for.inc175.split, void %last.iter.for.inc175.split

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc175.split:0 %br_ln93 = br i1 %icmp_ln92_1, void %new.latch.for.inc178, void %last.iter.for.inc178

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="icmp_ln93_1" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc178:0 %br_ln93 = br i1 %icmp_ln91_1, void %new.latch.for.inc181, void %last.iter.for.inc181

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="icmp_ln93_1" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19212.exit:0 %br_ln93 = br void %new.latch.for.inc181

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="icmp_ln93_1" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc181:0 %br_ln93 = br void %new.latch.for.inc178

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc178:0 %br_ln93 = br void %new.latch.for.inc175.split

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
new.latch.for.inc175.split:1 %select_ln92_1 = select i1 %empty_30, i4 1, i4 %add_ln92_1

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
new.latch.for.inc175.split:3 %select_ln91_1 = select i1 %empty, i8 1, i8 %add_ln91_1

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:10 %store_ln91 = store i8 %select_ln91_1, i8 %indvar_flatten44

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:11 %store_ln91 = store i4 %select_ln91, i4 %ic

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:12 %store_ln92 = store i4 %select_ln92_1, i4 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:13 %store_ln92 = store i2 %select_ln92, i2 %ki

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:14 %store_ln93 = store i2 %add_ln93, i2 %kj

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc196:49 %mul_ln100 = mul i8 %zext_ln100_1, i8 13

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="6">
<![CDATA[
for.inc196:54 %zext_ln92_1 = zext i6 %add_ln92_2

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="4">
<![CDATA[
for.inc196:58 %zext_ln100 = zext i4 %sub_ln98

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="63" op_0_bw="2">
<![CDATA[
for.inc196:64 %zext_ln93_1 = zext i2 %kj_mid2

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc196:73 %add_ln101_1 = add i7 %zext_ln92_1, i7 %zext_ln100

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="7">
<![CDATA[
for.inc196:74 %zext_ln101 = zext i7 %add_ln101_1

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc196:75 %add_ln101_2 = add i63 %zext_ln93_1, i63 %sext_ln86_cast

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc196:76 %add_ln101 = add i63 %add_ln101_2, i63 %zext_ln101

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="63">
<![CDATA[
for.inc196:77 %sext_ln101 = sext i63 %add_ln101

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc196:78 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln101

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc196:5 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc196:6 %add_ln86 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc196:18 %select_ln86_2 = select i1 %icmp_ln87, i4 %add_ln86, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln86_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc196:49 %mul_ln100 = mul i8 %zext_ln100_1, i8 13

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc196:59 %add_ln100 = add i4 %zext_ln92_2, i4 %select_ln86_2

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
for.inc196:60 %zext_ln100_2 = zext i4 %add_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc196:61 %add_ln100_2 = add i8 %mul_ln100, i8 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="add_ln100_2"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc196:79 %gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_13_req"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:7 %store_ln86 = store i4 %select_ln86_2, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="141" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc196:61 %add_ln100_2 = add i8 %mul_ln100, i8 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="add_ln100_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="8">
<![CDATA[
for.inc196:62 %zext_ln93 = zext i8 %add_ln100_2

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc196:63 %mul_ln93 = mul i11 %zext_ln93, i11 13

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc196:79 %gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_13_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc196:4 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc196:10 %select_ln86 = select i1 %icmp_ln87, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc196:63 %mul_ln93 = mul i11 %zext_ln93, i11 13

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc196:79 %gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_13_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc196:19 %add_ln87 = add i4 %select_ln86, i4 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc196:28 %select_ln87 = select i1 %and_ln86_2, i4 %add_ln87, i4 %select_ln86

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="4">
<![CDATA[
for.inc196:47 %trunc_ln87 = trunc i4 %select_ln87

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc196:63 %mul_ln93 = mul i11 %zext_ln93, i11 13

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="2">
<![CDATA[
for.inc196:65 %zext_ln93_2 = zext i2 %kj_mid2

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc196:67 %add_ln100_1 = add i4 %zext_ln93_2, i4 %select_ln87

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="4">
<![CDATA[
for.inc196:68 %zext_ln100_3 = zext i4 %add_ln100_1

]]></Node>
<StgValue><ssdm name="zext_ln100_3"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc196:69 %add_ln100_3 = add i11 %mul_ln93, i11 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="add_ln100_3"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc196:79 %gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_13_req"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:88 %lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln87, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
<literal name="icmp_ln91_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc181:0 %br_ln107 = br i1 %trunc_ln87, void %arrayidx19212.case.0, void %arrayidx19212.case.1

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:9 %store_ln87 = store i4 %select_ln87, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="161" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc196:69 %add_ln100_3 = add i11 %mul_ln93, i11 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="add_ln100_3"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="11">
<![CDATA[
for.inc196:70 %zext_ln100_4 = zext i11 %add_ln100_3

]]></Node>
<StgValue><ssdm name="zext_ln100_4"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc196:71 %pool1_out_addr = getelementptr i32 %pool1_out, i64 0, i64 %zext_ln100_4

]]></Node>
<StgValue><ssdm name="pool1_out_addr"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="11">
<![CDATA[
for.inc196:72 %pool1_out_load = load i11 %pool1_out_addr

]]></Node>
<StgValue><ssdm name="pool1_out_load"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc196:79 %gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_13_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="166" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="11">
<![CDATA[
for.inc196:72 %pool1_out_load = load i11 %pool1_out_addr

]]></Node>
<StgValue><ssdm name="pool1_out_load"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc196:79 %gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_13_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc196:79 %gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_13_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc196:79 %gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem1_load_13_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="170" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc196:80 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
for.inc196:81 %bitcast_ln101 = bitcast i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln101"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:82 %mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="173" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:82 %mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="174" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:82 %mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln86_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc196:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc196:11 %select_ln86_1 = select i1 %icmp_ln87, i32 %sum_11_read, i32 %sum_load

]]></Node>
<StgValue><ssdm name="select_ln86_1"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc196:22 %sum_19_mid257 = select i1 %and_ln86_2, i32 %sum_11_read, i32 %select_ln86_1

]]></Node>
<StgValue><ssdm name="sum_19_mid257"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:82 %mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="179" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:83 %sum_1 = fadd i32 %sum_19_mid257, i32 %mul2

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="180" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:83 %sum_1 = fadd i32 %sum_19_mid257, i32 %mul2

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0">
<![CDATA[
for.inc199.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="181" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:83 %sum_1 = fadd i32 %sum_19_mid257, i32 %mul2

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="182" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:83 %sum_1 = fadd i32 %sum_19_mid257, i32 %mul2

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="183" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:83 %sum_1 = fadd i32 %sum_19_mid257, i32 %mul2

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="184" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:100 %tmp_1 = fcmp_olt  i32 %sum_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc175.split:15 %store_ln89 = store i32 %sum_1, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc175.split:16 %br_ln93 = br void %for.inc175

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
for.inc196:41 %zext_ln107 = zext i4 %select_ln86_2

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc196:42 %add_ln107 = add i8 %phi_mul182_read, i8 %zext_ln107

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
for.inc196:94 %bitcast_ln106 = bitcast i32 %sum_1

]]></Node>
<StgValue><ssdm name="bitcast_ln106"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc196:95 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln106, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="23" op_0_bw="32">
<![CDATA[
for.inc196:96 %trunc_ln106 = trunc i32 %bitcast_ln106

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc196:97 %icmp_ln106 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc196:98 %icmp_ln106_1 = icmp_eq  i23 %trunc_ln106, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_1"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:99 %or_ln106 = or i1 %icmp_ln106_1, i1 %icmp_ln106

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc196:100 %tmp_1 = fcmp_olt  i32 %sum_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc196:101 %and_ln106 = and i1 %or_ln106, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln106"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc196:102 %sum_2 = select i1 %and_ln106, i32 0, i32 %sum_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="198" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc196:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_9

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc196:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8712, i64 8712, i64 8712

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc196:43 %p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %add_ln107, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc196:44 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln107, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="9">
<![CDATA[
for.inc196:45 %zext_ln107_1 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc196:46 %sub_ln107 = sub i11 %p_shl1, i11 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="sub_ln107"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.inc196:66 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="3">
<![CDATA[
for.inc196:89 %zext_ln107_2 = zext i3 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc196:90 %add_ln107_1 = add i11 %sub_ln107, i11 %zext_ln107_2

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="11">
<![CDATA[
for.inc196:91 %zext_ln107_3 = zext i11 %add_ln107_1

]]></Node>
<StgValue><ssdm name="zext_ln107_3"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc196:92 %conv2_out_addr = getelementptr i32 %conv2_out, i64 0, i64 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="conv2_out_addr"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc196:93 %conv2_out_1_addr = getelementptr i32 %conv2_out_1, i64 0, i64 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="conv2_out_1_addr"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
<literal name="icmp_ln91_1" val="1"/>
<literal name="trunc_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx19212.case.0:0 %store_ln107 = store i32 %sum_2, i11 %conv2_out_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
<literal name="icmp_ln91_1" val="1"/>
<literal name="trunc_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19212.case.0:1 %br_ln107 = br void %arrayidx19212.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
<literal name="icmp_ln91_1" val="1"/>
<literal name="trunc_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx19212.case.1:0 %store_ln107 = store i32 %sum_2, i11 %conv2_out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
<literal name="icmp_ln91_1" val="1"/>
<literal name="trunc_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19212.case.1:1 %br_ln107 = br void %arrayidx19212.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
