{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 14:26:17 2025 " "Info: Processing started: Thu Apr 03 14:26:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.vwf " "Info: Using vector source file \"D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "4LanesRXTX.vwf AA2380-MAXV_TSTQ9.sim_ori.vwf " "Info: A backup of 4LanesRXTX.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|LRCKd1 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|LRCKd1\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[22\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[22\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[19\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[19\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[18\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[18\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[17\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[17\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[16\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[16\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[15\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[15\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[11\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[11\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[10\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[10\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[9\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[9\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[5\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[5\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[4\] 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[4\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F16_I2S2Par_2x4Lanes:inst\|LRCKd1 250.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 250.0 ns on register \"\|4LanesRXTX\|F16_I2S2Par_2x4Lanes:inst\|LRCKd1\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[13\] 1.25 us " "Warning: Found clock-sensitive change during active clock edge at time 1.25 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[13\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[23\] 1.75 us " "Warning: Found clock-sensitive change during active clock edge at time 1.75 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[23\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[21\] 1.75 us " "Warning: Found clock-sensitive change during active clock edge at time 1.75 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[21\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[20\] 1.75 us " "Warning: Found clock-sensitive change during active clock edge at time 1.75 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[20\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[14\] 1.75 us " "Warning: Found clock-sensitive change during active clock edge at time 1.75 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[14\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[12\] 1.75 us " "Warning: Found clock-sensitive change during active clock edge at time 1.75 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[12\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[8\] 1.75 us " "Warning: Found clock-sensitive change during active clock edge at time 1.75 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[8\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[7\] 1.75 us " "Warning: Found clock-sensitive change during active clock edge at time 1.75 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[7\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[6\] 1.75 us " "Warning: Found clock-sensitive change during active clock edge at time 1.75 us on register \"\|4LanesRXTX\|F15_Par2I2S_2x4LanesII:inst1\|Lshift\[6\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     98.98 % " "Info: Simulation coverage is      98.98 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "1258253 " "Info: Number of transitions in simulation is 1258253" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "4LanesRXTX.vwf " "Info: Vector file 4LanesRXTX.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 22 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Peak virtual memory: 154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 14:26:18 2025 " "Info: Processing ended: Thu Apr 03 14:26:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
