
---------- Begin Simulation Statistics ----------
final_tick                               132824713000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 382341                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661116                       # Number of bytes of host memory used
host_op_rate                                   418403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.55                       # Real time elapsed on the host
host_tick_rate                              507843646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132825                       # Number of seconds simulated
sim_ticks                                132824713000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.328247                       # CPI: cycles per instruction
system.cpu.discardedOps                        692432                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        14877288                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.752872                       # IPC: instructions per cycle
system.cpu.numCycles                        132824713                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646335     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534648     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       117947425                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1883                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1052027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          960                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2105411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            976                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20406304                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16343631                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142866                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8782229                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8691605                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.968098                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050468                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433985                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300038                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133947                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1040                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35634077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35634077                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35637388                       # number of overall hits
system.cpu.dcache.overall_hits::total        35637388                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        97674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        97736                       # number of overall misses
system.cpu.dcache.overall_misses::total         97736                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7211143000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7211143000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7211143000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7211143000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002735                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002735                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73828.685218                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73828.685218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73781.851109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73781.851109                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        60118                       # number of writebacks
system.cpu.dcache.writebacks::total             60118                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26002                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26002                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71728                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71728                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5598836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5598836000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5601855000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5601855000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78117.479629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78117.479629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78098.580749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78098.580749                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70706                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21442493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21442493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1621611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1621611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46782.188501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46782.188501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1363828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1363828000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47831.796023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47831.796023                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14191584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14191584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        63011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        63011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5589532000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5589532000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88707.241593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88707.241593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4235008000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4235008000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98125.721171                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98125.721171                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3311                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3311                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018381                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018381                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           56                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           56                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3019000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3019000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016602                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016602                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 53910.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53910.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        80000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        80000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        40000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        40000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        38000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.797327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35887277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.310567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.797327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          778                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35985015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35985015                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49600916                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17151451                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9898993                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27157894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27157894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27157894                       # number of overall hits
system.cpu.icache.overall_hits::total        27157894                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       981658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         981658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       981658                       # number of overall misses
system.cpu.icache.overall_misses::total        981658                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25568869000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25568869000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25568869000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25568869000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28139552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28139552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28139552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28139552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034885                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034885                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034885                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034885                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26046.616031                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26046.616031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26046.616031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26046.616031                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       981317                       # number of writebacks
system.cpu.icache.writebacks::total            981317                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       981658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       981658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       981658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       981658                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23605553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23605553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23605553000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23605553000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034885                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034885                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034885                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034885                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24046.616031                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24046.616031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24046.616031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24046.616031                       # average overall mshr miss latency
system.cpu.icache.replacements                 981317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27157894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27157894                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       981658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        981658                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25568869000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25568869000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28139552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28139552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034885                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034885                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26046.616031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26046.616031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       981658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       981658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23605553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23605553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034885                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034885                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24046.616031                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24046.616031                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.771818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28139552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            981658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.665332                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.771818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.665570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.665570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29121210                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29121210                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 132824713000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               981090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25579                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1006669                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              981090                       # number of overall hits
system.l2.overall_hits::.cpu.data               25579                       # number of overall hits
system.l2.overall_hits::total                 1006669                       # number of overall hits
system.l2.demand_misses::.cpu.inst                568                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46151                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46719                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               568                       # number of overall misses
system.l2.overall_misses::.cpu.data             46151                       # number of overall misses
system.l2.overall_misses::total                 46719                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56307000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4813534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4869841000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56307000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4813534000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4869841000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           981658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1053388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          981658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1053388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000579                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.643399                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044351                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000579                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.643399                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044351                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99132.042254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104299.668480                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104236.841542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99132.042254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104299.668480                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104236.841542                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37709                       # number of writebacks
system.l2.writebacks::total                     37709                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46713                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44887000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3890206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3935093000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44887000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3890206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3935093000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.643329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.643329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044345                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79165.784832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84302.128028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84239.783358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79165.784832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84302.128028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84239.783358                       # average overall mshr miss latency
system.l2.replacements                          39022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       981230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           981230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       981230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       981230                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          141                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           141                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4347                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3999578000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3999578000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         43159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.899279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103050.036071                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103050.036071                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3223338000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3223338000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.899279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83050.036071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83050.036071                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         981090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             981090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56307000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       981658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         981658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99132.042254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99132.042254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44887000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44887000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79165.784832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79165.784832                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         21232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    813956000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    813956000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.256869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.256869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110908.298133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110908.298133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    666868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    666868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.256694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.256694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90928.279247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90928.279247                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8006.137583                       # Cycle average of tags in use
system.l2.tags.total_refs                     2103381                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47214                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     44.549943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.770907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        53.868479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7893.498197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977312                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4254270                       # Number of tag accesses
system.l2.tags.data_accesses                  4254270                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002203896500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2110                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              164612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46713                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37709                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46713                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37709                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46713                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37709                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.127488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.214496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.773925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2108     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.863033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.848798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              224     10.62%     10.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.19%     10.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1719     81.47%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      7.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2110                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2989632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2413376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  132824681000                       # Total gap between requests
system.mem_ctrls.avgGap                    1573342.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2952000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2412224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 273202.171345930139                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22224779.811871301383                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18160957.742856178433                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          567                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        46146                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37709                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15766750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1518289750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3014120723750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27807.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32901.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  79931070.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2953344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2989632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2413376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2413376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          567                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        46146                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46713                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37709                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37709                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       273202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     22234898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22508101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       273202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       273202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     18169631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        18169631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     18169631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       273202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     22234898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        40677731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46692                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37691                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               658581500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             233460000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1534056500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14104.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32854.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               18611                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27255                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            39.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        38516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.211445                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.445057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   175.316806                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25104     65.18%     65.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8010     20.80%     85.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2207      5.73%     91.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1297      3.37%     95.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          491      1.27%     96.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          300      0.78%     97.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          272      0.71%     97.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          268      0.70%     98.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          567      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        38516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2988288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2412224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.497982                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.160958                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       139594140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        74192250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      167011740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98355240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10484529120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25871483760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29218177440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   66053343690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.297093                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75694148250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4435080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  52695484750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       135417240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        71975970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166369140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98391780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10484529120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25887192390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29204949120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   66048824760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   497.263072                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  75658355250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4435080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52731277750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37709                       # Transaction distribution
system.membus.trans_dist::CleanEvict              478                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7901                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       131613                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 131613                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5403008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5403008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46713                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           235736000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          252395750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1010229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        97827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       981317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43159                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        981658                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28571                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2944633                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       214166                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3158799                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    125630400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8438272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              134068672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39022                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2413376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1092410                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002635                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051554                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1089547     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2847      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1092410                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 132824713000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4188281000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2944975998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         215197992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
