

================================================================
== Vivado HLS Report for 'fdifference_1'
================================================================
* Date:           Wed May 31 17:58:30 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: StgValue_4 (3)  [1/1] 0.66ns  loc: curve25519/src/curve25519-donna.c:101
:0  br label %1


 <State 2>: 1.24ns
ST_2: i (5)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_5, %2 ]

ST_2: tmp (6)  [1/1] 0.44ns  loc: curve25519/src/curve25519-donna.c:101
:1  %tmp = icmp eq i4 %i, -6

ST_2: empty (7)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_5 (8)  [1/1] 1.12ns  loc: curve25519/src/curve25519-donna.c:101
:3  %i_5 = add i4 %i, 1

ST_2: StgValue_9 (9)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:101
:4  br i1 %tmp, label %3, label %2

ST_2: tmp_s (11)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:102
:0  %tmp_s = zext i4 %i to i64

ST_2: in_addr (12)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:102
:1  %in_addr = getelementptr [10 x i64]* %in_r, i64 0, i64 %tmp_s

ST_2: in_load (13)  [2/2] 0.68ns  loc: curve25519/src/curve25519-donna.c:102
:2  %in_load = load i64* %in_addr, align 8

ST_2: output_addr (14)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:102
:3  %output_addr = getelementptr [19 x i64]* %output_r, i64 0, i64 %tmp_s

ST_2: output_load (15)  [2/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:102
:4  %output_load = load i64* %output_addr, align 8

ST_2: StgValue_15 (20)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:104
:0  ret void


 <State 3>: 3.89ns
ST_3: in_load (13)  [1/2] 0.68ns  loc: curve25519/src/curve25519-donna.c:102
:2  %in_load = load i64* %in_addr, align 8

ST_3: output_load (15)  [1/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:102
:4  %output_load = load i64* %output_addr, align 8

ST_3: tmp_750 (16)  [1/1] 1.41ns  loc: curve25519/src/curve25519-donna.c:102
:5  %tmp_750 = sub nsw i64 %in_load, %output_load

ST_3: StgValue_19 (17)  [1/1] 1.24ns  loc: curve25519/src/curve25519-donna.c:102
:6  store i64 %tmp_750, i64* %output_addr, align 8

ST_3: StgValue_20 (18)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:101
:7  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', curve25519/src/curve25519-donna.c:101) [5]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', curve25519/src/curve25519-donna.c:101) [5]  (0 ns)
	'getelementptr' operation ('output_addr', curve25519/src/curve25519-donna.c:102) [14]  (0 ns)
	'load' operation ('output_load', curve25519/src/curve25519-donna.c:102) on array 'output_r' [15]  (1.24 ns)

 <State 3>: 3.89ns
The critical path consists of the following:
	'load' operation ('output_load', curve25519/src/curve25519-donna.c:102) on array 'output_r' [15]  (1.24 ns)
	'sub' operation ('tmp_750', curve25519/src/curve25519-donna.c:102) [16]  (1.41 ns)
	'store' operation (curve25519/src/curve25519-donna.c:102) of variable 'tmp_750', curve25519/src/curve25519-donna.c:102 on array 'output_r' [17]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
