
SensorHub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a768  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  0800a878  0800a878  0000b878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aabc  0800aabc  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800aabc  0800aabc  0000c06c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800aabc  0800aabc  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aabc  0800aabc  0000babc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aac0  0800aac0  0000bac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800aac4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004298  2000006c  0800ab30  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004304  0800ab30  0000c304  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d8c  00000000  00000000  0000c095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003300  00000000  00000000  00023e21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  00027128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011cc  00000000  00000000  000287d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae39  00000000  00000000  0002999c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001921e  00000000  00000000  000447d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000992e9  00000000  00000000  0005d9f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6cdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067ac  00000000  00000000  000f6d20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000fd4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a860 	.word	0x0800a860

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	0800a860 	.word	0x0800a860

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000088 	.word	0x20000088
 800017c:	20000128 	.word	0x20000128

08000180 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 if ( ch == '\n' )
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	2b0a      	cmp	r3, #10
 800018c:	d106      	bne.n	800019c <__io_putchar+0x1c>
	 HAL_UART_Transmit(&huart2, (uint8_t*)&"\r", 1, HAL_MAX_DELAY);
 800018e:	f04f 33ff 	mov.w	r3, #4294967295
 8000192:	2201      	movs	r2, #1
 8000194:	4907      	ldr	r1, [pc, #28]	@ (80001b4 <__io_putchar+0x34>)
 8000196:	4808      	ldr	r0, [pc, #32]	@ (80001b8 <__io_putchar+0x38>)
 8000198:	f006 ffe6 	bl	8007168 <HAL_UART_Transmit>
 HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800019c:	1d39      	adds	r1, r7, #4
 800019e:	f04f 33ff 	mov.w	r3, #4294967295
 80001a2:	2201      	movs	r2, #1
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__io_putchar+0x38>)
 80001a6:	f006 ffdf 	bl	8007168 <HAL_UART_Transmit>
 return ch;
 80001aa:	687b      	ldr	r3, [r7, #4]
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	3708      	adds	r7, #8
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	0800a878 	.word	0x0800a878
 80001b8:	200004a8 	.word	0x200004a8

080001bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001bc:	b5b0      	push	{r4, r5, r7, lr}
 80001be:	b08e      	sub	sp, #56	@ 0x38
 80001c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001c2:	f001 f9d1 	bl	8001568 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c6:	f000 f8b9 	bl	800033c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ca:	f000 faad 	bl	8000728 <MX_GPIO_Init>
  MX_DMA_Init();
 80001ce:	f000 fa85 	bl	80006dc <MX_DMA_Init>
  MX_I2C2_Init();
 80001d2:	f000 f8f5 	bl	80003c0 <MX_I2C2_Init>
  MX_SPI2_Init();
 80001d6:	f000 f921 	bl	800041c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80001da:	f000 fa2b 	bl	8000634 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80001de:	f000 fa53 	bl	8000688 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 80001e2:	f000 f99b 	bl	800051c <MX_TIM4_Init>
  MX_TIM3_Init();
 80001e6:	f000 f94b 	bl	8000480 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  CO_Init();
 80001ea:	f000 fb55 	bl	8000898 <CO_Init>
  IMU_Init();
 80001ee:	f000 fbb3 	bl	8000958 <IMU_Init>
  Sonar_Init();
 80001f2:	f000 fc7f 	bl	8000af4 <Sonar_Init>
  printf("Initialization Complete!\n");
 80001f6:	483b      	ldr	r0, [pc, #236]	@ (80002e4 <main+0x128>)
 80001f8:	f009 fc68 	bl	8009acc <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001fc:	4b3a      	ldr	r3, [pc, #232]	@ (80002e8 <main+0x12c>)
 80001fe:	463c      	mov	r4, r7
 8000200:	461d      	mov	r5, r3
 8000202:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000204:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000206:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800020a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800020e:	463b      	mov	r3, r7
 8000210:	2100      	movs	r1, #0
 8000212:	4618      	mov	r0, r3
 8000214:	f007 ff70 	bl	80080f8 <osThreadCreate>
 8000218:	4603      	mov	r3, r0
 800021a:	4a34      	ldr	r2, [pc, #208]	@ (80002ec <main+0x130>)
 800021c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  BaseType_t xReturnedCO;
  xReturnedCO = xTaskCreate(		(TaskFunction_t)Task_CO,
 800021e:	4b34      	ldr	r3, [pc, #208]	@ (80002f0 <main+0x134>)
 8000220:	9301      	str	r3, [sp, #4]
 8000222:	230a      	movs	r3, #10
 8000224:	9300      	str	r3, [sp, #0]
 8000226:	2300      	movs	r3, #0
 8000228:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800022c:	4931      	ldr	r1, [pc, #196]	@ (80002f4 <main+0x138>)
 800022e:	4832      	ldr	r0, [pc, #200]	@ (80002f8 <main+0x13c>)
 8000230:	f008 f8bd 	bl	80083ae <xTaskCreate>
 8000234:	62f8      	str	r0, [r7, #44]	@ 0x2c
									"Task_CO",
									512+256,
									NULL,
									TASK_CO_PRIO,
									&xCOHandle);
  if(xReturnedCO == pdPASS){
 8000236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000238:	2b01      	cmp	r3, #1
 800023a:	d103      	bne.n	8000244 <main+0x88>
	  printf("CO Task created! %l\n", xReturnedCO);
 800023c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800023e:	482f      	ldr	r0, [pc, #188]	@ (80002fc <main+0x140>)
 8000240:	f009 fbdc 	bl	80099fc <iprintf>
  }

  BaseType_t xReturnedIMU;
  xReturnedIMU = xTaskCreate(		(TaskFunction_t)Task_IMU,
 8000244:	4b2e      	ldr	r3, [pc, #184]	@ (8000300 <main+0x144>)
 8000246:	9301      	str	r3, [sp, #4]
 8000248:	230b      	movs	r3, #11
 800024a:	9300      	str	r3, [sp, #0]
 800024c:	2300      	movs	r3, #0
 800024e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000252:	492c      	ldr	r1, [pc, #176]	@ (8000304 <main+0x148>)
 8000254:	482c      	ldr	r0, [pc, #176]	@ (8000308 <main+0x14c>)
 8000256:	f008 f8aa 	bl	80083ae <xTaskCreate>
 800025a:	62b8      	str	r0, [r7, #40]	@ 0x28
									"Task_IMU",
									1024,
									NULL,
									TASK_IMU_PRIO,
									&xIMUHandle);
  if(xReturnedIMU == pdPASS){
 800025c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800025e:	2b01      	cmp	r3, #1
 8000260:	d103      	bne.n	800026a <main+0xae>
  	  printf("IMU Task created! %l\n", xReturnedIMU);
 8000262:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000264:	4829      	ldr	r0, [pc, #164]	@ (800030c <main+0x150>)
 8000266:	f009 fbc9 	bl	80099fc <iprintf>
  }

  BaseType_t xReturnedSonar;
  xReturnedSonar = xTaskCreate(		(TaskFunction_t)Task_Sonar,
 800026a:	4b29      	ldr	r3, [pc, #164]	@ (8000310 <main+0x154>)
 800026c:	9301      	str	r3, [sp, #4]
 800026e:	230c      	movs	r3, #12
 8000270:	9300      	str	r3, [sp, #0]
 8000272:	2300      	movs	r3, #0
 8000274:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000278:	4926      	ldr	r1, [pc, #152]	@ (8000314 <main+0x158>)
 800027a:	4827      	ldr	r0, [pc, #156]	@ (8000318 <main+0x15c>)
 800027c:	f008 f897 	bl	80083ae <xTaskCreate>
 8000280:	6278      	str	r0, [r7, #36]	@ 0x24
  									"Task_Sonar",
  									512,
  									NULL,
									TASK_SONAR_PRIO,
  									&xSonarHandle);
  if(xReturnedSonar == pdPASS){
 8000282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000284:	2b01      	cmp	r3, #1
 8000286:	d103      	bne.n	8000290 <main+0xd4>
  	  printf("Sonar Task created! %l\n", xReturnedSonar);
 8000288:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800028a:	4824      	ldr	r0, [pc, #144]	@ (800031c <main+0x160>)
 800028c:	f009 fbb6 	bl	80099fc <iprintf>
  }

  BaseType_t xReturnedReport;
  xReturnedReport = xTaskCreate(	(TaskFunction_t)Task_Report,
 8000290:	4b23      	ldr	r3, [pc, #140]	@ (8000320 <main+0x164>)
 8000292:	9301      	str	r3, [sp, #4]
 8000294:	230d      	movs	r3, #13
 8000296:	9300      	str	r3, [sp, #0]
 8000298:	2300      	movs	r3, #0
 800029a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800029e:	4921      	ldr	r1, [pc, #132]	@ (8000324 <main+0x168>)
 80002a0:	4821      	ldr	r0, [pc, #132]	@ (8000328 <main+0x16c>)
 80002a2:	f008 f884 	bl	80083ae <xTaskCreate>
 80002a6:	6238      	str	r0, [r7, #32]
									"Task_Report",
									512+256,
									NULL,
									TASK_REPORT_PRIO,
									&xReportHandle);
  if(xReturnedReport == pdPASS){
 80002a8:	6a3b      	ldr	r3, [r7, #32]
 80002aa:	2b01      	cmp	r3, #1
 80002ac:	d103      	bne.n	80002b6 <main+0xfa>
	  printf("Report Task created! %l\n", xReturnedReport);
 80002ae:	6a39      	ldr	r1, [r7, #32]
 80002b0:	481e      	ldr	r0, [pc, #120]	@ (800032c <main+0x170>)
 80002b2:	f009 fba3 	bl	80099fc <iprintf>
  }

#ifdef DEBUG
  BaseType_t xReturnedDebug;
  xReturnedDebug = xTaskCreate(	(TaskFunction_t)Task_DEBUG,
 80002b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000320 <main+0x164>)
 80002b8:	9301      	str	r3, [sp, #4]
 80002ba:	2301      	movs	r3, #1
 80002bc:	9300      	str	r3, [sp, #0]
 80002be:	2300      	movs	r3, #0
 80002c0:	2280      	movs	r2, #128	@ 0x80
 80002c2:	491b      	ldr	r1, [pc, #108]	@ (8000330 <main+0x174>)
 80002c4:	481b      	ldr	r0, [pc, #108]	@ (8000334 <main+0x178>)
 80002c6:	f008 f872 	bl	80083ae <xTaskCreate>
 80002ca:	61f8      	str	r0, [r7, #28]
  									"Task_Debug",
  									128,
  									NULL,
  									1,
  									&xReportHandle);
  if(xReturnedDebug == pdPASS){
 80002cc:	69fb      	ldr	r3, [r7, #28]
 80002ce:	2b01      	cmp	r3, #1
 80002d0:	d103      	bne.n	80002da <main+0x11e>
  	  printf("Debug Task created! %l\n", xReturnedDebug);
 80002d2:	69f9      	ldr	r1, [r7, #28]
 80002d4:	4818      	ldr	r0, [pc, #96]	@ (8000338 <main+0x17c>)
 80002d6:	f009 fb91 	bl	80099fc <iprintf>
  }
#endif
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002da:	f007 ff06 	bl	80080ea <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002de:	bf00      	nop
 80002e0:	e7fd      	b.n	80002de <main+0x122>
 80002e2:	bf00      	nop
 80002e4:	0800a87c 	.word	0x0800a87c
 80002e8:	0800a958 	.word	0x0800a958
 80002ec:	2000057c 	.word	0x2000057c
 80002f0:	20000580 	.word	0x20000580
 80002f4:	0800a898 	.word	0x0800a898
 80002f8:	080008b5 	.word	0x080008b5
 80002fc:	0800a8a0 	.word	0x0800a8a0
 8000300:	20000590 	.word	0x20000590
 8000304:	0800a8b8 	.word	0x0800a8b8
 8000308:	0800098d 	.word	0x0800098d
 800030c:	0800a8c4 	.word	0x0800a8c4
 8000310:	200005a4 	.word	0x200005a4
 8000314:	0800a8dc 	.word	0x0800a8dc
 8000318:	08000b01 	.word	0x08000b01
 800031c:	0800a8e8 	.word	0x0800a8e8
 8000320:	200005ac 	.word	0x200005ac
 8000324:	0800a900 	.word	0x0800a900
 8000328:	08000cad 	.word	0x08000cad
 800032c:	0800a90c 	.word	0x0800a90c
 8000330:	0800a928 	.word	0x0800a928
 8000334:	08000851 	.word	0x08000851
 8000338:	0800a934 	.word	0x0800a934

0800033c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b090      	sub	sp, #64	@ 0x40
 8000340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000342:	f107 0318 	add.w	r3, r7, #24
 8000346:	2228      	movs	r2, #40	@ 0x28
 8000348:	2100      	movs	r1, #0
 800034a:	4618      	mov	r0, r3
 800034c:	f009 fc9e 	bl	8009c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000350:	1d3b      	adds	r3, r7, #4
 8000352:	2200      	movs	r2, #0
 8000354:	601a      	str	r2, [r3, #0]
 8000356:	605a      	str	r2, [r3, #4]
 8000358:	609a      	str	r2, [r3, #8]
 800035a:	60da      	str	r2, [r3, #12]
 800035c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800035e:	2302      	movs	r3, #2
 8000360:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000362:	2301      	movs	r3, #1
 8000364:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000366:	2310      	movs	r3, #16
 8000368:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800036a:	2302      	movs	r3, #2
 800036c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800036e:	2300      	movs	r3, #0
 8000370:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000372:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000376:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000378:	f107 0318 	add.w	r3, r7, #24
 800037c:	4618      	mov	r0, r3
 800037e:	f004 fc35 	bl	8004bec <HAL_RCC_OscConfig>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000388:	f000 fd7a 	bl	8000e80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800038c:	230f      	movs	r3, #15
 800038e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000390:	2302      	movs	r3, #2
 8000392:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000394:	2300      	movs	r3, #0
 8000396:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000398:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800039c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800039e:	2300      	movs	r3, #0
 80003a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	2102      	movs	r1, #2
 80003a6:	4618      	mov	r0, r3
 80003a8:	f004 fea2 	bl	80050f0 <HAL_RCC_ClockConfig>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80003b2:	f000 fd65 	bl	8000e80 <Error_Handler>
  }
}
 80003b6:	bf00      	nop
 80003b8:	3740      	adds	r7, #64	@ 0x40
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
	...

080003c0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80003c4:	4b12      	ldr	r3, [pc, #72]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003c6:	4a13      	ldr	r2, [pc, #76]	@ (8000414 <MX_I2C2_Init+0x54>)
 80003c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80003ca:	4b11      	ldr	r3, [pc, #68]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003cc:	4a12      	ldr	r2, [pc, #72]	@ (8000418 <MX_I2C2_Init+0x58>)
 80003ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80003d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80003d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003d8:	2200      	movs	r2, #0
 80003da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80003e2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80003ea:	4b09      	ldr	r3, [pc, #36]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003f0:	4b07      	ldr	r3, [pc, #28]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003f6:	4b06      	ldr	r3, [pc, #24]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003fc:	4804      	ldr	r0, [pc, #16]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003fe:	f001 febf 	bl	8002180 <HAL_I2C_Init>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000408:	f000 fd3a 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800040c:	bf00      	nop
 800040e:	bd80      	pop	{r7, pc}
 8000410:	20000328 	.word	0x20000328
 8000414:	40005800 	.word	0x40005800
 8000418:	000186a0 	.word	0x000186a0

0800041c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000420:	4b15      	ldr	r3, [pc, #84]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000422:	4a16      	ldr	r2, [pc, #88]	@ (800047c <MX_SPI2_Init+0x60>)
 8000424:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000426:	4b14      	ldr	r3, [pc, #80]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000428:	2200      	movs	r2, #0
 800042a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800042c:	4b12      	ldr	r3, [pc, #72]	@ (8000478 <MX_SPI2_Init+0x5c>)
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000432:	4b11      	ldr	r3, [pc, #68]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000434:	2200      	movs	r2, #0
 8000436:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000438:	4b0f      	ldr	r3, [pc, #60]	@ (8000478 <MX_SPI2_Init+0x5c>)
 800043a:	2200      	movs	r2, #0
 800043c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800043e:	4b0e      	ldr	r3, [pc, #56]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000440:	2200      	movs	r2, #0
 8000442:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000444:	4b0c      	ldr	r3, [pc, #48]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000446:	2200      	movs	r2, #0
 8000448:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800044a:	4b0b      	ldr	r3, [pc, #44]	@ (8000478 <MX_SPI2_Init+0x5c>)
 800044c:	2200      	movs	r2, #0
 800044e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000450:	4b09      	ldr	r3, [pc, #36]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000452:	2200      	movs	r2, #0
 8000454:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000456:	4b08      	ldr	r3, [pc, #32]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000458:	2200      	movs	r2, #0
 800045a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800045c:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <MX_SPI2_Init+0x5c>)
 800045e:	220a      	movs	r2, #10
 8000460:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000462:	4805      	ldr	r0, [pc, #20]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000464:	f004 ffd2 	bl	800540c <HAL_SPI_Init>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 800046e:	f000 fd07 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	200003c0 	.word	0x200003c0
 800047c:	40003800 	.word	0x40003800

08000480 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b086      	sub	sp, #24
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000486:	f107 0308 	add.w	r3, r7, #8
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
 800048e:	605a      	str	r2, [r3, #4]
 8000490:	609a      	str	r2, [r3, #8]
 8000492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000494:	463b      	mov	r3, r7
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800049c:	4b1d      	ldr	r3, [pc, #116]	@ (8000514 <MX_TIM3_Init+0x94>)
 800049e:	4a1e      	ldr	r2, [pc, #120]	@ (8000518 <MX_TIM3_Init+0x98>)
 80004a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 80004a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004a4:	223f      	movs	r2, #63	@ 0x3f
 80004a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80004ae:	4b19      	ldr	r3, [pc, #100]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80004b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b6:	4b17      	ldr	r3, [pc, #92]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004bc:	4b15      	ldr	r3, [pc, #84]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004be:	2200      	movs	r2, #0
 80004c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004c2:	4814      	ldr	r0, [pc, #80]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004c4:	f005 fc5f 	bl	8005d86 <HAL_TIM_Base_Init>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80004ce:	f000 fcd7 	bl	8000e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80004d8:	f107 0308 	add.w	r3, r7, #8
 80004dc:	4619      	mov	r1, r3
 80004de:	480d      	ldr	r0, [pc, #52]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004e0:	f006 f948 	bl	8006774 <HAL_TIM_ConfigClockSource>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d001      	beq.n	80004ee <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80004ea:	f000 fcc9 	bl	8000e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004ee:	2300      	movs	r3, #0
 80004f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004f2:	2300      	movs	r3, #0
 80004f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80004f6:	463b      	mov	r3, r7
 80004f8:	4619      	mov	r1, r3
 80004fa:	4806      	ldr	r0, [pc, #24]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004fc:	f006 fd74 	bl	8006fe8 <HAL_TIMEx_MasterConfigSynchronization>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000506:	f000 fcbb 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800050a:	bf00      	nop
 800050c:	3718      	adds	r7, #24
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	20000418 	.word	0x20000418
 8000518:	40000400 	.word	0x40000400

0800051c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b090      	sub	sp, #64	@ 0x40
 8000520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000522:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	605a      	str	r2, [r3, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000530:	f107 031c 	add.w	r3, r7, #28
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]
 800053e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000540:	f107 0314 	add.w	r3, r7, #20
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800054a:	1d3b      	adds	r3, r7, #4
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000556:	4b35      	ldr	r3, [pc, #212]	@ (800062c <MX_TIM4_Init+0x110>)
 8000558:	4a35      	ldr	r2, [pc, #212]	@ (8000630 <MX_TIM4_Init+0x114>)
 800055a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 800055c:	4b33      	ldr	r3, [pc, #204]	@ (800062c <MX_TIM4_Init+0x110>)
 800055e:	223f      	movs	r2, #63	@ 0x3f
 8000560:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000562:	4b32      	ldr	r3, [pc, #200]	@ (800062c <MX_TIM4_Init+0x110>)
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000568:	4b30      	ldr	r3, [pc, #192]	@ (800062c <MX_TIM4_Init+0x110>)
 800056a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800056e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000570:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <MX_TIM4_Init+0x110>)
 8000572:	2200      	movs	r2, #0
 8000574:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000576:	4b2d      	ldr	r3, [pc, #180]	@ (800062c <MX_TIM4_Init+0x110>)
 8000578:	2200      	movs	r2, #0
 800057a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800057c:	482b      	ldr	r0, [pc, #172]	@ (800062c <MX_TIM4_Init+0x110>)
 800057e:	f005 fc02 	bl	8005d86 <HAL_TIM_Base_Init>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000588:	f000 fc7a 	bl	8000e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800058c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000590:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000592:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000596:	4619      	mov	r1, r3
 8000598:	4824      	ldr	r0, [pc, #144]	@ (800062c <MX_TIM4_Init+0x110>)
 800059a:	f006 f8eb 	bl	8006774 <HAL_TIM_ConfigClockSource>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80005a4:	f000 fc6c 	bl	8000e80 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80005a8:	4820      	ldr	r0, [pc, #128]	@ (800062c <MX_TIM4_Init+0x110>)
 80005aa:	f005 fc85 	bl	8005eb8 <HAL_TIM_IC_Init>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80005b4:	f000 fc64 	bl	8000e80 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80005b8:	2304      	movs	r3, #4
 80005ba:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 80005bc:	2340      	movs	r3, #64	@ 0x40
 80005be:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80005c0:	2300      	movs	r3, #0
 80005c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80005c8:	f107 031c 	add.w	r3, r7, #28
 80005cc:	4619      	mov	r1, r3
 80005ce:	4817      	ldr	r0, [pc, #92]	@ (800062c <MX_TIM4_Init+0x110>)
 80005d0:	f006 f997 	bl	8006902 <HAL_TIM_SlaveConfigSynchro>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_TIM4_Init+0xc2>
  {
    Error_Handler();
 80005da:	f000 fc51 	bl	8000e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005e2:	2300      	movs	r3, #0
 80005e4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	4619      	mov	r1, r3
 80005ec:	480f      	ldr	r0, [pc, #60]	@ (800062c <MX_TIM4_Init+0x110>)
 80005ee:	f006 fcfb 	bl	8006fe8 <HAL_TIMEx_MasterConfigSynchronization>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 80005f8:	f000 fc42 	bl	8000e80 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000600:	2301      	movs	r3, #1
 8000602:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2200      	movs	r2, #0
 8000610:	4619      	mov	r1, r3
 8000612:	4806      	ldr	r0, [pc, #24]	@ (800062c <MX_TIM4_Init+0x110>)
 8000614:	f006 f812 	bl	800663c <HAL_TIM_IC_ConfigChannel>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 800061e:	f000 fc2f 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000622:	bf00      	nop
 8000624:	3740      	adds	r7, #64	@ 0x40
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000460 	.word	0x20000460
 8000630:	40000800 	.word	0x40000800

08000634 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000638:	4b11      	ldr	r3, [pc, #68]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 800063a:	4a12      	ldr	r2, [pc, #72]	@ (8000684 <MX_USART2_UART_Init+0x50>)
 800063c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800063e:	4b10      	ldr	r3, [pc, #64]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000640:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000644:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000646:	4b0e      	ldr	r3, [pc, #56]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800064c:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 800064e:	2200      	movs	r2, #0
 8000650:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000652:	4b0b      	ldr	r3, [pc, #44]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000658:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 800065a:	220c      	movs	r2, #12
 800065c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065e:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000660:	2200      	movs	r2, #0
 8000662:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000664:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000666:	2200      	movs	r2, #0
 8000668:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800066a:	4805      	ldr	r0, [pc, #20]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 800066c:	f006 fd2c 	bl	80070c8 <HAL_UART_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000676:	f000 fc03 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	200004a8 	.word	0x200004a8
 8000684:	40004400 	.word	0x40004400

08000688 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800068c:	4b11      	ldr	r3, [pc, #68]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 800068e:	4a12      	ldr	r2, [pc, #72]	@ (80006d8 <MX_USART3_UART_Init+0x50>)
 8000690:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000692:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 8000694:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000698:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800069a:	4b0e      	ldr	r3, [pc, #56]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80006a0:	4b0c      	ldr	r3, [pc, #48]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80006a6:	4b0b      	ldr	r3, [pc, #44]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80006ac:	4b09      	ldr	r3, [pc, #36]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006ae:	220c      	movs	r2, #12
 80006b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b2:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b8:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80006be:	4805      	ldr	r0, [pc, #20]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006c0:	f006 fd02 	bl	80070c8 <HAL_UART_Init>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80006ca:	f000 fbd9 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200004f0 	.word	0x200004f0
 80006d8:	40004800 	.word	0x40004800

080006dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006e2:	4b10      	ldr	r3, [pc, #64]	@ (8000724 <MX_DMA_Init+0x48>)
 80006e4:	695b      	ldr	r3, [r3, #20]
 80006e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000724 <MX_DMA_Init+0x48>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6153      	str	r3, [r2, #20]
 80006ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000724 <MX_DMA_Init+0x48>)
 80006f0:	695b      	ldr	r3, [r3, #20]
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2105      	movs	r1, #5
 80006fe:	200d      	movs	r0, #13
 8000700:	f001 f86b 	bl	80017da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000704:	200d      	movs	r0, #13
 8000706:	f001 f884 	bl	8001812 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2105      	movs	r1, #5
 800070e:	200f      	movs	r0, #15
 8000710:	f001 f863 	bl	80017da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000714:	200f      	movs	r0, #15
 8000716:	f001 f87c 	bl	8001812 <HAL_NVIC_EnableIRQ>

}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40021000 	.word	0x40021000

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	f107 0310 	add.w	r3, r7, #16
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073c:	4b40      	ldr	r3, [pc, #256]	@ (8000840 <MX_GPIO_Init+0x118>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	4a3f      	ldr	r2, [pc, #252]	@ (8000840 <MX_GPIO_Init+0x118>)
 8000742:	f043 0310 	orr.w	r3, r3, #16
 8000746:	6193      	str	r3, [r2, #24]
 8000748:	4b3d      	ldr	r3, [pc, #244]	@ (8000840 <MX_GPIO_Init+0x118>)
 800074a:	699b      	ldr	r3, [r3, #24]
 800074c:	f003 0310 	and.w	r3, r3, #16
 8000750:	60fb      	str	r3, [r7, #12]
 8000752:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000754:	4b3a      	ldr	r3, [pc, #232]	@ (8000840 <MX_GPIO_Init+0x118>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	4a39      	ldr	r2, [pc, #228]	@ (8000840 <MX_GPIO_Init+0x118>)
 800075a:	f043 0320 	orr.w	r3, r3, #32
 800075e:	6193      	str	r3, [r2, #24]
 8000760:	4b37      	ldr	r3, [pc, #220]	@ (8000840 <MX_GPIO_Init+0x118>)
 8000762:	699b      	ldr	r3, [r3, #24]
 8000764:	f003 0320 	and.w	r3, r3, #32
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076c:	4b34      	ldr	r3, [pc, #208]	@ (8000840 <MX_GPIO_Init+0x118>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a33      	ldr	r2, [pc, #204]	@ (8000840 <MX_GPIO_Init+0x118>)
 8000772:	f043 0304 	orr.w	r3, r3, #4
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b31      	ldr	r3, [pc, #196]	@ (8000840 <MX_GPIO_Init+0x118>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f003 0304 	and.w	r3, r3, #4
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000784:	4b2e      	ldr	r3, [pc, #184]	@ (8000840 <MX_GPIO_Init+0x118>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	4a2d      	ldr	r2, [pc, #180]	@ (8000840 <MX_GPIO_Init+0x118>)
 800078a:	f043 0308 	orr.w	r3, r3, #8
 800078e:	6193      	str	r3, [r2, #24]
 8000790:	4b2b      	ldr	r3, [pc, #172]	@ (8000840 <MX_GPIO_Init+0x118>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f003 0308 	and.w	r3, r3, #8
 8000798:	603b      	str	r3, [r7, #0]
 800079a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Sonar_IRQ_Pin, GPIO_PIN_RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 80007a2:	4828      	ldr	r0, [pc, #160]	@ (8000844 <MX_GPIO_Init+0x11c>)
 80007a4:	f001 fc99 	bl	80020da <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Trig_Pin|SPI_IRQ_Pin, GPIO_PIN_RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	f44f 7190 	mov.w	r1, #288	@ 0x120
 80007ae:	4826      	ldr	r0, [pc, #152]	@ (8000848 <MX_GPIO_Init+0x120>)
 80007b0:	f001 fc93 	bl	80020da <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007ba:	4b24      	ldr	r3, [pc, #144]	@ (800084c <MX_GPIO_Init+0x124>)
 80007bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007c2:	f107 0310 	add.w	r3, r7, #16
 80007c6:	4619      	mov	r1, r3
 80007c8:	481f      	ldr	r0, [pc, #124]	@ (8000848 <MX_GPIO_Init+0x120>)
 80007ca:	f001 faeb 	bl	8001da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007ce:	2320      	movs	r3, #32
 80007d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d2:	2301      	movs	r3, #1
 80007d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007da:	2302      	movs	r3, #2
 80007dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007de:	f107 0310 	add.w	r3, r7, #16
 80007e2:	4619      	mov	r1, r3
 80007e4:	4817      	ldr	r0, [pc, #92]	@ (8000844 <MX_GPIO_Init+0x11c>)
 80007e6:	f001 fadd 	bl	8001da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_Pin SPI_IRQ_Pin */
  GPIO_InitStruct.Pin = Trig_Pin|SPI_IRQ_Pin;
 80007ea:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80007ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f0:	2301      	movs	r3, #1
 80007f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007f4:	2302      	movs	r3, #2
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	2302      	movs	r3, #2
 80007fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007fc:	f107 0310 	add.w	r3, r7, #16
 8000800:	4619      	mov	r1, r3
 8000802:	4811      	ldr	r0, [pc, #68]	@ (8000848 <MX_GPIO_Init+0x120>)
 8000804:	f001 face 	bl	8001da4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sonar_IRQ_Pin */
  GPIO_InitStruct.Pin = Sonar_IRQ_Pin;
 8000808:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800080c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080e:	2301      	movs	r3, #1
 8000810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000812:	2302      	movs	r3, #2
 8000814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000816:	2302      	movs	r3, #2
 8000818:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Sonar_IRQ_GPIO_Port, &GPIO_InitStruct);
 800081a:	f107 0310 	add.w	r3, r7, #16
 800081e:	4619      	mov	r1, r3
 8000820:	4808      	ldr	r0, [pc, #32]	@ (8000844 <MX_GPIO_Init+0x11c>)
 8000822:	f001 fabf 	bl	8001da4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2105      	movs	r1, #5
 800082a:	2028      	movs	r0, #40	@ 0x28
 800082c:	f000 ffd5 	bl	80017da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000830:	2028      	movs	r0, #40	@ 0x28
 8000832:	f000 ffee 	bl	8001812 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000836:	bf00      	nop
 8000838:	3720      	adds	r7, #32
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40021000 	.word	0x40021000
 8000844:	40010800 	.word	0x40010800
 8000848:	40011000 	.word	0x40011000
 800084c:	10110000 	.word	0x10110000

08000850 <Task_DEBUG>:
/* USER CODE BEGIN 4 */




void Task_DEBUG(void *pvParameters){
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af02      	add	r7, sp, #8
 8000856:	6078      	str	r0, [r7, #4]
	for(;;){
		printf("\nCO : %u/10 ppm\nIMU: %u\nSonar: %d\nReport: %u\n",
 8000858:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <Task_DEBUG+0x34>)
 800085a:	881b      	ldrh	r3, [r3, #0]
 800085c:	4619      	mov	r1, r3
 800085e:	4b0a      	ldr	r3, [pc, #40]	@ (8000888 <Task_DEBUG+0x38>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	4618      	mov	r0, r3
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <Task_DEBUG+0x3c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a09      	ldr	r2, [pc, #36]	@ (8000890 <Task_DEBUG+0x40>)
 800086a:	7812      	ldrb	r2, [r2, #0]
 800086c:	9200      	str	r2, [sp, #0]
 800086e:	4602      	mov	r2, r0
 8000870:	4808      	ldr	r0, [pc, #32]	@ (8000894 <Task_DEBUG+0x44>)
 8000872:	f009 f8c3 	bl	80099fc <iprintf>
				CO_PPM, IMU_accident_bool, SONAR_distance, REPORT_spi_ok);

		vTaskDelay(pdMS_TO_TICKS(1000));
 8000876:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800087a:	f007 ff67 	bl	800874c <vTaskDelay>
		printf("\nCO : %u/10 ppm\nIMU: %u\nSonar: %d\nReport: %u\n",
 800087e:	bf00      	nop
 8000880:	e7ea      	b.n	8000858 <Task_DEBUG+0x8>
 8000882:	bf00      	nop
 8000884:	2000058e 	.word	0x2000058e
 8000888:	2000059a 	.word	0x2000059a
 800088c:	200005a8 	.word	0x200005a8
 8000890:	200005b0 	.word	0x200005b0
 8000894:	0800a974 	.word	0x0800a974

08000898 <CO_Init>:





void CO_Init(void){
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
	  HAL_UART_Receive_DMA(&huart3, CO_UART_RxBuffer, 9);	// CO Sensor UART , TODO: Interrupt  DMA 
 800089c:	2209      	movs	r2, #9
 800089e:	4903      	ldr	r1, [pc, #12]	@ (80008ac <CO_Init+0x14>)
 80008a0:	4803      	ldr	r0, [pc, #12]	@ (80008b0 <CO_Init+0x18>)
 80008a2:	f006 fcec 	bl	800727e <HAL_UART_Receive_DMA>
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000584 	.word	0x20000584
 80008b0:	200004f0 	.word	0x200004f0

080008b4 <Task_CO>:

// Deferred interrupt Processing
void Task_CO( void *pvParameters )
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
	uint32_t ulNotifiedValue;
	pvParameters = pvParameters;	// for compiler warning
	uint16_t temp_co_ppm;

	for(;;) {
		ulNotifiedValue = ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(1500));	//    . & 1.5 
 80008bc:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80008c0:	2001      	movs	r0, #1
 80008c2:	f008 fab3 	bl	8008e2c <ulTaskNotifyTake>
 80008c6:	60f8      	str	r0, [r7, #12]
//		printf("(0=CO timeout): %u\n", ulNotifiedValue);

		temp_co_ppm = ((CO_UART_RxBuffer[4] << 8) | CO_UART_RxBuffer[5]);		// Corrected formula
 80008c8:	4b09      	ldr	r3, [pc, #36]	@ (80008f0 <Task_CO+0x3c>)
 80008ca:	791b      	ldrb	r3, [r3, #4]
 80008cc:	b21b      	sxth	r3, r3
 80008ce:	021b      	lsls	r3, r3, #8
 80008d0:	b21a      	sxth	r2, r3
 80008d2:	4b07      	ldr	r3, [pc, #28]	@ (80008f0 <Task_CO+0x3c>)
 80008d4:	795b      	ldrb	r3, [r3, #5]
 80008d6:	b21b      	sxth	r3, r3
 80008d8:	4313      	orrs	r3, r2
 80008da:	b21b      	sxth	r3, r3
 80008dc:	817b      	strh	r3, [r7, #10]

		taskENTER_CRITICAL();
 80008de:	f008 fcdd 	bl	800929c <vPortEnterCritical>
		CO_PPM = temp_co_ppm;
 80008e2:	4a04      	ldr	r2, [pc, #16]	@ (80008f4 <Task_CO+0x40>)
 80008e4:	897b      	ldrh	r3, [r7, #10]
 80008e6:	8013      	strh	r3, [r2, #0]
		taskEXIT_CRITICAL();
 80008e8:	f008 fd08 	bl	80092fc <vPortExitCritical>
		ulNotifiedValue = ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(1500));	//    . & 1.5 
 80008ec:	bf00      	nop
 80008ee:	e7e5      	b.n	80008bc <Task_CO+0x8>
 80008f0:	20000584 	.word	0x20000584
 80008f4:	2000058e 	.word	0x2000058e

080008f8 <HAL_UART_RxCpltCallback>:
	}

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

	if (huart->Instance == USART3)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a0e      	ldr	r2, [pc, #56]	@ (8000940 <HAL_UART_RxCpltCallback+0x48>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d115      	bne.n	8000936 <HAL_UART_RxCpltCallback+0x3e>
	{
		xHigherPriorityTaskWoken = pdFALSE;
 800090a:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <HAL_UART_RxCpltCallback+0x4c>)
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xCOHandle, &xHigherPriorityTaskWoken);
 8000910:	4b0d      	ldr	r3, [pc, #52]	@ (8000948 <HAL_UART_RxCpltCallback+0x50>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	490b      	ldr	r1, [pc, #44]	@ (8000944 <HAL_UART_RxCpltCallback+0x4c>)
 8000916:	4618      	mov	r0, r3
 8000918:	f008 fad4 	bl	8008ec4 <vTaskNotifyGiveFromISR>
		HAL_UART_Receive_DMA(&huart3, CO_UART_RxBuffer, 9);		// 9 byte 
 800091c:	2209      	movs	r2, #9
 800091e:	490b      	ldr	r1, [pc, #44]	@ (800094c <HAL_UART_RxCpltCallback+0x54>)
 8000920:	480b      	ldr	r0, [pc, #44]	@ (8000950 <HAL_UART_RxCpltCallback+0x58>)
 8000922:	f006 fcac 	bl	800727e <HAL_UART_Receive_DMA>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 8000926:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <HAL_UART_RxCpltCallback+0x5c>)
 8000928:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	f3bf 8f4f 	dsb	sy
 8000932:	f3bf 8f6f 	isb	sy
	}
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40004800 	.word	0x40004800
 8000944:	200005b4 	.word	0x200005b4
 8000948:	20000580 	.word	0x20000580
 800094c:	20000584 	.word	0x20000584
 8000950:	200004f0 	.word	0x200004f0
 8000954:	e000ed04 	.word	0xe000ed04

08000958 <IMU_Init>:




// (26.02.18)
void IMU_Init(void){
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af04      	add	r7, sp, #16
	uint16_t 	IMU_ctrl_reg1_addr = 0x20;	// CTRL_RRG1 
 800095e:	2320      	movs	r3, #32
 8000960:	80fb      	strh	r3, [r7, #6]
	uint8_t 	config = 0b01010111;	// ODR 100Hz, xyz  (Normal ), datasheet p35
 8000962:	2357      	movs	r3, #87	@ 0x57
 8000964:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c2, (LIS3DH_ADDR << 1), IMU_ctrl_reg1_addr, I2C_MEMADD_SIZE_8BIT, &config, 1, 100);
 8000966:	88fa      	ldrh	r2, [r7, #6]
 8000968:	2364      	movs	r3, #100	@ 0x64
 800096a:	9302      	str	r3, [sp, #8]
 800096c:	2301      	movs	r3, #1
 800096e:	9301      	str	r3, [sp, #4]
 8000970:	1d7b      	adds	r3, r7, #5
 8000972:	9300      	str	r3, [sp, #0]
 8000974:	2301      	movs	r3, #1
 8000976:	2130      	movs	r1, #48	@ 0x30
 8000978:	4803      	ldr	r0, [pc, #12]	@ (8000988 <IMU_Init+0x30>)
 800097a:	f001 fd59 	bl	8002430 <HAL_I2C_Mem_Write>
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	20000328 	.word	0x20000328

0800098c <Task_IMU>:

void Task_IMU( void *pvParameters )
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af02      	add	r7, sp, #8
 8000992:	6078      	str	r0, [r7, #4]
//	const char *pcTaskName = "Task_IMU";
//	printf("%s is running\n", pcTaskName);fflush(stdout);
	pvParameters = pvParameters;	// for compiler warning

	TickType_t xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
 8000994:	f008 f826 	bl	80089e4 <xTaskGetTickCount>
 8000998:	4603      	mov	r3, r0
 800099a:	60bb      	str	r3, [r7, #8]

	HAL_StatusTypeDef status;

	for(;;){
		// I2C(DMA) IMU 
		status = HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3DH_ADDR << 1), (0x28 | 0x80),
 800099c:	2306      	movs	r3, #6
 800099e:	9301      	str	r3, [sp, #4]
 80009a0:	4b38      	ldr	r3, [pc, #224]	@ (8000a84 <Task_IMU+0xf8>)
 80009a2:	9300      	str	r3, [sp, #0]
 80009a4:	2301      	movs	r3, #1
 80009a6:	22a8      	movs	r2, #168	@ 0xa8
 80009a8:	2130      	movs	r1, #48	@ 0x30
 80009aa:	4837      	ldr	r0, [pc, #220]	@ (8000a88 <Task_IMU+0xfc>)
 80009ac:	f001 fe3a 	bl	8002624 <HAL_I2C_Mem_Read_DMA>
 80009b0:	4603      	mov	r3, r0
 80009b2:	73fb      	strb	r3, [r7, #15]
										I2C_MEMADD_SIZE_8BIT, IMU_I2C_RxBuffer, 6);	// IMU  6byte 
		if (status == HAL_OK) {
 80009b4:	7bfb      	ldrb	r3, [r7, #15]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d158      	bne.n	8000a6c <Task_IMU+0xe0>
			if (ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(5))) {
 80009ba:	2105      	movs	r1, #5
 80009bc:	2001      	movs	r0, #1
 80009be:	f008 fa35 	bl	8008e2c <ulTaskNotifyTake>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d04d      	beq.n	8000a64 <Task_IMU+0xd8>
				//   
				x = (int16_t)((IMU_I2C_RxBuffer[1] << 8) | IMU_I2C_RxBuffer[0]);
 80009c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000a84 <Task_IMU+0xf8>)
 80009ca:	785b      	ldrb	r3, [r3, #1]
 80009cc:	b21b      	sxth	r3, r3
 80009ce:	021b      	lsls	r3, r3, #8
 80009d0:	b21a      	sxth	r2, r3
 80009d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a84 <Task_IMU+0xf8>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	b21b      	sxth	r3, r3
 80009d8:	4313      	orrs	r3, r2
 80009da:	b21a      	sxth	r2, r3
 80009dc:	4b2b      	ldr	r3, [pc, #172]	@ (8000a8c <Task_IMU+0x100>)
 80009de:	801a      	strh	r2, [r3, #0]
				y = (int16_t)((IMU_I2C_RxBuffer[3] << 8) | IMU_I2C_RxBuffer[2]);
 80009e0:	4b28      	ldr	r3, [pc, #160]	@ (8000a84 <Task_IMU+0xf8>)
 80009e2:	78db      	ldrb	r3, [r3, #3]
 80009e4:	b21b      	sxth	r3, r3
 80009e6:	021b      	lsls	r3, r3, #8
 80009e8:	b21a      	sxth	r2, r3
 80009ea:	4b26      	ldr	r3, [pc, #152]	@ (8000a84 <Task_IMU+0xf8>)
 80009ec:	789b      	ldrb	r3, [r3, #2]
 80009ee:	b21b      	sxth	r3, r3
 80009f0:	4313      	orrs	r3, r2
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	4b26      	ldr	r3, [pc, #152]	@ (8000a90 <Task_IMU+0x104>)
 80009f6:	801a      	strh	r2, [r3, #0]
				z = (int16_t)((IMU_I2C_RxBuffer[5] << 8) | IMU_I2C_RxBuffer[4]);
 80009f8:	4b22      	ldr	r3, [pc, #136]	@ (8000a84 <Task_IMU+0xf8>)
 80009fa:	795b      	ldrb	r3, [r3, #5]
 80009fc:	b21b      	sxth	r3, r3
 80009fe:	021b      	lsls	r3, r3, #8
 8000a00:	b21a      	sxth	r2, r3
 8000a02:	4b20      	ldr	r3, [pc, #128]	@ (8000a84 <Task_IMU+0xf8>)
 8000a04:	791b      	ldrb	r3, [r3, #4]
 8000a06:	b21b      	sxth	r3, r3
 8000a08:	4313      	orrs	r3, r2
 8000a0a:	b21a      	sxth	r2, r3
 8000a0c:	4b21      	ldr	r3, [pc, #132]	@ (8000a94 <Task_IMU+0x108>)
 8000a0e:	801a      	strh	r2, [r3, #0]
				if (y > 14000 || y < -14000 || x > 14000 || x < -14000){
 8000a10:	4b1f      	ldr	r3, [pc, #124]	@ (8000a90 <Task_IMU+0x104>)
 8000a12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a16:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	dc12      	bgt.n	8000a44 <Task_IMU+0xb8>
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a90 <Task_IMU+0x104>)
 8000a20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a24:	4a1c      	ldr	r2, [pc, #112]	@ (8000a98 <Task_IMU+0x10c>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	db0c      	blt.n	8000a44 <Task_IMU+0xb8>
 8000a2a:	4b18      	ldr	r3, [pc, #96]	@ (8000a8c <Task_IMU+0x100>)
 8000a2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a30:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 8000a34:	4293      	cmp	r3, r2
 8000a36:	dc05      	bgt.n	8000a44 <Task_IMU+0xb8>
 8000a38:	4b14      	ldr	r3, [pc, #80]	@ (8000a8c <Task_IMU+0x100>)
 8000a3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a3e:	4a16      	ldr	r2, [pc, #88]	@ (8000a98 <Task_IMU+0x10c>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	da07      	bge.n	8000a54 <Task_IMU+0xc8>
//					printf("ACCIDENT OCCURED!\n");
					taskENTER_CRITICAL();
 8000a44:	f008 fc2a 	bl	800929c <vPortEnterCritical>
					IMU_accident_bool = 1;
 8000a48:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <Task_IMU+0x110>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	701a      	strb	r2, [r3, #0]
					taskEXIT_CRITICAL();
 8000a4e:	f008 fc55 	bl	80092fc <vPortExitCritical>
 8000a52:	e010      	b.n	8000a76 <Task_IMU+0xea>
				}
				else{
					taskENTER_CRITICAL();
 8000a54:	f008 fc22 	bl	800929c <vPortEnterCritical>
					IMU_accident_bool = 0;
 8000a58:	4b10      	ldr	r3, [pc, #64]	@ (8000a9c <Task_IMU+0x110>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
					taskEXIT_CRITICAL();
 8000a5e:	f008 fc4d 	bl	80092fc <vPortExitCritical>
 8000a62:	e008      	b.n	8000a76 <Task_IMU+0xea>
				}
			}
			else{
				// DMA    
				printf("IMU DMA Timeout!\n");
 8000a64:	480e      	ldr	r0, [pc, #56]	@ (8000aa0 <Task_IMU+0x114>)
 8000a66:	f009 f831 	bl	8009acc <puts>
 8000a6a:	e004      	b.n	8000a76 <Task_IMU+0xea>
			}
		}
		else{
			// I2C  
			printf("I2C Error status: %d\n", status);	// 2(dma busy), 1(error)
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	4619      	mov	r1, r3
 8000a70:	480c      	ldr	r0, [pc, #48]	@ (8000aa4 <Task_IMU+0x118>)
 8000a72:	f008 ffc3 	bl	80099fc <iprintf>
		}

		// Task  10ms
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(30));
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	211e      	movs	r1, #30
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f007 fde5 	bl	800864c <vTaskDelayUntil>
		status = HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3DH_ADDR << 1), (0x28 | 0x80),
 8000a82:	e78b      	b.n	800099c <Task_IMU+0x10>
 8000a84:	20000594 	.word	0x20000594
 8000a88:	20000328 	.word	0x20000328
 8000a8c:	2000059c 	.word	0x2000059c
 8000a90:	2000059e 	.word	0x2000059e
 8000a94:	200005a0 	.word	0x200005a0
 8000a98:	ffffc950 	.word	0xffffc950
 8000a9c:	2000059a 	.word	0x2000059a
 8000aa0:	0800a9a4 	.word	0x0800a9a4
 8000aa4:	0800a9b8 	.word	0x0800a9b8

08000aa8 <HAL_I2C_MemRxCpltCallback>:
	}
}

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

    if (hi2c->Instance == I2C2) {
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae4 <HAL_I2C_MemRxCpltCallback+0x3c>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d110      	bne.n	8000adc <HAL_I2C_MemRxCpltCallback+0x34>
		xHigherPriorityTaskWoken = pdFALSE;
 8000aba:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae8 <HAL_I2C_MemRxCpltCallback+0x40>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xIMUHandle, &xHigherPriorityTaskWoken);
 8000ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8000aec <HAL_I2C_MemRxCpltCallback+0x44>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4908      	ldr	r1, [pc, #32]	@ (8000ae8 <HAL_I2C_MemRxCpltCallback+0x40>)
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f008 f9fc 	bl	8008ec4 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 8000acc:	4b08      	ldr	r3, [pc, #32]	@ (8000af0 <HAL_I2C_MemRxCpltCallback+0x48>)
 8000ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	f3bf 8f4f 	dsb	sy
 8000ad8:	f3bf 8f6f 	isb	sy
    }
}
 8000adc:	bf00      	nop
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40005800 	.word	0x40005800
 8000ae8:	200005b8 	.word	0x200005b8
 8000aec:	20000590 	.word	0x20000590
 8000af0:	e000ed04 	.word	0xe000ed04

08000af4 <Sonar_Init>:




// (26.02.18)
void Sonar_Init(void){
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
	// .
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr

08000b00 <Task_Sonar>:

void Task_Sonar( void *pvParameters ){
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
//	printf("%s is running\n", pcTaskName);
	pvParameters = pvParameters;	// for compiler warning

	for (;;){
		// Input Capture  
		HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000b08:	2100      	movs	r1, #0
 8000b0a:	482f      	ldr	r0, [pc, #188]	@ (8000bc8 <Task_Sonar+0xc8>)
 8000b0c:	f005 faec 	bl	80060e8 <HAL_TIM_IC_Start_IT>

		// 10us  
		HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 8000b10:	2201      	movs	r2, #1
 8000b12:	2120      	movs	r1, #32
 8000b14:	482d      	ldr	r0, [pc, #180]	@ (8000bcc <Task_Sonar+0xcc>)
 8000b16:	f001 fae0 	bl	80020da <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc8 <Task_Sonar+0xc8>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2200      	movs	r2, #0
 8000b20:	625a      	str	r2, [r3, #36]	@ 0x24
		while (__HAL_TIM_GET_COUNTER(&htim4) < 10);	// delay 10us
 8000b22:	bf00      	nop
 8000b24:	4b28      	ldr	r3, [pc, #160]	@ (8000bc8 <Task_Sonar+0xc8>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b2a:	2b09      	cmp	r3, #9
 8000b2c:	d9fa      	bls.n	8000b24 <Task_Sonar+0x24>
		HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2120      	movs	r1, #32
 8000b32:	4826      	ldr	r0, [pc, #152]	@ (8000bcc <Task_Sonar+0xcc>)
 8000b34:	f001 fad1 	bl	80020da <HAL_GPIO_WritePin>

		//     ( 40ms)
		if (ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(40)) == pdPASS)
 8000b38:	2128      	movs	r1, #40	@ 0x28
 8000b3a:	2001      	movs	r0, #1
 8000b3c:	f008 f976 	bl	8008e2c <ulTaskNotifyTake>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d129      	bne.n	8000b9a <Task_Sonar+0x9a>
		{
			if (SONAR_distance < 15 && SONAR_distance > 0) {
 8000b46:	4b22      	ldr	r3, [pc, #136]	@ (8000bd0 <Task_Sonar+0xd0>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	2b0e      	cmp	r3, #14
 8000b4c:	dc0a      	bgt.n	8000b64 <Task_Sonar+0x64>
 8000b4e:	4b20      	ldr	r3, [pc, #128]	@ (8000bd0 <Task_Sonar+0xd0>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	dd06      	ble.n	8000b64 <Task_Sonar+0x64>
				HAL_GPIO_WritePin(Sonar_IRQ_GPIO_Port, Sonar_IRQ_Pin, GPIO_PIN_SET);
 8000b56:	2201      	movs	r2, #1
 8000b58:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b5c:	481d      	ldr	r0, [pc, #116]	@ (8000bd4 <Task_Sonar+0xd4>)
 8000b5e:	f001 fabc 	bl	80020da <HAL_GPIO_WritePin>
 8000b62:	e02c      	b.n	8000bbe <Task_Sonar+0xbe>
//				printf(" \n");
			}
			else if (SONAR_distance > 400){
 8000b64:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd0 <Task_Sonar+0xd0>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000b6c:	dd0e      	ble.n	8000b8c <Task_Sonar+0x8c>
				HAL_GPIO_WritePin(Sonar_IRQ_GPIO_Port, Sonar_IRQ_Pin, GPIO_PIN_RESET);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b74:	4817      	ldr	r0, [pc, #92]	@ (8000bd4 <Task_Sonar+0xd4>)
 8000b76:	f001 fab0 	bl	80020da <HAL_GPIO_WritePin>
				taskENTER_CRITICAL();
 8000b7a:	f008 fb8f 	bl	800929c <vPortEnterCritical>
				SONAR_distance = -1;
 8000b7e:	4b14      	ldr	r3, [pc, #80]	@ (8000bd0 <Task_Sonar+0xd0>)
 8000b80:	f04f 32ff 	mov.w	r2, #4294967295
 8000b84:	601a      	str	r2, [r3, #0]
				taskEXIT_CRITICAL();
 8000b86:	f008 fbb9 	bl	80092fc <vPortExitCritical>
 8000b8a:	e018      	b.n	8000bbe <Task_Sonar+0xbe>
			}
			else{
				HAL_GPIO_WritePin(Sonar_IRQ_GPIO_Port, Sonar_IRQ_Pin, GPIO_PIN_RESET);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b92:	4810      	ldr	r0, [pc, #64]	@ (8000bd4 <Task_Sonar+0xd4>)
 8000b94:	f001 faa1 	bl	80020da <HAL_GPIO_WritePin>
 8000b98:	e011      	b.n	8000bbe <Task_Sonar+0xbe>
			}
		}
		else
		{
			//        
			HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_1);
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	480a      	ldr	r0, [pc, #40]	@ (8000bc8 <Task_Sonar+0xc8>)
 8000b9e:	f005 fbaf 	bl	8006300 <HAL_TIM_IC_Stop_IT>
//			printf("Echo  \n");
			HAL_GPIO_WritePin(Sonar_IRQ_GPIO_Port, Sonar_IRQ_Pin, GPIO_PIN_RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ba8:	480a      	ldr	r0, [pc, #40]	@ (8000bd4 <Task_Sonar+0xd4>)
 8000baa:	f001 fa96 	bl	80020da <HAL_GPIO_WritePin>
			taskENTER_CRITICAL();
 8000bae:	f008 fb75 	bl	800929c <vPortEnterCritical>
			SONAR_distance = -1;
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <Task_Sonar+0xd0>)
 8000bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000bb8:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8000bba:	f008 fb9f 	bl	80092fc <vPortExitCritical>
		}

		vTaskDelay(pdMS_TO_TICKS(10));
 8000bbe:	200a      	movs	r0, #10
 8000bc0:	f007 fdc4 	bl	800874c <vTaskDelay>
		HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000bc4:	e7a0      	b.n	8000b08 <Task_Sonar+0x8>
 8000bc6:	bf00      	nop
 8000bc8:	20000460 	.word	0x20000460
 8000bcc:	40011000 	.word	0x40011000
 8000bd0:	200005a8 	.word	0x200005a8
 8000bd4:	40010800 	.word	0x40010800

08000bd8 <HAL_TIM_IC_CaptureCallback>:
	}
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4){
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a2b      	ldr	r2, [pc, #172]	@ (8000c94 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d14f      	bne.n	8000c8a <HAL_TIM_IC_CaptureCallback+0xb2>
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET)
 8000bea:	2140      	movs	r1, #64	@ 0x40
 8000bec:	482a      	ldr	r0, [pc, #168]	@ (8000c98 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000bee:	f001 fa5d 	bl	80020ac <HAL_GPIO_ReadPin>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d114      	bne.n	8000c22 <HAL_TIM_IC_CaptureCallback+0x4a>
		{
			// Rising Edge
			//   0  ( )
			__HAL_TIM_SET_COUNTER(htim, 0);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	625a      	str	r2, [r3, #36]	@ 0x24

			//   Falling Edge   
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	6a1a      	ldr	r2, [r3, #32]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f022 020a 	bic.w	r2, r2, #10
 8000c0e:	621a      	str	r2, [r3, #32]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	6a1a      	ldr	r2, [r3, #32]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f042 0202 	orr.w	r2, r2, #2
 8000c1e:	621a      	str	r2, [r3, #32]
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
			vTaskNotifyGiveFromISR(xSonarHandle, &xHigherPriorityTaskWoken);
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
		}
	}
}
 8000c20:	e033      	b.n	8000c8a <HAL_TIM_IC_CaptureCallback+0xb2>
			uint32_t duration = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000c22:	2100      	movs	r1, #0
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f005 feaf 	bl	8006988 <HAL_TIM_ReadCapturedValue>
 8000c2a:	60f8      	str	r0, [r7, #12]
			SONAR_distance = duration / 58;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8000c9c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000c30:	fba2 2303 	umull	r2, r3, r2, r3
 8000c34:	095b      	lsrs	r3, r3, #5
 8000c36:	461a      	mov	r2, r3
 8000c38:	4b19      	ldr	r3, [pc, #100]	@ (8000ca0 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000c3a:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	6a1a      	ldr	r2, [r3, #32]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f022 020a 	bic.w	r2, r2, #10
 8000c4a:	621a      	str	r2, [r3, #32]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	6a12      	ldr	r2, [r2, #32]
 8000c56:	621a      	str	r2, [r3, #32]
			HAL_TIM_IC_Stop_IT(htim, TIM_CHANNEL_1);
 8000c58:	2100      	movs	r1, #0
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f005 fb50 	bl	8006300 <HAL_TIM_IC_Stop_IT>
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000c60:	2300      	movs	r3, #0
 8000c62:	60bb      	str	r3, [r7, #8]
			vTaskNotifyGiveFromISR(xSonarHandle, &xHigherPriorityTaskWoken);
 8000c64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca4 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f107 0208 	add.w	r2, r7, #8
 8000c6c:	4611      	mov	r1, r2
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f008 f928 	bl	8008ec4 <vTaskNotifyGiveFromISR>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d007      	beq.n	8000c8a <HAL_TIM_IC_CaptureCallback+0xb2>
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000c7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	f3bf 8f4f 	dsb	sy
 8000c86:	f3bf 8f6f 	isb	sy
}
 8000c8a:	bf00      	nop
 8000c8c:	3710      	adds	r7, #16
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40000800 	.word	0x40000800
 8000c98:	40010c00 	.word	0x40010c00
 8000c9c:	8d3dcb09 	.word	0x8d3dcb09
 8000ca0:	200005a8 	.word	0x200005a8
 8000ca4:	200005a4 	.word	0x200005a4
 8000ca8:	e000ed04 	.word	0xe000ed04

08000cac <Task_Report>:





void Task_Report( void *pvParameters ){
 8000cac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cae:	b089      	sub	sp, #36	@ 0x24
 8000cb0:	af04      	add	r7, sp, #16
 8000cb2:	6078      	str	r0, [r7, #4]
//	const char *pcTaskName = "Task_Report";
//	printf("%s is running\n", pcTaskName);
	pvParameters = pvParameters;	// for compiler warning
	static uint8_t report_spi[7];		//  : CO_PPM(2) + distance(4) + IMU_accident_bool(1) =  7
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8000cb4:	f007 fe96 	bl	80089e4 <xTaskGetTickCount>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	60bb      	str	r3, [r7, #8]
	HAL_StatusTypeDef spi_status;
	HAL_StatusTypeDef status = HAL_TIM_Base_Start(&htim3);
 8000cbc:	4853      	ldr	r0, [pc, #332]	@ (8000e0c <Task_Report+0x160>)
 8000cbe:	f005 f8b1 	bl	8005e24 <HAL_TIM_Base_Start>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK){
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d002      	beq.n	8000cd2 <Task_Report+0x26>
		printf("TIM3  !!\n");
 8000ccc:	4850      	ldr	r0, [pc, #320]	@ (8000e10 <Task_Report+0x164>)
 8000cce:	f008 fefd 	bl	8009acc <puts>
	}
	HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1);
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	484d      	ldr	r0, [pc, #308]	@ (8000e0c <Task_Report+0x160>)
 8000cd6:	f005 f947 	bl	8005f68 <HAL_TIM_IC_Start>

	for (;;){
		taskENTER_CRITICAL();
 8000cda:	f008 fadf 	bl	800929c <vPortEnterCritical>
		report_spi[0] = (uint8_t)(CO_PPM >> 8);
 8000cde:	4b4d      	ldr	r3, [pc, #308]	@ (8000e14 <Task_Report+0x168>)
 8000ce0:	881b      	ldrh	r3, [r3, #0]
 8000ce2:	0a1b      	lsrs	r3, r3, #8
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	4b4b      	ldr	r3, [pc, #300]	@ (8000e18 <Task_Report+0x16c>)
 8000cea:	701a      	strb	r2, [r3, #0]
		report_spi[1] = (uint8_t)(CO_PPM & 0xFF);
 8000cec:	4b49      	ldr	r3, [pc, #292]	@ (8000e14 <Task_Report+0x168>)
 8000cee:	881b      	ldrh	r3, [r3, #0]
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	4b49      	ldr	r3, [pc, #292]	@ (8000e18 <Task_Report+0x16c>)
 8000cf4:	705a      	strb	r2, [r3, #1]
		report_spi[2] = (uint8_t)(SONAR_distance >> 24);
 8000cf6:	4b49      	ldr	r3, [pc, #292]	@ (8000e1c <Task_Report+0x170>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	161b      	asrs	r3, r3, #24
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4b46      	ldr	r3, [pc, #280]	@ (8000e18 <Task_Report+0x16c>)
 8000d00:	709a      	strb	r2, [r3, #2]
		report_spi[3] = (uint8_t)(SONAR_distance >> 16);
 8000d02:	4b46      	ldr	r3, [pc, #280]	@ (8000e1c <Task_Report+0x170>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	141b      	asrs	r3, r3, #16
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	4b43      	ldr	r3, [pc, #268]	@ (8000e18 <Task_Report+0x16c>)
 8000d0c:	70da      	strb	r2, [r3, #3]
		report_spi[4] = (uint8_t)(SONAR_distance >> 8);
 8000d0e:	4b43      	ldr	r3, [pc, #268]	@ (8000e1c <Task_Report+0x170>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	121b      	asrs	r3, r3, #8
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b40      	ldr	r3, [pc, #256]	@ (8000e18 <Task_Report+0x16c>)
 8000d18:	711a      	strb	r2, [r3, #4]
		report_spi[5] = (uint8_t)(SONAR_distance & 0xFF);
 8000d1a:	4b40      	ldr	r3, [pc, #256]	@ (8000e1c <Task_Report+0x170>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	4b3d      	ldr	r3, [pc, #244]	@ (8000e18 <Task_Report+0x16c>)
 8000d22:	715a      	strb	r2, [r3, #5]
		report_spi[6] = IMU_accident_bool;
 8000d24:	4b3e      	ldr	r3, [pc, #248]	@ (8000e20 <Task_Report+0x174>)
 8000d26:	781a      	ldrb	r2, [r3, #0]
 8000d28:	4b3b      	ldr	r3, [pc, #236]	@ (8000e18 <Task_Report+0x16c>)
 8000d2a:	719a      	strb	r2, [r3, #6]
		taskEXIT_CRITICAL();
 8000d2c:	f008 fae6 	bl	80092fc <vPortExitCritical>

#ifdef DEBUG
		printf("Tx : %02X %02X %02X %02X %02X %02X %02X\n",
				report_spi[0], report_spi[1], report_spi[2], report_spi[3],
 8000d30:	4b39      	ldr	r3, [pc, #228]	@ (8000e18 <Task_Report+0x16c>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
		printf("Tx : %02X %02X %02X %02X %02X %02X %02X\n",
 8000d34:	461c      	mov	r4, r3
				report_spi[0], report_spi[1], report_spi[2], report_spi[3],
 8000d36:	4b38      	ldr	r3, [pc, #224]	@ (8000e18 <Task_Report+0x16c>)
 8000d38:	785b      	ldrb	r3, [r3, #1]
		printf("Tx : %02X %02X %02X %02X %02X %02X %02X\n",
 8000d3a:	461d      	mov	r5, r3
				report_spi[0], report_spi[1], report_spi[2], report_spi[3],
 8000d3c:	4b36      	ldr	r3, [pc, #216]	@ (8000e18 <Task_Report+0x16c>)
 8000d3e:	789b      	ldrb	r3, [r3, #2]
		printf("Tx : %02X %02X %02X %02X %02X %02X %02X\n",
 8000d40:	461e      	mov	r6, r3
				report_spi[0], report_spi[1], report_spi[2], report_spi[3],
 8000d42:	4b35      	ldr	r3, [pc, #212]	@ (8000e18 <Task_Report+0x16c>)
 8000d44:	78db      	ldrb	r3, [r3, #3]
		printf("Tx : %02X %02X %02X %02X %02X %02X %02X\n",
 8000d46:	461a      	mov	r2, r3
				report_spi[4], report_spi[5], report_spi[6]);
 8000d48:	4b33      	ldr	r3, [pc, #204]	@ (8000e18 <Task_Report+0x16c>)
 8000d4a:	791b      	ldrb	r3, [r3, #4]
		printf("Tx : %02X %02X %02X %02X %02X %02X %02X\n",
 8000d4c:	4619      	mov	r1, r3
				report_spi[4], report_spi[5], report_spi[6]);
 8000d4e:	4b32      	ldr	r3, [pc, #200]	@ (8000e18 <Task_Report+0x16c>)
 8000d50:	795b      	ldrb	r3, [r3, #5]
		printf("Tx : %02X %02X %02X %02X %02X %02X %02X\n",
 8000d52:	4618      	mov	r0, r3
				report_spi[4], report_spi[5], report_spi[6]);
 8000d54:	4b30      	ldr	r3, [pc, #192]	@ (8000e18 <Task_Report+0x16c>)
 8000d56:	799b      	ldrb	r3, [r3, #6]
		printf("Tx : %02X %02X %02X %02X %02X %02X %02X\n",
 8000d58:	9303      	str	r3, [sp, #12]
 8000d5a:	9002      	str	r0, [sp, #8]
 8000d5c:	9101      	str	r1, [sp, #4]
 8000d5e:	9200      	str	r2, [sp, #0]
 8000d60:	4633      	mov	r3, r6
 8000d62:	462a      	mov	r2, r5
 8000d64:	4621      	mov	r1, r4
 8000d66:	482f      	ldr	r0, [pc, #188]	@ (8000e24 <Task_Report+0x178>)
 8000d68:	f008 fe48 	bl	80099fc <iprintf>
#endif
		__HAL_SPI_DISABLE(&hspi2);  // SPI  
 8000d6c:	4b2e      	ldr	r3, [pc, #184]	@ (8000e28 <Task_Report+0x17c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	4b2d      	ldr	r3, [pc, #180]	@ (8000e28 <Task_Report+0x17c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d7a:	601a      	str	r2, [r3, #0]
		(void)hspi2.Instance->DR;    // Data Register     
 8000d7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e28 <Task_Report+0x17c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	68db      	ldr	r3, [r3, #12]
		(void)hspi2.Instance->SR;    // Status Register 
 8000d82:	4b29      	ldr	r3, [pc, #164]	@ (8000e28 <Task_Report+0x17c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	689b      	ldr	r3, [r3, #8]
		__HAL_SPI_ENABLE(&hspi2);   //  
 8000d88:	4b27      	ldr	r3, [pc, #156]	@ (8000e28 <Task_Report+0x17c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	4b26      	ldr	r3, [pc, #152]	@ (8000e28 <Task_Report+0x17c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d96:	601a      	str	r2, [r3, #0]

		spi_status = HAL_SPI_Transmit_IT(&hspi2, report_spi, 7);
 8000d98:	2207      	movs	r2, #7
 8000d9a:	491f      	ldr	r1, [pc, #124]	@ (8000e18 <Task_Report+0x16c>)
 8000d9c:	4822      	ldr	r0, [pc, #136]	@ (8000e28 <Task_Report+0x17c>)
 8000d9e:	f004 fbb9 	bl	8005514 <HAL_SPI_Transmit_IT>
 8000da2:	4603      	mov	r3, r0
 8000da4:	73bb      	strb	r3, [r7, #14]
		if(spi_status == HAL_OK){
 8000da6:	7bbb      	ldrb	r3, [r7, #14]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d119      	bne.n	8000de0 <Task_Report+0x134>
			// SPI   Handshake Pulse .
			HAL_GPIO_WritePin(SPI_IRQ_GPIO_Port, SPI_IRQ_Pin, GPIO_PIN_SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000db2:	481e      	ldr	r0, [pc, #120]	@ (8000e2c <Task_Report+0x180>)
 8000db4:	f001 f991 	bl	80020da <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000db8:	4b14      	ldr	r3, [pc, #80]	@ (8000e0c <Task_Report+0x160>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	625a      	str	r2, [r3, #36]	@ 0x24
			while (__HAL_TIM_GET_COUNTER(&htim3) < 50);	// 50us
 8000dc0:	bf00      	nop
 8000dc2:	4b12      	ldr	r3, [pc, #72]	@ (8000e0c <Task_Report+0x160>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dc8:	2b31      	cmp	r3, #49	@ 0x31
 8000dca:	d9fa      	bls.n	8000dc2 <Task_Report+0x116>
			HAL_GPIO_WritePin(SPI_IRQ_GPIO_Port, SPI_IRQ_Pin, GPIO_PIN_RESET);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dd2:	4816      	ldr	r0, [pc, #88]	@ (8000e2c <Task_Report+0x180>)
 8000dd4:	f001 f981 	bl	80020da <HAL_GPIO_WritePin>
			REPORT_spi_ok = 1;
 8000dd8:	4b15      	ldr	r3, [pc, #84]	@ (8000e30 <Task_Report+0x184>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	701a      	strb	r2, [r3, #0]
 8000dde:	e00e      	b.n	8000dfe <Task_Report+0x152>
		}
		else {
			printf("SPI Error: %d, Retrying...\n", spi_status);
 8000de0:	7bbb      	ldrb	r3, [r7, #14]
 8000de2:	4619      	mov	r1, r3
 8000de4:	4813      	ldr	r0, [pc, #76]	@ (8000e34 <Task_Report+0x188>)
 8000de6:	f008 fe09 	bl	80099fc <iprintf>
			HAL_SPI_Abort(&hspi2);	//   
 8000dea:	480f      	ldr	r0, [pc, #60]	@ (8000e28 <Task_Report+0x17c>)
 8000dec:	f004 fc16 	bl	800561c <HAL_SPI_Abort>
			hspi2.State = HAL_SPI_STATE_READY; //   
 8000df0:	4b0d      	ldr	r3, [pc, #52]	@ (8000e28 <Task_Report+0x17c>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			REPORT_spi_ok = 0;
 8000df8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e30 <Task_Report+0x184>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
		}

		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 8000dfe:	f107 0308 	add.w	r3, r7, #8
 8000e02:	2164      	movs	r1, #100	@ 0x64
 8000e04:	4618      	mov	r0, r3
 8000e06:	f007 fc21 	bl	800864c <vTaskDelayUntil>
		taskENTER_CRITICAL();
 8000e0a:	e766      	b.n	8000cda <Task_Report+0x2e>
 8000e0c:	20000418 	.word	0x20000418
 8000e10:	0800a9d0 	.word	0x0800a9d0
 8000e14:	2000058e 	.word	0x2000058e
 8000e18:	200005bc 	.word	0x200005bc
 8000e1c:	200005a8 	.word	0x200005a8
 8000e20:	2000059a 	.word	0x2000059a
 8000e24:	0800a9e8 	.word	0x0800a9e8
 8000e28:	200003c0 	.word	0x200003c0
 8000e2c:	40011000 	.word	0x40011000
 8000e30:	200005b0 	.word	0x200005b0
 8000e34:	0800aa14 	.word	0x0800aa14

08000e38 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	const char *pcTaskName = "Default_LED_Task";
 8000e40:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <StartDefaultTask+0x3c>)
 8000e42:	617b      	str	r3, [r7, #20]
	printf("%s is running\r\n", pcTaskName);
 8000e44:	6979      	ldr	r1, [r7, #20]
 8000e46:	480c      	ldr	r0, [pc, #48]	@ (8000e78 <StartDefaultTask+0x40>)
 8000e48:	f008 fdd8 	bl	80099fc <iprintf>

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(500);
 8000e4c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000e50:	613b      	str	r3, [r7, #16]
	xLastWakeTime = xTaskGetTickCount();
 8000e52:	f007 fdc7 	bl	80089e4 <xTaskGetTickCount>
 8000e56:	4603      	mov	r3, r0
 8000e58:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	  // FOR SANITY CHECK!
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e5a:	2120      	movs	r1, #32
 8000e5c:	4807      	ldr	r0, [pc, #28]	@ (8000e7c <StartDefaultTask+0x44>)
 8000e5e:	f001 f954 	bl	800210a <HAL_GPIO_TogglePin>
	  vTaskDelayUntil( &xLastWakeTime, xFrequency);
 8000e62:	f107 030c 	add.w	r3, r7, #12
 8000e66:	6939      	ldr	r1, [r7, #16]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f007 fbef 	bl	800864c <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e6e:	bf00      	nop
 8000e70:	e7f3      	b.n	8000e5a <StartDefaultTask+0x22>
 8000e72:	bf00      	nop
 8000e74:	0800aa30 	.word	0x0800aa30
 8000e78:	0800aa44 	.word	0x0800aa44
 8000e7c:	40010800 	.word	0x40010800

08000e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e84:	b672      	cpsid	i
}
 8000e86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <Error_Handler+0x8>

08000e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e92:	4b18      	ldr	r3, [pc, #96]	@ (8000ef4 <HAL_MspInit+0x68>)
 8000e94:	699b      	ldr	r3, [r3, #24]
 8000e96:	4a17      	ldr	r2, [pc, #92]	@ (8000ef4 <HAL_MspInit+0x68>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	6193      	str	r3, [r2, #24]
 8000e9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ef4 <HAL_MspInit+0x68>)
 8000ea0:	699b      	ldr	r3, [r3, #24]
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	60bb      	str	r3, [r7, #8]
 8000ea8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eaa:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <HAL_MspInit+0x68>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	4a11      	ldr	r2, [pc, #68]	@ (8000ef4 <HAL_MspInit+0x68>)
 8000eb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eb4:	61d3      	str	r3, [r2, #28]
 8000eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef4 <HAL_MspInit+0x68>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	210f      	movs	r1, #15
 8000ec6:	f06f 0001 	mvn.w	r0, #1
 8000eca:	f000 fc86 	bl	80017da <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ece:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef8 <HAL_MspInit+0x6c>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	4a04      	ldr	r2, [pc, #16]	@ (8000ef8 <HAL_MspInit+0x6c>)
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	40010000 	.word	0x40010000

08000efc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 0310 	add.w	r3, r7, #16
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a31      	ldr	r2, [pc, #196]	@ (8000fdc <HAL_I2C_MspInit+0xe0>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d15a      	bne.n	8000fd2 <HAL_I2C_MspInit+0xd6>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1c:	4b30      	ldr	r3, [pc, #192]	@ (8000fe0 <HAL_I2C_MspInit+0xe4>)
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	4a2f      	ldr	r2, [pc, #188]	@ (8000fe0 <HAL_I2C_MspInit+0xe4>)
 8000f22:	f043 0308 	orr.w	r3, r3, #8
 8000f26:	6193      	str	r3, [r2, #24]
 8000f28:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe0 <HAL_I2C_MspInit+0xe4>)
 8000f2a:	699b      	ldr	r3, [r3, #24]
 8000f2c:	f003 0308 	and.w	r3, r3, #8
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f34:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f3a:	2312      	movs	r3, #18
 8000f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f42:	f107 0310 	add.w	r3, r7, #16
 8000f46:	4619      	mov	r1, r3
 8000f48:	4826      	ldr	r0, [pc, #152]	@ (8000fe4 <HAL_I2C_MspInit+0xe8>)
 8000f4a:	f000 ff2b 	bl	8001da4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000f4e:	4b24      	ldr	r3, [pc, #144]	@ (8000fe0 <HAL_I2C_MspInit+0xe4>)
 8000f50:	69db      	ldr	r3, [r3, #28]
 8000f52:	4a23      	ldr	r2, [pc, #140]	@ (8000fe0 <HAL_I2C_MspInit+0xe4>)
 8000f54:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f58:	61d3      	str	r3, [r2, #28]
 8000f5a:	4b21      	ldr	r3, [pc, #132]	@ (8000fe0 <HAL_I2C_MspInit+0xe4>)
 8000f5c:	69db      	ldr	r3, [r3, #28]
 8000f5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 8000f66:	4b20      	ldr	r3, [pc, #128]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f68:	4a20      	ldr	r2, [pc, #128]	@ (8000fec <HAL_I2C_MspInit+0xf0>)
 8000f6a:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f72:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f78:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f7a:	2280      	movs	r2, #128	@ 0x80
 8000f7c:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f84:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8000f8a:	4b17      	ldr	r3, [pc, #92]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f90:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8000f96:	4814      	ldr	r0, [pc, #80]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000f98:	f000 fc56 	bl	8001848 <HAL_DMA_Init>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 8000fa2:	f7ff ff6d 	bl	8000e80 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000faa:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fac:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe8 <HAL_I2C_MspInit+0xec>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2105      	movs	r1, #5
 8000fb6:	2021      	movs	r0, #33	@ 0x21
 8000fb8:	f000 fc0f 	bl	80017da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000fbc:	2021      	movs	r0, #33	@ 0x21
 8000fbe:	f000 fc28 	bl	8001812 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2105      	movs	r1, #5
 8000fc6:	2022      	movs	r0, #34	@ 0x22
 8000fc8:	f000 fc07 	bl	80017da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000fcc:	2022      	movs	r0, #34	@ 0x22
 8000fce:	f000 fc20 	bl	8001812 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000fd2:	bf00      	nop
 8000fd4:	3720      	adds	r7, #32
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40005800 	.word	0x40005800
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	40010c00 	.word	0x40010c00
 8000fe8:	2000037c 	.word	0x2000037c
 8000fec:	40020058 	.word	0x40020058

08000ff0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff8:	f107 0310 	add.w	r3, r7, #16
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a20      	ldr	r2, [pc, #128]	@ (800108c <HAL_SPI_MspInit+0x9c>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d139      	bne.n	8001084 <HAL_SPI_MspInit+0x94>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001010:	4b1f      	ldr	r3, [pc, #124]	@ (8001090 <HAL_SPI_MspInit+0xa0>)
 8001012:	69db      	ldr	r3, [r3, #28]
 8001014:	4a1e      	ldr	r2, [pc, #120]	@ (8001090 <HAL_SPI_MspInit+0xa0>)
 8001016:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800101a:	61d3      	str	r3, [r2, #28]
 800101c:	4b1c      	ldr	r3, [pc, #112]	@ (8001090 <HAL_SPI_MspInit+0xa0>)
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001028:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <HAL_SPI_MspInit+0xa0>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	4a18      	ldr	r2, [pc, #96]	@ (8001090 <HAL_SPI_MspInit+0xa0>)
 800102e:	f043 0308 	orr.w	r3, r3, #8
 8001032:	6193      	str	r3, [r2, #24]
 8001034:	4b16      	ldr	r3, [pc, #88]	@ (8001090 <HAL_SPI_MspInit+0xa0>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	f003 0308 	and.w	r3, r3, #8
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001040:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001044:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104e:	f107 0310 	add.w	r3, r7, #16
 8001052:	4619      	mov	r1, r3
 8001054:	480f      	ldr	r0, [pc, #60]	@ (8001094 <HAL_SPI_MspInit+0xa4>)
 8001056:	f000 fea5 	bl	8001da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800105a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800105e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001060:	2302      	movs	r3, #2
 8001062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001068:	f107 0310 	add.w	r3, r7, #16
 800106c:	4619      	mov	r1, r3
 800106e:	4809      	ldr	r0, [pc, #36]	@ (8001094 <HAL_SPI_MspInit+0xa4>)
 8001070:	f000 fe98 	bl	8001da4 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001074:	2200      	movs	r2, #0
 8001076:	2105      	movs	r1, #5
 8001078:	2024      	movs	r0, #36	@ 0x24
 800107a:	f000 fbae 	bl	80017da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800107e:	2024      	movs	r0, #36	@ 0x24
 8001080:	f000 fbc7 	bl	8001812 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001084:	bf00      	nop
 8001086:	3720      	adds	r7, #32
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40003800 	.word	0x40003800
 8001090:	40021000 	.word	0x40021000
 8001094:	40010c00 	.word	0x40010c00

08001098 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b08a      	sub	sp, #40	@ 0x28
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM3)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a22      	ldr	r2, [pc, #136]	@ (800113c <HAL_TIM_Base_MspInit+0xa4>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d10c      	bne.n	80010d2 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010b8:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010ba:	69db      	ldr	r3, [r3, #28]
 80010bc:	4a20      	ldr	r2, [pc, #128]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010be:	f043 0302 	orr.w	r3, r3, #2
 80010c2:	61d3      	str	r3, [r2, #28]
 80010c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010c6:	69db      	ldr	r3, [r3, #28]
 80010c8:	f003 0302 	and.w	r3, r3, #2
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80010d0:	e030      	b.n	8001134 <HAL_TIM_Base_MspInit+0x9c>
  else if(htim_base->Instance==TIM4)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001144 <HAL_TIM_Base_MspInit+0xac>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d12b      	bne.n	8001134 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80010dc:	4b18      	ldr	r3, [pc, #96]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010de:	69db      	ldr	r3, [r3, #28]
 80010e0:	4a17      	ldr	r2, [pc, #92]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010e2:	f043 0304 	orr.w	r3, r3, #4
 80010e6:	61d3      	str	r3, [r2, #28]
 80010e8:	4b15      	ldr	r3, [pc, #84]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010ea:	69db      	ldr	r3, [r3, #28]
 80010ec:	f003 0304 	and.w	r3, r3, #4
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	4a11      	ldr	r2, [pc, #68]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010fa:	f043 0308 	orr.w	r3, r3, #8
 80010fe:	6193      	str	r3, [r2, #24]
 8001100:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	f003 0308 	and.w	r3, r3, #8
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_Echo_Pin;
 800110c:	2340      	movs	r3, #64	@ 0x40
 800110e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(TIM4_CH1_Echo_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 0318 	add.w	r3, r7, #24
 800111c:	4619      	mov	r1, r3
 800111e:	480a      	ldr	r0, [pc, #40]	@ (8001148 <HAL_TIM_Base_MspInit+0xb0>)
 8001120:	f000 fe40 	bl	8001da4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2105      	movs	r1, #5
 8001128:	201e      	movs	r0, #30
 800112a:	f000 fb56 	bl	80017da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800112e:	201e      	movs	r0, #30
 8001130:	f000 fb6f 	bl	8001812 <HAL_NVIC_EnableIRQ>
}
 8001134:	bf00      	nop
 8001136:	3728      	adds	r7, #40	@ 0x28
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40000400 	.word	0x40000400
 8001140:	40021000 	.word	0x40021000
 8001144:	40000800 	.word	0x40000800
 8001148:	40010c00 	.word	0x40010c00

0800114c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08c      	sub	sp, #48	@ 0x30
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	f107 031c 	add.w	r3, r7, #28
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a57      	ldr	r2, [pc, #348]	@ (80012c4 <HAL_UART_MspInit+0x178>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d130      	bne.n	80011ce <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800116c:	4b56      	ldr	r3, [pc, #344]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 800116e:	69db      	ldr	r3, [r3, #28]
 8001170:	4a55      	ldr	r2, [pc, #340]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 8001172:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001176:	61d3      	str	r3, [r2, #28]
 8001178:	4b53      	ldr	r3, [pc, #332]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 800117a:	69db      	ldr	r3, [r3, #28]
 800117c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001180:	61bb      	str	r3, [r7, #24]
 8001182:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001184:	4b50      	ldr	r3, [pc, #320]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a4f      	ldr	r2, [pc, #316]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b4d      	ldr	r3, [pc, #308]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f003 0304 	and.w	r3, r3, #4
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800119c:	2304      	movs	r3, #4
 800119e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a0:	2302      	movs	r3, #2
 80011a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a4:	2303      	movs	r3, #3
 80011a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a8:	f107 031c 	add.w	r3, r7, #28
 80011ac:	4619      	mov	r1, r3
 80011ae:	4847      	ldr	r0, [pc, #284]	@ (80012cc <HAL_UART_MspInit+0x180>)
 80011b0:	f000 fdf8 	bl	8001da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011b4:	2308      	movs	r3, #8
 80011b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b8:	2300      	movs	r3, #0
 80011ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c0:	f107 031c 	add.w	r3, r7, #28
 80011c4:	4619      	mov	r1, r3
 80011c6:	4841      	ldr	r0, [pc, #260]	@ (80012cc <HAL_UART_MspInit+0x180>)
 80011c8:	f000 fdec 	bl	8001da4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80011cc:	e076      	b.n	80012bc <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a3f      	ldr	r2, [pc, #252]	@ (80012d0 <HAL_UART_MspInit+0x184>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d171      	bne.n	80012bc <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011d8:	4b3b      	ldr	r3, [pc, #236]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 80011da:	69db      	ldr	r3, [r3, #28]
 80011dc:	4a3a      	ldr	r2, [pc, #232]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 80011de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011e2:	61d3      	str	r3, [r2, #28]
 80011e4:	4b38      	ldr	r3, [pc, #224]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 80011e6:	69db      	ldr	r3, [r3, #28]
 80011e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011ec:	613b      	str	r3, [r7, #16]
 80011ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f0:	4b35      	ldr	r3, [pc, #212]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	4a34      	ldr	r2, [pc, #208]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 80011f6:	f043 0310 	orr.w	r3, r3, #16
 80011fa:	6193      	str	r3, [r2, #24]
 80011fc:	4b32      	ldr	r3, [pc, #200]	@ (80012c8 <HAL_UART_MspInit+0x17c>)
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	f003 0310 	and.w	r3, r3, #16
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001208:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800120c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120e:	2302      	movs	r3, #2
 8001210:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001212:	2303      	movs	r3, #3
 8001214:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001216:	f107 031c 	add.w	r3, r7, #28
 800121a:	4619      	mov	r1, r3
 800121c:	482d      	ldr	r0, [pc, #180]	@ (80012d4 <HAL_UART_MspInit+0x188>)
 800121e:	f000 fdc1 	bl	8001da4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001222:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001228:	2300      	movs	r3, #0
 800122a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001230:	f107 031c 	add.w	r3, r7, #28
 8001234:	4619      	mov	r1, r3
 8001236:	4827      	ldr	r0, [pc, #156]	@ (80012d4 <HAL_UART_MspInit+0x188>)
 8001238:	f000 fdb4 	bl	8001da4 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800123c:	4b26      	ldr	r3, [pc, #152]	@ (80012d8 <HAL_UART_MspInit+0x18c>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001244:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001248:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800124a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800124c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001254:	f043 0310 	orr.w	r3, r3, #16
 8001258:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800125a:	4a1f      	ldr	r2, [pc, #124]	@ (80012d8 <HAL_UART_MspInit+0x18c>)
 800125c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800125e:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001260:	4b1e      	ldr	r3, [pc, #120]	@ (80012dc <HAL_UART_MspInit+0x190>)
 8001262:	4a1f      	ldr	r2, [pc, #124]	@ (80012e0 <HAL_UART_MspInit+0x194>)
 8001264:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001266:	4b1d      	ldr	r3, [pc, #116]	@ (80012dc <HAL_UART_MspInit+0x190>)
 8001268:	2200      	movs	r2, #0
 800126a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126c:	4b1b      	ldr	r3, [pc, #108]	@ (80012dc <HAL_UART_MspInit+0x190>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001272:	4b1a      	ldr	r3, [pc, #104]	@ (80012dc <HAL_UART_MspInit+0x190>)
 8001274:	2280      	movs	r2, #128	@ 0x80
 8001276:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001278:	4b18      	ldr	r3, [pc, #96]	@ (80012dc <HAL_UART_MspInit+0x190>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800127e:	4b17      	ldr	r3, [pc, #92]	@ (80012dc <HAL_UART_MspInit+0x190>)
 8001280:	2200      	movs	r2, #0
 8001282:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001284:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <HAL_UART_MspInit+0x190>)
 8001286:	2200      	movs	r2, #0
 8001288:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800128a:	4b14      	ldr	r3, [pc, #80]	@ (80012dc <HAL_UART_MspInit+0x190>)
 800128c:	2200      	movs	r2, #0
 800128e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001290:	4812      	ldr	r0, [pc, #72]	@ (80012dc <HAL_UART_MspInit+0x190>)
 8001292:	f000 fad9 	bl	8001848 <HAL_DMA_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <HAL_UART_MspInit+0x154>
      Error_Handler();
 800129c:	f7ff fdf0 	bl	8000e80 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <HAL_UART_MspInit+0x190>)
 80012a4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012a6:	4a0d      	ldr	r2, [pc, #52]	@ (80012dc <HAL_UART_MspInit+0x190>)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2105      	movs	r1, #5
 80012b0:	2027      	movs	r0, #39	@ 0x27
 80012b2:	f000 fa92 	bl	80017da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80012b6:	2027      	movs	r0, #39	@ 0x27
 80012b8:	f000 faab 	bl	8001812 <HAL_NVIC_EnableIRQ>
}
 80012bc:	bf00      	nop
 80012be:	3730      	adds	r7, #48	@ 0x30
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40004400 	.word	0x40004400
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40010800 	.word	0x40010800
 80012d0:	40004800 	.word	0x40004800
 80012d4:	40011000 	.word	0x40011000
 80012d8:	40010000 	.word	0x40010000
 80012dc:	20000538 	.word	0x20000538
 80012e0:	40020030 	.word	0x40020030

080012e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <NMI_Handler+0x4>

080012ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f0:	bf00      	nop
 80012f2:	e7fd      	b.n	80012f0 <HardFault_Handler+0x4>

080012f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <MemManage_Handler+0x4>

080012fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <BusFault_Handler+0x4>

08001304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <UsageFault_Handler+0x4>

0800130c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr

08001318 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800131c:	f000 f96a 	bl	80015f4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001320:	f007 fd66 	bl	8008df0 <xTaskGetSchedulerState>
 8001324:	4603      	mov	r3, r0
 8001326:	2b01      	cmp	r3, #1
 8001328:	d001      	beq.n	800132e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800132a:	f008 f835 	bl	8009398 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001338:	4802      	ldr	r0, [pc, #8]	@ (8001344 <DMA1_Channel3_IRQHandler+0x10>)
 800133a:	f000 fbf3 	bl	8001b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000538 	.word	0x20000538

08001348 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 800134c:	4802      	ldr	r0, [pc, #8]	@ (8001358 <DMA1_Channel5_IRQHandler+0x10>)
 800134e:	f000 fbe9 	bl	8001b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	2000037c 	.word	0x2000037c

0800135c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001360:	4802      	ldr	r0, [pc, #8]	@ (800136c <TIM4_IRQHandler+0x10>)
 8001362:	f005 f87b 	bl	800645c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000460 	.word	0x20000460

08001370 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001374:	4802      	ldr	r0, [pc, #8]	@ (8001380 <I2C2_EV_IRQHandler+0x10>)
 8001376:	f001 fadb 	bl	8002930 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000328 	.word	0x20000328

08001384 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001388:	4802      	ldr	r0, [pc, #8]	@ (8001394 <I2C2_ER_IRQHandler+0x10>)
 800138a:	f001 fc42 	bl	8002c12 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000328 	.word	0x20000328

08001398 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800139c:	4802      	ldr	r0, [pc, #8]	@ (80013a8 <SPI2_IRQHandler+0x10>)
 800139e:	f004 fa21 	bl	80057e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	200003c0 	.word	0x200003c0

080013ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80013b0:	4802      	ldr	r0, [pc, #8]	@ (80013bc <USART3_IRQHandler+0x10>)
 80013b2:	f005 ff89 	bl	80072c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	200004f0 	.word	0x200004f0

080013c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80013c4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80013c8:	f000 feb8 	bl	800213c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	e00a      	b.n	80013f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013e2:	f3af 8000 	nop.w
 80013e6:	4601      	mov	r1, r0
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	1c5a      	adds	r2, r3, #1
 80013ec:	60ba      	str	r2, [r7, #8]
 80013ee:	b2ca      	uxtb	r2, r1
 80013f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	3301      	adds	r3, #1
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	697a      	ldr	r2, [r7, #20]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	dbf0      	blt.n	80013e2 <_read+0x12>
  }

  return len;
 8001400:	687b      	ldr	r3, [r7, #4]
}
 8001402:	4618      	mov	r0, r3
 8001404:	3718      	adds	r7, #24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b086      	sub	sp, #24
 800140e:	af00      	add	r7, sp, #0
 8001410:	60f8      	str	r0, [r7, #12]
 8001412:	60b9      	str	r1, [r7, #8]
 8001414:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
 800141a:	e009      	b.n	8001430 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	1c5a      	adds	r2, r3, #1
 8001420:	60ba      	str	r2, [r7, #8]
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f7fe feab 	bl	8000180 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	3301      	adds	r3, #1
 800142e:	617b      	str	r3, [r7, #20]
 8001430:	697a      	ldr	r2, [r7, #20]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	429a      	cmp	r2, r3
 8001436:	dbf1      	blt.n	800141c <_write+0x12>
  }
  return len;
 8001438:	687b      	ldr	r3, [r7, #4]
}
 800143a:	4618      	mov	r0, r3
 800143c:	3718      	adds	r7, #24
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <_close>:

int _close(int file)
{
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800144e:	4618      	mov	r0, r3
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr

08001458 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001468:	605a      	str	r2, [r3, #4]
  return 0;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <_isatty>:

int _isatty(int file)
{
 8001476:	b480      	push	{r7}
 8001478:	b083      	sub	sp, #12
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800147e:	2301      	movs	r3, #1
}
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr

0800148a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800148a:	b480      	push	{r7}
 800148c:	b085      	sub	sp, #20
 800148e:	af00      	add	r7, sp, #0
 8001490:	60f8      	str	r0, [r7, #12]
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
	...

080014a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014ac:	4a14      	ldr	r2, [pc, #80]	@ (8001500 <_sbrk+0x5c>)
 80014ae:	4b15      	ldr	r3, [pc, #84]	@ (8001504 <_sbrk+0x60>)
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014b8:	4b13      	ldr	r3, [pc, #76]	@ (8001508 <_sbrk+0x64>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d102      	bne.n	80014c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014c0:	4b11      	ldr	r3, [pc, #68]	@ (8001508 <_sbrk+0x64>)
 80014c2:	4a12      	ldr	r2, [pc, #72]	@ (800150c <_sbrk+0x68>)
 80014c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014c6:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d207      	bcs.n	80014e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014d4:	f008 fc86 	bl	8009de4 <__errno>
 80014d8:	4603      	mov	r3, r0
 80014da:	220c      	movs	r2, #12
 80014dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014de:	f04f 33ff 	mov.w	r3, #4294967295
 80014e2:	e009      	b.n	80014f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014e4:	4b08      	ldr	r3, [pc, #32]	@ (8001508 <_sbrk+0x64>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ea:	4b07      	ldr	r3, [pc, #28]	@ (8001508 <_sbrk+0x64>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4413      	add	r3, r2
 80014f2:	4a05      	ldr	r2, [pc, #20]	@ (8001508 <_sbrk+0x64>)
 80014f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014f6:	68fb      	ldr	r3, [r7, #12]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20005000 	.word	0x20005000
 8001504:	00000400 	.word	0x00000400
 8001508:	200005c4 	.word	0x200005c4
 800150c:	20004308 	.word	0x20004308

08001510 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr

0800151c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800151c:	f7ff fff8 	bl	8001510 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001520:	480b      	ldr	r0, [pc, #44]	@ (8001550 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001522:	490c      	ldr	r1, [pc, #48]	@ (8001554 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001524:	4a0c      	ldr	r2, [pc, #48]	@ (8001558 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001528:	e002      	b.n	8001530 <LoopCopyDataInit>

0800152a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800152a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800152c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800152e:	3304      	adds	r3, #4

08001530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001534:	d3f9      	bcc.n	800152a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001536:	4a09      	ldr	r2, [pc, #36]	@ (800155c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001538:	4c09      	ldr	r4, [pc, #36]	@ (8001560 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800153a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800153c:	e001      	b.n	8001542 <LoopFillZerobss>

0800153e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800153e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001540:	3204      	adds	r2, #4

08001542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001544:	d3fb      	bcc.n	800153e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001546:	f008 fc53 	bl	8009df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800154a:	f7fe fe37 	bl	80001bc <main>
  bx lr
 800154e:	4770      	bx	lr
  ldr r0, =_sdata
 8001550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001554:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001558:	0800aac4 	.word	0x0800aac4
  ldr r2, =_sbss
 800155c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001560:	20004304 	.word	0x20004304

08001564 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001564:	e7fe      	b.n	8001564 <ADC1_2_IRQHandler>
	...

08001568 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800156c:	4b08      	ldr	r3, [pc, #32]	@ (8001590 <HAL_Init+0x28>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a07      	ldr	r2, [pc, #28]	@ (8001590 <HAL_Init+0x28>)
 8001572:	f043 0310 	orr.w	r3, r3, #16
 8001576:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001578:	2003      	movs	r0, #3
 800157a:	f000 f923 	bl	80017c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800157e:	200f      	movs	r0, #15
 8001580:	f000 f808 	bl	8001594 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001584:	f7ff fc82 	bl	8000e8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40022000 	.word	0x40022000

08001594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800159c:	4b12      	ldr	r3, [pc, #72]	@ (80015e8 <HAL_InitTick+0x54>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b12      	ldr	r3, [pc, #72]	@ (80015ec <HAL_InitTick+0x58>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4619      	mov	r1, r3
 80015a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f93b 	bl	800182e <HAL_SYSTICK_Config>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e00e      	b.n	80015e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b0f      	cmp	r3, #15
 80015c6:	d80a      	bhi.n	80015de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c8:	2200      	movs	r2, #0
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f000 f903 	bl	80017da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d4:	4a06      	ldr	r2, [pc, #24]	@ (80015f0 <HAL_InitTick+0x5c>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015da:	2300      	movs	r3, #0
 80015dc:	e000      	b.n	80015e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000000 	.word	0x20000000
 80015ec:	20000008 	.word	0x20000008
 80015f0:	20000004 	.word	0x20000004

080015f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f8:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <HAL_IncTick+0x1c>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b05      	ldr	r3, [pc, #20]	@ (8001614 <HAL_IncTick+0x20>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4413      	add	r3, r2
 8001604:	4a03      	ldr	r2, [pc, #12]	@ (8001614 <HAL_IncTick+0x20>)
 8001606:	6013      	str	r3, [r2, #0]
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	20000008 	.word	0x20000008
 8001614:	200005c8 	.word	0x200005c8

08001618 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  return uwTick;
 800161c:	4b02      	ldr	r3, [pc, #8]	@ (8001628 <HAL_GetTick+0x10>)
 800161e:	681b      	ldr	r3, [r3, #0]
}
 8001620:	4618      	mov	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	200005c8 	.word	0x200005c8

0800162c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800163c:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <__NVIC_SetPriorityGrouping+0x44>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001648:	4013      	ands	r3, r2
 800164a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001654:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800165c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800165e:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <__NVIC_SetPriorityGrouping+0x44>)
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	60d3      	str	r3, [r2, #12]
}
 8001664:	bf00      	nop
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	bc80      	pop	{r7}
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001678:	4b04      	ldr	r3, [pc, #16]	@ (800168c <__NVIC_GetPriorityGrouping+0x18>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	0a1b      	lsrs	r3, r3, #8
 800167e:	f003 0307 	and.w	r3, r3, #7
}
 8001682:	4618      	mov	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	bc80      	pop	{r7}
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	db0b      	blt.n	80016ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	f003 021f 	and.w	r2, r3, #31
 80016a8:	4906      	ldr	r1, [pc, #24]	@ (80016c4 <__NVIC_EnableIRQ+0x34>)
 80016aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ae:	095b      	lsrs	r3, r3, #5
 80016b0:	2001      	movs	r0, #1
 80016b2:	fa00 f202 	lsl.w	r2, r0, r2
 80016b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr
 80016c4:	e000e100 	.word	0xe000e100

080016c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	6039      	str	r1, [r7, #0]
 80016d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	db0a      	blt.n	80016f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	490c      	ldr	r1, [pc, #48]	@ (8001714 <__NVIC_SetPriority+0x4c>)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	0112      	lsls	r2, r2, #4
 80016e8:	b2d2      	uxtb	r2, r2
 80016ea:	440b      	add	r3, r1
 80016ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016f0:	e00a      	b.n	8001708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4908      	ldr	r1, [pc, #32]	@ (8001718 <__NVIC_SetPriority+0x50>)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	3b04      	subs	r3, #4
 8001700:	0112      	lsls	r2, r2, #4
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	440b      	add	r3, r1
 8001706:	761a      	strb	r2, [r3, #24]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000e100 	.word	0xe000e100
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800171c:	b480      	push	{r7}
 800171e:	b089      	sub	sp, #36	@ 0x24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f1c3 0307 	rsb	r3, r3, #7
 8001736:	2b04      	cmp	r3, #4
 8001738:	bf28      	it	cs
 800173a:	2304      	movcs	r3, #4
 800173c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3304      	adds	r3, #4
 8001742:	2b06      	cmp	r3, #6
 8001744:	d902      	bls.n	800174c <NVIC_EncodePriority+0x30>
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3b03      	subs	r3, #3
 800174a:	e000      	b.n	800174e <NVIC_EncodePriority+0x32>
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	f04f 32ff 	mov.w	r2, #4294967295
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	43da      	mvns	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	401a      	ands	r2, r3
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001764:	f04f 31ff 	mov.w	r1, #4294967295
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	43d9      	mvns	r1, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	4313      	orrs	r3, r2
         );
}
 8001776:	4618      	mov	r0, r3
 8001778:	3724      	adds	r7, #36	@ 0x24
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr

08001780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3b01      	subs	r3, #1
 800178c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001790:	d301      	bcc.n	8001796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001792:	2301      	movs	r3, #1
 8001794:	e00f      	b.n	80017b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001796:	4a0a      	ldr	r2, [pc, #40]	@ (80017c0 <SysTick_Config+0x40>)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3b01      	subs	r3, #1
 800179c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800179e:	210f      	movs	r1, #15
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	f7ff ff90 	bl	80016c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017a8:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <SysTick_Config+0x40>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ae:	4b04      	ldr	r3, [pc, #16]	@ (80017c0 <SysTick_Config+0x40>)
 80017b0:	2207      	movs	r2, #7
 80017b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	e000e010 	.word	0xe000e010

080017c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ff2d 	bl	800162c <__NVIC_SetPriorityGrouping>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017da:	b580      	push	{r7, lr}
 80017dc:	b086      	sub	sp, #24
 80017de:	af00      	add	r7, sp, #0
 80017e0:	4603      	mov	r3, r0
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607a      	str	r2, [r7, #4]
 80017e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017ec:	f7ff ff42 	bl	8001674 <__NVIC_GetPriorityGrouping>
 80017f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	68b9      	ldr	r1, [r7, #8]
 80017f6:	6978      	ldr	r0, [r7, #20]
 80017f8:	f7ff ff90 	bl	800171c <NVIC_EncodePriority>
 80017fc:	4602      	mov	r2, r0
 80017fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001802:	4611      	mov	r1, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff ff5f 	bl	80016c8 <__NVIC_SetPriority>
}
 800180a:	bf00      	nop
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
 8001818:	4603      	mov	r3, r0
 800181a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800181c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff ff35 	bl	8001690 <__NVIC_EnableIRQ>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f7ff ffa2 	bl	8001780 <SysTick_Config>
 800183c:	4603      	mov	r3, r0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e043      	b.n	80018e6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	461a      	mov	r2, r3
 8001864:	4b22      	ldr	r3, [pc, #136]	@ (80018f0 <HAL_DMA_Init+0xa8>)
 8001866:	4413      	add	r3, r2
 8001868:	4a22      	ldr	r2, [pc, #136]	@ (80018f4 <HAL_DMA_Init+0xac>)
 800186a:	fba2 2303 	umull	r2, r3, r2, r3
 800186e:	091b      	lsrs	r3, r3, #4
 8001870:	009a      	lsls	r2, r3, #2
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a1f      	ldr	r2, [pc, #124]	@ (80018f8 <HAL_DMA_Init+0xb0>)
 800187a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2202      	movs	r2, #2
 8001880:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001892:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001896:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80018a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2201      	movs	r2, #1
 80018d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3714      	adds	r7, #20
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	bffdfff8 	.word	0xbffdfff8
 80018f4:	cccccccd 	.word	0xcccccccd
 80018f8:	40020000 	.word	0x40020000

080018fc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
 8001908:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800190a:	2300      	movs	r3, #0
 800190c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d101      	bne.n	800191c <HAL_DMA_Start_IT+0x20>
 8001918:	2302      	movs	r3, #2
 800191a:	e04b      	b.n	80019b4 <HAL_DMA_Start_IT+0xb8>
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2201      	movs	r2, #1
 8001920:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2b01      	cmp	r3, #1
 800192e:	d13a      	bne.n	80019a6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2202      	movs	r2, #2
 8001934:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2200      	movs	r2, #0
 800193c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 0201 	bic.w	r2, r2, #1
 800194c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	68b9      	ldr	r1, [r7, #8]
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	f000 f9f8 	bl	8001d4a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195e:	2b00      	cmp	r3, #0
 8001960:	d008      	beq.n	8001974 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f042 020e 	orr.w	r2, r2, #14
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	e00f      	b.n	8001994 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f022 0204 	bic.w	r2, r2, #4
 8001982:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f042 020a 	orr.w	r2, r2, #10
 8001992:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f042 0201 	orr.w	r2, r2, #1
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	e005      	b.n	80019b2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80019ae:	2302      	movs	r3, #2
 80019b0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80019b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d008      	beq.n	80019e6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2204      	movs	r2, #4
 80019d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e020      	b.n	8001a28 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f022 020e 	bic.w	r2, r2, #14
 80019f4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f022 0201 	bic.w	r2, r2, #1
 8001a04:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a0e:	2101      	movs	r1, #1
 8001a10:	fa01 f202 	lsl.w	r2, r1, r2
 8001a14:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2201      	movs	r2, #1
 8001a1a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr
	...

08001a34 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d005      	beq.n	8001a58 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2204      	movs	r2, #4
 8001a50:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	73fb      	strb	r3, [r7, #15]
 8001a56:	e051      	b.n	8001afc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 020e 	bic.w	r2, r2, #14
 8001a66:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f022 0201 	bic.w	r2, r2, #1
 8001a76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a22      	ldr	r2, [pc, #136]	@ (8001b08 <HAL_DMA_Abort_IT+0xd4>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d029      	beq.n	8001ad6 <HAL_DMA_Abort_IT+0xa2>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a21      	ldr	r2, [pc, #132]	@ (8001b0c <HAL_DMA_Abort_IT+0xd8>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d022      	beq.n	8001ad2 <HAL_DMA_Abort_IT+0x9e>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a1f      	ldr	r2, [pc, #124]	@ (8001b10 <HAL_DMA_Abort_IT+0xdc>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d01a      	beq.n	8001acc <HAL_DMA_Abort_IT+0x98>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001b14 <HAL_DMA_Abort_IT+0xe0>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d012      	beq.n	8001ac6 <HAL_DMA_Abort_IT+0x92>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a1c      	ldr	r2, [pc, #112]	@ (8001b18 <HAL_DMA_Abort_IT+0xe4>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d00a      	beq.n	8001ac0 <HAL_DMA_Abort_IT+0x8c>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a1b      	ldr	r2, [pc, #108]	@ (8001b1c <HAL_DMA_Abort_IT+0xe8>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d102      	bne.n	8001aba <HAL_DMA_Abort_IT+0x86>
 8001ab4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001ab8:	e00e      	b.n	8001ad8 <HAL_DMA_Abort_IT+0xa4>
 8001aba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001abe:	e00b      	b.n	8001ad8 <HAL_DMA_Abort_IT+0xa4>
 8001ac0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ac4:	e008      	b.n	8001ad8 <HAL_DMA_Abort_IT+0xa4>
 8001ac6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aca:	e005      	b.n	8001ad8 <HAL_DMA_Abort_IT+0xa4>
 8001acc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ad0:	e002      	b.n	8001ad8 <HAL_DMA_Abort_IT+0xa4>
 8001ad2:	2310      	movs	r3, #16
 8001ad4:	e000      	b.n	8001ad8 <HAL_DMA_Abort_IT+0xa4>
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	4a11      	ldr	r2, [pc, #68]	@ (8001b20 <HAL_DMA_Abort_IT+0xec>)
 8001ada:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d003      	beq.n	8001afc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	4798      	blx	r3
    } 
  }
  return status;
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40020008 	.word	0x40020008
 8001b0c:	4002001c 	.word	0x4002001c
 8001b10:	40020030 	.word	0x40020030
 8001b14:	40020044 	.word	0x40020044
 8001b18:	40020058 	.word	0x40020058
 8001b1c:	4002006c 	.word	0x4002006c
 8001b20:	40020000 	.word	0x40020000

08001b24 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	2204      	movs	r2, #4
 8001b42:	409a      	lsls	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	4013      	ands	r3, r2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d04f      	beq.n	8001bec <HAL_DMA_IRQHandler+0xc8>
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d04a      	beq.n	8001bec <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0320 	and.w	r3, r3, #32
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d107      	bne.n	8001b74 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0204 	bic.w	r2, r2, #4
 8001b72:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a66      	ldr	r2, [pc, #408]	@ (8001d14 <HAL_DMA_IRQHandler+0x1f0>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d029      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0xae>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a65      	ldr	r2, [pc, #404]	@ (8001d18 <HAL_DMA_IRQHandler+0x1f4>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d022      	beq.n	8001bce <HAL_DMA_IRQHandler+0xaa>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a63      	ldr	r2, [pc, #396]	@ (8001d1c <HAL_DMA_IRQHandler+0x1f8>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d01a      	beq.n	8001bc8 <HAL_DMA_IRQHandler+0xa4>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a62      	ldr	r2, [pc, #392]	@ (8001d20 <HAL_DMA_IRQHandler+0x1fc>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d012      	beq.n	8001bc2 <HAL_DMA_IRQHandler+0x9e>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a60      	ldr	r2, [pc, #384]	@ (8001d24 <HAL_DMA_IRQHandler+0x200>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d00a      	beq.n	8001bbc <HAL_DMA_IRQHandler+0x98>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a5f      	ldr	r2, [pc, #380]	@ (8001d28 <HAL_DMA_IRQHandler+0x204>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d102      	bne.n	8001bb6 <HAL_DMA_IRQHandler+0x92>
 8001bb0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bb4:	e00e      	b.n	8001bd4 <HAL_DMA_IRQHandler+0xb0>
 8001bb6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001bba:	e00b      	b.n	8001bd4 <HAL_DMA_IRQHandler+0xb0>
 8001bbc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001bc0:	e008      	b.n	8001bd4 <HAL_DMA_IRQHandler+0xb0>
 8001bc2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001bc6:	e005      	b.n	8001bd4 <HAL_DMA_IRQHandler+0xb0>
 8001bc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bcc:	e002      	b.n	8001bd4 <HAL_DMA_IRQHandler+0xb0>
 8001bce:	2340      	movs	r3, #64	@ 0x40
 8001bd0:	e000      	b.n	8001bd4 <HAL_DMA_IRQHandler+0xb0>
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	4a55      	ldr	r2, [pc, #340]	@ (8001d2c <HAL_DMA_IRQHandler+0x208>)
 8001bd6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f000 8094 	beq.w	8001d0a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001bea:	e08e      	b.n	8001d0a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d056      	beq.n	8001caa <HAL_DMA_IRQHandler+0x186>
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d051      	beq.n	8001caa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0320 	and.w	r3, r3, #32
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d10b      	bne.n	8001c2c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f022 020a 	bic.w	r2, r2, #10
 8001c22:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a38      	ldr	r2, [pc, #224]	@ (8001d14 <HAL_DMA_IRQHandler+0x1f0>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d029      	beq.n	8001c8a <HAL_DMA_IRQHandler+0x166>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a37      	ldr	r2, [pc, #220]	@ (8001d18 <HAL_DMA_IRQHandler+0x1f4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d022      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x162>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a35      	ldr	r2, [pc, #212]	@ (8001d1c <HAL_DMA_IRQHandler+0x1f8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d01a      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x15c>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a34      	ldr	r2, [pc, #208]	@ (8001d20 <HAL_DMA_IRQHandler+0x1fc>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d012      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x156>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a32      	ldr	r2, [pc, #200]	@ (8001d24 <HAL_DMA_IRQHandler+0x200>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d00a      	beq.n	8001c74 <HAL_DMA_IRQHandler+0x150>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a31      	ldr	r2, [pc, #196]	@ (8001d28 <HAL_DMA_IRQHandler+0x204>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d102      	bne.n	8001c6e <HAL_DMA_IRQHandler+0x14a>
 8001c68:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001c6c:	e00e      	b.n	8001c8c <HAL_DMA_IRQHandler+0x168>
 8001c6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c72:	e00b      	b.n	8001c8c <HAL_DMA_IRQHandler+0x168>
 8001c74:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c78:	e008      	b.n	8001c8c <HAL_DMA_IRQHandler+0x168>
 8001c7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c7e:	e005      	b.n	8001c8c <HAL_DMA_IRQHandler+0x168>
 8001c80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c84:	e002      	b.n	8001c8c <HAL_DMA_IRQHandler+0x168>
 8001c86:	2320      	movs	r3, #32
 8001c88:	e000      	b.n	8001c8c <HAL_DMA_IRQHandler+0x168>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	4a27      	ldr	r2, [pc, #156]	@ (8001d2c <HAL_DMA_IRQHandler+0x208>)
 8001c8e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d034      	beq.n	8001d0a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ca8:	e02f      	b.n	8001d0a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cae:	2208      	movs	r2, #8
 8001cb0:	409a      	lsls	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d028      	beq.n	8001d0c <HAL_DMA_IRQHandler+0x1e8>
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	f003 0308 	and.w	r3, r3, #8
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d023      	beq.n	8001d0c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 020e 	bic.w	r2, r2, #14
 8001cd2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cdc:	2101      	movs	r1, #1
 8001cde:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d004      	beq.n	8001d0c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	4798      	blx	r3
    }
  }
  return;
 8001d0a:	bf00      	nop
 8001d0c:	bf00      	nop
}
 8001d0e:	3710      	adds	r7, #16
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40020008 	.word	0x40020008
 8001d18:	4002001c 	.word	0x4002001c
 8001d1c:	40020030 	.word	0x40020030
 8001d20:	40020044 	.word	0x40020044
 8001d24:	40020058 	.word	0x40020058
 8001d28:	4002006c 	.word	0x4002006c
 8001d2c:	40020000 	.word	0x40020000

08001d30 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d3e:	b2db      	uxtb	r3, r3
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr

08001d4a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b085      	sub	sp, #20
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
 8001d56:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d60:	2101      	movs	r1, #1
 8001d62:	fa01 f202 	lsl.w	r2, r1, r2
 8001d66:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	2b10      	cmp	r3, #16
 8001d76:	d108      	bne.n	8001d8a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	68ba      	ldr	r2, [r7, #8]
 8001d86:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d88:	e007      	b.n	8001d9a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	60da      	str	r2, [r3, #12]
}
 8001d9a:	bf00      	nop
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b08b      	sub	sp, #44	@ 0x2c
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dae:	2300      	movs	r3, #0
 8001db0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001db2:	2300      	movs	r3, #0
 8001db4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001db6:	e169      	b.n	800208c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001db8:	2201      	movs	r2, #1
 8001dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	69fa      	ldr	r2, [r7, #28]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	f040 8158 	bne.w	8002086 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	4a9a      	ldr	r2, [pc, #616]	@ (8002044 <HAL_GPIO_Init+0x2a0>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d05e      	beq.n	8001e9e <HAL_GPIO_Init+0xfa>
 8001de0:	4a98      	ldr	r2, [pc, #608]	@ (8002044 <HAL_GPIO_Init+0x2a0>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d875      	bhi.n	8001ed2 <HAL_GPIO_Init+0x12e>
 8001de6:	4a98      	ldr	r2, [pc, #608]	@ (8002048 <HAL_GPIO_Init+0x2a4>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d058      	beq.n	8001e9e <HAL_GPIO_Init+0xfa>
 8001dec:	4a96      	ldr	r2, [pc, #600]	@ (8002048 <HAL_GPIO_Init+0x2a4>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d86f      	bhi.n	8001ed2 <HAL_GPIO_Init+0x12e>
 8001df2:	4a96      	ldr	r2, [pc, #600]	@ (800204c <HAL_GPIO_Init+0x2a8>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d052      	beq.n	8001e9e <HAL_GPIO_Init+0xfa>
 8001df8:	4a94      	ldr	r2, [pc, #592]	@ (800204c <HAL_GPIO_Init+0x2a8>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d869      	bhi.n	8001ed2 <HAL_GPIO_Init+0x12e>
 8001dfe:	4a94      	ldr	r2, [pc, #592]	@ (8002050 <HAL_GPIO_Init+0x2ac>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d04c      	beq.n	8001e9e <HAL_GPIO_Init+0xfa>
 8001e04:	4a92      	ldr	r2, [pc, #584]	@ (8002050 <HAL_GPIO_Init+0x2ac>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d863      	bhi.n	8001ed2 <HAL_GPIO_Init+0x12e>
 8001e0a:	4a92      	ldr	r2, [pc, #584]	@ (8002054 <HAL_GPIO_Init+0x2b0>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d046      	beq.n	8001e9e <HAL_GPIO_Init+0xfa>
 8001e10:	4a90      	ldr	r2, [pc, #576]	@ (8002054 <HAL_GPIO_Init+0x2b0>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d85d      	bhi.n	8001ed2 <HAL_GPIO_Init+0x12e>
 8001e16:	2b12      	cmp	r3, #18
 8001e18:	d82a      	bhi.n	8001e70 <HAL_GPIO_Init+0xcc>
 8001e1a:	2b12      	cmp	r3, #18
 8001e1c:	d859      	bhi.n	8001ed2 <HAL_GPIO_Init+0x12e>
 8001e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8001e24 <HAL_GPIO_Init+0x80>)
 8001e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e24:	08001e9f 	.word	0x08001e9f
 8001e28:	08001e79 	.word	0x08001e79
 8001e2c:	08001e8b 	.word	0x08001e8b
 8001e30:	08001ecd 	.word	0x08001ecd
 8001e34:	08001ed3 	.word	0x08001ed3
 8001e38:	08001ed3 	.word	0x08001ed3
 8001e3c:	08001ed3 	.word	0x08001ed3
 8001e40:	08001ed3 	.word	0x08001ed3
 8001e44:	08001ed3 	.word	0x08001ed3
 8001e48:	08001ed3 	.word	0x08001ed3
 8001e4c:	08001ed3 	.word	0x08001ed3
 8001e50:	08001ed3 	.word	0x08001ed3
 8001e54:	08001ed3 	.word	0x08001ed3
 8001e58:	08001ed3 	.word	0x08001ed3
 8001e5c:	08001ed3 	.word	0x08001ed3
 8001e60:	08001ed3 	.word	0x08001ed3
 8001e64:	08001ed3 	.word	0x08001ed3
 8001e68:	08001e81 	.word	0x08001e81
 8001e6c:	08001e95 	.word	0x08001e95
 8001e70:	4a79      	ldr	r2, [pc, #484]	@ (8002058 <HAL_GPIO_Init+0x2b4>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d013      	beq.n	8001e9e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e76:	e02c      	b.n	8001ed2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	623b      	str	r3, [r7, #32]
          break;
 8001e7e:	e029      	b.n	8001ed4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	3304      	adds	r3, #4
 8001e86:	623b      	str	r3, [r7, #32]
          break;
 8001e88:	e024      	b.n	8001ed4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	3308      	adds	r3, #8
 8001e90:	623b      	str	r3, [r7, #32]
          break;
 8001e92:	e01f      	b.n	8001ed4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	330c      	adds	r3, #12
 8001e9a:	623b      	str	r3, [r7, #32]
          break;
 8001e9c:	e01a      	b.n	8001ed4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d102      	bne.n	8001eac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	623b      	str	r3, [r7, #32]
          break;
 8001eaa:	e013      	b.n	8001ed4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d105      	bne.n	8001ec0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001eb4:	2308      	movs	r3, #8
 8001eb6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69fa      	ldr	r2, [r7, #28]
 8001ebc:	611a      	str	r2, [r3, #16]
          break;
 8001ebe:	e009      	b.n	8001ed4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ec0:	2308      	movs	r3, #8
 8001ec2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69fa      	ldr	r2, [r7, #28]
 8001ec8:	615a      	str	r2, [r3, #20]
          break;
 8001eca:	e003      	b.n	8001ed4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	623b      	str	r3, [r7, #32]
          break;
 8001ed0:	e000      	b.n	8001ed4 <HAL_GPIO_Init+0x130>
          break;
 8001ed2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	2bff      	cmp	r3, #255	@ 0xff
 8001ed8:	d801      	bhi.n	8001ede <HAL_GPIO_Init+0x13a>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	e001      	b.n	8001ee2 <HAL_GPIO_Init+0x13e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	2bff      	cmp	r3, #255	@ 0xff
 8001ee8:	d802      	bhi.n	8001ef0 <HAL_GPIO_Init+0x14c>
 8001eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	e002      	b.n	8001ef6 <HAL_GPIO_Init+0x152>
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef2:	3b08      	subs	r3, #8
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	210f      	movs	r1, #15
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	fa01 f303 	lsl.w	r3, r1, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	401a      	ands	r2, r3
 8001f08:	6a39      	ldr	r1, [r7, #32]
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f10:	431a      	orrs	r2, r3
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 80b1 	beq.w	8002086 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f24:	4b4d      	ldr	r3, [pc, #308]	@ (800205c <HAL_GPIO_Init+0x2b8>)
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	4a4c      	ldr	r2, [pc, #304]	@ (800205c <HAL_GPIO_Init+0x2b8>)
 8001f2a:	f043 0301 	orr.w	r3, r3, #1
 8001f2e:	6193      	str	r3, [r2, #24]
 8001f30:	4b4a      	ldr	r3, [pc, #296]	@ (800205c <HAL_GPIO_Init+0x2b8>)
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	f003 0301 	and.w	r3, r3, #1
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f3c:	4a48      	ldr	r2, [pc, #288]	@ (8002060 <HAL_GPIO_Init+0x2bc>)
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	089b      	lsrs	r3, r3, #2
 8001f42:	3302      	adds	r3, #2
 8001f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f48:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4c:	f003 0303 	and.w	r3, r3, #3
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	220f      	movs	r2, #15
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a40      	ldr	r2, [pc, #256]	@ (8002064 <HAL_GPIO_Init+0x2c0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d013      	beq.n	8001f90 <HAL_GPIO_Init+0x1ec>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a3f      	ldr	r2, [pc, #252]	@ (8002068 <HAL_GPIO_Init+0x2c4>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d00d      	beq.n	8001f8c <HAL_GPIO_Init+0x1e8>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a3e      	ldr	r2, [pc, #248]	@ (800206c <HAL_GPIO_Init+0x2c8>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d007      	beq.n	8001f88 <HAL_GPIO_Init+0x1e4>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a3d      	ldr	r2, [pc, #244]	@ (8002070 <HAL_GPIO_Init+0x2cc>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d101      	bne.n	8001f84 <HAL_GPIO_Init+0x1e0>
 8001f80:	2303      	movs	r3, #3
 8001f82:	e006      	b.n	8001f92 <HAL_GPIO_Init+0x1ee>
 8001f84:	2304      	movs	r3, #4
 8001f86:	e004      	b.n	8001f92 <HAL_GPIO_Init+0x1ee>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e002      	b.n	8001f92 <HAL_GPIO_Init+0x1ee>
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e000      	b.n	8001f92 <HAL_GPIO_Init+0x1ee>
 8001f90:	2300      	movs	r3, #0
 8001f92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f94:	f002 0203 	and.w	r2, r2, #3
 8001f98:	0092      	lsls	r2, r2, #2
 8001f9a:	4093      	lsls	r3, r2
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fa2:	492f      	ldr	r1, [pc, #188]	@ (8002060 <HAL_GPIO_Init+0x2bc>)
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	089b      	lsrs	r3, r3, #2
 8001fa8:	3302      	adds	r3, #2
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d006      	beq.n	8001fca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8001fbe:	689a      	ldr	r2, [r3, #8]
 8001fc0:	492c      	ldr	r1, [pc, #176]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	608b      	str	r3, [r1, #8]
 8001fc8:	e006      	b.n	8001fd8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fca:	4b2a      	ldr	r3, [pc, #168]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	4928      	ldr	r1, [pc, #160]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d006      	beq.n	8001ff2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fe4:	4b23      	ldr	r3, [pc, #140]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8001fe6:	68da      	ldr	r2, [r3, #12]
 8001fe8:	4922      	ldr	r1, [pc, #136]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	60cb      	str	r3, [r1, #12]
 8001ff0:	e006      	b.n	8002000 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ff2:	4b20      	ldr	r3, [pc, #128]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8001ff4:	68da      	ldr	r2, [r3, #12]
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	491e      	ldr	r1, [pc, #120]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d006      	beq.n	800201a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800200c:	4b19      	ldr	r3, [pc, #100]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 800200e:	685a      	ldr	r2, [r3, #4]
 8002010:	4918      	ldr	r1, [pc, #96]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	4313      	orrs	r3, r2
 8002016:	604b      	str	r3, [r1, #4]
 8002018:	e006      	b.n	8002028 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800201a:	4b16      	ldr	r3, [pc, #88]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 800201c:	685a      	ldr	r2, [r3, #4]
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	43db      	mvns	r3, r3
 8002022:	4914      	ldr	r1, [pc, #80]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8002024:	4013      	ands	r3, r2
 8002026:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d021      	beq.n	8002078 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002034:	4b0f      	ldr	r3, [pc, #60]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	490e      	ldr	r1, [pc, #56]	@ (8002074 <HAL_GPIO_Init+0x2d0>)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	4313      	orrs	r3, r2
 800203e:	600b      	str	r3, [r1, #0]
 8002040:	e021      	b.n	8002086 <HAL_GPIO_Init+0x2e2>
 8002042:	bf00      	nop
 8002044:	10320000 	.word	0x10320000
 8002048:	10310000 	.word	0x10310000
 800204c:	10220000 	.word	0x10220000
 8002050:	10210000 	.word	0x10210000
 8002054:	10120000 	.word	0x10120000
 8002058:	10110000 	.word	0x10110000
 800205c:	40021000 	.word	0x40021000
 8002060:	40010000 	.word	0x40010000
 8002064:	40010800 	.word	0x40010800
 8002068:	40010c00 	.word	0x40010c00
 800206c:	40011000 	.word	0x40011000
 8002070:	40011400 	.word	0x40011400
 8002074:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002078:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <HAL_GPIO_Init+0x304>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	43db      	mvns	r3, r3
 8002080:	4909      	ldr	r1, [pc, #36]	@ (80020a8 <HAL_GPIO_Init+0x304>)
 8002082:	4013      	ands	r3, r2
 8002084:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002088:	3301      	adds	r3, #1
 800208a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002092:	fa22 f303 	lsr.w	r3, r2, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	f47f ae8e 	bne.w	8001db8 <HAL_GPIO_Init+0x14>
  }
}
 800209c:	bf00      	nop
 800209e:	bf00      	nop
 80020a0:	372c      	adds	r7, #44	@ 0x2c
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr
 80020a8:	40010400 	.word	0x40010400

080020ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689a      	ldr	r2, [r3, #8]
 80020bc:	887b      	ldrh	r3, [r7, #2]
 80020be:	4013      	ands	r3, r2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d002      	beq.n	80020ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020c4:	2301      	movs	r3, #1
 80020c6:	73fb      	strb	r3, [r7, #15]
 80020c8:	e001      	b.n	80020ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020ca:	2300      	movs	r3, #0
 80020cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	460b      	mov	r3, r1
 80020e4:	807b      	strh	r3, [r7, #2]
 80020e6:	4613      	mov	r3, r2
 80020e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020ea:	787b      	ldrb	r3, [r7, #1]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020f0:	887a      	ldrh	r2, [r7, #2]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020f6:	e003      	b.n	8002100 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020f8:	887b      	ldrh	r3, [r7, #2]
 80020fa:	041a      	lsls	r2, r3, #16
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	611a      	str	r2, [r3, #16]
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	bc80      	pop	{r7}
 8002108:	4770      	bx	lr

0800210a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800210a:	b480      	push	{r7}
 800210c:	b085      	sub	sp, #20
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
 8002112:	460b      	mov	r3, r1
 8002114:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800211c:	887a      	ldrh	r2, [r7, #2]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	4013      	ands	r3, r2
 8002122:	041a      	lsls	r2, r3, #16
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	43d9      	mvns	r1, r3
 8002128:	887b      	ldrh	r3, [r7, #2]
 800212a:	400b      	ands	r3, r1
 800212c:	431a      	orrs	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	611a      	str	r2, [r3, #16]
}
 8002132:	bf00      	nop
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr

0800213c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002146:	4b08      	ldr	r3, [pc, #32]	@ (8002168 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002148:	695a      	ldr	r2, [r3, #20]
 800214a:	88fb      	ldrh	r3, [r7, #6]
 800214c:	4013      	ands	r3, r2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d006      	beq.n	8002160 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002152:	4a05      	ldr	r2, [pc, #20]	@ (8002168 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002154:	88fb      	ldrh	r3, [r7, #6]
 8002156:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002158:	88fb      	ldrh	r3, [r7, #6]
 800215a:	4618      	mov	r0, r3
 800215c:	f000 f806 	bl	800216c <HAL_GPIO_EXTI_Callback>
  }
}
 8002160:	bf00      	nop
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40010400 	.word	0x40010400

0800216c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002176:	bf00      	nop
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr

08002180 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e12b      	b.n	80023ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d106      	bne.n	80021ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7fe fea8 	bl	8000efc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2224      	movs	r2, #36	@ 0x24
 80021b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 0201 	bic.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80021e4:	f003 f8cc 	bl	8005380 <HAL_RCC_GetPCLK1Freq>
 80021e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	4a81      	ldr	r2, [pc, #516]	@ (80023f4 <HAL_I2C_Init+0x274>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d807      	bhi.n	8002204 <HAL_I2C_Init+0x84>
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4a80      	ldr	r2, [pc, #512]	@ (80023f8 <HAL_I2C_Init+0x278>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	bf94      	ite	ls
 80021fc:	2301      	movls	r3, #1
 80021fe:	2300      	movhi	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	e006      	b.n	8002212 <HAL_I2C_Init+0x92>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4a7d      	ldr	r2, [pc, #500]	@ (80023fc <HAL_I2C_Init+0x27c>)
 8002208:	4293      	cmp	r3, r2
 800220a:	bf94      	ite	ls
 800220c:	2301      	movls	r3, #1
 800220e:	2300      	movhi	r3, #0
 8002210:	b2db      	uxtb	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e0e7      	b.n	80023ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4a78      	ldr	r2, [pc, #480]	@ (8002400 <HAL_I2C_Init+0x280>)
 800221e:	fba2 2303 	umull	r2, r3, r2, r3
 8002222:	0c9b      	lsrs	r3, r3, #18
 8002224:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68ba      	ldr	r2, [r7, #8]
 8002236:	430a      	orrs	r2, r1
 8002238:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	4a6a      	ldr	r2, [pc, #424]	@ (80023f4 <HAL_I2C_Init+0x274>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d802      	bhi.n	8002254 <HAL_I2C_Init+0xd4>
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	3301      	adds	r3, #1
 8002252:	e009      	b.n	8002268 <HAL_I2C_Init+0xe8>
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800225a:	fb02 f303 	mul.w	r3, r2, r3
 800225e:	4a69      	ldr	r2, [pc, #420]	@ (8002404 <HAL_I2C_Init+0x284>)
 8002260:	fba2 2303 	umull	r2, r3, r2, r3
 8002264:	099b      	lsrs	r3, r3, #6
 8002266:	3301      	adds	r3, #1
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	6812      	ldr	r2, [r2, #0]
 800226c:	430b      	orrs	r3, r1
 800226e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800227a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	495c      	ldr	r1, [pc, #368]	@ (80023f4 <HAL_I2C_Init+0x274>)
 8002284:	428b      	cmp	r3, r1
 8002286:	d819      	bhi.n	80022bc <HAL_I2C_Init+0x13c>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	1e59      	subs	r1, r3, #1
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	fbb1 f3f3 	udiv	r3, r1, r3
 8002296:	1c59      	adds	r1, r3, #1
 8002298:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800229c:	400b      	ands	r3, r1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00a      	beq.n	80022b8 <HAL_I2C_Init+0x138>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1e59      	subs	r1, r3, #1
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80022b0:	3301      	adds	r3, #1
 80022b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b6:	e051      	b.n	800235c <HAL_I2C_Init+0x1dc>
 80022b8:	2304      	movs	r3, #4
 80022ba:	e04f      	b.n	800235c <HAL_I2C_Init+0x1dc>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d111      	bne.n	80022e8 <HAL_I2C_Init+0x168>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1e58      	subs	r0, r3, #1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6859      	ldr	r1, [r3, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	440b      	add	r3, r1
 80022d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80022d6:	3301      	adds	r3, #1
 80022d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022dc:	2b00      	cmp	r3, #0
 80022de:	bf0c      	ite	eq
 80022e0:	2301      	moveq	r3, #1
 80022e2:	2300      	movne	r3, #0
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	e012      	b.n	800230e <HAL_I2C_Init+0x18e>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	1e58      	subs	r0, r3, #1
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6859      	ldr	r1, [r3, #4]
 80022f0:	460b      	mov	r3, r1
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	0099      	lsls	r1, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80022fe:	3301      	adds	r3, #1
 8002300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002304:	2b00      	cmp	r3, #0
 8002306:	bf0c      	ite	eq
 8002308:	2301      	moveq	r3, #1
 800230a:	2300      	movne	r3, #0
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_I2C_Init+0x196>
 8002312:	2301      	movs	r3, #1
 8002314:	e022      	b.n	800235c <HAL_I2C_Init+0x1dc>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10e      	bne.n	800233c <HAL_I2C_Init+0x1bc>
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	1e58      	subs	r0, r3, #1
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6859      	ldr	r1, [r3, #4]
 8002326:	460b      	mov	r3, r1
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	440b      	add	r3, r1
 800232c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002330:	3301      	adds	r3, #1
 8002332:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800233a:	e00f      	b.n	800235c <HAL_I2C_Init+0x1dc>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	1e58      	subs	r0, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6859      	ldr	r1, [r3, #4]
 8002344:	460b      	mov	r3, r1
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	440b      	add	r3, r1
 800234a:	0099      	lsls	r1, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002352:	3301      	adds	r3, #1
 8002354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002358:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800235c:	6879      	ldr	r1, [r7, #4]
 800235e:	6809      	ldr	r1, [r1, #0]
 8002360:	4313      	orrs	r3, r2
 8002362:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69da      	ldr	r2, [r3, #28]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800238a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6911      	ldr	r1, [r2, #16]
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	68d2      	ldr	r2, [r2, #12]
 8002396:	4311      	orrs	r1, r2
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6812      	ldr	r2, [r2, #0]
 800239c:	430b      	orrs	r3, r1
 800239e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	695a      	ldr	r2, [r3, #20]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f042 0201 	orr.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2220      	movs	r2, #32
 80023d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	000186a0 	.word	0x000186a0
 80023f8:	001e847f 	.word	0x001e847f
 80023fc:	003d08ff 	.word	0x003d08ff
 8002400:	431bde83 	.word	0x431bde83
 8002404:	10624dd3 	.word	0x10624dd3

08002408 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800241a:	2b80      	cmp	r3, #128	@ 0x80
 800241c:	d103      	bne.n	8002426 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2200      	movs	r2, #0
 8002424:	611a      	str	r2, [r3, #16]
  }
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr

08002430 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af02      	add	r7, sp, #8
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	4608      	mov	r0, r1
 800243a:	4611      	mov	r1, r2
 800243c:	461a      	mov	r2, r3
 800243e:	4603      	mov	r3, r0
 8002440:	817b      	strh	r3, [r7, #10]
 8002442:	460b      	mov	r3, r1
 8002444:	813b      	strh	r3, [r7, #8]
 8002446:	4613      	mov	r3, r2
 8002448:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800244a:	f7ff f8e5 	bl	8001618 <HAL_GetTick>
 800244e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b20      	cmp	r3, #32
 800245a:	f040 80d9 	bne.w	8002610 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	2319      	movs	r3, #25
 8002464:	2201      	movs	r2, #1
 8002466:	496d      	ldr	r1, [pc, #436]	@ (800261c <HAL_I2C_Mem_Write+0x1ec>)
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f002 f99b 	bl	80047a4 <I2C_WaitOnFlagUntilTimeout>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002474:	2302      	movs	r3, #2
 8002476:	e0cc      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800247e:	2b01      	cmp	r3, #1
 8002480:	d101      	bne.n	8002486 <HAL_I2C_Mem_Write+0x56>
 8002482:	2302      	movs	r3, #2
 8002484:	e0c5      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b01      	cmp	r3, #1
 800249a:	d007      	beq.n	80024ac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0201 	orr.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2221      	movs	r2, #33	@ 0x21
 80024c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2240      	movs	r2, #64	@ 0x40
 80024c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6a3a      	ldr	r2, [r7, #32]
 80024d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80024dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4a4d      	ldr	r2, [pc, #308]	@ (8002620 <HAL_I2C_Mem_Write+0x1f0>)
 80024ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024ee:	88f8      	ldrh	r0, [r7, #6]
 80024f0:	893a      	ldrh	r2, [r7, #8]
 80024f2:	8979      	ldrh	r1, [r7, #10]
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	4603      	mov	r3, r0
 80024fe:	68f8      	ldr	r0, [r7, #12]
 8002500:	f001 fe14 	bl	800412c <I2C_RequestMemoryWrite>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d052      	beq.n	80025b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e081      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f002 fa60 	bl	80049d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00d      	beq.n	800253a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	2b04      	cmp	r3, #4
 8002524:	d107      	bne.n	8002536 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002534:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e06b      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	781a      	ldrb	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254a:	1c5a      	adds	r2, r3, #1
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002554:	3b01      	subs	r3, #1
 8002556:	b29a      	uxth	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002560:	b29b      	uxth	r3, r3
 8002562:	3b01      	subs	r3, #1
 8002564:	b29a      	uxth	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	2b04      	cmp	r3, #4
 8002576:	d11b      	bne.n	80025b0 <HAL_I2C_Mem_Write+0x180>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800257c:	2b00      	cmp	r3, #0
 800257e:	d017      	beq.n	80025b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	781a      	ldrb	r2, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259a:	3b01      	subs	r3, #1
 800259c:	b29a      	uxth	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	3b01      	subs	r3, #1
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1aa      	bne.n	800250e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f002 fa53 	bl	8004a68 <I2C_WaitOnBTFFlagUntilTimeout>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00d      	beq.n	80025e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d107      	bne.n	80025e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e016      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2220      	movs	r2, #32
 80025f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800260c:	2300      	movs	r3, #0
 800260e:	e000      	b.n	8002612 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002610:	2302      	movs	r3, #2
  }
}
 8002612:	4618      	mov	r0, r3
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	00100002 	.word	0x00100002
 8002620:	ffff0000 	.word	0xffff0000

08002624 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08c      	sub	sp, #48	@ 0x30
 8002628:	af02      	add	r7, sp, #8
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	4608      	mov	r0, r1
 800262e:	4611      	mov	r1, r2
 8002630:	461a      	mov	r2, r3
 8002632:	4603      	mov	r3, r0
 8002634:	817b      	strh	r3, [r7, #10]
 8002636:	460b      	mov	r3, r1
 8002638:	813b      	strh	r3, [r7, #8]
 800263a:	4613      	mov	r3, r2
 800263c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800263e:	f7fe ffeb 	bl	8001618 <HAL_GetTick>
 8002642:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8002644:	2300      	movs	r3, #0
 8002646:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b20      	cmp	r3, #32
 8002652:	f040 8168 	bne.w	8002926 <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002656:	4b98      	ldr	r3, [pc, #608]	@ (80028b8 <HAL_I2C_Mem_Read_DMA+0x294>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	08db      	lsrs	r3, r3, #3
 800265c:	4a97      	ldr	r2, [pc, #604]	@ (80028bc <HAL_I2C_Mem_Read_DMA+0x298>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	0a1a      	lsrs	r2, r3, #8
 8002664:	4613      	mov	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	009a      	lsls	r2, r3, #2
 800266c:	4413      	add	r3, r2
 800266e:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	3b01      	subs	r3, #1
 8002674:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d112      	bne.n	80026a2 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2220      	movs	r2, #32
 8002686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002696:	f043 0220 	orr.w	r2, r3, #32
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800269e:	2302      	movs	r3, #2
 80026a0:	e142      	b.n	8002928 <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d0df      	beq.n	8002670 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d101      	bne.n	80026be <HAL_I2C_Mem_Read_DMA+0x9a>
 80026ba:	2302      	movs	r3, #2
 80026bc:	e134      	b.n	8002928 <HAL_I2C_Mem_Read_DMA+0x304>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d007      	beq.n	80026e4 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 0201 	orr.w	r2, r2, #1
 80026e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2222      	movs	r2, #34	@ 0x22
 80026f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2240      	movs	r2, #64	@ 0x40
 8002700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800270e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002714:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800271a:	b29a      	uxth	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4a67      	ldr	r2, [pc, #412]	@ (80028c0 <HAL_I2C_Mem_Read_DMA+0x29c>)
 8002724:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002726:	897a      	ldrh	r2, [r7, #10]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800272c:	893a      	ldrh	r2, [r7, #8]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002732:	88fa      	ldrh	r2, [r7, #6]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2200      	movs	r2, #0
 800273c:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 80c2 	beq.w	80028cc <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274c:	2b00      	cmp	r3, #0
 800274e:	d024      	beq.n	800279a <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002754:	4a5b      	ldr	r2, [pc, #364]	@ (80028c4 <HAL_I2C_Mem_Read_DMA+0x2a0>)
 8002756:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800275c:	4a5a      	ldr	r2, [pc, #360]	@ (80028c8 <HAL_I2C_Mem_Read_DMA+0x2a4>)
 800275e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002764:	2200      	movs	r2, #0
 8002766:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800276c:	2200      	movs	r2, #0
 800276e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	3310      	adds	r3, #16
 800277a:	4619      	mov	r1, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002780:	461a      	mov	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002786:	f7ff f8b9 	bl	80018fc <HAL_DMA_Start_IT>
 800278a:	4603      	mov	r3, r0
 800278c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002790:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002794:	2b00      	cmp	r3, #0
 8002796:	d17b      	bne.n	8002890 <HAL_I2C_Mem_Read_DMA+0x26c>
 8002798:	e013      	b.n	80027c2 <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2220      	movs	r2, #32
 800279e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e0b2      	b.n	8002928 <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80027c2:	88f8      	ldrh	r0, [r7, #6]
 80027c4:	893a      	ldrh	r2, [r7, #8]
 80027c6:	8979      	ldrh	r1, [r7, #10]
 80027c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ca:	9301      	str	r3, [sp, #4]
 80027cc:	2323      	movs	r3, #35	@ 0x23
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	4603      	mov	r3, r0
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f001 fd40 	bl	8004258 <I2C_RequestMemoryRead>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d023      	beq.n	8002826 <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff f926 	bl	8001a34 <HAL_DMA_Abort_IT>
 80027e8:	4603      	mov	r3, r0
 80027ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f2:	2200      	movs	r2, #0
 80027f4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002804:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2200      	movs	r2, #0
 8002810:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 0201 	bic.w	r2, r2, #1
 8002820:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e080      	b.n	8002928 <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800282a:	2b01      	cmp	r3, #1
 800282c:	d108      	bne.n	8002840 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800283c:	601a      	str	r2, [r3, #0]
 800283e:	e007      	b.n	8002850 <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800284e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002850:	2300      	movs	r3, #0
 8002852:	61bb      	str	r3, [r7, #24]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	61bb      	str	r3, [r7, #24]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	61bb      	str	r3, [r7, #24]
 8002864:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800287c:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	e048      	b.n	8002922 <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2220      	movs	r2, #32
 8002894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a4:	f043 0210 	orr.w	r2, r3, #16
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e037      	b.n	8002928 <HAL_I2C_Mem_Read_DMA+0x304>
 80028b8:	20000000 	.word	0x20000000
 80028bc:	14f8b589 	.word	0x14f8b589
 80028c0:	ffff0000 	.word	0xffff0000
 80028c4:	08004429 	.word	0x08004429
 80028c8:	080045e7 	.word	0x080045e7
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80028cc:	88f8      	ldrh	r0, [r7, #6]
 80028ce:	893a      	ldrh	r2, [r7, #8]
 80028d0:	8979      	ldrh	r1, [r7, #10]
 80028d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	2323      	movs	r3, #35	@ 0x23
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	4603      	mov	r3, r0
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f001 fcbb 	bl	8004258 <I2C_RequestMemoryRead>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e01d      	b.n	8002928 <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028ec:	2300      	movs	r3, #0
 80028ee:	617b      	str	r3, [r7, #20]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	617b      	str	r3, [r7, #20]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	617b      	str	r3, [r7, #20]
 8002900:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002910:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	e000      	b.n	8002928 <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 8002926:	2302      	movs	r3, #2
  }
}
 8002928:	4618      	mov	r0, r3
 800292a:	3728      	adds	r7, #40	@ 0x28
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002938:	2300      	movs	r3, #0
 800293a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002948:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002950:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002958:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800295a:	7bfb      	ldrb	r3, [r7, #15]
 800295c:	2b10      	cmp	r3, #16
 800295e:	d003      	beq.n	8002968 <HAL_I2C_EV_IRQHandler+0x38>
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	2b40      	cmp	r3, #64	@ 0x40
 8002964:	f040 80c1 	bne.w	8002aea <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10d      	bne.n	800299e <HAL_I2C_EV_IRQHandler+0x6e>
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002988:	d003      	beq.n	8002992 <HAL_I2C_EV_IRQHandler+0x62>
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002990:	d101      	bne.n	8002996 <HAL_I2C_EV_IRQHandler+0x66>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <HAL_I2C_EV_IRQHandler+0x68>
 8002996:	2300      	movs	r3, #0
 8002998:	2b01      	cmp	r3, #1
 800299a:	f000 8132 	beq.w	8002c02 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00c      	beq.n	80029c2 <HAL_I2C_EV_IRQHandler+0x92>
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	0a5b      	lsrs	r3, r3, #9
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d006      	beq.n	80029c2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f002 f8ff 	bl	8004bb8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 fd90 	bl	80034e0 <I2C_Master_SB>
 80029c0:	e092      	b.n	8002ae8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	08db      	lsrs	r3, r3, #3
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d009      	beq.n	80029e2 <HAL_I2C_EV_IRQHandler+0xb2>
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	0a5b      	lsrs	r3, r3, #9
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 fe05 	bl	80035ea <I2C_Master_ADD10>
 80029e0:	e082      	b.n	8002ae8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	085b      	lsrs	r3, r3, #1
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d009      	beq.n	8002a02 <HAL_I2C_EV_IRQHandler+0xd2>
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	0a5b      	lsrs	r3, r3, #9
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 fe1e 	bl	800363c <I2C_Master_ADDR>
 8002a00:	e072      	b.n	8002ae8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	089b      	lsrs	r3, r3, #2
 8002a06:	f003 0301 	and.w	r3, r3, #1
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d03b      	beq.n	8002a86 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a1c:	f000 80f3 	beq.w	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	09db      	lsrs	r3, r3, #7
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d00f      	beq.n	8002a4c <HAL_I2C_EV_IRQHandler+0x11c>
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	0a9b      	lsrs	r3, r3, #10
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d009      	beq.n	8002a4c <HAL_I2C_EV_IRQHandler+0x11c>
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	089b      	lsrs	r3, r3, #2
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d103      	bne.n	8002a4c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 f9e8 	bl	8002e1a <I2C_MasterTransmit_TXE>
 8002a4a:	e04d      	b.n	8002ae8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	089b      	lsrs	r3, r3, #2
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f000 80d6 	beq.w	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	0a5b      	lsrs	r3, r3, #9
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f000 80cf 	beq.w	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002a68:	7bbb      	ldrb	r3, [r7, #14]
 8002a6a:	2b21      	cmp	r3, #33	@ 0x21
 8002a6c:	d103      	bne.n	8002a76 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 fa6f 	bl	8002f52 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a74:	e0c7      	b.n	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	2b40      	cmp	r3, #64	@ 0x40
 8002a7a:	f040 80c4 	bne.w	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 fadd 	bl	800303e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a84:	e0bf      	b.n	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a94:	f000 80b7 	beq.w	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	099b      	lsrs	r3, r3, #6
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00f      	beq.n	8002ac4 <HAL_I2C_EV_IRQHandler+0x194>
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	0a9b      	lsrs	r3, r3, #10
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d009      	beq.n	8002ac4 <HAL_I2C_EV_IRQHandler+0x194>
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	089b      	lsrs	r3, r3, #2
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d103      	bne.n	8002ac4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f000 fb56 	bl	800316e <I2C_MasterReceive_RXNE>
 8002ac2:	e011      	b.n	8002ae8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	089b      	lsrs	r3, r3, #2
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 809a 	beq.w	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	0a5b      	lsrs	r3, r3, #9
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 8093 	beq.w	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 fc0c 	bl	80032fe <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ae6:	e08e      	b.n	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002ae8:	e08d      	b.n	8002c06 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d004      	beq.n	8002afc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	61fb      	str	r3, [r7, #28]
 8002afa:	e007      	b.n	8002b0c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	085b      	lsrs	r3, r3, #1
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d012      	beq.n	8002b3e <HAL_I2C_EV_IRQHandler+0x20e>
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	0a5b      	lsrs	r3, r3, #9
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00c      	beq.n	8002b3e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002b34:	69b9      	ldr	r1, [r7, #24]
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 ffd7 	bl	8003aea <I2C_Slave_ADDR>
 8002b3c:	e066      	b.n	8002c0c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	091b      	lsrs	r3, r3, #4
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d009      	beq.n	8002b5e <HAL_I2C_EV_IRQHandler+0x22e>
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	0a5b      	lsrs	r3, r3, #9
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f001 f812 	bl	8003b80 <I2C_Slave_STOPF>
 8002b5c:	e056      	b.n	8002c0c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002b5e:	7bbb      	ldrb	r3, [r7, #14]
 8002b60:	2b21      	cmp	r3, #33	@ 0x21
 8002b62:	d002      	beq.n	8002b6a <HAL_I2C_EV_IRQHandler+0x23a>
 8002b64:	7bbb      	ldrb	r3, [r7, #14]
 8002b66:	2b29      	cmp	r3, #41	@ 0x29
 8002b68:	d125      	bne.n	8002bb6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	09db      	lsrs	r3, r3, #7
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00f      	beq.n	8002b96 <HAL_I2C_EV_IRQHandler+0x266>
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	0a9b      	lsrs	r3, r3, #10
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d009      	beq.n	8002b96 <HAL_I2C_EV_IRQHandler+0x266>
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	089b      	lsrs	r3, r3, #2
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d103      	bne.n	8002b96 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 feef 	bl	8003972 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b94:	e039      	b.n	8002c0a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	089b      	lsrs	r3, r3, #2
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d033      	beq.n	8002c0a <HAL_I2C_EV_IRQHandler+0x2da>
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	0a5b      	lsrs	r3, r3, #9
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d02d      	beq.n	8002c0a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 ff1c 	bl	80039ec <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002bb4:	e029      	b.n	8002c0a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	099b      	lsrs	r3, r3, #6
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00f      	beq.n	8002be2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	0a9b      	lsrs	r3, r3, #10
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d009      	beq.n	8002be2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	089b      	lsrs	r3, r3, #2
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d103      	bne.n	8002be2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 ff26 	bl	8003a2c <I2C_SlaveReceive_RXNE>
 8002be0:	e014      	b.n	8002c0c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	089b      	lsrs	r3, r3, #2
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00e      	beq.n	8002c0c <HAL_I2C_EV_IRQHandler+0x2dc>
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	0a5b      	lsrs	r3, r3, #9
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d008      	beq.n	8002c0c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f000 ff54 	bl	8003aa8 <I2C_SlaveReceive_BTF>
 8002c00:	e004      	b.n	8002c0c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002c02:	bf00      	nop
 8002c04:	e002      	b.n	8002c0c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c06:	bf00      	nop
 8002c08:	e000      	b.n	8002c0c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c0a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002c0c:	3720      	adds	r7, #32
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b08a      	sub	sp, #40	@ 0x28
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c34:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c36:	6a3b      	ldr	r3, [r7, #32]
 8002c38:	0a1b      	lsrs	r3, r3, #8
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d016      	beq.n	8002c70 <HAL_I2C_ER_IRQHandler+0x5e>
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	0a1b      	lsrs	r3, r3, #8
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d010      	beq.n	8002c70 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002c5e:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c6e:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c70:	6a3b      	ldr	r3, [r7, #32]
 8002c72:	0a5b      	lsrs	r3, r3, #9
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00e      	beq.n	8002c9a <HAL_I2C_ER_IRQHandler+0x88>
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	0a1b      	lsrs	r3, r3, #8
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d008      	beq.n	8002c9a <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8a:	f043 0302 	orr.w	r3, r3, #2
 8002c8e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002c98:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c9a:	6a3b      	ldr	r3, [r7, #32]
 8002c9c:	0a9b      	lsrs	r3, r3, #10
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d03f      	beq.n	8002d26 <HAL_I2C_ER_IRQHandler+0x114>
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	0a1b      	lsrs	r3, r3, #8
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d039      	beq.n	8002d26 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002cb2:	7efb      	ldrb	r3, [r7, #27]
 8002cb4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cc4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cca:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002ccc:	7ebb      	ldrb	r3, [r7, #26]
 8002cce:	2b20      	cmp	r3, #32
 8002cd0:	d112      	bne.n	8002cf8 <HAL_I2C_ER_IRQHandler+0xe6>
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10f      	bne.n	8002cf8 <HAL_I2C_ER_IRQHandler+0xe6>
 8002cd8:	7cfb      	ldrb	r3, [r7, #19]
 8002cda:	2b21      	cmp	r3, #33	@ 0x21
 8002cdc:	d008      	beq.n	8002cf0 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002cde:	7cfb      	ldrb	r3, [r7, #19]
 8002ce0:	2b29      	cmp	r3, #41	@ 0x29
 8002ce2:	d005      	beq.n	8002cf0 <HAL_I2C_ER_IRQHandler+0xde>
 8002ce4:	7cfb      	ldrb	r3, [r7, #19]
 8002ce6:	2b28      	cmp	r3, #40	@ 0x28
 8002ce8:	d106      	bne.n	8002cf8 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2b21      	cmp	r3, #33	@ 0x21
 8002cee:	d103      	bne.n	8002cf8 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f001 f875 	bl	8003de0 <I2C_Slave_AF>
 8002cf6:	e016      	b.n	8002d26 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d00:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d04:	f043 0304 	orr.w	r3, r3, #4
 8002d08:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002d0a:	7efb      	ldrb	r3, [r7, #27]
 8002d0c:	2b10      	cmp	r3, #16
 8002d0e:	d002      	beq.n	8002d16 <HAL_I2C_ER_IRQHandler+0x104>
 8002d10:	7efb      	ldrb	r3, [r7, #27]
 8002d12:	2b40      	cmp	r3, #64	@ 0x40
 8002d14:	d107      	bne.n	8002d26 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d24:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d26:	6a3b      	ldr	r3, [r7, #32]
 8002d28:	0adb      	lsrs	r3, r3, #11
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d00e      	beq.n	8002d50 <HAL_I2C_ER_IRQHandler+0x13e>
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	0a1b      	lsrs	r3, r3, #8
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d008      	beq.n	8002d50 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d40:	f043 0308 	orr.w	r3, r3, #8
 8002d44:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002d4e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d008      	beq.n	8002d68 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f001 f8b0 	bl	8003ec8 <I2C_ITError>
  }
}
 8002d68:	bf00      	nop
 8002d6a:	3728      	adds	r7, #40	@ 0x28
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr

08002d82 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr

08002d94 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr

08002da6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b083      	sub	sp, #12
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	70fb      	strb	r3, [r7, #3]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr

08002de4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bc80      	pop	{r7}
 8002df4:	4770      	bx	lr

08002df6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr

08002e08 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr

08002e1a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b084      	sub	sp, #16
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e28:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e30:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e36:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d150      	bne.n	8002ee2 <I2C_MasterTransmit_TXE+0xc8>
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
 8002e42:	2b21      	cmp	r3, #33	@ 0x21
 8002e44:	d14d      	bne.n	8002ee2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d01d      	beq.n	8002e88 <I2C_MasterTransmit_TXE+0x6e>
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2b20      	cmp	r3, #32
 8002e50:	d01a      	beq.n	8002e88 <I2C_MasterTransmit_TXE+0x6e>
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e58:	d016      	beq.n	8002e88 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002e68:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2211      	movs	r2, #17
 8002e6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7ff ff75 	bl	8002d70 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e86:	e060      	b.n	8002f4a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002e96:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ea6:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2220      	movs	r2, #32
 8002eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b40      	cmp	r3, #64	@ 0x40
 8002ec0:	d107      	bne.n	8002ed2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f7ff ff8a 	bl	8002de4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ed0:	e03b      	b.n	8002f4a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7ff ff48 	bl	8002d70 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ee0:	e033      	b.n	8002f4a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
 8002ee4:	2b21      	cmp	r3, #33	@ 0x21
 8002ee6:	d005      	beq.n	8002ef4 <I2C_MasterTransmit_TXE+0xda>
 8002ee8:	7bbb      	ldrb	r3, [r7, #14]
 8002eea:	2b40      	cmp	r3, #64	@ 0x40
 8002eec:	d12d      	bne.n	8002f4a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
 8002ef0:	2b22      	cmp	r3, #34	@ 0x22
 8002ef2:	d12a      	bne.n	8002f4a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d108      	bne.n	8002f10 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f0c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002f0e:	e01c      	b.n	8002f4a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b40      	cmp	r3, #64	@ 0x40
 8002f1a:	d103      	bne.n	8002f24 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 f88e 	bl	800303e <I2C_MemoryTransmit_TXE_BTF>
}
 8002f22:	e012      	b.n	8002f4a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f28:	781a      	ldrb	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f34:	1c5a      	adds	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	3b01      	subs	r3, #1
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002f48:	e7ff      	b.n	8002f4a <I2C_MasterTransmit_TXE+0x130>
 8002f4a:	bf00      	nop
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b084      	sub	sp, #16
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b21      	cmp	r3, #33	@ 0x21
 8002f6a:	d164      	bne.n	8003036 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d012      	beq.n	8002f9c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7a:	781a      	ldrb	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f86:	1c5a      	adds	r2, r3, #1
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002f9a:	e04c      	b.n	8003036 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d01d      	beq.n	8002fde <I2C_MasterTransmit_BTF+0x8c>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2b20      	cmp	r3, #32
 8002fa6:	d01a      	beq.n	8002fde <I2C_MasterTransmit_BTF+0x8c>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002fae:	d016      	beq.n	8002fde <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002fbe:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2211      	movs	r2, #17
 8002fc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7ff feca 	bl	8002d70 <HAL_I2C_MasterTxCpltCallback>
}
 8002fdc:	e02b      	b.n	8003036 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002fec:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ffc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b40      	cmp	r3, #64	@ 0x40
 8003016:	d107      	bne.n	8003028 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7ff fedf 	bl	8002de4 <HAL_I2C_MemTxCpltCallback>
}
 8003026:	e006      	b.n	8003036 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff fe9d 	bl	8002d70 <HAL_I2C_MasterTxCpltCallback>
}
 8003036:	bf00      	nop
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b084      	sub	sp, #16
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800304c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003052:	2b00      	cmp	r3, #0
 8003054:	d11d      	bne.n	8003092 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800305a:	2b01      	cmp	r3, #1
 800305c:	d10b      	bne.n	8003076 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003062:	b2da      	uxtb	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800306e:	1c9a      	adds	r2, r3, #2
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003074:	e077      	b.n	8003166 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800307a:	b29b      	uxth	r3, r3
 800307c:	121b      	asrs	r3, r3, #8
 800307e:	b2da      	uxtb	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800308a:	1c5a      	adds	r2, r3, #1
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003090:	e069      	b.n	8003166 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003096:	2b01      	cmp	r3, #1
 8003098:	d10b      	bne.n	80030b2 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030aa:	1c5a      	adds	r2, r3, #1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80030b0:	e059      	b.n	8003166 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d152      	bne.n	8003160 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
 80030bc:	2b22      	cmp	r3, #34	@ 0x22
 80030be:	d10d      	bne.n	80030dc <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030ce:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030d4:	1c5a      	adds	r2, r3, #1
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80030da:	e044      	b.n	8003166 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d015      	beq.n	8003112 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
 80030e8:	2b21      	cmp	r3, #33	@ 0x21
 80030ea:	d112      	bne.n	8003112 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f0:	781a      	ldrb	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003106:	b29b      	uxth	r3, r3
 8003108:	3b01      	subs	r3, #1
 800310a:	b29a      	uxth	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003110:	e029      	b.n	8003166 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003116:	b29b      	uxth	r3, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	d124      	bne.n	8003166 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800311c:	7bfb      	ldrb	r3, [r7, #15]
 800311e:	2b21      	cmp	r3, #33	@ 0x21
 8003120:	d121      	bne.n	8003166 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003130:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003140:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2220      	movs	r2, #32
 800314c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f7ff fe43 	bl	8002de4 <HAL_I2C_MemTxCpltCallback>
}
 800315e:	e002      	b.n	8003166 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7ff f951 	bl	8002408 <I2C_Flush_DR>
}
 8003166:	bf00      	nop
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b084      	sub	sp, #16
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b22      	cmp	r3, #34	@ 0x22
 8003180:	f040 80b9 	bne.w	80032f6 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003188:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800318e:	b29b      	uxth	r3, r3
 8003190:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	2b03      	cmp	r3, #3
 8003196:	d921      	bls.n	80031dc <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	691a      	ldr	r2, [r3, #16]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a2:	b2d2      	uxtb	r2, r2
 80031a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031aa:	1c5a      	adds	r2, r3, #1
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	3b01      	subs	r3, #1
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	2b03      	cmp	r3, #3
 80031c6:	f040 8096 	bne.w	80032f6 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	685a      	ldr	r2, [r3, #4]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031d8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80031da:	e08c      	b.n	80032f6 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d07f      	beq.n	80032e4 <I2C_MasterReceive_RXNE+0x176>
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d002      	beq.n	80031f0 <I2C_MasterReceive_RXNE+0x82>
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d179      	bne.n	80032e4 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f001 fc81 	bl	8004af8 <I2C_WaitOnSTOPRequestThroughIT>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d14c      	bne.n	8003296 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800320a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	685a      	ldr	r2, [r3, #4]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800321a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	691a      	ldr	r2, [r3, #16]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003226:	b2d2      	uxtb	r2, r2
 8003228:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322e:	1c5a      	adds	r2, r3, #1
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2220      	movs	r2, #32
 8003246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b40      	cmp	r3, #64	@ 0x40
 8003254:	d10a      	bne.n	800326c <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f7fd fc1f 	bl	8000aa8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800326a:	e044      	b.n	80032f6 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2b08      	cmp	r3, #8
 8003278:	d002      	beq.n	8003280 <I2C_MasterReceive_RXNE+0x112>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2b20      	cmp	r3, #32
 800327e:	d103      	bne.n	8003288 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	631a      	str	r2, [r3, #48]	@ 0x30
 8003286:	e002      	b.n	800328e <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2212      	movs	r2, #18
 800328c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7ff fd77 	bl	8002d82 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003294:	e02f      	b.n	80032f6 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80032a4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	691a      	ldr	r2, [r3, #16]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b0:	b2d2      	uxtb	r2, r2
 80032b2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b8:	1c5a      	adds	r2, r3, #1
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	3b01      	subs	r3, #1
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2220      	movs	r2, #32
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7ff fd8a 	bl	8002df6 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80032e2:	e008      	b.n	80032f6 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032f2:	605a      	str	r2, [r3, #4]
}
 80032f4:	e7ff      	b.n	80032f6 <I2C_MasterReceive_RXNE+0x188>
 80032f6:	bf00      	nop
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b084      	sub	sp, #16
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003310:	b29b      	uxth	r3, r3
 8003312:	2b04      	cmp	r3, #4
 8003314:	d11b      	bne.n	800334e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	685a      	ldr	r2, [r3, #4]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003324:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003330:	b2d2      	uxtb	r2, r2
 8003332:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003338:	1c5a      	adds	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003342:	b29b      	uxth	r3, r3
 8003344:	3b01      	subs	r3, #1
 8003346:	b29a      	uxth	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800334c:	e0c4      	b.n	80034d8 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003352:	b29b      	uxth	r3, r3
 8003354:	2b03      	cmp	r3, #3
 8003356:	d129      	bne.n	80033ac <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003366:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b04      	cmp	r3, #4
 800336c:	d00a      	beq.n	8003384 <I2C_MasterReceive_BTF+0x86>
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2b02      	cmp	r3, #2
 8003372:	d007      	beq.n	8003384 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003382:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	691a      	ldr	r2, [r3, #16]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338e:	b2d2      	uxtb	r2, r2
 8003390:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003396:	1c5a      	adds	r2, r3, #1
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	3b01      	subs	r3, #1
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80033aa:	e095      	b.n	80034d8 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d17d      	bne.n	80034b2 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d002      	beq.n	80033c2 <I2C_MasterReceive_BTF+0xc4>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2b10      	cmp	r3, #16
 80033c0:	d108      	bne.n	80033d4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	e016      	b.n	8003402 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	d002      	beq.n	80033e0 <I2C_MasterReceive_BTF+0xe2>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d108      	bne.n	80033f2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	e007      	b.n	8003402 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003400:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	691a      	ldr	r2, [r3, #16]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	b2d2      	uxtb	r2, r2
 800340e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	1c5a      	adds	r2, r3, #1
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800341e:	b29b      	uxth	r3, r3
 8003420:	3b01      	subs	r3, #1
 8003422:	b29a      	uxth	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	691a      	ldr	r2, [r3, #16]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343a:	1c5a      	adds	r2, r3, #1
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003444:	b29b      	uxth	r3, r3
 8003446:	3b01      	subs	r3, #1
 8003448:	b29a      	uxth	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800345c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2220      	movs	r2, #32
 8003462:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b40      	cmp	r3, #64	@ 0x40
 8003470:	d10a      	bne.n	8003488 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7fd fb11 	bl	8000aa8 <HAL_I2C_MemRxCpltCallback>
}
 8003486:	e027      	b.n	80034d8 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2b08      	cmp	r3, #8
 8003494:	d002      	beq.n	800349c <I2C_MasterReceive_BTF+0x19e>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2b20      	cmp	r3, #32
 800349a:	d103      	bne.n	80034a4 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80034a2:	e002      	b.n	80034aa <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2212      	movs	r2, #18
 80034a8:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7ff fc69 	bl	8002d82 <HAL_I2C_MasterRxCpltCallback>
}
 80034b0:	e012      	b.n	80034d8 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	691a      	ldr	r2, [r3, #16]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	b2d2      	uxtb	r2, r2
 80034be:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c4:	1c5a      	adds	r2, r3, #1
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80034d8:	bf00      	nop
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b40      	cmp	r3, #64	@ 0x40
 80034f2:	d117      	bne.n	8003524 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d109      	bne.n	8003510 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003500:	b2db      	uxtb	r3, r3
 8003502:	461a      	mov	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800350c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800350e:	e067      	b.n	80035e0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003514:	b2db      	uxtb	r3, r3
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	b2da      	uxtb	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	611a      	str	r2, [r3, #16]
}
 8003522:	e05d      	b.n	80035e0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800352c:	d133      	bne.n	8003596 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b21      	cmp	r3, #33	@ 0x21
 8003538:	d109      	bne.n	800354e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353e:	b2db      	uxtb	r3, r3
 8003540:	461a      	mov	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800354a:	611a      	str	r2, [r3, #16]
 800354c:	e008      	b.n	8003560 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003552:	b2db      	uxtb	r3, r3
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	b2da      	uxtb	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003564:	2b00      	cmp	r3, #0
 8003566:	d004      	beq.n	8003572 <I2C_Master_SB+0x92>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800356c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356e:	2b00      	cmp	r3, #0
 8003570:	d108      	bne.n	8003584 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003576:	2b00      	cmp	r3, #0
 8003578:	d032      	beq.n	80035e0 <I2C_Master_SB+0x100>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003580:	2b00      	cmp	r3, #0
 8003582:	d02d      	beq.n	80035e0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003592:	605a      	str	r2, [r3, #4]
}
 8003594:	e024      	b.n	80035e0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10e      	bne.n	80035bc <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	11db      	asrs	r3, r3, #7
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	f003 0306 	and.w	r3, r3, #6
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	f063 030f 	orn	r3, r3, #15
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	611a      	str	r2, [r3, #16]
}
 80035ba:	e011      	b.n	80035e0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d10d      	bne.n	80035e0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	11db      	asrs	r3, r3, #7
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	f003 0306 	and.w	r3, r3, #6
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	f063 030e 	orn	r3, r3, #14
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	611a      	str	r2, [r3, #16]
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr

080035ea <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003602:	2b00      	cmp	r3, #0
 8003604:	d004      	beq.n	8003610 <I2C_Master_ADD10+0x26>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800360a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800360c:	2b00      	cmp	r3, #0
 800360e:	d108      	bne.n	8003622 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00c      	beq.n	8003632 <I2C_Master_ADD10+0x48>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800361c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800361e:	2b00      	cmp	r3, #0
 8003620:	d007      	beq.n	8003632 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003630:	605a      	str	r2, [r3, #4]
  }
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr

0800363c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800363c:	b480      	push	{r7}
 800363e:	b091      	sub	sp, #68	@ 0x44
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800364a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003652:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003658:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b22      	cmp	r3, #34	@ 0x22
 8003664:	f040 8174 	bne.w	8003950 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800366c:	2b00      	cmp	r3, #0
 800366e:	d10f      	bne.n	8003690 <I2C_Master_ADDR+0x54>
 8003670:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003674:	2b40      	cmp	r3, #64	@ 0x40
 8003676:	d10b      	bne.n	8003690 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003678:	2300      	movs	r3, #0
 800367a:	633b      	str	r3, [r7, #48]	@ 0x30
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	633b      	str	r3, [r7, #48]	@ 0x30
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	633b      	str	r3, [r7, #48]	@ 0x30
 800368c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800368e:	e16b      	b.n	8003968 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003694:	2b00      	cmp	r3, #0
 8003696:	d11d      	bne.n	80036d4 <I2C_Master_ADDR+0x98>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	691b      	ldr	r3, [r3, #16]
 800369c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80036a0:	d118      	bne.n	80036d4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036a2:	2300      	movs	r3, #0
 80036a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036c6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80036d2:	e149      	b.n	8003968 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d8:	b29b      	uxth	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d113      	bne.n	8003706 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036de:	2300      	movs	r3, #0
 80036e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	e120      	b.n	8003948 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370a:	b29b      	uxth	r3, r3
 800370c:	2b01      	cmp	r3, #1
 800370e:	f040 808a 	bne.w	8003826 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003714:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003718:	d137      	bne.n	800378a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003728:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003734:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003738:	d113      	bne.n	8003762 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003748:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800374a:	2300      	movs	r3, #0
 800374c:	627b      	str	r3, [r7, #36]	@ 0x24
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	627b      	str	r3, [r7, #36]	@ 0x24
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	627b      	str	r3, [r7, #36]	@ 0x24
 800375e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003760:	e0f2      	b.n	8003948 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003762:	2300      	movs	r3, #0
 8003764:	623b      	str	r3, [r7, #32]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	623b      	str	r3, [r7, #32]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	623b      	str	r3, [r7, #32]
 8003776:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	e0de      	b.n	8003948 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800378a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800378c:	2b08      	cmp	r3, #8
 800378e:	d02e      	beq.n	80037ee <I2C_Master_ADDR+0x1b2>
 8003790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003792:	2b20      	cmp	r3, #32
 8003794:	d02b      	beq.n	80037ee <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003798:	2b12      	cmp	r3, #18
 800379a:	d102      	bne.n	80037a2 <I2C_Master_ADDR+0x166>
 800379c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d125      	bne.n	80037ee <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80037a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037a4:	2b04      	cmp	r3, #4
 80037a6:	d00e      	beq.n	80037c6 <I2C_Master_ADDR+0x18a>
 80037a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d00b      	beq.n	80037c6 <I2C_Master_ADDR+0x18a>
 80037ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b0:	2b10      	cmp	r3, #16
 80037b2:	d008      	beq.n	80037c6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	e007      	b.n	80037d6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037d4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037d6:	2300      	movs	r3, #0
 80037d8:	61fb      	str	r3, [r7, #28]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	61fb      	str	r3, [r7, #28]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	61fb      	str	r3, [r7, #28]
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	e0ac      	b.n	8003948 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037fc:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037fe:	2300      	movs	r3, #0
 8003800:	61bb      	str	r3, [r7, #24]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	61bb      	str	r3, [r7, #24]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	61bb      	str	r3, [r7, #24]
 8003812:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	e090      	b.n	8003948 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800382a:	b29b      	uxth	r3, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d158      	bne.n	80038e2 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003832:	2b04      	cmp	r3, #4
 8003834:	d021      	beq.n	800387a <I2C_Master_ADDR+0x23e>
 8003836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003838:	2b02      	cmp	r3, #2
 800383a:	d01e      	beq.n	800387a <I2C_Master_ADDR+0x23e>
 800383c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800383e:	2b10      	cmp	r3, #16
 8003840:	d01b      	beq.n	800387a <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003850:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003852:	2300      	movs	r3, #0
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	617b      	str	r3, [r7, #20]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003876:	601a      	str	r2, [r3, #0]
 8003878:	e012      	b.n	80038a0 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003888:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800388a:	2300      	movs	r3, #0
 800388c:	613b      	str	r3, [r7, #16]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	613b      	str	r3, [r7, #16]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	613b      	str	r3, [r7, #16]
 800389e:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038ae:	d14b      	bne.n	8003948 <I2C_Master_ADDR+0x30c>
 80038b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038b6:	d00b      	beq.n	80038d0 <I2C_Master_ADDR+0x294>
 80038b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d008      	beq.n	80038d0 <I2C_Master_ADDR+0x294>
 80038be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c0:	2b08      	cmp	r3, #8
 80038c2:	d005      	beq.n	80038d0 <I2C_Master_ADDR+0x294>
 80038c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c6:	2b10      	cmp	r3, #16
 80038c8:	d002      	beq.n	80038d0 <I2C_Master_ADDR+0x294>
 80038ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038cc:	2b20      	cmp	r3, #32
 80038ce:	d13b      	bne.n	8003948 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685a      	ldr	r2, [r3, #4]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80038de:	605a      	str	r2, [r3, #4]
 80038e0:	e032      	b.n	8003948 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038f0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003900:	d117      	bne.n	8003932 <I2C_Master_ADDR+0x2f6>
 8003902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003904:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003908:	d00b      	beq.n	8003922 <I2C_Master_ADDR+0x2e6>
 800390a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800390c:	2b01      	cmp	r3, #1
 800390e:	d008      	beq.n	8003922 <I2C_Master_ADDR+0x2e6>
 8003910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003912:	2b08      	cmp	r3, #8
 8003914:	d005      	beq.n	8003922 <I2C_Master_ADDR+0x2e6>
 8003916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003918:	2b10      	cmp	r3, #16
 800391a:	d002      	beq.n	8003922 <I2C_Master_ADDR+0x2e6>
 800391c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800391e:	2b20      	cmp	r3, #32
 8003920:	d107      	bne.n	8003932 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003930:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003932:	2300      	movs	r3, #0
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	60fb      	str	r3, [r7, #12]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	60fb      	str	r3, [r7, #12]
 8003946:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800394e:	e00b      	b.n	8003968 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003950:	2300      	movs	r3, #0
 8003952:	60bb      	str	r3, [r7, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	60bb      	str	r3, [r7, #8]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	60bb      	str	r3, [r7, #8]
 8003964:	68bb      	ldr	r3, [r7, #8]
}
 8003966:	e7ff      	b.n	8003968 <I2C_Master_ADDR+0x32c>
 8003968:	bf00      	nop
 800396a:	3744      	adds	r7, #68	@ 0x44
 800396c:	46bd      	mov	sp, r7
 800396e:	bc80      	pop	{r7}
 8003970:	4770      	bx	lr

08003972 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b084      	sub	sp, #16
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003980:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003986:	b29b      	uxth	r3, r3
 8003988:	2b00      	cmp	r3, #0
 800398a:	d02b      	beq.n	80039e4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003990:	781a      	ldrb	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d114      	bne.n	80039e4 <I2C_SlaveTransmit_TXE+0x72>
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
 80039bc:	2b29      	cmp	r3, #41	@ 0x29
 80039be:	d111      	bne.n	80039e4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ce:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2221      	movs	r2, #33	@ 0x21
 80039d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2228      	movs	r2, #40	@ 0x28
 80039da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff f9d8 	bl	8002d94 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80039e4:	bf00      	nop
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d011      	beq.n	8003a22 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	781a      	ldrb	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0e:	1c5a      	adds	r2, r3, #1
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003a22:	bf00      	nop
 8003a24:	370c      	adds	r7, #12
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr

08003a2c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a3a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d02c      	beq.n	8003aa0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	691a      	ldr	r2, [r3, #16]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a50:	b2d2      	uxtb	r2, r2
 8003a52:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	1c5a      	adds	r2, r3, #1
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	3b01      	subs	r3, #1
 8003a66:	b29a      	uxth	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d114      	bne.n	8003aa0 <I2C_SlaveReceive_RXNE+0x74>
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a7a:	d111      	bne.n	8003aa0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a8a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2222      	movs	r2, #34	@ 0x22
 8003a90:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2228      	movs	r2, #40	@ 0x28
 8003a96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7ff f983 	bl	8002da6 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003aa0:	bf00      	nop
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d012      	beq.n	8003ae0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	691a      	ldr	r2, [r3, #16]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac4:	b2d2      	uxtb	r2, r2
 8003ac6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003acc:	1c5a      	adds	r2, r3, #1
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bc80      	pop	{r7}
 8003ae8:	4770      	bx	lr

08003aea <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b084      	sub	sp, #16
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
 8003af2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003af4:	2300      	movs	r3, #0
 8003af6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003b04:	2b28      	cmp	r3, #40	@ 0x28
 8003b06:	d127      	bne.n	8003b58 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b16:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	089b      	lsrs	r3, r3, #2
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d101      	bne.n	8003b28 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003b24:	2301      	movs	r3, #1
 8003b26:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	09db      	lsrs	r3, r3, #7
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d103      	bne.n	8003b3c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	81bb      	strh	r3, [r7, #12]
 8003b3a:	e002      	b.n	8003b42 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003b4a:	89ba      	ldrh	r2, [r7, #12]
 8003b4c:	7bfb      	ldrb	r3, [r7, #15]
 8003b4e:	4619      	mov	r1, r3
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f7ff f931 	bl	8002db8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003b56:	e00e      	b.n	8003b76 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b58:	2300      	movs	r3, #0
 8003b5a:	60bb      	str	r3, [r7, #8]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	60bb      	str	r3, [r7, #8]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	60bb      	str	r3, [r7, #8]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003b76:	bf00      	nop
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b8e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b9e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	60bb      	str	r3, [r7, #8]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	60bb      	str	r3, [r7, #8]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f042 0201 	orr.w	r2, r2, #1
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bcc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bdc:	d172      	bne.n	8003cc4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003bde:	7bfb      	ldrb	r3, [r7, #15]
 8003be0:	2b22      	cmp	r3, #34	@ 0x22
 8003be2:	d002      	beq.n	8003bea <I2C_Slave_STOPF+0x6a>
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
 8003be6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003be8:	d135      	bne.n	8003c56 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d005      	beq.n	8003c0e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c06:	f043 0204 	orr.w	r2, r3, #4
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c1c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fe f884 	bl	8001d30 <HAL_DMA_GetState>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d049      	beq.n	8003cc2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c32:	4a69      	ldr	r2, [pc, #420]	@ (8003dd8 <I2C_Slave_STOPF+0x258>)
 8003c34:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fd fefa 	bl	8001a34 <HAL_DMA_Abort_IT>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d03d      	beq.n	8003cc2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c50:	4610      	mov	r0, r2
 8003c52:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c54:	e035      	b.n	8003cc2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	b29a      	uxth	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d005      	beq.n	8003c7a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c72:	f043 0204 	orr.w	r2, r3, #4
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	685a      	ldr	r2, [r3, #4]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c88:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fe f84e 	bl	8001d30 <HAL_DMA_GetState>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d014      	beq.n	8003cc4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c9e:	4a4e      	ldr	r2, [pc, #312]	@ (8003dd8 <I2C_Slave_STOPF+0x258>)
 8003ca0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fd fec4 	bl	8001a34 <HAL_DMA_Abort_IT>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d008      	beq.n	8003cc4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cbc:	4610      	mov	r0, r2
 8003cbe:	4798      	blx	r3
 8003cc0:	e000      	b.n	8003cc4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003cc2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d03e      	beq.n	8003d4c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d112      	bne.n	8003d02 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	691a      	ldr	r2, [r3, #16]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	b2d2      	uxtb	r2, r2
 8003ce8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cee:	1c5a      	adds	r2, r3, #1
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d0c:	2b40      	cmp	r3, #64	@ 0x40
 8003d0e:	d112      	bne.n	8003d36 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	691a      	ldr	r2, [r3, #16]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1a:	b2d2      	uxtb	r2, r2
 8003d1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d22:	1c5a      	adds	r2, r3, #1
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d44:	f043 0204 	orr.w	r2, r3, #4
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 f8b7 	bl	8003ec8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003d5a:	e039      	b.n	8003dd0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d60:	d109      	bne.n	8003d76 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2228      	movs	r2, #40	@ 0x28
 8003d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f7ff f818 	bl	8002da6 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b28      	cmp	r3, #40	@ 0x28
 8003d80:	d111      	bne.n	8003da6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a15      	ldr	r2, [pc, #84]	@ (8003ddc <I2C_Slave_STOPF+0x25c>)
 8003d86:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2220      	movs	r2, #32
 8003d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7ff f817 	bl	8002dd2 <HAL_I2C_ListenCpltCallback>
}
 8003da4:	e014      	b.n	8003dd0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003daa:	2b22      	cmp	r3, #34	@ 0x22
 8003dac:	d002      	beq.n	8003db4 <I2C_Slave_STOPF+0x234>
 8003dae:	7bfb      	ldrb	r3, [r7, #15]
 8003db0:	2b22      	cmp	r3, #34	@ 0x22
 8003db2:	d10d      	bne.n	8003dd0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7fe ffeb 	bl	8002da6 <HAL_I2C_SlaveRxCpltCallback>
}
 8003dd0:	bf00      	nop
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	08004655 	.word	0x08004655
 8003ddc:	ffff0000 	.word	0xffff0000

08003de0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dee:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d002      	beq.n	8003e02 <I2C_Slave_AF+0x22>
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	2b20      	cmp	r3, #32
 8003e00:	d129      	bne.n	8003e56 <I2C_Slave_AF+0x76>
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	2b28      	cmp	r3, #40	@ 0x28
 8003e06:	d126      	bne.n	8003e56 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a2e      	ldr	r2, [pc, #184]	@ (8003ec4 <I2C_Slave_AF+0xe4>)
 8003e0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e1c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e26:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e36:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2220      	movs	r2, #32
 8003e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f7fe ffbf 	bl	8002dd2 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003e54:	e031      	b.n	8003eba <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003e56:	7bfb      	ldrb	r3, [r7, #15]
 8003e58:	2b21      	cmp	r3, #33	@ 0x21
 8003e5a:	d129      	bne.n	8003eb0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a19      	ldr	r2, [pc, #100]	@ (8003ec4 <I2C_Slave_AF+0xe4>)
 8003e60:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2221      	movs	r2, #33	@ 0x21
 8003e66:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e86:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e90:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ea0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7fe fab0 	bl	8002408 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7fe ff73 	bl	8002d94 <HAL_I2C_SlaveTxCpltCallback>
}
 8003eae:	e004      	b.n	8003eba <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003eb8:	615a      	str	r2, [r3, #20]
}
 8003eba:	bf00      	nop
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	ffff0000 	.word	0xffff0000

08003ec8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ed6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ede:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003ee0:	7bbb      	ldrb	r3, [r7, #14]
 8003ee2:	2b10      	cmp	r3, #16
 8003ee4:	d002      	beq.n	8003eec <I2C_ITError+0x24>
 8003ee6:	7bbb      	ldrb	r3, [r7, #14]
 8003ee8:	2b40      	cmp	r3, #64	@ 0x40
 8003eea:	d10a      	bne.n	8003f02 <I2C_ITError+0x3a>
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
 8003eee:	2b22      	cmp	r3, #34	@ 0x22
 8003ef0:	d107      	bne.n	8003f02 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f00:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f02:	7bfb      	ldrb	r3, [r7, #15]
 8003f04:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003f08:	2b28      	cmp	r3, #40	@ 0x28
 8003f0a:	d107      	bne.n	8003f1c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2228      	movs	r2, #40	@ 0x28
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003f1a:	e015      	b.n	8003f48 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f2a:	d00a      	beq.n	8003f42 <I2C_ITError+0x7a>
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	2b60      	cmp	r3, #96	@ 0x60
 8003f30:	d007      	beq.n	8003f42 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2220      	movs	r2, #32
 8003f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f56:	d162      	bne.n	800401e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	685a      	ldr	r2, [r3, #4]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f66:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f6c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d020      	beq.n	8003fb8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f7a:	4a6a      	ldr	r2, [pc, #424]	@ (8004124 <I2C_ITError+0x25c>)
 8003f7c:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fd fd56 	bl	8001a34 <HAL_DMA_Abort_IT>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	f000 8089 	beq.w	80040a2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 0201 	bic.w	r2, r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003fb2:	4610      	mov	r0, r2
 8003fb4:	4798      	blx	r3
 8003fb6:	e074      	b.n	80040a2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fbc:	4a59      	ldr	r2, [pc, #356]	@ (8004124 <I2C_ITError+0x25c>)
 8003fbe:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7fd fd35 	bl	8001a34 <HAL_DMA_Abort_IT>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d068      	beq.n	80040a2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fda:	2b40      	cmp	r3, #64	@ 0x40
 8003fdc:	d10b      	bne.n	8003ff6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	691a      	ldr	r2, [r3, #16]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe8:	b2d2      	uxtb	r2, r2
 8003fea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff0:	1c5a      	adds	r2, r3, #1
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0201 	bic.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2220      	movs	r2, #32
 800400a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004012:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004018:	4610      	mov	r0, r2
 800401a:	4798      	blx	r3
 800401c:	e041      	b.n	80040a2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b60      	cmp	r3, #96	@ 0x60
 8004028:	d125      	bne.n	8004076 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2220      	movs	r2, #32
 800402e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004042:	2b40      	cmp	r3, #64	@ 0x40
 8004044:	d10b      	bne.n	800405e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	691a      	ldr	r2, [r3, #16]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004050:	b2d2      	uxtb	r2, r2
 8004052:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004058:	1c5a      	adds	r2, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fe feca 	bl	8002e08 <HAL_I2C_AbortCpltCallback>
 8004074:	e015      	b.n	80040a2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004080:	2b40      	cmp	r3, #64	@ 0x40
 8004082:	d10b      	bne.n	800409c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	691a      	ldr	r2, [r3, #16]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408e:	b2d2      	uxtb	r2, r2
 8004090:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004096:	1c5a      	adds	r2, r3, #1
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f7fe feaa 	bl	8002df6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10e      	bne.n	80040d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d109      	bne.n	80040d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d104      	bne.n	80040d0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d007      	beq.n	80040e0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040de:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ec:	f003 0304 	and.w	r3, r3, #4
 80040f0:	2b04      	cmp	r3, #4
 80040f2:	d113      	bne.n	800411c <I2C_ITError+0x254>
 80040f4:	7bfb      	ldrb	r3, [r7, #15]
 80040f6:	2b28      	cmp	r3, #40	@ 0x28
 80040f8:	d110      	bne.n	800411c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a0a      	ldr	r2, [pc, #40]	@ (8004128 <I2C_ITError+0x260>)
 80040fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2220      	movs	r2, #32
 800410a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7fe fe5b 	bl	8002dd2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800411c:	bf00      	nop
 800411e:	3710      	adds	r7, #16
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	08004655 	.word	0x08004655
 8004128:	ffff0000 	.word	0xffff0000

0800412c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b088      	sub	sp, #32
 8004130:	af02      	add	r7, sp, #8
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	4608      	mov	r0, r1
 8004136:	4611      	mov	r1, r2
 8004138:	461a      	mov	r2, r3
 800413a:	4603      	mov	r3, r0
 800413c:	817b      	strh	r3, [r7, #10]
 800413e:	460b      	mov	r3, r1
 8004140:	813b      	strh	r3, [r7, #8]
 8004142:	4613      	mov	r3, r2
 8004144:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004154:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	6a3b      	ldr	r3, [r7, #32]
 800415c:	2200      	movs	r2, #0
 800415e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 fb1e 	bl	80047a4 <I2C_WaitOnFlagUntilTimeout>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00d      	beq.n	800418a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004178:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800417c:	d103      	bne.n	8004186 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004184:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e05f      	b.n	800424a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800418a:	897b      	ldrh	r3, [r7, #10]
 800418c:	b2db      	uxtb	r3, r3
 800418e:	461a      	mov	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004198:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	6a3a      	ldr	r2, [r7, #32]
 800419e:	492d      	ldr	r1, [pc, #180]	@ (8004254 <I2C_RequestMemoryWrite+0x128>)
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 fb79 	bl	8004898 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e04c      	b.n	800424a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b0:	2300      	movs	r3, #0
 80041b2:	617b      	str	r3, [r7, #20]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	617b      	str	r3, [r7, #20]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041c8:	6a39      	ldr	r1, [r7, #32]
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 fc04 	bl	80049d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00d      	beq.n	80041f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d107      	bne.n	80041ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e02b      	b.n	800424a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041f2:	88fb      	ldrh	r3, [r7, #6]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d105      	bne.n	8004204 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041f8:	893b      	ldrh	r3, [r7, #8]
 80041fa:	b2da      	uxtb	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	611a      	str	r2, [r3, #16]
 8004202:	e021      	b.n	8004248 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004204:	893b      	ldrh	r3, [r7, #8]
 8004206:	0a1b      	lsrs	r3, r3, #8
 8004208:	b29b      	uxth	r3, r3
 800420a:	b2da      	uxtb	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004214:	6a39      	ldr	r1, [r7, #32]
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 fbde 	bl	80049d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00d      	beq.n	800423e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004226:	2b04      	cmp	r3, #4
 8004228:	d107      	bne.n	800423a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004238:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e005      	b.n	800424a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800423e:	893b      	ldrh	r3, [r7, #8]
 8004240:	b2da      	uxtb	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3718      	adds	r7, #24
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	00010002 	.word	0x00010002

08004258 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b088      	sub	sp, #32
 800425c:	af02      	add	r7, sp, #8
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	4608      	mov	r0, r1
 8004262:	4611      	mov	r1, r2
 8004264:	461a      	mov	r2, r3
 8004266:	4603      	mov	r3, r0
 8004268:	817b      	strh	r3, [r7, #10]
 800426a:	460b      	mov	r3, r1
 800426c:	813b      	strh	r3, [r7, #8]
 800426e:	4613      	mov	r3, r2
 8004270:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004280:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004290:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	6a3b      	ldr	r3, [r7, #32]
 8004298:	2200      	movs	r2, #0
 800429a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 fa80 	bl	80047a4 <I2C_WaitOnFlagUntilTimeout>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00d      	beq.n	80042c6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042b8:	d103      	bne.n	80042c2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e0aa      	b.n	800441c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042c6:	897b      	ldrh	r3, [r7, #10]
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	461a      	mov	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d8:	6a3a      	ldr	r2, [r7, #32]
 80042da:	4952      	ldr	r1, [pc, #328]	@ (8004424 <I2C_RequestMemoryRead+0x1cc>)
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f000 fadb 	bl	8004898 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d001      	beq.n	80042ec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e097      	b.n	800441c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042ec:	2300      	movs	r3, #0
 80042ee:	617b      	str	r3, [r7, #20]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	617b      	str	r3, [r7, #20]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	699b      	ldr	r3, [r3, #24]
 80042fe:	617b      	str	r3, [r7, #20]
 8004300:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004302:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004304:	6a39      	ldr	r1, [r7, #32]
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	f000 fb66 	bl	80049d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00d      	beq.n	800432e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	2b04      	cmp	r3, #4
 8004318:	d107      	bne.n	800432a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004328:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e076      	b.n	800441c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800432e:	88fb      	ldrh	r3, [r7, #6]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d105      	bne.n	8004340 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004334:	893b      	ldrh	r3, [r7, #8]
 8004336:	b2da      	uxtb	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	611a      	str	r2, [r3, #16]
 800433e:	e021      	b.n	8004384 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004340:	893b      	ldrh	r3, [r7, #8]
 8004342:	0a1b      	lsrs	r3, r3, #8
 8004344:	b29b      	uxth	r3, r3
 8004346:	b2da      	uxtb	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800434e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004350:	6a39      	ldr	r1, [r7, #32]
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f000 fb40 	bl	80049d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00d      	beq.n	800437a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004362:	2b04      	cmp	r3, #4
 8004364:	d107      	bne.n	8004376 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004374:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e050      	b.n	800441c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800437a:	893b      	ldrh	r3, [r7, #8]
 800437c:	b2da      	uxtb	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004384:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004386:	6a39      	ldr	r1, [r7, #32]
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 fb25 	bl	80049d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00d      	beq.n	80043b0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004398:	2b04      	cmp	r3, #4
 800439a:	d107      	bne.n	80043ac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e035      	b.n	800441c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043be:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	6a3b      	ldr	r3, [r7, #32]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 f9e9 	bl	80047a4 <I2C_WaitOnFlagUntilTimeout>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00d      	beq.n	80043f4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043e6:	d103      	bne.n	80043f0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e013      	b.n	800441c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80043f4:	897b      	ldrh	r3, [r7, #10]
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	f043 0301 	orr.w	r3, r3, #1
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004406:	6a3a      	ldr	r2, [r7, #32]
 8004408:	4906      	ldr	r1, [pc, #24]	@ (8004424 <I2C_RequestMemoryRead+0x1cc>)
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f000 fa44 	bl	8004898 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e000      	b.n	800441c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3718      	adds	r7, #24
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	00010002 	.word	0x00010002

08004428 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b086      	sub	sp, #24
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004434:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800443c:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004444:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800445a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004468:	2200      	movs	r2, #0
 800446a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004478:	2200      	movs	r2, #0
 800447a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800447c:	7cfb      	ldrb	r3, [r7, #19]
 800447e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004482:	2b21      	cmp	r3, #33	@ 0x21
 8004484:	d007      	beq.n	8004496 <I2C_DMAXferCplt+0x6e>
 8004486:	7cfb      	ldrb	r3, [r7, #19]
 8004488:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 800448c:	2b22      	cmp	r3, #34	@ 0x22
 800448e:	d131      	bne.n	80044f4 <I2C_DMAXferCplt+0xcc>
 8004490:	7cbb      	ldrb	r3, [r7, #18]
 8004492:	2b20      	cmp	r3, #32
 8004494:	d12e      	bne.n	80044f4 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044a4:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2200      	movs	r2, #0
 80044aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80044ac:	7cfb      	ldrb	r3, [r7, #19]
 80044ae:	2b29      	cmp	r3, #41	@ 0x29
 80044b0:	d10a      	bne.n	80044c8 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	2221      	movs	r2, #33	@ 0x21
 80044b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	2228      	movs	r2, #40	@ 0x28
 80044bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80044c0:	6978      	ldr	r0, [r7, #20]
 80044c2:	f7fe fc67 	bl	8002d94 <HAL_I2C_SlaveTxCpltCallback>
 80044c6:	e00c      	b.n	80044e2 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80044c8:	7cfb      	ldrb	r3, [r7, #19]
 80044ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80044cc:	d109      	bne.n	80044e2 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	2222      	movs	r2, #34	@ 0x22
 80044d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2228      	movs	r2, #40	@ 0x28
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80044dc:	6978      	ldr	r0, [r7, #20]
 80044de:	f7fe fc62 	bl	8002da6 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	685a      	ldr	r2, [r3, #4]
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80044f0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80044f2:	e074      	b.n	80045de <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d06e      	beq.n	80045de <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004504:	b29b      	uxth	r3, r3
 8004506:	2b01      	cmp	r3, #1
 8004508:	d107      	bne.n	800451a <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004518:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004528:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004530:	d009      	beq.n	8004546 <I2C_DMAXferCplt+0x11e>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2b08      	cmp	r3, #8
 8004536:	d006      	beq.n	8004546 <I2C_DMAXferCplt+0x11e>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800453e:	d002      	beq.n	8004546 <I2C_DMAXferCplt+0x11e>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2b20      	cmp	r3, #32
 8004544:	d107      	bne.n	8004556 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004554:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004564:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004574:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	2200      	movs	r2, #0
 800457a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004584:	6978      	ldr	r0, [r7, #20]
 8004586:	f7fe fc36 	bl	8002df6 <HAL_I2C_ErrorCallback>
}
 800458a:	e028      	b.n	80045de <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b40      	cmp	r3, #64	@ 0x40
 800459e:	d10a      	bne.n	80045b6 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	2200      	movs	r2, #0
 80045ac:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80045ae:	6978      	ldr	r0, [r7, #20]
 80045b0:	f7fc fa7a 	bl	8000aa8 <HAL_I2C_MemRxCpltCallback>
}
 80045b4:	e013      	b.n	80045de <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2b08      	cmp	r3, #8
 80045c2:	d002      	beq.n	80045ca <I2C_DMAXferCplt+0x1a2>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b20      	cmp	r3, #32
 80045c8:	d103      	bne.n	80045d2 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2200      	movs	r2, #0
 80045ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80045d0:	e002      	b.n	80045d8 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	2212      	movs	r2, #18
 80045d6:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80045d8:	6978      	ldr	r0, [r7, #20]
 80045da:	f7fe fbd2 	bl	8002d82 <HAL_I2C_MasterRxCpltCallback>
}
 80045de:	bf00      	nop
 80045e0:	3718      	adds	r7, #24
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b084      	sub	sp, #16
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004600:	2200      	movs	r2, #0
 8004602:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004608:	2b00      	cmp	r3, #0
 800460a:	d003      	beq.n	8004614 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004610:	2200      	movs	r2, #0
 8004612:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004622:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463e:	f043 0210 	orr.w	r2, r3, #16
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f7fe fbd5 	bl	8002df6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800464c:	bf00      	nop
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800465c:	2300      	movs	r3, #0
 800465e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004664:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800466c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800466e:	4b4b      	ldr	r3, [pc, #300]	@ (800479c <I2C_DMAAbort+0x148>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	08db      	lsrs	r3, r3, #3
 8004674:	4a4a      	ldr	r2, [pc, #296]	@ (80047a0 <I2C_DMAAbort+0x14c>)
 8004676:	fba2 2303 	umull	r2, r3, r2, r3
 800467a:	0a1a      	lsrs	r2, r3, #8
 800467c:	4613      	mov	r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	00da      	lsls	r2, r3, #3
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d106      	bne.n	800469c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004692:	f043 0220 	orr.w	r2, r3, #32
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800469a:	e00a      	b.n	80046b2 <I2C_DMAAbort+0x5e>
    }
    count--;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	3b01      	subs	r3, #1
 80046a0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b0:	d0ea      	beq.n	8004688 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046be:	2200      	movs	r2, #0
 80046c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ce:	2200      	movs	r2, #0
 80046d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046e0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2200      	movs	r2, #0
 80046e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046f4:	2200      	movs	r2, #0
 80046f6:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004704:	2200      	movs	r2, #0
 8004706:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0201 	bic.w	r2, r2, #1
 8004716:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b60      	cmp	r3, #96	@ 0x60
 8004722:	d10e      	bne.n	8004742 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	2220      	movs	r2, #32
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	2200      	movs	r2, #0
 8004738:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800473a:	6978      	ldr	r0, [r7, #20]
 800473c:	f7fe fb64 	bl	8002e08 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004740:	e027      	b.n	8004792 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004742:	7cfb      	ldrb	r3, [r7, #19]
 8004744:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004748:	2b28      	cmp	r3, #40	@ 0x28
 800474a:	d117      	bne.n	800477c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0201 	orr.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800476a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	2200      	movs	r2, #0
 8004770:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2228      	movs	r2, #40	@ 0x28
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800477a:	e007      	b.n	800478c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	2220      	movs	r2, #32
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800478c:	6978      	ldr	r0, [r7, #20]
 800478e:	f7fe fb32 	bl	8002df6 <HAL_I2C_ErrorCallback>
}
 8004792:	bf00      	nop
 8004794:	3718      	adds	r7, #24
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20000000 	.word	0x20000000
 80047a0:	14f8b589 	.word	0x14f8b589

080047a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	603b      	str	r3, [r7, #0]
 80047b0:	4613      	mov	r3, r2
 80047b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047b4:	e048      	b.n	8004848 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047bc:	d044      	beq.n	8004848 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047be:	f7fc ff2b 	bl	8001618 <HAL_GetTick>
 80047c2:	4602      	mov	r2, r0
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d302      	bcc.n	80047d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d139      	bne.n	8004848 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	0c1b      	lsrs	r3, r3, #16
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d10d      	bne.n	80047fa <I2C_WaitOnFlagUntilTimeout+0x56>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	43da      	mvns	r2, r3
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	4013      	ands	r3, r2
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	bf0c      	ite	eq
 80047f0:	2301      	moveq	r3, #1
 80047f2:	2300      	movne	r3, #0
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	461a      	mov	r2, r3
 80047f8:	e00c      	b.n	8004814 <I2C_WaitOnFlagUntilTimeout+0x70>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	43da      	mvns	r2, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	4013      	ands	r3, r2
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	bf0c      	ite	eq
 800480c:	2301      	moveq	r3, #1
 800480e:	2300      	movne	r3, #0
 8004810:	b2db      	uxtb	r3, r3
 8004812:	461a      	mov	r2, r3
 8004814:	79fb      	ldrb	r3, [r7, #7]
 8004816:	429a      	cmp	r2, r3
 8004818:	d116      	bne.n	8004848 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2220      	movs	r2, #32
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004834:	f043 0220 	orr.w	r2, r3, #32
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e023      	b.n	8004890 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	0c1b      	lsrs	r3, r3, #16
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b01      	cmp	r3, #1
 8004850:	d10d      	bne.n	800486e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	43da      	mvns	r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	4013      	ands	r3, r2
 800485e:	b29b      	uxth	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	bf0c      	ite	eq
 8004864:	2301      	moveq	r3, #1
 8004866:	2300      	movne	r3, #0
 8004868:	b2db      	uxtb	r3, r3
 800486a:	461a      	mov	r2, r3
 800486c:	e00c      	b.n	8004888 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	43da      	mvns	r2, r3
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	4013      	ands	r3, r2
 800487a:	b29b      	uxth	r3, r3
 800487c:	2b00      	cmp	r3, #0
 800487e:	bf0c      	ite	eq
 8004880:	2301      	moveq	r3, #1
 8004882:	2300      	movne	r3, #0
 8004884:	b2db      	uxtb	r3, r3
 8004886:	461a      	mov	r2, r3
 8004888:	79fb      	ldrb	r3, [r7, #7]
 800488a:	429a      	cmp	r2, r3
 800488c:	d093      	beq.n	80047b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
 80048a4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048a6:	e071      	b.n	800498c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b6:	d123      	bne.n	8004900 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048c6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2220      	movs	r2, #32
 80048dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ec:	f043 0204 	orr.w	r2, r3, #4
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e067      	b.n	80049d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004906:	d041      	beq.n	800498c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004908:	f7fc fe86 	bl	8001618 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	429a      	cmp	r2, r3
 8004916:	d302      	bcc.n	800491e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d136      	bne.n	800498c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	0c1b      	lsrs	r3, r3, #16
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b01      	cmp	r3, #1
 8004926:	d10c      	bne.n	8004942 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	43da      	mvns	r2, r3
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	4013      	ands	r3, r2
 8004934:	b29b      	uxth	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	bf14      	ite	ne
 800493a:	2301      	movne	r3, #1
 800493c:	2300      	moveq	r3, #0
 800493e:	b2db      	uxtb	r3, r3
 8004940:	e00b      	b.n	800495a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	43da      	mvns	r2, r3
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	4013      	ands	r3, r2
 800494e:	b29b      	uxth	r3, r3
 8004950:	2b00      	cmp	r3, #0
 8004952:	bf14      	ite	ne
 8004954:	2301      	movne	r3, #1
 8004956:	2300      	moveq	r3, #0
 8004958:	b2db      	uxtb	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	d016      	beq.n	800498c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2220      	movs	r2, #32
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004978:	f043 0220 	orr.w	r2, r3, #32
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e021      	b.n	80049d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	0c1b      	lsrs	r3, r3, #16
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b01      	cmp	r3, #1
 8004994:	d10c      	bne.n	80049b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	43da      	mvns	r2, r3
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	4013      	ands	r3, r2
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	bf14      	ite	ne
 80049a8:	2301      	movne	r3, #1
 80049aa:	2300      	moveq	r3, #0
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	e00b      	b.n	80049c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	43da      	mvns	r2, r3
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	4013      	ands	r3, r2
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	bf14      	ite	ne
 80049c2:	2301      	movne	r3, #1
 80049c4:	2300      	moveq	r3, #0
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f47f af6d 	bne.w	80048a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049e4:	e034      	b.n	8004a50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f000 f8b8 	bl	8004b5c <I2C_IsAcknowledgeFailed>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e034      	b.n	8004a60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fc:	d028      	beq.n	8004a50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fe:	f7fc fe0b 	bl	8001618 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d302      	bcc.n	8004a14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d11d      	bne.n	8004a50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a1e:	2b80      	cmp	r3, #128	@ 0x80
 8004a20:	d016      	beq.n	8004a50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3c:	f043 0220 	orr.w	r2, r3, #32
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e007      	b.n	8004a60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a5a:	2b80      	cmp	r3, #128	@ 0x80
 8004a5c:	d1c3      	bne.n	80049e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a74:	e034      	b.n	8004ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f000 f870 	bl	8004b5c <I2C_IsAcknowledgeFailed>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e034      	b.n	8004af0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8c:	d028      	beq.n	8004ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a8e:	f7fc fdc3 	bl	8001618 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d302      	bcc.n	8004aa4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d11d      	bne.n	8004ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f003 0304 	and.w	r3, r3, #4
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d016      	beq.n	8004ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004acc:	f043 0220 	orr.w	r2, r3, #32
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e007      	b.n	8004af0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	f003 0304 	and.w	r3, r3, #4
 8004aea:	2b04      	cmp	r3, #4
 8004aec:	d1c3      	bne.n	8004a76 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b085      	sub	sp, #20
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b00:	2300      	movs	r3, #0
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b04:	4b13      	ldr	r3, [pc, #76]	@ (8004b54 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	08db      	lsrs	r3, r3, #3
 8004b0a:	4a13      	ldr	r2, [pc, #76]	@ (8004b58 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b10:	0a1a      	lsrs	r2, r3, #8
 8004b12:	4613      	mov	r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4413      	add	r3, r2
 8004b18:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d107      	bne.n	8004b36 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2a:	f043 0220 	orr.w	r2, r3, #32
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e008      	b.n	8004b48 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b44:	d0e9      	beq.n	8004b1a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bc80      	pop	{r7}
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	20000000 	.word	0x20000000
 8004b58:	14f8b589 	.word	0x14f8b589

08004b5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b72:	d11b      	bne.n	8004bac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b98:	f043 0204 	orr.w	r2, r3, #4
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e000      	b.n	8004bae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bc80      	pop	{r7}
 8004bb6:	4770      	bx	lr

08004bb8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004bc8:	d103      	bne.n	8004bd2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004bd0:	e007      	b.n	8004be2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd6:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004bda:	d102      	bne.n	8004be2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2208      	movs	r2, #8
 8004be0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bc80      	pop	{r7}
 8004bea:	4770      	bx	lr

08004bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e272      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	f000 8087 	beq.w	8004d1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c0c:	4b92      	ldr	r3, [pc, #584]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f003 030c 	and.w	r3, r3, #12
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	d00c      	beq.n	8004c32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c18:	4b8f      	ldr	r3, [pc, #572]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f003 030c 	and.w	r3, r3, #12
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	d112      	bne.n	8004c4a <HAL_RCC_OscConfig+0x5e>
 8004c24:	4b8c      	ldr	r3, [pc, #560]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c30:	d10b      	bne.n	8004c4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c32:	4b89      	ldr	r3, [pc, #548]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d06c      	beq.n	8004d18 <HAL_RCC_OscConfig+0x12c>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d168      	bne.n	8004d18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e24c      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c52:	d106      	bne.n	8004c62 <HAL_RCC_OscConfig+0x76>
 8004c54:	4b80      	ldr	r3, [pc, #512]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a7f      	ldr	r2, [pc, #508]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c5e:	6013      	str	r3, [r2, #0]
 8004c60:	e02e      	b.n	8004cc0 <HAL_RCC_OscConfig+0xd4>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10c      	bne.n	8004c84 <HAL_RCC_OscConfig+0x98>
 8004c6a:	4b7b      	ldr	r3, [pc, #492]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a7a      	ldr	r2, [pc, #488]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c74:	6013      	str	r3, [r2, #0]
 8004c76:	4b78      	ldr	r3, [pc, #480]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a77      	ldr	r2, [pc, #476]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c80:	6013      	str	r3, [r2, #0]
 8004c82:	e01d      	b.n	8004cc0 <HAL_RCC_OscConfig+0xd4>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c8c:	d10c      	bne.n	8004ca8 <HAL_RCC_OscConfig+0xbc>
 8004c8e:	4b72      	ldr	r3, [pc, #456]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a71      	ldr	r2, [pc, #452]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	4b6f      	ldr	r3, [pc, #444]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a6e      	ldr	r2, [pc, #440]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ca4:	6013      	str	r3, [r2, #0]
 8004ca6:	e00b      	b.n	8004cc0 <HAL_RCC_OscConfig+0xd4>
 8004ca8:	4b6b      	ldr	r3, [pc, #428]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a6a      	ldr	r2, [pc, #424]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004cae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cb2:	6013      	str	r3, [r2, #0]
 8004cb4:	4b68      	ldr	r3, [pc, #416]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a67      	ldr	r2, [pc, #412]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004cba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d013      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cc8:	f7fc fca6 	bl	8001618 <HAL_GetTick>
 8004ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cce:	e008      	b.n	8004ce2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cd0:	f7fc fca2 	bl	8001618 <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b64      	cmp	r3, #100	@ 0x64
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e200      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ce2:	4b5d      	ldr	r3, [pc, #372]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0f0      	beq.n	8004cd0 <HAL_RCC_OscConfig+0xe4>
 8004cee:	e014      	b.n	8004d1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cf0:	f7fc fc92 	bl	8001618 <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cf6:	e008      	b.n	8004d0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cf8:	f7fc fc8e 	bl	8001618 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b64      	cmp	r3, #100	@ 0x64
 8004d04:	d901      	bls.n	8004d0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e1ec      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d0a:	4b53      	ldr	r3, [pc, #332]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1f0      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x10c>
 8004d16:	e000      	b.n	8004d1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d063      	beq.n	8004dee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d26:	4b4c      	ldr	r3, [pc, #304]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f003 030c 	and.w	r3, r3, #12
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00b      	beq.n	8004d4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d32:	4b49      	ldr	r3, [pc, #292]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f003 030c 	and.w	r3, r3, #12
 8004d3a:	2b08      	cmp	r3, #8
 8004d3c:	d11c      	bne.n	8004d78 <HAL_RCC_OscConfig+0x18c>
 8004d3e:	4b46      	ldr	r3, [pc, #280]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d116      	bne.n	8004d78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d4a:	4b43      	ldr	r3, [pc, #268]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d005      	beq.n	8004d62 <HAL_RCC_OscConfig+0x176>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d001      	beq.n	8004d62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e1c0      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d62:	4b3d      	ldr	r3, [pc, #244]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	4939      	ldr	r1, [pc, #228]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d76:	e03a      	b.n	8004dee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d020      	beq.n	8004dc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d80:	4b36      	ldr	r3, [pc, #216]	@ (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d82:	2201      	movs	r2, #1
 8004d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d86:	f7fc fc47 	bl	8001618 <HAL_GetTick>
 8004d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d8c:	e008      	b.n	8004da0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d8e:	f7fc fc43 	bl	8001618 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e1a1      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004da0:	4b2d      	ldr	r3, [pc, #180]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0f0      	beq.n	8004d8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dac:	4b2a      	ldr	r3, [pc, #168]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	4927      	ldr	r1, [pc, #156]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	600b      	str	r3, [r1, #0]
 8004dc0:	e015      	b.n	8004dee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dc2:	4b26      	ldr	r3, [pc, #152]	@ (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc8:	f7fc fc26 	bl	8001618 <HAL_GetTick>
 8004dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dce:	e008      	b.n	8004de2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dd0:	f7fc fc22 	bl	8001618 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e180      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004de2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1f0      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d03a      	beq.n	8004e70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d019      	beq.n	8004e36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e02:	4b17      	ldr	r3, [pc, #92]	@ (8004e60 <HAL_RCC_OscConfig+0x274>)
 8004e04:	2201      	movs	r2, #1
 8004e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e08:	f7fc fc06 	bl	8001618 <HAL_GetTick>
 8004e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e0e:	e008      	b.n	8004e22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e10:	f7fc fc02 	bl	8001618 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e160      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e22:	4b0d      	ldr	r3, [pc, #52]	@ (8004e58 <HAL_RCC_OscConfig+0x26c>)
 8004e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d0f0      	beq.n	8004e10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004e2e:	2001      	movs	r0, #1
 8004e30:	f000 face 	bl	80053d0 <RCC_Delay>
 8004e34:	e01c      	b.n	8004e70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e36:	4b0a      	ldr	r3, [pc, #40]	@ (8004e60 <HAL_RCC_OscConfig+0x274>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e3c:	f7fc fbec 	bl	8001618 <HAL_GetTick>
 8004e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e42:	e00f      	b.n	8004e64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e44:	f7fc fbe8 	bl	8001618 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d908      	bls.n	8004e64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e146      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
 8004e56:	bf00      	nop
 8004e58:	40021000 	.word	0x40021000
 8004e5c:	42420000 	.word	0x42420000
 8004e60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e64:	4b92      	ldr	r3, [pc, #584]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e68:	f003 0302 	and.w	r3, r3, #2
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1e9      	bne.n	8004e44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80a6 	beq.w	8004fca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e82:	4b8b      	ldr	r3, [pc, #556]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004e84:	69db      	ldr	r3, [r3, #28]
 8004e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10d      	bne.n	8004eaa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e8e:	4b88      	ldr	r3, [pc, #544]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004e90:	69db      	ldr	r3, [r3, #28]
 8004e92:	4a87      	ldr	r2, [pc, #540]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004e94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e98:	61d3      	str	r3, [r2, #28]
 8004e9a:	4b85      	ldr	r3, [pc, #532]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ea2:	60bb      	str	r3, [r7, #8]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eaa:	4b82      	ldr	r3, [pc, #520]	@ (80050b4 <HAL_RCC_OscConfig+0x4c8>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d118      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004eb6:	4b7f      	ldr	r3, [pc, #508]	@ (80050b4 <HAL_RCC_OscConfig+0x4c8>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a7e      	ldr	r2, [pc, #504]	@ (80050b4 <HAL_RCC_OscConfig+0x4c8>)
 8004ebc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ec2:	f7fc fba9 	bl	8001618 <HAL_GetTick>
 8004ec6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ec8:	e008      	b.n	8004edc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eca:	f7fc fba5 	bl	8001618 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b64      	cmp	r3, #100	@ 0x64
 8004ed6:	d901      	bls.n	8004edc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e103      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004edc:	4b75      	ldr	r3, [pc, #468]	@ (80050b4 <HAL_RCC_OscConfig+0x4c8>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0f0      	beq.n	8004eca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d106      	bne.n	8004efe <HAL_RCC_OscConfig+0x312>
 8004ef0:	4b6f      	ldr	r3, [pc, #444]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	4a6e      	ldr	r2, [pc, #440]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004ef6:	f043 0301 	orr.w	r3, r3, #1
 8004efa:	6213      	str	r3, [r2, #32]
 8004efc:	e02d      	b.n	8004f5a <HAL_RCC_OscConfig+0x36e>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10c      	bne.n	8004f20 <HAL_RCC_OscConfig+0x334>
 8004f06:	4b6a      	ldr	r3, [pc, #424]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	4a69      	ldr	r2, [pc, #420]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f0c:	f023 0301 	bic.w	r3, r3, #1
 8004f10:	6213      	str	r3, [r2, #32]
 8004f12:	4b67      	ldr	r3, [pc, #412]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	4a66      	ldr	r2, [pc, #408]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f18:	f023 0304 	bic.w	r3, r3, #4
 8004f1c:	6213      	str	r3, [r2, #32]
 8004f1e:	e01c      	b.n	8004f5a <HAL_RCC_OscConfig+0x36e>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	2b05      	cmp	r3, #5
 8004f26:	d10c      	bne.n	8004f42 <HAL_RCC_OscConfig+0x356>
 8004f28:	4b61      	ldr	r3, [pc, #388]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	4a60      	ldr	r2, [pc, #384]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f2e:	f043 0304 	orr.w	r3, r3, #4
 8004f32:	6213      	str	r3, [r2, #32]
 8004f34:	4b5e      	ldr	r3, [pc, #376]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	4a5d      	ldr	r2, [pc, #372]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f3a:	f043 0301 	orr.w	r3, r3, #1
 8004f3e:	6213      	str	r3, [r2, #32]
 8004f40:	e00b      	b.n	8004f5a <HAL_RCC_OscConfig+0x36e>
 8004f42:	4b5b      	ldr	r3, [pc, #364]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	4a5a      	ldr	r2, [pc, #360]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f48:	f023 0301 	bic.w	r3, r3, #1
 8004f4c:	6213      	str	r3, [r2, #32]
 8004f4e:	4b58      	ldr	r3, [pc, #352]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	4a57      	ldr	r2, [pc, #348]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f54:	f023 0304 	bic.w	r3, r3, #4
 8004f58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d015      	beq.n	8004f8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f62:	f7fc fb59 	bl	8001618 <HAL_GetTick>
 8004f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f68:	e00a      	b.n	8004f80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f6a:	f7fc fb55 	bl	8001618 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d901      	bls.n	8004f80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e0b1      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f80:	4b4b      	ldr	r3, [pc, #300]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004f82:	6a1b      	ldr	r3, [r3, #32]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d0ee      	beq.n	8004f6a <HAL_RCC_OscConfig+0x37e>
 8004f8c:	e014      	b.n	8004fb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f8e:	f7fc fb43 	bl	8001618 <HAL_GetTick>
 8004f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f94:	e00a      	b.n	8004fac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f96:	f7fc fb3f 	bl	8001618 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d901      	bls.n	8004fac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e09b      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fac:	4b40      	ldr	r3, [pc, #256]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	f003 0302 	and.w	r3, r3, #2
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1ee      	bne.n	8004f96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004fb8:	7dfb      	ldrb	r3, [r7, #23]
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d105      	bne.n	8004fca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fbe:	4b3c      	ldr	r3, [pc, #240]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	4a3b      	ldr	r2, [pc, #236]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004fc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f000 8087 	beq.w	80050e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fd4:	4b36      	ldr	r3, [pc, #216]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f003 030c 	and.w	r3, r3, #12
 8004fdc:	2b08      	cmp	r3, #8
 8004fde:	d061      	beq.n	80050a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d146      	bne.n	8005076 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fe8:	4b33      	ldr	r3, [pc, #204]	@ (80050b8 <HAL_RCC_OscConfig+0x4cc>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fee:	f7fc fb13 	bl	8001618 <HAL_GetTick>
 8004ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ff4:	e008      	b.n	8005008 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff6:	f7fc fb0f 	bl	8001618 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d901      	bls.n	8005008 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e06d      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005008:	4b29      	ldr	r3, [pc, #164]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1f0      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a1b      	ldr	r3, [r3, #32]
 8005018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800501c:	d108      	bne.n	8005030 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800501e:	4b24      	ldr	r3, [pc, #144]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	4921      	ldr	r1, [pc, #132]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 800502c:	4313      	orrs	r3, r2
 800502e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005030:	4b1f      	ldr	r3, [pc, #124]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a19      	ldr	r1, [r3, #32]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005040:	430b      	orrs	r3, r1
 8005042:	491b      	ldr	r1, [pc, #108]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8005044:	4313      	orrs	r3, r2
 8005046:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005048:	4b1b      	ldr	r3, [pc, #108]	@ (80050b8 <HAL_RCC_OscConfig+0x4cc>)
 800504a:	2201      	movs	r2, #1
 800504c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504e:	f7fc fae3 	bl	8001618 <HAL_GetTick>
 8005052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005054:	e008      	b.n	8005068 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005056:	f7fc fadf 	bl	8001618 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d901      	bls.n	8005068 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e03d      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005068:	4b11      	ldr	r3, [pc, #68]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d0f0      	beq.n	8005056 <HAL_RCC_OscConfig+0x46a>
 8005074:	e035      	b.n	80050e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005076:	4b10      	ldr	r3, [pc, #64]	@ (80050b8 <HAL_RCC_OscConfig+0x4cc>)
 8005078:	2200      	movs	r2, #0
 800507a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800507c:	f7fc facc 	bl	8001618 <HAL_GetTick>
 8005080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005082:	e008      	b.n	8005096 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005084:	f7fc fac8 	bl	8001618 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d901      	bls.n	8005096 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	e026      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005096:	4b06      	ldr	r3, [pc, #24]	@ (80050b0 <HAL_RCC_OscConfig+0x4c4>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f0      	bne.n	8005084 <HAL_RCC_OscConfig+0x498>
 80050a2:	e01e      	b.n	80050e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	69db      	ldr	r3, [r3, #28]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d107      	bne.n	80050bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e019      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
 80050b0:	40021000 	.word	0x40021000
 80050b4:	40007000 	.word	0x40007000
 80050b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80050bc:	4b0b      	ldr	r3, [pc, #44]	@ (80050ec <HAL_RCC_OscConfig+0x500>)
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a1b      	ldr	r3, [r3, #32]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d106      	bne.n	80050de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050da:	429a      	cmp	r2, r3
 80050dc:	d001      	beq.n	80050e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e000      	b.n	80050e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3718      	adds	r7, #24
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	40021000 	.word	0x40021000

080050f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e0d0      	b.n	80052a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005104:	4b6a      	ldr	r3, [pc, #424]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0307 	and.w	r3, r3, #7
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	429a      	cmp	r2, r3
 8005110:	d910      	bls.n	8005134 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005112:	4b67      	ldr	r3, [pc, #412]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f023 0207 	bic.w	r2, r3, #7
 800511a:	4965      	ldr	r1, [pc, #404]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	4313      	orrs	r3, r2
 8005120:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005122:	4b63      	ldr	r3, [pc, #396]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	429a      	cmp	r2, r3
 800512e:	d001      	beq.n	8005134 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e0b8      	b.n	80052a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d020      	beq.n	8005182 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0304 	and.w	r3, r3, #4
 8005148:	2b00      	cmp	r3, #0
 800514a:	d005      	beq.n	8005158 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800514c:	4b59      	ldr	r3, [pc, #356]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	4a58      	ldr	r2, [pc, #352]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005152:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005156:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005164:	4b53      	ldr	r3, [pc, #332]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	4a52      	ldr	r2, [pc, #328]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 800516a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800516e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005170:	4b50      	ldr	r3, [pc, #320]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	494d      	ldr	r1, [pc, #308]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 800517e:	4313      	orrs	r3, r2
 8005180:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d040      	beq.n	8005210 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	2b01      	cmp	r3, #1
 8005194:	d107      	bne.n	80051a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005196:	4b47      	ldr	r3, [pc, #284]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d115      	bne.n	80051ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e07f      	b.n	80052a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d107      	bne.n	80051be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051ae:	4b41      	ldr	r3, [pc, #260]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d109      	bne.n	80051ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e073      	b.n	80052a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051be:	4b3d      	ldr	r3, [pc, #244]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0302 	and.w	r3, r3, #2
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e06b      	b.n	80052a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051ce:	4b39      	ldr	r3, [pc, #228]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	f023 0203 	bic.w	r2, r3, #3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	4936      	ldr	r1, [pc, #216]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051e0:	f7fc fa1a 	bl	8001618 <HAL_GetTick>
 80051e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051e6:	e00a      	b.n	80051fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051e8:	f7fc fa16 	bl	8001618 <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d901      	bls.n	80051fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e053      	b.n	80052a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051fe:	4b2d      	ldr	r3, [pc, #180]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f003 020c 	and.w	r2, r3, #12
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	429a      	cmp	r2, r3
 800520e:	d1eb      	bne.n	80051e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005210:	4b27      	ldr	r3, [pc, #156]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0307 	and.w	r3, r3, #7
 8005218:	683a      	ldr	r2, [r7, #0]
 800521a:	429a      	cmp	r2, r3
 800521c:	d210      	bcs.n	8005240 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800521e:	4b24      	ldr	r3, [pc, #144]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f023 0207 	bic.w	r2, r3, #7
 8005226:	4922      	ldr	r1, [pc, #136]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	4313      	orrs	r3, r2
 800522c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800522e:	4b20      	ldr	r3, [pc, #128]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0307 	and.w	r3, r3, #7
 8005236:	683a      	ldr	r2, [r7, #0]
 8005238:	429a      	cmp	r2, r3
 800523a:	d001      	beq.n	8005240 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e032      	b.n	80052a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0304 	and.w	r3, r3, #4
 8005248:	2b00      	cmp	r3, #0
 800524a:	d008      	beq.n	800525e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800524c:	4b19      	ldr	r3, [pc, #100]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	4916      	ldr	r1, [pc, #88]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 800525a:	4313      	orrs	r3, r2
 800525c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0308 	and.w	r3, r3, #8
 8005266:	2b00      	cmp	r3, #0
 8005268:	d009      	beq.n	800527e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800526a:	4b12      	ldr	r3, [pc, #72]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	00db      	lsls	r3, r3, #3
 8005278:	490e      	ldr	r1, [pc, #56]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 800527a:	4313      	orrs	r3, r2
 800527c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800527e:	f000 f821 	bl	80052c4 <HAL_RCC_GetSysClockFreq>
 8005282:	4602      	mov	r2, r0
 8005284:	4b0b      	ldr	r3, [pc, #44]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	091b      	lsrs	r3, r3, #4
 800528a:	f003 030f 	and.w	r3, r3, #15
 800528e:	490a      	ldr	r1, [pc, #40]	@ (80052b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005290:	5ccb      	ldrb	r3, [r1, r3]
 8005292:	fa22 f303 	lsr.w	r3, r2, r3
 8005296:	4a09      	ldr	r2, [pc, #36]	@ (80052bc <HAL_RCC_ClockConfig+0x1cc>)
 8005298:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800529a:	4b09      	ldr	r3, [pc, #36]	@ (80052c0 <HAL_RCC_ClockConfig+0x1d0>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fc f978 	bl	8001594 <HAL_InitTick>

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	40022000 	.word	0x40022000
 80052b4:	40021000 	.word	0x40021000
 80052b8:	0800aa5c 	.word	0x0800aa5c
 80052bc:	20000000 	.word	0x20000000
 80052c0:	20000004 	.word	0x20000004

080052c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80052ca:	2300      	movs	r3, #0
 80052cc:	60fb      	str	r3, [r7, #12]
 80052ce:	2300      	movs	r3, #0
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	2300      	movs	r3, #0
 80052d4:	617b      	str	r3, [r7, #20]
 80052d6:	2300      	movs	r3, #0
 80052d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80052da:	2300      	movs	r3, #0
 80052dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80052de:	4b1e      	ldr	r3, [pc, #120]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x94>)
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f003 030c 	and.w	r3, r3, #12
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d002      	beq.n	80052f4 <HAL_RCC_GetSysClockFreq+0x30>
 80052ee:	2b08      	cmp	r3, #8
 80052f0:	d003      	beq.n	80052fa <HAL_RCC_GetSysClockFreq+0x36>
 80052f2:	e027      	b.n	8005344 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80052f4:	4b19      	ldr	r3, [pc, #100]	@ (800535c <HAL_RCC_GetSysClockFreq+0x98>)
 80052f6:	613b      	str	r3, [r7, #16]
      break;
 80052f8:	e027      	b.n	800534a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	0c9b      	lsrs	r3, r3, #18
 80052fe:	f003 030f 	and.w	r3, r3, #15
 8005302:	4a17      	ldr	r2, [pc, #92]	@ (8005360 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005304:	5cd3      	ldrb	r3, [r2, r3]
 8005306:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d010      	beq.n	8005334 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005312:	4b11      	ldr	r3, [pc, #68]	@ (8005358 <HAL_RCC_GetSysClockFreq+0x94>)
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	0c5b      	lsrs	r3, r3, #17
 8005318:	f003 0301 	and.w	r3, r3, #1
 800531c:	4a11      	ldr	r2, [pc, #68]	@ (8005364 <HAL_RCC_GetSysClockFreq+0xa0>)
 800531e:	5cd3      	ldrb	r3, [r2, r3]
 8005320:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a0d      	ldr	r2, [pc, #52]	@ (800535c <HAL_RCC_GetSysClockFreq+0x98>)
 8005326:	fb03 f202 	mul.w	r2, r3, r2
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005330:	617b      	str	r3, [r7, #20]
 8005332:	e004      	b.n	800533e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a0c      	ldr	r2, [pc, #48]	@ (8005368 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005338:	fb02 f303 	mul.w	r3, r2, r3
 800533c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	613b      	str	r3, [r7, #16]
      break;
 8005342:	e002      	b.n	800534a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005344:	4b05      	ldr	r3, [pc, #20]	@ (800535c <HAL_RCC_GetSysClockFreq+0x98>)
 8005346:	613b      	str	r3, [r7, #16]
      break;
 8005348:	bf00      	nop
    }
  }
  return sysclockfreq;
 800534a:	693b      	ldr	r3, [r7, #16]
}
 800534c:	4618      	mov	r0, r3
 800534e:	371c      	adds	r7, #28
 8005350:	46bd      	mov	sp, r7
 8005352:	bc80      	pop	{r7}
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	40021000 	.word	0x40021000
 800535c:	007a1200 	.word	0x007a1200
 8005360:	0800aa74 	.word	0x0800aa74
 8005364:	0800aa84 	.word	0x0800aa84
 8005368:	003d0900 	.word	0x003d0900

0800536c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800536c:	b480      	push	{r7}
 800536e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005370:	4b02      	ldr	r3, [pc, #8]	@ (800537c <HAL_RCC_GetHCLKFreq+0x10>)
 8005372:	681b      	ldr	r3, [r3, #0]
}
 8005374:	4618      	mov	r0, r3
 8005376:	46bd      	mov	sp, r7
 8005378:	bc80      	pop	{r7}
 800537a:	4770      	bx	lr
 800537c:	20000000 	.word	0x20000000

08005380 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005384:	f7ff fff2 	bl	800536c <HAL_RCC_GetHCLKFreq>
 8005388:	4602      	mov	r2, r0
 800538a:	4b05      	ldr	r3, [pc, #20]	@ (80053a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	0a1b      	lsrs	r3, r3, #8
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	4903      	ldr	r1, [pc, #12]	@ (80053a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005396:	5ccb      	ldrb	r3, [r1, r3]
 8005398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800539c:	4618      	mov	r0, r3
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40021000 	.word	0x40021000
 80053a4:	0800aa6c 	.word	0x0800aa6c

080053a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053ac:	f7ff ffde 	bl	800536c <HAL_RCC_GetHCLKFreq>
 80053b0:	4602      	mov	r2, r0
 80053b2:	4b05      	ldr	r3, [pc, #20]	@ (80053c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	0adb      	lsrs	r3, r3, #11
 80053b8:	f003 0307 	and.w	r3, r3, #7
 80053bc:	4903      	ldr	r1, [pc, #12]	@ (80053cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80053be:	5ccb      	ldrb	r3, [r1, r3]
 80053c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40021000 	.word	0x40021000
 80053cc:	0800aa6c 	.word	0x0800aa6c

080053d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80053d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005404 <RCC_Delay+0x34>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a0a      	ldr	r2, [pc, #40]	@ (8005408 <RCC_Delay+0x38>)
 80053de:	fba2 2303 	umull	r2, r3, r2, r3
 80053e2:	0a5b      	lsrs	r3, r3, #9
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	fb02 f303 	mul.w	r3, r2, r3
 80053ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80053ec:	bf00      	nop
  }
  while (Delay --);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	1e5a      	subs	r2, r3, #1
 80053f2:	60fa      	str	r2, [r7, #12]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1f9      	bne.n	80053ec <RCC_Delay+0x1c>
}
 80053f8:	bf00      	nop
 80053fa:	bf00      	nop
 80053fc:	3714      	adds	r7, #20
 80053fe:	46bd      	mov	sp, r7
 8005400:	bc80      	pop	{r7}
 8005402:	4770      	bx	lr
 8005404:	20000000 	.word	0x20000000
 8005408:	10624dd3 	.word	0x10624dd3

0800540c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e076      	b.n	800550c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005422:	2b00      	cmp	r3, #0
 8005424:	d108      	bne.n	8005438 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800542e:	d009      	beq.n	8005444 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	61da      	str	r2, [r3, #28]
 8005436:	e005      	b.n	8005444 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d106      	bne.n	8005464 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f7fb fdc6 	bl	8000ff0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2202      	movs	r2, #2
 8005468:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800547a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800548c:	431a      	orrs	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005496:	431a      	orrs	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	431a      	orrs	r2, r3
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054b4:	431a      	orrs	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	69db      	ldr	r3, [r3, #28]
 80054ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054be:	431a      	orrs	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a1b      	ldr	r3, [r3, #32]
 80054c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054c8:	ea42 0103 	orr.w	r1, r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	430a      	orrs	r2, r1
 80054da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	0c1a      	lsrs	r2, r3, #16
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f002 0204 	and.w	r2, r2, #4
 80054ea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	69da      	ldr	r2, [r3, #28]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3708      	adds	r7, #8
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	4613      	mov	r3, r2
 8005520:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d002      	beq.n	800552e <HAL_SPI_Transmit_IT+0x1a>
 8005528:	88fb      	ldrh	r3, [r7, #6]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e06a      	b.n	8005608 <HAL_SPI_Transmit_IT+0xf4>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b01      	cmp	r3, #1
 800553c:	d001      	beq.n	8005542 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 800553e:	2302      	movs	r3, #2
 8005540:	e062      	b.n	8005608 <HAL_SPI_Transmit_IT+0xf4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005548:	2b01      	cmp	r3, #1
 800554a:	d101      	bne.n	8005550 <HAL_SPI_Transmit_IT+0x3c>
 800554c:	2302      	movs	r3, #2
 800554e:	e05b      	b.n	8005608 <HAL_SPI_Transmit_IT+0xf4>
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2203      	movs	r2, #3
 800555c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	88fa      	ldrh	r2, [r7, #6]
 8005570:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	88fa      	ldrh	r2, [r7, #6]
 8005576:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2200      	movs	r2, #0
 8005588:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d003      	beq.n	80055a0 <HAL_SPI_Transmit_IT+0x8c>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4a1e      	ldr	r2, [pc, #120]	@ (8005614 <HAL_SPI_Transmit_IT+0x100>)
 800559c:	645a      	str	r2, [r3, #68]	@ 0x44
 800559e:	e002      	b.n	80055a6 <HAL_SPI_Transmit_IT+0x92>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005618 <HAL_SPI_Transmit_IT+0x104>)
 80055a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055ae:	d10f      	bne.n	80055d0 <HAL_SPI_Transmit_IT+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055da:	2b40      	cmp	r3, #64	@ 0x40
 80055dc:	d007      	beq.n	80055ee <HAL_SPI_Transmit_IT+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055ec:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8005604:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3714      	adds	r7, #20
 800560c:	46bd      	mov	sp, r7
 800560e:	bc80      	pop	{r7}
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	08005a43 	.word	0x08005a43
 8005618:	080059fd 	.word	0x080059fd

0800561c <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b086      	sub	sp, #24
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8005624:	2300      	movs	r3, #0
 8005626:	75fb      	strb	r3, [r7, #23]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005628:	4b6a      	ldr	r3, [pc, #424]	@ (80057d4 <HAL_SPI_Abort+0x1b8>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a6a      	ldr	r2, [pc, #424]	@ (80057d8 <HAL_SPI_Abort+0x1bc>)
 800562e:	fba2 2303 	umull	r2, r3, r2, r3
 8005632:	0a5b      	lsrs	r3, r3, #9
 8005634:	2264      	movs	r2, #100	@ 0x64
 8005636:	fb02 f303 	mul.w	r3, r2, r3
 800563a:	60fb      	str	r3, [r7, #12]
  count = resetcount;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	613b      	str	r3, [r7, #16]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685a      	ldr	r2, [r3, #4]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 0220 	bic.w	r2, r2, #32
 800564e:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800565a:	2b00      	cmp	r3, #0
 800565c:	d017      	beq.n	800568e <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a5e      	ldr	r2, [pc, #376]	@ (80057dc <HAL_SPI_Abort+0x1c0>)
 8005662:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d106      	bne.n	8005678 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800566e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8005676:	e008      	b.n	800568a <HAL_SPI_Abort+0x6e>
      }
      count--;
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	3b01      	subs	r3, #1
 800567c:	613b      	str	r3, [r7, #16]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b07      	cmp	r3, #7
 8005688:	d1ec      	bne.n	8005664 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	613b      	str	r3, [r7, #16]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005698:	2b00      	cmp	r3, #0
 800569a:	d017      	beq.n	80056cc <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a50      	ldr	r2, [pc, #320]	@ (80057e0 <HAL_SPI_Abort+0x1c4>)
 80056a0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d106      	bne.n	80056b6 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80056b4:	e008      	b.n	80056c8 <HAL_SPI_Abort+0xac>
      }
      count--;
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	3b01      	subs	r3, #1
 80056ba:	613b      	str	r3, [r7, #16]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b07      	cmp	r3, #7
 80056c6:	d1ec      	bne.n	80056a2 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	613b      	str	r3, [r7, #16]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f003 0302 	and.w	r3, r3, #2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d02e      	beq.n	8005738 <HAL_SPI_Abort+0x11c>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d02a      	beq.n	8005738 <HAL_SPI_Abort+0x11c>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056e6:	2200      	movs	r2, #0
 80056e8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7fc f964 	bl	80019bc <HAL_DMA_Abort>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d002      	beq.n	8005700 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2240      	movs	r2, #64	@ 0x40
 80056fe:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f022 0202 	bic.w	r2, r2, #2
 800570e:	605a      	str	r2, [r3, #4]

      /* Wait until TXE flag is set */
      do
      {
        if (count == 0U)
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d106      	bne.n	8005724 <HAL_SPI_Abort+0x108>
        {
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800571a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	655a      	str	r2, [r3, #84]	@ 0x54
          break;
 8005722:	e009      	b.n	8005738 <HAL_SPI_Abort+0x11c>
        }
        count--;
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	3b01      	subs	r3, #1
 8005728:	613b      	str	r3, [r7, #16]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f003 0302 	and.w	r3, r3, #2
 8005734:	2b00      	cmp	r3, #0
 8005736:	d0eb      	beq.n	8005710 <HAL_SPI_Abort+0xf4>
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b00      	cmp	r3, #0
 8005744:	d022      	beq.n	800578c <HAL_SPI_Abort+0x170>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800574a:	2b00      	cmp	r3, #0
 800574c:	d01e      	beq.n	800578c <HAL_SPI_Abort+0x170>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005752:	2200      	movs	r2, #0
 8005754:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800575a:	4618      	mov	r0, r3
 800575c:	f7fc f92e 	bl	80019bc <HAL_DMA_Abort>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <HAL_SPI_Abort+0x150>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2240      	movs	r2, #64	@ 0x40
 800576a:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800577a:	601a      	str	r2, [r3, #0]

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	685a      	ldr	r2, [r3, #4]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f022 0201 	bic.w	r2, r2, #1
 800578a:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800579c:	2b40      	cmp	r3, #64	@ 0x40
 800579e:	d102      	bne.n	80057a6 <HAL_SPI_Abort+0x18a>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	75fb      	strb	r3, [r7, #23]
 80057a4:	e002      	b.n	80057ac <HAL_SPI_Abort+0x190>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057ac:	2300      	movs	r3, #0
 80057ae:	60bb      	str	r3, [r7, #8]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	60bb      	str	r3, [r7, #8]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	60bb      	str	r3, [r7, #8]
 80057c0:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return errorcode;
 80057ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3718      	adds	r7, #24
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	20000000 	.word	0x20000000
 80057d8:	057619f1 	.word	0x057619f1
 80057dc:	08005d4d 	.word	0x08005d4d
 80057e0:	08005cc1 	.word	0x08005cc1

080057e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b088      	sub	sp, #32
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	099b      	lsrs	r3, r3, #6
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	2b00      	cmp	r3, #0
 8005806:	d10f      	bne.n	8005828 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00a      	beq.n	8005828 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	099b      	lsrs	r3, r3, #6
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	2b00      	cmp	r3, #0
 800581c:	d004      	beq.n	8005828 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	4798      	blx	r3
    return;
 8005826:	e0be      	b.n	80059a6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	085b      	lsrs	r3, r3, #1
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00a      	beq.n	800584a <HAL_SPI_IRQHandler+0x66>
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	09db      	lsrs	r3, r3, #7
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	d004      	beq.n	800584a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	4798      	blx	r3
    return;
 8005848:	e0ad      	b.n	80059a6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	095b      	lsrs	r3, r3, #5
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	2b00      	cmp	r3, #0
 8005854:	d106      	bne.n	8005864 <HAL_SPI_IRQHandler+0x80>
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	099b      	lsrs	r3, r3, #6
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	f000 80a1 	beq.w	80059a6 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	095b      	lsrs	r3, r3, #5
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	f000 809a 	beq.w	80059a6 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	099b      	lsrs	r3, r3, #6
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d023      	beq.n	80058c6 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2b03      	cmp	r3, #3
 8005888:	d011      	beq.n	80058ae <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588e:	f043 0204 	orr.w	r2, r3, #4
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005896:	2300      	movs	r3, #0
 8005898:	617b      	str	r3, [r7, #20]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	617b      	str	r3, [r7, #20]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	617b      	str	r3, [r7, #20]
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	e00b      	b.n	80058c6 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058ae:	2300      	movs	r3, #0
 80058b0:	613b      	str	r3, [r7, #16]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	613b      	str	r3, [r7, #16]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	613b      	str	r3, [r7, #16]
 80058c2:	693b      	ldr	r3, [r7, #16]
        return;
 80058c4:	e06f      	b.n	80059a6 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	095b      	lsrs	r3, r3, #5
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d014      	beq.n	80058fc <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058d6:	f043 0201 	orr.w	r2, r3, #1
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80058de:	2300      	movs	r3, #0
 80058e0:	60fb      	str	r3, [r7, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	60fb      	str	r3, [r7, #12]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005900:	2b00      	cmp	r3, #0
 8005902:	d04f      	beq.n	80059a4 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	685a      	ldr	r2, [r3, #4]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005912:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b00      	cmp	r3, #0
 8005924:	d104      	bne.n	8005930 <HAL_SPI_IRQHandler+0x14c>
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	f003 0301 	and.w	r3, r3, #1
 800592c:	2b00      	cmp	r3, #0
 800592e:	d034      	beq.n	800599a <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0203 	bic.w	r2, r2, #3
 800593e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005944:	2b00      	cmp	r3, #0
 8005946:	d011      	beq.n	800596c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800594c:	4a17      	ldr	r2, [pc, #92]	@ (80059ac <HAL_SPI_IRQHandler+0x1c8>)
 800594e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005954:	4618      	mov	r0, r3
 8005956:	f7fc f86d 	bl	8001a34 <HAL_DMA_Abort_IT>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d005      	beq.n	800596c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005964:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005970:	2b00      	cmp	r3, #0
 8005972:	d016      	beq.n	80059a2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005978:	4a0c      	ldr	r2, [pc, #48]	@ (80059ac <HAL_SPI_IRQHandler+0x1c8>)
 800597a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005980:	4618      	mov	r0, r3
 8005982:	f7fc f857 	bl	8001a34 <HAL_DMA_Abort_IT>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00a      	beq.n	80059a2 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005990:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005998:	e003      	b.n	80059a2 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 f811 	bl	80059c2 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80059a0:	e000      	b.n	80059a4 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80059a2:	bf00      	nop
    return;
 80059a4:	bf00      	nop
  }
}
 80059a6:	3720      	adds	r7, #32
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	080059d5 	.word	0x080059d5

080059b0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80059b8:	bf00      	nop
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	bc80      	pop	{r7}
 80059c0:	4770      	bx	lr

080059c2 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80059ca:	bf00      	nop
 80059cc:	370c      	adds	r7, #12
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bc80      	pop	{r7}
 80059d2:	4770      	bx	lr

080059d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f7ff ffe7 	bl	80059c2 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059f4:	bf00      	nop
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b082      	sub	sp, #8
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	330c      	adds	r3, #12
 8005a0e:	7812      	ldrb	r2, [r2, #0]
 8005a10:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a16:	1c5a      	adds	r2, r3, #1
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	3b01      	subs	r3, #1
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d102      	bne.n	8005a3a <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f8e1 	bl	8005bfc <SPI_CloseTx_ISR>
  }
}
 8005a3a:	bf00      	nop
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b082      	sub	sp, #8
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a4e:	881a      	ldrh	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a5a:	1c9a      	adds	r2, r3, #2
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d102      	bne.n	8005a7e <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 f8bf 	bl	8005bfc <SPI_CloseTx_ISR>
  }
}
 8005a7e:	bf00      	nop
 8005a80:	3708      	adds	r7, #8
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
	...

08005a88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b088      	sub	sp, #32
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	603b      	str	r3, [r7, #0]
 8005a94:	4613      	mov	r3, r2
 8005a96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a98:	f7fb fdbe 	bl	8001618 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa0:	1a9b      	subs	r3, r3, r2
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005aa8:	f7fb fdb6 	bl	8001618 <HAL_GetTick>
 8005aac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aae:	4b39      	ldr	r3, [pc, #228]	@ (8005b94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	015b      	lsls	r3, r3, #5
 8005ab4:	0d1b      	lsrs	r3, r3, #20
 8005ab6:	69fa      	ldr	r2, [r7, #28]
 8005ab8:	fb02 f303 	mul.w	r3, r2, r3
 8005abc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005abe:	e054      	b.n	8005b6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac6:	d050      	beq.n	8005b6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ac8:	f7fb fda6 	bl	8001618 <HAL_GetTick>
 8005acc:	4602      	mov	r2, r0
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	69fa      	ldr	r2, [r7, #28]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d902      	bls.n	8005ade <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d13d      	bne.n	8005b5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005aec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005af6:	d111      	bne.n	8005b1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b00:	d004      	beq.n	8005b0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b0a:	d107      	bne.n	8005b1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b24:	d10f      	bne.n	8005b46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e017      	b.n	8005b8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d101      	bne.n	8005b64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	3b01      	subs	r3, #1
 8005b68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	689a      	ldr	r2, [r3, #8]
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	4013      	ands	r3, r2
 8005b74:	68ba      	ldr	r2, [r7, #8]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	bf0c      	ite	eq
 8005b7a:	2301      	moveq	r3, #1
 8005b7c:	2300      	movne	r3, #0
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	461a      	mov	r2, r3
 8005b82:	79fb      	ldrb	r3, [r7, #7]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d19b      	bne.n	8005ac0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b88:	2300      	movs	r3, #0
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3720      	adds	r7, #32
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	20000000 	.word	0x20000000

08005b98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af02      	add	r7, sp, #8
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	2201      	movs	r2, #1
 8005bac:	2102      	movs	r1, #2
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f7ff ff6a 	bl	8005a88 <SPI_WaitFlagStateUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d007      	beq.n	8005bca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bbe:	f043 0220 	orr.w	r2, r3, #32
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e013      	b.n	8005bf2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	2180      	movs	r1, #128	@ 0x80
 8005bd4:	68f8      	ldr	r0, [r7, #12]
 8005bd6:	f7ff ff57 	bl	8005a88 <SPI_WaitFlagStateUntilTimeout>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d007      	beq.n	8005bf0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be4:	f043 0220 	orr.w	r2, r3, #32
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e000      	b.n	8005bf2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
	...

08005bfc <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005c04:	4b2c      	ldr	r3, [pc, #176]	@ (8005cb8 <SPI_CloseTx_ISR+0xbc>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a2c      	ldr	r2, [pc, #176]	@ (8005cbc <SPI_CloseTx_ISR+0xc0>)
 8005c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c0e:	0a5b      	lsrs	r3, r3, #9
 8005c10:	2264      	movs	r2, #100	@ 0x64
 8005c12:	fb02 f303 	mul.w	r3, r2, r3
 8005c16:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c18:	f7fb fcfe 	bl	8001618 <HAL_GetTick>
 8005c1c:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d106      	bne.n	8005c32 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c28:	f043 0220 	orr.w	r2, r3, #32
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005c30:	e009      	b.n	8005c46 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	3b01      	subs	r3, #1
 8005c36:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0eb      	beq.n	8005c1e <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c54:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	2164      	movs	r1, #100	@ 0x64
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7ff ff9c 	bl	8005b98 <SPI_EndRxTxTransaction>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d005      	beq.n	8005c72 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6a:	f043 0220 	orr.w	r2, r3, #32
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10a      	bne.n	8005c90 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60fb      	str	r3, [r7, #12]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	60fb      	str	r3, [r7, #12]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	60fb      	str	r3, [r7, #12]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f7ff fe8e 	bl	80059c2 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8005ca6:	e002      	b.n	8005cae <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f7ff fe81 	bl	80059b0 <HAL_SPI_TxCpltCallback>
}
 8005cae:	bf00      	nop
 8005cb0:	3718      	adds	r7, #24
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	20000000 	.word	0x20000000
 8005cbc:	057619f1 	.word	0x057619f1

08005cc0 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8005d44 <SPI_AbortRx_ISR+0x84>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8005d48 <SPI_AbortRx_ISR+0x88>)
 8005cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd6:	0a5b      	lsrs	r3, r3, #9
 8005cd8:	2264      	movs	r2, #100	@ 0x64
 8005cda:	fb02 f303 	mul.w	r3, r2, r3
 8005cde:	60bb      	str	r3, [r7, #8]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d106      	bne.n	8005cf4 <SPI_AbortRx_ISR+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005cf2:	e009      	b.n	8005d08 <SPI_AbortRx_ISR+0x48>
    }
    count--;
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	60bb      	str	r3, [r7, #8]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f003 0302 	and.w	r3, r3, #2
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d0eb      	beq.n	8005ce0 <SPI_AbortRx_ISR+0x20>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d16:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d26:	605a      	str	r2, [r3, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8005d30:	68fb      	ldr	r3, [r7, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2207      	movs	r2, #7
 8005d36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8005d3a:	bf00      	nop
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bc80      	pop	{r7}
 8005d42:	4770      	bx	lr
 8005d44:	20000000 	.word	0x20000000
 8005d48:	057619f1 	.word	0x057619f1

08005d4c <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d62:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d72:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2207      	movs	r2, #7
 8005d78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bc80      	pop	{r7}
 8005d84:	4770      	bx	lr

08005d86 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b082      	sub	sp, #8
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d101      	bne.n	8005d98 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e041      	b.n	8005e1c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d106      	bne.n	8005db2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f7fb f973 	bl	8001098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2202      	movs	r2, #2
 8005db6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	3304      	adds	r3, #4
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	4610      	mov	r0, r2
 8005dc6:	f000 fe47 	bl	8006a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3708      	adds	r7, #8
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d001      	beq.n	8005e3c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e032      	b.n	8005ea2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a18      	ldr	r2, [pc, #96]	@ (8005eac <HAL_TIM_Base_Start+0x88>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00e      	beq.n	8005e6c <HAL_TIM_Base_Start+0x48>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e56:	d009      	beq.n	8005e6c <HAL_TIM_Base_Start+0x48>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a14      	ldr	r2, [pc, #80]	@ (8005eb0 <HAL_TIM_Base_Start+0x8c>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d004      	beq.n	8005e6c <HAL_TIM_Base_Start+0x48>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a13      	ldr	r2, [pc, #76]	@ (8005eb4 <HAL_TIM_Base_Start+0x90>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d111      	bne.n	8005e90 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f003 0307 	and.w	r3, r3, #7
 8005e76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2b06      	cmp	r3, #6
 8005e7c:	d010      	beq.n	8005ea0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f042 0201 	orr.w	r2, r2, #1
 8005e8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e8e:	e007      	b.n	8005ea0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f042 0201 	orr.w	r2, r2, #1
 8005e9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bc80      	pop	{r7}
 8005eaa:	4770      	bx	lr
 8005eac:	40012c00 	.word	0x40012c00
 8005eb0:	40000400 	.word	0x40000400
 8005eb4:	40000800 	.word	0x40000800

08005eb8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d101      	bne.n	8005eca <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e041      	b.n	8005f4e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d106      	bne.n	8005ee4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f839 	bl	8005f56 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	3304      	adds	r3, #4
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	f000 fdae 	bl	8006a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b083      	sub	sp, #12
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005f5e:	bf00      	nop
 8005f60:	370c      	adds	r7, #12
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bc80      	pop	{r7}
 8005f66:	4770      	bx	lr

08005f68 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d104      	bne.n	8005f82 <HAL_TIM_IC_Start+0x1a>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	e013      	b.n	8005faa <HAL_TIM_IC_Start+0x42>
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b04      	cmp	r3, #4
 8005f86:	d104      	bne.n	8005f92 <HAL_TIM_IC_Start+0x2a>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	e00b      	b.n	8005faa <HAL_TIM_IC_Start+0x42>
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2b08      	cmp	r3, #8
 8005f96:	d104      	bne.n	8005fa2 <HAL_TIM_IC_Start+0x3a>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	e003      	b.n	8005faa <HAL_TIM_IC_Start+0x42>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d104      	bne.n	8005fbc <HAL_TIM_IC_Start+0x54>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	e013      	b.n	8005fe4 <HAL_TIM_IC_Start+0x7c>
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	2b04      	cmp	r3, #4
 8005fc0:	d104      	bne.n	8005fcc <HAL_TIM_IC_Start+0x64>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	e00b      	b.n	8005fe4 <HAL_TIM_IC_Start+0x7c>
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	2b08      	cmp	r3, #8
 8005fd0:	d104      	bne.n	8005fdc <HAL_TIM_IC_Start+0x74>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	e003      	b.n	8005fe4 <HAL_TIM_IC_Start+0x7c>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d102      	bne.n	8005ff2 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005fec:	7bbb      	ldrb	r3, [r7, #14]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d001      	beq.n	8005ff6 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e06d      	b.n	80060d2 <HAL_TIM_IC_Start+0x16a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d104      	bne.n	8006006 <HAL_TIM_IC_Start+0x9e>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2202      	movs	r2, #2
 8006000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006004:	e013      	b.n	800602e <HAL_TIM_IC_Start+0xc6>
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b04      	cmp	r3, #4
 800600a:	d104      	bne.n	8006016 <HAL_TIM_IC_Start+0xae>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006014:	e00b      	b.n	800602e <HAL_TIM_IC_Start+0xc6>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b08      	cmp	r3, #8
 800601a:	d104      	bne.n	8006026 <HAL_TIM_IC_Start+0xbe>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2202      	movs	r2, #2
 8006020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006024:	e003      	b.n	800602e <HAL_TIM_IC_Start+0xc6>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2202      	movs	r2, #2
 800602a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d104      	bne.n	800603e <HAL_TIM_IC_Start+0xd6>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2202      	movs	r2, #2
 8006038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800603c:	e013      	b.n	8006066 <HAL_TIM_IC_Start+0xfe>
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	2b04      	cmp	r3, #4
 8006042:	d104      	bne.n	800604e <HAL_TIM_IC_Start+0xe6>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800604c:	e00b      	b.n	8006066 <HAL_TIM_IC_Start+0xfe>
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	2b08      	cmp	r3, #8
 8006052:	d104      	bne.n	800605e <HAL_TIM_IC_Start+0xf6>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2202      	movs	r2, #2
 8006058:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800605c:	e003      	b.n	8006066 <HAL_TIM_IC_Start+0xfe>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2202      	movs	r2, #2
 8006062:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2201      	movs	r2, #1
 800606c:	6839      	ldr	r1, [r7, #0]
 800606e:	4618      	mov	r0, r3
 8006070:	f000 ff95 	bl	8006f9e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a18      	ldr	r2, [pc, #96]	@ (80060dc <HAL_TIM_IC_Start+0x174>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d00e      	beq.n	800609c <HAL_TIM_IC_Start+0x134>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006086:	d009      	beq.n	800609c <HAL_TIM_IC_Start+0x134>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a14      	ldr	r2, [pc, #80]	@ (80060e0 <HAL_TIM_IC_Start+0x178>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d004      	beq.n	800609c <HAL_TIM_IC_Start+0x134>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a13      	ldr	r2, [pc, #76]	@ (80060e4 <HAL_TIM_IC_Start+0x17c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d111      	bne.n	80060c0 <HAL_TIM_IC_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	f003 0307 	and.w	r3, r3, #7
 80060a6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	2b06      	cmp	r3, #6
 80060ac:	d010      	beq.n	80060d0 <HAL_TIM_IC_Start+0x168>
    {
      __HAL_TIM_ENABLE(htim);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f042 0201 	orr.w	r2, r2, #1
 80060bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060be:	e007      	b.n	80060d0 <HAL_TIM_IC_Start+0x168>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f042 0201 	orr.w	r2, r2, #1
 80060ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	40012c00 	.word	0x40012c00
 80060e0:	40000400 	.word	0x40000400
 80060e4:	40000800 	.word	0x40000800

080060e8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060f2:	2300      	movs	r3, #0
 80060f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d104      	bne.n	8006106 <HAL_TIM_IC_Start_IT+0x1e>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006102:	b2db      	uxtb	r3, r3
 8006104:	e013      	b.n	800612e <HAL_TIM_IC_Start_IT+0x46>
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	2b04      	cmp	r3, #4
 800610a:	d104      	bne.n	8006116 <HAL_TIM_IC_Start_IT+0x2e>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006112:	b2db      	uxtb	r3, r3
 8006114:	e00b      	b.n	800612e <HAL_TIM_IC_Start_IT+0x46>
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	2b08      	cmp	r3, #8
 800611a:	d104      	bne.n	8006126 <HAL_TIM_IC_Start_IT+0x3e>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006122:	b2db      	uxtb	r3, r3
 8006124:	e003      	b.n	800612e <HAL_TIM_IC_Start_IT+0x46>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800612c:	b2db      	uxtb	r3, r3
 800612e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d104      	bne.n	8006140 <HAL_TIM_IC_Start_IT+0x58>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800613c:	b2db      	uxtb	r3, r3
 800613e:	e013      	b.n	8006168 <HAL_TIM_IC_Start_IT+0x80>
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	2b04      	cmp	r3, #4
 8006144:	d104      	bne.n	8006150 <HAL_TIM_IC_Start_IT+0x68>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800614c:	b2db      	uxtb	r3, r3
 800614e:	e00b      	b.n	8006168 <HAL_TIM_IC_Start_IT+0x80>
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	2b08      	cmp	r3, #8
 8006154:	d104      	bne.n	8006160 <HAL_TIM_IC_Start_IT+0x78>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800615c:	b2db      	uxtb	r3, r3
 800615e:	e003      	b.n	8006168 <HAL_TIM_IC_Start_IT+0x80>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006166:	b2db      	uxtb	r3, r3
 8006168:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800616a:	7bbb      	ldrb	r3, [r7, #14]
 800616c:	2b01      	cmp	r3, #1
 800616e:	d102      	bne.n	8006176 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006170:	7b7b      	ldrb	r3, [r7, #13]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d001      	beq.n	800617a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	e0b8      	b.n	80062ec <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d104      	bne.n	800618a <HAL_TIM_IC_Start_IT+0xa2>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006188:	e013      	b.n	80061b2 <HAL_TIM_IC_Start_IT+0xca>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b04      	cmp	r3, #4
 800618e:	d104      	bne.n	800619a <HAL_TIM_IC_Start_IT+0xb2>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2202      	movs	r2, #2
 8006194:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006198:	e00b      	b.n	80061b2 <HAL_TIM_IC_Start_IT+0xca>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b08      	cmp	r3, #8
 800619e:	d104      	bne.n	80061aa <HAL_TIM_IC_Start_IT+0xc2>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061a8:	e003      	b.n	80061b2 <HAL_TIM_IC_Start_IT+0xca>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2202      	movs	r2, #2
 80061ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d104      	bne.n	80061c2 <HAL_TIM_IC_Start_IT+0xda>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2202      	movs	r2, #2
 80061bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061c0:	e013      	b.n	80061ea <HAL_TIM_IC_Start_IT+0x102>
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b04      	cmp	r3, #4
 80061c6:	d104      	bne.n	80061d2 <HAL_TIM_IC_Start_IT+0xea>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061d0:	e00b      	b.n	80061ea <HAL_TIM_IC_Start_IT+0x102>
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	2b08      	cmp	r3, #8
 80061d6:	d104      	bne.n	80061e2 <HAL_TIM_IC_Start_IT+0xfa>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061e0:	e003      	b.n	80061ea <HAL_TIM_IC_Start_IT+0x102>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2202      	movs	r2, #2
 80061e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	2b0c      	cmp	r3, #12
 80061ee:	d841      	bhi.n	8006274 <HAL_TIM_IC_Start_IT+0x18c>
 80061f0:	a201      	add	r2, pc, #4	@ (adr r2, 80061f8 <HAL_TIM_IC_Start_IT+0x110>)
 80061f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f6:	bf00      	nop
 80061f8:	0800622d 	.word	0x0800622d
 80061fc:	08006275 	.word	0x08006275
 8006200:	08006275 	.word	0x08006275
 8006204:	08006275 	.word	0x08006275
 8006208:	0800623f 	.word	0x0800623f
 800620c:	08006275 	.word	0x08006275
 8006210:	08006275 	.word	0x08006275
 8006214:	08006275 	.word	0x08006275
 8006218:	08006251 	.word	0x08006251
 800621c:	08006275 	.word	0x08006275
 8006220:	08006275 	.word	0x08006275
 8006224:	08006275 	.word	0x08006275
 8006228:	08006263 	.word	0x08006263
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68da      	ldr	r2, [r3, #12]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f042 0202 	orr.w	r2, r2, #2
 800623a:	60da      	str	r2, [r3, #12]
      break;
 800623c:	e01d      	b.n	800627a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f042 0204 	orr.w	r2, r2, #4
 800624c:	60da      	str	r2, [r3, #12]
      break;
 800624e:	e014      	b.n	800627a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68da      	ldr	r2, [r3, #12]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f042 0208 	orr.w	r2, r2, #8
 800625e:	60da      	str	r2, [r3, #12]
      break;
 8006260:	e00b      	b.n	800627a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68da      	ldr	r2, [r3, #12]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f042 0210 	orr.w	r2, r2, #16
 8006270:	60da      	str	r2, [r3, #12]
      break;
 8006272:	e002      	b.n	800627a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	73fb      	strb	r3, [r7, #15]
      break;
 8006278:	bf00      	nop
  }

  if (status == HAL_OK)
 800627a:	7bfb      	ldrb	r3, [r7, #15]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d134      	bne.n	80062ea <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2201      	movs	r2, #1
 8006286:	6839      	ldr	r1, [r7, #0]
 8006288:	4618      	mov	r0, r3
 800628a:	f000 fe88 	bl	8006f9e <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a18      	ldr	r2, [pc, #96]	@ (80062f4 <HAL_TIM_IC_Start_IT+0x20c>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d00e      	beq.n	80062b6 <HAL_TIM_IC_Start_IT+0x1ce>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a0:	d009      	beq.n	80062b6 <HAL_TIM_IC_Start_IT+0x1ce>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a14      	ldr	r2, [pc, #80]	@ (80062f8 <HAL_TIM_IC_Start_IT+0x210>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d004      	beq.n	80062b6 <HAL_TIM_IC_Start_IT+0x1ce>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a12      	ldr	r2, [pc, #72]	@ (80062fc <HAL_TIM_IC_Start_IT+0x214>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d111      	bne.n	80062da <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f003 0307 	and.w	r3, r3, #7
 80062c0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	2b06      	cmp	r3, #6
 80062c6:	d010      	beq.n	80062ea <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f042 0201 	orr.w	r2, r2, #1
 80062d6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d8:	e007      	b.n	80062ea <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f042 0201 	orr.w	r2, r2, #1
 80062e8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80062ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	40012c00 	.word	0x40012c00
 80062f8:	40000400 	.word	0x40000400
 80062fc:	40000800 	.word	0x40000800

08006300 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b0c      	cmp	r3, #12
 8006312:	d841      	bhi.n	8006398 <HAL_TIM_IC_Stop_IT+0x98>
 8006314:	a201      	add	r2, pc, #4	@ (adr r2, 800631c <HAL_TIM_IC_Stop_IT+0x1c>)
 8006316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800631a:	bf00      	nop
 800631c:	08006351 	.word	0x08006351
 8006320:	08006399 	.word	0x08006399
 8006324:	08006399 	.word	0x08006399
 8006328:	08006399 	.word	0x08006399
 800632c:	08006363 	.word	0x08006363
 8006330:	08006399 	.word	0x08006399
 8006334:	08006399 	.word	0x08006399
 8006338:	08006399 	.word	0x08006399
 800633c:	08006375 	.word	0x08006375
 8006340:	08006399 	.word	0x08006399
 8006344:	08006399 	.word	0x08006399
 8006348:	08006399 	.word	0x08006399
 800634c:	08006387 	.word	0x08006387
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68da      	ldr	r2, [r3, #12]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0202 	bic.w	r2, r2, #2
 800635e:	60da      	str	r2, [r3, #12]
      break;
 8006360:	e01d      	b.n	800639e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0204 	bic.w	r2, r2, #4
 8006370:	60da      	str	r2, [r3, #12]
      break;
 8006372:	e014      	b.n	800639e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68da      	ldr	r2, [r3, #12]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 0208 	bic.w	r2, r2, #8
 8006382:	60da      	str	r2, [r3, #12]
      break;
 8006384:	e00b      	b.n	800639e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68da      	ldr	r2, [r3, #12]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f022 0210 	bic.w	r2, r2, #16
 8006394:	60da      	str	r2, [r3, #12]
      break;
 8006396:	e002      	b.n	800639e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	73fb      	strb	r3, [r7, #15]
      break;
 800639c:	bf00      	nop
  }

  if (status == HAL_OK)
 800639e:	7bfb      	ldrb	r3, [r7, #15]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d156      	bne.n	8006452 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2200      	movs	r2, #0
 80063aa:	6839      	ldr	r1, [r7, #0]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f000 fdf6 	bl	8006f9e <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	6a1a      	ldr	r2, [r3, #32]
 80063b8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80063bc:	4013      	ands	r3, r2
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d10f      	bne.n	80063e2 <HAL_TIM_IC_Stop_IT+0xe2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	6a1a      	ldr	r2, [r3, #32]
 80063c8:	f240 4344 	movw	r3, #1092	@ 0x444
 80063cc:	4013      	ands	r3, r2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d107      	bne.n	80063e2 <HAL_TIM_IC_Stop_IT+0xe2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f022 0201 	bic.w	r2, r2, #1
 80063e0:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d104      	bne.n	80063f2 <HAL_TIM_IC_Stop_IT+0xf2>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063f0:	e013      	b.n	800641a <HAL_TIM_IC_Stop_IT+0x11a>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b04      	cmp	r3, #4
 80063f6:	d104      	bne.n	8006402 <HAL_TIM_IC_Stop_IT+0x102>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006400:	e00b      	b.n	800641a <HAL_TIM_IC_Stop_IT+0x11a>
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	2b08      	cmp	r3, #8
 8006406:	d104      	bne.n	8006412 <HAL_TIM_IC_Stop_IT+0x112>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006410:	e003      	b.n	800641a <HAL_TIM_IC_Stop_IT+0x11a>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d104      	bne.n	800642a <HAL_TIM_IC_Stop_IT+0x12a>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006428:	e013      	b.n	8006452 <HAL_TIM_IC_Stop_IT+0x152>
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	2b04      	cmp	r3, #4
 800642e:	d104      	bne.n	800643a <HAL_TIM_IC_Stop_IT+0x13a>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006438:	e00b      	b.n	8006452 <HAL_TIM_IC_Stop_IT+0x152>
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b08      	cmp	r3, #8
 800643e:	d104      	bne.n	800644a <HAL_TIM_IC_Stop_IT+0x14a>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006448:	e003      	b.n	8006452 <HAL_TIM_IC_Stop_IT+0x152>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8006452:	7bfb      	ldrb	r3, [r7, #15]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	2b00      	cmp	r3, #0
 800647c:	d020      	beq.n	80064c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d01b      	beq.n	80064c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f06f 0202 	mvn.w	r2, #2
 8006490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	f003 0303 	and.w	r3, r3, #3
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d003      	beq.n	80064ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f7fa fb96 	bl	8000bd8 <HAL_TIM_IC_CaptureCallback>
 80064ac:	e005      	b.n	80064ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 fab7 	bl	8006a22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f000 fabd 	bl	8006a34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	f003 0304 	and.w	r3, r3, #4
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d020      	beq.n	800650c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f003 0304 	and.w	r3, r3, #4
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d01b      	beq.n	800650c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f06f 0204 	mvn.w	r2, #4
 80064dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2202      	movs	r2, #2
 80064e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	699b      	ldr	r3, [r3, #24]
 80064ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d003      	beq.n	80064fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f7fa fb70 	bl	8000bd8 <HAL_TIM_IC_CaptureCallback>
 80064f8:	e005      	b.n	8006506 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 fa91 	bl	8006a22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 fa97 	bl	8006a34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f003 0308 	and.w	r3, r3, #8
 8006512:	2b00      	cmp	r3, #0
 8006514:	d020      	beq.n	8006558 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f003 0308 	and.w	r3, r3, #8
 800651c:	2b00      	cmp	r3, #0
 800651e:	d01b      	beq.n	8006558 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f06f 0208 	mvn.w	r2, #8
 8006528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2204      	movs	r2, #4
 800652e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	69db      	ldr	r3, [r3, #28]
 8006536:	f003 0303 	and.w	r3, r3, #3
 800653a:	2b00      	cmp	r3, #0
 800653c:	d003      	beq.n	8006546 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7fa fb4a 	bl	8000bd8 <HAL_TIM_IC_CaptureCallback>
 8006544:	e005      	b.n	8006552 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 fa6b 	bl	8006a22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f000 fa71 	bl	8006a34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	f003 0310 	and.w	r3, r3, #16
 800655e:	2b00      	cmp	r3, #0
 8006560:	d020      	beq.n	80065a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f003 0310 	and.w	r3, r3, #16
 8006568:	2b00      	cmp	r3, #0
 800656a:	d01b      	beq.n	80065a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f06f 0210 	mvn.w	r2, #16
 8006574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2208      	movs	r2, #8
 800657a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	69db      	ldr	r3, [r3, #28]
 8006582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006586:	2b00      	cmp	r3, #0
 8006588:	d003      	beq.n	8006592 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f7fa fb24 	bl	8000bd8 <HAL_TIM_IC_CaptureCallback>
 8006590:	e005      	b.n	800659e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 fa45 	bl	8006a22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f000 fa4b 	bl	8006a34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f003 0301 	and.w	r3, r3, #1
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00c      	beq.n	80065c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f003 0301 	and.w	r3, r3, #1
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d007      	beq.n	80065c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f06f 0201 	mvn.w	r2, #1
 80065c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 fa24 	bl	8006a10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00c      	beq.n	80065ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d007      	beq.n	80065ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80065e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fd65 	bl	80070b6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00c      	beq.n	8006610 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d007      	beq.n	8006610 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fa1b 	bl	8006a46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	f003 0320 	and.w	r3, r3, #32
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00c      	beq.n	8006634 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f003 0320 	and.w	r3, r3, #32
 8006620:	2b00      	cmp	r3, #0
 8006622:	d007      	beq.n	8006634 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f06f 0220 	mvn.w	r2, #32
 800662c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 fd38 	bl	80070a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006634:	bf00      	nop
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b086      	sub	sp, #24
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006648:	2300      	movs	r3, #0
 800664a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006652:	2b01      	cmp	r3, #1
 8006654:	d101      	bne.n	800665a <HAL_TIM_IC_ConfigChannel+0x1e>
 8006656:	2302      	movs	r3, #2
 8006658:	e088      	b.n	800676c <HAL_TIM_IC_ConfigChannel+0x130>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2201      	movs	r2, #1
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d11b      	bne.n	80066a0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006678:	f000 faee 	bl	8006c58 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	699a      	ldr	r2, [r3, #24]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 020c 	bic.w	r2, r2, #12
 800668a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6999      	ldr	r1, [r3, #24]
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	689a      	ldr	r2, [r3, #8]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	619a      	str	r2, [r3, #24]
 800669e:	e060      	b.n	8006762 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2b04      	cmp	r3, #4
 80066a4:	d11c      	bne.n	80066e0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80066b6:	f000 fb57 	bl	8006d68 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	699a      	ldr	r2, [r3, #24]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80066c8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6999      	ldr	r1, [r3, #24]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	021a      	lsls	r2, r3, #8
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	430a      	orrs	r2, r1
 80066dc:	619a      	str	r2, [r3, #24]
 80066de:	e040      	b.n	8006762 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2b08      	cmp	r3, #8
 80066e4:	d11b      	bne.n	800671e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80066f6:	f000 fba2 	bl	8006e3e <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	69da      	ldr	r2, [r3, #28]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f022 020c 	bic.w	r2, r2, #12
 8006708:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	69d9      	ldr	r1, [r3, #28]
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	689a      	ldr	r2, [r3, #8]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	430a      	orrs	r2, r1
 800671a:	61da      	str	r2, [r3, #28]
 800671c:	e021      	b.n	8006762 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2b0c      	cmp	r3, #12
 8006722:	d11c      	bne.n	800675e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006734:	f000 fbbe 	bl	8006eb4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	69da      	ldr	r2, [r3, #28]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006746:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	69d9      	ldr	r1, [r3, #28]
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	021a      	lsls	r2, r3, #8
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	61da      	str	r2, [r3, #28]
 800675c:	e001      	b.n	8006762 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800676a:	7dfb      	ldrb	r3, [r7, #23]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3718      	adds	r7, #24
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800677e:	2300      	movs	r3, #0
 8006780:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006788:	2b01      	cmp	r3, #1
 800678a:	d101      	bne.n	8006790 <HAL_TIM_ConfigClockSource+0x1c>
 800678c:	2302      	movs	r3, #2
 800678e:	e0b4      	b.n	80068fa <HAL_TIM_ConfigClockSource+0x186>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2202      	movs	r2, #2
 800679c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80067ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68ba      	ldr	r2, [r7, #8]
 80067be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067c8:	d03e      	beq.n	8006848 <HAL_TIM_ConfigClockSource+0xd4>
 80067ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067ce:	f200 8087 	bhi.w	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
 80067d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067d6:	f000 8086 	beq.w	80068e6 <HAL_TIM_ConfigClockSource+0x172>
 80067da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067de:	d87f      	bhi.n	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
 80067e0:	2b70      	cmp	r3, #112	@ 0x70
 80067e2:	d01a      	beq.n	800681a <HAL_TIM_ConfigClockSource+0xa6>
 80067e4:	2b70      	cmp	r3, #112	@ 0x70
 80067e6:	d87b      	bhi.n	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
 80067e8:	2b60      	cmp	r3, #96	@ 0x60
 80067ea:	d050      	beq.n	800688e <HAL_TIM_ConfigClockSource+0x11a>
 80067ec:	2b60      	cmp	r3, #96	@ 0x60
 80067ee:	d877      	bhi.n	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
 80067f0:	2b50      	cmp	r3, #80	@ 0x50
 80067f2:	d03c      	beq.n	800686e <HAL_TIM_ConfigClockSource+0xfa>
 80067f4:	2b50      	cmp	r3, #80	@ 0x50
 80067f6:	d873      	bhi.n	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
 80067f8:	2b40      	cmp	r3, #64	@ 0x40
 80067fa:	d058      	beq.n	80068ae <HAL_TIM_ConfigClockSource+0x13a>
 80067fc:	2b40      	cmp	r3, #64	@ 0x40
 80067fe:	d86f      	bhi.n	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006800:	2b30      	cmp	r3, #48	@ 0x30
 8006802:	d064      	beq.n	80068ce <HAL_TIM_ConfigClockSource+0x15a>
 8006804:	2b30      	cmp	r3, #48	@ 0x30
 8006806:	d86b      	bhi.n	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006808:	2b20      	cmp	r3, #32
 800680a:	d060      	beq.n	80068ce <HAL_TIM_ConfigClockSource+0x15a>
 800680c:	2b20      	cmp	r3, #32
 800680e:	d867      	bhi.n	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
 8006810:	2b00      	cmp	r3, #0
 8006812:	d05c      	beq.n	80068ce <HAL_TIM_ConfigClockSource+0x15a>
 8006814:	2b10      	cmp	r3, #16
 8006816:	d05a      	beq.n	80068ce <HAL_TIM_ConfigClockSource+0x15a>
 8006818:	e062      	b.n	80068e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800682a:	f000 fb99 	bl	8006f60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800683c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68ba      	ldr	r2, [r7, #8]
 8006844:	609a      	str	r2, [r3, #8]
      break;
 8006846:	e04f      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006858:	f000 fb82 	bl	8006f60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	689a      	ldr	r2, [r3, #8]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800686a:	609a      	str	r2, [r3, #8]
      break;
 800686c:	e03c      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800687a:	461a      	mov	r2, r3
 800687c:	f000 fa46 	bl	8006d0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2150      	movs	r1, #80	@ 0x50
 8006886:	4618      	mov	r0, r3
 8006888:	f000 fb50 	bl	8006f2c <TIM_ITRx_SetConfig>
      break;
 800688c:	e02c      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800689a:	461a      	mov	r2, r3
 800689c:	f000 faa0 	bl	8006de0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2160      	movs	r1, #96	@ 0x60
 80068a6:	4618      	mov	r0, r3
 80068a8:	f000 fb40 	bl	8006f2c <TIM_ITRx_SetConfig>
      break;
 80068ac:	e01c      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ba:	461a      	mov	r2, r3
 80068bc:	f000 fa26 	bl	8006d0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2140      	movs	r1, #64	@ 0x40
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 fb30 	bl	8006f2c <TIM_ITRx_SetConfig>
      break;
 80068cc:	e00c      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4619      	mov	r1, r3
 80068d8:	4610      	mov	r0, r2
 80068da:	f000 fb27 	bl	8006f2c <TIM_ITRx_SetConfig>
      break;
 80068de:	e003      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	73fb      	strb	r3, [r7, #15]
      break;
 80068e4:	e000      	b.n	80068e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80068e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3710      	adds	r7, #16
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}

08006902 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006902:	b580      	push	{r7, lr}
 8006904:	b082      	sub	sp, #8
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
 800690a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006912:	2b01      	cmp	r3, #1
 8006914:	d101      	bne.n	800691a <HAL_TIM_SlaveConfigSynchro+0x18>
 8006916:	2302      	movs	r3, #2
 8006918:	e031      	b.n	800697e <HAL_TIM_SlaveConfigSynchro+0x7c>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2202      	movs	r2, #2
 8006926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800692a:	6839      	ldr	r1, [r7, #0]
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f901 	bl	8006b34 <TIM_SlaveTimer_SetConfig>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d009      	beq.n	800694c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e018      	b.n	800697e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68da      	ldr	r2, [r3, #12]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800695a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68da      	ldr	r2, [r3, #12]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800696a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3708      	adds	r7, #8
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
	...

08006988 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006988:	b480      	push	{r7}
 800698a:	b085      	sub	sp, #20
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006992:	2300      	movs	r3, #0
 8006994:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	2b0c      	cmp	r3, #12
 800699a:	d831      	bhi.n	8006a00 <HAL_TIM_ReadCapturedValue+0x78>
 800699c:	a201      	add	r2, pc, #4	@ (adr r2, 80069a4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800699e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a2:	bf00      	nop
 80069a4:	080069d9 	.word	0x080069d9
 80069a8:	08006a01 	.word	0x08006a01
 80069ac:	08006a01 	.word	0x08006a01
 80069b0:	08006a01 	.word	0x08006a01
 80069b4:	080069e3 	.word	0x080069e3
 80069b8:	08006a01 	.word	0x08006a01
 80069bc:	08006a01 	.word	0x08006a01
 80069c0:	08006a01 	.word	0x08006a01
 80069c4:	080069ed 	.word	0x080069ed
 80069c8:	08006a01 	.word	0x08006a01
 80069cc:	08006a01 	.word	0x08006a01
 80069d0:	08006a01 	.word	0x08006a01
 80069d4:	080069f7 	.word	0x080069f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069de:	60fb      	str	r3, [r7, #12]

      break;
 80069e0:	e00f      	b.n	8006a02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e8:	60fb      	str	r3, [r7, #12]

      break;
 80069ea:	e00a      	b.n	8006a02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069f2:	60fb      	str	r3, [r7, #12]

      break;
 80069f4:	e005      	b.n	8006a02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fc:	60fb      	str	r3, [r7, #12]

      break;
 80069fe:	e000      	b.n	8006a02 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006a00:	bf00      	nop
  }

  return tmpreg;
 8006a02:	68fb      	ldr	r3, [r7, #12]
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bc80      	pop	{r7}
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop

08006a10 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bc80      	pop	{r7}
 8006a20:	4770      	bx	lr

08006a22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bc80      	pop	{r7}
 8006a32:	4770      	bx	lr

08006a34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a3c:	bf00      	nop
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bc80      	pop	{r7}
 8006a44:	4770      	bx	lr

08006a46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b083      	sub	sp, #12
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a4e:	bf00      	nop
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr

08006a58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a2f      	ldr	r2, [pc, #188]	@ (8006b28 <TIM_Base_SetConfig+0xd0>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d00b      	beq.n	8006a88 <TIM_Base_SetConfig+0x30>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a76:	d007      	beq.n	8006a88 <TIM_Base_SetConfig+0x30>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a2c      	ldr	r2, [pc, #176]	@ (8006b2c <TIM_Base_SetConfig+0xd4>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d003      	beq.n	8006a88 <TIM_Base_SetConfig+0x30>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a2b      	ldr	r2, [pc, #172]	@ (8006b30 <TIM_Base_SetConfig+0xd8>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d108      	bne.n	8006a9a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a22      	ldr	r2, [pc, #136]	@ (8006b28 <TIM_Base_SetConfig+0xd0>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d00b      	beq.n	8006aba <TIM_Base_SetConfig+0x62>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aa8:	d007      	beq.n	8006aba <TIM_Base_SetConfig+0x62>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a1f      	ldr	r2, [pc, #124]	@ (8006b2c <TIM_Base_SetConfig+0xd4>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d003      	beq.n	8006aba <TIM_Base_SetConfig+0x62>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8006b30 <TIM_Base_SetConfig+0xd8>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d108      	bne.n	8006acc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	689a      	ldr	r2, [r3, #8]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a0d      	ldr	r2, [pc, #52]	@ (8006b28 <TIM_Base_SetConfig+0xd0>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d103      	bne.n	8006b00 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	691a      	ldr	r2, [r3, #16]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	691b      	ldr	r3, [r3, #16]
 8006b0a:	f003 0301 	and.w	r3, r3, #1
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d005      	beq.n	8006b1e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	f023 0201 	bic.w	r2, r3, #1
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	611a      	str	r2, [r3, #16]
  }
}
 8006b1e:	bf00      	nop
 8006b20:	3714      	adds	r7, #20
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bc80      	pop	{r7}
 8006b26:	4770      	bx	lr
 8006b28:	40012c00 	.word	0x40012c00
 8006b2c:	40000400 	.word	0x40000400
 8006b30:	40000800 	.word	0x40000800

08006b34 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b086      	sub	sp, #24
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b50:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	f023 0307 	bic.w	r3, r3, #7
 8006b62:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	693a      	ldr	r2, [r7, #16]
 8006b74:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	2b70      	cmp	r3, #112	@ 0x70
 8006b7c:	d01a      	beq.n	8006bb4 <TIM_SlaveTimer_SetConfig+0x80>
 8006b7e:	2b70      	cmp	r3, #112	@ 0x70
 8006b80:	d860      	bhi.n	8006c44 <TIM_SlaveTimer_SetConfig+0x110>
 8006b82:	2b60      	cmp	r3, #96	@ 0x60
 8006b84:	d054      	beq.n	8006c30 <TIM_SlaveTimer_SetConfig+0xfc>
 8006b86:	2b60      	cmp	r3, #96	@ 0x60
 8006b88:	d85c      	bhi.n	8006c44 <TIM_SlaveTimer_SetConfig+0x110>
 8006b8a:	2b50      	cmp	r3, #80	@ 0x50
 8006b8c:	d046      	beq.n	8006c1c <TIM_SlaveTimer_SetConfig+0xe8>
 8006b8e:	2b50      	cmp	r3, #80	@ 0x50
 8006b90:	d858      	bhi.n	8006c44 <TIM_SlaveTimer_SetConfig+0x110>
 8006b92:	2b40      	cmp	r3, #64	@ 0x40
 8006b94:	d019      	beq.n	8006bca <TIM_SlaveTimer_SetConfig+0x96>
 8006b96:	2b40      	cmp	r3, #64	@ 0x40
 8006b98:	d854      	bhi.n	8006c44 <TIM_SlaveTimer_SetConfig+0x110>
 8006b9a:	2b30      	cmp	r3, #48	@ 0x30
 8006b9c:	d055      	beq.n	8006c4a <TIM_SlaveTimer_SetConfig+0x116>
 8006b9e:	2b30      	cmp	r3, #48	@ 0x30
 8006ba0:	d850      	bhi.n	8006c44 <TIM_SlaveTimer_SetConfig+0x110>
 8006ba2:	2b20      	cmp	r3, #32
 8006ba4:	d051      	beq.n	8006c4a <TIM_SlaveTimer_SetConfig+0x116>
 8006ba6:	2b20      	cmp	r3, #32
 8006ba8:	d84c      	bhi.n	8006c44 <TIM_SlaveTimer_SetConfig+0x110>
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d04d      	beq.n	8006c4a <TIM_SlaveTimer_SetConfig+0x116>
 8006bae:	2b10      	cmp	r3, #16
 8006bb0:	d04b      	beq.n	8006c4a <TIM_SlaveTimer_SetConfig+0x116>
 8006bb2:	e047      	b.n	8006c44 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006bc4:	f000 f9cc 	bl	8006f60 <TIM_ETR_SetConfig>
      break;
 8006bc8:	e040      	b.n	8006c4c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2b05      	cmp	r3, #5
 8006bd0:	d101      	bne.n	8006bd6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e03b      	b.n	8006c4e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	6a1b      	ldr	r3, [r3, #32]
 8006bdc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	6a1a      	ldr	r2, [r3, #32]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f022 0201 	bic.w	r2, r2, #1
 8006bec:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	699b      	ldr	r3, [r3, #24]
 8006bf4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bfc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	011b      	lsls	r3, r3, #4
 8006c04:	68ba      	ldr	r2, [r7, #8]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68ba      	ldr	r2, [r7, #8]
 8006c10:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	621a      	str	r2, [r3, #32]
      break;
 8006c1a:	e017      	b.n	8006c4c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c28:	461a      	mov	r2, r3
 8006c2a:	f000 f86f 	bl	8006d0c <TIM_TI1_ConfigInputStage>
      break;
 8006c2e:	e00d      	b.n	8006c4c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	f000 f8cf 	bl	8006de0 <TIM_TI2_ConfigInputStage>
      break;
 8006c42:	e003      	b.n	8006c4c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	75fb      	strb	r3, [r7, #23]
      break;
 8006c48:	e000      	b.n	8006c4c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006c4a:	bf00      	nop
  }

  return status;
 8006c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3718      	adds	r7, #24
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
	...

08006c58 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b087      	sub	sp, #28
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
 8006c64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	f023 0201 	bic.w	r2, r3, #1
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	699b      	ldr	r3, [r3, #24]
 8006c7c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	4a1f      	ldr	r2, [pc, #124]	@ (8006d00 <TIM_TI1_SetConfig+0xa8>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d00b      	beq.n	8006c9e <TIM_TI1_SetConfig+0x46>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c8c:	d007      	beq.n	8006c9e <TIM_TI1_SetConfig+0x46>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4a1c      	ldr	r2, [pc, #112]	@ (8006d04 <TIM_TI1_SetConfig+0xac>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d003      	beq.n	8006c9e <TIM_TI1_SetConfig+0x46>
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	4a1b      	ldr	r2, [pc, #108]	@ (8006d08 <TIM_TI1_SetConfig+0xb0>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d101      	bne.n	8006ca2 <TIM_TI1_SetConfig+0x4a>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e000      	b.n	8006ca4 <TIM_TI1_SetConfig+0x4c>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d008      	beq.n	8006cba <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f023 0303 	bic.w	r3, r3, #3
 8006cae:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006cb0:	697a      	ldr	r2, [r7, #20]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	617b      	str	r3, [r7, #20]
 8006cb8:	e003      	b.n	8006cc2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f043 0301 	orr.w	r3, r3, #1
 8006cc0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006cc8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	011b      	lsls	r3, r3, #4
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	f023 030a 	bic.w	r3, r3, #10
 8006cdc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	f003 030a 	and.w	r3, r3, #10
 8006ce4:	693a      	ldr	r2, [r7, #16]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	697a      	ldr	r2, [r7, #20]
 8006cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	621a      	str	r2, [r3, #32]
}
 8006cf6:	bf00      	nop
 8006cf8:	371c      	adds	r7, #28
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bc80      	pop	{r7}
 8006cfe:	4770      	bx	lr
 8006d00:	40012c00 	.word	0x40012c00
 8006d04:	40000400 	.word	0x40000400
 8006d08:	40000800 	.word	0x40000800

08006d0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b087      	sub	sp, #28
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6a1b      	ldr	r3, [r3, #32]
 8006d1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6a1b      	ldr	r3, [r3, #32]
 8006d22:	f023 0201 	bic.w	r2, r3, #1
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	699b      	ldr	r3, [r3, #24]
 8006d2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	011b      	lsls	r3, r3, #4
 8006d3c:	693a      	ldr	r2, [r7, #16]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	f023 030a 	bic.w	r3, r3, #10
 8006d48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	693a      	ldr	r2, [r7, #16]
 8006d56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	697a      	ldr	r2, [r7, #20]
 8006d5c:	621a      	str	r2, [r3, #32]
}
 8006d5e:	bf00      	nop
 8006d60:	371c      	adds	r7, #28
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bc80      	pop	{r7}
 8006d66:	4770      	bx	lr

08006d68 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b087      	sub	sp, #28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	607a      	str	r2, [r7, #4]
 8006d74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6a1b      	ldr	r3, [r3, #32]
 8006d7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
 8006d80:	f023 0210 	bic.w	r2, r3, #16
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	021b      	lsls	r3, r3, #8
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006da6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	031b      	lsls	r3, r3, #12
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006dba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	011b      	lsls	r3, r3, #4
 8006dc0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006dc4:	697a      	ldr	r2, [r7, #20]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	621a      	str	r2, [r3, #32]
}
 8006dd6:	bf00      	nop
 8006dd8:	371c      	adds	r7, #28
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bc80      	pop	{r7}
 8006dde:	4770      	bx	lr

08006de0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b087      	sub	sp, #28
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6a1b      	ldr	r3, [r3, #32]
 8006df0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	f023 0210 	bic.w	r2, r3, #16
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	031b      	lsls	r3, r3, #12
 8006e10:	693a      	ldr	r2, [r7, #16]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e1c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	011b      	lsls	r3, r3, #4
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	693a      	ldr	r2, [r7, #16]
 8006e2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	621a      	str	r2, [r3, #32]
}
 8006e34:	bf00      	nop
 8006e36:	371c      	adds	r7, #28
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bc80      	pop	{r7}
 8006e3c:	4770      	bx	lr

08006e3e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b087      	sub	sp, #28
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	60f8      	str	r0, [r7, #12]
 8006e46:	60b9      	str	r1, [r7, #8]
 8006e48:	607a      	str	r2, [r7, #4]
 8006e4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	f023 0303 	bic.w	r3, r3, #3
 8006e6a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e7a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	011b      	lsls	r3, r3, #4
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	693a      	ldr	r2, [r7, #16]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e8e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	021b      	lsls	r3, r3, #8
 8006e94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e98:	697a      	ldr	r2, [r7, #20]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	621a      	str	r2, [r3, #32]
}
 8006eaa:	bf00      	nop
 8006eac:	371c      	adds	r7, #28
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bc80      	pop	{r7}
 8006eb2:	4770      	bx	lr

08006eb4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b087      	sub	sp, #28
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
 8006ec0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
 8006ec6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6a1b      	ldr	r3, [r3, #32]
 8006ecc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	69db      	ldr	r3, [r3, #28]
 8006ed8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ee0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	021b      	lsls	r3, r3, #8
 8006ee6:	693a      	ldr	r2, [r7, #16]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ef2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	031b      	lsls	r3, r3, #12
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	693a      	ldr	r2, [r7, #16]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f06:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	031b      	lsls	r3, r3, #12
 8006f0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f10:	697a      	ldr	r2, [r7, #20]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	693a      	ldr	r2, [r7, #16]
 8006f1a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	621a      	str	r2, [r3, #32]
}
 8006f22:	bf00      	nop
 8006f24:	371c      	adds	r7, #28
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bc80      	pop	{r7}
 8006f2a:	4770      	bx	lr

08006f2c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b085      	sub	sp, #20
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f42:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f44:	683a      	ldr	r2, [r7, #0]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	f043 0307 	orr.w	r3, r3, #7
 8006f4e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	609a      	str	r2, [r3, #8]
}
 8006f56:	bf00      	nop
 8006f58:	3714      	adds	r7, #20
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bc80      	pop	{r7}
 8006f5e:	4770      	bx	lr

08006f60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b087      	sub	sp, #28
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
 8006f6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	021a      	lsls	r2, r3, #8
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	431a      	orrs	r2, r3
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	697a      	ldr	r2, [r7, #20]
 8006f92:	609a      	str	r2, [r3, #8]
}
 8006f94:	bf00      	nop
 8006f96:	371c      	adds	r7, #28
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bc80      	pop	{r7}
 8006f9c:	4770      	bx	lr

08006f9e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b087      	sub	sp, #28
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	60f8      	str	r0, [r7, #12]
 8006fa6:	60b9      	str	r1, [r7, #8]
 8006fa8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f003 031f 	and.w	r3, r3, #31
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fb6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6a1a      	ldr	r2, [r3, #32]
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	43db      	mvns	r3, r3
 8006fc0:	401a      	ands	r2, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6a1a      	ldr	r2, [r3, #32]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	f003 031f 	and.w	r3, r3, #31
 8006fd0:	6879      	ldr	r1, [r7, #4]
 8006fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd6:	431a      	orrs	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	621a      	str	r2, [r3, #32]
}
 8006fdc:	bf00      	nop
 8006fde:	371c      	adds	r7, #28
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bc80      	pop	{r7}
 8006fe4:	4770      	bx	lr
	...

08006fe8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d101      	bne.n	8007000 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	e046      	b.n	800708e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007026:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68fa      	ldr	r2, [r7, #12]
 800702e:	4313      	orrs	r3, r2
 8007030:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a16      	ldr	r2, [pc, #88]	@ (8007098 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d00e      	beq.n	8007062 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800704c:	d009      	beq.n	8007062 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a12      	ldr	r2, [pc, #72]	@ (800709c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d004      	beq.n	8007062 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a10      	ldr	r2, [pc, #64]	@ (80070a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d10c      	bne.n	800707c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007068:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	68ba      	ldr	r2, [r7, #8]
 8007070:	4313      	orrs	r3, r2
 8007072:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	68ba      	ldr	r2, [r7, #8]
 800707a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800708c:	2300      	movs	r3, #0
}
 800708e:	4618      	mov	r0, r3
 8007090:	3714      	adds	r7, #20
 8007092:	46bd      	mov	sp, r7
 8007094:	bc80      	pop	{r7}
 8007096:	4770      	bx	lr
 8007098:	40012c00 	.word	0x40012c00
 800709c:	40000400 	.word	0x40000400
 80070a0:	40000800 	.word	0x40000800

080070a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bc80      	pop	{r7}
 80070b4:	4770      	bx	lr

080070b6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b083      	sub	sp, #12
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070be:	bf00      	nop
 80070c0:	370c      	adds	r7, #12
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bc80      	pop	{r7}
 80070c6:	4770      	bx	lr

080070c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e042      	b.n	8007160 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d106      	bne.n	80070f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f7fa f82c 	bl	800114c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2224      	movs	r2, #36	@ 0x24
 80070f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68da      	ldr	r2, [r3, #12]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800710a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 ff47 	bl	8007fa0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	691a      	ldr	r2, [r3, #16]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007120:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695a      	ldr	r2, [r3, #20]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007130:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68da      	ldr	r2, [r3, #12]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007140:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2220      	movs	r2, #32
 800714c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2220      	movs	r2, #32
 8007154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3708      	adds	r7, #8
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b08a      	sub	sp, #40	@ 0x28
 800716c:	af02      	add	r7, sp, #8
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	603b      	str	r3, [r7, #0]
 8007174:	4613      	mov	r3, r2
 8007176:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007178:	2300      	movs	r3, #0
 800717a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b20      	cmp	r3, #32
 8007186:	d175      	bne.n	8007274 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d002      	beq.n	8007194 <HAL_UART_Transmit+0x2c>
 800718e:	88fb      	ldrh	r3, [r7, #6]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d101      	bne.n	8007198 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e06e      	b.n	8007276 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2221      	movs	r2, #33	@ 0x21
 80071a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071a6:	f7fa fa37 	bl	8001618 <HAL_GetTick>
 80071aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	88fa      	ldrh	r2, [r7, #6]
 80071b0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	88fa      	ldrh	r2, [r7, #6]
 80071b6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071c0:	d108      	bne.n	80071d4 <HAL_UART_Transmit+0x6c>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d104      	bne.n	80071d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80071ca:	2300      	movs	r3, #0
 80071cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	61bb      	str	r3, [r7, #24]
 80071d2:	e003      	b.n	80071dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80071d8:	2300      	movs	r3, #0
 80071da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80071dc:	e02e      	b.n	800723c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2200      	movs	r2, #0
 80071e6:	2180      	movs	r1, #128	@ 0x80
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f000 fc23 	bl	8007a34 <UART_WaitOnFlagUntilTimeout>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d005      	beq.n	8007200 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2220      	movs	r2, #32
 80071f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e03a      	b.n	8007276 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10b      	bne.n	800721e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	881b      	ldrh	r3, [r3, #0]
 800720a:	461a      	mov	r2, r3
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007214:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	3302      	adds	r3, #2
 800721a:	61bb      	str	r3, [r7, #24]
 800721c:	e007      	b.n	800722e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	781a      	ldrb	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	3301      	adds	r3, #1
 800722c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007232:	b29b      	uxth	r3, r3
 8007234:	3b01      	subs	r3, #1
 8007236:	b29a      	uxth	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007240:	b29b      	uxth	r3, r3
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1cb      	bne.n	80071de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	9300      	str	r3, [sp, #0]
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	2200      	movs	r2, #0
 800724e:	2140      	movs	r1, #64	@ 0x40
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	f000 fbef 	bl	8007a34 <UART_WaitOnFlagUntilTimeout>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d005      	beq.n	8007268 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2220      	movs	r2, #32
 8007260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e006      	b.n	8007276 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2220      	movs	r2, #32
 800726c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007270:	2300      	movs	r3, #0
 8007272:	e000      	b.n	8007276 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007274:	2302      	movs	r3, #2
  }
}
 8007276:	4618      	mov	r0, r3
 8007278:	3720      	adds	r7, #32
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b084      	sub	sp, #16
 8007282:	af00      	add	r7, sp, #0
 8007284:	60f8      	str	r0, [r7, #12]
 8007286:	60b9      	str	r1, [r7, #8]
 8007288:	4613      	mov	r3, r2
 800728a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007292:	b2db      	uxtb	r3, r3
 8007294:	2b20      	cmp	r3, #32
 8007296:	d112      	bne.n	80072be <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d002      	beq.n	80072a4 <HAL_UART_Receive_DMA+0x26>
 800729e:	88fb      	ldrh	r3, [r7, #6]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d101      	bne.n	80072a8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e00b      	b.n	80072c0 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80072ae:	88fb      	ldrh	r3, [r7, #6]
 80072b0:	461a      	mov	r2, r3
 80072b2:	68b9      	ldr	r1, [r7, #8]
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f000 fc17 	bl	8007ae8 <UART_Start_Receive_DMA>
 80072ba:	4603      	mov	r3, r0
 80072bc:	e000      	b.n	80072c0 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80072be:	2302      	movs	r3, #2
  }
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3710      	adds	r7, #16
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b0ba      	sub	sp, #232	@ 0xe8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80072ee:	2300      	movs	r3, #0
 80072f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80072f4:	2300      	movs	r3, #0
 80072f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072fe:	f003 030f 	and.w	r3, r3, #15
 8007302:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007306:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800730a:	2b00      	cmp	r3, #0
 800730c:	d10f      	bne.n	800732e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800730e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007312:	f003 0320 	and.w	r3, r3, #32
 8007316:	2b00      	cmp	r3, #0
 8007318:	d009      	beq.n	800732e <HAL_UART_IRQHandler+0x66>
 800731a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800731e:	f003 0320 	and.w	r3, r3, #32
 8007322:	2b00      	cmp	r3, #0
 8007324:	d003      	beq.n	800732e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 fd7c 	bl	8007e24 <UART_Receive_IT>
      return;
 800732c:	e25b      	b.n	80077e6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800732e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007332:	2b00      	cmp	r3, #0
 8007334:	f000 80de 	beq.w	80074f4 <HAL_UART_IRQHandler+0x22c>
 8007338:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800733c:	f003 0301 	and.w	r3, r3, #1
 8007340:	2b00      	cmp	r3, #0
 8007342:	d106      	bne.n	8007352 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007348:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800734c:	2b00      	cmp	r3, #0
 800734e:	f000 80d1 	beq.w	80074f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007356:	f003 0301 	and.w	r3, r3, #1
 800735a:	2b00      	cmp	r3, #0
 800735c:	d00b      	beq.n	8007376 <HAL_UART_IRQHandler+0xae>
 800735e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007366:	2b00      	cmp	r3, #0
 8007368:	d005      	beq.n	8007376 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736e:	f043 0201 	orr.w	r2, r3, #1
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800737a:	f003 0304 	and.w	r3, r3, #4
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00b      	beq.n	800739a <HAL_UART_IRQHandler+0xd2>
 8007382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007386:	f003 0301 	and.w	r3, r3, #1
 800738a:	2b00      	cmp	r3, #0
 800738c:	d005      	beq.n	800739a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007392:	f043 0202 	orr.w	r2, r3, #2
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800739a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800739e:	f003 0302 	and.w	r3, r3, #2
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d00b      	beq.n	80073be <HAL_UART_IRQHandler+0xf6>
 80073a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073aa:	f003 0301 	and.w	r3, r3, #1
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d005      	beq.n	80073be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073b6:	f043 0204 	orr.w	r2, r3, #4
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80073be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073c2:	f003 0308 	and.w	r3, r3, #8
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d011      	beq.n	80073ee <HAL_UART_IRQHandler+0x126>
 80073ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ce:	f003 0320 	and.w	r3, r3, #32
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d105      	bne.n	80073e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80073d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073da:	f003 0301 	and.w	r3, r3, #1
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d005      	beq.n	80073ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073e6:	f043 0208 	orr.w	r2, r3, #8
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 81f2 	beq.w	80077dc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073fc:	f003 0320 	and.w	r3, r3, #32
 8007400:	2b00      	cmp	r3, #0
 8007402:	d008      	beq.n	8007416 <HAL_UART_IRQHandler+0x14e>
 8007404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007408:	f003 0320 	and.w	r3, r3, #32
 800740c:	2b00      	cmp	r3, #0
 800740e:	d002      	beq.n	8007416 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 fd07 	bl	8007e24 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	695b      	ldr	r3, [r3, #20]
 800741c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007420:	2b00      	cmp	r3, #0
 8007422:	bf14      	ite	ne
 8007424:	2301      	movne	r3, #1
 8007426:	2300      	moveq	r3, #0
 8007428:	b2db      	uxtb	r3, r3
 800742a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007432:	f003 0308 	and.w	r3, r3, #8
 8007436:	2b00      	cmp	r3, #0
 8007438:	d103      	bne.n	8007442 <HAL_UART_IRQHandler+0x17a>
 800743a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800743e:	2b00      	cmp	r3, #0
 8007440:	d04f      	beq.n	80074e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 fc11 	bl	8007c6a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007452:	2b00      	cmp	r3, #0
 8007454:	d041      	beq.n	80074da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	3314      	adds	r3, #20
 800745c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007460:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007464:	e853 3f00 	ldrex	r3, [r3]
 8007468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800746c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007470:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007474:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	3314      	adds	r3, #20
 800747e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007482:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007486:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800748e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007492:	e841 2300 	strex	r3, r2, [r1]
 8007496:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800749a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1d9      	bne.n	8007456 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d013      	beq.n	80074d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ae:	4a7e      	ldr	r2, [pc, #504]	@ (80076a8 <HAL_UART_IRQHandler+0x3e0>)
 80074b0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7fa fabc 	bl	8001a34 <HAL_DMA_Abort_IT>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d016      	beq.n	80074f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80074cc:	4610      	mov	r0, r2
 80074ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d0:	e00e      	b.n	80074f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 f99c 	bl	8007810 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d8:	e00a      	b.n	80074f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 f998 	bl	8007810 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e0:	e006      	b.n	80074f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f994 	bl	8007810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80074ee:	e175      	b.n	80077dc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f0:	bf00      	nop
    return;
 80074f2:	e173      	b.n	80077dc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	f040 814f 	bne.w	800779c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007502:	f003 0310 	and.w	r3, r3, #16
 8007506:	2b00      	cmp	r3, #0
 8007508:	f000 8148 	beq.w	800779c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800750c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007510:	f003 0310 	and.w	r3, r3, #16
 8007514:	2b00      	cmp	r3, #0
 8007516:	f000 8141 	beq.w	800779c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800751a:	2300      	movs	r3, #0
 800751c:	60bb      	str	r3, [r7, #8]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	60bb      	str	r3, [r7, #8]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	60bb      	str	r3, [r7, #8]
 800752e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	695b      	ldr	r3, [r3, #20]
 8007536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800753a:	2b00      	cmp	r3, #0
 800753c:	f000 80b6 	beq.w	80076ac <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800754c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007550:	2b00      	cmp	r3, #0
 8007552:	f000 8145 	beq.w	80077e0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800755a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800755e:	429a      	cmp	r2, r3
 8007560:	f080 813e 	bcs.w	80077e0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800756a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	2b20      	cmp	r3, #32
 8007574:	f000 8088 	beq.w	8007688 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	330c      	adds	r3, #12
 800757e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007582:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007586:	e853 3f00 	ldrex	r3, [r3]
 800758a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800758e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007592:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007596:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	330c      	adds	r3, #12
 80075a0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80075a4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80075a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ac:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80075b0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80075b4:	e841 2300 	strex	r3, r2, [r1]
 80075b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80075bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1d9      	bne.n	8007578 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	3314      	adds	r3, #20
 80075ca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075ce:	e853 3f00 	ldrex	r3, [r3]
 80075d2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80075d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075d6:	f023 0301 	bic.w	r3, r3, #1
 80075da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3314      	adds	r3, #20
 80075e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075e8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075f4:	e841 2300 	strex	r3, r2, [r1]
 80075f8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d1e1      	bne.n	80075c4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	3314      	adds	r3, #20
 8007606:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007612:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007616:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	3314      	adds	r3, #20
 8007620:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007624:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007626:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007628:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800762a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800762c:	e841 2300 	strex	r3, r2, [r1]
 8007630:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007632:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1e3      	bne.n	8007600 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2220      	movs	r2, #32
 800763c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	330c      	adds	r3, #12
 800764c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007658:	f023 0310 	bic.w	r3, r3, #16
 800765c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	330c      	adds	r3, #12
 8007666:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800766a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800766c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007670:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007672:	e841 2300 	strex	r3, r2, [r1]
 8007676:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1e3      	bne.n	8007646 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007682:	4618      	mov	r0, r3
 8007684:	f7fa f99a 	bl	80019bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2202      	movs	r2, #2
 800768c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007696:	b29b      	uxth	r3, r3
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	b29b      	uxth	r3, r3
 800769c:	4619      	mov	r1, r3
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 f8bf 	bl	8007822 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80076a4:	e09c      	b.n	80077e0 <HAL_UART_IRQHandler+0x518>
 80076a6:	bf00      	nop
 80076a8:	08007d2f 	.word	0x08007d2f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	f000 808e 	beq.w	80077e4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80076c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f000 8089 	beq.w	80077e4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	330c      	adds	r3, #12
 80076d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076dc:	e853 3f00 	ldrex	r3, [r3]
 80076e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	330c      	adds	r3, #12
 80076f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80076f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80076f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1e3      	bne.n	80076d2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	3314      	adds	r3, #20
 8007710:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007714:	e853 3f00 	ldrex	r3, [r3]
 8007718:	623b      	str	r3, [r7, #32]
   return(result);
 800771a:	6a3b      	ldr	r3, [r7, #32]
 800771c:	f023 0301 	bic.w	r3, r3, #1
 8007720:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3314      	adds	r3, #20
 800772a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800772e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007730:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007732:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800773c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e3      	bne.n	800770a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2220      	movs	r2, #32
 8007746:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	330c      	adds	r3, #12
 8007756:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f023 0310 	bic.w	r3, r3, #16
 8007766:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	330c      	adds	r3, #12
 8007770:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007774:	61fa      	str	r2, [r7, #28]
 8007776:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007778:	69b9      	ldr	r1, [r7, #24]
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	e841 2300 	strex	r3, r2, [r1]
 8007780:	617b      	str	r3, [r7, #20]
   return(result);
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e3      	bne.n	8007750 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2202      	movs	r2, #2
 800778c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800778e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007792:	4619      	mov	r1, r3
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 f844 	bl	8007822 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800779a:	e023      	b.n	80077e4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800779c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d009      	beq.n	80077bc <HAL_UART_IRQHandler+0x4f4>
 80077a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d003      	beq.n	80077bc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f000 face 	bl	8007d56 <UART_Transmit_IT>
    return;
 80077ba:	e014      	b.n	80077e6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80077bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d00e      	beq.n	80077e6 <HAL_UART_IRQHandler+0x51e>
 80077c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d008      	beq.n	80077e6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 fb0d 	bl	8007df4 <UART_EndTransmit_IT>
    return;
 80077da:	e004      	b.n	80077e6 <HAL_UART_IRQHandler+0x51e>
    return;
 80077dc:	bf00      	nop
 80077de:	e002      	b.n	80077e6 <HAL_UART_IRQHandler+0x51e>
      return;
 80077e0:	bf00      	nop
 80077e2:	e000      	b.n	80077e6 <HAL_UART_IRQHandler+0x51e>
      return;
 80077e4:	bf00      	nop
  }
}
 80077e6:	37e8      	adds	r7, #232	@ 0xe8
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bc80      	pop	{r7}
 80077fc:	4770      	bx	lr

080077fe <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077fe:	b480      	push	{r7}
 8007800:	b083      	sub	sp, #12
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007806:	bf00      	nop
 8007808:	370c      	adds	r7, #12
 800780a:	46bd      	mov	sp, r7
 800780c:	bc80      	pop	{r7}
 800780e:	4770      	bx	lr

08007810 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007818:	bf00      	nop
 800781a:	370c      	adds	r7, #12
 800781c:	46bd      	mov	sp, r7
 800781e:	bc80      	pop	{r7}
 8007820:	4770      	bx	lr

08007822 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007822:	b480      	push	{r7}
 8007824:	b083      	sub	sp, #12
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
 800782a:	460b      	mov	r3, r1
 800782c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800782e:	bf00      	nop
 8007830:	370c      	adds	r7, #12
 8007832:	46bd      	mov	sp, r7
 8007834:	bc80      	pop	{r7}
 8007836:	4770      	bx	lr

08007838 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b09c      	sub	sp, #112	@ 0x70
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007844:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 0320 	and.w	r3, r3, #32
 8007850:	2b00      	cmp	r3, #0
 8007852:	d172      	bne.n	800793a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007854:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007856:	2200      	movs	r2, #0
 8007858:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800785a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	330c      	adds	r3, #12
 8007860:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007862:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007864:	e853 3f00 	ldrex	r3, [r3]
 8007868:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800786a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800786c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007870:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	330c      	adds	r3, #12
 8007878:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800787a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800787c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007880:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007882:	e841 2300 	strex	r3, r2, [r1]
 8007886:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007888:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1e5      	bne.n	800785a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800788e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3314      	adds	r3, #20
 8007894:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007898:	e853 3f00 	ldrex	r3, [r3]
 800789c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800789e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078a0:	f023 0301 	bic.w	r3, r3, #1
 80078a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80078a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	3314      	adds	r3, #20
 80078ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80078ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80078b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80078b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1e5      	bne.n	800788e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	3314      	adds	r3, #20
 80078c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	623b      	str	r3, [r7, #32]
   return(result);
 80078d2:	6a3b      	ldr	r3, [r7, #32]
 80078d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80078da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	3314      	adds	r3, #20
 80078e0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80078e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80078e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078ea:	e841 2300 	strex	r3, r2, [r1]
 80078ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1e5      	bne.n	80078c2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80078f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078f8:	2220      	movs	r2, #32
 80078fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007902:	2b01      	cmp	r3, #1
 8007904:	d119      	bne.n	800793a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007906:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	330c      	adds	r3, #12
 800790c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	e853 3f00 	ldrex	r3, [r3]
 8007914:	60fb      	str	r3, [r7, #12]
   return(result);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f023 0310 	bic.w	r3, r3, #16
 800791c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800791e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	330c      	adds	r3, #12
 8007924:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007926:	61fa      	str	r2, [r7, #28]
 8007928:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792a:	69b9      	ldr	r1, [r7, #24]
 800792c:	69fa      	ldr	r2, [r7, #28]
 800792e:	e841 2300 	strex	r3, r2, [r1]
 8007932:	617b      	str	r3, [r7, #20]
   return(result);
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1e5      	bne.n	8007906 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800793a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800793c:	2200      	movs	r2, #0
 800793e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007940:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007944:	2b01      	cmp	r3, #1
 8007946:	d106      	bne.n	8007956 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007948:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800794a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800794c:	4619      	mov	r1, r3
 800794e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007950:	f7ff ff67 	bl	8007822 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007954:	e002      	b.n	800795c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007956:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007958:	f7f8 ffce 	bl	80008f8 <HAL_UART_RxCpltCallback>
}
 800795c:	bf00      	nop
 800795e:	3770      	adds	r7, #112	@ 0x70
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007970:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2201      	movs	r2, #1
 8007976:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800797c:	2b01      	cmp	r3, #1
 800797e:	d108      	bne.n	8007992 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007984:	085b      	lsrs	r3, r3, #1
 8007986:	b29b      	uxth	r3, r3
 8007988:	4619      	mov	r1, r3
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	f7ff ff49 	bl	8007822 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007990:	e002      	b.n	8007998 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f7ff ff33 	bl	80077fe <HAL_UART_RxHalfCpltCallback>
}
 8007998:	bf00      	nop
 800799a:	3710      	adds	r7, #16
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80079a8:	2300      	movs	r3, #0
 80079aa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	695b      	ldr	r3, [r3, #20]
 80079b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079bc:	2b00      	cmp	r3, #0
 80079be:	bf14      	ite	ne
 80079c0:	2301      	movne	r3, #1
 80079c2:	2300      	moveq	r3, #0
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	2b21      	cmp	r3, #33	@ 0x21
 80079d2:	d108      	bne.n	80079e6 <UART_DMAError+0x46>
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d005      	beq.n	80079e6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	2200      	movs	r2, #0
 80079de:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80079e0:	68b8      	ldr	r0, [r7, #8]
 80079e2:	f000 f91b 	bl	8007c1c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	695b      	ldr	r3, [r3, #20]
 80079ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	bf14      	ite	ne
 80079f4:	2301      	movne	r3, #1
 80079f6:	2300      	moveq	r3, #0
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b22      	cmp	r3, #34	@ 0x22
 8007a06:	d108      	bne.n	8007a1a <UART_DMAError+0x7a>
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d005      	beq.n	8007a1a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	2200      	movs	r2, #0
 8007a12:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007a14:	68b8      	ldr	r0, [r7, #8]
 8007a16:	f000 f928 	bl	8007c6a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a1e:	f043 0210 	orr.w	r2, r3, #16
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a26:	68b8      	ldr	r0, [r7, #8]
 8007a28:	f7ff fef2 	bl	8007810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a2c:	bf00      	nop
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b086      	sub	sp, #24
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	4613      	mov	r3, r2
 8007a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a44:	e03b      	b.n	8007abe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4c:	d037      	beq.n	8007abe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a4e:	f7f9 fde3 	bl	8001618 <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	6a3a      	ldr	r2, [r7, #32]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d302      	bcc.n	8007a64 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a5e:	6a3b      	ldr	r3, [r7, #32]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d101      	bne.n	8007a68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e03a      	b.n	8007ade <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	f003 0304 	and.w	r3, r3, #4
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d023      	beq.n	8007abe <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	2b80      	cmp	r3, #128	@ 0x80
 8007a7a:	d020      	beq.n	8007abe <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	2b40      	cmp	r3, #64	@ 0x40
 8007a80:	d01d      	beq.n	8007abe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f003 0308 	and.w	r3, r3, #8
 8007a8c:	2b08      	cmp	r3, #8
 8007a8e:	d116      	bne.n	8007abe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007a90:	2300      	movs	r3, #0
 8007a92:	617b      	str	r3, [r7, #20]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	617b      	str	r3, [r7, #20]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	617b      	str	r3, [r7, #20]
 8007aa4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007aa6:	68f8      	ldr	r0, [r7, #12]
 8007aa8:	f000 f8df 	bl	8007c6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2208      	movs	r2, #8
 8007ab0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e00f      	b.n	8007ade <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	68ba      	ldr	r2, [r7, #8]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	bf0c      	ite	eq
 8007ace:	2301      	moveq	r3, #1
 8007ad0:	2300      	movne	r3, #0
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	79fb      	ldrb	r3, [r7, #7]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d0b4      	beq.n	8007a46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3718      	adds	r7, #24
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
	...

08007ae8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b098      	sub	sp, #96	@ 0x60
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	4613      	mov	r3, r2
 8007af4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007af6:	68ba      	ldr	r2, [r7, #8]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	88fa      	ldrh	r2, [r7, #6]
 8007b00:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2222      	movs	r2, #34	@ 0x22
 8007b0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b14:	4a3e      	ldr	r2, [pc, #248]	@ (8007c10 <UART_Start_Receive_DMA+0x128>)
 8007b16:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b1c:	4a3d      	ldr	r2, [pc, #244]	@ (8007c14 <UART_Start_Receive_DMA+0x12c>)
 8007b1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b24:	4a3c      	ldr	r2, [pc, #240]	@ (8007c18 <UART_Start_Receive_DMA+0x130>)
 8007b26:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007b30:	f107 0308 	add.w	r3, r7, #8
 8007b34:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	3304      	adds	r3, #4
 8007b40:	4619      	mov	r1, r3
 8007b42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	88fb      	ldrh	r3, [r7, #6]
 8007b48:	f7f9 fed8 	bl	80018fc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	613b      	str	r3, [r7, #16]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	613b      	str	r3, [r7, #16]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	613b      	str	r3, [r7, #16]
 8007b60:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d019      	beq.n	8007b9e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	330c      	adds	r3, #12
 8007b70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	330c      	adds	r3, #12
 8007b88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b8a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007b90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b92:	e841 2300 	strex	r3, r2, [r1]
 8007b96:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1e5      	bne.n	8007b6a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3314      	adds	r3, #20
 8007ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ba8:	e853 3f00 	ldrex	r3, [r3]
 8007bac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb0:	f043 0301 	orr.w	r3, r3, #1
 8007bb4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3314      	adds	r3, #20
 8007bbc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007bbe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007bc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007bc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007bc6:	e841 2300 	strex	r3, r2, [r1]
 8007bca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1e5      	bne.n	8007b9e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	3314      	adds	r3, #20
 8007bd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	e853 3f00 	ldrex	r3, [r3]
 8007be0:	617b      	str	r3, [r7, #20]
   return(result);
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007be8:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	3314      	adds	r3, #20
 8007bf0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007bf2:	627a      	str	r2, [r7, #36]	@ 0x24
 8007bf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf6:	6a39      	ldr	r1, [r7, #32]
 8007bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bfa:	e841 2300 	strex	r3, r2, [r1]
 8007bfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c00:	69fb      	ldr	r3, [r7, #28]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1e5      	bne.n	8007bd2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3760      	adds	r7, #96	@ 0x60
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	08007839 	.word	0x08007839
 8007c14:	08007965 	.word	0x08007965
 8007c18:	080079a1 	.word	0x080079a1

08007c1c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b089      	sub	sp, #36	@ 0x24
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	330c      	adds	r3, #12
 8007c2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	e853 3f00 	ldrex	r3, [r3]
 8007c32:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007c3a:	61fb      	str	r3, [r7, #28]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	330c      	adds	r3, #12
 8007c42:	69fa      	ldr	r2, [r7, #28]
 8007c44:	61ba      	str	r2, [r7, #24]
 8007c46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c48:	6979      	ldr	r1, [r7, #20]
 8007c4a:	69ba      	ldr	r2, [r7, #24]
 8007c4c:	e841 2300 	strex	r3, r2, [r1]
 8007c50:	613b      	str	r3, [r7, #16]
   return(result);
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1e5      	bne.n	8007c24 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2220      	movs	r2, #32
 8007c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007c60:	bf00      	nop
 8007c62:	3724      	adds	r7, #36	@ 0x24
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bc80      	pop	{r7}
 8007c68:	4770      	bx	lr

08007c6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b095      	sub	sp, #84	@ 0x54
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	330c      	adds	r3, #12
 8007c78:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c7c:	e853 3f00 	ldrex	r3, [r3]
 8007c80:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	330c      	adds	r3, #12
 8007c90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c92:	643a      	str	r2, [r7, #64]	@ 0x40
 8007c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c96:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c9a:	e841 2300 	strex	r3, r2, [r1]
 8007c9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d1e5      	bne.n	8007c72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	3314      	adds	r3, #20
 8007cac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cae:	6a3b      	ldr	r3, [r7, #32]
 8007cb0:	e853 3f00 	ldrex	r3, [r3]
 8007cb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	f023 0301 	bic.w	r3, r3, #1
 8007cbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	3314      	adds	r3, #20
 8007cc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ccc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cce:	e841 2300 	strex	r3, r2, [r1]
 8007cd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d1e5      	bne.n	8007ca6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d119      	bne.n	8007d16 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	330c      	adds	r3, #12
 8007ce8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	e853 3f00 	ldrex	r3, [r3]
 8007cf0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	f023 0310 	bic.w	r3, r3, #16
 8007cf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	330c      	adds	r3, #12
 8007d00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d02:	61ba      	str	r2, [r7, #24]
 8007d04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d06:	6979      	ldr	r1, [r7, #20]
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	e841 2300 	strex	r3, r2, [r1]
 8007d0e:	613b      	str	r3, [r7, #16]
   return(result);
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1e5      	bne.n	8007ce2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007d24:	bf00      	nop
 8007d26:	3754      	adds	r7, #84	@ 0x54
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bc80      	pop	{r7}
 8007d2c:	4770      	bx	lr

08007d2e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d2e:	b580      	push	{r7, lr}
 8007d30:	b084      	sub	sp, #16
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f7ff fd61 	bl	8007810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d4e:	bf00      	nop
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b085      	sub	sp, #20
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b21      	cmp	r3, #33	@ 0x21
 8007d68:	d13e      	bne.n	8007de8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d72:	d114      	bne.n	8007d9e <UART_Transmit_IT+0x48>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	691b      	ldr	r3, [r3, #16]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d110      	bne.n	8007d9e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a1b      	ldr	r3, [r3, #32]
 8007d80:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	881b      	ldrh	r3, [r3, #0]
 8007d86:	461a      	mov	r2, r3
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d90:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	1c9a      	adds	r2, r3, #2
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	621a      	str	r2, [r3, #32]
 8007d9c:	e008      	b.n	8007db0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	1c59      	adds	r1, r3, #1
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	6211      	str	r1, [r2, #32]
 8007da8:	781a      	ldrb	r2, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	3b01      	subs	r3, #1
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d10f      	bne.n	8007de4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	68da      	ldr	r2, [r3, #12]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007dd2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68da      	ldr	r2, [r3, #12]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007de2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007de4:	2300      	movs	r3, #0
 8007de6:	e000      	b.n	8007dea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007de8:	2302      	movs	r3, #2
  }
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3714      	adds	r7, #20
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bc80      	pop	{r7}
 8007df2:	4770      	bx	lr

08007df4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b082      	sub	sp, #8
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68da      	ldr	r2, [r3, #12]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e0a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2220      	movs	r2, #32
 8007e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f7ff fce9 	bl	80077ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007e1a:	2300      	movs	r3, #0
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3708      	adds	r7, #8
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b08c      	sub	sp, #48	@ 0x30
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	2b22      	cmp	r3, #34	@ 0x22
 8007e36:	f040 80ae 	bne.w	8007f96 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e42:	d117      	bne.n	8007e74 <UART_Receive_IT+0x50>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	691b      	ldr	r3, [r3, #16]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d113      	bne.n	8007e74 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e54:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e66:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e6c:	1c9a      	adds	r2, r3, #2
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	629a      	str	r2, [r3, #40]	@ 0x28
 8007e72:	e026      	b.n	8007ec2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e86:	d007      	beq.n	8007e98 <UART_Receive_IT+0x74>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10a      	bne.n	8007ea6 <UART_Receive_IT+0x82>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d106      	bne.n	8007ea6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	b2da      	uxtb	r2, r3
 8007ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ea2:	701a      	strb	r2, [r3, #0]
 8007ea4:	e008      	b.n	8007eb8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007eb2:	b2da      	uxtb	r2, r3
 8007eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eb6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ebc:	1c5a      	adds	r2, r3, #1
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	4619      	mov	r1, r3
 8007ed0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d15d      	bne.n	8007f92 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68da      	ldr	r2, [r3, #12]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f022 0220 	bic.w	r2, r2, #32
 8007ee4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68da      	ldr	r2, [r3, #12]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ef4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	695a      	ldr	r2, [r3, #20]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f022 0201 	bic.w	r2, r2, #1
 8007f04:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2220      	movs	r2, #32
 8007f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d135      	bne.n	8007f88 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	330c      	adds	r3, #12
 8007f28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	e853 3f00 	ldrex	r3, [r3]
 8007f30:	613b      	str	r3, [r7, #16]
   return(result);
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	f023 0310 	bic.w	r3, r3, #16
 8007f38:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	330c      	adds	r3, #12
 8007f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f42:	623a      	str	r2, [r7, #32]
 8007f44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f46:	69f9      	ldr	r1, [r7, #28]
 8007f48:	6a3a      	ldr	r2, [r7, #32]
 8007f4a:	e841 2300 	strex	r3, r2, [r1]
 8007f4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d1e5      	bne.n	8007f22 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f003 0310 	and.w	r3, r3, #16
 8007f60:	2b10      	cmp	r3, #16
 8007f62:	d10a      	bne.n	8007f7a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f64:	2300      	movs	r3, #0
 8007f66:	60fb      	str	r3, [r7, #12]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	60fb      	str	r3, [r7, #12]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	60fb      	str	r3, [r7, #12]
 8007f78:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f7e:	4619      	mov	r1, r3
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f7ff fc4e 	bl	8007822 <HAL_UARTEx_RxEventCallback>
 8007f86:	e002      	b.n	8007f8e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f7f8 fcb5 	bl	80008f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	e002      	b.n	8007f98 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007f92:	2300      	movs	r3, #0
 8007f94:	e000      	b.n	8007f98 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007f96:	2302      	movs	r3, #2
  }
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3730      	adds	r7, #48	@ 0x30
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	691b      	ldr	r3, [r3, #16]
 8007fae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	68da      	ldr	r2, [r3, #12]
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	430a      	orrs	r2, r1
 8007fbc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	689a      	ldr	r2, [r3, #8]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	695b      	ldr	r3, [r3, #20]
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007fda:	f023 030c 	bic.w	r3, r3, #12
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	6812      	ldr	r2, [r2, #0]
 8007fe2:	68b9      	ldr	r1, [r7, #8]
 8007fe4:	430b      	orrs	r3, r1
 8007fe6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	695b      	ldr	r3, [r3, #20]
 8007fee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	699a      	ldr	r2, [r3, #24]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a2c      	ldr	r2, [pc, #176]	@ (80080b4 <UART_SetConfig+0x114>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d103      	bne.n	8008010 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008008:	f7fd f9ce 	bl	80053a8 <HAL_RCC_GetPCLK2Freq>
 800800c:	60f8      	str	r0, [r7, #12]
 800800e:	e002      	b.n	8008016 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008010:	f7fd f9b6 	bl	8005380 <HAL_RCC_GetPCLK1Freq>
 8008014:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008016:	68fa      	ldr	r2, [r7, #12]
 8008018:	4613      	mov	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	4413      	add	r3, r2
 800801e:	009a      	lsls	r2, r3, #2
 8008020:	441a      	add	r2, r3
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	fbb2 f3f3 	udiv	r3, r2, r3
 800802c:	4a22      	ldr	r2, [pc, #136]	@ (80080b8 <UART_SetConfig+0x118>)
 800802e:	fba2 2303 	umull	r2, r3, r2, r3
 8008032:	095b      	lsrs	r3, r3, #5
 8008034:	0119      	lsls	r1, r3, #4
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	4613      	mov	r3, r2
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	009a      	lsls	r2, r3, #2
 8008040:	441a      	add	r2, r3
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	fbb2 f2f3 	udiv	r2, r2, r3
 800804c:	4b1a      	ldr	r3, [pc, #104]	@ (80080b8 <UART_SetConfig+0x118>)
 800804e:	fba3 0302 	umull	r0, r3, r3, r2
 8008052:	095b      	lsrs	r3, r3, #5
 8008054:	2064      	movs	r0, #100	@ 0x64
 8008056:	fb00 f303 	mul.w	r3, r0, r3
 800805a:	1ad3      	subs	r3, r2, r3
 800805c:	011b      	lsls	r3, r3, #4
 800805e:	3332      	adds	r3, #50	@ 0x32
 8008060:	4a15      	ldr	r2, [pc, #84]	@ (80080b8 <UART_SetConfig+0x118>)
 8008062:	fba2 2303 	umull	r2, r3, r2, r3
 8008066:	095b      	lsrs	r3, r3, #5
 8008068:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800806c:	4419      	add	r1, r3
 800806e:	68fa      	ldr	r2, [r7, #12]
 8008070:	4613      	mov	r3, r2
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	4413      	add	r3, r2
 8008076:	009a      	lsls	r2, r3, #2
 8008078:	441a      	add	r2, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	fbb2 f2f3 	udiv	r2, r2, r3
 8008084:	4b0c      	ldr	r3, [pc, #48]	@ (80080b8 <UART_SetConfig+0x118>)
 8008086:	fba3 0302 	umull	r0, r3, r3, r2
 800808a:	095b      	lsrs	r3, r3, #5
 800808c:	2064      	movs	r0, #100	@ 0x64
 800808e:	fb00 f303 	mul.w	r3, r0, r3
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	011b      	lsls	r3, r3, #4
 8008096:	3332      	adds	r3, #50	@ 0x32
 8008098:	4a07      	ldr	r2, [pc, #28]	@ (80080b8 <UART_SetConfig+0x118>)
 800809a:	fba2 2303 	umull	r2, r3, r2, r3
 800809e:	095b      	lsrs	r3, r3, #5
 80080a0:	f003 020f 	and.w	r2, r3, #15
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	440a      	add	r2, r1
 80080aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80080ac:	bf00      	nop
 80080ae:	3710      	adds	r7, #16
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	40013800 	.word	0x40013800
 80080b8:	51eb851f 	.word	0x51eb851f

080080bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80080bc:	b480      	push	{r7}
 80080be:	b085      	sub	sp, #20
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	4603      	mov	r3, r0
 80080c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80080c6:	2300      	movs	r3, #0
 80080c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80080ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80080ce:	2b84      	cmp	r3, #132	@ 0x84
 80080d0:	d005      	beq.n	80080de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80080d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	4413      	add	r3, r2
 80080da:	3303      	adds	r3, #3
 80080dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80080de:	68fb      	ldr	r3, [r7, #12]
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3714      	adds	r7, #20
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bc80      	pop	{r7}
 80080e8:	4770      	bx	lr

080080ea <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80080ee:	f000 fb63 	bl	80087b8 <vTaskStartScheduler>
  
  return osOK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80080f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080fa:	b089      	sub	sp, #36	@ 0x24
 80080fc:	af04      	add	r7, sp, #16
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	695b      	ldr	r3, [r3, #20]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d020      	beq.n	800814c <osThreadCreate+0x54>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d01c      	beq.n	800814c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	685c      	ldr	r4, [r3, #4]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	691e      	ldr	r6, [r3, #16]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008124:	4618      	mov	r0, r3
 8008126:	f7ff ffc9 	bl	80080bc <makeFreeRtosPriority>
 800812a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	695b      	ldr	r3, [r3, #20]
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008134:	9202      	str	r2, [sp, #8]
 8008136:	9301      	str	r3, [sp, #4]
 8008138:	9100      	str	r1, [sp, #0]
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	4632      	mov	r2, r6
 800813e:	4629      	mov	r1, r5
 8008140:	4620      	mov	r0, r4
 8008142:	f000 f8d4 	bl	80082ee <xTaskCreateStatic>
 8008146:	4603      	mov	r3, r0
 8008148:	60fb      	str	r3, [r7, #12]
 800814a:	e01c      	b.n	8008186 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	685c      	ldr	r4, [r3, #4]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008158:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008160:	4618      	mov	r0, r3
 8008162:	f7ff ffab 	bl	80080bc <makeFreeRtosPriority>
 8008166:	4602      	mov	r2, r0
 8008168:	f107 030c 	add.w	r3, r7, #12
 800816c:	9301      	str	r3, [sp, #4]
 800816e:	9200      	str	r2, [sp, #0]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	4632      	mov	r2, r6
 8008174:	4629      	mov	r1, r5
 8008176:	4620      	mov	r0, r4
 8008178:	f000 f919 	bl	80083ae <xTaskCreate>
 800817c:	4603      	mov	r3, r0
 800817e:	2b01      	cmp	r3, #1
 8008180:	d001      	beq.n	8008186 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008182:	2300      	movs	r3, #0
 8008184:	e000      	b.n	8008188 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008186:	68fb      	ldr	r3, [r7, #12]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3714      	adds	r7, #20
 800818c:	46bd      	mov	sp, r7
 800818e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008190 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008190:	b480      	push	{r7}
 8008192:	b083      	sub	sp, #12
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f103 0208 	add.w	r2, r3, #8
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f04f 32ff 	mov.w	r2, #4294967295
 80081a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f103 0208 	add.w	r2, r3, #8
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f103 0208 	add.w	r2, r3, #8
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80081c4:	bf00      	nop
 80081c6:	370c      	adds	r7, #12
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bc80      	pop	{r7}
 80081cc:	4770      	bx	lr

080081ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80081ce:	b480      	push	{r7}
 80081d0:	b083      	sub	sp, #12
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80081dc:	bf00      	nop
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bc80      	pop	{r7}
 80081e4:	4770      	bx	lr

080081e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80081e6:	b480      	push	{r7}
 80081e8:	b085      	sub	sp, #20
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	6078      	str	r0, [r7, #4]
 80081ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	689a      	ldr	r2, [r3, #8]
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	683a      	ldr	r2, [r7, #0]
 800820a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	1c5a      	adds	r2, r3, #1
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	601a      	str	r2, [r3, #0]
}
 8008222:	bf00      	nop
 8008224:	3714      	adds	r7, #20
 8008226:	46bd      	mov	sp, r7
 8008228:	bc80      	pop	{r7}
 800822a:	4770      	bx	lr

0800822c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008242:	d103      	bne.n	800824c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	691b      	ldr	r3, [r3, #16]
 8008248:	60fb      	str	r3, [r7, #12]
 800824a:	e00c      	b.n	8008266 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	3308      	adds	r3, #8
 8008250:	60fb      	str	r3, [r7, #12]
 8008252:	e002      	b.n	800825a <vListInsert+0x2e>
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	60fb      	str	r3, [r7, #12]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	429a      	cmp	r2, r3
 8008264:	d2f6      	bcs.n	8008254 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	685a      	ldr	r2, [r3, #4]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	683a      	ldr	r2, [r7, #0]
 8008274:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	68fa      	ldr	r2, [r7, #12]
 800827a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	683a      	ldr	r2, [r7, #0]
 8008280:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	1c5a      	adds	r2, r3, #1
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	601a      	str	r2, [r3, #0]
}
 8008292:	bf00      	nop
 8008294:	3714      	adds	r7, #20
 8008296:	46bd      	mov	sp, r7
 8008298:	bc80      	pop	{r7}
 800829a:	4770      	bx	lr

0800829c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800829c:	b480      	push	{r7}
 800829e:	b085      	sub	sp, #20
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	6892      	ldr	r2, [r2, #8]
 80082b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	6852      	ldr	r2, [r2, #4]
 80082bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d103      	bne.n	80082d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	689a      	ldr	r2, [r3, #8]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	1e5a      	subs	r2, r3, #1
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3714      	adds	r7, #20
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bc80      	pop	{r7}
 80082ec:	4770      	bx	lr

080082ee <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80082ee:	b580      	push	{r7, lr}
 80082f0:	b08e      	sub	sp, #56	@ 0x38
 80082f2:	af04      	add	r7, sp, #16
 80082f4:	60f8      	str	r0, [r7, #12]
 80082f6:	60b9      	str	r1, [r7, #8]
 80082f8:	607a      	str	r2, [r7, #4]
 80082fa:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80082fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10b      	bne.n	800831a <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008306:	f383 8811 	msr	BASEPRI, r3
 800830a:	f3bf 8f6f 	isb	sy
 800830e:	f3bf 8f4f 	dsb	sy
 8008312:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008314:	bf00      	nop
 8008316:	bf00      	nop
 8008318:	e7fd      	b.n	8008316 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800831a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10b      	bne.n	8008338 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008324:	f383 8811 	msr	BASEPRI, r3
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	61fb      	str	r3, [r7, #28]
}
 8008332:	bf00      	nop
 8008334:	bf00      	nop
 8008336:	e7fd      	b.n	8008334 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008338:	23a0      	movs	r3, #160	@ 0xa0
 800833a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	2ba0      	cmp	r3, #160	@ 0xa0
 8008340:	d00b      	beq.n	800835a <xTaskCreateStatic+0x6c>
	__asm volatile
 8008342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008346:	f383 8811 	msr	BASEPRI, r3
 800834a:	f3bf 8f6f 	isb	sy
 800834e:	f3bf 8f4f 	dsb	sy
 8008352:	61bb      	str	r3, [r7, #24]
}
 8008354:	bf00      	nop
 8008356:	bf00      	nop
 8008358:	e7fd      	b.n	8008356 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800835a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800835c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800835e:	2b00      	cmp	r3, #0
 8008360:	d01e      	beq.n	80083a0 <xTaskCreateStatic+0xb2>
 8008362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008364:	2b00      	cmp	r3, #0
 8008366:	d01b      	beq.n	80083a0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800836a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800836c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008370:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008374:	2202      	movs	r2, #2
 8008376:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800837a:	2300      	movs	r3, #0
 800837c:	9303      	str	r3, [sp, #12]
 800837e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008380:	9302      	str	r3, [sp, #8]
 8008382:	f107 0314 	add.w	r3, r7, #20
 8008386:	9301      	str	r3, [sp, #4]
 8008388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800838a:	9300      	str	r3, [sp, #0]
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	68b9      	ldr	r1, [r7, #8]
 8008392:	68f8      	ldr	r0, [r7, #12]
 8008394:	f000 f850 	bl	8008438 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008398:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800839a:	f000 f8ed 	bl	8008578 <prvAddNewTaskToReadyList>
 800839e:	e001      	b.n	80083a4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80083a0:	2300      	movs	r3, #0
 80083a2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80083a4:	697b      	ldr	r3, [r7, #20]
	}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3728      	adds	r7, #40	@ 0x28
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b08c      	sub	sp, #48	@ 0x30
 80083b2:	af04      	add	r7, sp, #16
 80083b4:	60f8      	str	r0, [r7, #12]
 80083b6:	60b9      	str	r1, [r7, #8]
 80083b8:	603b      	str	r3, [r7, #0]
 80083ba:	4613      	mov	r3, r2
 80083bc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80083be:	88fb      	ldrh	r3, [r7, #6]
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	4618      	mov	r0, r3
 80083c4:	f001 f86c 	bl	80094a0 <pvPortMalloc>
 80083c8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d00e      	beq.n	80083ee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80083d0:	20a0      	movs	r0, #160	@ 0xa0
 80083d2:	f001 f865 	bl	80094a0 <pvPortMalloc>
 80083d6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d003      	beq.n	80083e6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80083e4:	e005      	b.n	80083f2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80083e6:	6978      	ldr	r0, [r7, #20]
 80083e8:	f001 f928 	bl	800963c <vPortFree>
 80083ec:	e001      	b.n	80083f2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80083ee:	2300      	movs	r3, #0
 80083f0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d017      	beq.n	8008428 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80083f8:	69fb      	ldr	r3, [r7, #28]
 80083fa:	2200      	movs	r2, #0
 80083fc:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008400:	88fa      	ldrh	r2, [r7, #6]
 8008402:	2300      	movs	r3, #0
 8008404:	9303      	str	r3, [sp, #12]
 8008406:	69fb      	ldr	r3, [r7, #28]
 8008408:	9302      	str	r3, [sp, #8]
 800840a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800840c:	9301      	str	r3, [sp, #4]
 800840e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008410:	9300      	str	r3, [sp, #0]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	68b9      	ldr	r1, [r7, #8]
 8008416:	68f8      	ldr	r0, [r7, #12]
 8008418:	f000 f80e 	bl	8008438 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800841c:	69f8      	ldr	r0, [r7, #28]
 800841e:	f000 f8ab 	bl	8008578 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008422:	2301      	movs	r3, #1
 8008424:	61bb      	str	r3, [r7, #24]
 8008426:	e002      	b.n	800842e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008428:	f04f 33ff 	mov.w	r3, #4294967295
 800842c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800842e:	69bb      	ldr	r3, [r7, #24]
	}
 8008430:	4618      	mov	r0, r3
 8008432:	3720      	adds	r7, #32
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b088      	sub	sp, #32
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	607a      	str	r2, [r7, #4]
 8008444:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008448:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008450:	3b01      	subs	r3, #1
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	4413      	add	r3, r2
 8008456:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	f023 0307 	bic.w	r3, r3, #7
 800845e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	f003 0307 	and.w	r3, r3, #7
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00b      	beq.n	8008482 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800846a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846e:	f383 8811 	msr	BASEPRI, r3
 8008472:	f3bf 8f6f 	isb	sy
 8008476:	f3bf 8f4f 	dsb	sy
 800847a:	617b      	str	r3, [r7, #20]
}
 800847c:	bf00      	nop
 800847e:	bf00      	nop
 8008480:	e7fd      	b.n	800847e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d01f      	beq.n	80084c8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008488:	2300      	movs	r3, #0
 800848a:	61fb      	str	r3, [r7, #28]
 800848c:	e012      	b.n	80084b4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800848e:	68ba      	ldr	r2, [r7, #8]
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	4413      	add	r3, r2
 8008494:	7819      	ldrb	r1, [r3, #0]
 8008496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	4413      	add	r3, r2
 800849c:	3334      	adds	r3, #52	@ 0x34
 800849e:	460a      	mov	r2, r1
 80084a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	69fb      	ldr	r3, [r7, #28]
 80084a6:	4413      	add	r3, r2
 80084a8:	781b      	ldrb	r3, [r3, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d006      	beq.n	80084bc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	3301      	adds	r3, #1
 80084b2:	61fb      	str	r3, [r7, #28]
 80084b4:	69fb      	ldr	r3, [r7, #28]
 80084b6:	2b0f      	cmp	r3, #15
 80084b8:	d9e9      	bls.n	800848e <prvInitialiseNewTask+0x56>
 80084ba:	e000      	b.n	80084be <prvInitialiseNewTask+0x86>
			{
				break;
 80084bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80084be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80084c6:	e003      	b.n	80084d0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80084c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ca:	2200      	movs	r2, #0
 80084cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80084d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d2:	2b06      	cmp	r3, #6
 80084d4:	d901      	bls.n	80084da <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80084d6:	2306      	movs	r3, #6
 80084d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80084da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80084e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084e4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80084e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e8:	2200      	movs	r2, #0
 80084ea:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80084ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ee:	3304      	adds	r3, #4
 80084f0:	4618      	mov	r0, r3
 80084f2:	f7ff fe6c 	bl	80081ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80084f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f8:	3318      	adds	r3, #24
 80084fa:	4618      	mov	r0, r3
 80084fc:	f7ff fe67 	bl	80081ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008504:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008508:	f1c3 0207 	rsb	r2, r3, #7
 800850c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008514:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008518:	2200      	movs	r2, #0
 800851a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800851e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008520:	2200      	movs	r2, #0
 8008522:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008528:	334c      	adds	r3, #76	@ 0x4c
 800852a:	224c      	movs	r2, #76	@ 0x4c
 800852c:	2100      	movs	r1, #0
 800852e:	4618      	mov	r0, r3
 8008530:	f001 fbac 	bl	8009c8c <memset>
 8008534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008536:	4a0d      	ldr	r2, [pc, #52]	@ (800856c <prvInitialiseNewTask+0x134>)
 8008538:	651a      	str	r2, [r3, #80]	@ 0x50
 800853a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853c:	4a0c      	ldr	r2, [pc, #48]	@ (8008570 <prvInitialiseNewTask+0x138>)
 800853e:	655a      	str	r2, [r3, #84]	@ 0x54
 8008540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008542:	4a0c      	ldr	r2, [pc, #48]	@ (8008574 <prvInitialiseNewTask+0x13c>)
 8008544:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008546:	683a      	ldr	r2, [r7, #0]
 8008548:	68f9      	ldr	r1, [r7, #12]
 800854a:	69b8      	ldr	r0, [r7, #24]
 800854c:	f000 fdb6 	bl	80090bc <pxPortInitialiseStack>
 8008550:	4602      	mov	r2, r0
 8008552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008554:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008558:	2b00      	cmp	r3, #0
 800855a:	d002      	beq.n	8008562 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800855c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800855e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008560:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008562:	bf00      	nop
 8008564:	3720      	adds	r7, #32
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	200041b8 	.word	0x200041b8
 8008570:	20004220 	.word	0x20004220
 8008574:	20004288 	.word	0x20004288

08008578 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008580:	f000 fe8c 	bl	800929c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008584:	4b2a      	ldr	r3, [pc, #168]	@ (8008630 <prvAddNewTaskToReadyList+0xb8>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	3301      	adds	r3, #1
 800858a:	4a29      	ldr	r2, [pc, #164]	@ (8008630 <prvAddNewTaskToReadyList+0xb8>)
 800858c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800858e:	4b29      	ldr	r3, [pc, #164]	@ (8008634 <prvAddNewTaskToReadyList+0xbc>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d109      	bne.n	80085aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008596:	4a27      	ldr	r2, [pc, #156]	@ (8008634 <prvAddNewTaskToReadyList+0xbc>)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800859c:	4b24      	ldr	r3, [pc, #144]	@ (8008630 <prvAddNewTaskToReadyList+0xb8>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d110      	bne.n	80085c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80085a4:	f000 fb60 	bl	8008c68 <prvInitialiseTaskLists>
 80085a8:	e00d      	b.n	80085c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80085aa:	4b23      	ldr	r3, [pc, #140]	@ (8008638 <prvAddNewTaskToReadyList+0xc0>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d109      	bne.n	80085c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80085b2:	4b20      	ldr	r3, [pc, #128]	@ (8008634 <prvAddNewTaskToReadyList+0xbc>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085bc:	429a      	cmp	r2, r3
 80085be:	d802      	bhi.n	80085c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80085c0:	4a1c      	ldr	r2, [pc, #112]	@ (8008634 <prvAddNewTaskToReadyList+0xbc>)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80085c6:	4b1d      	ldr	r3, [pc, #116]	@ (800863c <prvAddNewTaskToReadyList+0xc4>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	3301      	adds	r3, #1
 80085cc:	4a1b      	ldr	r2, [pc, #108]	@ (800863c <prvAddNewTaskToReadyList+0xc4>)
 80085ce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085d4:	2201      	movs	r2, #1
 80085d6:	409a      	lsls	r2, r3
 80085d8:	4b19      	ldr	r3, [pc, #100]	@ (8008640 <prvAddNewTaskToReadyList+0xc8>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4313      	orrs	r3, r2
 80085de:	4a18      	ldr	r2, [pc, #96]	@ (8008640 <prvAddNewTaskToReadyList+0xc8>)
 80085e0:	6013      	str	r3, [r2, #0]
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085e6:	4613      	mov	r3, r2
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	4413      	add	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	4a15      	ldr	r2, [pc, #84]	@ (8008644 <prvAddNewTaskToReadyList+0xcc>)
 80085f0:	441a      	add	r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	3304      	adds	r3, #4
 80085f6:	4619      	mov	r1, r3
 80085f8:	4610      	mov	r0, r2
 80085fa:	f7ff fdf4 	bl	80081e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80085fe:	f000 fe7d 	bl	80092fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008602:	4b0d      	ldr	r3, [pc, #52]	@ (8008638 <prvAddNewTaskToReadyList+0xc0>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d00e      	beq.n	8008628 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800860a:	4b0a      	ldr	r3, [pc, #40]	@ (8008634 <prvAddNewTaskToReadyList+0xbc>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008614:	429a      	cmp	r2, r3
 8008616:	d207      	bcs.n	8008628 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008618:	4b0b      	ldr	r3, [pc, #44]	@ (8008648 <prvAddNewTaskToReadyList+0xd0>)
 800861a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800861e:	601a      	str	r2, [r3, #0]
 8008620:	f3bf 8f4f 	dsb	sy
 8008624:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008628:	bf00      	nop
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	200006cc 	.word	0x200006cc
 8008634:	200005cc 	.word	0x200005cc
 8008638:	200006d8 	.word	0x200006d8
 800863c:	200006e8 	.word	0x200006e8
 8008640:	200006d4 	.word	0x200006d4
 8008644:	200005d0 	.word	0x200005d0
 8008648:	e000ed04 	.word	0xe000ed04

0800864c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800864c:	b580      	push	{r7, lr}
 800864e:	b08a      	sub	sp, #40	@ 0x28
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008656:	2300      	movs	r3, #0
 8008658:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d10b      	bne.n	8008678 <vTaskDelayUntil+0x2c>
	__asm volatile
 8008660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008664:	f383 8811 	msr	BASEPRI, r3
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f3bf 8f4f 	dsb	sy
 8008670:	617b      	str	r3, [r7, #20]
}
 8008672:	bf00      	nop
 8008674:	bf00      	nop
 8008676:	e7fd      	b.n	8008674 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d10b      	bne.n	8008696 <vTaskDelayUntil+0x4a>
	__asm volatile
 800867e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008682:	f383 8811 	msr	BASEPRI, r3
 8008686:	f3bf 8f6f 	isb	sy
 800868a:	f3bf 8f4f 	dsb	sy
 800868e:	613b      	str	r3, [r7, #16]
}
 8008690:	bf00      	nop
 8008692:	bf00      	nop
 8008694:	e7fd      	b.n	8008692 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8008696:	4b2a      	ldr	r3, [pc, #168]	@ (8008740 <vTaskDelayUntil+0xf4>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d00b      	beq.n	80086b6 <vTaskDelayUntil+0x6a>
	__asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a2:	f383 8811 	msr	BASEPRI, r3
 80086a6:	f3bf 8f6f 	isb	sy
 80086aa:	f3bf 8f4f 	dsb	sy
 80086ae:	60fb      	str	r3, [r7, #12]
}
 80086b0:	bf00      	nop
 80086b2:	bf00      	nop
 80086b4:	e7fd      	b.n	80086b2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80086b6:	f000 f8e9 	bl	800888c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80086ba:	4b22      	ldr	r3, [pc, #136]	@ (8008744 <vTaskDelayUntil+0xf8>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	4413      	add	r3, r2
 80086c8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	6a3a      	ldr	r2, [r7, #32]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d20b      	bcs.n	80086ec <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	69fa      	ldr	r2, [r7, #28]
 80086da:	429a      	cmp	r2, r3
 80086dc:	d211      	bcs.n	8008702 <vTaskDelayUntil+0xb6>
 80086de:	69fa      	ldr	r2, [r7, #28]
 80086e0:	6a3b      	ldr	r3, [r7, #32]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d90d      	bls.n	8008702 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80086e6:	2301      	movs	r3, #1
 80086e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80086ea:	e00a      	b.n	8008702 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	69fa      	ldr	r2, [r7, #28]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d303      	bcc.n	80086fe <vTaskDelayUntil+0xb2>
 80086f6:	69fa      	ldr	r2, [r7, #28]
 80086f8:	6a3b      	ldr	r3, [r7, #32]
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d901      	bls.n	8008702 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80086fe:	2301      	movs	r3, #1
 8008700:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	69fa      	ldr	r2, [r7, #28]
 8008706:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870a:	2b00      	cmp	r3, #0
 800870c:	d006      	beq.n	800871c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800870e:	69fa      	ldr	r2, [r7, #28]
 8008710:	6a3b      	ldr	r3, [r7, #32]
 8008712:	1ad3      	subs	r3, r2, r3
 8008714:	2100      	movs	r1, #0
 8008716:	4618      	mov	r0, r3
 8008718:	f000 fc6a 	bl	8008ff0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800871c:	f000 f8c4 	bl	80088a8 <xTaskResumeAll>
 8008720:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d107      	bne.n	8008738 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008728:	4b07      	ldr	r3, [pc, #28]	@ (8008748 <vTaskDelayUntil+0xfc>)
 800872a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800872e:	601a      	str	r2, [r3, #0]
 8008730:	f3bf 8f4f 	dsb	sy
 8008734:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008738:	bf00      	nop
 800873a:	3728      	adds	r7, #40	@ 0x28
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}
 8008740:	200006f4 	.word	0x200006f4
 8008744:	200006d0 	.word	0x200006d0
 8008748:	e000ed04 	.word	0xe000ed04

0800874c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008754:	2300      	movs	r3, #0
 8008756:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d018      	beq.n	8008790 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800875e:	4b14      	ldr	r3, [pc, #80]	@ (80087b0 <vTaskDelay+0x64>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00b      	beq.n	800877e <vTaskDelay+0x32>
	__asm volatile
 8008766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876a:	f383 8811 	msr	BASEPRI, r3
 800876e:	f3bf 8f6f 	isb	sy
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	60bb      	str	r3, [r7, #8]
}
 8008778:	bf00      	nop
 800877a:	bf00      	nop
 800877c:	e7fd      	b.n	800877a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800877e:	f000 f885 	bl	800888c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008782:	2100      	movs	r1, #0
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 fc33 	bl	8008ff0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800878a:	f000 f88d 	bl	80088a8 <xTaskResumeAll>
 800878e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d107      	bne.n	80087a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008796:	4b07      	ldr	r3, [pc, #28]	@ (80087b4 <vTaskDelay+0x68>)
 8008798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800879c:	601a      	str	r2, [r3, #0]
 800879e:	f3bf 8f4f 	dsb	sy
 80087a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80087a6:	bf00      	nop
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	200006f4 	.word	0x200006f4
 80087b4:	e000ed04 	.word	0xe000ed04

080087b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b08a      	sub	sp, #40	@ 0x28
 80087bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80087be:	2300      	movs	r3, #0
 80087c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80087c2:	2300      	movs	r3, #0
 80087c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80087c6:	463a      	mov	r2, r7
 80087c8:	1d39      	adds	r1, r7, #4
 80087ca:	f107 0308 	add.w	r3, r7, #8
 80087ce:	4618      	mov	r0, r3
 80087d0:	f7f7 fcbe 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80087d4:	6839      	ldr	r1, [r7, #0]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	68ba      	ldr	r2, [r7, #8]
 80087da:	9202      	str	r2, [sp, #8]
 80087dc:	9301      	str	r3, [sp, #4]
 80087de:	2300      	movs	r3, #0
 80087e0:	9300      	str	r3, [sp, #0]
 80087e2:	2300      	movs	r3, #0
 80087e4:	460a      	mov	r2, r1
 80087e6:	4921      	ldr	r1, [pc, #132]	@ (800886c <vTaskStartScheduler+0xb4>)
 80087e8:	4821      	ldr	r0, [pc, #132]	@ (8008870 <vTaskStartScheduler+0xb8>)
 80087ea:	f7ff fd80 	bl	80082ee <xTaskCreateStatic>
 80087ee:	4603      	mov	r3, r0
 80087f0:	4a20      	ldr	r2, [pc, #128]	@ (8008874 <vTaskStartScheduler+0xbc>)
 80087f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80087f4:	4b1f      	ldr	r3, [pc, #124]	@ (8008874 <vTaskStartScheduler+0xbc>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d002      	beq.n	8008802 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80087fc:	2301      	movs	r3, #1
 80087fe:	617b      	str	r3, [r7, #20]
 8008800:	e001      	b.n	8008806 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008802:	2300      	movs	r3, #0
 8008804:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	2b01      	cmp	r3, #1
 800880a:	d11b      	bne.n	8008844 <vTaskStartScheduler+0x8c>
	__asm volatile
 800880c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008810:	f383 8811 	msr	BASEPRI, r3
 8008814:	f3bf 8f6f 	isb	sy
 8008818:	f3bf 8f4f 	dsb	sy
 800881c:	613b      	str	r3, [r7, #16]
}
 800881e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008820:	4b15      	ldr	r3, [pc, #84]	@ (8008878 <vTaskStartScheduler+0xc0>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	334c      	adds	r3, #76	@ 0x4c
 8008826:	4a15      	ldr	r2, [pc, #84]	@ (800887c <vTaskStartScheduler+0xc4>)
 8008828:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800882a:	4b15      	ldr	r3, [pc, #84]	@ (8008880 <vTaskStartScheduler+0xc8>)
 800882c:	f04f 32ff 	mov.w	r2, #4294967295
 8008830:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008832:	4b14      	ldr	r3, [pc, #80]	@ (8008884 <vTaskStartScheduler+0xcc>)
 8008834:	2201      	movs	r2, #1
 8008836:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008838:	4b13      	ldr	r3, [pc, #76]	@ (8008888 <vTaskStartScheduler+0xd0>)
 800883a:	2200      	movs	r2, #0
 800883c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800883e:	f000 fcbb 	bl	80091b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008842:	e00f      	b.n	8008864 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800884a:	d10b      	bne.n	8008864 <vTaskStartScheduler+0xac>
	__asm volatile
 800884c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008850:	f383 8811 	msr	BASEPRI, r3
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	60fb      	str	r3, [r7, #12]
}
 800885e:	bf00      	nop
 8008860:	bf00      	nop
 8008862:	e7fd      	b.n	8008860 <vTaskStartScheduler+0xa8>
}
 8008864:	bf00      	nop
 8008866:	3718      	adds	r7, #24
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}
 800886c:	0800aa54 	.word	0x0800aa54
 8008870:	08008c39 	.word	0x08008c39
 8008874:	200006f0 	.word	0x200006f0
 8008878:	200005cc 	.word	0x200005cc
 800887c:	2000001c 	.word	0x2000001c
 8008880:	200006ec 	.word	0x200006ec
 8008884:	200006d8 	.word	0x200006d8
 8008888:	200006d0 	.word	0x200006d0

0800888c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800888c:	b480      	push	{r7}
 800888e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008890:	4b04      	ldr	r3, [pc, #16]	@ (80088a4 <vTaskSuspendAll+0x18>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	3301      	adds	r3, #1
 8008896:	4a03      	ldr	r2, [pc, #12]	@ (80088a4 <vTaskSuspendAll+0x18>)
 8008898:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800889a:	bf00      	nop
 800889c:	46bd      	mov	sp, r7
 800889e:	bc80      	pop	{r7}
 80088a0:	4770      	bx	lr
 80088a2:	bf00      	nop
 80088a4:	200006f4 	.word	0x200006f4

080088a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80088ae:	2300      	movs	r3, #0
 80088b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80088b2:	2300      	movs	r3, #0
 80088b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80088b6:	4b42      	ldr	r3, [pc, #264]	@ (80089c0 <xTaskResumeAll+0x118>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d10b      	bne.n	80088d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80088be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c2:	f383 8811 	msr	BASEPRI, r3
 80088c6:	f3bf 8f6f 	isb	sy
 80088ca:	f3bf 8f4f 	dsb	sy
 80088ce:	603b      	str	r3, [r7, #0]
}
 80088d0:	bf00      	nop
 80088d2:	bf00      	nop
 80088d4:	e7fd      	b.n	80088d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80088d6:	f000 fce1 	bl	800929c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80088da:	4b39      	ldr	r3, [pc, #228]	@ (80089c0 <xTaskResumeAll+0x118>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	3b01      	subs	r3, #1
 80088e0:	4a37      	ldr	r2, [pc, #220]	@ (80089c0 <xTaskResumeAll+0x118>)
 80088e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088e4:	4b36      	ldr	r3, [pc, #216]	@ (80089c0 <xTaskResumeAll+0x118>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d161      	bne.n	80089b0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80088ec:	4b35      	ldr	r3, [pc, #212]	@ (80089c4 <xTaskResumeAll+0x11c>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d05d      	beq.n	80089b0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088f4:	e02e      	b.n	8008954 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088f6:	4b34      	ldr	r3, [pc, #208]	@ (80089c8 <xTaskResumeAll+0x120>)
 80088f8:	68db      	ldr	r3, [r3, #12]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	3318      	adds	r3, #24
 8008902:	4618      	mov	r0, r3
 8008904:	f7ff fcca 	bl	800829c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	3304      	adds	r3, #4
 800890c:	4618      	mov	r0, r3
 800890e:	f7ff fcc5 	bl	800829c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008916:	2201      	movs	r2, #1
 8008918:	409a      	lsls	r2, r3
 800891a:	4b2c      	ldr	r3, [pc, #176]	@ (80089cc <xTaskResumeAll+0x124>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4313      	orrs	r3, r2
 8008920:	4a2a      	ldr	r2, [pc, #168]	@ (80089cc <xTaskResumeAll+0x124>)
 8008922:	6013      	str	r3, [r2, #0]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008928:	4613      	mov	r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	4413      	add	r3, r2
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	4a27      	ldr	r2, [pc, #156]	@ (80089d0 <xTaskResumeAll+0x128>)
 8008932:	441a      	add	r2, r3
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	3304      	adds	r3, #4
 8008938:	4619      	mov	r1, r3
 800893a:	4610      	mov	r0, r2
 800893c:	f7ff fc53 	bl	80081e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008944:	4b23      	ldr	r3, [pc, #140]	@ (80089d4 <xTaskResumeAll+0x12c>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800894a:	429a      	cmp	r2, r3
 800894c:	d302      	bcc.n	8008954 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800894e:	4b22      	ldr	r3, [pc, #136]	@ (80089d8 <xTaskResumeAll+0x130>)
 8008950:	2201      	movs	r2, #1
 8008952:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008954:	4b1c      	ldr	r3, [pc, #112]	@ (80089c8 <xTaskResumeAll+0x120>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1cc      	bne.n	80088f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d001      	beq.n	8008966 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008962:	f000 fa25 	bl	8008db0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008966:	4b1d      	ldr	r3, [pc, #116]	@ (80089dc <xTaskResumeAll+0x134>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d010      	beq.n	8008994 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008972:	f000 f845 	bl	8008a00 <xTaskIncrementTick>
 8008976:	4603      	mov	r3, r0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d002      	beq.n	8008982 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800897c:	4b16      	ldr	r3, [pc, #88]	@ (80089d8 <xTaskResumeAll+0x130>)
 800897e:	2201      	movs	r2, #1
 8008980:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	3b01      	subs	r3, #1
 8008986:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1f1      	bne.n	8008972 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800898e:	4b13      	ldr	r3, [pc, #76]	@ (80089dc <xTaskResumeAll+0x134>)
 8008990:	2200      	movs	r2, #0
 8008992:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008994:	4b10      	ldr	r3, [pc, #64]	@ (80089d8 <xTaskResumeAll+0x130>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d009      	beq.n	80089b0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800899c:	2301      	movs	r3, #1
 800899e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80089a0:	4b0f      	ldr	r3, [pc, #60]	@ (80089e0 <xTaskResumeAll+0x138>)
 80089a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089a6:	601a      	str	r2, [r3, #0]
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089b0:	f000 fca4 	bl	80092fc <vPortExitCritical>

	return xAlreadyYielded;
 80089b4:	68bb      	ldr	r3, [r7, #8]
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	200006f4 	.word	0x200006f4
 80089c4:	200006cc 	.word	0x200006cc
 80089c8:	2000068c 	.word	0x2000068c
 80089cc:	200006d4 	.word	0x200006d4
 80089d0:	200005d0 	.word	0x200005d0
 80089d4:	200005cc 	.word	0x200005cc
 80089d8:	200006e0 	.word	0x200006e0
 80089dc:	200006dc 	.word	0x200006dc
 80089e0:	e000ed04 	.word	0xe000ed04

080089e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80089ea:	4b04      	ldr	r3, [pc, #16]	@ (80089fc <xTaskGetTickCount+0x18>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80089f0:	687b      	ldr	r3, [r7, #4]
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	370c      	adds	r7, #12
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bc80      	pop	{r7}
 80089fa:	4770      	bx	lr
 80089fc:	200006d0 	.word	0x200006d0

08008a00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b086      	sub	sp, #24
 8008a04:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008a06:	2300      	movs	r3, #0
 8008a08:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a0a:	4b4f      	ldr	r3, [pc, #316]	@ (8008b48 <xTaskIncrementTick+0x148>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f040 808f 	bne.w	8008b32 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008a14:	4b4d      	ldr	r3, [pc, #308]	@ (8008b4c <xTaskIncrementTick+0x14c>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008a1c:	4a4b      	ldr	r2, [pc, #300]	@ (8008b4c <xTaskIncrementTick+0x14c>)
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d121      	bne.n	8008a6c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008a28:	4b49      	ldr	r3, [pc, #292]	@ (8008b50 <xTaskIncrementTick+0x150>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d00b      	beq.n	8008a4a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a36:	f383 8811 	msr	BASEPRI, r3
 8008a3a:	f3bf 8f6f 	isb	sy
 8008a3e:	f3bf 8f4f 	dsb	sy
 8008a42:	603b      	str	r3, [r7, #0]
}
 8008a44:	bf00      	nop
 8008a46:	bf00      	nop
 8008a48:	e7fd      	b.n	8008a46 <xTaskIncrementTick+0x46>
 8008a4a:	4b41      	ldr	r3, [pc, #260]	@ (8008b50 <xTaskIncrementTick+0x150>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	60fb      	str	r3, [r7, #12]
 8008a50:	4b40      	ldr	r3, [pc, #256]	@ (8008b54 <xTaskIncrementTick+0x154>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a3e      	ldr	r2, [pc, #248]	@ (8008b50 <xTaskIncrementTick+0x150>)
 8008a56:	6013      	str	r3, [r2, #0]
 8008a58:	4a3e      	ldr	r2, [pc, #248]	@ (8008b54 <xTaskIncrementTick+0x154>)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6013      	str	r3, [r2, #0]
 8008a5e:	4b3e      	ldr	r3, [pc, #248]	@ (8008b58 <xTaskIncrementTick+0x158>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	3301      	adds	r3, #1
 8008a64:	4a3c      	ldr	r2, [pc, #240]	@ (8008b58 <xTaskIncrementTick+0x158>)
 8008a66:	6013      	str	r3, [r2, #0]
 8008a68:	f000 f9a2 	bl	8008db0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8008b5c <xTaskIncrementTick+0x15c>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	693a      	ldr	r2, [r7, #16]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d348      	bcc.n	8008b08 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a76:	4b36      	ldr	r3, [pc, #216]	@ (8008b50 <xTaskIncrementTick+0x150>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d104      	bne.n	8008a8a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a80:	4b36      	ldr	r3, [pc, #216]	@ (8008b5c <xTaskIncrementTick+0x15c>)
 8008a82:	f04f 32ff 	mov.w	r2, #4294967295
 8008a86:	601a      	str	r2, [r3, #0]
					break;
 8008a88:	e03e      	b.n	8008b08 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a8a:	4b31      	ldr	r3, [pc, #196]	@ (8008b50 <xTaskIncrementTick+0x150>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008a9a:	693a      	ldr	r2, [r7, #16]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d203      	bcs.n	8008aaa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008aa2:	4a2e      	ldr	r2, [pc, #184]	@ (8008b5c <xTaskIncrementTick+0x15c>)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008aa8:	e02e      	b.n	8008b08 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	3304      	adds	r3, #4
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7ff fbf4 	bl	800829c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d004      	beq.n	8008ac6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	3318      	adds	r3, #24
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f7ff fbeb 	bl	800829c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aca:	2201      	movs	r2, #1
 8008acc:	409a      	lsls	r2, r3
 8008ace:	4b24      	ldr	r3, [pc, #144]	@ (8008b60 <xTaskIncrementTick+0x160>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	4a22      	ldr	r2, [pc, #136]	@ (8008b60 <xTaskIncrementTick+0x160>)
 8008ad6:	6013      	str	r3, [r2, #0]
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008adc:	4613      	mov	r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	4413      	add	r3, r2
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8008b64 <xTaskIncrementTick+0x164>)
 8008ae6:	441a      	add	r2, r3
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	3304      	adds	r3, #4
 8008aec:	4619      	mov	r1, r3
 8008aee:	4610      	mov	r0, r2
 8008af0:	f7ff fb79 	bl	80081e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008af8:	4b1b      	ldr	r3, [pc, #108]	@ (8008b68 <xTaskIncrementTick+0x168>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d3b9      	bcc.n	8008a76 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008b02:	2301      	movs	r3, #1
 8008b04:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b06:	e7b6      	b.n	8008a76 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b08:	4b17      	ldr	r3, [pc, #92]	@ (8008b68 <xTaskIncrementTick+0x168>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b0e:	4915      	ldr	r1, [pc, #84]	@ (8008b64 <xTaskIncrementTick+0x164>)
 8008b10:	4613      	mov	r3, r2
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	4413      	add	r3, r2
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	440b      	add	r3, r1
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d901      	bls.n	8008b24 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008b20:	2301      	movs	r3, #1
 8008b22:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008b24:	4b11      	ldr	r3, [pc, #68]	@ (8008b6c <xTaskIncrementTick+0x16c>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d007      	beq.n	8008b3c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	617b      	str	r3, [r7, #20]
 8008b30:	e004      	b.n	8008b3c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008b32:	4b0f      	ldr	r3, [pc, #60]	@ (8008b70 <xTaskIncrementTick+0x170>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	3301      	adds	r3, #1
 8008b38:	4a0d      	ldr	r2, [pc, #52]	@ (8008b70 <xTaskIncrementTick+0x170>)
 8008b3a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008b3c:	697b      	ldr	r3, [r7, #20]
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	3718      	adds	r7, #24
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}
 8008b46:	bf00      	nop
 8008b48:	200006f4 	.word	0x200006f4
 8008b4c:	200006d0 	.word	0x200006d0
 8008b50:	20000684 	.word	0x20000684
 8008b54:	20000688 	.word	0x20000688
 8008b58:	200006e4 	.word	0x200006e4
 8008b5c:	200006ec 	.word	0x200006ec
 8008b60:	200006d4 	.word	0x200006d4
 8008b64:	200005d0 	.word	0x200005d0
 8008b68:	200005cc 	.word	0x200005cc
 8008b6c:	200006e0 	.word	0x200006e0
 8008b70:	200006dc 	.word	0x200006dc

08008b74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b74:	b480      	push	{r7}
 8008b76:	b087      	sub	sp, #28
 8008b78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b7a:	4b29      	ldr	r3, [pc, #164]	@ (8008c20 <vTaskSwitchContext+0xac>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d003      	beq.n	8008b8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008b82:	4b28      	ldr	r3, [pc, #160]	@ (8008c24 <vTaskSwitchContext+0xb0>)
 8008b84:	2201      	movs	r2, #1
 8008b86:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008b88:	e045      	b.n	8008c16 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008b8a:	4b26      	ldr	r3, [pc, #152]	@ (8008c24 <vTaskSwitchContext+0xb0>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b90:	4b25      	ldr	r3, [pc, #148]	@ (8008c28 <vTaskSwitchContext+0xb4>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	fab3 f383 	clz	r3, r3
 8008b9c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008b9e:	7afb      	ldrb	r3, [r7, #11]
 8008ba0:	f1c3 031f 	rsb	r3, r3, #31
 8008ba4:	617b      	str	r3, [r7, #20]
 8008ba6:	4921      	ldr	r1, [pc, #132]	@ (8008c2c <vTaskSwitchContext+0xb8>)
 8008ba8:	697a      	ldr	r2, [r7, #20]
 8008baa:	4613      	mov	r3, r2
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	4413      	add	r3, r2
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	440b      	add	r3, r1
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d10b      	bne.n	8008bd2 <vTaskSwitchContext+0x5e>
	__asm volatile
 8008bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bbe:	f383 8811 	msr	BASEPRI, r3
 8008bc2:	f3bf 8f6f 	isb	sy
 8008bc6:	f3bf 8f4f 	dsb	sy
 8008bca:	607b      	str	r3, [r7, #4]
}
 8008bcc:	bf00      	nop
 8008bce:	bf00      	nop
 8008bd0:	e7fd      	b.n	8008bce <vTaskSwitchContext+0x5a>
 8008bd2:	697a      	ldr	r2, [r7, #20]
 8008bd4:	4613      	mov	r3, r2
 8008bd6:	009b      	lsls	r3, r3, #2
 8008bd8:	4413      	add	r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	4a13      	ldr	r2, [pc, #76]	@ (8008c2c <vTaskSwitchContext+0xb8>)
 8008bde:	4413      	add	r3, r2
 8008be0:	613b      	str	r3, [r7, #16]
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	685a      	ldr	r2, [r3, #4]
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	605a      	str	r2, [r3, #4]
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	685a      	ldr	r2, [r3, #4]
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	3308      	adds	r3, #8
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d104      	bne.n	8008c02 <vTaskSwitchContext+0x8e>
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	685a      	ldr	r2, [r3, #4]
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	605a      	str	r2, [r3, #4]
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	68db      	ldr	r3, [r3, #12]
 8008c08:	4a09      	ldr	r2, [pc, #36]	@ (8008c30 <vTaskSwitchContext+0xbc>)
 8008c0a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c0c:	4b08      	ldr	r3, [pc, #32]	@ (8008c30 <vTaskSwitchContext+0xbc>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	334c      	adds	r3, #76	@ 0x4c
 8008c12:	4a08      	ldr	r2, [pc, #32]	@ (8008c34 <vTaskSwitchContext+0xc0>)
 8008c14:	6013      	str	r3, [r2, #0]
}
 8008c16:	bf00      	nop
 8008c18:	371c      	adds	r7, #28
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bc80      	pop	{r7}
 8008c1e:	4770      	bx	lr
 8008c20:	200006f4 	.word	0x200006f4
 8008c24:	200006e0 	.word	0x200006e0
 8008c28:	200006d4 	.word	0x200006d4
 8008c2c:	200005d0 	.word	0x200005d0
 8008c30:	200005cc 	.word	0x200005cc
 8008c34:	2000001c 	.word	0x2000001c

08008c38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b082      	sub	sp, #8
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008c40:	f000 f852 	bl	8008ce8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008c44:	4b06      	ldr	r3, [pc, #24]	@ (8008c60 <prvIdleTask+0x28>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d9f9      	bls.n	8008c40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008c4c:	4b05      	ldr	r3, [pc, #20]	@ (8008c64 <prvIdleTask+0x2c>)
 8008c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c52:	601a      	str	r2, [r3, #0]
 8008c54:	f3bf 8f4f 	dsb	sy
 8008c58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008c5c:	e7f0      	b.n	8008c40 <prvIdleTask+0x8>
 8008c5e:	bf00      	nop
 8008c60:	200005d0 	.word	0x200005d0
 8008c64:	e000ed04 	.word	0xe000ed04

08008c68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008c6e:	2300      	movs	r3, #0
 8008c70:	607b      	str	r3, [r7, #4]
 8008c72:	e00c      	b.n	8008c8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	4613      	mov	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	4413      	add	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4a12      	ldr	r2, [pc, #72]	@ (8008cc8 <prvInitialiseTaskLists+0x60>)
 8008c80:	4413      	add	r3, r2
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7ff fa84 	bl	8008190 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	607b      	str	r3, [r7, #4]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2b06      	cmp	r3, #6
 8008c92:	d9ef      	bls.n	8008c74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008c94:	480d      	ldr	r0, [pc, #52]	@ (8008ccc <prvInitialiseTaskLists+0x64>)
 8008c96:	f7ff fa7b 	bl	8008190 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008c9a:	480d      	ldr	r0, [pc, #52]	@ (8008cd0 <prvInitialiseTaskLists+0x68>)
 8008c9c:	f7ff fa78 	bl	8008190 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008ca0:	480c      	ldr	r0, [pc, #48]	@ (8008cd4 <prvInitialiseTaskLists+0x6c>)
 8008ca2:	f7ff fa75 	bl	8008190 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008ca6:	480c      	ldr	r0, [pc, #48]	@ (8008cd8 <prvInitialiseTaskLists+0x70>)
 8008ca8:	f7ff fa72 	bl	8008190 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008cac:	480b      	ldr	r0, [pc, #44]	@ (8008cdc <prvInitialiseTaskLists+0x74>)
 8008cae:	f7ff fa6f 	bl	8008190 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8008ce0 <prvInitialiseTaskLists+0x78>)
 8008cb4:	4a05      	ldr	r2, [pc, #20]	@ (8008ccc <prvInitialiseTaskLists+0x64>)
 8008cb6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8008ce4 <prvInitialiseTaskLists+0x7c>)
 8008cba:	4a05      	ldr	r2, [pc, #20]	@ (8008cd0 <prvInitialiseTaskLists+0x68>)
 8008cbc:	601a      	str	r2, [r3, #0]
}
 8008cbe:	bf00      	nop
 8008cc0:	3708      	adds	r7, #8
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	200005d0 	.word	0x200005d0
 8008ccc:	2000065c 	.word	0x2000065c
 8008cd0:	20000670 	.word	0x20000670
 8008cd4:	2000068c 	.word	0x2000068c
 8008cd8:	200006a0 	.word	0x200006a0
 8008cdc:	200006b8 	.word	0x200006b8
 8008ce0:	20000684 	.word	0x20000684
 8008ce4:	20000688 	.word	0x20000688

08008ce8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b082      	sub	sp, #8
 8008cec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008cee:	e019      	b.n	8008d24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008cf0:	f000 fad4 	bl	800929c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cf4:	4b10      	ldr	r3, [pc, #64]	@ (8008d38 <prvCheckTasksWaitingTermination+0x50>)
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	68db      	ldr	r3, [r3, #12]
 8008cfa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	3304      	adds	r3, #4
 8008d00:	4618      	mov	r0, r3
 8008d02:	f7ff facb 	bl	800829c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008d06:	4b0d      	ldr	r3, [pc, #52]	@ (8008d3c <prvCheckTasksWaitingTermination+0x54>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	4a0b      	ldr	r2, [pc, #44]	@ (8008d3c <prvCheckTasksWaitingTermination+0x54>)
 8008d0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008d10:	4b0b      	ldr	r3, [pc, #44]	@ (8008d40 <prvCheckTasksWaitingTermination+0x58>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	3b01      	subs	r3, #1
 8008d16:	4a0a      	ldr	r2, [pc, #40]	@ (8008d40 <prvCheckTasksWaitingTermination+0x58>)
 8008d18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008d1a:	f000 faef 	bl	80092fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 f810 	bl	8008d44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d24:	4b06      	ldr	r3, [pc, #24]	@ (8008d40 <prvCheckTasksWaitingTermination+0x58>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1e1      	bne.n	8008cf0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008d2c:	bf00      	nop
 8008d2e:	bf00      	nop
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	200006a0 	.word	0x200006a0
 8008d3c:	200006cc 	.word	0x200006cc
 8008d40:	200006b4 	.word	0x200006b4

08008d44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	334c      	adds	r3, #76	@ 0x4c
 8008d50:	4618      	mov	r0, r3
 8008d52:	f000 ffb3 	bl	8009cbc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d108      	bne.n	8008d72 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d64:	4618      	mov	r0, r3
 8008d66:	f000 fc69 	bl	800963c <vPortFree>
				vPortFree( pxTCB );
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 fc66 	bl	800963c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008d70:	e019      	b.n	8008da6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	d103      	bne.n	8008d84 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 fc5d 	bl	800963c <vPortFree>
	}
 8008d82:	e010      	b.n	8008da6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	d00b      	beq.n	8008da6 <prvDeleteTCB+0x62>
	__asm volatile
 8008d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d92:	f383 8811 	msr	BASEPRI, r3
 8008d96:	f3bf 8f6f 	isb	sy
 8008d9a:	f3bf 8f4f 	dsb	sy
 8008d9e:	60fb      	str	r3, [r7, #12]
}
 8008da0:	bf00      	nop
 8008da2:	bf00      	nop
 8008da4:	e7fd      	b.n	8008da2 <prvDeleteTCB+0x5e>
	}
 8008da6:	bf00      	nop
 8008da8:	3710      	adds	r7, #16
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}
	...

08008db0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008db0:	b480      	push	{r7}
 8008db2:	b083      	sub	sp, #12
 8008db4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008db6:	4b0c      	ldr	r3, [pc, #48]	@ (8008de8 <prvResetNextTaskUnblockTime+0x38>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d104      	bne.n	8008dca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8008dec <prvResetNextTaskUnblockTime+0x3c>)
 8008dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8008dc6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008dc8:	e008      	b.n	8008ddc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dca:	4b07      	ldr	r3, [pc, #28]	@ (8008de8 <prvResetNextTaskUnblockTime+0x38>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	68db      	ldr	r3, [r3, #12]
 8008dd0:	68db      	ldr	r3, [r3, #12]
 8008dd2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	4a04      	ldr	r2, [pc, #16]	@ (8008dec <prvResetNextTaskUnblockTime+0x3c>)
 8008dda:	6013      	str	r3, [r2, #0]
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bc80      	pop	{r7}
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop
 8008de8:	20000684 	.word	0x20000684
 8008dec:	200006ec 	.word	0x200006ec

08008df0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008df0:	b480      	push	{r7}
 8008df2:	b083      	sub	sp, #12
 8008df4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008df6:	4b0b      	ldr	r3, [pc, #44]	@ (8008e24 <xTaskGetSchedulerState+0x34>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d102      	bne.n	8008e04 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	607b      	str	r3, [r7, #4]
 8008e02:	e008      	b.n	8008e16 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e04:	4b08      	ldr	r3, [pc, #32]	@ (8008e28 <xTaskGetSchedulerState+0x38>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d102      	bne.n	8008e12 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008e0c:	2302      	movs	r3, #2
 8008e0e:	607b      	str	r3, [r7, #4]
 8008e10:	e001      	b.n	8008e16 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008e12:	2300      	movs	r3, #0
 8008e14:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008e16:	687b      	ldr	r3, [r7, #4]
	}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	370c      	adds	r7, #12
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bc80      	pop	{r7}
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	200006d8 	.word	0x200006d8
 8008e28:	200006f4 	.word	0x200006f4

08008e2c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8008e36:	f000 fa31 	bl	800929c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008e3a:	4b20      	ldr	r3, [pc, #128]	@ (8008ebc <ulTaskNotifyTake+0x90>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d113      	bne.n	8008e6e <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008e46:	4b1d      	ldr	r3, [pc, #116]	@ (8008ebc <ulTaskNotifyTake+0x90>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d00b      	beq.n	8008e6e <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e56:	2101      	movs	r1, #1
 8008e58:	6838      	ldr	r0, [r7, #0]
 8008e5a:	f000 f8c9 	bl	8008ff0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008e5e:	4b18      	ldr	r3, [pc, #96]	@ (8008ec0 <ulTaskNotifyTake+0x94>)
 8008e60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e64:	601a      	str	r2, [r3, #0]
 8008e66:	f3bf 8f4f 	dsb	sy
 8008e6a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008e6e:	f000 fa45 	bl	80092fc <vPortExitCritical>

		taskENTER_CRITICAL();
 8008e72:	f000 fa13 	bl	800929c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8008e76:	4b11      	ldr	r3, [pc, #68]	@ (8008ebc <ulTaskNotifyTake+0x90>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008e7e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d00e      	beq.n	8008ea4 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d005      	beq.n	8008e98 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8008ebc <ulTaskNotifyTake+0x90>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8008e96:	e005      	b.n	8008ea4 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8008e98:	4b08      	ldr	r3, [pc, #32]	@ (8008ebc <ulTaskNotifyTake+0x90>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	3a01      	subs	r2, #1
 8008ea0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ea4:	4b05      	ldr	r3, [pc, #20]	@ (8008ebc <ulTaskNotifyTake+0x90>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 8008eae:	f000 fa25 	bl	80092fc <vPortExitCritical>

		return ulReturn;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
	}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3710      	adds	r7, #16
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	200005cc 	.word	0x200005cc
 8008ec0:	e000ed04 	.word	0xe000ed04

08008ec4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b08a      	sub	sp, #40	@ 0x28
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d10b      	bne.n	8008eec <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8008ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed8:	f383 8811 	msr	BASEPRI, r3
 8008edc:	f3bf 8f6f 	isb	sy
 8008ee0:	f3bf 8f4f 	dsb	sy
 8008ee4:	61bb      	str	r3, [r7, #24]
}
 8008ee6:	bf00      	nop
 8008ee8:	bf00      	nop
 8008eea:	e7fd      	b.n	8008ee8 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008eec:	f000 fa98 	bl	8009420 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008ef4:	f3ef 8211 	mrs	r2, BASEPRI
 8008ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efc:	f383 8811 	msr	BASEPRI, r3
 8008f00:	f3bf 8f6f 	isb	sy
 8008f04:	f3bf 8f4f 	dsb	sy
 8008f08:	617a      	str	r2, [r7, #20]
 8008f0a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008f0c:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f0e:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f12:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8008f16:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008f26:	1c5a      	adds	r2, r3, #1
 8008f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f2a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008f2e:	7ffb      	ldrb	r3, [r7, #31]
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	d146      	bne.n	8008fc2 <vTaskNotifyGiveFromISR+0xfe>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00b      	beq.n	8008f54 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8008f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f40:	f383 8811 	msr	BASEPRI, r3
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	f3bf 8f4f 	dsb	sy
 8008f4c:	60fb      	str	r3, [r7, #12]
}
 8008f4e:	bf00      	nop
 8008f50:	bf00      	nop
 8008f52:	e7fd      	b.n	8008f50 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f54:	4b20      	ldr	r3, [pc, #128]	@ (8008fd8 <vTaskNotifyGiveFromISR+0x114>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d11c      	bne.n	8008f96 <vTaskNotifyGiveFromISR+0xd2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5e:	3304      	adds	r3, #4
 8008f60:	4618      	mov	r0, r3
 8008f62:	f7ff f99b 	bl	800829c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	409a      	lsls	r2, r3
 8008f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8008fdc <vTaskNotifyGiveFromISR+0x118>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4313      	orrs	r3, r2
 8008f74:	4a19      	ldr	r2, [pc, #100]	@ (8008fdc <vTaskNotifyGiveFromISR+0x118>)
 8008f76:	6013      	str	r3, [r2, #0]
 8008f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	4413      	add	r3, r2
 8008f82:	009b      	lsls	r3, r3, #2
 8008f84:	4a16      	ldr	r2, [pc, #88]	@ (8008fe0 <vTaskNotifyGiveFromISR+0x11c>)
 8008f86:	441a      	add	r2, r3
 8008f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8a:	3304      	adds	r3, #4
 8008f8c:	4619      	mov	r1, r3
 8008f8e:	4610      	mov	r0, r2
 8008f90:	f7ff f929 	bl	80081e6 <vListInsertEnd>
 8008f94:	e005      	b.n	8008fa2 <vTaskNotifyGiveFromISR+0xde>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f98:	3318      	adds	r3, #24
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	4811      	ldr	r0, [pc, #68]	@ (8008fe4 <vTaskNotifyGiveFromISR+0x120>)
 8008f9e:	f7ff f922 	bl	80081e6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fa6:	4b10      	ldr	r3, [pc, #64]	@ (8008fe8 <vTaskNotifyGiveFromISR+0x124>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fac:	429a      	cmp	r2, r3
 8008fae:	d908      	bls.n	8008fc2 <vTaskNotifyGiveFromISR+0xfe>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d002      	beq.n	8008fbc <vTaskNotifyGiveFromISR+0xf8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	2201      	movs	r2, #1
 8008fba:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8008fec <vTaskNotifyGiveFromISR+0x128>)
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	601a      	str	r2, [r3, #0]
 8008fc2:	6a3b      	ldr	r3, [r7, #32]
 8008fc4:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008fcc:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8008fce:	bf00      	nop
 8008fd0:	3728      	adds	r7, #40	@ 0x28
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	200006f4 	.word	0x200006f4
 8008fdc:	200006d4 	.word	0x200006d4
 8008fe0:	200005d0 	.word	0x200005d0
 8008fe4:	2000068c 	.word	0x2000068c
 8008fe8:	200005cc 	.word	0x200005cc
 8008fec:	200006e0 	.word	0x200006e0

08008ff0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008ffa:	4b29      	ldr	r3, [pc, #164]	@ (80090a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009000:	4b28      	ldr	r3, [pc, #160]	@ (80090a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	3304      	adds	r3, #4
 8009006:	4618      	mov	r0, r3
 8009008:	f7ff f948 	bl	800829c <uxListRemove>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d10b      	bne.n	800902a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009012:	4b24      	ldr	r3, [pc, #144]	@ (80090a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009018:	2201      	movs	r2, #1
 800901a:	fa02 f303 	lsl.w	r3, r2, r3
 800901e:	43da      	mvns	r2, r3
 8009020:	4b21      	ldr	r3, [pc, #132]	@ (80090a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4013      	ands	r3, r2
 8009026:	4a20      	ldr	r2, [pc, #128]	@ (80090a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009028:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009030:	d10a      	bne.n	8009048 <prvAddCurrentTaskToDelayedList+0x58>
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d007      	beq.n	8009048 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009038:	4b1a      	ldr	r3, [pc, #104]	@ (80090a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	3304      	adds	r3, #4
 800903e:	4619      	mov	r1, r3
 8009040:	481a      	ldr	r0, [pc, #104]	@ (80090ac <prvAddCurrentTaskToDelayedList+0xbc>)
 8009042:	f7ff f8d0 	bl	80081e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009046:	e026      	b.n	8009096 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4413      	add	r3, r2
 800904e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009050:	4b14      	ldr	r3, [pc, #80]	@ (80090a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68ba      	ldr	r2, [r7, #8]
 8009056:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009058:	68ba      	ldr	r2, [r7, #8]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	429a      	cmp	r2, r3
 800905e:	d209      	bcs.n	8009074 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009060:	4b13      	ldr	r3, [pc, #76]	@ (80090b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009062:	681a      	ldr	r2, [r3, #0]
 8009064:	4b0f      	ldr	r3, [pc, #60]	@ (80090a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	3304      	adds	r3, #4
 800906a:	4619      	mov	r1, r3
 800906c:	4610      	mov	r0, r2
 800906e:	f7ff f8dd 	bl	800822c <vListInsert>
}
 8009072:	e010      	b.n	8009096 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009074:	4b0f      	ldr	r3, [pc, #60]	@ (80090b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009076:	681a      	ldr	r2, [r3, #0]
 8009078:	4b0a      	ldr	r3, [pc, #40]	@ (80090a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	3304      	adds	r3, #4
 800907e:	4619      	mov	r1, r3
 8009080:	4610      	mov	r0, r2
 8009082:	f7ff f8d3 	bl	800822c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009086:	4b0c      	ldr	r3, [pc, #48]	@ (80090b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	68ba      	ldr	r2, [r7, #8]
 800908c:	429a      	cmp	r2, r3
 800908e:	d202      	bcs.n	8009096 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009090:	4a09      	ldr	r2, [pc, #36]	@ (80090b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	6013      	str	r3, [r2, #0]
}
 8009096:	bf00      	nop
 8009098:	3710      	adds	r7, #16
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	200006d0 	.word	0x200006d0
 80090a4:	200005cc 	.word	0x200005cc
 80090a8:	200006d4 	.word	0x200006d4
 80090ac:	200006b8 	.word	0x200006b8
 80090b0:	20000688 	.word	0x20000688
 80090b4:	20000684 	.word	0x20000684
 80090b8:	200006ec 	.word	0x200006ec

080090bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80090bc:	b480      	push	{r7}
 80090be:	b085      	sub	sp, #20
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	3b04      	subs	r3, #4
 80090cc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80090d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	3b04      	subs	r3, #4
 80090da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	f023 0201 	bic.w	r2, r3, #1
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	3b04      	subs	r3, #4
 80090ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80090ec:	4a08      	ldr	r2, [pc, #32]	@ (8009110 <pxPortInitialiseStack+0x54>)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	3b14      	subs	r3, #20
 80090f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	3b20      	subs	r3, #32
 8009102:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009104:	68fb      	ldr	r3, [r7, #12]
}
 8009106:	4618      	mov	r0, r3
 8009108:	3714      	adds	r7, #20
 800910a:	46bd      	mov	sp, r7
 800910c:	bc80      	pop	{r7}
 800910e:	4770      	bx	lr
 8009110:	08009115 	.word	0x08009115

08009114 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009114:	b480      	push	{r7}
 8009116:	b085      	sub	sp, #20
 8009118:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800911a:	2300      	movs	r3, #0
 800911c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800911e:	4b12      	ldr	r3, [pc, #72]	@ (8009168 <prvTaskExitError+0x54>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009126:	d00b      	beq.n	8009140 <prvTaskExitError+0x2c>
	__asm volatile
 8009128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800912c:	f383 8811 	msr	BASEPRI, r3
 8009130:	f3bf 8f6f 	isb	sy
 8009134:	f3bf 8f4f 	dsb	sy
 8009138:	60fb      	str	r3, [r7, #12]
}
 800913a:	bf00      	nop
 800913c:	bf00      	nop
 800913e:	e7fd      	b.n	800913c <prvTaskExitError+0x28>
	__asm volatile
 8009140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009144:	f383 8811 	msr	BASEPRI, r3
 8009148:	f3bf 8f6f 	isb	sy
 800914c:	f3bf 8f4f 	dsb	sy
 8009150:	60bb      	str	r3, [r7, #8]
}
 8009152:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009154:	bf00      	nop
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d0fc      	beq.n	8009156 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800915c:	bf00      	nop
 800915e:	bf00      	nop
 8009160:	3714      	adds	r7, #20
 8009162:	46bd      	mov	sp, r7
 8009164:	bc80      	pop	{r7}
 8009166:	4770      	bx	lr
 8009168:	2000000c 	.word	0x2000000c
 800916c:	00000000 	.word	0x00000000

08009170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009170:	4b07      	ldr	r3, [pc, #28]	@ (8009190 <pxCurrentTCBConst2>)
 8009172:	6819      	ldr	r1, [r3, #0]
 8009174:	6808      	ldr	r0, [r1, #0]
 8009176:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800917a:	f380 8809 	msr	PSP, r0
 800917e:	f3bf 8f6f 	isb	sy
 8009182:	f04f 0000 	mov.w	r0, #0
 8009186:	f380 8811 	msr	BASEPRI, r0
 800918a:	f04e 0e0d 	orr.w	lr, lr, #13
 800918e:	4770      	bx	lr

08009190 <pxCurrentTCBConst2>:
 8009190:	200005cc 	.word	0x200005cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009194:	bf00      	nop
 8009196:	bf00      	nop

08009198 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009198:	4806      	ldr	r0, [pc, #24]	@ (80091b4 <prvPortStartFirstTask+0x1c>)
 800919a:	6800      	ldr	r0, [r0, #0]
 800919c:	6800      	ldr	r0, [r0, #0]
 800919e:	f380 8808 	msr	MSP, r0
 80091a2:	b662      	cpsie	i
 80091a4:	b661      	cpsie	f
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	f3bf 8f6f 	isb	sy
 80091ae:	df00      	svc	0
 80091b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80091b2:	bf00      	nop
 80091b4:	e000ed08 	.word	0xe000ed08

080091b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b084      	sub	sp, #16
 80091bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80091be:	4b32      	ldr	r3, [pc, #200]	@ (8009288 <xPortStartScheduler+0xd0>)
 80091c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	b2db      	uxtb	r3, r3
 80091c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	22ff      	movs	r2, #255	@ 0xff
 80091ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	781b      	ldrb	r3, [r3, #0]
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80091d8:	78fb      	ldrb	r3, [r7, #3]
 80091da:	b2db      	uxtb	r3, r3
 80091dc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80091e0:	b2da      	uxtb	r2, r3
 80091e2:	4b2a      	ldr	r3, [pc, #168]	@ (800928c <xPortStartScheduler+0xd4>)
 80091e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80091e6:	4b2a      	ldr	r3, [pc, #168]	@ (8009290 <xPortStartScheduler+0xd8>)
 80091e8:	2207      	movs	r2, #7
 80091ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091ec:	e009      	b.n	8009202 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80091ee:	4b28      	ldr	r3, [pc, #160]	@ (8009290 <xPortStartScheduler+0xd8>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	3b01      	subs	r3, #1
 80091f4:	4a26      	ldr	r2, [pc, #152]	@ (8009290 <xPortStartScheduler+0xd8>)
 80091f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80091f8:	78fb      	ldrb	r3, [r7, #3]
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	005b      	lsls	r3, r3, #1
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009202:	78fb      	ldrb	r3, [r7, #3]
 8009204:	b2db      	uxtb	r3, r3
 8009206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800920a:	2b80      	cmp	r3, #128	@ 0x80
 800920c:	d0ef      	beq.n	80091ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800920e:	4b20      	ldr	r3, [pc, #128]	@ (8009290 <xPortStartScheduler+0xd8>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f1c3 0307 	rsb	r3, r3, #7
 8009216:	2b04      	cmp	r3, #4
 8009218:	d00b      	beq.n	8009232 <xPortStartScheduler+0x7a>
	__asm volatile
 800921a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800921e:	f383 8811 	msr	BASEPRI, r3
 8009222:	f3bf 8f6f 	isb	sy
 8009226:	f3bf 8f4f 	dsb	sy
 800922a:	60bb      	str	r3, [r7, #8]
}
 800922c:	bf00      	nop
 800922e:	bf00      	nop
 8009230:	e7fd      	b.n	800922e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009232:	4b17      	ldr	r3, [pc, #92]	@ (8009290 <xPortStartScheduler+0xd8>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	021b      	lsls	r3, r3, #8
 8009238:	4a15      	ldr	r2, [pc, #84]	@ (8009290 <xPortStartScheduler+0xd8>)
 800923a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800923c:	4b14      	ldr	r3, [pc, #80]	@ (8009290 <xPortStartScheduler+0xd8>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009244:	4a12      	ldr	r2, [pc, #72]	@ (8009290 <xPortStartScheduler+0xd8>)
 8009246:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	b2da      	uxtb	r2, r3
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009250:	4b10      	ldr	r3, [pc, #64]	@ (8009294 <xPortStartScheduler+0xdc>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a0f      	ldr	r2, [pc, #60]	@ (8009294 <xPortStartScheduler+0xdc>)
 8009256:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800925a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800925c:	4b0d      	ldr	r3, [pc, #52]	@ (8009294 <xPortStartScheduler+0xdc>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a0c      	ldr	r2, [pc, #48]	@ (8009294 <xPortStartScheduler+0xdc>)
 8009262:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009266:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009268:	f000 f8b8 	bl	80093dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800926c:	4b0a      	ldr	r3, [pc, #40]	@ (8009298 <xPortStartScheduler+0xe0>)
 800926e:	2200      	movs	r2, #0
 8009270:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009272:	f7ff ff91 	bl	8009198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009276:	f7ff fc7d 	bl	8008b74 <vTaskSwitchContext>
	prvTaskExitError();
 800927a:	f7ff ff4b 	bl	8009114 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800927e:	2300      	movs	r3, #0
}
 8009280:	4618      	mov	r0, r3
 8009282:	3710      	adds	r7, #16
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	e000e400 	.word	0xe000e400
 800928c:	200006f8 	.word	0x200006f8
 8009290:	200006fc 	.word	0x200006fc
 8009294:	e000ed20 	.word	0xe000ed20
 8009298:	2000000c 	.word	0x2000000c

0800929c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
	__asm volatile
 80092a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a6:	f383 8811 	msr	BASEPRI, r3
 80092aa:	f3bf 8f6f 	isb	sy
 80092ae:	f3bf 8f4f 	dsb	sy
 80092b2:	607b      	str	r3, [r7, #4]
}
 80092b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80092b6:	4b0f      	ldr	r3, [pc, #60]	@ (80092f4 <vPortEnterCritical+0x58>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	3301      	adds	r3, #1
 80092bc:	4a0d      	ldr	r2, [pc, #52]	@ (80092f4 <vPortEnterCritical+0x58>)
 80092be:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80092c0:	4b0c      	ldr	r3, [pc, #48]	@ (80092f4 <vPortEnterCritical+0x58>)
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d110      	bne.n	80092ea <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80092c8:	4b0b      	ldr	r3, [pc, #44]	@ (80092f8 <vPortEnterCritical+0x5c>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00b      	beq.n	80092ea <vPortEnterCritical+0x4e>
	__asm volatile
 80092d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d6:	f383 8811 	msr	BASEPRI, r3
 80092da:	f3bf 8f6f 	isb	sy
 80092de:	f3bf 8f4f 	dsb	sy
 80092e2:	603b      	str	r3, [r7, #0]
}
 80092e4:	bf00      	nop
 80092e6:	bf00      	nop
 80092e8:	e7fd      	b.n	80092e6 <vPortEnterCritical+0x4a>
	}
}
 80092ea:	bf00      	nop
 80092ec:	370c      	adds	r7, #12
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bc80      	pop	{r7}
 80092f2:	4770      	bx	lr
 80092f4:	2000000c 	.word	0x2000000c
 80092f8:	e000ed04 	.word	0xe000ed04

080092fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009302:	4b12      	ldr	r3, [pc, #72]	@ (800934c <vPortExitCritical+0x50>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d10b      	bne.n	8009322 <vPortExitCritical+0x26>
	__asm volatile
 800930a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800930e:	f383 8811 	msr	BASEPRI, r3
 8009312:	f3bf 8f6f 	isb	sy
 8009316:	f3bf 8f4f 	dsb	sy
 800931a:	607b      	str	r3, [r7, #4]
}
 800931c:	bf00      	nop
 800931e:	bf00      	nop
 8009320:	e7fd      	b.n	800931e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009322:	4b0a      	ldr	r3, [pc, #40]	@ (800934c <vPortExitCritical+0x50>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	3b01      	subs	r3, #1
 8009328:	4a08      	ldr	r2, [pc, #32]	@ (800934c <vPortExitCritical+0x50>)
 800932a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800932c:	4b07      	ldr	r3, [pc, #28]	@ (800934c <vPortExitCritical+0x50>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d105      	bne.n	8009340 <vPortExitCritical+0x44>
 8009334:	2300      	movs	r3, #0
 8009336:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	f383 8811 	msr	BASEPRI, r3
}
 800933e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009340:	bf00      	nop
 8009342:	370c      	adds	r7, #12
 8009344:	46bd      	mov	sp, r7
 8009346:	bc80      	pop	{r7}
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	2000000c 	.word	0x2000000c

08009350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009350:	f3ef 8009 	mrs	r0, PSP
 8009354:	f3bf 8f6f 	isb	sy
 8009358:	4b0d      	ldr	r3, [pc, #52]	@ (8009390 <pxCurrentTCBConst>)
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009360:	6010      	str	r0, [r2, #0]
 8009362:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009366:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800936a:	f380 8811 	msr	BASEPRI, r0
 800936e:	f7ff fc01 	bl	8008b74 <vTaskSwitchContext>
 8009372:	f04f 0000 	mov.w	r0, #0
 8009376:	f380 8811 	msr	BASEPRI, r0
 800937a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800937e:	6819      	ldr	r1, [r3, #0]
 8009380:	6808      	ldr	r0, [r1, #0]
 8009382:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009386:	f380 8809 	msr	PSP, r0
 800938a:	f3bf 8f6f 	isb	sy
 800938e:	4770      	bx	lr

08009390 <pxCurrentTCBConst>:
 8009390:	200005cc 	.word	0x200005cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009394:	bf00      	nop
 8009396:	bf00      	nop

08009398 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
	__asm volatile
 800939e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a2:	f383 8811 	msr	BASEPRI, r3
 80093a6:	f3bf 8f6f 	isb	sy
 80093aa:	f3bf 8f4f 	dsb	sy
 80093ae:	607b      	str	r3, [r7, #4]
}
 80093b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80093b2:	f7ff fb25 	bl	8008a00 <xTaskIncrementTick>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d003      	beq.n	80093c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80093bc:	4b06      	ldr	r3, [pc, #24]	@ (80093d8 <xPortSysTickHandler+0x40>)
 80093be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093c2:	601a      	str	r2, [r3, #0]
 80093c4:	2300      	movs	r3, #0
 80093c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	f383 8811 	msr	BASEPRI, r3
}
 80093ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80093d0:	bf00      	nop
 80093d2:	3708      	adds	r7, #8
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}
 80093d8:	e000ed04 	.word	0xe000ed04

080093dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80093dc:	b480      	push	{r7}
 80093de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80093e0:	4b0a      	ldr	r3, [pc, #40]	@ (800940c <vPortSetupTimerInterrupt+0x30>)
 80093e2:	2200      	movs	r2, #0
 80093e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80093e6:	4b0a      	ldr	r3, [pc, #40]	@ (8009410 <vPortSetupTimerInterrupt+0x34>)
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80093ec:	4b09      	ldr	r3, [pc, #36]	@ (8009414 <vPortSetupTimerInterrupt+0x38>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a09      	ldr	r2, [pc, #36]	@ (8009418 <vPortSetupTimerInterrupt+0x3c>)
 80093f2:	fba2 2303 	umull	r2, r3, r2, r3
 80093f6:	099b      	lsrs	r3, r3, #6
 80093f8:	4a08      	ldr	r2, [pc, #32]	@ (800941c <vPortSetupTimerInterrupt+0x40>)
 80093fa:	3b01      	subs	r3, #1
 80093fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80093fe:	4b03      	ldr	r3, [pc, #12]	@ (800940c <vPortSetupTimerInterrupt+0x30>)
 8009400:	2207      	movs	r2, #7
 8009402:	601a      	str	r2, [r3, #0]
}
 8009404:	bf00      	nop
 8009406:	46bd      	mov	sp, r7
 8009408:	bc80      	pop	{r7}
 800940a:	4770      	bx	lr
 800940c:	e000e010 	.word	0xe000e010
 8009410:	e000e018 	.word	0xe000e018
 8009414:	20000000 	.word	0x20000000
 8009418:	10624dd3 	.word	0x10624dd3
 800941c:	e000e014 	.word	0xe000e014

08009420 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009420:	b480      	push	{r7}
 8009422:	b085      	sub	sp, #20
 8009424:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009426:	f3ef 8305 	mrs	r3, IPSR
 800942a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2b0f      	cmp	r3, #15
 8009430:	d915      	bls.n	800945e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009432:	4a17      	ldr	r2, [pc, #92]	@ (8009490 <vPortValidateInterruptPriority+0x70>)
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	4413      	add	r3, r2
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800943c:	4b15      	ldr	r3, [pc, #84]	@ (8009494 <vPortValidateInterruptPriority+0x74>)
 800943e:	781b      	ldrb	r3, [r3, #0]
 8009440:	7afa      	ldrb	r2, [r7, #11]
 8009442:	429a      	cmp	r2, r3
 8009444:	d20b      	bcs.n	800945e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800944a:	f383 8811 	msr	BASEPRI, r3
 800944e:	f3bf 8f6f 	isb	sy
 8009452:	f3bf 8f4f 	dsb	sy
 8009456:	607b      	str	r3, [r7, #4]
}
 8009458:	bf00      	nop
 800945a:	bf00      	nop
 800945c:	e7fd      	b.n	800945a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800945e:	4b0e      	ldr	r3, [pc, #56]	@ (8009498 <vPortValidateInterruptPriority+0x78>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009466:	4b0d      	ldr	r3, [pc, #52]	@ (800949c <vPortValidateInterruptPriority+0x7c>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	429a      	cmp	r2, r3
 800946c:	d90b      	bls.n	8009486 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800946e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009472:	f383 8811 	msr	BASEPRI, r3
 8009476:	f3bf 8f6f 	isb	sy
 800947a:	f3bf 8f4f 	dsb	sy
 800947e:	603b      	str	r3, [r7, #0]
}
 8009480:	bf00      	nop
 8009482:	bf00      	nop
 8009484:	e7fd      	b.n	8009482 <vPortValidateInterruptPriority+0x62>
	}
 8009486:	bf00      	nop
 8009488:	3714      	adds	r7, #20
 800948a:	46bd      	mov	sp, r7
 800948c:	bc80      	pop	{r7}
 800948e:	4770      	bx	lr
 8009490:	e000e3f0 	.word	0xe000e3f0
 8009494:	200006f8 	.word	0x200006f8
 8009498:	e000ed0c 	.word	0xe000ed0c
 800949c:	200006fc 	.word	0x200006fc

080094a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b08a      	sub	sp, #40	@ 0x28
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80094a8:	2300      	movs	r3, #0
 80094aa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80094ac:	f7ff f9ee 	bl	800888c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80094b0:	4b5c      	ldr	r3, [pc, #368]	@ (8009624 <pvPortMalloc+0x184>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d101      	bne.n	80094bc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80094b8:	f000 f924 	bl	8009704 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80094bc:	4b5a      	ldr	r3, [pc, #360]	@ (8009628 <pvPortMalloc+0x188>)
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4013      	ands	r3, r2
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	f040 8095 	bne.w	80095f4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d01e      	beq.n	800950e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80094d0:	2208      	movs	r2, #8
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	4413      	add	r3, r2
 80094d6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f003 0307 	and.w	r3, r3, #7
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d015      	beq.n	800950e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f023 0307 	bic.w	r3, r3, #7
 80094e8:	3308      	adds	r3, #8
 80094ea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f003 0307 	and.w	r3, r3, #7
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d00b      	beq.n	800950e <pvPortMalloc+0x6e>
	__asm volatile
 80094f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094fa:	f383 8811 	msr	BASEPRI, r3
 80094fe:	f3bf 8f6f 	isb	sy
 8009502:	f3bf 8f4f 	dsb	sy
 8009506:	617b      	str	r3, [r7, #20]
}
 8009508:	bf00      	nop
 800950a:	bf00      	nop
 800950c:	e7fd      	b.n	800950a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d06f      	beq.n	80095f4 <pvPortMalloc+0x154>
 8009514:	4b45      	ldr	r3, [pc, #276]	@ (800962c <pvPortMalloc+0x18c>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	429a      	cmp	r2, r3
 800951c:	d86a      	bhi.n	80095f4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800951e:	4b44      	ldr	r3, [pc, #272]	@ (8009630 <pvPortMalloc+0x190>)
 8009520:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009522:	4b43      	ldr	r3, [pc, #268]	@ (8009630 <pvPortMalloc+0x190>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009528:	e004      	b.n	8009534 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800952a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800952e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	687a      	ldr	r2, [r7, #4]
 800953a:	429a      	cmp	r2, r3
 800953c:	d903      	bls.n	8009546 <pvPortMalloc+0xa6>
 800953e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d1f1      	bne.n	800952a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009546:	4b37      	ldr	r3, [pc, #220]	@ (8009624 <pvPortMalloc+0x184>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800954c:	429a      	cmp	r2, r3
 800954e:	d051      	beq.n	80095f4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009550:	6a3b      	ldr	r3, [r7, #32]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	2208      	movs	r2, #8
 8009556:	4413      	add	r3, r2
 8009558:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800955a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	6a3b      	ldr	r3, [r7, #32]
 8009560:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009564:	685a      	ldr	r2, [r3, #4]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	1ad2      	subs	r2, r2, r3
 800956a:	2308      	movs	r3, #8
 800956c:	005b      	lsls	r3, r3, #1
 800956e:	429a      	cmp	r2, r3
 8009570:	d920      	bls.n	80095b4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4413      	add	r3, r2
 8009578:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	f003 0307 	and.w	r3, r3, #7
 8009580:	2b00      	cmp	r3, #0
 8009582:	d00b      	beq.n	800959c <pvPortMalloc+0xfc>
	__asm volatile
 8009584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009588:	f383 8811 	msr	BASEPRI, r3
 800958c:	f3bf 8f6f 	isb	sy
 8009590:	f3bf 8f4f 	dsb	sy
 8009594:	613b      	str	r3, [r7, #16]
}
 8009596:	bf00      	nop
 8009598:	bf00      	nop
 800959a:	e7fd      	b.n	8009598 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800959c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959e:	685a      	ldr	r2, [r3, #4]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	1ad2      	subs	r2, r2, r3
 80095a4:	69bb      	ldr	r3, [r7, #24]
 80095a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80095a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80095ae:	69b8      	ldr	r0, [r7, #24]
 80095b0:	f000 f90a 	bl	80097c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80095b4:	4b1d      	ldr	r3, [pc, #116]	@ (800962c <pvPortMalloc+0x18c>)
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ba:	685b      	ldr	r3, [r3, #4]
 80095bc:	1ad3      	subs	r3, r2, r3
 80095be:	4a1b      	ldr	r2, [pc, #108]	@ (800962c <pvPortMalloc+0x18c>)
 80095c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80095c2:	4b1a      	ldr	r3, [pc, #104]	@ (800962c <pvPortMalloc+0x18c>)
 80095c4:	681a      	ldr	r2, [r3, #0]
 80095c6:	4b1b      	ldr	r3, [pc, #108]	@ (8009634 <pvPortMalloc+0x194>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	429a      	cmp	r2, r3
 80095cc:	d203      	bcs.n	80095d6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80095ce:	4b17      	ldr	r3, [pc, #92]	@ (800962c <pvPortMalloc+0x18c>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a18      	ldr	r2, [pc, #96]	@ (8009634 <pvPortMalloc+0x194>)
 80095d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80095d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d8:	685a      	ldr	r2, [r3, #4]
 80095da:	4b13      	ldr	r3, [pc, #76]	@ (8009628 <pvPortMalloc+0x188>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	431a      	orrs	r2, r3
 80095e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80095e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e6:	2200      	movs	r2, #0
 80095e8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80095ea:	4b13      	ldr	r3, [pc, #76]	@ (8009638 <pvPortMalloc+0x198>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	3301      	adds	r3, #1
 80095f0:	4a11      	ldr	r2, [pc, #68]	@ (8009638 <pvPortMalloc+0x198>)
 80095f2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80095f4:	f7ff f958 	bl	80088a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80095f8:	69fb      	ldr	r3, [r7, #28]
 80095fa:	f003 0307 	and.w	r3, r3, #7
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00b      	beq.n	800961a <pvPortMalloc+0x17a>
	__asm volatile
 8009602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009606:	f383 8811 	msr	BASEPRI, r3
 800960a:	f3bf 8f6f 	isb	sy
 800960e:	f3bf 8f4f 	dsb	sy
 8009612:	60fb      	str	r3, [r7, #12]
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop
 8009618:	e7fd      	b.n	8009616 <pvPortMalloc+0x176>
	return pvReturn;
 800961a:	69fb      	ldr	r3, [r7, #28]
}
 800961c:	4618      	mov	r0, r3
 800961e:	3728      	adds	r7, #40	@ 0x28
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}
 8009624:	200041a0 	.word	0x200041a0
 8009628:	200041b4 	.word	0x200041b4
 800962c:	200041a4 	.word	0x200041a4
 8009630:	20004198 	.word	0x20004198
 8009634:	200041a8 	.word	0x200041a8
 8009638:	200041ac 	.word	0x200041ac

0800963c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b086      	sub	sp, #24
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d04f      	beq.n	80096ee <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800964e:	2308      	movs	r3, #8
 8009650:	425b      	negs	r3, r3
 8009652:	697a      	ldr	r2, [r7, #20]
 8009654:	4413      	add	r3, r2
 8009656:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	685a      	ldr	r2, [r3, #4]
 8009660:	4b25      	ldr	r3, [pc, #148]	@ (80096f8 <vPortFree+0xbc>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4013      	ands	r3, r2
 8009666:	2b00      	cmp	r3, #0
 8009668:	d10b      	bne.n	8009682 <vPortFree+0x46>
	__asm volatile
 800966a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800966e:	f383 8811 	msr	BASEPRI, r3
 8009672:	f3bf 8f6f 	isb	sy
 8009676:	f3bf 8f4f 	dsb	sy
 800967a:	60fb      	str	r3, [r7, #12]
}
 800967c:	bf00      	nop
 800967e:	bf00      	nop
 8009680:	e7fd      	b.n	800967e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00b      	beq.n	80096a2 <vPortFree+0x66>
	__asm volatile
 800968a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800968e:	f383 8811 	msr	BASEPRI, r3
 8009692:	f3bf 8f6f 	isb	sy
 8009696:	f3bf 8f4f 	dsb	sy
 800969a:	60bb      	str	r3, [r7, #8]
}
 800969c:	bf00      	nop
 800969e:	bf00      	nop
 80096a0:	e7fd      	b.n	800969e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	685a      	ldr	r2, [r3, #4]
 80096a6:	4b14      	ldr	r3, [pc, #80]	@ (80096f8 <vPortFree+0xbc>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4013      	ands	r3, r2
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d01e      	beq.n	80096ee <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d11a      	bne.n	80096ee <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	685a      	ldr	r2, [r3, #4]
 80096bc:	4b0e      	ldr	r3, [pc, #56]	@ (80096f8 <vPortFree+0xbc>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	43db      	mvns	r3, r3
 80096c2:	401a      	ands	r2, r3
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80096c8:	f7ff f8e0 	bl	800888c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	685a      	ldr	r2, [r3, #4]
 80096d0:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <vPortFree+0xc0>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4413      	add	r3, r2
 80096d6:	4a09      	ldr	r2, [pc, #36]	@ (80096fc <vPortFree+0xc0>)
 80096d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80096da:	6938      	ldr	r0, [r7, #16]
 80096dc:	f000 f874 	bl	80097c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80096e0:	4b07      	ldr	r3, [pc, #28]	@ (8009700 <vPortFree+0xc4>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	3301      	adds	r3, #1
 80096e6:	4a06      	ldr	r2, [pc, #24]	@ (8009700 <vPortFree+0xc4>)
 80096e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80096ea:	f7ff f8dd 	bl	80088a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80096ee:	bf00      	nop
 80096f0:	3718      	adds	r7, #24
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
 80096f6:	bf00      	nop
 80096f8:	200041b4 	.word	0x200041b4
 80096fc:	200041a4 	.word	0x200041a4
 8009700:	200041b0 	.word	0x200041b0

08009704 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009704:	b480      	push	{r7}
 8009706:	b085      	sub	sp, #20
 8009708:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800970a:	f643 2398 	movw	r3, #15000	@ 0x3a98
 800970e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009710:	4b27      	ldr	r3, [pc, #156]	@ (80097b0 <prvHeapInit+0xac>)
 8009712:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f003 0307 	and.w	r3, r3, #7
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00c      	beq.n	8009738 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	3307      	adds	r3, #7
 8009722:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f023 0307 	bic.w	r3, r3, #7
 800972a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	4a1f      	ldr	r2, [pc, #124]	@ (80097b0 <prvHeapInit+0xac>)
 8009734:	4413      	add	r3, r2
 8009736:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800973c:	4a1d      	ldr	r2, [pc, #116]	@ (80097b4 <prvHeapInit+0xb0>)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009742:	4b1c      	ldr	r3, [pc, #112]	@ (80097b4 <prvHeapInit+0xb0>)
 8009744:	2200      	movs	r2, #0
 8009746:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	4413      	add	r3, r2
 800974e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009750:	2208      	movs	r2, #8
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	1a9b      	subs	r3, r3, r2
 8009756:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f023 0307 	bic.w	r3, r3, #7
 800975e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	4a15      	ldr	r2, [pc, #84]	@ (80097b8 <prvHeapInit+0xb4>)
 8009764:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009766:	4b14      	ldr	r3, [pc, #80]	@ (80097b8 <prvHeapInit+0xb4>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2200      	movs	r2, #0
 800976c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800976e:	4b12      	ldr	r3, [pc, #72]	@ (80097b8 <prvHeapInit+0xb4>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2200      	movs	r2, #0
 8009774:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	68fa      	ldr	r2, [r7, #12]
 800977e:	1ad2      	subs	r2, r2, r3
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009784:	4b0c      	ldr	r3, [pc, #48]	@ (80097b8 <prvHeapInit+0xb4>)
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	4a0a      	ldr	r2, [pc, #40]	@ (80097bc <prvHeapInit+0xb8>)
 8009792:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	4a09      	ldr	r2, [pc, #36]	@ (80097c0 <prvHeapInit+0xbc>)
 800979a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800979c:	4b09      	ldr	r3, [pc, #36]	@ (80097c4 <prvHeapInit+0xc0>)
 800979e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80097a2:	601a      	str	r2, [r3, #0]
}
 80097a4:	bf00      	nop
 80097a6:	3714      	adds	r7, #20
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bc80      	pop	{r7}
 80097ac:	4770      	bx	lr
 80097ae:	bf00      	nop
 80097b0:	20000700 	.word	0x20000700
 80097b4:	20004198 	.word	0x20004198
 80097b8:	200041a0 	.word	0x200041a0
 80097bc:	200041a8 	.word	0x200041a8
 80097c0:	200041a4 	.word	0x200041a4
 80097c4:	200041b4 	.word	0x200041b4

080097c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80097d0:	4b27      	ldr	r3, [pc, #156]	@ (8009870 <prvInsertBlockIntoFreeList+0xa8>)
 80097d2:	60fb      	str	r3, [r7, #12]
 80097d4:	e002      	b.n	80097dc <prvInsertBlockIntoFreeList+0x14>
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	60fb      	str	r3, [r7, #12]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d8f7      	bhi.n	80097d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	68ba      	ldr	r2, [r7, #8]
 80097f0:	4413      	add	r3, r2
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d108      	bne.n	800980a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	685a      	ldr	r2, [r3, #4]
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	441a      	add	r2, r3
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	68ba      	ldr	r2, [r7, #8]
 8009814:	441a      	add	r2, r3
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	429a      	cmp	r2, r3
 800981c:	d118      	bne.n	8009850 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681a      	ldr	r2, [r3, #0]
 8009822:	4b14      	ldr	r3, [pc, #80]	@ (8009874 <prvInsertBlockIntoFreeList+0xac>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	429a      	cmp	r2, r3
 8009828:	d00d      	beq.n	8009846 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685a      	ldr	r2, [r3, #4]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	441a      	add	r2, r3
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	601a      	str	r2, [r3, #0]
 8009844:	e008      	b.n	8009858 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009846:	4b0b      	ldr	r3, [pc, #44]	@ (8009874 <prvInsertBlockIntoFreeList+0xac>)
 8009848:	681a      	ldr	r2, [r3, #0]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	601a      	str	r2, [r3, #0]
 800984e:	e003      	b.n	8009858 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	429a      	cmp	r2, r3
 800985e:	d002      	beq.n	8009866 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	687a      	ldr	r2, [r7, #4]
 8009864:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009866:	bf00      	nop
 8009868:	3714      	adds	r7, #20
 800986a:	46bd      	mov	sp, r7
 800986c:	bc80      	pop	{r7}
 800986e:	4770      	bx	lr
 8009870:	20004198 	.word	0x20004198
 8009874:	200041a0 	.word	0x200041a0

08009878 <std>:
 8009878:	2300      	movs	r3, #0
 800987a:	b510      	push	{r4, lr}
 800987c:	4604      	mov	r4, r0
 800987e:	e9c0 3300 	strd	r3, r3, [r0]
 8009882:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009886:	6083      	str	r3, [r0, #8]
 8009888:	8181      	strh	r1, [r0, #12]
 800988a:	6643      	str	r3, [r0, #100]	@ 0x64
 800988c:	81c2      	strh	r2, [r0, #14]
 800988e:	6183      	str	r3, [r0, #24]
 8009890:	4619      	mov	r1, r3
 8009892:	2208      	movs	r2, #8
 8009894:	305c      	adds	r0, #92	@ 0x5c
 8009896:	f000 f9f9 	bl	8009c8c <memset>
 800989a:	4b0d      	ldr	r3, [pc, #52]	@ (80098d0 <std+0x58>)
 800989c:	6224      	str	r4, [r4, #32]
 800989e:	6263      	str	r3, [r4, #36]	@ 0x24
 80098a0:	4b0c      	ldr	r3, [pc, #48]	@ (80098d4 <std+0x5c>)
 80098a2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80098a4:	4b0c      	ldr	r3, [pc, #48]	@ (80098d8 <std+0x60>)
 80098a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80098a8:	4b0c      	ldr	r3, [pc, #48]	@ (80098dc <std+0x64>)
 80098aa:	6323      	str	r3, [r4, #48]	@ 0x30
 80098ac:	4b0c      	ldr	r3, [pc, #48]	@ (80098e0 <std+0x68>)
 80098ae:	429c      	cmp	r4, r3
 80098b0:	d006      	beq.n	80098c0 <std+0x48>
 80098b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80098b6:	4294      	cmp	r4, r2
 80098b8:	d002      	beq.n	80098c0 <std+0x48>
 80098ba:	33d0      	adds	r3, #208	@ 0xd0
 80098bc:	429c      	cmp	r4, r3
 80098be:	d105      	bne.n	80098cc <std+0x54>
 80098c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80098c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098c8:	f000 bab6 	b.w	8009e38 <__retarget_lock_init_recursive>
 80098cc:	bd10      	pop	{r4, pc}
 80098ce:	bf00      	nop
 80098d0:	08009add 	.word	0x08009add
 80098d4:	08009aff 	.word	0x08009aff
 80098d8:	08009b37 	.word	0x08009b37
 80098dc:	08009b5b 	.word	0x08009b5b
 80098e0:	200041b8 	.word	0x200041b8

080098e4 <stdio_exit_handler>:
 80098e4:	4a02      	ldr	r2, [pc, #8]	@ (80098f0 <stdio_exit_handler+0xc>)
 80098e6:	4903      	ldr	r1, [pc, #12]	@ (80098f4 <stdio_exit_handler+0x10>)
 80098e8:	4803      	ldr	r0, [pc, #12]	@ (80098f8 <stdio_exit_handler+0x14>)
 80098ea:	f000 b869 	b.w	80099c0 <_fwalk_sglue>
 80098ee:	bf00      	nop
 80098f0:	20000010 	.word	0x20000010
 80098f4:	0800a6cd 	.word	0x0800a6cd
 80098f8:	20000020 	.word	0x20000020

080098fc <cleanup_stdio>:
 80098fc:	6841      	ldr	r1, [r0, #4]
 80098fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009930 <cleanup_stdio+0x34>)
 8009900:	b510      	push	{r4, lr}
 8009902:	4299      	cmp	r1, r3
 8009904:	4604      	mov	r4, r0
 8009906:	d001      	beq.n	800990c <cleanup_stdio+0x10>
 8009908:	f000 fee0 	bl	800a6cc <_fflush_r>
 800990c:	68a1      	ldr	r1, [r4, #8]
 800990e:	4b09      	ldr	r3, [pc, #36]	@ (8009934 <cleanup_stdio+0x38>)
 8009910:	4299      	cmp	r1, r3
 8009912:	d002      	beq.n	800991a <cleanup_stdio+0x1e>
 8009914:	4620      	mov	r0, r4
 8009916:	f000 fed9 	bl	800a6cc <_fflush_r>
 800991a:	68e1      	ldr	r1, [r4, #12]
 800991c:	4b06      	ldr	r3, [pc, #24]	@ (8009938 <cleanup_stdio+0x3c>)
 800991e:	4299      	cmp	r1, r3
 8009920:	d004      	beq.n	800992c <cleanup_stdio+0x30>
 8009922:	4620      	mov	r0, r4
 8009924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009928:	f000 bed0 	b.w	800a6cc <_fflush_r>
 800992c:	bd10      	pop	{r4, pc}
 800992e:	bf00      	nop
 8009930:	200041b8 	.word	0x200041b8
 8009934:	20004220 	.word	0x20004220
 8009938:	20004288 	.word	0x20004288

0800993c <global_stdio_init.part.0>:
 800993c:	b510      	push	{r4, lr}
 800993e:	4b0b      	ldr	r3, [pc, #44]	@ (800996c <global_stdio_init.part.0+0x30>)
 8009940:	4c0b      	ldr	r4, [pc, #44]	@ (8009970 <global_stdio_init.part.0+0x34>)
 8009942:	4a0c      	ldr	r2, [pc, #48]	@ (8009974 <global_stdio_init.part.0+0x38>)
 8009944:	4620      	mov	r0, r4
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	2104      	movs	r1, #4
 800994a:	2200      	movs	r2, #0
 800994c:	f7ff ff94 	bl	8009878 <std>
 8009950:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009954:	2201      	movs	r2, #1
 8009956:	2109      	movs	r1, #9
 8009958:	f7ff ff8e 	bl	8009878 <std>
 800995c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009960:	2202      	movs	r2, #2
 8009962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009966:	2112      	movs	r1, #18
 8009968:	f7ff bf86 	b.w	8009878 <std>
 800996c:	200042f0 	.word	0x200042f0
 8009970:	200041b8 	.word	0x200041b8
 8009974:	080098e5 	.word	0x080098e5

08009978 <__sfp_lock_acquire>:
 8009978:	4801      	ldr	r0, [pc, #4]	@ (8009980 <__sfp_lock_acquire+0x8>)
 800997a:	f000 ba5e 	b.w	8009e3a <__retarget_lock_acquire_recursive>
 800997e:	bf00      	nop
 8009980:	200042f9 	.word	0x200042f9

08009984 <__sfp_lock_release>:
 8009984:	4801      	ldr	r0, [pc, #4]	@ (800998c <__sfp_lock_release+0x8>)
 8009986:	f000 ba59 	b.w	8009e3c <__retarget_lock_release_recursive>
 800998a:	bf00      	nop
 800998c:	200042f9 	.word	0x200042f9

08009990 <__sinit>:
 8009990:	b510      	push	{r4, lr}
 8009992:	4604      	mov	r4, r0
 8009994:	f7ff fff0 	bl	8009978 <__sfp_lock_acquire>
 8009998:	6a23      	ldr	r3, [r4, #32]
 800999a:	b11b      	cbz	r3, 80099a4 <__sinit+0x14>
 800999c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099a0:	f7ff bff0 	b.w	8009984 <__sfp_lock_release>
 80099a4:	4b04      	ldr	r3, [pc, #16]	@ (80099b8 <__sinit+0x28>)
 80099a6:	6223      	str	r3, [r4, #32]
 80099a8:	4b04      	ldr	r3, [pc, #16]	@ (80099bc <__sinit+0x2c>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d1f5      	bne.n	800999c <__sinit+0xc>
 80099b0:	f7ff ffc4 	bl	800993c <global_stdio_init.part.0>
 80099b4:	e7f2      	b.n	800999c <__sinit+0xc>
 80099b6:	bf00      	nop
 80099b8:	080098fd 	.word	0x080098fd
 80099bc:	200042f0 	.word	0x200042f0

080099c0 <_fwalk_sglue>:
 80099c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099c4:	4607      	mov	r7, r0
 80099c6:	4688      	mov	r8, r1
 80099c8:	4614      	mov	r4, r2
 80099ca:	2600      	movs	r6, #0
 80099cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80099d0:	f1b9 0901 	subs.w	r9, r9, #1
 80099d4:	d505      	bpl.n	80099e2 <_fwalk_sglue+0x22>
 80099d6:	6824      	ldr	r4, [r4, #0]
 80099d8:	2c00      	cmp	r4, #0
 80099da:	d1f7      	bne.n	80099cc <_fwalk_sglue+0xc>
 80099dc:	4630      	mov	r0, r6
 80099de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099e2:	89ab      	ldrh	r3, [r5, #12]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d907      	bls.n	80099f8 <_fwalk_sglue+0x38>
 80099e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099ec:	3301      	adds	r3, #1
 80099ee:	d003      	beq.n	80099f8 <_fwalk_sglue+0x38>
 80099f0:	4629      	mov	r1, r5
 80099f2:	4638      	mov	r0, r7
 80099f4:	47c0      	blx	r8
 80099f6:	4306      	orrs	r6, r0
 80099f8:	3568      	adds	r5, #104	@ 0x68
 80099fa:	e7e9      	b.n	80099d0 <_fwalk_sglue+0x10>

080099fc <iprintf>:
 80099fc:	b40f      	push	{r0, r1, r2, r3}
 80099fe:	b507      	push	{r0, r1, r2, lr}
 8009a00:	4906      	ldr	r1, [pc, #24]	@ (8009a1c <iprintf+0x20>)
 8009a02:	ab04      	add	r3, sp, #16
 8009a04:	6808      	ldr	r0, [r1, #0]
 8009a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a0a:	6881      	ldr	r1, [r0, #8]
 8009a0c:	9301      	str	r3, [sp, #4]
 8009a0e:	f000 fb35 	bl	800a07c <_vfiprintf_r>
 8009a12:	b003      	add	sp, #12
 8009a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a18:	b004      	add	sp, #16
 8009a1a:	4770      	bx	lr
 8009a1c:	2000001c 	.word	0x2000001c

08009a20 <_puts_r>:
 8009a20:	6a03      	ldr	r3, [r0, #32]
 8009a22:	b570      	push	{r4, r5, r6, lr}
 8009a24:	4605      	mov	r5, r0
 8009a26:	460e      	mov	r6, r1
 8009a28:	6884      	ldr	r4, [r0, #8]
 8009a2a:	b90b      	cbnz	r3, 8009a30 <_puts_r+0x10>
 8009a2c:	f7ff ffb0 	bl	8009990 <__sinit>
 8009a30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a32:	07db      	lsls	r3, r3, #31
 8009a34:	d405      	bmi.n	8009a42 <_puts_r+0x22>
 8009a36:	89a3      	ldrh	r3, [r4, #12]
 8009a38:	0598      	lsls	r0, r3, #22
 8009a3a:	d402      	bmi.n	8009a42 <_puts_r+0x22>
 8009a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a3e:	f000 f9fc 	bl	8009e3a <__retarget_lock_acquire_recursive>
 8009a42:	89a3      	ldrh	r3, [r4, #12]
 8009a44:	0719      	lsls	r1, r3, #28
 8009a46:	d502      	bpl.n	8009a4e <_puts_r+0x2e>
 8009a48:	6923      	ldr	r3, [r4, #16]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d135      	bne.n	8009aba <_puts_r+0x9a>
 8009a4e:	4621      	mov	r1, r4
 8009a50:	4628      	mov	r0, r5
 8009a52:	f000 f8c5 	bl	8009be0 <__swsetup_r>
 8009a56:	b380      	cbz	r0, 8009aba <_puts_r+0x9a>
 8009a58:	f04f 35ff 	mov.w	r5, #4294967295
 8009a5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a5e:	07da      	lsls	r2, r3, #31
 8009a60:	d405      	bmi.n	8009a6e <_puts_r+0x4e>
 8009a62:	89a3      	ldrh	r3, [r4, #12]
 8009a64:	059b      	lsls	r3, r3, #22
 8009a66:	d402      	bmi.n	8009a6e <_puts_r+0x4e>
 8009a68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a6a:	f000 f9e7 	bl	8009e3c <__retarget_lock_release_recursive>
 8009a6e:	4628      	mov	r0, r5
 8009a70:	bd70      	pop	{r4, r5, r6, pc}
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	da04      	bge.n	8009a80 <_puts_r+0x60>
 8009a76:	69a2      	ldr	r2, [r4, #24]
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	dc17      	bgt.n	8009aac <_puts_r+0x8c>
 8009a7c:	290a      	cmp	r1, #10
 8009a7e:	d015      	beq.n	8009aac <_puts_r+0x8c>
 8009a80:	6823      	ldr	r3, [r4, #0]
 8009a82:	1c5a      	adds	r2, r3, #1
 8009a84:	6022      	str	r2, [r4, #0]
 8009a86:	7019      	strb	r1, [r3, #0]
 8009a88:	68a3      	ldr	r3, [r4, #8]
 8009a8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a8e:	3b01      	subs	r3, #1
 8009a90:	60a3      	str	r3, [r4, #8]
 8009a92:	2900      	cmp	r1, #0
 8009a94:	d1ed      	bne.n	8009a72 <_puts_r+0x52>
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	da11      	bge.n	8009abe <_puts_r+0x9e>
 8009a9a:	4622      	mov	r2, r4
 8009a9c:	210a      	movs	r1, #10
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	f000 f85f 	bl	8009b62 <__swbuf_r>
 8009aa4:	3001      	adds	r0, #1
 8009aa6:	d0d7      	beq.n	8009a58 <_puts_r+0x38>
 8009aa8:	250a      	movs	r5, #10
 8009aaa:	e7d7      	b.n	8009a5c <_puts_r+0x3c>
 8009aac:	4622      	mov	r2, r4
 8009aae:	4628      	mov	r0, r5
 8009ab0:	f000 f857 	bl	8009b62 <__swbuf_r>
 8009ab4:	3001      	adds	r0, #1
 8009ab6:	d1e7      	bne.n	8009a88 <_puts_r+0x68>
 8009ab8:	e7ce      	b.n	8009a58 <_puts_r+0x38>
 8009aba:	3e01      	subs	r6, #1
 8009abc:	e7e4      	b.n	8009a88 <_puts_r+0x68>
 8009abe:	6823      	ldr	r3, [r4, #0]
 8009ac0:	1c5a      	adds	r2, r3, #1
 8009ac2:	6022      	str	r2, [r4, #0]
 8009ac4:	220a      	movs	r2, #10
 8009ac6:	701a      	strb	r2, [r3, #0]
 8009ac8:	e7ee      	b.n	8009aa8 <_puts_r+0x88>
	...

08009acc <puts>:
 8009acc:	4b02      	ldr	r3, [pc, #8]	@ (8009ad8 <puts+0xc>)
 8009ace:	4601      	mov	r1, r0
 8009ad0:	6818      	ldr	r0, [r3, #0]
 8009ad2:	f7ff bfa5 	b.w	8009a20 <_puts_r>
 8009ad6:	bf00      	nop
 8009ad8:	2000001c 	.word	0x2000001c

08009adc <__sread>:
 8009adc:	b510      	push	{r4, lr}
 8009ade:	460c      	mov	r4, r1
 8009ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ae4:	f000 f95a 	bl	8009d9c <_read_r>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	bfab      	itete	ge
 8009aec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009aee:	89a3      	ldrhlt	r3, [r4, #12]
 8009af0:	181b      	addge	r3, r3, r0
 8009af2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009af6:	bfac      	ite	ge
 8009af8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009afa:	81a3      	strhlt	r3, [r4, #12]
 8009afc:	bd10      	pop	{r4, pc}

08009afe <__swrite>:
 8009afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b02:	461f      	mov	r7, r3
 8009b04:	898b      	ldrh	r3, [r1, #12]
 8009b06:	4605      	mov	r5, r0
 8009b08:	05db      	lsls	r3, r3, #23
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	4616      	mov	r6, r2
 8009b0e:	d505      	bpl.n	8009b1c <__swrite+0x1e>
 8009b10:	2302      	movs	r3, #2
 8009b12:	2200      	movs	r2, #0
 8009b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b18:	f000 f92e 	bl	8009d78 <_lseek_r>
 8009b1c:	89a3      	ldrh	r3, [r4, #12]
 8009b1e:	4632      	mov	r2, r6
 8009b20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009b24:	81a3      	strh	r3, [r4, #12]
 8009b26:	4628      	mov	r0, r5
 8009b28:	463b      	mov	r3, r7
 8009b2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b32:	f000 b945 	b.w	8009dc0 <_write_r>

08009b36 <__sseek>:
 8009b36:	b510      	push	{r4, lr}
 8009b38:	460c      	mov	r4, r1
 8009b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b3e:	f000 f91b 	bl	8009d78 <_lseek_r>
 8009b42:	1c43      	adds	r3, r0, #1
 8009b44:	89a3      	ldrh	r3, [r4, #12]
 8009b46:	bf15      	itete	ne
 8009b48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009b4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009b4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009b52:	81a3      	strheq	r3, [r4, #12]
 8009b54:	bf18      	it	ne
 8009b56:	81a3      	strhne	r3, [r4, #12]
 8009b58:	bd10      	pop	{r4, pc}

08009b5a <__sclose>:
 8009b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b5e:	f000 b89d 	b.w	8009c9c <_close_r>

08009b62 <__swbuf_r>:
 8009b62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b64:	460e      	mov	r6, r1
 8009b66:	4614      	mov	r4, r2
 8009b68:	4605      	mov	r5, r0
 8009b6a:	b118      	cbz	r0, 8009b74 <__swbuf_r+0x12>
 8009b6c:	6a03      	ldr	r3, [r0, #32]
 8009b6e:	b90b      	cbnz	r3, 8009b74 <__swbuf_r+0x12>
 8009b70:	f7ff ff0e 	bl	8009990 <__sinit>
 8009b74:	69a3      	ldr	r3, [r4, #24]
 8009b76:	60a3      	str	r3, [r4, #8]
 8009b78:	89a3      	ldrh	r3, [r4, #12]
 8009b7a:	071a      	lsls	r2, r3, #28
 8009b7c:	d501      	bpl.n	8009b82 <__swbuf_r+0x20>
 8009b7e:	6923      	ldr	r3, [r4, #16]
 8009b80:	b943      	cbnz	r3, 8009b94 <__swbuf_r+0x32>
 8009b82:	4621      	mov	r1, r4
 8009b84:	4628      	mov	r0, r5
 8009b86:	f000 f82b 	bl	8009be0 <__swsetup_r>
 8009b8a:	b118      	cbz	r0, 8009b94 <__swbuf_r+0x32>
 8009b8c:	f04f 37ff 	mov.w	r7, #4294967295
 8009b90:	4638      	mov	r0, r7
 8009b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b94:	6823      	ldr	r3, [r4, #0]
 8009b96:	6922      	ldr	r2, [r4, #16]
 8009b98:	b2f6      	uxtb	r6, r6
 8009b9a:	1a98      	subs	r0, r3, r2
 8009b9c:	6963      	ldr	r3, [r4, #20]
 8009b9e:	4637      	mov	r7, r6
 8009ba0:	4283      	cmp	r3, r0
 8009ba2:	dc05      	bgt.n	8009bb0 <__swbuf_r+0x4e>
 8009ba4:	4621      	mov	r1, r4
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	f000 fd90 	bl	800a6cc <_fflush_r>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	d1ed      	bne.n	8009b8c <__swbuf_r+0x2a>
 8009bb0:	68a3      	ldr	r3, [r4, #8]
 8009bb2:	3b01      	subs	r3, #1
 8009bb4:	60a3      	str	r3, [r4, #8]
 8009bb6:	6823      	ldr	r3, [r4, #0]
 8009bb8:	1c5a      	adds	r2, r3, #1
 8009bba:	6022      	str	r2, [r4, #0]
 8009bbc:	701e      	strb	r6, [r3, #0]
 8009bbe:	6962      	ldr	r2, [r4, #20]
 8009bc0:	1c43      	adds	r3, r0, #1
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d004      	beq.n	8009bd0 <__swbuf_r+0x6e>
 8009bc6:	89a3      	ldrh	r3, [r4, #12]
 8009bc8:	07db      	lsls	r3, r3, #31
 8009bca:	d5e1      	bpl.n	8009b90 <__swbuf_r+0x2e>
 8009bcc:	2e0a      	cmp	r6, #10
 8009bce:	d1df      	bne.n	8009b90 <__swbuf_r+0x2e>
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	4628      	mov	r0, r5
 8009bd4:	f000 fd7a 	bl	800a6cc <_fflush_r>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	d0d9      	beq.n	8009b90 <__swbuf_r+0x2e>
 8009bdc:	e7d6      	b.n	8009b8c <__swbuf_r+0x2a>
	...

08009be0 <__swsetup_r>:
 8009be0:	b538      	push	{r3, r4, r5, lr}
 8009be2:	4b29      	ldr	r3, [pc, #164]	@ (8009c88 <__swsetup_r+0xa8>)
 8009be4:	4605      	mov	r5, r0
 8009be6:	6818      	ldr	r0, [r3, #0]
 8009be8:	460c      	mov	r4, r1
 8009bea:	b118      	cbz	r0, 8009bf4 <__swsetup_r+0x14>
 8009bec:	6a03      	ldr	r3, [r0, #32]
 8009bee:	b90b      	cbnz	r3, 8009bf4 <__swsetup_r+0x14>
 8009bf0:	f7ff fece 	bl	8009990 <__sinit>
 8009bf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bf8:	0719      	lsls	r1, r3, #28
 8009bfa:	d422      	bmi.n	8009c42 <__swsetup_r+0x62>
 8009bfc:	06da      	lsls	r2, r3, #27
 8009bfe:	d407      	bmi.n	8009c10 <__swsetup_r+0x30>
 8009c00:	2209      	movs	r2, #9
 8009c02:	602a      	str	r2, [r5, #0]
 8009c04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c08:	f04f 30ff 	mov.w	r0, #4294967295
 8009c0c:	81a3      	strh	r3, [r4, #12]
 8009c0e:	e033      	b.n	8009c78 <__swsetup_r+0x98>
 8009c10:	0758      	lsls	r0, r3, #29
 8009c12:	d512      	bpl.n	8009c3a <__swsetup_r+0x5a>
 8009c14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c16:	b141      	cbz	r1, 8009c2a <__swsetup_r+0x4a>
 8009c18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c1c:	4299      	cmp	r1, r3
 8009c1e:	d002      	beq.n	8009c26 <__swsetup_r+0x46>
 8009c20:	4628      	mov	r0, r5
 8009c22:	f000 f90d 	bl	8009e40 <_free_r>
 8009c26:	2300      	movs	r3, #0
 8009c28:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c2a:	89a3      	ldrh	r3, [r4, #12]
 8009c2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c30:	81a3      	strh	r3, [r4, #12]
 8009c32:	2300      	movs	r3, #0
 8009c34:	6063      	str	r3, [r4, #4]
 8009c36:	6923      	ldr	r3, [r4, #16]
 8009c38:	6023      	str	r3, [r4, #0]
 8009c3a:	89a3      	ldrh	r3, [r4, #12]
 8009c3c:	f043 0308 	orr.w	r3, r3, #8
 8009c40:	81a3      	strh	r3, [r4, #12]
 8009c42:	6923      	ldr	r3, [r4, #16]
 8009c44:	b94b      	cbnz	r3, 8009c5a <__swsetup_r+0x7a>
 8009c46:	89a3      	ldrh	r3, [r4, #12]
 8009c48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c50:	d003      	beq.n	8009c5a <__swsetup_r+0x7a>
 8009c52:	4621      	mov	r1, r4
 8009c54:	4628      	mov	r0, r5
 8009c56:	f000 fd86 	bl	800a766 <__smakebuf_r>
 8009c5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c5e:	f013 0201 	ands.w	r2, r3, #1
 8009c62:	d00a      	beq.n	8009c7a <__swsetup_r+0x9a>
 8009c64:	2200      	movs	r2, #0
 8009c66:	60a2      	str	r2, [r4, #8]
 8009c68:	6962      	ldr	r2, [r4, #20]
 8009c6a:	4252      	negs	r2, r2
 8009c6c:	61a2      	str	r2, [r4, #24]
 8009c6e:	6922      	ldr	r2, [r4, #16]
 8009c70:	b942      	cbnz	r2, 8009c84 <__swsetup_r+0xa4>
 8009c72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c76:	d1c5      	bne.n	8009c04 <__swsetup_r+0x24>
 8009c78:	bd38      	pop	{r3, r4, r5, pc}
 8009c7a:	0799      	lsls	r1, r3, #30
 8009c7c:	bf58      	it	pl
 8009c7e:	6962      	ldrpl	r2, [r4, #20]
 8009c80:	60a2      	str	r2, [r4, #8]
 8009c82:	e7f4      	b.n	8009c6e <__swsetup_r+0x8e>
 8009c84:	2000      	movs	r0, #0
 8009c86:	e7f7      	b.n	8009c78 <__swsetup_r+0x98>
 8009c88:	2000001c 	.word	0x2000001c

08009c8c <memset>:
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	4402      	add	r2, r0
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d100      	bne.n	8009c96 <memset+0xa>
 8009c94:	4770      	bx	lr
 8009c96:	f803 1b01 	strb.w	r1, [r3], #1
 8009c9a:	e7f9      	b.n	8009c90 <memset+0x4>

08009c9c <_close_r>:
 8009c9c:	b538      	push	{r3, r4, r5, lr}
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	4d05      	ldr	r5, [pc, #20]	@ (8009cb8 <_close_r+0x1c>)
 8009ca2:	4604      	mov	r4, r0
 8009ca4:	4608      	mov	r0, r1
 8009ca6:	602b      	str	r3, [r5, #0]
 8009ca8:	f7f7 fbcb 	bl	8001442 <_close>
 8009cac:	1c43      	adds	r3, r0, #1
 8009cae:	d102      	bne.n	8009cb6 <_close_r+0x1a>
 8009cb0:	682b      	ldr	r3, [r5, #0]
 8009cb2:	b103      	cbz	r3, 8009cb6 <_close_r+0x1a>
 8009cb4:	6023      	str	r3, [r4, #0]
 8009cb6:	bd38      	pop	{r3, r4, r5, pc}
 8009cb8:	200042f4 	.word	0x200042f4

08009cbc <_reclaim_reent>:
 8009cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8009d74 <_reclaim_reent+0xb8>)
 8009cbe:	b570      	push	{r4, r5, r6, lr}
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4604      	mov	r4, r0
 8009cc4:	4283      	cmp	r3, r0
 8009cc6:	d053      	beq.n	8009d70 <_reclaim_reent+0xb4>
 8009cc8:	69c3      	ldr	r3, [r0, #28]
 8009cca:	b31b      	cbz	r3, 8009d14 <_reclaim_reent+0x58>
 8009ccc:	68db      	ldr	r3, [r3, #12]
 8009cce:	b163      	cbz	r3, 8009cea <_reclaim_reent+0x2e>
 8009cd0:	2500      	movs	r5, #0
 8009cd2:	69e3      	ldr	r3, [r4, #28]
 8009cd4:	68db      	ldr	r3, [r3, #12]
 8009cd6:	5959      	ldr	r1, [r3, r5]
 8009cd8:	b9b1      	cbnz	r1, 8009d08 <_reclaim_reent+0x4c>
 8009cda:	3504      	adds	r5, #4
 8009cdc:	2d80      	cmp	r5, #128	@ 0x80
 8009cde:	d1f8      	bne.n	8009cd2 <_reclaim_reent+0x16>
 8009ce0:	69e3      	ldr	r3, [r4, #28]
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	68d9      	ldr	r1, [r3, #12]
 8009ce6:	f000 f8ab 	bl	8009e40 <_free_r>
 8009cea:	69e3      	ldr	r3, [r4, #28]
 8009cec:	6819      	ldr	r1, [r3, #0]
 8009cee:	b111      	cbz	r1, 8009cf6 <_reclaim_reent+0x3a>
 8009cf0:	4620      	mov	r0, r4
 8009cf2:	f000 f8a5 	bl	8009e40 <_free_r>
 8009cf6:	69e3      	ldr	r3, [r4, #28]
 8009cf8:	689d      	ldr	r5, [r3, #8]
 8009cfa:	b15d      	cbz	r5, 8009d14 <_reclaim_reent+0x58>
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	4620      	mov	r0, r4
 8009d00:	682d      	ldr	r5, [r5, #0]
 8009d02:	f000 f89d 	bl	8009e40 <_free_r>
 8009d06:	e7f8      	b.n	8009cfa <_reclaim_reent+0x3e>
 8009d08:	680e      	ldr	r6, [r1, #0]
 8009d0a:	4620      	mov	r0, r4
 8009d0c:	f000 f898 	bl	8009e40 <_free_r>
 8009d10:	4631      	mov	r1, r6
 8009d12:	e7e1      	b.n	8009cd8 <_reclaim_reent+0x1c>
 8009d14:	6961      	ldr	r1, [r4, #20]
 8009d16:	b111      	cbz	r1, 8009d1e <_reclaim_reent+0x62>
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f000 f891 	bl	8009e40 <_free_r>
 8009d1e:	69e1      	ldr	r1, [r4, #28]
 8009d20:	b111      	cbz	r1, 8009d28 <_reclaim_reent+0x6c>
 8009d22:	4620      	mov	r0, r4
 8009d24:	f000 f88c 	bl	8009e40 <_free_r>
 8009d28:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009d2a:	b111      	cbz	r1, 8009d32 <_reclaim_reent+0x76>
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	f000 f887 	bl	8009e40 <_free_r>
 8009d32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d34:	b111      	cbz	r1, 8009d3c <_reclaim_reent+0x80>
 8009d36:	4620      	mov	r0, r4
 8009d38:	f000 f882 	bl	8009e40 <_free_r>
 8009d3c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009d3e:	b111      	cbz	r1, 8009d46 <_reclaim_reent+0x8a>
 8009d40:	4620      	mov	r0, r4
 8009d42:	f000 f87d 	bl	8009e40 <_free_r>
 8009d46:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009d48:	b111      	cbz	r1, 8009d50 <_reclaim_reent+0x94>
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	f000 f878 	bl	8009e40 <_free_r>
 8009d50:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009d52:	b111      	cbz	r1, 8009d5a <_reclaim_reent+0x9e>
 8009d54:	4620      	mov	r0, r4
 8009d56:	f000 f873 	bl	8009e40 <_free_r>
 8009d5a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009d5c:	b111      	cbz	r1, 8009d64 <_reclaim_reent+0xa8>
 8009d5e:	4620      	mov	r0, r4
 8009d60:	f000 f86e 	bl	8009e40 <_free_r>
 8009d64:	6a23      	ldr	r3, [r4, #32]
 8009d66:	b11b      	cbz	r3, 8009d70 <_reclaim_reent+0xb4>
 8009d68:	4620      	mov	r0, r4
 8009d6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009d6e:	4718      	bx	r3
 8009d70:	bd70      	pop	{r4, r5, r6, pc}
 8009d72:	bf00      	nop
 8009d74:	2000001c 	.word	0x2000001c

08009d78 <_lseek_r>:
 8009d78:	b538      	push	{r3, r4, r5, lr}
 8009d7a:	4604      	mov	r4, r0
 8009d7c:	4608      	mov	r0, r1
 8009d7e:	4611      	mov	r1, r2
 8009d80:	2200      	movs	r2, #0
 8009d82:	4d05      	ldr	r5, [pc, #20]	@ (8009d98 <_lseek_r+0x20>)
 8009d84:	602a      	str	r2, [r5, #0]
 8009d86:	461a      	mov	r2, r3
 8009d88:	f7f7 fb7f 	bl	800148a <_lseek>
 8009d8c:	1c43      	adds	r3, r0, #1
 8009d8e:	d102      	bne.n	8009d96 <_lseek_r+0x1e>
 8009d90:	682b      	ldr	r3, [r5, #0]
 8009d92:	b103      	cbz	r3, 8009d96 <_lseek_r+0x1e>
 8009d94:	6023      	str	r3, [r4, #0]
 8009d96:	bd38      	pop	{r3, r4, r5, pc}
 8009d98:	200042f4 	.word	0x200042f4

08009d9c <_read_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	4604      	mov	r4, r0
 8009da0:	4608      	mov	r0, r1
 8009da2:	4611      	mov	r1, r2
 8009da4:	2200      	movs	r2, #0
 8009da6:	4d05      	ldr	r5, [pc, #20]	@ (8009dbc <_read_r+0x20>)
 8009da8:	602a      	str	r2, [r5, #0]
 8009daa:	461a      	mov	r2, r3
 8009dac:	f7f7 fb10 	bl	80013d0 <_read>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d102      	bne.n	8009dba <_read_r+0x1e>
 8009db4:	682b      	ldr	r3, [r5, #0]
 8009db6:	b103      	cbz	r3, 8009dba <_read_r+0x1e>
 8009db8:	6023      	str	r3, [r4, #0]
 8009dba:	bd38      	pop	{r3, r4, r5, pc}
 8009dbc:	200042f4 	.word	0x200042f4

08009dc0 <_write_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4604      	mov	r4, r0
 8009dc4:	4608      	mov	r0, r1
 8009dc6:	4611      	mov	r1, r2
 8009dc8:	2200      	movs	r2, #0
 8009dca:	4d05      	ldr	r5, [pc, #20]	@ (8009de0 <_write_r+0x20>)
 8009dcc:	602a      	str	r2, [r5, #0]
 8009dce:	461a      	mov	r2, r3
 8009dd0:	f7f7 fb1b 	bl	800140a <_write>
 8009dd4:	1c43      	adds	r3, r0, #1
 8009dd6:	d102      	bne.n	8009dde <_write_r+0x1e>
 8009dd8:	682b      	ldr	r3, [r5, #0]
 8009dda:	b103      	cbz	r3, 8009dde <_write_r+0x1e>
 8009ddc:	6023      	str	r3, [r4, #0]
 8009dde:	bd38      	pop	{r3, r4, r5, pc}
 8009de0:	200042f4 	.word	0x200042f4

08009de4 <__errno>:
 8009de4:	4b01      	ldr	r3, [pc, #4]	@ (8009dec <__errno+0x8>)
 8009de6:	6818      	ldr	r0, [r3, #0]
 8009de8:	4770      	bx	lr
 8009dea:	bf00      	nop
 8009dec:	2000001c 	.word	0x2000001c

08009df0 <__libc_init_array>:
 8009df0:	b570      	push	{r4, r5, r6, lr}
 8009df2:	2600      	movs	r6, #0
 8009df4:	4d0c      	ldr	r5, [pc, #48]	@ (8009e28 <__libc_init_array+0x38>)
 8009df6:	4c0d      	ldr	r4, [pc, #52]	@ (8009e2c <__libc_init_array+0x3c>)
 8009df8:	1b64      	subs	r4, r4, r5
 8009dfa:	10a4      	asrs	r4, r4, #2
 8009dfc:	42a6      	cmp	r6, r4
 8009dfe:	d109      	bne.n	8009e14 <__libc_init_array+0x24>
 8009e00:	f000 fd2e 	bl	800a860 <_init>
 8009e04:	2600      	movs	r6, #0
 8009e06:	4d0a      	ldr	r5, [pc, #40]	@ (8009e30 <__libc_init_array+0x40>)
 8009e08:	4c0a      	ldr	r4, [pc, #40]	@ (8009e34 <__libc_init_array+0x44>)
 8009e0a:	1b64      	subs	r4, r4, r5
 8009e0c:	10a4      	asrs	r4, r4, #2
 8009e0e:	42a6      	cmp	r6, r4
 8009e10:	d105      	bne.n	8009e1e <__libc_init_array+0x2e>
 8009e12:	bd70      	pop	{r4, r5, r6, pc}
 8009e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e18:	4798      	blx	r3
 8009e1a:	3601      	adds	r6, #1
 8009e1c:	e7ee      	b.n	8009dfc <__libc_init_array+0xc>
 8009e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e22:	4798      	blx	r3
 8009e24:	3601      	adds	r6, #1
 8009e26:	e7f2      	b.n	8009e0e <__libc_init_array+0x1e>
 8009e28:	0800aabc 	.word	0x0800aabc
 8009e2c:	0800aabc 	.word	0x0800aabc
 8009e30:	0800aabc 	.word	0x0800aabc
 8009e34:	0800aac0 	.word	0x0800aac0

08009e38 <__retarget_lock_init_recursive>:
 8009e38:	4770      	bx	lr

08009e3a <__retarget_lock_acquire_recursive>:
 8009e3a:	4770      	bx	lr

08009e3c <__retarget_lock_release_recursive>:
 8009e3c:	4770      	bx	lr
	...

08009e40 <_free_r>:
 8009e40:	b538      	push	{r3, r4, r5, lr}
 8009e42:	4605      	mov	r5, r0
 8009e44:	2900      	cmp	r1, #0
 8009e46:	d040      	beq.n	8009eca <_free_r+0x8a>
 8009e48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e4c:	1f0c      	subs	r4, r1, #4
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	bfb8      	it	lt
 8009e52:	18e4      	addlt	r4, r4, r3
 8009e54:	f000 f8de 	bl	800a014 <__malloc_lock>
 8009e58:	4a1c      	ldr	r2, [pc, #112]	@ (8009ecc <_free_r+0x8c>)
 8009e5a:	6813      	ldr	r3, [r2, #0]
 8009e5c:	b933      	cbnz	r3, 8009e6c <_free_r+0x2c>
 8009e5e:	6063      	str	r3, [r4, #4]
 8009e60:	6014      	str	r4, [r2, #0]
 8009e62:	4628      	mov	r0, r5
 8009e64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e68:	f000 b8da 	b.w	800a020 <__malloc_unlock>
 8009e6c:	42a3      	cmp	r3, r4
 8009e6e:	d908      	bls.n	8009e82 <_free_r+0x42>
 8009e70:	6820      	ldr	r0, [r4, #0]
 8009e72:	1821      	adds	r1, r4, r0
 8009e74:	428b      	cmp	r3, r1
 8009e76:	bf01      	itttt	eq
 8009e78:	6819      	ldreq	r1, [r3, #0]
 8009e7a:	685b      	ldreq	r3, [r3, #4]
 8009e7c:	1809      	addeq	r1, r1, r0
 8009e7e:	6021      	streq	r1, [r4, #0]
 8009e80:	e7ed      	b.n	8009e5e <_free_r+0x1e>
 8009e82:	461a      	mov	r2, r3
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	b10b      	cbz	r3, 8009e8c <_free_r+0x4c>
 8009e88:	42a3      	cmp	r3, r4
 8009e8a:	d9fa      	bls.n	8009e82 <_free_r+0x42>
 8009e8c:	6811      	ldr	r1, [r2, #0]
 8009e8e:	1850      	adds	r0, r2, r1
 8009e90:	42a0      	cmp	r0, r4
 8009e92:	d10b      	bne.n	8009eac <_free_r+0x6c>
 8009e94:	6820      	ldr	r0, [r4, #0]
 8009e96:	4401      	add	r1, r0
 8009e98:	1850      	adds	r0, r2, r1
 8009e9a:	4283      	cmp	r3, r0
 8009e9c:	6011      	str	r1, [r2, #0]
 8009e9e:	d1e0      	bne.n	8009e62 <_free_r+0x22>
 8009ea0:	6818      	ldr	r0, [r3, #0]
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	4408      	add	r0, r1
 8009ea6:	6010      	str	r0, [r2, #0]
 8009ea8:	6053      	str	r3, [r2, #4]
 8009eaa:	e7da      	b.n	8009e62 <_free_r+0x22>
 8009eac:	d902      	bls.n	8009eb4 <_free_r+0x74>
 8009eae:	230c      	movs	r3, #12
 8009eb0:	602b      	str	r3, [r5, #0]
 8009eb2:	e7d6      	b.n	8009e62 <_free_r+0x22>
 8009eb4:	6820      	ldr	r0, [r4, #0]
 8009eb6:	1821      	adds	r1, r4, r0
 8009eb8:	428b      	cmp	r3, r1
 8009eba:	bf01      	itttt	eq
 8009ebc:	6819      	ldreq	r1, [r3, #0]
 8009ebe:	685b      	ldreq	r3, [r3, #4]
 8009ec0:	1809      	addeq	r1, r1, r0
 8009ec2:	6021      	streq	r1, [r4, #0]
 8009ec4:	6063      	str	r3, [r4, #4]
 8009ec6:	6054      	str	r4, [r2, #4]
 8009ec8:	e7cb      	b.n	8009e62 <_free_r+0x22>
 8009eca:	bd38      	pop	{r3, r4, r5, pc}
 8009ecc:	20004300 	.word	0x20004300

08009ed0 <sbrk_aligned>:
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	4e0f      	ldr	r6, [pc, #60]	@ (8009f10 <sbrk_aligned+0x40>)
 8009ed4:	460c      	mov	r4, r1
 8009ed6:	6831      	ldr	r1, [r6, #0]
 8009ed8:	4605      	mov	r5, r0
 8009eda:	b911      	cbnz	r1, 8009ee2 <sbrk_aligned+0x12>
 8009edc:	f000 fca2 	bl	800a824 <_sbrk_r>
 8009ee0:	6030      	str	r0, [r6, #0]
 8009ee2:	4621      	mov	r1, r4
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	f000 fc9d 	bl	800a824 <_sbrk_r>
 8009eea:	1c43      	adds	r3, r0, #1
 8009eec:	d103      	bne.n	8009ef6 <sbrk_aligned+0x26>
 8009eee:	f04f 34ff 	mov.w	r4, #4294967295
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	bd70      	pop	{r4, r5, r6, pc}
 8009ef6:	1cc4      	adds	r4, r0, #3
 8009ef8:	f024 0403 	bic.w	r4, r4, #3
 8009efc:	42a0      	cmp	r0, r4
 8009efe:	d0f8      	beq.n	8009ef2 <sbrk_aligned+0x22>
 8009f00:	1a21      	subs	r1, r4, r0
 8009f02:	4628      	mov	r0, r5
 8009f04:	f000 fc8e 	bl	800a824 <_sbrk_r>
 8009f08:	3001      	adds	r0, #1
 8009f0a:	d1f2      	bne.n	8009ef2 <sbrk_aligned+0x22>
 8009f0c:	e7ef      	b.n	8009eee <sbrk_aligned+0x1e>
 8009f0e:	bf00      	nop
 8009f10:	200042fc 	.word	0x200042fc

08009f14 <_malloc_r>:
 8009f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f18:	1ccd      	adds	r5, r1, #3
 8009f1a:	f025 0503 	bic.w	r5, r5, #3
 8009f1e:	3508      	adds	r5, #8
 8009f20:	2d0c      	cmp	r5, #12
 8009f22:	bf38      	it	cc
 8009f24:	250c      	movcc	r5, #12
 8009f26:	2d00      	cmp	r5, #0
 8009f28:	4606      	mov	r6, r0
 8009f2a:	db01      	blt.n	8009f30 <_malloc_r+0x1c>
 8009f2c:	42a9      	cmp	r1, r5
 8009f2e:	d904      	bls.n	8009f3a <_malloc_r+0x26>
 8009f30:	230c      	movs	r3, #12
 8009f32:	6033      	str	r3, [r6, #0]
 8009f34:	2000      	movs	r0, #0
 8009f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a010 <_malloc_r+0xfc>
 8009f3e:	f000 f869 	bl	800a014 <__malloc_lock>
 8009f42:	f8d8 3000 	ldr.w	r3, [r8]
 8009f46:	461c      	mov	r4, r3
 8009f48:	bb44      	cbnz	r4, 8009f9c <_malloc_r+0x88>
 8009f4a:	4629      	mov	r1, r5
 8009f4c:	4630      	mov	r0, r6
 8009f4e:	f7ff ffbf 	bl	8009ed0 <sbrk_aligned>
 8009f52:	1c43      	adds	r3, r0, #1
 8009f54:	4604      	mov	r4, r0
 8009f56:	d158      	bne.n	800a00a <_malloc_r+0xf6>
 8009f58:	f8d8 4000 	ldr.w	r4, [r8]
 8009f5c:	4627      	mov	r7, r4
 8009f5e:	2f00      	cmp	r7, #0
 8009f60:	d143      	bne.n	8009fea <_malloc_r+0xd6>
 8009f62:	2c00      	cmp	r4, #0
 8009f64:	d04b      	beq.n	8009ffe <_malloc_r+0xea>
 8009f66:	6823      	ldr	r3, [r4, #0]
 8009f68:	4639      	mov	r1, r7
 8009f6a:	4630      	mov	r0, r6
 8009f6c:	eb04 0903 	add.w	r9, r4, r3
 8009f70:	f000 fc58 	bl	800a824 <_sbrk_r>
 8009f74:	4581      	cmp	r9, r0
 8009f76:	d142      	bne.n	8009ffe <_malloc_r+0xea>
 8009f78:	6821      	ldr	r1, [r4, #0]
 8009f7a:	4630      	mov	r0, r6
 8009f7c:	1a6d      	subs	r5, r5, r1
 8009f7e:	4629      	mov	r1, r5
 8009f80:	f7ff ffa6 	bl	8009ed0 <sbrk_aligned>
 8009f84:	3001      	adds	r0, #1
 8009f86:	d03a      	beq.n	8009ffe <_malloc_r+0xea>
 8009f88:	6823      	ldr	r3, [r4, #0]
 8009f8a:	442b      	add	r3, r5
 8009f8c:	6023      	str	r3, [r4, #0]
 8009f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8009f92:	685a      	ldr	r2, [r3, #4]
 8009f94:	bb62      	cbnz	r2, 8009ff0 <_malloc_r+0xdc>
 8009f96:	f8c8 7000 	str.w	r7, [r8]
 8009f9a:	e00f      	b.n	8009fbc <_malloc_r+0xa8>
 8009f9c:	6822      	ldr	r2, [r4, #0]
 8009f9e:	1b52      	subs	r2, r2, r5
 8009fa0:	d420      	bmi.n	8009fe4 <_malloc_r+0xd0>
 8009fa2:	2a0b      	cmp	r2, #11
 8009fa4:	d917      	bls.n	8009fd6 <_malloc_r+0xc2>
 8009fa6:	1961      	adds	r1, r4, r5
 8009fa8:	42a3      	cmp	r3, r4
 8009faa:	6025      	str	r5, [r4, #0]
 8009fac:	bf18      	it	ne
 8009fae:	6059      	strne	r1, [r3, #4]
 8009fb0:	6863      	ldr	r3, [r4, #4]
 8009fb2:	bf08      	it	eq
 8009fb4:	f8c8 1000 	streq.w	r1, [r8]
 8009fb8:	5162      	str	r2, [r4, r5]
 8009fba:	604b      	str	r3, [r1, #4]
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	f000 f82f 	bl	800a020 <__malloc_unlock>
 8009fc2:	f104 000b 	add.w	r0, r4, #11
 8009fc6:	1d23      	adds	r3, r4, #4
 8009fc8:	f020 0007 	bic.w	r0, r0, #7
 8009fcc:	1ac2      	subs	r2, r0, r3
 8009fce:	bf1c      	itt	ne
 8009fd0:	1a1b      	subne	r3, r3, r0
 8009fd2:	50a3      	strne	r3, [r4, r2]
 8009fd4:	e7af      	b.n	8009f36 <_malloc_r+0x22>
 8009fd6:	6862      	ldr	r2, [r4, #4]
 8009fd8:	42a3      	cmp	r3, r4
 8009fda:	bf0c      	ite	eq
 8009fdc:	f8c8 2000 	streq.w	r2, [r8]
 8009fe0:	605a      	strne	r2, [r3, #4]
 8009fe2:	e7eb      	b.n	8009fbc <_malloc_r+0xa8>
 8009fe4:	4623      	mov	r3, r4
 8009fe6:	6864      	ldr	r4, [r4, #4]
 8009fe8:	e7ae      	b.n	8009f48 <_malloc_r+0x34>
 8009fea:	463c      	mov	r4, r7
 8009fec:	687f      	ldr	r7, [r7, #4]
 8009fee:	e7b6      	b.n	8009f5e <_malloc_r+0x4a>
 8009ff0:	461a      	mov	r2, r3
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	42a3      	cmp	r3, r4
 8009ff6:	d1fb      	bne.n	8009ff0 <_malloc_r+0xdc>
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	6053      	str	r3, [r2, #4]
 8009ffc:	e7de      	b.n	8009fbc <_malloc_r+0xa8>
 8009ffe:	230c      	movs	r3, #12
 800a000:	4630      	mov	r0, r6
 800a002:	6033      	str	r3, [r6, #0]
 800a004:	f000 f80c 	bl	800a020 <__malloc_unlock>
 800a008:	e794      	b.n	8009f34 <_malloc_r+0x20>
 800a00a:	6005      	str	r5, [r0, #0]
 800a00c:	e7d6      	b.n	8009fbc <_malloc_r+0xa8>
 800a00e:	bf00      	nop
 800a010:	20004300 	.word	0x20004300

0800a014 <__malloc_lock>:
 800a014:	4801      	ldr	r0, [pc, #4]	@ (800a01c <__malloc_lock+0x8>)
 800a016:	f7ff bf10 	b.w	8009e3a <__retarget_lock_acquire_recursive>
 800a01a:	bf00      	nop
 800a01c:	200042f8 	.word	0x200042f8

0800a020 <__malloc_unlock>:
 800a020:	4801      	ldr	r0, [pc, #4]	@ (800a028 <__malloc_unlock+0x8>)
 800a022:	f7ff bf0b 	b.w	8009e3c <__retarget_lock_release_recursive>
 800a026:	bf00      	nop
 800a028:	200042f8 	.word	0x200042f8

0800a02c <__sfputc_r>:
 800a02c:	6893      	ldr	r3, [r2, #8]
 800a02e:	b410      	push	{r4}
 800a030:	3b01      	subs	r3, #1
 800a032:	2b00      	cmp	r3, #0
 800a034:	6093      	str	r3, [r2, #8]
 800a036:	da07      	bge.n	800a048 <__sfputc_r+0x1c>
 800a038:	6994      	ldr	r4, [r2, #24]
 800a03a:	42a3      	cmp	r3, r4
 800a03c:	db01      	blt.n	800a042 <__sfputc_r+0x16>
 800a03e:	290a      	cmp	r1, #10
 800a040:	d102      	bne.n	800a048 <__sfputc_r+0x1c>
 800a042:	bc10      	pop	{r4}
 800a044:	f7ff bd8d 	b.w	8009b62 <__swbuf_r>
 800a048:	6813      	ldr	r3, [r2, #0]
 800a04a:	1c58      	adds	r0, r3, #1
 800a04c:	6010      	str	r0, [r2, #0]
 800a04e:	7019      	strb	r1, [r3, #0]
 800a050:	4608      	mov	r0, r1
 800a052:	bc10      	pop	{r4}
 800a054:	4770      	bx	lr

0800a056 <__sfputs_r>:
 800a056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a058:	4606      	mov	r6, r0
 800a05a:	460f      	mov	r7, r1
 800a05c:	4614      	mov	r4, r2
 800a05e:	18d5      	adds	r5, r2, r3
 800a060:	42ac      	cmp	r4, r5
 800a062:	d101      	bne.n	800a068 <__sfputs_r+0x12>
 800a064:	2000      	movs	r0, #0
 800a066:	e007      	b.n	800a078 <__sfputs_r+0x22>
 800a068:	463a      	mov	r2, r7
 800a06a:	4630      	mov	r0, r6
 800a06c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a070:	f7ff ffdc 	bl	800a02c <__sfputc_r>
 800a074:	1c43      	adds	r3, r0, #1
 800a076:	d1f3      	bne.n	800a060 <__sfputs_r+0xa>
 800a078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a07c <_vfiprintf_r>:
 800a07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a080:	460d      	mov	r5, r1
 800a082:	4614      	mov	r4, r2
 800a084:	4698      	mov	r8, r3
 800a086:	4606      	mov	r6, r0
 800a088:	b09d      	sub	sp, #116	@ 0x74
 800a08a:	b118      	cbz	r0, 800a094 <_vfiprintf_r+0x18>
 800a08c:	6a03      	ldr	r3, [r0, #32]
 800a08e:	b90b      	cbnz	r3, 800a094 <_vfiprintf_r+0x18>
 800a090:	f7ff fc7e 	bl	8009990 <__sinit>
 800a094:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a096:	07d9      	lsls	r1, r3, #31
 800a098:	d405      	bmi.n	800a0a6 <_vfiprintf_r+0x2a>
 800a09a:	89ab      	ldrh	r3, [r5, #12]
 800a09c:	059a      	lsls	r2, r3, #22
 800a09e:	d402      	bmi.n	800a0a6 <_vfiprintf_r+0x2a>
 800a0a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0a2:	f7ff feca 	bl	8009e3a <__retarget_lock_acquire_recursive>
 800a0a6:	89ab      	ldrh	r3, [r5, #12]
 800a0a8:	071b      	lsls	r3, r3, #28
 800a0aa:	d501      	bpl.n	800a0b0 <_vfiprintf_r+0x34>
 800a0ac:	692b      	ldr	r3, [r5, #16]
 800a0ae:	b99b      	cbnz	r3, 800a0d8 <_vfiprintf_r+0x5c>
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	4630      	mov	r0, r6
 800a0b4:	f7ff fd94 	bl	8009be0 <__swsetup_r>
 800a0b8:	b170      	cbz	r0, 800a0d8 <_vfiprintf_r+0x5c>
 800a0ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0bc:	07dc      	lsls	r4, r3, #31
 800a0be:	d504      	bpl.n	800a0ca <_vfiprintf_r+0x4e>
 800a0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c4:	b01d      	add	sp, #116	@ 0x74
 800a0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ca:	89ab      	ldrh	r3, [r5, #12]
 800a0cc:	0598      	lsls	r0, r3, #22
 800a0ce:	d4f7      	bmi.n	800a0c0 <_vfiprintf_r+0x44>
 800a0d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0d2:	f7ff feb3 	bl	8009e3c <__retarget_lock_release_recursive>
 800a0d6:	e7f3      	b.n	800a0c0 <_vfiprintf_r+0x44>
 800a0d8:	2300      	movs	r3, #0
 800a0da:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0dc:	2320      	movs	r3, #32
 800a0de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0e2:	2330      	movs	r3, #48	@ 0x30
 800a0e4:	f04f 0901 	mov.w	r9, #1
 800a0e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a298 <_vfiprintf_r+0x21c>
 800a0f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0f4:	4623      	mov	r3, r4
 800a0f6:	469a      	mov	sl, r3
 800a0f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0fc:	b10a      	cbz	r2, 800a102 <_vfiprintf_r+0x86>
 800a0fe:	2a25      	cmp	r2, #37	@ 0x25
 800a100:	d1f9      	bne.n	800a0f6 <_vfiprintf_r+0x7a>
 800a102:	ebba 0b04 	subs.w	fp, sl, r4
 800a106:	d00b      	beq.n	800a120 <_vfiprintf_r+0xa4>
 800a108:	465b      	mov	r3, fp
 800a10a:	4622      	mov	r2, r4
 800a10c:	4629      	mov	r1, r5
 800a10e:	4630      	mov	r0, r6
 800a110:	f7ff ffa1 	bl	800a056 <__sfputs_r>
 800a114:	3001      	adds	r0, #1
 800a116:	f000 80a7 	beq.w	800a268 <_vfiprintf_r+0x1ec>
 800a11a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a11c:	445a      	add	r2, fp
 800a11e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a120:	f89a 3000 	ldrb.w	r3, [sl]
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 809f 	beq.w	800a268 <_vfiprintf_r+0x1ec>
 800a12a:	2300      	movs	r3, #0
 800a12c:	f04f 32ff 	mov.w	r2, #4294967295
 800a130:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a134:	f10a 0a01 	add.w	sl, sl, #1
 800a138:	9304      	str	r3, [sp, #16]
 800a13a:	9307      	str	r3, [sp, #28]
 800a13c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a140:	931a      	str	r3, [sp, #104]	@ 0x68
 800a142:	4654      	mov	r4, sl
 800a144:	2205      	movs	r2, #5
 800a146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a14a:	4853      	ldr	r0, [pc, #332]	@ (800a298 <_vfiprintf_r+0x21c>)
 800a14c:	f000 fb7a 	bl	800a844 <memchr>
 800a150:	9a04      	ldr	r2, [sp, #16]
 800a152:	b9d8      	cbnz	r0, 800a18c <_vfiprintf_r+0x110>
 800a154:	06d1      	lsls	r1, r2, #27
 800a156:	bf44      	itt	mi
 800a158:	2320      	movmi	r3, #32
 800a15a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a15e:	0713      	lsls	r3, r2, #28
 800a160:	bf44      	itt	mi
 800a162:	232b      	movmi	r3, #43	@ 0x2b
 800a164:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a168:	f89a 3000 	ldrb.w	r3, [sl]
 800a16c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a16e:	d015      	beq.n	800a19c <_vfiprintf_r+0x120>
 800a170:	4654      	mov	r4, sl
 800a172:	2000      	movs	r0, #0
 800a174:	f04f 0c0a 	mov.w	ip, #10
 800a178:	9a07      	ldr	r2, [sp, #28]
 800a17a:	4621      	mov	r1, r4
 800a17c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a180:	3b30      	subs	r3, #48	@ 0x30
 800a182:	2b09      	cmp	r3, #9
 800a184:	d94b      	bls.n	800a21e <_vfiprintf_r+0x1a2>
 800a186:	b1b0      	cbz	r0, 800a1b6 <_vfiprintf_r+0x13a>
 800a188:	9207      	str	r2, [sp, #28]
 800a18a:	e014      	b.n	800a1b6 <_vfiprintf_r+0x13a>
 800a18c:	eba0 0308 	sub.w	r3, r0, r8
 800a190:	fa09 f303 	lsl.w	r3, r9, r3
 800a194:	4313      	orrs	r3, r2
 800a196:	46a2      	mov	sl, r4
 800a198:	9304      	str	r3, [sp, #16]
 800a19a:	e7d2      	b.n	800a142 <_vfiprintf_r+0xc6>
 800a19c:	9b03      	ldr	r3, [sp, #12]
 800a19e:	1d19      	adds	r1, r3, #4
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	9103      	str	r1, [sp, #12]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	bfbb      	ittet	lt
 800a1a8:	425b      	neglt	r3, r3
 800a1aa:	f042 0202 	orrlt.w	r2, r2, #2
 800a1ae:	9307      	strge	r3, [sp, #28]
 800a1b0:	9307      	strlt	r3, [sp, #28]
 800a1b2:	bfb8      	it	lt
 800a1b4:	9204      	strlt	r2, [sp, #16]
 800a1b6:	7823      	ldrb	r3, [r4, #0]
 800a1b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1ba:	d10a      	bne.n	800a1d2 <_vfiprintf_r+0x156>
 800a1bc:	7863      	ldrb	r3, [r4, #1]
 800a1be:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1c0:	d132      	bne.n	800a228 <_vfiprintf_r+0x1ac>
 800a1c2:	9b03      	ldr	r3, [sp, #12]
 800a1c4:	3402      	adds	r4, #2
 800a1c6:	1d1a      	adds	r2, r3, #4
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	9203      	str	r2, [sp, #12]
 800a1cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1d0:	9305      	str	r3, [sp, #20]
 800a1d2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a29c <_vfiprintf_r+0x220>
 800a1d6:	2203      	movs	r2, #3
 800a1d8:	4650      	mov	r0, sl
 800a1da:	7821      	ldrb	r1, [r4, #0]
 800a1dc:	f000 fb32 	bl	800a844 <memchr>
 800a1e0:	b138      	cbz	r0, 800a1f2 <_vfiprintf_r+0x176>
 800a1e2:	2240      	movs	r2, #64	@ 0x40
 800a1e4:	9b04      	ldr	r3, [sp, #16]
 800a1e6:	eba0 000a 	sub.w	r0, r0, sl
 800a1ea:	4082      	lsls	r2, r0
 800a1ec:	4313      	orrs	r3, r2
 800a1ee:	3401      	adds	r4, #1
 800a1f0:	9304      	str	r3, [sp, #16]
 800a1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f6:	2206      	movs	r2, #6
 800a1f8:	4829      	ldr	r0, [pc, #164]	@ (800a2a0 <_vfiprintf_r+0x224>)
 800a1fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1fe:	f000 fb21 	bl	800a844 <memchr>
 800a202:	2800      	cmp	r0, #0
 800a204:	d03f      	beq.n	800a286 <_vfiprintf_r+0x20a>
 800a206:	4b27      	ldr	r3, [pc, #156]	@ (800a2a4 <_vfiprintf_r+0x228>)
 800a208:	bb1b      	cbnz	r3, 800a252 <_vfiprintf_r+0x1d6>
 800a20a:	9b03      	ldr	r3, [sp, #12]
 800a20c:	3307      	adds	r3, #7
 800a20e:	f023 0307 	bic.w	r3, r3, #7
 800a212:	3308      	adds	r3, #8
 800a214:	9303      	str	r3, [sp, #12]
 800a216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a218:	443b      	add	r3, r7
 800a21a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a21c:	e76a      	b.n	800a0f4 <_vfiprintf_r+0x78>
 800a21e:	460c      	mov	r4, r1
 800a220:	2001      	movs	r0, #1
 800a222:	fb0c 3202 	mla	r2, ip, r2, r3
 800a226:	e7a8      	b.n	800a17a <_vfiprintf_r+0xfe>
 800a228:	2300      	movs	r3, #0
 800a22a:	f04f 0c0a 	mov.w	ip, #10
 800a22e:	4619      	mov	r1, r3
 800a230:	3401      	adds	r4, #1
 800a232:	9305      	str	r3, [sp, #20]
 800a234:	4620      	mov	r0, r4
 800a236:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a23a:	3a30      	subs	r2, #48	@ 0x30
 800a23c:	2a09      	cmp	r2, #9
 800a23e:	d903      	bls.n	800a248 <_vfiprintf_r+0x1cc>
 800a240:	2b00      	cmp	r3, #0
 800a242:	d0c6      	beq.n	800a1d2 <_vfiprintf_r+0x156>
 800a244:	9105      	str	r1, [sp, #20]
 800a246:	e7c4      	b.n	800a1d2 <_vfiprintf_r+0x156>
 800a248:	4604      	mov	r4, r0
 800a24a:	2301      	movs	r3, #1
 800a24c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a250:	e7f0      	b.n	800a234 <_vfiprintf_r+0x1b8>
 800a252:	ab03      	add	r3, sp, #12
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	462a      	mov	r2, r5
 800a258:	4630      	mov	r0, r6
 800a25a:	4b13      	ldr	r3, [pc, #76]	@ (800a2a8 <_vfiprintf_r+0x22c>)
 800a25c:	a904      	add	r1, sp, #16
 800a25e:	f3af 8000 	nop.w
 800a262:	4607      	mov	r7, r0
 800a264:	1c78      	adds	r0, r7, #1
 800a266:	d1d6      	bne.n	800a216 <_vfiprintf_r+0x19a>
 800a268:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a26a:	07d9      	lsls	r1, r3, #31
 800a26c:	d405      	bmi.n	800a27a <_vfiprintf_r+0x1fe>
 800a26e:	89ab      	ldrh	r3, [r5, #12]
 800a270:	059a      	lsls	r2, r3, #22
 800a272:	d402      	bmi.n	800a27a <_vfiprintf_r+0x1fe>
 800a274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a276:	f7ff fde1 	bl	8009e3c <__retarget_lock_release_recursive>
 800a27a:	89ab      	ldrh	r3, [r5, #12]
 800a27c:	065b      	lsls	r3, r3, #25
 800a27e:	f53f af1f 	bmi.w	800a0c0 <_vfiprintf_r+0x44>
 800a282:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a284:	e71e      	b.n	800a0c4 <_vfiprintf_r+0x48>
 800a286:	ab03      	add	r3, sp, #12
 800a288:	9300      	str	r3, [sp, #0]
 800a28a:	462a      	mov	r2, r5
 800a28c:	4630      	mov	r0, r6
 800a28e:	4b06      	ldr	r3, [pc, #24]	@ (800a2a8 <_vfiprintf_r+0x22c>)
 800a290:	a904      	add	r1, sp, #16
 800a292:	f000 f87d 	bl	800a390 <_printf_i>
 800a296:	e7e4      	b.n	800a262 <_vfiprintf_r+0x1e6>
 800a298:	0800aa86 	.word	0x0800aa86
 800a29c:	0800aa8c 	.word	0x0800aa8c
 800a2a0:	0800aa90 	.word	0x0800aa90
 800a2a4:	00000000 	.word	0x00000000
 800a2a8:	0800a057 	.word	0x0800a057

0800a2ac <_printf_common>:
 800a2ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2b0:	4616      	mov	r6, r2
 800a2b2:	4698      	mov	r8, r3
 800a2b4:	688a      	ldr	r2, [r1, #8]
 800a2b6:	690b      	ldr	r3, [r1, #16]
 800a2b8:	4607      	mov	r7, r0
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	bfb8      	it	lt
 800a2be:	4613      	movlt	r3, r2
 800a2c0:	6033      	str	r3, [r6, #0]
 800a2c2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a2c6:	460c      	mov	r4, r1
 800a2c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a2cc:	b10a      	cbz	r2, 800a2d2 <_printf_common+0x26>
 800a2ce:	3301      	adds	r3, #1
 800a2d0:	6033      	str	r3, [r6, #0]
 800a2d2:	6823      	ldr	r3, [r4, #0]
 800a2d4:	0699      	lsls	r1, r3, #26
 800a2d6:	bf42      	ittt	mi
 800a2d8:	6833      	ldrmi	r3, [r6, #0]
 800a2da:	3302      	addmi	r3, #2
 800a2dc:	6033      	strmi	r3, [r6, #0]
 800a2de:	6825      	ldr	r5, [r4, #0]
 800a2e0:	f015 0506 	ands.w	r5, r5, #6
 800a2e4:	d106      	bne.n	800a2f4 <_printf_common+0x48>
 800a2e6:	f104 0a19 	add.w	sl, r4, #25
 800a2ea:	68e3      	ldr	r3, [r4, #12]
 800a2ec:	6832      	ldr	r2, [r6, #0]
 800a2ee:	1a9b      	subs	r3, r3, r2
 800a2f0:	42ab      	cmp	r3, r5
 800a2f2:	dc2b      	bgt.n	800a34c <_printf_common+0xa0>
 800a2f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a2f8:	6822      	ldr	r2, [r4, #0]
 800a2fa:	3b00      	subs	r3, #0
 800a2fc:	bf18      	it	ne
 800a2fe:	2301      	movne	r3, #1
 800a300:	0692      	lsls	r2, r2, #26
 800a302:	d430      	bmi.n	800a366 <_printf_common+0xba>
 800a304:	4641      	mov	r1, r8
 800a306:	4638      	mov	r0, r7
 800a308:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a30c:	47c8      	blx	r9
 800a30e:	3001      	adds	r0, #1
 800a310:	d023      	beq.n	800a35a <_printf_common+0xae>
 800a312:	6823      	ldr	r3, [r4, #0]
 800a314:	6922      	ldr	r2, [r4, #16]
 800a316:	f003 0306 	and.w	r3, r3, #6
 800a31a:	2b04      	cmp	r3, #4
 800a31c:	bf14      	ite	ne
 800a31e:	2500      	movne	r5, #0
 800a320:	6833      	ldreq	r3, [r6, #0]
 800a322:	f04f 0600 	mov.w	r6, #0
 800a326:	bf08      	it	eq
 800a328:	68e5      	ldreq	r5, [r4, #12]
 800a32a:	f104 041a 	add.w	r4, r4, #26
 800a32e:	bf08      	it	eq
 800a330:	1aed      	subeq	r5, r5, r3
 800a332:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a336:	bf08      	it	eq
 800a338:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a33c:	4293      	cmp	r3, r2
 800a33e:	bfc4      	itt	gt
 800a340:	1a9b      	subgt	r3, r3, r2
 800a342:	18ed      	addgt	r5, r5, r3
 800a344:	42b5      	cmp	r5, r6
 800a346:	d11a      	bne.n	800a37e <_printf_common+0xd2>
 800a348:	2000      	movs	r0, #0
 800a34a:	e008      	b.n	800a35e <_printf_common+0xb2>
 800a34c:	2301      	movs	r3, #1
 800a34e:	4652      	mov	r2, sl
 800a350:	4641      	mov	r1, r8
 800a352:	4638      	mov	r0, r7
 800a354:	47c8      	blx	r9
 800a356:	3001      	adds	r0, #1
 800a358:	d103      	bne.n	800a362 <_printf_common+0xb6>
 800a35a:	f04f 30ff 	mov.w	r0, #4294967295
 800a35e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a362:	3501      	adds	r5, #1
 800a364:	e7c1      	b.n	800a2ea <_printf_common+0x3e>
 800a366:	2030      	movs	r0, #48	@ 0x30
 800a368:	18e1      	adds	r1, r4, r3
 800a36a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a36e:	1c5a      	adds	r2, r3, #1
 800a370:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a374:	4422      	add	r2, r4
 800a376:	3302      	adds	r3, #2
 800a378:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a37c:	e7c2      	b.n	800a304 <_printf_common+0x58>
 800a37e:	2301      	movs	r3, #1
 800a380:	4622      	mov	r2, r4
 800a382:	4641      	mov	r1, r8
 800a384:	4638      	mov	r0, r7
 800a386:	47c8      	blx	r9
 800a388:	3001      	adds	r0, #1
 800a38a:	d0e6      	beq.n	800a35a <_printf_common+0xae>
 800a38c:	3601      	adds	r6, #1
 800a38e:	e7d9      	b.n	800a344 <_printf_common+0x98>

0800a390 <_printf_i>:
 800a390:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a394:	7e0f      	ldrb	r7, [r1, #24]
 800a396:	4691      	mov	r9, r2
 800a398:	2f78      	cmp	r7, #120	@ 0x78
 800a39a:	4680      	mov	r8, r0
 800a39c:	460c      	mov	r4, r1
 800a39e:	469a      	mov	sl, r3
 800a3a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a3a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a3a6:	d807      	bhi.n	800a3b8 <_printf_i+0x28>
 800a3a8:	2f62      	cmp	r7, #98	@ 0x62
 800a3aa:	d80a      	bhi.n	800a3c2 <_printf_i+0x32>
 800a3ac:	2f00      	cmp	r7, #0
 800a3ae:	f000 80d1 	beq.w	800a554 <_printf_i+0x1c4>
 800a3b2:	2f58      	cmp	r7, #88	@ 0x58
 800a3b4:	f000 80b8 	beq.w	800a528 <_printf_i+0x198>
 800a3b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a3bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a3c0:	e03a      	b.n	800a438 <_printf_i+0xa8>
 800a3c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a3c6:	2b15      	cmp	r3, #21
 800a3c8:	d8f6      	bhi.n	800a3b8 <_printf_i+0x28>
 800a3ca:	a101      	add	r1, pc, #4	@ (adr r1, 800a3d0 <_printf_i+0x40>)
 800a3cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a3d0:	0800a429 	.word	0x0800a429
 800a3d4:	0800a43d 	.word	0x0800a43d
 800a3d8:	0800a3b9 	.word	0x0800a3b9
 800a3dc:	0800a3b9 	.word	0x0800a3b9
 800a3e0:	0800a3b9 	.word	0x0800a3b9
 800a3e4:	0800a3b9 	.word	0x0800a3b9
 800a3e8:	0800a43d 	.word	0x0800a43d
 800a3ec:	0800a3b9 	.word	0x0800a3b9
 800a3f0:	0800a3b9 	.word	0x0800a3b9
 800a3f4:	0800a3b9 	.word	0x0800a3b9
 800a3f8:	0800a3b9 	.word	0x0800a3b9
 800a3fc:	0800a53b 	.word	0x0800a53b
 800a400:	0800a467 	.word	0x0800a467
 800a404:	0800a4f5 	.word	0x0800a4f5
 800a408:	0800a3b9 	.word	0x0800a3b9
 800a40c:	0800a3b9 	.word	0x0800a3b9
 800a410:	0800a55d 	.word	0x0800a55d
 800a414:	0800a3b9 	.word	0x0800a3b9
 800a418:	0800a467 	.word	0x0800a467
 800a41c:	0800a3b9 	.word	0x0800a3b9
 800a420:	0800a3b9 	.word	0x0800a3b9
 800a424:	0800a4fd 	.word	0x0800a4fd
 800a428:	6833      	ldr	r3, [r6, #0]
 800a42a:	1d1a      	adds	r2, r3, #4
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	6032      	str	r2, [r6, #0]
 800a430:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a434:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a438:	2301      	movs	r3, #1
 800a43a:	e09c      	b.n	800a576 <_printf_i+0x1e6>
 800a43c:	6833      	ldr	r3, [r6, #0]
 800a43e:	6820      	ldr	r0, [r4, #0]
 800a440:	1d19      	adds	r1, r3, #4
 800a442:	6031      	str	r1, [r6, #0]
 800a444:	0606      	lsls	r6, r0, #24
 800a446:	d501      	bpl.n	800a44c <_printf_i+0xbc>
 800a448:	681d      	ldr	r5, [r3, #0]
 800a44a:	e003      	b.n	800a454 <_printf_i+0xc4>
 800a44c:	0645      	lsls	r5, r0, #25
 800a44e:	d5fb      	bpl.n	800a448 <_printf_i+0xb8>
 800a450:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a454:	2d00      	cmp	r5, #0
 800a456:	da03      	bge.n	800a460 <_printf_i+0xd0>
 800a458:	232d      	movs	r3, #45	@ 0x2d
 800a45a:	426d      	negs	r5, r5
 800a45c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a460:	230a      	movs	r3, #10
 800a462:	4858      	ldr	r0, [pc, #352]	@ (800a5c4 <_printf_i+0x234>)
 800a464:	e011      	b.n	800a48a <_printf_i+0xfa>
 800a466:	6821      	ldr	r1, [r4, #0]
 800a468:	6833      	ldr	r3, [r6, #0]
 800a46a:	0608      	lsls	r0, r1, #24
 800a46c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a470:	d402      	bmi.n	800a478 <_printf_i+0xe8>
 800a472:	0649      	lsls	r1, r1, #25
 800a474:	bf48      	it	mi
 800a476:	b2ad      	uxthmi	r5, r5
 800a478:	2f6f      	cmp	r7, #111	@ 0x6f
 800a47a:	6033      	str	r3, [r6, #0]
 800a47c:	bf14      	ite	ne
 800a47e:	230a      	movne	r3, #10
 800a480:	2308      	moveq	r3, #8
 800a482:	4850      	ldr	r0, [pc, #320]	@ (800a5c4 <_printf_i+0x234>)
 800a484:	2100      	movs	r1, #0
 800a486:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a48a:	6866      	ldr	r6, [r4, #4]
 800a48c:	2e00      	cmp	r6, #0
 800a48e:	60a6      	str	r6, [r4, #8]
 800a490:	db05      	blt.n	800a49e <_printf_i+0x10e>
 800a492:	6821      	ldr	r1, [r4, #0]
 800a494:	432e      	orrs	r6, r5
 800a496:	f021 0104 	bic.w	r1, r1, #4
 800a49a:	6021      	str	r1, [r4, #0]
 800a49c:	d04b      	beq.n	800a536 <_printf_i+0x1a6>
 800a49e:	4616      	mov	r6, r2
 800a4a0:	fbb5 f1f3 	udiv	r1, r5, r3
 800a4a4:	fb03 5711 	mls	r7, r3, r1, r5
 800a4a8:	5dc7      	ldrb	r7, [r0, r7]
 800a4aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4ae:	462f      	mov	r7, r5
 800a4b0:	42bb      	cmp	r3, r7
 800a4b2:	460d      	mov	r5, r1
 800a4b4:	d9f4      	bls.n	800a4a0 <_printf_i+0x110>
 800a4b6:	2b08      	cmp	r3, #8
 800a4b8:	d10b      	bne.n	800a4d2 <_printf_i+0x142>
 800a4ba:	6823      	ldr	r3, [r4, #0]
 800a4bc:	07df      	lsls	r7, r3, #31
 800a4be:	d508      	bpl.n	800a4d2 <_printf_i+0x142>
 800a4c0:	6923      	ldr	r3, [r4, #16]
 800a4c2:	6861      	ldr	r1, [r4, #4]
 800a4c4:	4299      	cmp	r1, r3
 800a4c6:	bfde      	ittt	le
 800a4c8:	2330      	movle	r3, #48	@ 0x30
 800a4ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a4ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a4d2:	1b92      	subs	r2, r2, r6
 800a4d4:	6122      	str	r2, [r4, #16]
 800a4d6:	464b      	mov	r3, r9
 800a4d8:	4621      	mov	r1, r4
 800a4da:	4640      	mov	r0, r8
 800a4dc:	f8cd a000 	str.w	sl, [sp]
 800a4e0:	aa03      	add	r2, sp, #12
 800a4e2:	f7ff fee3 	bl	800a2ac <_printf_common>
 800a4e6:	3001      	adds	r0, #1
 800a4e8:	d14a      	bne.n	800a580 <_printf_i+0x1f0>
 800a4ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ee:	b004      	add	sp, #16
 800a4f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4f4:	6823      	ldr	r3, [r4, #0]
 800a4f6:	f043 0320 	orr.w	r3, r3, #32
 800a4fa:	6023      	str	r3, [r4, #0]
 800a4fc:	2778      	movs	r7, #120	@ 0x78
 800a4fe:	4832      	ldr	r0, [pc, #200]	@ (800a5c8 <_printf_i+0x238>)
 800a500:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a504:	6823      	ldr	r3, [r4, #0]
 800a506:	6831      	ldr	r1, [r6, #0]
 800a508:	061f      	lsls	r7, r3, #24
 800a50a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a50e:	d402      	bmi.n	800a516 <_printf_i+0x186>
 800a510:	065f      	lsls	r7, r3, #25
 800a512:	bf48      	it	mi
 800a514:	b2ad      	uxthmi	r5, r5
 800a516:	6031      	str	r1, [r6, #0]
 800a518:	07d9      	lsls	r1, r3, #31
 800a51a:	bf44      	itt	mi
 800a51c:	f043 0320 	orrmi.w	r3, r3, #32
 800a520:	6023      	strmi	r3, [r4, #0]
 800a522:	b11d      	cbz	r5, 800a52c <_printf_i+0x19c>
 800a524:	2310      	movs	r3, #16
 800a526:	e7ad      	b.n	800a484 <_printf_i+0xf4>
 800a528:	4826      	ldr	r0, [pc, #152]	@ (800a5c4 <_printf_i+0x234>)
 800a52a:	e7e9      	b.n	800a500 <_printf_i+0x170>
 800a52c:	6823      	ldr	r3, [r4, #0]
 800a52e:	f023 0320 	bic.w	r3, r3, #32
 800a532:	6023      	str	r3, [r4, #0]
 800a534:	e7f6      	b.n	800a524 <_printf_i+0x194>
 800a536:	4616      	mov	r6, r2
 800a538:	e7bd      	b.n	800a4b6 <_printf_i+0x126>
 800a53a:	6833      	ldr	r3, [r6, #0]
 800a53c:	6825      	ldr	r5, [r4, #0]
 800a53e:	1d18      	adds	r0, r3, #4
 800a540:	6961      	ldr	r1, [r4, #20]
 800a542:	6030      	str	r0, [r6, #0]
 800a544:	062e      	lsls	r6, r5, #24
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	d501      	bpl.n	800a54e <_printf_i+0x1be>
 800a54a:	6019      	str	r1, [r3, #0]
 800a54c:	e002      	b.n	800a554 <_printf_i+0x1c4>
 800a54e:	0668      	lsls	r0, r5, #25
 800a550:	d5fb      	bpl.n	800a54a <_printf_i+0x1ba>
 800a552:	8019      	strh	r1, [r3, #0]
 800a554:	2300      	movs	r3, #0
 800a556:	4616      	mov	r6, r2
 800a558:	6123      	str	r3, [r4, #16]
 800a55a:	e7bc      	b.n	800a4d6 <_printf_i+0x146>
 800a55c:	6833      	ldr	r3, [r6, #0]
 800a55e:	2100      	movs	r1, #0
 800a560:	1d1a      	adds	r2, r3, #4
 800a562:	6032      	str	r2, [r6, #0]
 800a564:	681e      	ldr	r6, [r3, #0]
 800a566:	6862      	ldr	r2, [r4, #4]
 800a568:	4630      	mov	r0, r6
 800a56a:	f000 f96b 	bl	800a844 <memchr>
 800a56e:	b108      	cbz	r0, 800a574 <_printf_i+0x1e4>
 800a570:	1b80      	subs	r0, r0, r6
 800a572:	6060      	str	r0, [r4, #4]
 800a574:	6863      	ldr	r3, [r4, #4]
 800a576:	6123      	str	r3, [r4, #16]
 800a578:	2300      	movs	r3, #0
 800a57a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a57e:	e7aa      	b.n	800a4d6 <_printf_i+0x146>
 800a580:	4632      	mov	r2, r6
 800a582:	4649      	mov	r1, r9
 800a584:	4640      	mov	r0, r8
 800a586:	6923      	ldr	r3, [r4, #16]
 800a588:	47d0      	blx	sl
 800a58a:	3001      	adds	r0, #1
 800a58c:	d0ad      	beq.n	800a4ea <_printf_i+0x15a>
 800a58e:	6823      	ldr	r3, [r4, #0]
 800a590:	079b      	lsls	r3, r3, #30
 800a592:	d413      	bmi.n	800a5bc <_printf_i+0x22c>
 800a594:	68e0      	ldr	r0, [r4, #12]
 800a596:	9b03      	ldr	r3, [sp, #12]
 800a598:	4298      	cmp	r0, r3
 800a59a:	bfb8      	it	lt
 800a59c:	4618      	movlt	r0, r3
 800a59e:	e7a6      	b.n	800a4ee <_printf_i+0x15e>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	4632      	mov	r2, r6
 800a5a4:	4649      	mov	r1, r9
 800a5a6:	4640      	mov	r0, r8
 800a5a8:	47d0      	blx	sl
 800a5aa:	3001      	adds	r0, #1
 800a5ac:	d09d      	beq.n	800a4ea <_printf_i+0x15a>
 800a5ae:	3501      	adds	r5, #1
 800a5b0:	68e3      	ldr	r3, [r4, #12]
 800a5b2:	9903      	ldr	r1, [sp, #12]
 800a5b4:	1a5b      	subs	r3, r3, r1
 800a5b6:	42ab      	cmp	r3, r5
 800a5b8:	dcf2      	bgt.n	800a5a0 <_printf_i+0x210>
 800a5ba:	e7eb      	b.n	800a594 <_printf_i+0x204>
 800a5bc:	2500      	movs	r5, #0
 800a5be:	f104 0619 	add.w	r6, r4, #25
 800a5c2:	e7f5      	b.n	800a5b0 <_printf_i+0x220>
 800a5c4:	0800aa97 	.word	0x0800aa97
 800a5c8:	0800aaa8 	.word	0x0800aaa8

0800a5cc <__sflush_r>:
 800a5cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d2:	0716      	lsls	r6, r2, #28
 800a5d4:	4605      	mov	r5, r0
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	d454      	bmi.n	800a684 <__sflush_r+0xb8>
 800a5da:	684b      	ldr	r3, [r1, #4]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	dc02      	bgt.n	800a5e6 <__sflush_r+0x1a>
 800a5e0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	dd48      	ble.n	800a678 <__sflush_r+0xac>
 800a5e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a5e8:	2e00      	cmp	r6, #0
 800a5ea:	d045      	beq.n	800a678 <__sflush_r+0xac>
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a5f2:	682f      	ldr	r7, [r5, #0]
 800a5f4:	6a21      	ldr	r1, [r4, #32]
 800a5f6:	602b      	str	r3, [r5, #0]
 800a5f8:	d030      	beq.n	800a65c <__sflush_r+0x90>
 800a5fa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a5fc:	89a3      	ldrh	r3, [r4, #12]
 800a5fe:	0759      	lsls	r1, r3, #29
 800a600:	d505      	bpl.n	800a60e <__sflush_r+0x42>
 800a602:	6863      	ldr	r3, [r4, #4]
 800a604:	1ad2      	subs	r2, r2, r3
 800a606:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a608:	b10b      	cbz	r3, 800a60e <__sflush_r+0x42>
 800a60a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a60c:	1ad2      	subs	r2, r2, r3
 800a60e:	2300      	movs	r3, #0
 800a610:	4628      	mov	r0, r5
 800a612:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a614:	6a21      	ldr	r1, [r4, #32]
 800a616:	47b0      	blx	r6
 800a618:	1c43      	adds	r3, r0, #1
 800a61a:	89a3      	ldrh	r3, [r4, #12]
 800a61c:	d106      	bne.n	800a62c <__sflush_r+0x60>
 800a61e:	6829      	ldr	r1, [r5, #0]
 800a620:	291d      	cmp	r1, #29
 800a622:	d82b      	bhi.n	800a67c <__sflush_r+0xb0>
 800a624:	4a28      	ldr	r2, [pc, #160]	@ (800a6c8 <__sflush_r+0xfc>)
 800a626:	40ca      	lsrs	r2, r1
 800a628:	07d6      	lsls	r6, r2, #31
 800a62a:	d527      	bpl.n	800a67c <__sflush_r+0xb0>
 800a62c:	2200      	movs	r2, #0
 800a62e:	6062      	str	r2, [r4, #4]
 800a630:	6922      	ldr	r2, [r4, #16]
 800a632:	04d9      	lsls	r1, r3, #19
 800a634:	6022      	str	r2, [r4, #0]
 800a636:	d504      	bpl.n	800a642 <__sflush_r+0x76>
 800a638:	1c42      	adds	r2, r0, #1
 800a63a:	d101      	bne.n	800a640 <__sflush_r+0x74>
 800a63c:	682b      	ldr	r3, [r5, #0]
 800a63e:	b903      	cbnz	r3, 800a642 <__sflush_r+0x76>
 800a640:	6560      	str	r0, [r4, #84]	@ 0x54
 800a642:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a644:	602f      	str	r7, [r5, #0]
 800a646:	b1b9      	cbz	r1, 800a678 <__sflush_r+0xac>
 800a648:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a64c:	4299      	cmp	r1, r3
 800a64e:	d002      	beq.n	800a656 <__sflush_r+0x8a>
 800a650:	4628      	mov	r0, r5
 800a652:	f7ff fbf5 	bl	8009e40 <_free_r>
 800a656:	2300      	movs	r3, #0
 800a658:	6363      	str	r3, [r4, #52]	@ 0x34
 800a65a:	e00d      	b.n	800a678 <__sflush_r+0xac>
 800a65c:	2301      	movs	r3, #1
 800a65e:	4628      	mov	r0, r5
 800a660:	47b0      	blx	r6
 800a662:	4602      	mov	r2, r0
 800a664:	1c50      	adds	r0, r2, #1
 800a666:	d1c9      	bne.n	800a5fc <__sflush_r+0x30>
 800a668:	682b      	ldr	r3, [r5, #0]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d0c6      	beq.n	800a5fc <__sflush_r+0x30>
 800a66e:	2b1d      	cmp	r3, #29
 800a670:	d001      	beq.n	800a676 <__sflush_r+0xaa>
 800a672:	2b16      	cmp	r3, #22
 800a674:	d11d      	bne.n	800a6b2 <__sflush_r+0xe6>
 800a676:	602f      	str	r7, [r5, #0]
 800a678:	2000      	movs	r0, #0
 800a67a:	e021      	b.n	800a6c0 <__sflush_r+0xf4>
 800a67c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a680:	b21b      	sxth	r3, r3
 800a682:	e01a      	b.n	800a6ba <__sflush_r+0xee>
 800a684:	690f      	ldr	r7, [r1, #16]
 800a686:	2f00      	cmp	r7, #0
 800a688:	d0f6      	beq.n	800a678 <__sflush_r+0xac>
 800a68a:	0793      	lsls	r3, r2, #30
 800a68c:	bf18      	it	ne
 800a68e:	2300      	movne	r3, #0
 800a690:	680e      	ldr	r6, [r1, #0]
 800a692:	bf08      	it	eq
 800a694:	694b      	ldreq	r3, [r1, #20]
 800a696:	1bf6      	subs	r6, r6, r7
 800a698:	600f      	str	r7, [r1, #0]
 800a69a:	608b      	str	r3, [r1, #8]
 800a69c:	2e00      	cmp	r6, #0
 800a69e:	ddeb      	ble.n	800a678 <__sflush_r+0xac>
 800a6a0:	4633      	mov	r3, r6
 800a6a2:	463a      	mov	r2, r7
 800a6a4:	4628      	mov	r0, r5
 800a6a6:	6a21      	ldr	r1, [r4, #32]
 800a6a8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a6ac:	47e0      	blx	ip
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	dc07      	bgt.n	800a6c2 <__sflush_r+0xf6>
 800a6b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a6be:	81a3      	strh	r3, [r4, #12]
 800a6c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6c2:	4407      	add	r7, r0
 800a6c4:	1a36      	subs	r6, r6, r0
 800a6c6:	e7e9      	b.n	800a69c <__sflush_r+0xd0>
 800a6c8:	20400001 	.word	0x20400001

0800a6cc <_fflush_r>:
 800a6cc:	b538      	push	{r3, r4, r5, lr}
 800a6ce:	690b      	ldr	r3, [r1, #16]
 800a6d0:	4605      	mov	r5, r0
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	b913      	cbnz	r3, 800a6dc <_fflush_r+0x10>
 800a6d6:	2500      	movs	r5, #0
 800a6d8:	4628      	mov	r0, r5
 800a6da:	bd38      	pop	{r3, r4, r5, pc}
 800a6dc:	b118      	cbz	r0, 800a6e6 <_fflush_r+0x1a>
 800a6de:	6a03      	ldr	r3, [r0, #32]
 800a6e0:	b90b      	cbnz	r3, 800a6e6 <_fflush_r+0x1a>
 800a6e2:	f7ff f955 	bl	8009990 <__sinit>
 800a6e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d0f3      	beq.n	800a6d6 <_fflush_r+0xa>
 800a6ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a6f0:	07d0      	lsls	r0, r2, #31
 800a6f2:	d404      	bmi.n	800a6fe <_fflush_r+0x32>
 800a6f4:	0599      	lsls	r1, r3, #22
 800a6f6:	d402      	bmi.n	800a6fe <_fflush_r+0x32>
 800a6f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6fa:	f7ff fb9e 	bl	8009e3a <__retarget_lock_acquire_recursive>
 800a6fe:	4628      	mov	r0, r5
 800a700:	4621      	mov	r1, r4
 800a702:	f7ff ff63 	bl	800a5cc <__sflush_r>
 800a706:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a708:	4605      	mov	r5, r0
 800a70a:	07da      	lsls	r2, r3, #31
 800a70c:	d4e4      	bmi.n	800a6d8 <_fflush_r+0xc>
 800a70e:	89a3      	ldrh	r3, [r4, #12]
 800a710:	059b      	lsls	r3, r3, #22
 800a712:	d4e1      	bmi.n	800a6d8 <_fflush_r+0xc>
 800a714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a716:	f7ff fb91 	bl	8009e3c <__retarget_lock_release_recursive>
 800a71a:	e7dd      	b.n	800a6d8 <_fflush_r+0xc>

0800a71c <__swhatbuf_r>:
 800a71c:	b570      	push	{r4, r5, r6, lr}
 800a71e:	460c      	mov	r4, r1
 800a720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a724:	4615      	mov	r5, r2
 800a726:	2900      	cmp	r1, #0
 800a728:	461e      	mov	r6, r3
 800a72a:	b096      	sub	sp, #88	@ 0x58
 800a72c:	da0c      	bge.n	800a748 <__swhatbuf_r+0x2c>
 800a72e:	89a3      	ldrh	r3, [r4, #12]
 800a730:	2100      	movs	r1, #0
 800a732:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a736:	bf14      	ite	ne
 800a738:	2340      	movne	r3, #64	@ 0x40
 800a73a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a73e:	2000      	movs	r0, #0
 800a740:	6031      	str	r1, [r6, #0]
 800a742:	602b      	str	r3, [r5, #0]
 800a744:	b016      	add	sp, #88	@ 0x58
 800a746:	bd70      	pop	{r4, r5, r6, pc}
 800a748:	466a      	mov	r2, sp
 800a74a:	f000 f849 	bl	800a7e0 <_fstat_r>
 800a74e:	2800      	cmp	r0, #0
 800a750:	dbed      	blt.n	800a72e <__swhatbuf_r+0x12>
 800a752:	9901      	ldr	r1, [sp, #4]
 800a754:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a758:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a75c:	4259      	negs	r1, r3
 800a75e:	4159      	adcs	r1, r3
 800a760:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a764:	e7eb      	b.n	800a73e <__swhatbuf_r+0x22>

0800a766 <__smakebuf_r>:
 800a766:	898b      	ldrh	r3, [r1, #12]
 800a768:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a76a:	079d      	lsls	r5, r3, #30
 800a76c:	4606      	mov	r6, r0
 800a76e:	460c      	mov	r4, r1
 800a770:	d507      	bpl.n	800a782 <__smakebuf_r+0x1c>
 800a772:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a776:	6023      	str	r3, [r4, #0]
 800a778:	6123      	str	r3, [r4, #16]
 800a77a:	2301      	movs	r3, #1
 800a77c:	6163      	str	r3, [r4, #20]
 800a77e:	b003      	add	sp, #12
 800a780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a782:	466a      	mov	r2, sp
 800a784:	ab01      	add	r3, sp, #4
 800a786:	f7ff ffc9 	bl	800a71c <__swhatbuf_r>
 800a78a:	9f00      	ldr	r7, [sp, #0]
 800a78c:	4605      	mov	r5, r0
 800a78e:	4639      	mov	r1, r7
 800a790:	4630      	mov	r0, r6
 800a792:	f7ff fbbf 	bl	8009f14 <_malloc_r>
 800a796:	b948      	cbnz	r0, 800a7ac <__smakebuf_r+0x46>
 800a798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a79c:	059a      	lsls	r2, r3, #22
 800a79e:	d4ee      	bmi.n	800a77e <__smakebuf_r+0x18>
 800a7a0:	f023 0303 	bic.w	r3, r3, #3
 800a7a4:	f043 0302 	orr.w	r3, r3, #2
 800a7a8:	81a3      	strh	r3, [r4, #12]
 800a7aa:	e7e2      	b.n	800a772 <__smakebuf_r+0xc>
 800a7ac:	89a3      	ldrh	r3, [r4, #12]
 800a7ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7b6:	81a3      	strh	r3, [r4, #12]
 800a7b8:	9b01      	ldr	r3, [sp, #4]
 800a7ba:	6020      	str	r0, [r4, #0]
 800a7bc:	b15b      	cbz	r3, 800a7d6 <__smakebuf_r+0x70>
 800a7be:	4630      	mov	r0, r6
 800a7c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7c4:	f000 f81e 	bl	800a804 <_isatty_r>
 800a7c8:	b128      	cbz	r0, 800a7d6 <__smakebuf_r+0x70>
 800a7ca:	89a3      	ldrh	r3, [r4, #12]
 800a7cc:	f023 0303 	bic.w	r3, r3, #3
 800a7d0:	f043 0301 	orr.w	r3, r3, #1
 800a7d4:	81a3      	strh	r3, [r4, #12]
 800a7d6:	89a3      	ldrh	r3, [r4, #12]
 800a7d8:	431d      	orrs	r5, r3
 800a7da:	81a5      	strh	r5, [r4, #12]
 800a7dc:	e7cf      	b.n	800a77e <__smakebuf_r+0x18>
	...

0800a7e0 <_fstat_r>:
 800a7e0:	b538      	push	{r3, r4, r5, lr}
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	4d06      	ldr	r5, [pc, #24]	@ (800a800 <_fstat_r+0x20>)
 800a7e6:	4604      	mov	r4, r0
 800a7e8:	4608      	mov	r0, r1
 800a7ea:	4611      	mov	r1, r2
 800a7ec:	602b      	str	r3, [r5, #0]
 800a7ee:	f7f6 fe33 	bl	8001458 <_fstat>
 800a7f2:	1c43      	adds	r3, r0, #1
 800a7f4:	d102      	bne.n	800a7fc <_fstat_r+0x1c>
 800a7f6:	682b      	ldr	r3, [r5, #0]
 800a7f8:	b103      	cbz	r3, 800a7fc <_fstat_r+0x1c>
 800a7fa:	6023      	str	r3, [r4, #0]
 800a7fc:	bd38      	pop	{r3, r4, r5, pc}
 800a7fe:	bf00      	nop
 800a800:	200042f4 	.word	0x200042f4

0800a804 <_isatty_r>:
 800a804:	b538      	push	{r3, r4, r5, lr}
 800a806:	2300      	movs	r3, #0
 800a808:	4d05      	ldr	r5, [pc, #20]	@ (800a820 <_isatty_r+0x1c>)
 800a80a:	4604      	mov	r4, r0
 800a80c:	4608      	mov	r0, r1
 800a80e:	602b      	str	r3, [r5, #0]
 800a810:	f7f6 fe31 	bl	8001476 <_isatty>
 800a814:	1c43      	adds	r3, r0, #1
 800a816:	d102      	bne.n	800a81e <_isatty_r+0x1a>
 800a818:	682b      	ldr	r3, [r5, #0]
 800a81a:	b103      	cbz	r3, 800a81e <_isatty_r+0x1a>
 800a81c:	6023      	str	r3, [r4, #0]
 800a81e:	bd38      	pop	{r3, r4, r5, pc}
 800a820:	200042f4 	.word	0x200042f4

0800a824 <_sbrk_r>:
 800a824:	b538      	push	{r3, r4, r5, lr}
 800a826:	2300      	movs	r3, #0
 800a828:	4d05      	ldr	r5, [pc, #20]	@ (800a840 <_sbrk_r+0x1c>)
 800a82a:	4604      	mov	r4, r0
 800a82c:	4608      	mov	r0, r1
 800a82e:	602b      	str	r3, [r5, #0]
 800a830:	f7f6 fe38 	bl	80014a4 <_sbrk>
 800a834:	1c43      	adds	r3, r0, #1
 800a836:	d102      	bne.n	800a83e <_sbrk_r+0x1a>
 800a838:	682b      	ldr	r3, [r5, #0]
 800a83a:	b103      	cbz	r3, 800a83e <_sbrk_r+0x1a>
 800a83c:	6023      	str	r3, [r4, #0]
 800a83e:	bd38      	pop	{r3, r4, r5, pc}
 800a840:	200042f4 	.word	0x200042f4

0800a844 <memchr>:
 800a844:	4603      	mov	r3, r0
 800a846:	b510      	push	{r4, lr}
 800a848:	b2c9      	uxtb	r1, r1
 800a84a:	4402      	add	r2, r0
 800a84c:	4293      	cmp	r3, r2
 800a84e:	4618      	mov	r0, r3
 800a850:	d101      	bne.n	800a856 <memchr+0x12>
 800a852:	2000      	movs	r0, #0
 800a854:	e003      	b.n	800a85e <memchr+0x1a>
 800a856:	7804      	ldrb	r4, [r0, #0]
 800a858:	3301      	adds	r3, #1
 800a85a:	428c      	cmp	r4, r1
 800a85c:	d1f6      	bne.n	800a84c <memchr+0x8>
 800a85e:	bd10      	pop	{r4, pc}

0800a860 <_init>:
 800a860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a862:	bf00      	nop
 800a864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a866:	bc08      	pop	{r3}
 800a868:	469e      	mov	lr, r3
 800a86a:	4770      	bx	lr

0800a86c <_fini>:
 800a86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a86e:	bf00      	nop
 800a870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a872:	bc08      	pop	{r3}
 800a874:	469e      	mov	lr, r3
 800a876:	4770      	bx	lr
