
Warning:  Site Information is not available ... Have you run install_site?


                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)

         Version F-2011.09-ICC-SP2 for amd64 -- Nov 21, 2011

Zroute is the default router for ICC, ICC-PC and ICC-DP in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2011 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
########## Boilerplate ##########################################
# Standard System Level Settings. Do not change.
#################################################################
set SynopsysInstall [getenv "SYNOPSYS"]
/sim/synopsys64/icc
# Next line defines the location of the standard cell libraries. Std.
# Cells can be aligned in datapaths between power and ground rails. So
# AND, XOR, NOR etc., all have at least one matching dimension.
set stdcellhome /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/
/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/
# The design library is used by design compiler to performance logic
# optimations.  Technology libraries contain information about the
# characteristics and functions of each cell provided in a semiconductor
# vendors library. Semiconductor vendors maintain and distribute
# the technology libraries. In our case the vendor is Synopsys. Cell
# characteristics include information such as cell names, pin names,
# area, delay arcs, and pin loading. The technology library also defines
# the conditions that must be met for a functional design (for example,
# the maximum transition time for nets).  These conditions are called
# design rule constraints. In addition to cell information and design rule
# constraints, technology libraries specify the operating conditions and
# wire load models specific to that technology. 
set design_db  $stdcellhome/synopsys/models/saed90nm_typ.db
/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//synopsys/models/saed90nm_typ.db
# The next few includes contains backend process parameters. For instance,
# it includes detailed information about the poly and metal layers
# in the  design and the standard cell layouts.  These libraries also
# contain logical information (functionality and timing characteristics)
# for every cell in the library.  Finally, libraries contain technology
# information required for design and fabrication.  
# In a Milkyway library below you will find different views for each
# cell, for example, NOR1.CEL and NOR1.FRAM. CEL is the full layout view,
# and FRAM is the abstract view for place and route operation
set mw_ref_lib $stdcellhome/process/astro/gds-as/saed90nm_dv
/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv
# tf - Vendor Technology File. This file contains technology-specific
# information such as the names, characteristics (physical and electrical)
# for each metal layer, and design rules. These information are required
# to route a design.
set astro_tf   $stdcellhome/process/astro/tech/astroTechFile.tf
/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/tech/astroTechFile.tf
set mapf       $stdcellhome/process/star_rcxt/saed90nm.map
/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/saed90nm.map
# TLUPlus models are a set of models containing advanced process ects 
# that can be used by the parasitic extractors in Synopsys place-and-route
# tools. These files are used for extracting parasitics from the 
# design. They are created from the tf file using other synopsys tools.
set max_tlu    $stdcellhome/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
set min_tlu    $stdcellhome/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus
/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus
#   Controls  whether  a  warning  message  is  issued if a latch is
#   inferred from a design.
set search_path [list . [format "%s%s" $SynopsysInstall /dw/sim_ver]]
. /sim/synopsys64/icc/dw/sim_ver
set target_library  $design_db
/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//synopsys/models/saed90nm_typ.db
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set link_library [concat [concat "*" $target_library] $synthetic_library]
* /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//synopsys/models/saed90nm_typ.db dw_foundation.sldb
set symbol_library [list generic.sdb]
generic.sdb
define_design_lib WORK -path ./WORK
Error: Command 'define_design_lib' is disabled. (CMD-080)
set basename top_pipeline      ;# Top-level module name
top_pipeline
set CLK "clk"                  ;# The name of your clock 
clk
# Read the milkyway library created during synthesis
set MW_LIB_NAME [format "%s%s" $basename "_LIB"]
top_pipeline_LIB
open_mw_lib $MW_LIB_NAME
{top_pipeline_LIB}
check_library
Loading db file '/sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db'
Error: Failed to read input library 'dw_foundation.sldb'. (LBDB-841)

#BEGIN_XCHECK_LIBRARY

Logic Library:    saed90nm_typ 
                  saed90nm_typ 
Physical Library: /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv 
check_library options: 	
Version: 				F-2011.09-ICC-SP2
Check date and time:	Thu Dec 20 07:26:38 2012

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
saed90nm_typ                 /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:	44 (out of 448)

Information: List of cells missing in logic library (LIBCHK-210)
-------------------------------------------------------------------------
Cell name                  Cell type             Physical library
-------------------------------------------------------------------------
CGLNPSX16                  Core                  saed90nm_dv
CGLNPSX2                   Core                  saed90nm_dv
CGLNPSX4                   Core                  saed90nm_dv
CGLNPSX8                   Core                  saed90nm_dv
CGLPPRX2                   Core                  saed90nm_dv
CGLPPRX8                   Core                  saed90nm_dv
CGLPPSX16                  Core                  saed90nm_dv
CGLPPSX2                   Core                  saed90nm_dv
CGLPPSX4                   Core                  saed90nm_dv
CGLNPRX2                   Core                  saed90nm_dv
CGLNPRX8                   Core                  saed90nm_dv
CGLPPSX8                   Core                  saed90nm_dv
LSUPENX1                   Core                  saed90nm_dv
LSUPENX2                   Core                  saed90nm_dv
LSUPENX4                   Core                  saed90nm_dv
LSUPENX8                   Core                  saed90nm_dv
LSUPX1                     Core                  saed90nm_dv
LSUPX2                     Core                  saed90nm_dv
LSUPX4                     Core                  saed90nm_dv
LSUPX8                     Core                  saed90nm_dv
RDFFNX1                    Core                  saed90nm_dv
RDFFNX2                    Core                  saed90nm_dv
RDFFX1                     Core                  saed90nm_dv
RDFFX2                     Core                  saed90nm_dv
LSDNENX1                   Core                  saed90nm_dv
LSDNENX2                   Core                  saed90nm_dv
LSDNENX4                   Core                  saed90nm_dv
LSDNENX8                   Core                  saed90nm_dv
LSDNX1                     Core                  saed90nm_dv
LSDNX2                     Core                  saed90nm_dv
RSDFFNX1                   Core                  saed90nm_dv
RSDFFNX2                   Core                  saed90nm_dv
RSDFFX1                    Core                  saed90nm_dv
RSDFFX2                    Core                  saed90nm_dv
LSDNX4                     Core                  saed90nm_dv
LSDNX8                     Core                  saed90nm_dv
RDFFARX1                   Core                  saed90nm_dv
RDFFARX2                   Core                  saed90nm_dv
RDFFNARX1                  Core                  saed90nm_dv
RDFFNARX2                  Core                  saed90nm_dv
RSDFFARX1                  Core                  saed90nm_dv
RSDFFARX2                  Core                  saed90nm_dv
RSDFFNARX1                 Core                  saed90nm_dv
RSDFFNARX2                 Core                  saed90nm_dv
-------------------------------------------------------------------------

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:	0 (out of 268)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:	0

#END_XCHECK_PINS

Logic vs. physical library check summary:
Number of cells missing in logic library:	44 
Information: Logic library is INCONSISTENT with physical library (LIBCHK-220)

#END_XCHECK_LIBRARY

0
set_tlu_plus_file -max_tluplus $max_tlu -min_tluplus $min_tlu -tech2itf_map $mapf
1
check_tlu_plus_files

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
 min_tlu+: /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus
 mapping_file: /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/saed90nm.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: top_pipeline_LIB

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
1
# Start Physical Synthesis
# Read the synthesized design back into ICC. Specify the top level module
# and save the designs again in milkyway format.
import_designs top_pipeline_synth.ddc -format ddc -top top_pipeline -cel top_pipeline
Warning: Conflict unit found: MW tech file capacitance unit is pF; Main Library capacitance unit is fF. (IFS-007)
Warning: Conflict unit found: MW tech file resistance unit is kOhm; Main Library resistance unit is MOhm. (IFS-007)
Loading db file '/sim/synopsys64/icc/libraries/syn/dw_foundation.sldb'
Loading db file '/sim/synopsys64/icc/libraries/syn/gtech.db'
Loading db file '/sim/synopsys64/icc/libraries/syn/standard.sldb'
Information: linking reference library : /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv. (PSYN-878)
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Reading ddc file '/home/lcr2131/Documents/ComputerHardware/HardwareFinal/top_pipeline_synth.ddc'.
Loaded 7 designs.
Current design is 'top_pipeline'.
Current design is 'top_pipeline'.
Information: Building the design 'cycle_delay'. (HDL-193)
Warning: Cannot find the design 'cycle_delay' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'cycle_delay' in 'branch_delay'. (LINK-5)
Warning: Design 'top_pipeline' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Linking design 'top_pipeline'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /home/lcr2131/Documents/ComputerHardware/HardwareFinal/top_pipeline_synth.ddc, etc
  saed90nm_typ (library)      /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library) /sim/synopsys64/icc/libraries/syn/dw_foundation.sldb

Information: Building the design 'cycle_delay'. (HDL-193)
Warning: Cannot find the design 'cycle_delay' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'cycle_delay' in 'branch_delay'. (LINK-5)
Info: Creating auto CEL.
Error: Can not create instance master 'cycle_delay' in FRAM view. (MWDC-001)
Error: Can not create instance master 'cycle_delay' in FRAM view. (MWDC-001)
Error: Can not create instance master 'cycle_delay' in FRAM view. (MWDC-001)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle1'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle2'. (MWDC-005)
Error: Cannot find instance in CEL view 'bdelay/cycle3'. (MWDC-005)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Building the design 'cycle_delay'. (HDL-193)
Warning: Cannot find the design 'cycle_delay' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'cycle_delay' in 'branch_delay'. (LINK-5)
Information: Saved design named top_pipeline. (UIG-5)
1
# Define power and ground, only for the top level
derive_pg_connection -power_net "VDD" -power_pin "VDD" -ground_net "VSS" -ground_pin "VSS" -create_ports "top"
Information: top power port VDD created
Information: top ground port VSS created
Information: Total 2 ports created
Information: connected 36709 power ports and 36709 ground ports
1
# Create a floor plan. Please look in the ICC UG to understand these
# options further. Basically this produces  a  floorplan  with chip
# boundary, core, rows, and wire tracks.
# For example, an aspect ratio of 1.00 means that the  height  and
# the  width  of  the  core area are the same and the shape
# of the core is a square.
# a core utilization of 0.7 means that 70 percent  of the  core  area
# is  used  for  cell placement and 30 percent is available for routing.
# A smaller row to core ratio means that more space is left for the routing
# channels. A value of 1.0 means no routing channel space.
initialize_floorplan -control_type "aspect_ratio" -core_aspect_ratio "1" -core_utilization "0.7" -row_core_ratio "1"  -left_io2core "30" -bottom_io2core "30" -right_io2core "30" -top_io2core "30"  -start_first_row
Warning: Command initialize_floorplan will be obsolete; use create_floorplan instead. (APLUI-056)
There are 172 pins in total
Start to create wire tracks ...
WARNING : No routing direction for layer M3, set to H
WARNING : No routing direction for layer M4, set to V
WARNING : No routing direction for layer M5, set to H
WARNING : No routing direction for layer M6, set to V
WARNING : No routing direction for layer M7, set to H
WARNING : No routing direction for layer M8, set to V
WARNING : No routing direction for layer M9, set to H
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance stage1/pre_calculation_and_queue1/instruction_queue1/U4524 is not completely placed inside top block top_pipeline (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 172.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name           Original Ports
top_pipeline              172
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.701
	Number Of Rows = 251
	Core Width = 722.88
	Core Height = 722.88
	Aspect Ratio = 1.000
	Double Back ON
	Flip First Row = NO
	Start From First Row = YES
Planner run through successfully.
1
# Place all hard macros and leaf cells
create_fp_placement
Reference Point: Lower Left-hand corner of Core Base Array
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block top_buffer_stage1
block file1
block stage1
Above hierarchy nodes are selected for grouping
  29 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 36708 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 38208
Num     zero wt nets = 0
A net with highest fanout (67) is top_buffer_stage1/n3137
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : top_pipeline
Version    : F-2011.09-ICC-SP2
Date       : Thu Dec 20 07:26:55 2012
*********************************************

Total wirelength: 2028557.62
Number of 100x100 tracks cell density regions: 484
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 73.52% (at 375 564 407 595)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:26:56 2012
****************************************
Std cell utilization: 70.06%  (397229/(567009-0))
(Non-fixed + Fixed)
Std cell utilization: 70.06%  (397229/(567009-0))
(Non-fixed only)
Chip area:            567009   sites, bbox (30.00 30.00 752.88 752.88) um
Std cell area:        397229   sites, (non-fixed:397229 fixed:0)
                      36708    cells, (non-fixed:36708  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  4.99 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 251)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:26:56 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 36708 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:27:00 2012
****************************************

avg cell displacement:    0.864 um ( 0.30 row height)
max cell displacement:    3.755 um ( 1.30 row height)
std deviation:            0.453 um ( 0.16 row height)
number of cell moved:     36708 cells (out of 36708 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
# Synthesizes power networks or power switch arrays based on user-
# specified constraints. In  a  single  run,  you  can  synthesize either
# a  power network for a single voltage design, power networks for a
# multivoltage design, or a power switch array.
synthesize_fp_rail -power_budget "1000" -voltage_supply "1.2" -target_voltage_drop "250" -output_dir "./pna_output" -nets "VDD VSS" -create_virtual_rails "M1" -synthesize_power_plan -synthesize_power_pads -use_strap_ends_as_pad
Warning: Layer constraint is not set in top design. (PNA-101)
Use the top two layers as default
Warning: Ring constraint is not set in top design. (PNA-102)
Use the top two layers as default
Warning: Power/Ground pad constraint is not set in top design. (PNA-103)
Use the default pad synthesis constraints

Power Pad and Network Synthesis Begins ...
Geometry mapping begins.
Parasitics Operating Condition is max
Ignore contact DIFFCON, which has non-routing layers:  3

TLU+ File = /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
TLU+ File = /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
EKL: layer poly has pitch<=0, forced pitch=2
EKL: layer poly has pitch<width+spacing, forced pitch=width+spacing
Getting the info of via resistance from TLU+ model
via resistance of default area is used for layer 19
via resistance of default area is used for layer 19
lower mask id 0, upper mask id 1, via layer 20, resistivity 8.000000
via resistance of default area is used for layer 20
lower mask id 1, upper mask id 2, via layer 21, resistivity 0.900000
lower mask id 2, upper mask id 3, via layer 22, resistivity 0.900000
lower mask id 3, upper mask id 4, via layer 23, resistivity 0.900000
lower mask id 4, upper mask id 5, via layer 24, resistivity 0.900000
lower mask id 5, upper mask id 6, via layer 25, resistivity 0.900000
lower mask id 6, upper mask id 7, via layer 26, resistivity 0.900000
lower mask id 7, upper mask id 8, via layer 27, resistivity 0.900000
lower mask id 8, upper mask id 9, via layer 28, resistivity 0.152500
EKL: max metal layer: 9  max back metal layer: 0
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 0
Geometry mapping took     0.26 seconds

Name of design : top_pipeline
Number of cell instances in the design : 36708
Number of cell instance masters in the library : 84
Warning: There are no wires in net VSS. (PNA-111)
The net VSS is skipped
Warning: There are no wires in net VDD. (PNA-111)
The net VDD is skipped
The estimated number of p/g pads for PNS is 8.
Initialization completed.

Geometry mapping begins.
Removing all the files with the prefix top_pipeline in the directory ./pna_output
Parasitics Operating Condition is max
Ignore contact DIFFCON, which has non-routing layers:  3
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
EKL: layer poly has pitch<=0, forced pitch=2
EKL: layer poly has pitch<width+spacing, forced pitch=width+spacing
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 20, resistivity 8.000000
lower mask id 1, upper mask id 2, via layer 21, resistivity 0.900000
lower mask id 2, upper mask id 3, via layer 22, resistivity 0.900000
lower mask id 3, upper mask id 4, via layer 23, resistivity 0.900000
lower mask id 4, upper mask id 5, via layer 24, resistivity 0.900000
lower mask id 5, upper mask id 6, via layer 25, resistivity 0.900000
lower mask id 6, upper mask id 7, via layer 26, resistivity 0.900000
lower mask id 7, upper mask id 8, via layer 27, resistivity 0.900000
lower mask id 8, upper mask id 9, via layer 28, resistivity 0.152500
EKL: max metal layer: 9  max back metal layer: 0
Ignoring all CONN views
Number of pad instances: 0
Geometry mapping took     0.19 seconds

Name of design : top_pipeline
Number of cell instance masters in the library : 84
Number of cell instances in the design : 36708
Power Network Synthesis Begins ...
Processing net VDD ...
Average power dissipation in top_pipeline :  1000.00 mW
Power supply voltage :     1.20 V
Average current in top_pipeline :   833.33 mA
EKL: layer 8, width 1.418 > max tlu+ tab range
EKL: layer 8, width 1.418 > max tlu+ tab range
EKL: layer 9, width 2.790 > max tlu+ tab range
EKL: layer 9, width 2.790 > max tlu+ tab range
EKL: layer 8, width 2.836 > max tlu+ tab range
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 30x30 straps
Processing virtual rail for net VDD
Number of power pads reaching to the power ports of the leaf cells or blocks: 124
Total assigned virtual connection port current is 0.000000
Total assigned connected port current is 833.333300
Total assigned current is 833.333300
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (0.530 453.370) layer M9 Supplies   14.26 mA Current (1.71%)
Virtual Pad at (782.350 453.370) layer M9 Supplies   14.25 mA Current (1.71%)
Virtual Pad at (0.530 328.270) layer M9 Supplies   14.15 mA Current (1.70%)
Virtual Pad at (0.530 303.070) layer M9 Supplies   14.13 mA Current (1.70%)
Virtual Pad at (782.350 428.170) layer M9 Supplies   14.13 mA Current (1.70%)
Virtual Pad at (782.350 478.570) layer M9 Supplies   14.13 mA Current (1.70%)
Virtual Pad at (0.530 353.470) layer M9 Supplies   14.13 mA Current (1.70%)
Virtual Pad at (0.530 478.570) layer M9 Supplies   14.13 mA Current (1.70%)
Virtual Pad at (782.350 353.470) layer M9 Supplies   14.12 mA Current (1.69%)
Virtual Pad at (0.530 428.170) layer M9 Supplies   14.11 mA Current (1.69%)
Virtual Pad at (782.350 328.270) layer M9 Supplies   14.10 mA Current (1.69%)
Virtual Pad at (782.350 303.070) layer M9 Supplies   14.06 mA Current (1.69%)
Virtual Pad at (0.530 503.770) layer M9 Supplies   14.05 mA Current (1.69%)
Virtual Pad at (782.350 503.770) layer M9 Supplies   14.04 mA Current (1.68%)
Virtual Pad at (0.530 277.870) layer M9 Supplies   13.99 mA Current (1.68%)
Virtual Pad at (782.350 277.870) layer M9 Supplies   13.89 mA Current (1.67%)
Virtual Pad at (782.350 378.670) layer M9 Supplies   13.84 mA Current (1.66%)
Virtual Pad at (0.530 378.670) layer M9 Supplies   13.84 mA Current (1.66%)
Virtual Pad at (0.530 528.970) layer M9 Supplies   13.84 mA Current (1.66%)
Virtual Pad at (782.350 528.970) layer M9 Supplies   13.83 mA Current (1.66%)
Virtual Pad at (0.530 252.670) layer M9 Supplies   13.83 mA Current (1.66%)
Virtual Pad at (782.350 252.670) layer M9 Supplies   13.69 mA Current (1.64%)
Virtual Pad at (0.530 228.370) layer M9 Supplies   13.68 mA Current (1.64%)
Virtual Pad at (0.530 553.270) layer M9 Supplies   13.61 mA Current (1.63%)
Virtual Pad at (782.350 553.270) layer M9 Supplies   13.60 mA Current (1.63%)
Virtual Pad at (782.350 228.370) layer M9 Supplies   13.51 mA Current (1.62%)
Virtual Pad at (0.530 203.170) layer M9 Supplies   13.42 mA Current (1.61%)
Virtual Pad at (0.530 578.470) layer M9 Supplies   13.40 mA Current (1.61%)
Virtual Pad at (782.350 578.470) layer M9 Supplies   13.38 mA Current (1.61%)
Virtual Pad at (782.350 203.170) layer M9 Supplies   13.25 mA Current (1.59%)
Virtual Pad at (0.530 177.970) layer M9 Supplies   13.07 mA Current (1.57%)
Virtual Pad at (0.530 603.670) layer M9 Supplies   13.03 mA Current (1.56%)
Virtual Pad at (782.350 603.670) layer M9 Supplies   13.02 mA Current (1.56%)
Virtual Pad at (782.350 177.970) layer M9 Supplies   12.91 mA Current (1.55%)
Virtual Pad at (782.350 402.970) layer M9 Supplies   12.58 mA Current (1.51%)
Virtual Pad at (0.530 402.970) layer M9 Supplies   12.57 mA Current (1.51%)
Virtual Pad at (0.530 152.770) layer M9 Supplies   12.50 mA Current (1.50%)
Virtual Pad at (0.530 628.870) layer M9 Supplies   12.41 mA Current (1.49%)
Virtual Pad at (782.350 628.870) layer M9 Supplies   12.38 mA Current (1.49%)
Virtual Pad at (782.350 152.770) layer M9 Supplies   12.37 mA Current (1.48%)
Virtual Pad at (0.530 127.570) layer M9 Supplies   11.67 mA Current (1.40%)
Virtual Pad at (0.530 654.070) layer M9 Supplies   11.66 mA Current (1.40%)
Virtual Pad at (782.350 654.070) layer M9 Supplies   11.66 mA Current (1.40%)
Virtual Pad at (782.350 127.570) layer M9 Supplies   11.57 mA Current (1.39%)
Virtual Pad at (0.530 102.370) layer M9 Supplies   10.56 mA Current (1.27%)
Virtual Pad at (782.350 679.270) layer M9 Supplies   10.53 mA Current (1.26%)
Virtual Pad at (782.350 102.370) layer M9 Supplies   10.51 mA Current (1.26%)
Virtual Pad at (0.530 679.270) layer M9 Supplies   10.51 mA Current (1.26%)
Virtual Pad at (0.530 78.070) layer M9 Supplies    9.10 mA Current (1.09%)
Virtual Pad at (782.350 703.570) layer M9 Supplies    9.08 mA Current (1.09%)
Virtual Pad at (0.530 703.570) layer M9 Supplies    9.08 mA Current (1.09%)
Virtual Pad at (782.350 78.070) layer M9 Supplies    9.04 mA Current (1.08%)
Virtual Pad at (782.350 728.770) layer M9 Supplies    7.06 mA Current (0.85%)
Virtual Pad at (0.530 728.770) layer M9 Supplies    7.06 mA Current (0.85%)
Virtual Pad at (0.530 52.870) layer M9 Supplies    7.00 mA Current (0.84%)
Virtual Pad at (782.350 52.870) layer M9 Supplies    6.95 mA Current (0.83%)
Virtual Pad at (782.350 753.970) layer M9 Supplies    3.69 mA Current (0.44%)
Virtual Pad at (0.530 753.970) layer M9 Supplies    3.68 mA Current (0.44%)
Virtual Pad at (0.530 27.670) layer M9 Supplies    3.40 mA Current (0.41%)
Virtual Pad at (782.350 27.670) layer M9 Supplies    3.38 mA Current (0.41%)
Virtual Pad at (328.155 782.350) layer M8 Supplies    2.71 mA Current (0.33%)
Virtual Pad at (353.435 782.350) layer M8 Supplies    2.70 mA Current (0.32%)
Virtual Pad at (328.155 0.530) layer M8 Supplies    2.69 mA Current (0.32%)
Virtual Pad at (453.915 782.350) layer M8 Supplies    2.69 mA Current (0.32%)
Virtual Pad at (353.435 0.530) layer M8 Supplies    2.68 mA Current (0.32%)
Virtual Pad at (453.915 0.530) layer M8 Supplies    2.67 mA Current (0.32%)
Virtual Pad at (303.195 782.350) layer M8 Supplies    2.66 mA Current (0.32%)
Virtual Pad at (478.875 782.350) layer M8 Supplies    2.66 mA Current (0.32%)
Virtual Pad at (303.195 0.530) layer M8 Supplies    2.65 mA Current (0.32%)
Virtual Pad at (478.875 0.530) layer M8 Supplies    2.64 mA Current (0.32%)
Virtual Pad at (428.635 782.350) layer M8 Supplies    2.63 mA Current (0.32%)
Virtual Pad at (428.635 0.530) layer M8 Supplies    2.60 mA Current (0.31%)
Virtual Pad at (277.915 782.350) layer M8 Supplies    2.58 mA Current (0.31%)
Virtual Pad at (504.155 782.350) layer M8 Supplies    2.58 mA Current (0.31%)
Virtual Pad at (277.915 0.530) layer M8 Supplies    2.57 mA Current (0.31%)
Virtual Pad at (504.155 0.530) layer M8 Supplies    2.57 mA Current (0.31%)
Virtual Pad at (378.395 782.350) layer M8 Supplies    2.55 mA Current (0.31%)
Virtual Pad at (378.395 0.530) layer M8 Supplies    2.53 mA Current (0.30%)
Virtual Pad at (529.115 782.350) layer M8 Supplies    2.48 mA Current (0.30%)
Virtual Pad at (252.955 782.350) layer M8 Supplies    2.48 mA Current (0.30%)
Virtual Pad at (252.955 0.530) layer M8 Supplies    2.48 mA Current (0.30%)
Virtual Pad at (529.115 0.530) layer M8 Supplies    2.47 mA Current (0.30%)
Virtual Pad at (554.395 782.350) layer M8 Supplies    2.36 mA Current (0.28%)
Virtual Pad at (227.675 782.350) layer M8 Supplies    2.36 mA Current (0.28%)
Virtual Pad at (227.675 0.530) layer M8 Supplies    2.35 mA Current (0.28%)
Virtual Pad at (554.395 0.530) layer M8 Supplies    2.35 mA Current (0.28%)
Virtual Pad at (403.675 782.350) layer M8 Supplies    2.27 mA Current (0.27%)
Virtual Pad at (403.675 0.530) layer M8 Supplies    2.25 mA Current (0.27%)
Virtual Pad at (579.675 782.350) layer M8 Supplies    2.21 mA Current (0.27%)
Virtual Pad at (202.715 0.530) layer M8 Supplies    2.21 mA Current (0.27%)
Virtual Pad at (202.715 782.350) layer M8 Supplies    2.21 mA Current (0.26%)
Virtual Pad at (579.675 0.530) layer M8 Supplies    2.20 mA Current (0.26%)
Virtual Pad at (604.635 782.350) layer M8 Supplies    2.04 mA Current (0.25%)
Virtual Pad at (177.435 0.530) layer M8 Supplies    2.04 mA Current (0.24%)
Virtual Pad at (604.635 0.530) layer M8 Supplies    2.03 mA Current (0.24%)
Virtual Pad at (177.435 782.350) layer M8 Supplies    2.03 mA Current (0.24%)
Virtual Pad at (782.880 399.260) layer M9 Supplies    1.98 mA Current (0.24%)
Virtual Pad at (0.000 399.260) layer M9 Supplies    1.97 mA Current (0.24%)
Virtual Pad at (629.915 782.350) layer M8 Supplies    1.84 mA Current (0.22%)
Virtual Pad at (152.155 0.530) layer M8 Supplies    1.84 mA Current (0.22%)
Virtual Pad at (629.915 0.530) layer M8 Supplies    1.84 mA Current (0.22%)
Virtual Pad at (152.155 782.350) layer M8 Supplies    1.83 mA Current (0.22%)
Virtual Pad at (654.875 782.350) layer M8 Supplies    1.62 mA Current (0.19%)
Virtual Pad at (127.195 0.530) layer M8 Supplies    1.62 mA Current (0.19%)
Virtual Pad at (654.875 0.530) layer M8 Supplies    1.62 mA Current (0.19%)
Virtual Pad at (127.195 782.350) layer M8 Supplies    1.61 mA Current (0.19%)
Virtual Pad at (680.155 782.350) layer M8 Supplies    1.37 mA Current (0.16%)
Virtual Pad at (680.155 0.530) layer M8 Supplies    1.36 mA Current (0.16%)
Virtual Pad at (101.915 0.530) layer M8 Supplies    1.36 mA Current (0.16%)
Virtual Pad at (101.915 782.350) layer M8 Supplies    1.36 mA Current (0.16%)
Virtual Pad at (705.115 782.350) layer M8 Supplies    1.09 mA Current (0.13%)
Virtual Pad at (705.115 0.530) layer M8 Supplies    1.09 mA Current (0.13%)
Virtual Pad at (76.955 0.530) layer M8 Supplies    1.08 mA Current (0.13%)
Virtual Pad at (76.955 782.350) layer M8 Supplies    1.07 mA Current (0.13%)
Virtual Pad at (399.260 782.880) layer M8 Supplies    1.05 mA Current (0.13%)
Virtual Pad at (399.260 0.000) layer M8 Supplies    1.04 mA Current (0.13%)
Virtual Pad at (730.395 782.350) layer M8 Supplies    0.78 mA Current (0.09%)
Virtual Pad at (730.395 0.530) layer M8 Supplies    0.78 mA Current (0.09%)
Virtual Pad at (51.675 0.530) layer M8 Supplies    0.77 mA Current (0.09%)
Virtual Pad at (51.675 782.350) layer M8 Supplies    0.77 mA Current (0.09%)
Virtual Pad at (755.355 782.350) layer M8 Supplies    0.49 mA Current (0.06%)
Virtual Pad at (755.355 0.530) layer M8 Supplies    0.49 mA Current (0.06%)
Virtual Pad at (26.715 782.350) layer M8 Supplies    0.48 mA Current (0.06%)
Virtual Pad at (26.715 0.530) layer M8 Supplies    0.48 mA Current (0.06%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:  833.33 mA (100.00%)
Maximum IR drop in top_pipeline : 116.61 mV
Maximum current in top_pipeline : 14.258 mA
Maximum EM of wires in top_pipeline : 2.741931e+02 A/cm, layer M9
Maximum EM of vias in top_pipeline : 2.841983e+06 A/cm_square, layer VIA8
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is 116.611 mV
Processing net VSS ...
Average power dissipation in top_pipeline :  1000.00 mW
Power supply voltage :     1.20 V
Average current in top_pipeline :   833.33 mA
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Processing virtual rail for net VSS
Number of power pads reaching to the power ports of the leaf cells or blocks: 124
Total assigned virtual connection port current is 0.000000
Total assigned connected port current is 833.333300
Total assigned current is 833.333300
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (1.270 329.330) layer M9 Supplies   14.20 mA Current (1.70%)
Virtual Pad at (1.270 479.630) layer M9 Supplies   14.20 mA Current (1.70%)
Virtual Pad at (1.270 429.230) layer M9 Supplies   14.19 mA Current (1.70%)
Virtual Pad at (781.610 429.230) layer M9 Supplies   14.18 mA Current (1.70%)
Virtual Pad at (781.610 479.630) layer M9 Supplies   14.18 mA Current (1.70%)
Virtual Pad at (1.270 454.430) layer M9 Supplies   14.18 mA Current (1.70%)
Virtual Pad at (781.610 454.430) layer M9 Supplies   14.18 mA Current (1.70%)
Virtual Pad at (781.610 329.330) layer M9 Supplies   14.16 mA Current (1.70%)
Virtual Pad at (1.270 354.530) layer M9 Supplies   14.09 mA Current (1.69%)
Virtual Pad at (781.610 354.530) layer M9 Supplies   14.08 mA Current (1.69%)
Virtual Pad at (1.270 304.130) layer M9 Supplies   14.07 mA Current (1.69%)
Virtual Pad at (1.270 278.930) layer M9 Supplies   14.03 mA Current (1.68%)
Virtual Pad at (781.610 304.130) layer M9 Supplies   14.03 mA Current (1.68%)
Virtual Pad at (1.270 504.830) layer M9 Supplies   14.02 mA Current (1.68%)
Virtual Pad at (781.610 504.830) layer M9 Supplies   14.00 mA Current (1.68%)
Virtual Pad at (781.610 278.930) layer M9 Supplies   13.93 mA Current (1.67%)
Virtual Pad at (781.610 404.030) layer M9 Supplies   13.85 mA Current (1.66%)
Virtual Pad at (1.270 404.030) layer M9 Supplies   13.85 mA Current (1.66%)
Virtual Pad at (1.270 253.730) layer M9 Supplies   13.84 mA Current (1.66%)
Virtual Pad at (1.270 530.030) layer M9 Supplies   13.83 mA Current (1.66%)
Virtual Pad at (781.610 530.030) layer M9 Supplies   13.80 mA Current (1.66%)
Virtual Pad at (781.610 253.730) layer M9 Supplies   13.69 mA Current (1.64%)
Virtual Pad at (781.610 554.330) layer M9 Supplies   13.64 mA Current (1.64%)
Virtual Pad at (1.270 554.330) layer M9 Supplies   13.64 mA Current (1.64%)
Virtual Pad at (1.270 229.430) layer M9 Supplies   13.62 mA Current (1.63%)
Virtual Pad at (781.610 229.430) layer M9 Supplies   13.48 mA Current (1.62%)
Virtual Pad at (1.270 204.230) layer M9 Supplies   13.45 mA Current (1.61%)
Virtual Pad at (1.270 579.530) layer M9 Supplies   13.35 mA Current (1.60%)
Virtual Pad at (781.610 579.530) layer M9 Supplies   13.33 mA Current (1.60%)
Virtual Pad at (781.610 204.230) layer M9 Supplies   13.29 mA Current (1.59%)
Virtual Pad at (1.270 179.030) layer M9 Supplies   13.09 mA Current (1.57%)
Virtual Pad at (1.270 604.730) layer M9 Supplies   12.96 mA Current (1.56%)
Virtual Pad at (781.610 604.730) layer M9 Supplies   12.96 mA Current (1.55%)
Virtual Pad at (781.610 179.030) layer M9 Supplies   12.94 mA Current (1.55%)
Virtual Pad at (781.610 379.730) layer M9 Supplies   12.64 mA Current (1.52%)
Virtual Pad at (1.270 379.730) layer M9 Supplies   12.63 mA Current (1.52%)
Virtual Pad at (1.270 153.830) layer M9 Supplies   12.48 mA Current (1.50%)
Virtual Pad at (1.270 629.930) layer M9 Supplies   12.41 mA Current (1.49%)
Virtual Pad at (781.610 629.930) layer M9 Supplies   12.40 mA Current (1.49%)
Virtual Pad at (781.610 153.830) layer M9 Supplies   12.34 mA Current (1.48%)
Virtual Pad at (1.270 128.630) layer M9 Supplies   11.71 mA Current (1.41%)
Virtual Pad at (781.610 128.630) layer M9 Supplies   11.62 mA Current (1.39%)
Virtual Pad at (781.610 655.130) layer M9 Supplies   11.57 mA Current (1.39%)
Virtual Pad at (1.270 655.130) layer M9 Supplies   11.56 mA Current (1.39%)
Virtual Pad at (1.270 103.430) layer M9 Supplies   10.55 mA Current (1.27%)
Virtual Pad at (1.270 680.330) layer M9 Supplies   10.47 mA Current (1.26%)
Virtual Pad at (781.610 103.430) layer M9 Supplies   10.46 mA Current (1.26%)
Virtual Pad at (781.610 680.330) layer M9 Supplies   10.46 mA Current (1.26%)
Virtual Pad at (1.270 79.130) layer M9 Supplies    9.10 mA Current (1.09%)
Virtual Pad at (781.610 79.130) layer M9 Supplies    9.03 mA Current (1.08%)
Virtual Pad at (781.610 704.630) layer M9 Supplies    9.00 mA Current (1.08%)
Virtual Pad at (1.270 704.630) layer M9 Supplies    8.98 mA Current (1.08%)
Virtual Pad at (1.270 53.930) layer M9 Supplies    7.03 mA Current (0.84%)
Virtual Pad at (781.610 53.930) layer M9 Supplies    6.99 mA Current (0.84%)
Virtual Pad at (781.610 729.830) layer M9 Supplies    6.88 mA Current (0.83%)
Virtual Pad at (1.270 729.830) layer M9 Supplies    6.86 mA Current (0.82%)
Virtual Pad at (1.270 28.730) layer M9 Supplies    3.57 mA Current (0.43%)
Virtual Pad at (781.610 28.730) layer M9 Supplies    3.55 mA Current (0.43%)
Virtual Pad at (781.610 755.030) layer M9 Supplies    3.29 mA Current (0.39%)
Virtual Pad at (1.270 755.030) layer M9 Supplies    3.29 mA Current (0.39%)
Virtual Pad at (429.125 780.780) layer M8 Supplies    2.75 mA Current (0.33%)
Virtual Pad at (454.405 780.780) layer M8 Supplies    2.75 mA Current (0.33%)
Virtual Pad at (328.645 780.780) layer M8 Supplies    2.73 mA Current (0.33%)
Virtual Pad at (429.125 2.100) layer M8 Supplies    2.73 mA Current (0.33%)
Virtual Pad at (454.405 2.100) layer M8 Supplies    2.73 mA Current (0.33%)
Virtual Pad at (328.645 2.100) layer M8 Supplies    2.71 mA Current (0.33%)
Virtual Pad at (303.685 780.780) layer M8 Supplies    2.70 mA Current (0.32%)
Virtual Pad at (479.365 780.780) layer M8 Supplies    2.70 mA Current (0.32%)
Virtual Pad at (353.925 780.780) layer M8 Supplies    2.69 mA Current (0.32%)
Virtual Pad at (303.685 2.100) layer M8 Supplies    2.68 mA Current (0.32%)
Virtual Pad at (479.365 2.100) layer M8 Supplies    2.68 mA Current (0.32%)
Virtual Pad at (353.925 2.100) layer M8 Supplies    2.67 mA Current (0.32%)
Virtual Pad at (404.165 780.780) layer M8 Supplies    2.63 mA Current (0.32%)
Virtual Pad at (278.405 780.780) layer M8 Supplies    2.62 mA Current (0.31%)
Virtual Pad at (504.645 780.780) layer M8 Supplies    2.62 mA Current (0.31%)
Virtual Pad at (404.165 2.100) layer M8 Supplies    2.61 mA Current (0.31%)
Virtual Pad at (278.405 2.100) layer M8 Supplies    2.61 mA Current (0.31%)
Virtual Pad at (504.645 2.100) layer M8 Supplies    2.60 mA Current (0.31%)
Virtual Pad at (253.445 780.780) layer M8 Supplies    2.52 mA Current (0.30%)
Virtual Pad at (529.605 780.780) layer M8 Supplies    2.51 mA Current (0.30%)
Virtual Pad at (253.445 2.100) layer M8 Supplies    2.51 mA Current (0.30%)
Virtual Pad at (529.605 2.100) layer M8 Supplies    2.50 mA Current (0.30%)
Virtual Pad at (378.885 780.780) layer M8 Supplies    2.41 mA Current (0.29%)
Virtual Pad at (378.885 2.100) layer M8 Supplies    2.40 mA Current (0.29%)
Virtual Pad at (228.165 780.780) layer M8 Supplies    2.39 mA Current (0.29%)
Virtual Pad at (554.885 780.780) layer M8 Supplies    2.39 mA Current (0.29%)
Virtual Pad at (228.165 2.100) layer M8 Supplies    2.38 mA Current (0.29%)
Virtual Pad at (554.885 2.100) layer M8 Supplies    2.38 mA Current (0.29%)
Virtual Pad at (203.205 780.780) layer M8 Supplies    2.24 mA Current (0.27%)
Virtual Pad at (203.205 2.100) layer M8 Supplies    2.24 mA Current (0.27%)
Virtual Pad at (580.165 780.780) layer M8 Supplies    2.24 mA Current (0.27%)
Virtual Pad at (580.165 2.100) layer M8 Supplies    2.23 mA Current (0.27%)
Virtual Pad at (177.925 2.100) layer M8 Supplies    2.07 mA Current (0.25%)
Virtual Pad at (605.125 780.780) layer M8 Supplies    2.06 mA Current (0.25%)
Virtual Pad at (177.925 780.780) layer M8 Supplies    2.06 mA Current (0.25%)
Virtual Pad at (605.125 2.100) layer M8 Supplies    2.06 mA Current (0.25%)
Virtual Pad at (0.000 383.610) layer M9 Supplies    1.89 mA Current (0.23%)
Virtual Pad at (782.880 383.610) layer M9 Supplies    1.89 mA Current (0.23%)
Virtual Pad at (152.645 2.100) layer M8 Supplies    1.87 mA Current (0.22%)
Virtual Pad at (630.405 780.780) layer M8 Supplies    1.86 mA Current (0.22%)
Virtual Pad at (152.645 780.780) layer M8 Supplies    1.86 mA Current (0.22%)
Virtual Pad at (630.405 2.100) layer M8 Supplies    1.86 mA Current (0.22%)
Virtual Pad at (127.685 2.100) layer M8 Supplies    1.64 mA Current (0.20%)
Virtual Pad at (655.365 780.780) layer M8 Supplies    1.64 mA Current (0.20%)
Virtual Pad at (655.365 2.100) layer M8 Supplies    1.63 mA Current (0.20%)
Virtual Pad at (127.685 780.780) layer M8 Supplies    1.63 mA Current (0.20%)
Virtual Pad at (102.405 2.100) layer M8 Supplies    1.39 mA Current (0.17%)
Virtual Pad at (680.645 2.100) layer M8 Supplies    1.38 mA Current (0.17%)
Virtual Pad at (680.645 780.780) layer M8 Supplies    1.38 mA Current (0.17%)
Virtual Pad at (102.405 780.780) layer M8 Supplies    1.37 mA Current (0.16%)
Virtual Pad at (77.445 2.100) layer M8 Supplies    1.10 mA Current (0.13%)
Virtual Pad at (705.605 2.100) layer M8 Supplies    1.09 mA Current (0.13%)
Virtual Pad at (705.605 780.780) layer M8 Supplies    1.09 mA Current (0.13%)
Virtual Pad at (77.445 780.780) layer M8 Supplies    1.09 mA Current (0.13%)
Virtual Pad at (383.610 782.880) layer M8 Supplies    0.83 mA Current (0.10%)
Virtual Pad at (383.610 0.000) layer M8 Supplies    0.83 mA Current (0.10%)
Virtual Pad at (52.165 2.100) layer M8 Supplies    0.79 mA Current (0.09%)
Virtual Pad at (730.885 2.100) layer M8 Supplies    0.78 mA Current (0.09%)
Virtual Pad at (52.165 780.780) layer M8 Supplies    0.78 mA Current (0.09%)
Virtual Pad at (730.885 780.780) layer M8 Supplies    0.78 mA Current (0.09%)
Virtual Pad at (27.205 2.100) layer M8 Supplies    0.49 mA Current (0.06%)
Virtual Pad at (755.845 2.100) layer M8 Supplies    0.48 mA Current (0.06%)
Virtual Pad at (27.205 780.780) layer M8 Supplies    0.48 mA Current (0.06%)
Virtual Pad at (755.845 780.780) layer M8 Supplies    0.48 mA Current (0.06%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:  833.33 mA (100.00%)
Maximum IR drop in top_pipeline : 116.23 mV
Maximum current in top_pipeline : 14.199 mA
Maximum EM of wires in top_pipeline : 2.730639e+02 A/cm, layer M9
Maximum EM of vias in top_pipeline : 2.818277e+06 A/cm_square, layer VIA8
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is 116.226

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:	On
Use Stack Via:			On
Same PG Width Sizing:		On
Optimize Track Usage:		Off
Keep Ring Outside Core Area:	Off
No Straps Over Hard Macros:	Off
No Straps Over Plan Groups:	Off
No Straps Over Soft Macros:	Off
Ignore Blockage:		Off
Net name : VDD
IR drop of the synthesized net :  116.61 mV
Core ring segment: Horizontal: M9, Width: 1.040 microns
Core ring segment: Vertical: M8, Width: 0.500 microns
Layer: M9, Direction: Horizontal, # of Straps: 30, PG spacing
The maximum width of straps: 0.520 microns
The average width of straps: 0.520 microns
Layer: M8, Direction: Vertical, # of Straps: 30, PG spacing
The maximum width of straps: 0.250 microns
The average width of straps: 0.250 microns
The percentage of routing tracks used by the power net VDD for layer M9: 7.47%
The percentage of routing tracks used by the power net VDD for layer M8: 3.92%
The percentage of routing tracks used by the power net VDD for layer M7: 0.00%
The percentage of routing tracks used by the power net VDD for layer M6: 0.00%
The percentage of routing tracks used by the power net VDD for layer M5: 0.00%
The percentage of routing tracks used by the power net VDD for layer M4: 0.00%
The percentage of routing tracks used by the power net VDD for layer M3: 0.00%
The percentage of routing tracks used by the power net VDD for layer M2: 0.00%
The percentage of routing tracks used by the power net VDD for layer M1: 15.43%
The average percentage of routing tracks used by net VDD : 2.98%
Net name : VSS
IR drop of the synthesized net :  116.23 mV
Core ring segment: Horizontal: M9, Width: 1.040 microns
Core ring segment: Vertical: M8, Width: 0.500 microns
Layer: M9, Direction: Horizontal, # of Straps: 30, PG spacing
The maximum width of straps: 0.520 microns
The average width of straps: 0.520 microns
Layer: M8, Direction: Vertical, # of Straps: 30, PG spacing
The maximum width of straps: 0.250 microns
The average width of straps: 0.250 microns
The percentage of routing tracks used by the power net VSS for layer M9: 7.46%
The percentage of routing tracks used by the power net VSS for layer M8: 3.99%
The percentage of routing tracks used by the power net VSS for layer M7: 0.00%
The percentage of routing tracks used by the power net VSS for layer M6: 0.00%
The percentage of routing tracks used by the power net VSS for layer M5: 0.00%
The percentage of routing tracks used by the power net VSS for layer M4: 0.00%
The percentage of routing tracks used by the power net VSS for layer M3: 0.00%
The percentage of routing tracks used by the power net VSS for layer M2: 0.00%
The percentage of routing tracks used by the power net VSS for layer M1: 15.40%
The average percentage of routing tracks used by net VSS : 2.98%
Memory usage for design data :      19308.544 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     3.28 seconds
Please read top_pipeline.PNS.log for detail information
Generating file ./pna_output/top_pipeline.VDD.pad_summary to report power pad synthesis status.
Generating file ./pna_output/top_pipeline.VSS.pad_summary to report power pad synthesis status.

Performing p/g pad synthesis ...
0% . . 50% . . . . .  100% done.

p/g pad synthesis result ...
========================
Net: VDD  [Maximum/Target IR drop(mV): 215.67/250.00]  [Number of synthesized pads:17]
Net: VSS  [Maximum/Target IR drop(mV): 243.97/250.00]  [Number of synthesized pads:14]
========================

All pads are synthesized successfully.
Saving the virtual pad file ./default.vpad successfully
Memory usage for p/g pad synthesis only:         49.152 Kbytes
Run time for p/g pad synthesis only:    67.05 seconds
All the memory for p/g pad synthesis is removed.

Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/top_pipeline.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
1
commit_fp_rail
Committing the synthesized power plan ... 
**** WARNING:Multiple default via [VIA12C] for layer(VIA1):VIA12B

Done with committing power plan!
1
# Now do clock tree synthesis
# Let us first analyze this and insert clock buffers to minimize skew
clock_opt -only_cts -no_clock_route
Information: linking reference library : /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv. (PSYN-878)
Information: Net 'bdelay/delay1' has no connections. (MWDC-040)
Information: Net 'bdelay/bid1[2]' has no connections. (MWDC-040)
Information: Net 'bdelay/bid1[1]' has no connections. (MWDC-040)
Information: Net 'bdelay/bid1[0]' has no connections. (MWDC-040)
Information: Net 'bdelay/delay2' has no connections. (MWDC-040)
Information: Net 'bdelay/bid2[2]' has no connections. (MWDC-040)
Information: Net 'bdelay/bid2[1]' has no connections. (MWDC-040)
Information: Net 'bdelay/bid2[0]' has no connections. (MWDC-040)

  Linking design 'top_pipeline'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               top_pipeline.CEL, etc
  saed90nm_typ (library)      /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library) /sim/synopsys64/icc/libraries/syn/dw_foundation.sldb

Warning: The non-constant Milkyway net 'buffer_flush_en' (0x9d917) has a leaf load pin 'top_buffer_stage1/U18435/IN3' but no driver. It will now be driven by logic zero. (MWDC-228)
Warning: The non-constant Milkyway net 'buffer_flush_id[2]' (0x9d918) has a leaf load pin 'top_buffer_stage1/U18436/IN3' but no driver. It will now be driven by logic zero. (MWDC-228)
Warning: The non-constant Milkyway net 'buffer_flush_id[1]' (0x9d919) has a leaf load pin 'top_buffer_stage1/U18437/IN3' but no driver. It will now be driven by logic zero. (MWDC-228)
Warning: The non-constant Milkyway net 'buffer_flush_id[0]' (0x9d91a) has a leaf load pin 'top_buffer_stage1/U18390/IN3' but no driver. It will now be driven by logic zero. (MWDC-228)
Load global CTS reference options from NID to stack
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'top_pipeline'
Warning: Design 'top_pipeline' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)


Warning: Port 'new_instr1_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.29 0.22 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.24 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.23 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 9
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 9
LR: Layer 5 utilization is 0.00
LR: Layer 5 gcell size is 9
LR: Layer 6 utilization is 0.00
LR: Layer 6 gcell size is 9
LR: Layer 7 utilization is 0.00
LR: Layer 7 gcell size is 9
LR: Layer 8 utilization is 0.00
LR: Layer 8 gcell size is 9
LR: Layer 9 utilization is 0.03
LR: Layer 9 gcell size is 4
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.38739.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
	NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.38739.
    Pruning INVX0 because drive of 0.318184 is less than 0.38739.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 3166
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   NBUFFX32
CTS:   INVX32
CTS:   NBUFFX16
CTS:   INVX16
CTS:   NBUFFX8
CTS:   INVX8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVX32
CTS:   INVX16
CTS:   INVX8
CTS:   NBUFFX16
CTS:   INVX4
CTS:   NBUFFX8
CTS:   NBUFFX32
CTS:   IBUFFX16
CTS:   IBUFFX8
CTS:   IBUFFX4
CTS:   NBUFFX4
CTS:   IBUFFX32
CTS:   INVX2
CTS:   INVX1
CTS:   INVX0
CTS:   NBUFFX2
CTS:   IBUFFX2
CTS:   DELLN1X2
CTS:   DELLN2X2
CTS:   DELLN3X2
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: nominal transition = 0.054269
Warning: CTS max_capacitance contstraint 600 is low for clustering; recommend removing it
CTS: BA: Tighten target itran = 0.2117 -> 0.1905: ratio = 0.9000
CTS: BA: Tighten target otran = 0.1896 -> 0.1429: ratio = 0.7534
CTS: BA: rootNetCap = 0.368731: targ cap = 0.540000: targ wirecap = 0.572196: not relaxed
CTS: BA: rootNetCap = 0.127680: targ cap = 0.540000: targ wirecap = 0.572196: not relaxed

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      28 buffers used (total size = 598.118)
CTS:      29 clock nets total capacitance = worst[10580.517 10580.517]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      28 buffers used (total size = 598.118)
CTS:      29 clock nets total capacitance = worst[10580.517 10580.517]

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on london
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.38739.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
	NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.38739.
    Pruning INVX0 because drive of 0.318184 is less than 0.38739.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on london
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Info: No clocks specified. All clocks will be used.
Clock name : clk 
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.406759.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN3X2 because of a gain of 110.45.
    Pruning NBUFFX4 because of a gain of 25.45.
    Pruning NBUFFX8 because of a gain of 27.4.
    Pruning NBUFFX16 because of a gain of 28.81.
    Pruning NBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (1 buffers):
	NBUFFX2

Pruning library cells (r/f, pwr)
    Min drive = 0.406759.
    Pruning INVX0 because drive of 0.318184 is less than 0.406759.
    Pruning IBUFFX2 because of a gain of 19.21.
    Pruning IBUFFX4 because of a gain of 28.38.
    Pruning IBUFFX8 because of a gain of 57.92.
    Pruning IBUFFX16 because of a gain of 110.45.
    Pruning IBUFFX32 because of a gain of 110.45.
    Final pruned buffer set (6 buffers):
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2, 
CTO-  :     DELLN2X2, 
CTO-  :     DELLN3X2, 
CTO-  :     IBUFFX16, 
CTO-  :     IBUFFX2, 
CTO-  :     IBUFFX32, 
CTO-  :     IBUFFX4, 
CTO-  :     IBUFFX8, 
CTO-  :     INVX0, 
CTO-  :     INVX1, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX32, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     NBUFFX16, 
CTO-  :     NBUFFX2, 
CTO-  :     NBUFFX32, 
CTO-  :     NBUFFX4, 
CTO-  :     NBUFFX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2'.
Using primary inverters equivalent to 'INVX0'.
Warning: set_delay_calculation is currently set to 'elmore'.  'clock_arnoldi' is suggested. (CTS-352)
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'default:max##ELMORE': 1.000
Worst clock corner:  default:max##ELMORE
Worst RC delay corner:  default:max##ELMORE
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.108539
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN1X2.
    Pruning slow or multistage gate DELLN2X2.
    Pruning slow or multistage gate DELLN3X2.
    Pruning slow or multistage gate NBUFFX4.
    Pruning slow or multistage gate NBUFFX8.
    Pruning slow or multistage gate NBUFFX16.
    Pruning slow or multistage gate NBUFFX32.
    Final pruned buffer set (1 buffers):
	NBUFFX2

    Pruning weak driver INVX0.
    Pruning slow or multistage gate IBUFFX2.
    Pruning slow or multistage gate IBUFFX4.
    Pruning slow or multistage gate IBUFFX8.
    Pruning slow or multistage gate IBUFFX16.
    Pruning slow or multistage gate IBUFFX32.
    Final pruned inverter set (6 inverters):
	INVX1
	INVX2
	INVX4
	INVX8
	INVX16
	INVX32


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.217 ns
Using the following target skews for global optimization:
  Corner 'default:max##ELMORE': 0.044 ns
Using the following target skews for incremental optimization:
  Corner 'default:max##ELMORE': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)


Starting optimization for clock clk.
Using max_transition 0.500 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.059 0.000 0.059)
    Estimated Insertion Delay (r/f/b) = (0.375  -inf 0.375)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.037  -inf 0.037)
  Wire capacitance =  5.4 pf
  Total capacitance = 10.7 pf
  Max transition = 0.158 ns
  Cells = 29 (area=598.118469)
  Inverters = 28 (area=598.118469)
  Inverter Types
  ==============
    INVX16: 18
    INVX8: 8
    INVX4: 1
    INVX1: 1
 Start (0.316, 0.375), End (0.316, 0.375) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'default:max##ELMORE': +0.000
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
Coarse optimization for clock 'clk'
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
 Start (0.278, 0.363), End (0.278, 0.363) 

Detailed optimization for clock 'clk'
10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
Using max_transition 0.500 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.278, 0.363), End (0.278, 0.363) 

 Start (0.278, 0.363), End (0.278, 0.363) 

10%   20%   31%   41%   51%   62%   72%   82%   93%   100%   
 Start (0.278, 0.363), End (0.278, 0.363) 

 Start (0.278, 0.363), End (0.278, 0.363) 

 iteration 1: (0.077825, 0.355684) 
 iteration 2: (0.074952, 0.352812) 
 Total 2 delay buffers added on clock clk (LP)
 Start (0.278, 0.363), End (0.278, 0.353) 

 iteration 3: (0.064175, 0.350169) 
 iteration 4: (0.061363, 0.347357) 
 Total 2 cells sized on clock clk (LP)
 Start (0.278, 0.353), End (0.286, 0.347) 

 Start (0.286, 0.347), End (0.286, 0.347) 

 Start (0.286, 0.347), End (0.286, 0.347) 

Using max_transition 0.500 ns
Switch to low metal layer for clock 'clk':

 Total 18 out of 31 nets switched to low metal layer for clock 'clk' with largest cap change 18.35 percent
 Start (0.286, 0.347), End (0.286, 0.347) 

Area recovery optimization for clock 'clk':
12%   22%   32%   41%   51%   61%   70%   80%   90%   100%   

 Total 0 buffers removed (all paths) for clock 'clk'

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.061 0.000 0.061)
    Estimated Insertion Delay (r/f/b) = (0.347  -inf 0.347)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.021 0.000 0.021)
    Estimated Insertion Delay (r/f/b) = (0.037  -inf 0.037)
  Wire capacitance =  5.3 pf
  Total capacitance = 9.9 pf
  Max transition = 0.330 ns
  Cells = 31 (area=357.580872)
  Buffers = 2 (area=11.059200)
  Inverters = 28 (area=346.521667)
  Buffer Types
  ============
    NBUFFX2: 2
  Inverter Types
  ==============
    INVX4: 16
    INVX8: 10
    INVX16: 2


++ Longest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     14   0    0 r ( 782  150) 
 clk (port)                                      0   0    0 r ( 782  150) 
 clk (net)                              1 112                 
 INVX1_G1B4I1/INP (INVX16)                      21   9    9 r ( 460  256) 
 INVX1_G1B4I1/ZN (INVX16)                       25  20   29 f ( 459  256) 
 clk_G1B1I1 (net)                       2 107                 
 INVX8_G1B3I2/INP (INVX16)                      30   8   37 f ( 354  356) 
 INVX8_G1B3I2/ZN (INVX16)                       40  25   62 r ( 355  356) 
 clk_G1B2I2 (net)                       3 146                 
 INVX16_G1B2I1/INP (INVX4)                      40   2   64 r ( 226  319) 
 INVX16_G1B2I1/ZN (INVX4)                      166  99  163 f ( 226  319) 
 clk_G1B3I1 (net)                       6 249                 
 file1/INVX8_G1B1I17/INP (INVX4)               166  10  173 f (  65  158) 
 file1/INVX8_G1B1I17/ZN (INVX4)                298 168  341 r (  65  158) 
 file1/clk_G1B4I17 (net)               138 356                
 file1/reg2_reg[18]/CLK (DFFARX1)              298   6  347 r ( 127  215) 


++ Shortest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     14   0    0 r ( 782  150) 
 clk (port)                                      0   0    0 r ( 782  150) 
 clk (net)                              1 112                 
 INVX1_G1B4I1/INP (INVX16)                      21   9    9 r ( 460  256) 
 INVX1_G1B4I1/ZN (INVX16)                       25  20   29 f ( 459  256) 
 clk_G1B1I1 (net)                       2 107                 
 INVX8_G1B3I2/INP (INVX16)                      30   8   37 f ( 354  356) 
 INVX8_G1B3I2/ZN (INVX16)                       40  25   62 r ( 355  356) 
 clk_G1B2I2 (net)                       3 146                 
 INVX16_G1B2I1/INP (INVX4)                      40   2   64 r ( 226  319) 
 INVX16_G1B2I1/ZN (INVX4)                      166  99  163 f ( 226  319) 
 clk_G1B3I1 (net)                       6 249                 
 INVX16_G1B1I19/INP (INVX8)                    166   4  167 f ( 332  305) 
 INVX16_G1B1I19/ZN (INVX8)                     198 118  285 r ( 333  304) 
 clk_G1B4I19 (net)                     173 425                
 file1/reg6_reg[4]/CLK (DFFARX1)               198   1  286 r ( 328  304) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     14   0    0 r ( 782  150) 
 clk (port)                                      0   0    0 r ( 782  150) 
 clk (net)                              1 112                 
 INVX1_G1B4I1/INP (INVX16)                      22   7    7 r ( 460  256) 
 INVX1_G1B4I1/ZN (INVX16)                        0   0    7 f ( 459  256) 
 clk_G1B1I1 (net)                       2 107                 
 top_buffer_stage1/INVX4_G1B3I1/INP (INVX4)     17   5   12 f ( 332  382) 
 top_buffer_stage1/INVX4_G1B3I1/ZN (INVX4)       0   0   12 r ( 332  382) 
 top_buffer_stage1/clk_G1B2I1 (net)     1  83                 
 top_buffer_stage1/INVX8_G1B2I2/INP (INVX4)     32  10   22 r ( 585  581) 
 top_buffer_stage1/INVX8_G1B2I2/ZN (INVX4)       0   0   22 f ( 584  581) 
 top_buffer_stage1/clk_G1B3I2 (net)     4 198                 
 top_buffer_stage1/INVX16_G1B1I6/INP (INVX8)    22   7   29 f ( 714  480) 
 top_buffer_stage1/INVX16_G1B1I6/ZN (INVX8)      0   0   29 r ( 713  480) 
 top_buffer_stage1/clk_G1B4I6 (net)    171 416                
 top_buffer_stage1/alu_and_buffer1/buf_27_reg[0]/CLK (DFFARX1)
                                                25   8   37 r ( 662  417) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     14   0    0 r ( 782  150) 
 clk (port)                                      0   0    0 r ( 782  150) 
 clk (net)                              1 112                 
 INVX1_G1B4I1/INP (INVX16)                      22   7    7 r ( 460  256) 
 INVX1_G1B4I1/ZN (INVX16)                        0   0    7 f ( 459  256) 
 clk_G1B1I1 (net)                       2 107                 
 INVX8_G1B3I2/INP (INVX16)                      17   5   12 f ( 354  356) 
 INVX8_G1B3I2/ZN (INVX16)                        0   0   12 r ( 355  356) 
 clk_G1B2I2 (net)                       3 146                 
 INVX16_G1B2I1/INP (INVX4)                       4   1   13 r ( 226  319) 
 INVX16_G1B2I1/ZN (INVX4)                        0   0   13 f ( 226  319) 
 clk_G1B3I1 (net)                       6 249                 
 file1/INVX16_G1B1I7/INP (INVX8)                 6   2   15 f ( 247  333) 
 file1/INVX16_G1B1I7/ZN (INVX8)                  0   0   15 r ( 248  333) 
 file1/clk_G1B4I7 (net)                176 444                
 file1/reg6_reg[26]/CLK (DFFARX1)                2   1   16 r ( 249  333) 

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:28:32 2012
****************************************
Std cell utilization: 70.13%  (397617/(567009-0))
(Non-fixed + Fixed)
Std cell utilization: 70.10%  (397229/(567009-388))
(Non-fixed only)
Chip area:            567009   sites, bbox (30.00 30.00 752.88 752.88) um
Std cell area:        397617   sites, (non-fixed:397229 fixed:388)
                      36738    cells, (non-fixed:36708  fixed:30)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      388      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  4.99 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 251)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:28:32 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 43 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:28:34 2012
****************************************

avg cell displacement:    1.835 um ( 0.64 row height)
max cell displacement:    4.480 um ( 1.56 row height)
std deviation:            1.157 um ( 0.40 row height)
number of cell moved:       110 cells (out of 36708 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 10 out of 29 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
route_zrt_group -all_clock_nets -reuse_existing_global_route true
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   34  Alloctr   35  Proc  666 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,782.88,782.88)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 0.90
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   38  Proc  666 
Net statistics:
Total number of nets     = 38278
Number of nets to route  = 31
Number of single or zero port nets = 37
31 nets are fully connected,
 of which 2 are detail routed and 29 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   10  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   48  Proc  666 
Average gCell capacity  2.23	 on layer (1)	 M1
Average gCell capacity  9.02	 on layer (2)	 M2
Average gCell capacity  9.02	 on layer (3)	 M3
Average gCell capacity  9.02	 on layer (4)	 M4
Average gCell capacity  9.02	 on layer (5)	 M5
Average gCell capacity  9.02	 on layer (6)	 M6
Average gCell capacity  9.02	 on layer (7)	 M7
Average gCell capacity  8.64	 on layer (8)	 M8
Average gCell capacity  2.85	 on layer (9)	 M9
Average number of tracks per gCell 9.03	 on layer (1)	 M1
Average number of tracks per gCell 9.03	 on layer (2)	 M2
Average number of tracks per gCell 9.03	 on layer (3)	 M3
Average number of tracks per gCell 9.03	 on layer (4)	 M4
Average number of tracks per gCell 9.03	 on layer (5)	 M5
Average number of tracks per gCell 9.03	 on layer (6)	 M6
Average number of tracks per gCell 9.03	 on layer (7)	 M7
Average number of tracks per gCell 9.03	 on layer (8)	 M8
Average number of tracks per gCell 3.21	 on layer (9)	 M9
Number of gCells = 660969
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   48  Proc  666 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used   48  Alloctr   49  Proc  666 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   48  Alloctr   49  Proc  666 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 33189.53
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 5.69
Initial. Layer M3 wire length = 13746.24
Initial. Layer M4 wire length = 16266.24
Initial. Layer M5 wire length = 1126.08
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 855.36
Initial. Layer M9 wire length = 1189.92
Initial. Total Number of Contacts = 10522
Initial. Via VIA12C count = 3226
Initial. Via VIA23C count = 3222
Initial. Via VIA34C count = 3958
Initial. Via VIA45C count = 41
Initial. Via VIA56C count = 16
Initial. Via VIA67C count = 16
Initial. Via VIA78C count = 16
Initial. Via VIA89C count = 27
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   48  Alloctr   49  Proc  666 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 33189.53
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 5.69
phase1. Layer M3 wire length = 13746.24
phase1. Layer M4 wire length = 16266.24
phase1. Layer M5 wire length = 1126.08
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 855.36
phase1. Layer M9 wire length = 1189.92
phase1. Total Number of Contacts = 10522
phase1. Via VIA12C count = 3226
phase1. Via VIA23C count = 3222
phase1. Via VIA34C count = 3958
phase1. Via VIA45C count = 41
phase1. Via VIA56C count = 16
phase1. Via VIA67C count = 16
phase1. Via VIA78C count = 16
phase1. Via VIA89C count = 27
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   48  Alloctr   49  Proc  666 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 33189.53
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 5.69
phase2. Layer M3 wire length = 13746.24
phase2. Layer M4 wire length = 16266.24
phase2. Layer M5 wire length = 1126.08
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 855.36
phase2. Layer M9 wire length = 1189.92
phase2. Total Number of Contacts = 10522
phase2. Via VIA12C count = 3226
phase2. Via VIA23C count = 3222
phase2. Via VIA34C count = 3958
phase2. Via VIA45C count = 41
phase2. Via VIA56C count = 16
phase2. Via VIA67C count = 16
phase2. Via VIA78C count = 16
phase2. Via VIA89C count = 27
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   48  Alloctr   49  Proc  666 

Congestion utilization per direction:
Average vertical track utilization   =  0.28 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.36 %
Peak    horizontal track utilization = 26.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   48  Alloctr   48  Proc  666 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   13  Alloctr   13  Proc    0 
[GR: Done] Total (MB): Used   48  Alloctr   48  Proc  666 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   34  Alloctr   35  Proc  666 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Read routes] Total (MB): Used   41  Alloctr   42  Proc  666 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1618 of 11645


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   42  Alloctr   43  Proc  666 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   42  Alloctr   43  Proc  666 

Number of wires with overlap after iteration 1 = 463 of 7086


Wire length and via report:
---------------------------
Number of M1 wires: 151 		 POLYCON: 0
Number of M2 wires: 366 		 VIA12C: 3226
Number of M3 wires: 3526 		 VIA23C: 3250
Number of M4 wires: 2998 		 VIA34C: 4401
Number of M5 wires: 17 		 VIA45C: 42
Number of M6 wires: 0 		 VIA56C: 16
Number of M7 wires: 0 		 VIA67C: 16
Number of M8 wires: 13 		 VIA78C: 16
Number of M9 wires: 15 		 VIA89C: 24
Total number of wires: 7086 		 vias: 10991

Total M1 wire length: 41.3
Total M2 wire length: 293.1
Total M3 wire length: 14234.8
Total M4 wire length: 16124.8
Total M5 wire length: 1122.9
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 851.1
Total M9 wire length: 1172.2
Total wire length: 33840.1

Longest M1 wire length: 0.5
Longest M2 wire length: 1.9
Longest M3 wire length: 69.1
Longest M4 wire length: 198.1
Longest M5 wire length: 251.2
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 241.2
Longest M9 wire length: 318.1


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   39  Alloctr   40  Proc  666 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   41  Alloctr   42  Proc  666 
Total number of nets = 38278, of which 0 are not extracted
Total number of open nets = 38208, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/729 Partitions, Violations =	0
Routed	3/729 Partitions, Violations =	0
Routed	6/729 Partitions, Violations =	0
Routed	9/729 Partitions, Violations =	0
Routed	12/729 Partitions, Violations =	0
Routed	15/729 Partitions, Violations =	0
Routed	18/729 Partitions, Violations =	0
Routed	21/729 Partitions, Violations =	0
Routed	24/729 Partitions, Violations =	0
Routed	27/729 Partitions, Violations =	0
Routed	30/729 Partitions, Violations =	0
Routed	33/729 Partitions, Violations =	0
Routed	36/729 Partitions, Violations =	0
Routed	39/729 Partitions, Violations =	0
Routed	42/729 Partitions, Violations =	0
Routed	45/729 Partitions, Violations =	0
Routed	48/729 Partitions, Violations =	0
Routed	51/729 Partitions, Violations =	0
Routed	54/729 Partitions, Violations =	0
Routed	57/729 Partitions, Violations =	0
Routed	60/729 Partitions, Violations =	0
Routed	63/729 Partitions, Violations =	0
Routed	66/729 Partitions, Violations =	0
Routed	69/729 Partitions, Violations =	0
Routed	72/729 Partitions, Violations =	0
Routed	75/729 Partitions, Violations =	0
Routed	78/729 Partitions, Violations =	0
Routed	81/729 Partitions, Violations =	0
Routed	84/729 Partitions, Violations =	0
Routed	87/729 Partitions, Violations =	0
Routed	90/729 Partitions, Violations =	0
Routed	93/729 Partitions, Violations =	0
Routed	96/729 Partitions, Violations =	0
Routed	99/729 Partitions, Violations =	0
Routed	102/729 Partitions, Violations =	0
Routed	105/729 Partitions, Violations =	0
Routed	108/729 Partitions, Violations =	0
Routed	111/729 Partitions, Violations =	0
Routed	114/729 Partitions, Violations =	0
Routed	117/729 Partitions, Violations =	0
Routed	120/729 Partitions, Violations =	0
Routed	123/729 Partitions, Violations =	0
Routed	126/729 Partitions, Violations =	0
Routed	129/729 Partitions, Violations =	0
Routed	132/729 Partitions, Violations =	0
Routed	135/729 Partitions, Violations =	0
Routed	138/729 Partitions, Violations =	0
Routed	141/729 Partitions, Violations =	0
Routed	144/729 Partitions, Violations =	0
Routed	147/729 Partitions, Violations =	0
Routed	150/729 Partitions, Violations =	0
Routed	153/729 Partitions, Violations =	0
Routed	156/729 Partitions, Violations =	0
Routed	159/729 Partitions, Violations =	0
Routed	162/729 Partitions, Violations =	0
Routed	165/729 Partitions, Violations =	0
Routed	168/729 Partitions, Violations =	0
Routed	171/729 Partitions, Violations =	0
Routed	174/729 Partitions, Violations =	0
Routed	177/729 Partitions, Violations =	0
Routed	180/729 Partitions, Violations =	0
Routed	183/729 Partitions, Violations =	0
Routed	186/729 Partitions, Violations =	0
Routed	189/729 Partitions, Violations =	0
Routed	192/729 Partitions, Violations =	0
Routed	195/729 Partitions, Violations =	0
Routed	198/729 Partitions, Violations =	0
Routed	201/729 Partitions, Violations =	0
Routed	204/729 Partitions, Violations =	0
Routed	207/729 Partitions, Violations =	0
Routed	210/729 Partitions, Violations =	0
Routed	213/729 Partitions, Violations =	0
Routed	216/729 Partitions, Violations =	0
Routed	219/729 Partitions, Violations =	0
Routed	222/729 Partitions, Violations =	0
Routed	225/729 Partitions, Violations =	0
Routed	228/729 Partitions, Violations =	0
Routed	231/729 Partitions, Violations =	0
Routed	234/729 Partitions, Violations =	0
Routed	237/729 Partitions, Violations =	0
Routed	240/729 Partitions, Violations =	0
Routed	243/729 Partitions, Violations =	0
Routed	246/729 Partitions, Violations =	0
Routed	249/729 Partitions, Violations =	0
Routed	252/729 Partitions, Violations =	0
Routed	255/729 Partitions, Violations =	0
Routed	258/729 Partitions, Violations =	0
Routed	261/729 Partitions, Violations =	0
Routed	264/729 Partitions, Violations =	0
Routed	267/729 Partitions, Violations =	0
Routed	270/729 Partitions, Violations =	0
Routed	273/729 Partitions, Violations =	0
Routed	276/729 Partitions, Violations =	0
Routed	279/729 Partitions, Violations =	0
Routed	282/729 Partitions, Violations =	0
Routed	285/729 Partitions, Violations =	0
Routed	288/729 Partitions, Violations =	0
Routed	291/729 Partitions, Violations =	0
Routed	294/729 Partitions, Violations =	0
Routed	297/729 Partitions, Violations =	0
Routed	300/729 Partitions, Violations =	0
Routed	303/729 Partitions, Violations =	0
Routed	306/729 Partitions, Violations =	0
Routed	309/729 Partitions, Violations =	0
Routed	312/729 Partitions, Violations =	0
Routed	315/729 Partitions, Violations =	0
Routed	318/729 Partitions, Violations =	0
Routed	321/729 Partitions, Violations =	0
Routed	324/729 Partitions, Violations =	0
Routed	327/729 Partitions, Violations =	0
Routed	330/729 Partitions, Violations =	0
Routed	333/729 Partitions, Violations =	0
Routed	336/729 Partitions, Violations =	0
Routed	339/729 Partitions, Violations =	0
Routed	342/729 Partitions, Violations =	0
Routed	345/729 Partitions, Violations =	0
Routed	348/729 Partitions, Violations =	0
Routed	351/729 Partitions, Violations =	0
Routed	354/729 Partitions, Violations =	0
Routed	357/729 Partitions, Violations =	0
Routed	360/729 Partitions, Violations =	0
Routed	363/729 Partitions, Violations =	0
Routed	366/729 Partitions, Violations =	0
Routed	369/729 Partitions, Violations =	0
Routed	372/729 Partitions, Violations =	0
Routed	375/729 Partitions, Violations =	0
Routed	378/729 Partitions, Violations =	0
Routed	381/729 Partitions, Violations =	0
Routed	384/729 Partitions, Violations =	0
Routed	387/729 Partitions, Violations =	0
Routed	390/729 Partitions, Violations =	0
Routed	393/729 Partitions, Violations =	0
Routed	396/729 Partitions, Violations =	0
Routed	399/729 Partitions, Violations =	0
Routed	402/729 Partitions, Violations =	0
Routed	405/729 Partitions, Violations =	0
Routed	408/729 Partitions, Violations =	0
Routed	411/729 Partitions, Violations =	0
Routed	414/729 Partitions, Violations =	0
Routed	417/729 Partitions, Violations =	0
Routed	420/729 Partitions, Violations =	0
Routed	423/729 Partitions, Violations =	0
Routed	426/729 Partitions, Violations =	0
Routed	429/729 Partitions, Violations =	0
Routed	432/729 Partitions, Violations =	0
Routed	435/729 Partitions, Violations =	0
Routed	438/729 Partitions, Violations =	0
Routed	441/729 Partitions, Violations =	0
Routed	444/729 Partitions, Violations =	0
Routed	447/729 Partitions, Violations =	0
Routed	450/729 Partitions, Violations =	0
Routed	453/729 Partitions, Violations =	0
Routed	456/729 Partitions, Violations =	0
Routed	459/729 Partitions, Violations =	0
Routed	462/729 Partitions, Violations =	0
Routed	465/729 Partitions, Violations =	0
Routed	468/729 Partitions, Violations =	0
Routed	471/729 Partitions, Violations =	0
Routed	474/729 Partitions, Violations =	0
Routed	477/729 Partitions, Violations =	0
Routed	480/729 Partitions, Violations =	0
Routed	483/729 Partitions, Violations =	0
Routed	486/729 Partitions, Violations =	0
Routed	489/729 Partitions, Violations =	0
Routed	492/729 Partitions, Violations =	0
Routed	495/729 Partitions, Violations =	0
Routed	498/729 Partitions, Violations =	0
Routed	501/729 Partitions, Violations =	0
Routed	504/729 Partitions, Violations =	0
Routed	507/729 Partitions, Violations =	0
Routed	510/729 Partitions, Violations =	0
Routed	513/729 Partitions, Violations =	0
Routed	516/729 Partitions, Violations =	0
Routed	519/729 Partitions, Violations =	0
Routed	522/729 Partitions, Violations =	0
Routed	525/729 Partitions, Violations =	0
Routed	528/729 Partitions, Violations =	0
Routed	531/729 Partitions, Violations =	0
Routed	534/729 Partitions, Violations =	0
Routed	537/729 Partitions, Violations =	0
Routed	540/729 Partitions, Violations =	0
Routed	543/729 Partitions, Violations =	0
Routed	546/729 Partitions, Violations =	0
Routed	549/729 Partitions, Violations =	0
Routed	552/729 Partitions, Violations =	0
Routed	555/729 Partitions, Violations =	0
Routed	558/729 Partitions, Violations =	0
Routed	561/729 Partitions, Violations =	0
Routed	564/729 Partitions, Violations =	0
Routed	567/729 Partitions, Violations =	0
Routed	570/729 Partitions, Violations =	0
Routed	573/729 Partitions, Violations =	0
Routed	576/729 Partitions, Violations =	0
Routed	579/729 Partitions, Violations =	0
Routed	582/729 Partitions, Violations =	0
Routed	585/729 Partitions, Violations =	0
Routed	588/729 Partitions, Violations =	0
Routed	591/729 Partitions, Violations =	0
Routed	594/729 Partitions, Violations =	0
Routed	597/729 Partitions, Violations =	0
Routed	600/729 Partitions, Violations =	0
Routed	603/729 Partitions, Violations =	0
Routed	606/729 Partitions, Violations =	0
Routed	609/729 Partitions, Violations =	0
Routed	612/729 Partitions, Violations =	0
Routed	615/729 Partitions, Violations =	0
Routed	618/729 Partitions, Violations =	0
Routed	621/729 Partitions, Violations =	0
Routed	624/729 Partitions, Violations =	0
Routed	627/729 Partitions, Violations =	0
Routed	630/729 Partitions, Violations =	0
Routed	633/729 Partitions, Violations =	0
Routed	636/729 Partitions, Violations =	0
Routed	639/729 Partitions, Violations =	0
Routed	642/729 Partitions, Violations =	0
Routed	645/729 Partitions, Violations =	0
Routed	648/729 Partitions, Violations =	0
Routed	651/729 Partitions, Violations =	0
Routed	654/729 Partitions, Violations =	0
Routed	657/729 Partitions, Violations =	0
Routed	660/729 Partitions, Violations =	0
Routed	663/729 Partitions, Violations =	0
Routed	666/729 Partitions, Violations =	0
Routed	669/729 Partitions, Violations =	0
Routed	672/729 Partitions, Violations =	0
Routed	675/729 Partitions, Violations =	0
Routed	678/729 Partitions, Violations =	0
Routed	681/729 Partitions, Violations =	0
Routed	684/729 Partitions, Violations =	0
Routed	687/729 Partitions, Violations =	0
Routed	690/729 Partitions, Violations =	0
Routed	693/729 Partitions, Violations =	0
Routed	696/729 Partitions, Violations =	0
Routed	699/729 Partitions, Violations =	0
Routed	702/729 Partitions, Violations =	0
Routed	705/729 Partitions, Violations =	0
Routed	708/729 Partitions, Violations =	0
Routed	711/729 Partitions, Violations =	0
Routed	714/729 Partitions, Violations =	0
Routed	717/729 Partitions, Violations =	0
Routed	720/729 Partitions, Violations =	0
Routed	723/729 Partitions, Violations =	0
Routed	726/729 Partitions, Violations =	0
Routed	729/729 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 0] Total (MB): Used   42  Alloctr   43  Proc  666 

End DR iteration 0 with 729 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   39  Alloctr   40  Proc  666 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   39  Alloctr   40  Proc  666 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    34733 micron
Total Number of Contacts =             10820
Total Number of Wires =                7043
Total Number of PtConns =              3958
Total Number of Routable Wires =       7043
Total Routable Wire Length =           33783 micron
	Layer          M1 :         31 micron
	Layer          M2 :        981 micron
	Layer          M3 :      14433 micron
	Layer          M4 :      16130 micron
	Layer          M5 :       1127 micron
	Layer          M6 :          4 micron
	Layer          M7 :          4 micron
	Layer          M8 :        851 micron
	Layer          M9 :       1172 micron
	Via        VIA89C :         24
	Via   VIA78C(rot) :         16
	Via        VIA67C :         16
	Via   VIA56C(rot) :         16
	Via        VIA45C :         42
	Via        VIA34C :        791
	Via   VIA34C(rot) :       3451
	Via        VIA23C :       3238
	Via   VIA12B(rot) :        266
	Via   VIA12C(rot) :       2960

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 10820 vias)
 
    Layer VIA1       =  0.00% (0      / 3226    vias)
        Un-optimized = 100.00% (3226    vias)
    Layer VIA2       =  0.00% (0      / 3238    vias)
        Un-optimized = 100.00% (3238    vias)
    Layer VIA3       =  0.00% (0      / 4242    vias)
        Un-optimized = 100.00% (4242    vias)
    Layer VIA4       =  0.00% (0      / 42      vias)
        Un-optimized = 100.00% (42      vias)
    Layer VIA5       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
    Layer VIA7       =  0.00% (0      / 16      vias)
        Un-optimized = 100.00% (16      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
        Un-optimized = 100.00% (24      vias)
 
  Total double via conversion rate    =  0.00% (0 / 10820 vias)
 
    Layer VIA1       =  0.00% (0      / 3226    vias)
    Layer VIA2       =  0.00% (0      / 3238    vias)
    Layer VIA3       =  0.00% (0      / 4242    vias)
    Layer VIA4       =  0.00% (0      / 42      vias)
    Layer VIA5       =  0.00% (0      / 16      vias)
    Layer VIA6       =  0.00% (0      / 16      vias)
    Layer VIA7       =  0.00% (0      / 16      vias)
    Layer VIA8       =  0.00% (0      / 24      vias)
 

Total number of nets = 38278
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Show Clock Tree Clock->Color->Reload->OK
# Let us route everything else; we had to do clock tree first because it is one of the highest fanout nets
route_opt -initial_route_only
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

  Loading design 'top_pipeline'


Warning: Port 'new_instr1_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (31/38258 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Thu Dec 20 07:28:57 2012

  Beginning initial routing 
  --------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   34  Alloctr   35  Proc  666 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,782.88,782.88)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 0.90
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   44  Alloctr   45  Proc  666 
Net statistics:
Total number of nets     = 38278
Number of nets to route  = 38208
Number of single or zero port nets = 37
33 nets are fully connected,
 of which 33 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   10  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   55  Proc  666 
Average gCell capacity  2.23	 on layer (1)	 M1
Average gCell capacity  9.02	 on layer (2)	 M2
Average gCell capacity  9.02	 on layer (3)	 M3
Average gCell capacity  9.02	 on layer (4)	 M4
Average gCell capacity  9.02	 on layer (5)	 M5
Average gCell capacity  9.02	 on layer (6)	 M6
Average gCell capacity  9.02	 on layer (7)	 M7
Average gCell capacity  8.64	 on layer (8)	 M8
Average gCell capacity  2.85	 on layer (9)	 M9
Average number of tracks per gCell 9.03	 on layer (1)	 M1
Average number of tracks per gCell 9.03	 on layer (2)	 M2
Average number of tracks per gCell 9.03	 on layer (3)	 M3
Average number of tracks per gCell 9.03	 on layer (4)	 M4
Average number of tracks per gCell 9.03	 on layer (5)	 M5
Average number of tracks per gCell 9.03	 on layer (6)	 M6
Average number of tracks per gCell 9.03	 on layer (7)	 M7
Average number of tracks per gCell 9.03	 on layer (8)	 M8
Average number of tracks per gCell 3.21	 on layer (9)	 M9
Number of gCells = 660969
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   55  Alloctr   56  Proc  666 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build Data] Total (MB): Used   59  Alloctr   60  Proc  666 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used   20  Alloctr   20  Proc   25 
[End of Initial Routing] Total (MB): Used   80  Alloctr   80  Proc  692 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3329 Max = 5 GRCs =  3493 (2.36%)
Initial. H routing: Overflow =  2324 Max = 5 (GRCs =  1) GRCs =  2197 (2.97%)
Initial. V routing: Overflow =  1004 Max = 4 (GRCs =  2) GRCs =  1296 (1.75%)
Initial. M1         Overflow =   285 Max = 2 (GRCs =  1) GRCs =   319 (0.43%)
Initial. M2         Overflow =   998 Max = 4 (GRCs =  2) GRCs =  1290 (1.74%)
Initial. M3         Overflow =  2039 Max = 5 (GRCs =  1) GRCs =  1878 (2.54%)
Initial. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.2 2.31 0.52 0.42 0.03 0.04 0.00 0.00 0.00 0.00 0.09 0.00 0.00 0.34
M2       11.6 5.68 7.52 11.1 14.9 16.7 14.8 9.87 5.66 0.00 1.45 0.32 0.08 0.02
M3       10.6 5.04 4.00 6.11 8.61 12.6 14.9 15.5 12.5 0.00 7.58 1.85 0.29 0.04
M4       23.3 13.3 14.6 14.9 13.7 10.2 5.76 2.88 0.88 0.00 0.13 0.01 0.00 0.00
M5       40.3 17.9 15.3 12.3 7.03 4.18 2.05 0.65 0.10 0.00 0.01 0.00 0.00 0.00
M6       84.2 11.6 3.30 0.76 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       95.5 3.83 0.57 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       99.5 0.46 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.4 0.00 0.05 0.39 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    62.3 6.70 5.11 5.13 4.94 4.88 4.19 3.22 2.13 0.00 1.03 0.24 0.04 0.04


Initial. Total Wire Length = 2374753.00
Initial. Layer M1 wire length = 11245.46
Initial. Layer M2 wire length = 635458.00
Initial. Layer M3 wire length = 895437.81
Initial. Layer M4 wire length = 472980.41
Initial. Layer M5 wire length = 306756.56
Initial. Layer M6 wire length = 42269.61
Initial. Layer M7 wire length = 10534.47
Initial. Layer M8 wire length = 70.78
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 295853
Initial. Via VIA12C count = 131437
Initial. Via VIA23C count = 124101
Initial. Via VIA34C count = 28256
Initial. Via VIA45C count = 10908
Initial. Via VIA56C count = 988
Initial. Via VIA67C count = 159
Initial. Via VIA78C count = 4
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    6 
[End of Phase1 Routing] Total (MB): Used   82  Alloctr   83  Proc  699 
phase1. Routing result:
phase1. Both Dirs: Overflow =   748 Max = 5 GRCs =   908 (0.61%)
phase1. H routing: Overflow =   284 Max = 2 (GRCs =  3) GRCs =   331 (0.45%)
phase1. V routing: Overflow =   463 Max = 5 (GRCs =  2) GRCs =   577 (0.78%)
phase1. M1         Overflow =   225 Max = 2 (GRCs =  1) GRCs =   261 (0.35%)
phase1. M2         Overflow =   463 Max = 5 (GRCs =  2) GRCs =   577 (0.78%)
phase1. M3         Overflow =    59 Max = 2 (GRCs =  2) GRCs =    70 (0.09%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.3 2.97 0.75 0.45 0.01 0.07 0.01 0.00 0.00 0.00 0.17 0.00 0.00 0.26
M2       11.4 6.13 8.69 13.3 17.5 17.3 13.2 7.76 3.63 0.00 0.62 0.14 0.04 0.01
M3       10.3 5.49 4.76 8.75 13.9 18.6 17.2 12.5 6.30 0.00 1.93 0.06 0.00 0.00
M4       21.0 12.0 13.9 16.4 16.3 11.7 5.83 2.10 0.48 0.00 0.05 0.00 0.00 0.00
M5       30.4 14.8 15.1 15.6 13.1 7.38 2.69 0.53 0.08 0.00 0.00 0.00 0.00 0.00
M6       62.3 20.6 11.6 4.11 1.00 0.24 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       76.2 13.3 6.34 2.75 1.06 0.17 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.59 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.4 0.00 0.08 0.44 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    56.0 8.67 6.82 6.89 7.00 6.18 4.34 2.55 1.17 0.00 0.31 0.02 0.00 0.03


phase1. Total Wire Length = 2385117.25
phase1. Layer M1 wire length = 13200.59
phase1. Layer M2 wire length = 568547.00
phase1. Layer M3 wire length = 738177.25
phase1. Layer M4 wire length = 467719.62
phase1. Layer M5 wire length = 391527.66
phase1. Layer M6 wire length = 120257.76
phase1. Layer M7 wire length = 81044.67
phase1. Layer M8 wire length = 4483.07
phase1. Layer M9 wire length = 159.76
phase1. Total Number of Contacts = 321811
phase1. Via VIA12C count = 131351
phase1. Via VIA23C count = 122897
phase1. Via VIA34C count = 37539
phase1. Via VIA45C count = 22780
phase1. Via VIA56C count = 5081
phase1. Via VIA67C count = 2017
phase1. Via VIA78C count = 139
phase1. Via VIA89C count = 7
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:03 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   82  Alloctr   83  Proc  699 
phase2. Routing result:
phase2. Both Dirs: Overflow =   230 Max = 2 GRCs =   296 (0.20%)
phase2. H routing: Overflow =   188 Max = 1 (GRCs = 154) GRCs =   223 (0.30%)
phase2. V routing: Overflow =    41 Max = 2 (GRCs =  1) GRCs =    73 (0.10%)
phase2. M1         Overflow =   185 Max = 1 (GRCs = 151) GRCs =   220 (0.30%)
phase2. M2         Overflow =    41 Max = 2 (GRCs =  1) GRCs =    73 (0.10%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.3 2.96 0.75 0.45 0.01 0.07 0.01 0.00 0.00 0.00 0.17 0.00 0.00 0.21
M2       11.4 6.25 8.97 14.6 19.5 18.6 12.5 6.08 1.82 0.00 0.15 0.02 0.00 0.00
M3       10.3 5.46 4.70 8.65 13.8 18.5 17.3 12.6 6.44 0.00 1.98 0.00 0.00 0.00
M4       21.0 11.9 13.9 16.4 16.3 11.7 5.84 2.11 0.48 0.00 0.06 0.00 0.00 0.00
M5       30.4 14.8 15.0 15.6 13.2 7.43 2.71 0.54 0.08 0.00 0.00 0.00 0.00 0.00
M6       62.2 20.5 11.7 4.13 0.99 0.24 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       76.1 13.3 6.48 2.79 1.06 0.17 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.61 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.4 0.00 0.08 0.44 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.9 8.66 6.87 7.02 7.22 6.31 4.29 2.38 0.98 0.00 0.26 0.00 0.00 0.02


phase2. Total Wire Length = 2385444.50
phase2. Layer M1 wire length = 13121.52
phase2. Layer M2 wire length = 568724.31
phase2. Layer M3 wire length = 736060.44
phase2. Layer M4 wire length = 467841.72
phase2. Layer M5 wire length = 392362.78
phase2. Layer M6 wire length = 120799.70
phase2. Layer M7 wire length = 81865.35
phase2. Layer M8 wire length = 4508.90
phase2. Layer M9 wire length = 159.76
phase2. Total Number of Contacts = 322182
phase2. Via VIA12C count = 131350
phase2. Via VIA23C count = 122920
phase2. Via VIA34C count = 37642
phase2. Via VIA45C count = 22950
phase2. Via VIA56C count = 5128
phase2. Via VIA67C count = 2043
phase2. Via VIA78C count = 142
phase2. Via VIA89C count = 7
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:04 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Phase3 Routing] Total (MB): Used   83  Alloctr   83  Proc  702 
phase3. Routing result:
phase3. Both Dirs: Overflow =  1031 Max = 2 GRCs =  1302 (0.88%)
phase3. H routing: Overflow =   649 Max = 1 (GRCs = 601) GRCs =   690 (0.93%)
phase3. V routing: Overflow =   381 Max = 2 (GRCs = 10) GRCs =   612 (0.83%)
phase3. M1         Overflow =   181 Max = 1 (GRCs = 146) GRCs =   216 (0.29%)
phase3. M2         Overflow =   380 Max = 2 (GRCs = 10) GRCs =   611 (0.83%)
phase3. M3         Overflow =   468 Max = 1 (GRCs = 455) GRCs =   474 (0.64%)
phase3. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.3 2.95 0.75 0.49 0.01 0.08 0.01 0.00 0.00 0.00 0.18 0.00 0.00 0.20
M2       11.4 6.17 8.73 13.9 18.2 17.5 12.6 7.11 3.07 0.00 1.00 0.15 0.01 0.00
M3       10.3 5.32 4.77 8.51 13.0 17.1 16.2 12.5 7.63 0.00 3.78 0.62 0.00 0.00
M4       21.0 11.8 13.6 16.0 16.1 11.9 6.38 2.30 0.58 0.00 0.08 0.00 0.00 0.00
M5       30.4 14.6 14.5 15.2 13.2 7.81 3.13 0.77 0.15 0.00 0.01 0.00 0.00 0.00
M6       61.8 20.4 12.0 4.40 1.02 0.25 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       75.6 13.2 6.78 2.86 1.27 0.21 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.1 2.46 0.35 0.01 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.3 0.00 0.14 0.49 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.8 8.57 6.86 6.89 7.00 6.11 4.28 2.52 1.27 0.00 0.56 0.09 0.00 0.02


phase3. Total Wire Length = 2388844.75
phase3. Layer M1 wire length = 13331.68
phase3. Layer M2 wire length = 570217.44
phase3. Layer M3 wire length = 731246.88
phase3. Layer M4 wire length = 468125.56
phase3. Layer M5 wire length = 394900.00
phase3. Layer M6 wire length = 121847.07
phase3. Layer M7 wire length = 83834.95
phase3. Layer M8 wire length = 4960.41
phase3. Layer M9 wire length = 380.67
phase3. Total Number of Contacts = 323474
phase3. Via VIA12C count = 131418
phase3. Via VIA23C count = 122886
phase3. Via VIA34C count = 37999
phase3. Via VIA45C count = 23476
phase3. Via VIA56C count = 5346
phase3. Via VIA67C count = 2180
phase3. Via VIA78C count = 158
phase3. Via VIA89C count = 11
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:24 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[End of Whole Chip Routing] Stage (MB): Used   41  Alloctr   41  Proc   35 
[End of Whole Chip Routing] Total (MB): Used   83  Alloctr   83  Proc  702 

Congestion utilization per direction:
Average vertical track utilization   = 20.30 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization = 22.47 %
Peak    horizontal track utilization = 77.78 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used   81  Alloctr   83  Proc  702 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:25 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[GR: Done] Stage (MB): Used   47  Alloctr   48  Proc   35 
[GR: Done] Total (MB): Used   81  Alloctr   83  Proc  702 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:27 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[End of Global Routing] Stage (MB): Used   29  Alloctr   30  Proc   35 
[End of Global Routing] Total (MB): Used   63  Alloctr   65  Proc  702 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Track Assign: Read routes] Total (MB): Used   75  Alloctr   77  Proc  702 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 166295 of 385042


[Track Assign: Iteration 0] Elapsed real time: 0:00:06 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Iteration 0] Stage (MB): Used   12  Alloctr   14  Proc   10 
[Track Assign: Iteration 0] Total (MB): Used   76  Alloctr   79  Proc  712 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:15 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Track Assign: Iteration 1] Stage (MB): Used   12  Alloctr   14  Proc   10 
[Track Assign: Iteration 1] Total (MB): Used   76  Alloctr   79  Proc  712 

Number of wires with overlap after iteration 1 = 82522 of 296151


Wire length and via report:
---------------------------
Number of M1 wires: 14865 		 POLYCON: 0
Number of M2 wires: 136184 		 VIA12C: 134389
Number of M3 wires: 95228 		 VIA23C: 148530
Number of M4 wires: 30190 		 VIA34C: 46203
Number of M5 wires: 15311 		 VIA45C: 25972
Number of M6 wires: 3152 		 VIA56C: 5669
Number of M7 wires: 1121 		 VIA67C: 2108
Number of M8 wires: 93 		 VIA78C: 160
Number of M9 wires: 7 		 VIA89C: 13
Total number of wires: 296151 		 vias: 363044

Total M1 wire length: 18007.0
Total M2 wire length: 533560.5
Total M3 wire length: 723357.4
Total M4 wire length: 506788.1
Total M5 wire length: 420083.9
Total M6 wire length: 127511.3
Total M7 wire length: 80317.1
Total M8 wire length: 4590.7
Total M9 wire length: 380.8
Total wire length: 2414596.5

Longest M1 wire length: 429.1
Longest M2 wire length: 650.9
Longest M3 wire length: 782.1
Longest M4 wire length: 365.1
Longest M5 wire length: 617.9
Longest M6 wire length: 748.8
Longest M7 wire length: 418.6
Longest M8 wire length: 228.8
Longest M9 wire length: 125.8


[Track Assign: Done] Elapsed real time: 0:00:18 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Track Assign: Done] Stage (MB): Used    9  Alloctr   10  Proc   10 
[Track Assign: Done] Total (MB): Used   72  Alloctr   75  Proc  712 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   77  Proc  712 
Total number of nets = 38278, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/729 Partitions, Violations =	0
Routed	3/729 Partitions, Violations =	3
Routed	6/729 Partitions, Violations =	16
Routed	9/729 Partitions, Violations =	19
Routed	12/729 Partitions, Violations =	35
Routed	15/729 Partitions, Violations =	42
Routed	18/729 Partitions, Violations =	43
Routed	21/729 Partitions, Violations =	30
Routed	24/729 Partitions, Violations =	43
Routed	27/729 Partitions, Violations =	66
Routed	30/729 Partitions, Violations =	81
Routed	33/729 Partitions, Violations =	63
Routed	36/729 Partitions, Violations =	78
Routed	39/729 Partitions, Violations =	69
Routed	42/729 Partitions, Violations =	70
Routed	45/729 Partitions, Violations =	61
Routed	48/729 Partitions, Violations =	80
Routed	51/729 Partitions, Violations =	89
Routed	54/729 Partitions, Violations =	104
Routed	57/729 Partitions, Violations =	102
Routed	60/729 Partitions, Violations =	69
Routed	63/729 Partitions, Violations =	72
Routed	66/729 Partitions, Violations =	88
Routed	69/729 Partitions, Violations =	120
Routed	72/729 Partitions, Violations =	126
Routed	75/729 Partitions, Violations =	132
Routed	78/729 Partitions, Violations =	128
Routed	81/729 Partitions, Violations =	109
Routed	84/729 Partitions, Violations =	121
Routed	87/729 Partitions, Violations =	147
Routed	90/729 Partitions, Violations =	134
Routed	93/729 Partitions, Violations =	141
Routed	96/729 Partitions, Violations =	147
Routed	99/729 Partitions, Violations =	165
Routed	102/729 Partitions, Violations =	153
Routed	105/729 Partitions, Violations =	141
Routed	108/729 Partitions, Violations =	145
Routed	111/729 Partitions, Violations =	109
Routed	114/729 Partitions, Violations =	120
Routed	117/729 Partitions, Violations =	130
Routed	120/729 Partitions, Violations =	132
Routed	123/729 Partitions, Violations =	120
Routed	126/729 Partitions, Violations =	132
Routed	129/729 Partitions, Violations =	117
Routed	132/729 Partitions, Violations =	104
Routed	135/729 Partitions, Violations =	111
Routed	138/729 Partitions, Violations =	117
Routed	141/729 Partitions, Violations =	126
Routed	144/729 Partitions, Violations =	159
Routed	147/729 Partitions, Violations =	158
Routed	150/729 Partitions, Violations =	163
Routed	153/729 Partitions, Violations =	163
Routed	156/729 Partitions, Violations =	178
Routed	159/729 Partitions, Violations =	187
Routed	162/729 Partitions, Violations =	195
Routed	165/729 Partitions, Violations =	181
Routed	168/729 Partitions, Violations =	197
Routed	171/729 Partitions, Violations =	206
Routed	174/729 Partitions, Violations =	204
Routed	177/729 Partitions, Violations =	184
Routed	180/729 Partitions, Violations =	156
Routed	183/729 Partitions, Violations =	125
Routed	186/729 Partitions, Violations =	124
Routed	189/729 Partitions, Violations =	134
Routed	192/729 Partitions, Violations =	132
Routed	195/729 Partitions, Violations =	145
Routed	198/729 Partitions, Violations =	159
Routed	201/729 Partitions, Violations =	176
Routed	204/729 Partitions, Violations =	158
Routed	207/729 Partitions, Violations =	153
Routed	210/729 Partitions, Violations =	165
Routed	213/729 Partitions, Violations =	170
Routed	216/729 Partitions, Violations =	168
Routed	219/729 Partitions, Violations =	167
Routed	222/729 Partitions, Violations =	143
Routed	225/729 Partitions, Violations =	147
Routed	228/729 Partitions, Violations =	125
Routed	231/729 Partitions, Violations =	142
Routed	234/729 Partitions, Violations =	137
Routed	237/729 Partitions, Violations =	154
Routed	240/729 Partitions, Violations =	134
Routed	243/729 Partitions, Violations =	135
Routed	246/729 Partitions, Violations =	139
Routed	249/729 Partitions, Violations =	139
Routed	252/729 Partitions, Violations =	133
Routed	255/729 Partitions, Violations =	135
Routed	258/729 Partitions, Violations =	147
Routed	261/729 Partitions, Violations =	157
Routed	264/729 Partitions, Violations =	145
Routed	267/729 Partitions, Violations =	144
Routed	270/729 Partitions, Violations =	137
Routed	273/729 Partitions, Violations =	180
Routed	276/729 Partitions, Violations =	182
Routed	279/729 Partitions, Violations =	194
Routed	282/729 Partitions, Violations =	200
Routed	285/729 Partitions, Violations =	200
Routed	288/729 Partitions, Violations =	220
Routed	291/729 Partitions, Violations =	216
Routed	294/729 Partitions, Violations =	214
Routed	297/729 Partitions, Violations =	177
Routed	300/729 Partitions, Violations =	174
Routed	303/729 Partitions, Violations =	166
Routed	306/729 Partitions, Violations =	141
Routed	309/729 Partitions, Violations =	141
Routed	312/729 Partitions, Violations =	149
Routed	315/729 Partitions, Violations =	129
Routed	318/729 Partitions, Violations =	154
Routed	321/729 Partitions, Violations =	148
Routed	324/729 Partitions, Violations =	156
Routed	327/729 Partitions, Violations =	155
Routed	330/729 Partitions, Violations =	138
Routed	333/729 Partitions, Violations =	150
Routed	336/729 Partitions, Violations =	175
Routed	339/729 Partitions, Violations =	175
Routed	342/729 Partitions, Violations =	205
Routed	345/729 Partitions, Violations =	201
Routed	348/729 Partitions, Violations =	205
Routed	351/729 Partitions, Violations =	202
Routed	354/729 Partitions, Violations =	207
Routed	357/729 Partitions, Violations =	226
Routed	360/729 Partitions, Violations =	208
Routed	363/729 Partitions, Violations =	194
Routed	366/729 Partitions, Violations =	201
Routed	369/729 Partitions, Violations =	174
Routed	372/729 Partitions, Violations =	211
Routed	375/729 Partitions, Violations =	215
Routed	378/729 Partitions, Violations =	220
Routed	381/729 Partitions, Violations =	214
Routed	384/729 Partitions, Violations =	210
Routed	387/729 Partitions, Violations =	208
Routed	390/729 Partitions, Violations =	207
Routed	393/729 Partitions, Violations =	218
Routed	396/729 Partitions, Violations =	219
Routed	399/729 Partitions, Violations =	230
Routed	402/729 Partitions, Violations =	223
Routed	405/729 Partitions, Violations =	224
Routed	408/729 Partitions, Violations =	231
Routed	411/729 Partitions, Violations =	222
Routed	414/729 Partitions, Violations =	225
Routed	417/729 Partitions, Violations =	210
Routed	420/729 Partitions, Violations =	235
Routed	423/729 Partitions, Violations =	226
Routed	426/729 Partitions, Violations =	237
Routed	429/729 Partitions, Violations =	235
Routed	432/729 Partitions, Violations =	240
Routed	435/729 Partitions, Violations =	226
Routed	438/729 Partitions, Violations =	235
Routed	441/729 Partitions, Violations =	236
Routed	444/729 Partitions, Violations =	199
Routed	447/729 Partitions, Violations =	212
Routed	450/729 Partitions, Violations =	219
Routed	453/729 Partitions, Violations =	228
Routed	456/729 Partitions, Violations =	221
Routed	459/729 Partitions, Violations =	220
Routed	462/729 Partitions, Violations =	227
Routed	465/729 Partitions, Violations =	254
Routed	468/729 Partitions, Violations =	248
Routed	471/729 Partitions, Violations =	222
Routed	474/729 Partitions, Violations =	198
Routed	477/729 Partitions, Violations =	187
Routed	480/729 Partitions, Violations =	182
Routed	483/729 Partitions, Violations =	194
Routed	486/729 Partitions, Violations =	199
Routed	489/729 Partitions, Violations =	193
Routed	492/729 Partitions, Violations =	218
Routed	495/729 Partitions, Violations =	234
Routed	498/729 Partitions, Violations =	240
Routed	501/729 Partitions, Violations =	242
Routed	504/729 Partitions, Violations =	228
Routed	507/729 Partitions, Violations =	248
Routed	510/729 Partitions, Violations =	265
Routed	513/729 Partitions, Violations =	250
Routed	516/729 Partitions, Violations =	265
Routed	519/729 Partitions, Violations =	243
Routed	522/729 Partitions, Violations =	240
Routed	525/729 Partitions, Violations =	227
Routed	528/729 Partitions, Violations =	204
Routed	531/729 Partitions, Violations =	188
Routed	534/729 Partitions, Violations =	188
Routed	537/729 Partitions, Violations =	186
Routed	540/729 Partitions, Violations =	185
Routed	543/729 Partitions, Violations =	187
Routed	546/729 Partitions, Violations =	183
Routed	549/729 Partitions, Violations =	206
Routed	552/729 Partitions, Violations =	168
Routed	555/729 Partitions, Violations =	165
Routed	558/729 Partitions, Violations =	158
Routed	561/729 Partitions, Violations =	161
Routed	564/729 Partitions, Violations =	167
Routed	567/729 Partitions, Violations =	151
Routed	570/729 Partitions, Violations =	151
Routed	573/729 Partitions, Violations =	171
Routed	576/729 Partitions, Violations =	164
Routed	579/729 Partitions, Violations =	175
Routed	582/729 Partitions, Violations =	181
Routed	585/729 Partitions, Violations =	202
Routed	588/729 Partitions, Violations =	229
Routed	591/729 Partitions, Violations =	233
Routed	594/729 Partitions, Violations =	227
Routed	597/729 Partitions, Violations =	206
Routed	600/729 Partitions, Violations =	217
Routed	603/729 Partitions, Violations =	201
Routed	606/729 Partitions, Violations =	181
Routed	609/729 Partitions, Violations =	163
Routed	612/729 Partitions, Violations =	157
Routed	615/729 Partitions, Violations =	160
Routed	618/729 Partitions, Violations =	142
Routed	621/729 Partitions, Violations =	163
Routed	624/729 Partitions, Violations =	159
Routed	627/729 Partitions, Violations =	160
Routed	630/729 Partitions, Violations =	162
Routed	633/729 Partitions, Violations =	168
Routed	636/729 Partitions, Violations =	171
Routed	639/729 Partitions, Violations =	167
Routed	642/729 Partitions, Violations =	158
Routed	645/729 Partitions, Violations =	162
Routed	648/729 Partitions, Violations =	144
Routed	651/729 Partitions, Violations =	130
Routed	654/729 Partitions, Violations =	136
Routed	657/729 Partitions, Violations =	104
Routed	660/729 Partitions, Violations =	129
Routed	663/729 Partitions, Violations =	133
Routed	666/729 Partitions, Violations =	131
Routed	669/729 Partitions, Violations =	130
Routed	672/729 Partitions, Violations =	104
Routed	675/729 Partitions, Violations =	97
Routed	678/729 Partitions, Violations =	101
Routed	681/729 Partitions, Violations =	94
Routed	684/729 Partitions, Violations =	94
Routed	687/729 Partitions, Violations =	99
Routed	690/729 Partitions, Violations =	96
Routed	693/729 Partitions, Violations =	101
Routed	696/729 Partitions, Violations =	98
Routed	699/729 Partitions, Violations =	79
Routed	702/729 Partitions, Violations =	75
Routed	705/729 Partitions, Violations =	83
Routed	708/729 Partitions, Violations =	82
Routed	711/729 Partitions, Violations =	80
Routed	714/729 Partitions, Violations =	56
Routed	717/729 Partitions, Violations =	53
Routed	720/729 Partitions, Violations =	56
Routed	723/729 Partitions, Violations =	51
Routed	726/729 Partitions, Violations =	51
Routed	729/729 Partitions, Violations =	51

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	51
	Diff net spacing : 1
	Same net spacing : 1
	Less than minimum area : 19
	Short : 11
	Internal-only types : 19

[Iter 0] Elapsed real time: 0:00:53 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:53
[Iter 0] Stage (MB): Used    8  Alloctr    7  Proc    0 
[Iter 0] Total (MB): Used   81  Alloctr   82  Proc  712 

End DR iteration 0 with 729 parts

Start DR iteration 1: non-uniform partition
Routed	1/38 Partitions, Violations =	50
Routed	2/38 Partitions, Violations =	45
Routed	3/38 Partitions, Violations =	42
Routed	4/38 Partitions, Violations =	39
Routed	5/38 Partitions, Violations =	37
Routed	6/38 Partitions, Violations =	35
Routed	7/38 Partitions, Violations =	33
Routed	8/38 Partitions, Violations =	31
Routed	9/38 Partitions, Violations =	29
Routed	10/38 Partitions, Violations =	28
Routed	11/38 Partitions, Violations =	27
Routed	12/38 Partitions, Violations =	26
Routed	13/38 Partitions, Violations =	25
Routed	14/38 Partitions, Violations =	24
Routed	15/38 Partitions, Violations =	23
Routed	16/38 Partitions, Violations =	22
Routed	17/38 Partitions, Violations =	21
Routed	18/38 Partitions, Violations =	20
Routed	19/38 Partitions, Violations =	19
Routed	20/38 Partitions, Violations =	18
Routed	21/38 Partitions, Violations =	17
Routed	22/38 Partitions, Violations =	16
Routed	23/38 Partitions, Violations =	15
Routed	24/38 Partitions, Violations =	14
Routed	25/38 Partitions, Violations =	13
Routed	26/38 Partitions, Violations =	12
Routed	27/38 Partitions, Violations =	11
Routed	28/38 Partitions, Violations =	10
Routed	29/38 Partitions, Violations =	9
Routed	30/38 Partitions, Violations =	8
Routed	31/38 Partitions, Violations =	7
Routed	32/38 Partitions, Violations =	6
Routed	33/38 Partitions, Violations =	5
Routed	34/38 Partitions, Violations =	4
Routed	35/38 Partitions, Violations =	3
Routed	36/38 Partitions, Violations =	2
Routed	37/38 Partitions, Violations =	1
Routed	38/38 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:53 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:53
[Iter 1] Stage (MB): Used    8  Alloctr    7  Proc    0 
[Iter 1] Total (MB): Used   81  Alloctr   82  Proc  712 

End DR iteration 1 with 38 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:53 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:53
[DR] Stage (MB): Used    6  Alloctr    4  Proc    0 
[DR] Total (MB): Used   78  Alloctr   79  Proc  712 
[DR: Done] Elapsed real time: 0:00:53 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:53
[DR: Done] Stage (MB): Used    6  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   78  Alloctr   79  Proc  712 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    2471979 micron
Total Number of Contacts =             374237
Total Number of Wires =                339715
Total Number of PtConns =              60621
Total Number of Routable Wires =       339715
Total Routable Wire Length =           2457237 micron
	Layer          M1 :      22102 micron
	Layer          M2 :     533656 micron
	Layer          M3 :     746049 micron
	Layer          M4 :     538726 micron
	Layer          M5 :     418004 micron
	Layer          M6 :     126857 micron
	Layer          M7 :      79658 micron
	Layer          M8 :       5381 micron
	Layer          M9 :       1547 micron
	Via        VIA89C :         35
	Via   VIA78C(rot) :        172
	Via        VIA67C :       2106
	Via   VIA56C(rot) :       5564
	Via        VIA45C :      25316
	Via        VIA34C :        783
	Via   VIA34C(rot) :      51783
	Via        VIA23C :     152623
	Via   VIA23C(rot) :         20
	Via        VIA12B :        523
	Via   VIA12B(rot) :      55300
	Via        VIA12C :       1058
	Via   VIA12C(rot) :      78954

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 374237 vias)
 
    Layer VIA1       =  0.00% (0      / 135835  vias)
        Un-optimized = 100.00% (135835  vias)
    Layer VIA2       =  0.00% (0      / 152643  vias)
        Un-optimized = 100.00% (152643  vias)
    Layer VIA3       =  0.00% (0      / 52566   vias)
        Un-optimized = 100.00% (52566   vias)
    Layer VIA4       =  0.00% (0      / 25316   vias)
        Un-optimized = 100.00% (25316   vias)
    Layer VIA5       =  0.00% (0      / 5564    vias)
        Un-optimized = 100.00% (5564    vias)
    Layer VIA6       =  0.00% (0      / 2106    vias)
        Un-optimized = 100.00% (2106    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
        Un-optimized = 100.00% (172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
        Un-optimized = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 374237 vias)
 
    Layer VIA1       =  0.00% (0      / 135835  vias)
    Layer VIA2       =  0.00% (0      / 152643  vias)
    Layer VIA3       =  0.00% (0      / 52566   vias)
    Layer VIA4       =  0.00% (0      / 25316   vias)
    Layer VIA5       =  0.00% (0      / 5564    vias)
    Layer VIA6       =  0.00% (0      / 2106    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
 

Total number of nets = 38278
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Thu Dec 20 07:30:39 2012
1
route_opt -skip_initial_route -effort low
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : low
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Thu Dec 20 07:30:39 2012

  Loading design 'top_pipeline'


Warning: Port 'new_instr1_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'buffer_flush_en' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[2]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[1]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[0]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'out_1_mem_data[4]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n513' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n474' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n406' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top_pipeline
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 07:31:11 2012
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          5.29
  Critical Path Slack:          -3.36
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -4006.98
  No. of Violating Paths:     2478.00
  Worst Hold Violation:         -0.20
  Total Hold Violation:         -6.62
  No. of Hold Violations:       89.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2016
  Leaf Cell Count:              36738
  Buf/Inv Cell Count:            4432
  CT Buf/Inv Cell Count:           30
  Combinational Cell Count:     33572
  Sequential Cell Count:         3166
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   264573.851950
  Noncombinational Area:
                        101869.979216
  Net Area:              64401.757906
  Net XLength        :     1272692.00
  Net YLength        :     1188178.25
  -----------------------------------
  Cell Area:            366443.831166
  Design Area:          430845.589071
  Net Length        :      2460870.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         38263
  Nets With Violations:           283
  Max Trans Violations:           201
  Max Cap Violations:             283
  -----------------------------------


  Hostname: london

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.40
  Logic Optimization:                190.38
  Mapping Optimization:              249.99
  -----------------------------------------
  Overall Compile Time:              501.01
  Overall Compile Wall Clock Time:   506.36

ROPT:    Running Incremental Optimization Stage             Thu Dec 20 07:31:12 2012

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'top_pipeline'


Warning: Port 'new_instr1_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  WNS: 3.36  TNS: 4006.98  Number of Violating Paths: 2478
  Nets with DRC Violations: 283
  Total moveable cell area: 366133.4
  Total fixed cell area: 357.6
  Core area: (30000 30000 752880 752880)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.



  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02  366454.9      3.36    4007.0   29111.4 pc1/pc_reg[0]/D               -6.44
    0:00:02  366454.9      3.36    4007.0   29111.4 pc1/pc_reg[0]/D               -6.44
    0:00:02  366454.9      3.36    4007.0   29111.4 pc1/pc_reg[0]/D               -6.44
    0:00:02  366465.9      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_load_flag_reg/D     -6.26
    0:00:02  366465.9      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_load_flag_reg/D     -6.26
    0:00:02  366476.1      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[30]/D     -6.24
    0:00:02  366486.2      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[28]/D     -6.22
    0:00:02  366496.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[26]/D     -6.19
    0:00:02  366512.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[24]/D     -6.12
    0:00:02  366527.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[31]/D     -6.12
    0:00:02  366527.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[31]/D     -6.12
    0:00:02  366543.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[29]/D     -6.07
    0:00:02  366543.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[29]/D     -6.07
    0:00:02  366559.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[25]/D     -6.04
    0:00:02  366559.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[25]/D     -6.04
    0:00:02  366574.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[23]/D     -6.02
    0:00:02  366574.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[23]/D     -6.02
    0:00:02  366590.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[22]/D     -5.97
    0:00:02  366590.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[22]/D     -5.97
    0:00:02  366606.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[21]/D     -5.93
    0:00:02  366606.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[21]/D     -5.93
    0:00:02  366621.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[20]/D     -5.84
    0:00:02  366621.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[20]/D     -5.84
    0:00:02  366637.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[19]/D     -5.80
    0:00:02  366637.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[19]/D     -5.80
    0:00:02  366653.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[18]/D     -5.73
    0:00:02  366653.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[18]/D     -5.73
    0:00:02  366668.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[17]/D     -5.63
    0:00:02  366668.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[17]/D     -5.63
    0:00:02  366684.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[16]/D     -5.59
    0:00:02  366684.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[16]/D     -5.59
    0:00:02  366700.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[15]/D     -5.50
    0:00:02  366700.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[15]/D     -5.50
    0:00:02  366715.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[14]/D     -5.41
    0:00:02  366715.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[14]/D     -5.41
    0:00:02  366731.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[13]/D     -5.32
    0:00:02  366731.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[13]/D     -5.32
    0:00:02  366747.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[12]/D     -5.22
    0:00:02  366747.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[12]/D     -5.22
    0:00:02  366762.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[11]/D     -5.09
    0:00:02  366762.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[11]/D     -5.09
    0:00:02  366778.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[10]/D     -5.02
    0:00:02  366778.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[10]/D     -5.02
    0:00:02  366794.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[9]/D     -4.91
    0:00:02  366794.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[9]/D     -4.91
    0:00:02  366809.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[8]/D     -4.80
    0:00:02  366809.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[8]/D     -4.80
    0:00:02  366825.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[7]/D     -4.68
    0:00:02  366825.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[7]/D     -4.68
    0:00:02  366841.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[6]/D     -4.57
    0:00:02  366841.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[6]/D     -4.57
    0:00:02  366856.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[5]/D     -4.44
    0:00:02  366856.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[5]/D     -4.44
    0:00:02  366872.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[4]/D     -4.32
    0:00:02  366872.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[4]/D     -4.32
    0:00:02  366888.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[3]/D     -4.19
    0:00:02  366888.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[3]/D     -4.19
    0:00:02  366903.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[2]/D     -4.09
    0:00:02  366903.7      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[2]/D     -4.09
    0:00:02  366919.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[1]/D     -3.95
    0:00:02  366919.4      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[1]/D     -3.95
    0:00:02  366935.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[0]/D     -3.82
    0:00:02  366935.0      3.36    4007.0   29111.4 top_buffer_stage1/alu_and_buffer1/out_1_data_reg[0]/D     -3.82
    0:00:02  366946.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/new_ins_addr_calculation1/write_pointer_reg[1]/D     -3.36
    0:00:02  366946.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/new_ins_addr_calculation1/write_pointer_reg[1]/D     -3.36
    0:00:02  366946.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/new_ins_addr_calculation1/write_pointer_reg[1]/D     -3.36
    0:00:02  366956.2      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/new_ins_addr_calculation1/write_pointer_reg[0]/D     -3.36
    0:00:02  366967.3      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[0]/D     -3.31
    0:00:02  366967.3      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[0]/D     -3.31
    0:00:02  366972.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[0]/D     -3.29
    0:00:02  366972.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[0]/D     -3.29
    0:00:02  366983.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[4]/D     -3.23
    0:00:02  366983.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[4]/D     -3.23
    0:00:02  366994.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[3]/D     -3.17
    0:00:02  366994.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[3]/D     -3.17
    0:00:02  367006.0      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[2]/D     -3.13
    0:00:02  367006.0      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[2]/D     -3.13
    0:00:02  367017.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[1]/D     -3.07
    0:00:02  367017.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[1]/D     -3.07
    0:00:02  367028.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[12]/D     -3.06
    0:00:02  367028.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[12]/D     -3.06
    0:00:02  367043.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[12]/D     -2.36
    0:00:02  367043.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[12]/D     -2.36
    0:00:02  367059.5      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[13]/D     -2.36
    0:00:02  367059.5      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[13]/D     -2.36
    0:00:02  367075.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[14]/D     -2.01
    0:00:02  367075.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[14]/D     -2.01
    0:00:02  367091.7      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[14]/D     -1.71
    0:00:02  367091.7      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[14]/D     -1.71
    0:00:02  367124.0      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[15]/D     -1.67
    0:00:02  367124.0      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[15]/D     -1.67
    0:00:02  367139.6      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[15]/D     -1.53
    0:00:02  367139.6      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[15]/D     -1.53
    0:00:02  367155.3      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[15]/D     -1.43
    0:00:02  367155.3      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[15]/D     -1.43
    0:00:02  367160.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[15]/D     -1.11
    0:00:02  367160.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[15]/D     -1.11
    0:00:02  367183.0      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[13]/D     -0.92
    0:00:02  367183.0      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[13]/D     -0.92
    0:00:02  367194.0      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[13]/D     -0.83
    0:00:02  367195.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[13]/D     -0.82
    0:00:02  367206.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[13]/D     -0.73
    0:00:02  367211.5      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[13]/D     -0.72
    0:00:02  367216.1      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[13]/D     -0.70
    0:00:02  367227.2      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[13]/D     -0.61
    0:00:02  367231.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[13]/D     -0.60
    0:00:02  367237.3      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[8]/D     -0.57
    0:00:02  367237.3      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[8]/D     -0.57
    0:00:02  367248.4      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[9]/D     -0.51
    0:00:02  367248.4      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[9]/D     -0.51
    0:00:02  367259.4      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[10]/D     -0.46
    0:00:02  367259.4      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[10]/D     -0.46
    0:00:02  367270.5      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[11]/D     -0.41
    0:00:02  367270.5      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[11]/D     -0.41
    0:00:02  367286.2      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[12]/D     -0.35
    0:00:02  367301.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[15]/D     -0.35
    0:00:02  367313.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[17]/D     -0.31
    0:00:02  367313.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[17]/D     -0.31
    0:00:02  367324.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[18]/D     -0.25
    0:00:02  367324.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[18]/D     -0.25
    0:00:03  367326.7      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[19]/D     -0.24
    0:00:03  367326.7      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[19]/D     -0.24
    0:00:03  367337.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[19]/D     -0.20
    0:00:03  367337.8      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[19]/D     -0.20
    0:00:03  367347.9      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[13]/D     -0.14
    0:00:03  367356.2      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[13]/D     -0.08
    0:00:03  367361.7      3.36    4007.0   29111.4 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[13]/D     -0.08

  Beginning Max Transition Fix
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03  367362.7      3.36    4007.0   28830.5 top_buffer_stage1/n3097       -0.08
    0:00:03  367363.6      3.36    4007.0   28553.8 top_buffer_stage1/n3133       -0.08
    0:00:03  367364.5      3.36    4007.0   28279.8 top_buffer_stage1/n3074       -0.08
    0:00:03  367365.4      3.36    4007.0   28006.0 top_buffer_stage1/n3078       -0.08
    0:00:03  367366.4      3.36    4007.0   27738.1 top_buffer_stage1/n3084       -0.08
    0:00:03  367367.3      3.36    4007.0   27470.8 top_buffer_stage1/n3101       -0.08
    0:00:03  367368.2      3.36    4007.0   27213.4 top_buffer_stage1/n3125       -0.08
    0:00:03  367369.1      3.36    4007.0   26957.7 top_buffer_stage1/n3073       -0.08
    0:00:03  367370.0      3.36    4007.0   26704.7 top_buffer_stage1/n3096       -0.08
    0:00:03  367371.0      3.36    4007.0   26452.8 top_buffer_stage1/n3085       -0.08
    0:00:03  367371.9      3.36    4007.0   26201.6 top_buffer_stage1/n3081       -0.08
    0:00:03  367372.8      3.36    4007.0   25951.4 top_buffer_stage1/n3075       -0.08
    0:00:03  367373.7      3.36    4007.0   25701.2 top_buffer_stage1/n3128       -0.08
    0:00:03  367374.6      3.36    4007.0   25454.6 top_buffer_stage1/n3070       -0.08
    0:00:03  367375.6      3.36    4007.0   25213.3 top_buffer_stage1/n3104       -0.08
    0:00:03  367376.5      3.36    4007.0   24973.4 top_buffer_stage1/n3071       -0.08
    0:00:04  367377.4      3.36    4007.0   24744.9 top_buffer_stage1/n3127       -0.08
    0:00:04  367378.3      3.36    4007.0   24516.8 top_buffer_stage1/n3072       -0.08
    0:00:04  367379.3      3.36    4007.0   24289.9 top_buffer_stage1/n3103       -0.08
    0:00:04  367380.2      3.36    4007.0   24063.3 top_buffer_stage1/n3098       -0.08
    0:00:04  367381.1      3.36    4007.0   23837.1 top_buffer_stage1/n3106       -0.08
    0:00:04  367382.0      3.36    4007.0   23611.0 top_buffer_stage1/n3105       -0.08
    0:00:04  367382.9      3.36    4007.0   23386.9 top_buffer_stage1/n3129       -0.08
    0:00:04  367383.9      3.36    4007.0   23162.9 top_buffer_stage1/n3134       -0.08
    0:00:04  367384.8      3.36    4007.0   22939.2 top_buffer_stage1/n3126       -0.08
    0:00:04  367385.7      3.36    4007.0   22717.2 top_buffer_stage1/n3088       -0.08
    0:00:04  367386.6      3.36    4007.0   22495.5 top_buffer_stage1/n3124       -0.08
    0:00:04  367387.5      3.36    4007.0   22274.5 top_buffer_stage1/n3095       -0.08
    0:00:04  367388.5      3.36    4007.0   22055.2 top_buffer_stage1/n3121       -0.08
    0:00:04  367389.4      3.36    4007.0   21836.5 top_buffer_stage1/n3122       -0.08
    0:00:04  367390.3      3.36    4007.0   21617.8 top_buffer_stage1/n3130       -0.08
    0:00:04  367391.2      3.36    4007.0   21400.8 top_buffer_stage1/n3108       -0.08
    0:00:04  367392.2      3.36    4007.0   21184.6 top_buffer_stage1/n3079       -0.08
    0:00:05  367393.1      3.36    4007.0   20970.3 top_buffer_stage1/n3117       -0.08
    0:00:05  367394.0      3.36    4007.0   20756.3 top_buffer_stage1/n3082       -0.08
    0:00:05  367394.9      3.36    4007.0   20543.3 top_buffer_stage1/n3118       -0.08
    0:00:05  367395.8      3.36    4007.0   20330.5 top_buffer_stage1/n3076       -0.08
    0:00:05  367396.8      3.36    4007.0   20118.2 top_buffer_stage1/n3083       -0.08
    0:00:05  367397.7      3.36    4007.0   19906.3 top_buffer_stage1/n3100       -0.08
    0:00:05  367398.6      3.36    4007.0   19697.1 top_buffer_stage1/n3090       -0.08
    0:00:05  367399.5      3.36    4007.0   19490.3 top_buffer_stage1/n3120       -0.08
    0:00:05  367400.5      3.36    4007.0   19283.9 top_buffer_stage1/n3109       -0.08
    0:00:05  367401.4      3.36    4007.0   19077.9 top_buffer_stage1/n3135       -0.08
    0:00:05  367406.0      3.36    4007.0   18875.0 top_buffer_stage1/n3077       -0.08
    0:00:05  367410.6      3.36    4007.0   18672.7 top_buffer_stage1/n3123       -0.08
    0:00:05  367415.2      3.36    4007.0   18470.7 top_buffer_stage1/n3132       -0.08
    0:00:05  367419.8      3.36    4007.0   18274.4 top_buffer_stage1/n3093       -0.08
    0:00:05  367424.4      3.36    4007.0   18079.2 top_buffer_stage1/n3102       -0.08
    0:00:05  367429.0      3.36    4007.0   17886.4 top_buffer_stage1/n3089       -0.08
    0:00:05  367433.6      3.36    4007.0   17694.8 top_buffer_stage1/n3080       -0.08
    0:00:05  367438.2      3.36    4007.0   17503.7 top_buffer_stage1/n3113       -0.08
    0:00:06  367450.2      3.36    4005.6   17379.2 top_buffer_stage1/n13311      -0.08
    0:00:06  367454.8      3.36    4005.6   17190.5 top_buffer_stage1/n3099       -0.08
    0:00:06  367459.4      3.36    4005.6   17003.5 top_buffer_stage1/n3094       -0.08
    0:00:06  367481.6      3.36    4005.6   16821.5 top_buffer_stage1/n1          -0.08
    0:00:06  367486.2      3.36    4005.6   16640.8 top_buffer_stage1/n3116       -0.08
    0:00:06  367497.2      3.36    4005.1   16524.8 top_buffer_stage1/n13319      -0.08
    0:00:06  367501.8      3.36    4005.1   16347.3 top_buffer_stage1/n3092       -0.08
    0:00:06  367514.7      3.36    4005.1   16231.9 top_buffer_stage1/n13335      -0.08
    0:00:06  367527.6      3.36    3969.9   16055.8 top_buffer_stage1/n3608       -0.08
    0:00:06  367532.2      3.36    3969.9   15880.9 top_buffer_stage1/n3114       -0.08
    0:00:06  367536.8      3.36    3969.9   15706.7 top_buffer_stage1/n3110       -0.08
    0:00:06  367551.6      3.36    3969.9   15530.5 file1/n2021                   -0.08
    0:00:06  367556.2      3.36    3969.9   15358.3 top_buffer_stage1/n3091       -0.08
    0:00:06  367560.8      3.36    3969.9   15187.1 top_buffer_stage1/n3112       -0.08
    0:00:06  367565.4      3.36    3969.9   15019.0 top_buffer_stage1/n3107       -0.08
    0:00:06  367566.3      3.36    3969.9   14914.2 file1/n2017                   -0.08
    0:00:06  367570.9      3.36    3969.9   14747.9 top_buffer_stage1/n3087       -0.08
    0:00:06  367575.6      3.36    3969.9   14581.6 top_buffer_stage1/n3086       -0.08
    0:00:06  367580.2      3.36    3969.9   14415.7 top_buffer_stage1/n3111       -0.08
    0:00:07  367581.1      3.36    3969.9   14310.9 file1/n2010                   -0.08
    0:00:07  367582.0      3.36    3969.9   14138.3 top_buffer_stage1/n3269       -0.08
    0:00:07  367586.6      3.36    3969.9   13975.2 top_buffer_stage1/n3115       -0.08
    0:00:07  367587.5      3.36    3969.9   13805.5 top_buffer_stage1/n3257       -0.08
    0:00:07  367614.3      3.36    3969.9   13635.7 stage1/pre_calculation_and_queue1/instruction_queue1/n1125     -0.08
    0:00:07  367615.2      3.36    3969.9   13470.0 stage1/pre_calculation_and_queue1/instruction_queue1/n1118     -0.08
    0:00:07  367616.1      3.36    3969.9   13365.2 file1/n2023                   -0.08
    0:00:07  367620.7      3.36    3969.9   13205.3 top_buffer_stage1/n3119       -0.08
    0:00:07  367635.5      3.36    3969.9   13040.7 file1/n2013                   -0.08
    0:00:07  367636.4      3.36    3969.9   12879.7 stage1/pre_calculation_and_queue1/instruction_queue1/n1115     -0.08
    0:00:07  367641.0      3.36    3969.9   12720.6 top_buffer_stage1/n3131       -0.08
    0:00:07  367655.7      3.36    3969.9   12556.4 file1/n2024                   -0.08
    0:00:07  367670.5      3.36    3969.9   12392.5 file1/n2011                   -0.08
    0:00:07  367685.2      3.36    3969.9   12229.2 file1/n2009                   -0.08
    0:00:07  367700.0      3.36    3969.9   12066.3 file1/n2026                   -0.08
    0:00:07  367714.7      3.36    3969.9   11903.6 file1/n2015                   -0.08
    0:00:07  367723.9      3.36    3984.2   11799.3 top_buffer_stage1/n3152       -0.08
    0:00:07  367738.7      3.36    3984.2   11637.8 file1/n2004                   -0.08
    0:00:07  367739.6      3.36    3984.2   11475.5 top_buffer_stage1/n3243       -0.08
    0:00:08  367754.3      3.36    3984.2   11315.0 file1/n2018                   -0.08
    0:00:08  367755.3      3.36    3984.2   11158.5 stage1/pre_calculation_and_queue1/instruction_queue1/n1119     -0.08
    0:00:08  367756.2      3.36    3984.2   11002.4 stage1/pre_calculation_and_queue1/instruction_queue1/n1128     -0.08
    0:00:08  367770.9      3.36    3984.2   10844.6 file1/n2007                   -0.08
    0:00:08  367771.9      3.36    3984.2   10690.3 stage1/pre_calculation_and_queue1/instruction_queue1/n1121     -0.08
    0:00:08  367786.6      3.36    3984.2   10535.2 file1/n2019                   -0.08
    0:00:08  367801.3      3.36    3984.2   10380.4 file1/n2005                   -0.08
    0:00:08  367802.3      3.36    3984.1   10224.9 top_buffer_stage1/n3254       -0.08
    0:00:08  367817.0      3.36    3984.1   10070.8 file1/n2006                   -0.08
    0:00:08  367831.8      3.36    3984.1    9917.0 file1/n2020                   -0.08
    0:00:08  367832.7      3.36    3984.1    9766.7 stage1/pre_calculation_and_queue1/instruction_queue1/n1120     -0.08
    0:00:08  367833.6      3.36    3984.1    9619.6 stage1/pre_calculation_and_queue1/instruction_queue1/n1122     -0.08
    0:00:08  367834.5      3.36    3984.1    9474.0 stage1/pre_calculation_and_queue1/instruction_queue1/n1130     -0.08
    0:00:08  367835.4      3.36    3984.1    9369.3 file1/n2012                   -0.08
    0:00:08  367836.4      3.36    3984.1    9226.2 stage1/pre_calculation_and_queue1/instruction_queue1/n1127     -0.08
    0:00:08  367837.3      3.36    3984.1    9083.6 stage1/pre_calculation_and_queue1/instruction_queue1/n1129     -0.08
    0:00:08  367853.0      3.36    3984.1    8978.4 file1/n2022                   -0.08
    0:00:08  367853.9      3.36    3984.1    8838.4 stage1/pre_calculation_and_queue1/instruction_queue1/n1117     -0.08
    0:00:08  367854.8      3.36    3984.1    8698.8 stage1/pre_calculation_and_queue1/instruction_queue1/n1123     -0.08
    0:00:09  367869.5      3.36    3984.1    8556.2 file1/n2016                   -0.08
    0:00:09  367870.5      3.36    3984.1    8422.6 stage1/pre_calculation_and_queue1/instruction_queue1/n1116     -0.08
    0:00:09  367885.2      3.36    3984.1    8287.8 file1/n2008                   -0.08
    0:00:09  367900.0      3.36    3984.1    8159.5 file1/n2002                   -0.08
    0:00:09  367900.9      3.36    3984.1    8034.1 stage1/pre_calculation_and_queue1/instruction_queue1/n1124     -0.08
    0:00:09  367926.7      3.36    3984.1    7909.0 file1/n2000                   -0.08
    0:00:09  367927.6      3.36    3984.1    7787.4 top_buffer_stage1/n3613       -0.08
    0:00:09  367942.4      3.36    3984.1    7666.3 file1/n2003                   -0.08
    0:00:09  367957.1      3.36    3984.1    7545.4 file1/n2014                   -0.08
    0:00:09  367968.2      3.36    3984.1    7473.0 top_buffer_stage1/n13327      -0.08
    0:00:09  367979.2      3.36    3983.7    7401.5 top_buffer_stage1/n13271      -0.08
    0:00:09  367980.1      3.36    3983.7    7286.7 stage1/pre_calculation_and_queue1/instruction_queue1/n1126     -0.08
    0:00:09  367982.0      3.36    3983.6    7174.5 top_buffer_stage1/n3601       -0.08
    0:00:09  367996.7      3.36    3983.6    7061.5 file1/n2025                   -0.08
    0:00:09  368011.5      3.36    3982.1    6995.5 top_buffer_stage1/n13287      -0.08
    0:00:09  368012.4      3.36    3982.1    6891.8 top_buffer_stage1/n13264      -0.08
    0:00:09  368013.3      3.36    3982.1    6788.0 top_buffer_stage1/n13281      -0.08
    0:00:09  368024.4      3.36    3981.7    6727.2 top_buffer_stage1/n13295      -0.08
    0:00:09  368026.2      3.36    3981.7    6626.2 top_buffer_stage1/n3218       -0.08
    0:00:09  368028.1      3.36    3981.7    6526.0 top_buffer_stage1/n3618       -0.08
    0:00:09  368029.0      3.36    3981.7    6424.8 top_buffer_stage1/n10531      -0.08
    0:00:09  368030.8      3.36    3981.7    6325.5 top_buffer_stage1/n3221       -0.08
    0:00:10  368036.4      3.36    3981.6    6199.7 file1/out_1_s1_data[1]        -0.08
    0:00:10  368046.5      3.36    3981.6    6107.6 top_buffer_stage1/n3594       -0.08
    0:00:10  368046.5      3.36    3981.5    6008.7 top_buffer_stage1/n3600       -0.08
    0:00:10  368047.4      3.36    3981.5    5913.1 top_buffer_stage1/n10526      -0.08
    0:00:10  368052.0      3.36    3981.4    5856.7 top_buffer_stage1/n13303      -0.08
    0:00:10  368081.5      3.36    3980.4    5775.1 top_buffer_stage1/n10297      -0.08
    0:00:10  368082.4      3.36    3980.4    5680.9 top_buffer_stage1/n3260       -0.08
    0:00:10  368081.5      3.36    3980.4    5588.1 top_buffer_stage1/n13266      -0.08
    0:00:10  368084.3      3.36    3980.4    5499.5 top_buffer_stage1/n3617       -0.08
    0:00:10  368086.1      3.36    3980.4    5409.2 top_buffer_stage1/n3614       -0.08
    0:00:10  368088.0      3.36    3980.4    5326.3 top_buffer_stage1/n3603       -0.08
    0:00:10  368079.7      3.36    3980.3    5239.1 top_buffer_stage1/n3595       -0.08
    0:00:10  368080.6      3.36    3980.3    5154.9 top_buffer_stage1/n3609       -0.08
    0:00:10  368091.7      3.36    3979.6    5107.9 top_buffer_stage1/n10018      -0.08
    0:00:10  368106.4      3.36    3857.6    4988.3 top_buffer_stage1/n3304       -0.08
    0:00:10  368141.4      3.36    3857.6    4909.3 top_buffer_stage1/n13462      -0.08
    0:00:10  368167.2      3.36    3857.5    4832.1 top_buffer_stage1/n13559      -0.08
    0:00:10  368193.0      3.36    3847.8    4781.8 top_buffer_stage1/n13444      -0.08
    0:00:10  368193.0      3.36    3847.8    4704.4 top_buffer_stage1/n3604       -0.08
    0:00:10  368195.8      3.36    3847.8    4629.8 top_buffer_stage1/n3214       -0.08
    0:00:10  368196.7      3.36    3847.8    4552.7 top_buffer_stage1/n3271       -0.08
    0:00:10  368205.0      3.36    3847.7    4477.7 top_buffer_stage1/n3610       -0.08
    0:00:10  368206.9      3.36    3847.7    4402.3 top_buffer_stage1/alu_and_buffer1/alu_3_data[7]     -0.08
    0:00:10  368207.8      3.36    3847.7    4328.1 top_buffer_stage1/n3248       -0.08
    0:00:10  368208.7      3.36    3847.7    4257.8 top_buffer_stage1/n3225       -0.08
    0:00:11  368234.5      3.36    3845.6    4229.3 top_buffer_stage1/n10255      -0.08
    0:00:11  368235.4      3.36    3845.6    4158.2 top_buffer_stage1/n3262       -0.08
    0:00:11  368236.3      3.36    3845.6    4091.2 top_buffer_stage1/n3231       -0.08
    0:00:11  368237.3      3.36    3845.6    4024.7 top_buffer_stage1/n3228       -0.08
    0:00:11  368259.4      3.36    3845.6    3956.3 top_buffer_stage1/n10524      -0.08
    0:00:11  368259.4      3.36    3845.6    3921.2 file1/n7288                   -0.08
    0:00:11  368287.0      3.36    3845.6    3860.5 top_buffer_stage1/n3325       -0.08
    0:00:11  368290.7      3.36    3865.8    3829.6 top_buffer_stage1/n14585      -0.08
    0:00:11  368318.4      3.36    3865.6    3771.3 top_buffer_stage1/n3443       -0.08
    0:00:11  368331.3      3.36    3780.8    3735.7 top_buffer_stage1/n3306       -0.08
    0:00:11  368340.5      3.36    3780.8    3707.1 top_buffer_stage1/n15072      -0.08
    0:00:11  368340.5      3.36    3780.3    3678.6 file1/n541                    -0.08
    0:00:11  368360.8      3.36    3780.3    3623.1 top_buffer_stage1/n3606       -0.08
    0:00:11  368373.7      3.36    3780.2    3574.7 top_buffer_stage1/n13601      -0.08
    0:00:11  368382.0      3.36    3780.2    3524.4 top_buffer_stage1/n681        -0.08
    0:00:11  368386.6      3.36    3780.2    3477.7 top_buffer_stage1/n3186       -0.08
    0:00:11  368386.6      3.36    3780.2    3453.5 file1/n7893                   -0.08
    0:00:11  368413.3      3.36    3780.2    3402.8 top_buffer_stage1/n3265       -0.08
    0:00:11  368414.2      3.36    3780.2    3352.3 top_buffer_stage1/n3261       -0.08
    0:00:11  368432.6      3.36    3780.2    3301.8 top_buffer_stage1/n9462       -0.08
    0:00:11  368458.4      3.36    3780.1    3262.6 top_buffer_stage1/n667        -0.08
    0:00:11  368459.4      3.36    3780.1    3213.3 top_buffer_stage1/n3268       -0.08
    0:00:11  368461.2      3.36    3780.0    3149.5 top_buffer_stage1/n3591       -0.08
    0:00:11  368487.0      3.36    3780.0    3114.7 top_buffer_stage1/n680        -0.08
    0:00:12  368487.9      3.36    3780.0    3068.2 top_buffer_stage1/n3270       -0.08
    0:00:12  368499.0      3.36    3779.9    3023.2 top_buffer_stage1/n10522      -0.08
    0:00:12  368499.9      3.36    3779.9    2977.9 top_buffer_stage1/n3259       -0.08
    0:00:12  368500.8      3.36    3779.9    2934.7 top_buffer_stage1/n10600      -0.08
    0:00:12  368501.8      3.36    3779.9    2891.4 top_buffer_stage1/n3249       -0.08
    0:00:12  368512.8      3.36    3779.9    2848.7 top_buffer_stage1/n3619       -0.08
    0:00:12  368525.7      3.36    3779.9    2806.3 top_buffer_stage1/n3474       -0.08
    0:00:12  368544.2      3.36    3779.9    2764.1 top_buffer_stage1/n9453       -0.08
    0:00:12  368551.5      3.36    3777.8    2764.0 top_buffer_stage1/n14681      -0.08
    0:00:12  368561.7      3.36    3777.8    2723.2 top_buffer_stage1/n3378       -0.08
    0:00:12  368566.3      3.36    3777.8    2682.1 top_buffer_stage1/n14470      -0.08
    0:00:12  368595.8      3.36    3777.8    2641.1 top_buffer_stage1/n657        -0.08
    0:00:12  368596.7      3.36    3777.8    2600.5 top_buffer_stage1/n3256       -0.08
    0:00:12  368615.1      3.36    3570.6    2577.8 top_buffer_stage1/n14755      -0.08
    0:00:12  368623.4      3.36    3570.6    2541.1 top_buffer_stage1/n3181       -0.08

  Beginning Max Capacitance Fix
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12  368650.1      3.36    3570.6    2311.8 top_buffer_stage1/n13655      -0.08
    0:00:12  368655.7      3.36    3570.6    2123.7 top_buffer_stage1/n13657      -0.08
    0:00:12  368661.2      3.36    3570.6    1952.0 top_buffer_stage1/n13656      -0.08
    0:00:12  368666.7      3.36    3570.6    1844.2 top_buffer_stage1/n13742      -0.08
    0:00:13  368681.5      3.36    3570.6    1783.5 file1/n2023                   -0.08
    0:00:13  368696.2      3.36    3570.6    1742.0 file1/n2012                   -0.08
    0:00:13  368722.9      3.36    3570.6    1704.5 top_buffer_stage1/n9444       -0.08
    0:00:13  368728.5      3.36    3570.6    1667.9 top_buffer_stage1/n3215       -0.08
    0:00:13  368755.2      3.36    3570.6    1631.4 top_buffer_stage1/n3312       -0.08
    0:00:13  368760.7      3.36    3569.6    1597.1 top_buffer_stage1/n13577      -0.08
    0:00:13  368766.3      3.36    3569.6    1565.8 top_buffer_stage1/n3571       -0.08
    0:00:13  368793.0      3.36    3569.3    1535.3 top_buffer_stage1/n13245      -0.08
    0:00:13  368819.7      3.36    3569.3    1505.3 top_buffer_stage1/n3544       -0.08
    0:00:13  368825.2      3.36    3569.3    1475.5 top_buffer_stage1/n10661      -0.08
    0:00:13  368840.0      3.36    3569.3    1446.2 top_buffer_stage1/n9435       -0.08
    0:00:13  368845.5      3.36    3569.3    1416.9 top_buffer_stage1/n3229       -0.08
    0:00:13  368872.2      3.36    3564.2    1387.8 top_buffer_stage1/n3446       -0.08
    0:00:13  368899.0      3.36    3564.1    1358.8 top_buffer_stage1/n666        -0.08
    0:00:13  368904.5      3.36    3564.1    1332.5 top_buffer_stage1/n3264       -0.08
    0:00:13  368919.2      3.36    3564.1    1308.5 top_buffer_stage1/n9426       -0.08
    0:00:13  368934.0      3.36    3564.1    1284.5 top_buffer_stage1/n3177       -0.08
    0:00:13  368948.7      3.36    3564.1    1260.7 top_buffer_stage1/n3541       -0.08
    0:00:13  368975.5      3.36    3564.1    1237.1 top_buffer_stage1/n3434       -0.08
    0:00:13  368990.2      3.36    3564.1    1213.5 top_buffer_stage1/n9399       -0.08
    0:00:13  369005.0      3.36    3564.1    1190.2 top_buffer_stage1/n13647      -0.08
    0:00:13  369019.7      3.36    3560.4    1166.9 top_buffer_stage1/n3462       -0.08
    0:00:14  369025.2      3.36    3560.3    1143.6 top_buffer_stage1/n14225      -0.08
    0:00:14  369040.0      3.36    3560.3    1120.6 top_buffer_stage1/n9408       -0.08
    0:00:14  369045.5      3.36    3560.3    1098.2 top_buffer_stage1/n3188       -0.08
    0:00:14  369051.0      3.36    3560.3    1077.5 top_buffer_stage1/n14469      -0.08
    0:00:14  369077.8      3.36    3560.1    1058.1 top_buffer_stage1/n3320       -0.08
    0:00:14  369083.3      3.36    3560.1    1040.5 top_buffer_stage1/n3217       -0.08
    0:00:14  369098.0      3.36    3560.1    1023.6 top_buffer_stage1/n10493      -0.08
    0:00:14  369103.6      3.36    3560.0    1007.1 top_buffer_stage1/n3232       -0.08
    0:00:14  369109.1      3.36    3560.0     990.7 top_buffer_stage1/n3226       -0.08
    0:00:14  369123.8      3.36    3559.9     974.3 top_buffer_stage1/n3520       -0.08
    0:00:14  369138.6      3.36    3559.1     958.4 top_buffer_stage1/n13602      -0.08
    0:00:14  369153.3      3.36    3559.1     943.3 top_buffer_stage1/n10491      -0.08
    0:00:14  369168.1      3.36    3559.1     928.3 top_buffer_stage1/n3417       -0.08
    0:00:14  369182.8      3.36    3559.1     913.4 top_buffer_stage1/n3318       -0.08
    0:00:14  369197.6      3.36    3559.1     898.6 top_buffer_stage1/n10482      -0.08
    0:00:14  369203.1      3.36    3559.1     884.2 file1/n7962                   -0.08
    0:00:14  369208.6      3.36    3559.1     870.3 top_buffer_stage1/n36         -0.08
    0:00:14  369235.4      3.36    3559.0     856.9 stage1/pre_calculation_and_queue1/instruction_queue1/n489     -0.08
    0:00:14  369240.9      3.36    3559.0     843.4 top_buffer_stage1/n3615       -0.08
    0:00:14  369246.4      3.36    3559.0     830.4 file1/n658                    -0.08
    0:00:14  369261.2      3.36    3559.0     817.6 top_buffer_stage1/n14681      -0.08
    0:00:14  369266.7      3.36    3559.0     805.2 file1/n655                    -0.08
    0:00:14  369281.4      3.36    3559.0     793.0 top_buffer_stage1/n3365       -0.08
    0:00:14  369287.0      3.36    3559.0     781.1 top_buffer_stage1/n3267       -0.08
    0:00:14  369292.5      3.36    3559.0     769.4 top_buffer_stage1/n10660      -0.08
    0:00:14  369307.2      3.36    3558.9     758.0 top_buffer_stage1/n664        -0.08
    0:00:14  369312.8      3.36    3558.9     746.8 file1/n656                    -0.08
    0:00:14  369327.5      3.36    3558.9     735.8 top_buffer_stage1/n9417       -0.08
    0:00:14  369342.3      3.36    3555.5     724.8 top_buffer_stage1/n3539       -0.08
    0:00:14  369352.4      3.36    3555.5     714.3 top_buffer_stage1/n3178       -0.08
    0:00:14  369357.9      3.36    3555.2     703.8 top_buffer_stage1/n3303       -0.08
    0:00:14  369363.5      3.36    3555.2     694.1 top_buffer_stage1/n3291       -0.08
    0:00:14  369369.0      3.36    3555.2     684.7 file1/n657                    -0.08
    0:00:14  369374.5      3.36    3555.2     675.6 top_buffer_stage1/n3182       -0.08
    0:00:14  369380.0      3.36    3555.2     666.6 top_buffer_stage1/n3273       -0.08
    0:00:14  369394.8      3.36    3555.1     658.2 top_buffer_stage1/n10529      -0.08
    0:00:14  369409.5      3.36    3555.1     649.9 top_buffer_stage1/n3179       -0.08
    0:00:14  369415.1      3.36    3555.1     641.7 file1/n660                    -0.08
    0:00:14  369429.8      3.36    3555.1     633.9 top_buffer_stage1/n9886       -0.08
    0:00:14  369435.3      3.36    3555.1     626.9 top_buffer_stage1/n3192       -0.08
    0:00:14  369440.9      3.36    3555.1     619.9 stage1/pre_calculation_and_queue1/instruction_queue1/n4758     -0.08
    0:00:14  369455.6      3.36    3555.1     613.2 top_buffer_stage1/n10501      -0.08
    0:00:14  369470.4      3.36    3551.9     607.1 top_buffer_stage1/n3540       -0.08
    0:00:14  369485.1      3.36    3551.9     601.3 top_buffer_stage1/n10523      -0.08
    0:00:15  369490.6      3.36    3550.4     595.4 top_buffer_stage1/n3276       -0.08
    0:00:15  369496.2      3.36    3550.4     591.0 top_buffer_stage1/n3196       -0.08
    0:00:15  369540.4      3.36    3550.4     586.8 stage1/pre_calculation_and_queue1/instruction_queue1/n1     -0.08
    0:00:15  369545.9      3.36    3550.3     582.6 top_buffer_stage1/n3220       -0.08
    0:00:15  369560.7      3.36    3550.3     578.5 top_buffer_stage1/n3438       -0.08
    0:00:15  369575.4      3.36    3550.3     575.2 top_buffer_stage1/n14678      -0.08
    0:00:15  369581.0      3.36    3550.3     572.3 top_buffer_stage1/n3611       -0.08
    0:00:15  369595.7      3.36    3548.1     570.0 top_buffer_stage1/n3440       -0.08
    0:00:15  369601.2      3.36    3548.1     567.7 top_buffer_stage1/n3180       -0.08
    0:00:15  369606.8      3.36    3548.1     565.7 top_buffer_stage1/n3190       -0.08
    0:00:15  369612.3      3.36    3504.3     563.8 top_buffer_stage1/n10463      -0.08
    0:00:15  369617.8      3.36    3504.3     562.1 top_buffer_stage1/n3208       -0.08
    0:00:15  369632.6      3.36    3490.8     560.8 top_buffer_stage1/n13615      -0.08
    0:00:15  369638.1      3.36    3490.8     559.7 top_buffer_stage1/n3543       -0.08
    0:00:15  369652.8      3.36    3457.4     558.8 top_buffer_stage1/n14984      -0.08
    0:00:15  369658.4      3.36    3457.4     558.1 top_buffer_stage1/n3200       -0.08
    0:00:15  369663.9      3.36    3457.4     557.7 top_buffer_stage1/n3212       -0.08

  Beginning Post-DRC Delay Recovery
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15  369671.3      3.29    3424.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:15  369671.3      3.29    3424.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:15  369671.3      3.29    3424.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:15  369676.8      3.26    3413.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:15  369676.8      3.26    3413.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369682.3      3.24    3406.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369682.3      3.24    3406.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369695.2      3.24    3404.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369695.2      3.24    3404.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369696.2      3.24    3404.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369696.2      3.24    3404.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369697.1      3.24    3403.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369697.1      3.24    3403.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369709.1      3.23    3402.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369731.2      3.23    3402.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369735.8      3.23    3399.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369735.8      3.23    3399.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369740.4      3.23    3399.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369740.4      3.23    3399.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369745.9      3.22    3397.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369745.9      3.22    3397.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369746.8      3.22    3396.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369746.8      3.22    3396.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369752.4      3.22    3395.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369752.4      3.22    3395.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369759.7      3.22    3393.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369761.6      3.21    3393.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369761.6      3.21    3393.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369762.5      3.21    3392.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369762.5      3.21    3392.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369766.2      3.21    3391.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369766.2      3.21    3391.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:16  369759.7      3.21    3389.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369760.7      3.20    3388.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369760.7      3.20    3388.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369757.9      3.20    3387.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369758.8      3.20    3386.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369758.8      3.20    3386.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369768.0      3.20    3386.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369768.0      3.20    3386.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369775.4      3.20    3386.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369775.4      3.20    3386.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369775.4      3.04    3354.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369788.3      3.02    3351.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369797.5      2.98    3345.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369802.1      2.97    3340.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369803.1      2.97    3340.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:17  369803.1      2.97    3340.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:17  369821.5      2.97    3340.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[17]/D     -0.08
    0:00:17  369828.9      2.97    3338.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[3]/D     -0.08
    0:00:17  369828.9      2.97    3338.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[3]/D     -0.08
    0:00:17  369828.9      2.97    3338.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[3]/D     -0.08
    0:00:17  369841.8      2.96    3337.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369858.4      2.95    3336.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369874.9      2.95    3336.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369878.6      2.95    3335.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369897.1      2.95    3335.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369902.6      2.95    3334.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369915.5      2.94    3333.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369921.0      2.94    3333.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369925.6      2.94    3333.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369925.6      2.94    3333.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:17  369933.0      2.94    3332.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.08
    0:00:17  369933.0      2.94    3332.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.08
    0:00:18  369937.6      2.94    3331.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  369937.6      2.94    3331.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  369942.2      2.94    3331.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  369942.2      2.94    3331.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  369949.6      2.94    3327.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.08
    0:00:18  369949.6      2.94    3327.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.08
    0:00:18  369971.7      2.93    3327.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  369986.5      2.93    3326.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  369992.0      2.93    3325.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  369996.6      2.93    3325.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  369996.6      2.93    3325.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370001.2      2.93    3309.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370017.8      2.92    3307.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370023.3      2.91    3306.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370032.5      2.90    3305.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370045.4      2.90    3279.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370051.0      2.89    3278.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370073.1      2.89    3278.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370093.4      2.88    3275.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370098.9      2.87    3271.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370102.6      2.87    3270.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370117.3      2.87    3270.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370108.1      2.79    3261.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370093.4      2.79    3232.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370093.4      2.79    3232.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370093.4      2.79    3232.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370093.4      2.79    3232.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370100.7      2.77    3232.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:18  370100.7      2.77    3232.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:18  370095.2      2.77    3231.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:18  370100.7      2.75    3230.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.08
    0:00:19  370112.7      2.73    3228.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:19  370113.6      2.70    3228.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.08
    0:00:19  370113.6      2.70    3228.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.08
    0:00:19  370113.6      2.69    3227.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[24]/D     -0.08
    0:00:19  370125.6      2.69    3225.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.08
    0:00:19  370114.6      2.66    3210.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370114.6      2.66    3210.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370119.2      2.66    3204.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370120.1      2.65    3199.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370120.1      2.65    3199.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370120.1      2.65    3199.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370120.1      2.65    3199.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370125.6      2.58    3143.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370125.6      2.58    3143.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370125.6      2.58    3143.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370125.6      2.58    3143.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370125.6      2.58    3143.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370131.2      2.58    3139.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370145.9      2.57    3133.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370158.8      2.55    3114.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370159.7      2.55    3113.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:19  370163.4      2.54    3101.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370176.3      2.51    3083.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370182.8      2.50    3082.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370209.5      2.50    3079.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370236.2      2.49    3072.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370227.0      2.49    3068.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370227.0      2.49    3068.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370234.4      2.48    3067.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370238.1      2.48    3064.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370239.0      2.48    3064.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370248.2      2.47    3058.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370270.3      2.46    3057.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370285.1      2.46    3056.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370286.0      2.46    3054.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370312.7      2.46    3053.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370312.7      2.46    3053.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370312.7      2.46    3053.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370334.8      2.46    3053.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370336.7      2.45    3052.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370336.7      2.45    3052.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370333.9      2.45    3050.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370343.1      2.45    3047.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370365.2      2.45    3047.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370372.6      2.44    3045.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:20  370372.6      2.44    3045.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370384.6      2.44    3045.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370385.5      2.44    3043.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370398.4      2.44    3042.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370405.8      2.44    3042.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370405.8      2.44    3042.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370406.7      2.44    3040.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370423.3      2.43    3039.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370412.2      2.43    3039.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370412.2      2.43    3039.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370413.2      2.43    3037.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370426.1      2.43    3037.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370442.7      2.43    3036.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370455.6      2.43    3035.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370454.6      2.43    3035.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370454.6      2.43    3035.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370454.6      2.43    3035.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370460.2      2.42    3032.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370465.7      2.42    3032.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370466.6      2.42    3032.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370466.6      2.42    3032.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370467.5      2.42    3029.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370474.9      2.42    3029.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370482.3      2.41    3028.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370482.3      2.41    3028.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370504.4      2.41    3028.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370519.1      2.41    3028.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370533.9      2.41    3028.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370548.6      2.41    3027.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370552.3      2.41    3026.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370552.3      2.41    3026.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370552.3      2.41    3026.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370553.2      2.41    3026.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370544.0      2.41    3025.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370544.0      2.41    3023.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370556.9      2.41    3023.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370571.7      2.41    3022.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370580.9      2.41    3022.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370580.9      2.41    3022.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370598.4      2.40    3021.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370606.7      2.40    3021.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:21  370606.7      2.40    3021.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370611.3      2.40    3021.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370611.3      2.40    3021.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370615.9      2.40    3021.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370615.9      2.40    3021.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370616.8      2.40    3020.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370616.8      2.40    3020.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370619.6      2.40    3019.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370634.3      2.40    3018.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370649.1      2.40    3018.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370651.9      2.40    3016.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370655.5      2.39    3016.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370659.2      2.39    3015.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370660.2      2.39    3014.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370660.2      2.39    3014.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370674.9      2.39    3014.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370686.0      2.39    3013.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370686.0      2.39    3013.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370686.0      2.39    3013.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370693.3      2.39    3013.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370698.9      2.39    3012.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370702.5      2.39    3012.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370716.4      2.39    3012.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370720.1      2.39    3011.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370721.9      2.38    3009.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370729.3      2.38    3007.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370739.4      2.38    3007.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370754.2      2.38    3007.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370759.7      2.38    3007.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370759.7      2.38    3007.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370774.4      2.38    3006.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370775.4      2.38    3006.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370775.4      2.38    3006.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370776.3      2.38    3006.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370776.3      2.38    3006.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370780.9      2.37    3004.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370780.9      2.37    3004.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370784.6      2.37    3004.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:22  370784.6      2.37    3004.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370798.4      2.37    3004.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370803.0      2.37    3004.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370803.0      2.37    3004.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370806.7      2.37    3004.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370803.9      2.37    3003.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370803.9      2.37    3003.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370802.1      2.37    3000.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370806.7      2.37    3000.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370806.7      2.37    3000.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370809.5      2.37    3000.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370809.5      2.37    3000.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370810.4      2.37    3000.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370810.4      2.37    3000.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370818.7      2.36    2999.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370823.3      2.36    2999.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370823.3      2.36    2999.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370827.0      2.36    2997.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370841.7      2.36    2997.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370843.5      2.36    2997.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370843.5      2.36    2997.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370856.5      2.36    2996.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370865.7      2.36    2996.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370874.0      2.36    2992.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370874.0      2.36    2992.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370878.6      2.36    2992.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370878.6      2.36    2992.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370895.2      2.36    2992.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370908.1      2.36    2992.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370922.8      2.36    2992.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370939.4      2.36    2991.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370946.8      2.36    2991.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370954.1      2.35    2990.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370954.1      2.35    2990.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370956.9      2.35    2990.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370956.9      2.35    2990.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370956.9      2.35    2990.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370956.9      2.35    2990.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370958.7      2.35    2988.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370958.7      2.35    2988.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370958.7      2.35    2988.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370971.7      2.35    2988.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370972.6      2.34    2987.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:23  370972.6      2.34    2987.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  370985.5      2.34    2987.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  370985.5      2.34    2987.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371000.2      2.34    2984.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  370997.5      2.34    2983.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  370999.3      2.34    2983.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371021.4      2.34    2982.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371023.3      2.34    2982.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371030.6      2.34    2981.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371033.4      2.32    2974.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371038.0      2.31    2965.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371053.7      2.31    2964.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371053.7      2.31    2964.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371053.7      2.31    2964.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371057.4      2.31    2964.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371057.4      2.31    2964.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371066.6      2.31    2963.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371069.3      2.31    2962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371072.1      2.31    2961.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371076.7      2.31    2961.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371076.7      2.31    2961.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371085.9      2.31    2960.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371085.9      2.31    2960.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371089.6      2.30    2960.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371104.4      2.30    2959.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:24  371106.2      2.30    2959.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371121.0      2.30    2959.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371120.0      2.30    2959.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371130.2      2.30    2958.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371134.8      2.30    2958.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371134.8      2.30    2958.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371140.3      2.30    2958.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371145.8      2.30    2956.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371145.8      2.30    2956.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371146.8      2.30    2956.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371151.4      2.30    2956.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371136.6      2.30    2956.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371132.9      2.30    2955.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371132.9      2.30    2955.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371144.9      2.30    2954.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371150.4      2.29    2953.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371159.7      2.29    2953.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371174.4      2.29    2951.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371179.9      2.29    2951.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371179.9      2.29    2951.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371192.8      2.29    2951.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371162.4      2.29    2942.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371169.8      2.29    2942.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371169.8      2.29    2942.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371171.6      2.29    2942.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371171.6      2.29    2942.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371173.5      2.28    2942.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371182.7      2.28    2942.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371180.9      2.28    2941.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371184.5      2.28    2941.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371191.9      2.28    2941.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371191.9      2.28    2941.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371193.8      2.28    2941.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371198.4      2.28    2940.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371202.1      2.28    2940.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371209.4      2.28    2940.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371209.4      2.28    2940.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:25  371218.6      2.27    2940.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371230.6      2.27    2939.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371232.5      2.27    2939.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371237.1      2.27    2939.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371237.1      2.27    2939.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371238.9      2.27    2939.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371243.5      2.27    2939.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371243.5      2.27    2939.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371258.3      2.27    2936.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371270.3      2.26    2936.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371270.3      2.26    2936.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371284.1      2.26    2936.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371285.9      2.26    2936.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371289.6      2.26    2936.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371291.4      2.26    2935.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371293.3      2.26    2935.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371311.7      2.26    2935.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371319.1      2.26    2935.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371319.1      2.26    2935.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371333.8      2.26    2935.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371346.7      2.26    2934.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371348.6      2.26    2934.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371354.1      2.26    2934.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371354.1      2.26    2934.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371368.9      2.26    2934.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371366.1      2.26    2932.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371366.1      2.26    2932.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371379.0      2.25    2932.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371389.1      2.25    2931.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371402.0      2.25    2930.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371406.6      2.25    2930.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371406.6      2.25    2930.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371406.6      2.25    2930.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371410.3      2.25    2929.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371414.9      2.25    2929.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371414.9      2.25    2929.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371422.3      2.25    2929.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:26  371424.2      2.25    2928.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371438.9      2.25    2926.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371440.7      2.25    2926.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371455.5      2.25    2925.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371468.4      2.24    2925.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371473.9      2.24    2925.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371473.9      2.24    2925.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371473.9      2.24    2925.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371485.9      2.24    2924.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371485.9      2.24    2924.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371497.9      2.24    2924.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371510.8      2.24    2924.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371520.0      2.24    2924.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371530.1      2.24    2922.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371544.9      2.24    2922.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371550.4      2.24    2922.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371555.9      2.24    2922.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371565.2      2.24    2921.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371572.5      2.24    2921.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371572.5      2.24    2921.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371582.7      2.23    2920.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371591.9      2.23    2920.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371597.4      2.23    2920.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371591.9      2.23    2919.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371602.0      2.23    2918.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371611.2      2.23    2917.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371621.4      2.23    2916.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371621.4      2.23    2916.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371631.5      2.23    2916.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371644.4      2.22    2916.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371659.2      2.22    2915.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371663.8      2.22    2915.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371664.7      2.22    2914.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371677.6      2.22    2913.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:27  371679.4      2.22    2913.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371680.4      2.22    2912.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371676.7      2.22    2910.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371691.4      2.22    2909.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371692.3      2.21    2908.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371692.3      2.21    2908.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371701.6      2.21    2908.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371706.2      2.21    2908.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371706.2      2.21    2908.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371708.0      2.21    2907.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371715.4      2.21    2907.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371715.4      2.21    2907.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371720.9      2.21    2906.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371728.3      2.21    2904.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371728.3      2.21    2904.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371729.2      2.21    2904.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371736.6      2.21    2903.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371736.6      2.21    2903.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371745.8      2.21    2903.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371746.7      2.21    2903.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371761.5      2.21    2903.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371763.3      2.21    2902.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371767.0      2.20    2901.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371767.0      2.20    2901.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371771.6      2.20    2901.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371771.6      2.20    2901.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371777.1      2.20    2901.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371777.1      2.20    2901.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371767.9      2.20    2901.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371767.0      2.20    2900.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371767.0      2.20    2899.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371751.3      2.20    2898.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371751.3      2.20    2898.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371753.2      2.20    2898.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371757.8      2.20    2898.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371772.5      2.19    2897.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371777.1      2.19    2897.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371777.1      2.19    2897.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371791.9      2.19    2897.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:28  371794.6      2.19    2897.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:29  371802.9      2.19    2895.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:29  371802.9      2.19    2895.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:29  371800.2      2.19    2894.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:29  371800.2      2.19    2894.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:29  371800.2      2.18    2892.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:29  371804.8      2.17    2892.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.08
    0:00:29  371810.3      2.16    2891.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:29  371824.1      2.16    2891.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371830.6      2.16    2891.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371830.6      2.16    2891.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371828.7      2.16    2890.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371834.3      2.15    2890.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.08
    0:00:29  371839.8      2.15    2890.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371839.8      2.15    2890.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371843.5      2.15    2890.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371860.1      2.15    2888.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371874.8      2.15    2888.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371875.7      2.15    2888.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371881.3      2.15    2888.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371886.8      2.15    2887.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[16]/D     -0.08
    0:00:29  371886.8      2.14    2886.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.08
    0:00:29  371892.3      2.14    2886.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.08
    0:00:29  371896.0      2.13    2886.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371899.7      2.12    2880.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:29  371896.0      2.12    2876.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:29  371910.8      2.11    2873.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:29  371916.3      2.11    2872.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[12]/D     -0.08
    0:00:29  371919.1      2.11    2872.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371920.9      2.11    2872.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:29  371924.6      2.10    2872.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  371925.5      2.10    2871.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  371931.0      2.10    2870.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.08
    0:00:30  371945.8      2.10    2869.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:30  371959.6      2.10    2806.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[37]/D     -0.08
    0:00:30  371967.0      2.10    2805.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:30  371967.0      2.10    2805.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:30  371978.0      2.10    2805.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  371987.3      2.10    2805.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  371999.2      2.10    2805.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372009.4      2.10    2804.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:30  372031.5      2.09    2802.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.08
    0:00:30  372033.3      2.09    2802.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372033.3      2.09    2802.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372040.7      2.09    2800.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.08
    0:00:30  372048.1      2.09    2798.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:30  372048.1      2.09    2798.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:30  372048.1      2.09    2798.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:30  372049.0      2.09    2798.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372053.6      2.09    2798.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372062.8      2.09    2798.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372064.7      2.09    2798.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372064.7      2.09    2798.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372074.8      2.09    2798.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:30  372088.6      2.09    2797.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372097.8      2.09    2797.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372108.9      2.09    2797.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372117.2      2.09    2796.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372122.7      2.09    2796.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372126.4      2.09    2796.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:30  372126.4      2.09    2796.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372141.2      2.08    2795.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372142.1      2.08    2795.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:31  372142.1      2.08    2795.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:31  372143.0      2.08    2795.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:31  372143.0      2.08    2795.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:31  372135.6      2.08    2795.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:31  372136.6      2.08    2793.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:31  372151.3      2.08    2792.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372153.1      2.08    2792.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372162.4      2.08    2791.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372169.7      2.08    2790.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372169.7      2.08    2790.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372177.1      2.07    2789.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:31  372179.9      2.07    2788.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:31  372192.8      2.07    2788.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372192.8      2.07    2788.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372199.2      2.07    2788.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372199.2      2.07    2788.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372201.1      2.07    2788.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372202.9      2.07    2788.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372200.1      2.07    2787.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372193.7      2.07    2787.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372197.4      2.07    2786.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:31  372206.6      2.07    2785.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372206.6      2.07    2785.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372206.6      2.07    2785.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372219.5      2.07    2785.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372231.5      2.07    2785.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372232.4      2.07    2785.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372232.4      2.07    2785.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372239.8      2.07    2784.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372239.8      2.06    2784.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372239.8      2.06    2784.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372239.8      2.06    2784.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372244.4      2.06    2783.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372244.4      2.06    2783.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372253.6      2.06    2783.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:31  372259.1      2.06    2783.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:32  372265.6      2.06    2781.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:32  372273.0      2.06    2781.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:32  372273.0      2.06    2781.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:32  372280.3      2.06    2778.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:32  372285.9      2.05    2777.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:32  372286.8      2.05    2777.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372281.2      2.05    2777.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:32  372281.2      2.05    2777.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.08
    0:00:32  372274.8      2.05    2777.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372287.7      2.05    2776.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372293.2      2.05    2776.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372297.8      2.05    2776.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372297.8      2.05    2776.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372303.4      2.05    2775.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:32  372313.5      2.05    2775.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372313.5      2.05    2775.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372315.3      2.05    2775.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372315.3      2.05    2775.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372312.6      2.05    2774.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372331.0      2.04    2774.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:32  372328.2      2.04    2774.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372325.5      2.04    2774.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372331.0      2.04    2774.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372331.9      2.04    2774.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372334.7      2.04    2774.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372330.1      2.04    2774.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372330.1      2.04    2774.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372330.1      2.04    2773.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372347.6      2.04    2772.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.08
    0:00:32  372356.8      2.04    2772.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372360.5      2.04    2772.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372364.2      2.04    2771.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372365.1      2.04    2771.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372371.6      2.04    2771.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372377.1      2.04    2770.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372378.0      2.04    2770.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372378.0      2.04    2770.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372381.7      2.04    2770.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372398.3      2.04    2770.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:32  372402.9      2.04    2770.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:33  372419.5      2.04    2770.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:33  372429.6      2.03    2769.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.08
    0:00:33  372443.4      2.03    2769.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:33  372452.7      2.03    2768.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:33  372448.1      2.03    2768.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[7]/D     -0.08
    0:00:33  372462.8      2.03    2768.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.08
    0:00:33  372472.9      2.03    2768.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.08
    0:00:33  372473.9      2.03    2767.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.08
    0:00:33  372483.1      2.03    2767.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:33  372495.1      2.03    2767.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[24]/D     -0.08
    0:00:33  372496.9      2.03    2766.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:33  372496.9      2.03    2766.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:33  372485.8      2.03    2764.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.08
    0:00:33  372500.6      2.03    2764.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:33  372514.4      2.02    2763.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:33  372526.4      2.02    2763.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:33  372541.1      2.02    2763.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:33  372546.7      2.02    2762.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:33  372546.7      2.02    2762.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:33  372509.8      2.02    2754.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:33  372524.5      2.02    2753.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:33  372530.1      2.02    2752.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:33  372544.8      2.02    2752.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:34  372554.0      2.01    2751.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:34  372554.0      2.01    2750.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372568.8      2.01    2749.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:34  372572.5      2.01    2749.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372582.6      2.01    2747.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:34  372582.6      2.01    2747.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372597.4      2.00    2747.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372604.7      2.00    2747.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372595.5      2.00    2744.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372592.7      2.00    2744.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372593.7      2.00    2744.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372593.7      2.00    2744.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372593.7      2.00    2744.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372602.9      2.00    2744.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372610.3      2.00    2744.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372610.3      2.00    2744.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372624.1      2.00    2744.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372624.1      2.00    2744.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372633.3      2.00    2743.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372647.1      2.00    2743.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372645.3      2.00    2743.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372645.3      2.00    2743.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372646.2      2.00    2743.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372649.9      2.00    2743.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372649.9      2.00    2743.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:34  372652.7      2.00    2743.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372666.5      2.00    2743.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372670.2      1.99    2743.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372658.2      1.99    2742.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372661.9      1.99    2741.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372671.1      1.99    2741.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372671.1      1.99    2741.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372671.1      1.99    2741.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372677.5      1.99    2741.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372691.4      1.99    2740.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372700.6      1.99    2740.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372699.7      1.99    2740.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:35  372714.4      1.99    2739.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:35  372719.9      1.99    2738.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372719.9      1.99    2738.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372719.9      1.99    2738.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372740.2      1.99    2738.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372740.2      1.99    2738.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372740.2      1.99    2738.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372753.1      1.99    2738.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372758.6      1.99    2738.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372772.5      1.99    2738.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372777.1      1.99    2738.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372798.3      1.99    2737.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372802.9      1.99    2737.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372802.9      1.99    2737.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372813.9      1.99    2736.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:35  372825.0      1.98    2736.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372839.7      1.98    2734.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:36  372834.2      1.98    2734.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372838.8      1.98    2733.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372849.9      1.98    2729.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372872.0      1.98    2727.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372876.6      1.98    2726.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372880.3      1.97    2723.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372884.0      1.97    2720.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372891.3      1.97    2718.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372885.8      1.96    2714.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372885.8      1.96    2714.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372885.8      1.96    2714.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372912.5      1.95    2708.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372909.8      1.95    2708.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372913.5      1.95    2708.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372940.2      1.95    2706.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372966.9      1.95    2705.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:36  372967.8      1.95    2704.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  372969.7      1.94    2703.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  372969.7      1.94    2702.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  372972.4      1.94    2702.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  372973.4      1.94    2702.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373000.1      1.94    2700.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373026.8      1.94    2699.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373027.7      1.94    2698.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373028.7      1.93    2698.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373055.4      1.93    2698.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373053.5      1.93    2697.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373060.9      1.93    2696.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:37  373055.4      1.93    2696.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373055.4      1.93    2696.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373055.4      1.93    2696.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373070.1      1.93    2693.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373076.6      1.92    2691.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373068.3      1.92    2690.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:37  373070.1      1.92    2690.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373070.1      1.92    2690.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373083.0      1.92    2689.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373096.9      1.91    2688.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:37  373096.9      1.91    2688.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:37  373096.9      1.91    2688.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:37  373106.1      1.91    2686.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:37  373115.3      1.91    2686.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373119.9      1.90    2683.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373129.1      1.90    2683.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373131.9      1.90    2680.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373132.8      1.90    2680.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373159.5      1.90    2679.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373163.2      1.90    2678.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373164.1      1.90    2677.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373162.3      1.89    2677.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.08
    0:00:38  373156.8      1.89    2677.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373182.6      1.89    2675.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373203.8      1.89    2675.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373209.3      1.89    2672.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373209.3      1.89    2672.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:38  373224.0      1.89    2672.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.08
    0:00:38  373226.8      1.89    2672.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.08
    0:00:38  373231.4      1.89    2671.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.08
    0:00:38  373231.4      1.89    2671.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.08
    0:00:39  373235.1      1.88    2670.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.08
    0:00:39  373235.1      1.88    2670.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.08
    0:00:39  373257.2      1.85    2669.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:39  373261.8      1.85    2669.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:39  373284.9      1.85    2667.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:39  373284.9      1.85    2667.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:39  373284.9      1.85    2667.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:39  373289.5      1.85    2666.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:39  373277.5      1.85    2665.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:39  373277.5      1.85    2665.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:39  373277.5      1.85    2665.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:39  373277.5      1.85    2665.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:39  373272.9      1.84    2665.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:39  373272.9      1.84    2665.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[14]/D     -0.08
    0:00:39  373293.2      1.84    2664.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[19]/D     -0.08
    0:00:39  373297.8      1.84    2664.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:39  373297.8      1.84    2662.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:39  373319.0      1.84    2661.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:39  373329.1      1.84    2661.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[14]/D     -0.08
    0:00:39  373334.6      1.83    2660.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.08
    0:00:39  373338.3      1.83    2660.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:39  373342.0      1.83    2660.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.08
    0:00:39  373338.3      1.83    2660.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:39  373338.3      1.83    2660.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:39  373338.3      1.83    2660.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:39  373349.4      1.83    2659.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.08
    0:00:39  373354.9      1.82    2659.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:40  373354.9      1.82    2659.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.08
    0:00:40  373354.9      1.82    2659.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.08
    0:00:40  373354.9      1.82    2659.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.08
    0:00:40  373375.2      1.82    2659.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[13]/D     -0.08
    0:00:40  373397.3      1.82    2658.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:40  373401.9      1.82    2657.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373420.3      1.82    2657.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373425.9      1.82    2656.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.08
    0:00:40  373436.9      1.82    2656.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373442.5      1.82    2655.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:40  373447.1      1.82    2655.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373447.1      1.82    2655.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373437.9      1.81    2655.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373442.5      1.81    2654.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373442.5      1.81    2654.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373442.5      1.81    2654.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:40  373448.0      1.81    2653.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:40  373448.0      1.81    2653.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:40  373448.0      1.81    2652.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373425.9      1.81    2651.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:40  373427.7      1.81    2651.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373436.9      1.81    2651.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373448.9      1.81    2650.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:40  373448.9      1.81    2650.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:40  373452.6      1.81    2650.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373449.8      1.81    2650.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373449.8      1.81    2650.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373460.0      1.81    2650.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:40  373463.7      1.81    2650.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373467.3      1.81    2650.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373479.3      1.81    2649.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373488.5      1.81    2649.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373493.1      1.81    2648.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373486.7      1.80    2648.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373501.4      1.80    2648.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373506.1      1.80    2647.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373513.4      1.80    2647.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373513.4      1.80    2647.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373513.4      1.80    2647.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373528.2      1.80    2647.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373542.9      1.80    2647.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373545.7      1.80    2646.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373550.3      1.80    2646.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373550.3      1.80    2646.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373545.7      1.80    2646.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373558.6      1.80    2646.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373567.8      1.80    2646.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373567.8      1.80    2646.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373567.8      1.80    2646.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373577.0      1.80    2645.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373589.0      1.80    2645.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373589.0      1.80    2645.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373593.6      1.80    2645.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373598.2      1.80    2645.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373598.2      1.80    2645.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373606.5      1.80    2645.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373610.2      1.80    2644.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373610.2      1.80    2644.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373622.2      1.80    2643.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:41  373626.8      1.80    2643.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:41  373624.9      1.80    2643.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373632.3      1.79    2641.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373632.3      1.79    2641.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373632.3      1.79    2641.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373650.7      1.79    2641.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373650.7      1.79    2641.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373650.7      1.79    2641.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373658.1      1.79    2641.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373658.1      1.79    2641.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373658.1      1.79    2641.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373660.0      1.79    2640.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373661.8      1.79    2640.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373671.9      1.79    2640.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373671.9      1.79    2640.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373671.9      1.79    2640.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373671.9      1.79    2640.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373670.1      1.79    2639.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373670.1      1.79    2639.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373675.6      1.79    2639.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373667.3      1.79    2630.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373669.2      1.78    2629.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373671.0      1.78    2629.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373672.9      1.78    2629.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373673.8      1.78    2628.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373673.8      1.78    2628.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373673.8      1.78    2628.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373675.6      1.78    2628.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373672.9      1.78    2628.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373691.3      1.78    2628.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373695.9      1.78    2628.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373690.4      1.77    2627.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373691.3      1.77    2627.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373690.4      1.77    2627.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373685.8      1.75    2622.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:42  373685.8      1.75    2622.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373686.7      1.75    2621.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:42  373680.2      1.75    2621.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:43  373682.1      1.74    2618.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:43  373697.7      1.74    2618.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:43  373695.9      1.74    2617.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:43  373705.1      1.74    2616.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:43  373708.8      1.74    2616.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:43  373694.1      1.74    2616.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.08
    0:00:43  373711.6      1.74    2616.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[1]/D     -0.08
    0:00:43  373712.5      1.74    2615.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373721.7      1.74    2615.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373718.9      1.73    2615.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373709.7      1.73    2615.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[1]/D     -0.08
    0:00:43  373718.9      1.73    2615.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373723.5      1.73    2614.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373728.2      1.73    2614.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373728.2      1.73    2614.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373715.3      1.73    2614.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[16]/D     -0.08
    0:00:43  373715.3      1.73    2614.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[16]/D     -0.08
    0:00:43  373721.7      1.73    2614.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373718.0      1.73    2613.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:43  373711.6      1.73    2613.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:43  373724.5      1.73    2613.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.08
    0:00:43  373730.0      1.73    2612.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:44  373743.8      1.73    2612.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:44  373743.8      1.73    2612.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.08
    0:00:44  373735.5      1.72    2612.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:44  373741.1      1.72    2612.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.08
    0:00:44  373741.1      1.72    2612.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.08
    0:00:44  373741.1      1.72    2612.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.08
    0:00:44  373738.3      1.72    2611.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.08
    0:00:44  373742.9      1.72    2609.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373742.9      1.72    2609.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373742.9      1.72    2609.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373741.1      1.72    2609.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373751.2      1.72    2609.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373751.2      1.72    2609.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373750.3      1.71    2608.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373754.9      1.71    2608.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.08
    0:00:44  373754.9      1.71    2608.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.08
    0:00:44  373754.9      1.71    2608.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.08
    0:00:44  373773.3      1.71    2607.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.08
    0:00:44  373773.3      1.71    2607.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373789.0      1.71    2606.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:44  373789.0      1.71    2606.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:44  373789.0      1.71    2606.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:44  373799.1      1.70    2606.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373799.1      1.70    2606.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373799.1      1.70    2606.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373800.0      1.70    2606.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[15]/D     -0.08
    0:00:44  373800.0      1.70    2606.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[15]/D     -0.08
    0:00:44  373815.7      1.70    2604.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373821.2      1.70    2604.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373825.8      1.70    2604.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373840.6      1.70    2603.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373844.3      1.70    2603.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373850.7      1.70    2603.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373850.7      1.70    2603.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373856.3      1.70    2603.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:44  373859.9      1.70    2603.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373842.4      1.70    2603.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:45  373859.9      1.70    2603.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[38]/D     -0.08
    0:00:45  373866.4      1.70    2603.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373864.6      1.70    2603.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373877.5      1.70    2603.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373876.5      1.70    2602.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373876.5      1.70    2602.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373881.1      1.70    2602.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373884.8      1.70    2602.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.08
    0:00:45  373884.8      1.70    2602.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.08
    0:00:45  373884.8      1.70    2602.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.08
    0:00:45  373894.0      1.70    2601.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.08
    0:00:45  373891.3      1.70    2601.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373898.7      1.70    2600.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.08
    0:00:45  373894.0      1.70    2600.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373894.0      1.70    2600.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373891.3      1.70    2600.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373911.6      1.70    2600.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373913.4      1.69    2600.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373915.2      1.69    2600.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373924.5      1.69    2600.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373939.2      1.69    2593.4     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[37]/D     -0.08
    0:00:45  373939.2      1.69    2593.4     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[37]/D     -0.08
    0:00:45  373939.2      1.69    2593.4     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[37]/D     -0.08
    0:00:45  373940.1      1.69    2592.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:45  373940.1      1.69    2592.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:45  373940.1      1.69    2592.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:45  373941.0      1.69    2592.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373944.7      1.69    2592.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373941.0      1.69    2592.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373948.4      1.69    2592.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373948.4      1.69    2592.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:45  373940.1      1.69    2591.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373950.3      1.69    2591.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373950.3      1.69    2591.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373952.1      1.69    2591.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373952.1      1.69    2591.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373953.0      1.69    2590.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373966.9      1.69    2590.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373962.2      1.69    2590.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373968.7      1.69    2590.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373969.6      1.69    2589.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373969.6      1.69    2589.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373977.9      1.69    2589.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373977.9      1.69    2589.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373977.9      1.69    2589.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373978.8      1.69    2589.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373978.8      1.69    2589.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373991.7      1.69    2589.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373995.4      1.69    2589.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373991.7      1.69    2588.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  373993.6      1.68    2588.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  373984.4      1.68    2588.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374009.2      1.68    2585.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  374009.2      1.68    2585.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  374009.2      1.68    2585.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:46  374008.3      1.68    2585.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374011.1      1.68    2585.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374020.3      1.68    2585.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374021.2      1.68    2584.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374027.7      1.68    2584.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374028.6      1.68    2584.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374037.8      1.68    2584.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374038.7      1.68    2584.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374046.1      1.68    2584.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374046.1      1.68    2584.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:46  374027.7      1.68    2576.1     557.7 top_buffer_stage1/alu_and_buffer1/buf_25_reg[20]/D     -0.08
    0:00:46  374027.7      1.68    2576.1     557.7 top_buffer_stage1/alu_and_buffer1/buf_25_reg[20]/D     -0.08
    0:00:47  374028.6      1.68    2576.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374048.9      1.68    2575.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374059.0      1.68    2567.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_3_reg[24]/D     -0.08
    0:00:47  374068.2      1.68    2567.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374068.2      1.68    2567.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:47  374068.2      1.67    2566.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:47  374072.8      1.67    2565.4     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.08
    0:00:47  374085.7      1.67    2565.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374091.3      1.67    2565.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374092.2      1.67    2564.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[23]/D     -0.08
    0:00:47  374092.2      1.67    2564.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[23]/D     -0.08
    0:00:47  374091.3      1.67    2563.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:47  374100.5      1.67    2563.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374106.0      1.67    2563.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374106.0      1.67    2563.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374106.0      1.67    2563.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374108.8      1.67    2563.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374108.8      1.67    2563.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374106.0      1.67    2563.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374106.9      1.67    2563.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374106.9      1.67    2563.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374113.4      1.67    2563.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374104.2      1.67    2563.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.08
    0:00:47  374115.2      1.67    2562.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:47  374115.2      1.67    2562.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.08
    0:00:47  374125.4      1.67    2562.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:47  374116.2      1.67    2562.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.08
    0:00:47  374095.0      1.67    2561.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[23]/D     -0.08
    0:00:47  374095.0      1.67    2561.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[23]/D     -0.08
    0:00:47  374095.0      1.67    2561.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[23]/D     -0.08
    0:00:48  374090.3      1.67    2561.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.08
    0:00:48  374081.1      1.66    2561.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[17]/D     -0.08
    0:00:48  374088.5      1.66    2560.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[4]/D     -0.08
    0:00:48  374088.5      1.66    2560.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[4]/D     -0.08
    0:00:48  374073.8      1.66    2560.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[17]/D     -0.08
    0:00:48  374086.7      1.66    2560.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.08
    0:00:48  374096.8      1.66    2559.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.08
    0:00:48  374100.5      1.66    2559.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:48  374100.5      1.66    2559.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.08
    0:00:48  374106.9      1.66    2559.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.08
    0:00:48  374106.9      1.66    2559.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.08
    0:00:48  374107.9      1.66    2559.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:48  374107.9      1.66    2559.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.08
    0:00:48  374111.5      1.66    2559.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[9]/D     -0.10
    0:00:48  374111.5      1.66    2559.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[9]/D     -0.10
    0:00:48  374115.2      1.66    2559.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[10]/D     -0.11
    0:00:48  374115.2      1.66    2559.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[10]/D     -0.11
    0:00:48  374096.8      1.66    2559.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.11
    0:00:48  374096.8      1.66    2559.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.11
    0:00:48  374096.8      1.66    2559.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[2]/D     -0.11
    0:00:48  374078.4      1.66    2558.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[8]/D     -0.11
    0:00:48  374078.4      1.66    2558.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[8]/D     -0.11
    0:00:48  374078.4      1.66    2558.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.11
    0:00:48  374079.3      1.66    2558.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[21]/D     -0.11
    0:00:48  374089.4      1.66    2556.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.11
    0:00:48  374089.4      1.66    2556.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.11
    0:00:48  374094.0      1.66    2556.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.11
    0:00:48  374125.4      1.66    2556.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.11
    0:00:48  374125.4      1.66    2556.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.11
    0:00:48  374125.4      1.66    2556.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.11
    0:00:48  374129.1      1.66    2556.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[13]/D     -0.12
    0:00:48  374129.1      1.66    2556.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[13]/D     -0.12
    0:00:48  374129.1      1.66    2556.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[13]/D     -0.12
    0:00:48  374124.4      1.65    2556.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.12
    0:00:48  374133.7      1.65    2556.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[15]/D     -0.12
    0:00:48  374141.0      1.65    2556.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[11]/D     -0.12
    0:00:48  374149.3      1.65    2555.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.12
    0:00:48  374154.9      1.65    2555.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[5]/D     -0.12
    0:00:48  374154.9      1.65    2555.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[5]/D     -0.12
    0:00:48  374154.9      1.65    2555.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[5]/D     -0.12
    0:00:48  374166.8      1.65    2555.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[12]/D     -0.12
    0:00:48  374176.1      1.65    2555.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.12
    0:00:48  374185.3      1.65    2555.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[3]/D     -0.12
    0:00:48  374180.7      1.65    2555.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.12
    0:00:48  374192.6      1.65    2555.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[14]/D     -0.12
    0:00:49  374189.9      1.65    2555.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.12
    0:00:49  374209.2      1.65    2554.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[19]/D     -0.12
    0:00:49  374219.4      1.65    2554.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:49  374223.1      1.64    2553.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[19]/D     -0.12
    0:00:49  374227.7      1.64    2553.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.12
    0:00:49  374227.7      1.64    2553.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.12
    0:00:49  374218.4      1.64    2553.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.12
    0:00:49  374222.1      1.64    2552.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[6]/D     -0.12
    0:00:49  374223.1      1.64    2552.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.12
    0:00:49  374218.4      1.64    2552.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[13]/D     -0.12
    0:00:49  374227.7      1.64    2551.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[13]/D     -0.12
    0:00:49  374224.9      1.64    2551.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.12
    0:00:49  374230.4      1.64    2551.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[3]/D     -0.12
    0:00:49  374243.3      1.64    2551.5     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.12
    0:00:49  374252.5      1.64    2551.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.12
    0:00:49  374256.2      1.63    2551.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[6]/D     -0.12
    0:00:49  374260.8      1.63    2550.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.13
    0:00:49  374260.8      1.63    2550.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.13
    0:00:49  374260.8      1.63    2550.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.13
    0:00:49  374272.8      1.63    2546.6     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.13
    0:00:49  374278.4      1.63    2546.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.13
    0:00:49  374284.8      1.63    2545.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:49  374288.5      1.63    2545.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.13
    0:00:49  374288.5      1.63    2545.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.13
    0:00:49  374288.5      1.63    2545.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.13
    0:00:49  374294.0      1.63    2545.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:49  374284.8      1.63    2545.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.13
    0:00:49  374290.3      1.63    2543.5     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[38]/D     -0.13
    0:00:49  374294.0      1.63    2541.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:49  374299.5      1.63    2541.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:49  374297.7      1.63    2541.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[6]/D     -0.13
    0:00:49  374301.4      1.62    2541.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:49  374305.1      1.62    2540.3     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.13
    0:00:49  374308.8      1.62    2540.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:49  374314.3      1.62    2539.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:50  374318.0      1.62    2537.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374339.2      1.62    2537.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374340.1      1.62    2536.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374341.0      1.62    2536.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374363.1      1.62    2536.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374363.1      1.61    2535.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374363.1      1.61    2535.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374377.9      1.61    2534.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:50  374372.4      1.61    2534.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374373.3      1.61    2534.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:50  374373.3      1.61    2534.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:50  374373.3      1.61    2534.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:50  374373.3      1.61    2534.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374369.6      1.61    2534.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374366.8      1.61    2533.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374372.4      1.61    2533.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:50  374375.1      1.61    2533.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374375.1      1.61    2533.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374379.7      1.61    2533.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374379.7      1.61    2532.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:50  374391.7      1.61    2532.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374392.6      1.61    2532.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374392.6      1.61    2532.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374398.2      1.61    2532.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374398.2      1.61    2532.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374392.6      1.61    2531.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374406.5      1.61    2531.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374406.5      1.61    2531.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374414.7      1.61    2531.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374424.9      1.61    2530.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374436.9      1.61    2530.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374436.9      1.61    2530.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374437.8      1.61    2530.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374442.4      1.61    2530.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374442.4      1.61    2530.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374442.4      1.61    2530.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374469.1      1.61    2530.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374470.0      1.61    2530.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374465.4      1.61    2530.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374471.0      1.61    2530.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374489.4      1.60    2529.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374499.5      1.60    2529.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:51  374516.1      1.60    2529.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374516.1      1.60    2529.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374516.1      1.60    2529.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374529.0      1.60    2529.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374527.2      1.60    2529.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374544.7      1.60    2507.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_5_reg[21]/D     -0.13
    0:00:51  374553.9      1.60    2507.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374559.4      1.60    2507.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374566.8      1.60    2506.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374570.5      1.60    2506.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:51  374561.3      1.60    2506.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374561.3      1.60    2506.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.13
    0:00:51  374556.7      1.60    2506.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:52  374565.9      1.60    2506.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.13
    0:00:52  374565.9      1.60    2506.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.13
    0:00:52  374565.9      1.60    2506.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.13
    0:00:52  374586.2      1.60    2505.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[12]/D     -0.13
    0:00:52  374595.4      1.60    2502.1     557.7 top_buffer_stage1/alu_and_buffer1/buf_6_reg[34]/D     -0.13
    0:00:52  374596.3      1.60    2502.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[19]/D     -0.13
    0:00:52  374614.7      1.60    2501.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:52  374614.7      1.60    2501.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:52  374629.5      1.60    2501.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:52  374629.5      1.60    2501.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:52  374620.3      1.60    2501.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[21]/D     -0.13
    0:00:52  374624.0      1.60    2501.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:52  374639.6      1.60    2498.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:52  374647.0      1.60    2498.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.12
    0:00:52  374647.0      1.60    2498.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.12
    0:00:52  374647.0      1.60    2498.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.12
    0:00:52  374654.4      1.60    2498.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374645.1      1.60    2498.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[13]/D     -0.12
    0:00:52  374650.7      1.60    2498.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374644.2      1.59    2497.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374644.2      1.59    2497.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374659.0      1.59    2497.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374659.0      1.59    2497.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374657.1      1.59    2497.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374666.3      1.59    2497.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374661.7      1.59    2497.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374667.3      1.59    2496.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374667.3      1.59    2496.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374663.6      1.59    2496.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374668.2      1.59    2496.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374668.2      1.59    2496.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374666.3      1.59    2496.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[12]/D     -0.12
    0:00:52  374666.3      1.59    2496.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[12]/D     -0.12
    0:00:52  374664.5      1.59    2496.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374664.5      1.59    2496.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374661.7      1.59    2496.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374662.7      1.59    2495.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374677.4      1.59    2495.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374681.1      1.59    2495.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374682.0      1.59    2495.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374682.0      1.59    2495.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374682.0      1.59    2495.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.12
    0:00:52  374682.0      1.59    2495.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374687.5      1.59    2495.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:52  374687.5      1.59    2495.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:53  374696.8      1.59    2493.1     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.12
    0:00:53  374697.7      1.59    2493.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:53  374697.7      1.59    2493.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.12
    0:00:53  374693.1      1.59    2492.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.13
    0:00:53  374683.9      1.59    2492.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[9]/D     -0.13
    0:00:53  374683.9      1.59    2492.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374690.3      1.59    2492.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374687.5      1.59    2491.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374688.5      1.59    2491.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374692.2      1.59    2491.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.13
    0:00:53  374692.2      1.59    2491.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.13
    0:00:53  374692.2      1.59    2491.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.13
    0:00:53  374704.1      1.59    2491.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[24]/D     -0.13
    0:00:53  374715.2      1.59    2491.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.13
    0:00:53  374715.2      1.59    2491.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.13
    0:00:53  374738.2      1.59    2490.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[7]/D     -0.13
    0:00:53  374733.6      1.59    2490.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374729.9      1.59    2490.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374734.5      1.59    2490.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[4]/D     -0.13
    0:00:53  374739.2      1.58    2490.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374741.0      1.58    2490.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374754.8      1.58    2488.3     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.13
    0:00:53  374760.3      1.58    2488.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374751.1      1.58    2488.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[21]/D     -0.13
    0:00:53  374751.1      1.58    2488.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[21]/D     -0.13
    0:00:53  374731.8      1.58    2487.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374731.8      1.58    2487.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374735.5      1.58    2487.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374735.5      1.58    2487.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:53  374745.6      1.58    2486.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[3]/D     -0.13
    0:00:53  374728.1      1.58    2486.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[16]/D     -0.13
    0:00:53  374737.3      1.58    2485.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.13
    0:00:53  374752.1      1.58    2485.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.13
    0:00:53  374749.3      1.58    2485.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.13
    0:00:54  374752.1      1.58    2485.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374771.4      1.58    2485.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374768.6      1.58    2485.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.13
    0:00:54  374781.5      1.58    2485.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374782.5      1.58    2485.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.13
    0:00:54  374783.4      1.58    2485.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374793.5      1.58    2479.5     557.7 top_buffer_stage1/alu_and_buffer1/buf_0_reg[32]/D     -0.13
    0:00:54  374798.1      1.57    2479.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[13]/D     -0.13
    0:00:54  374798.1      1.57    2479.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[13]/D     -0.13
    0:00:54  374798.1      1.57    2479.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[13]/D     -0.13
    0:00:54  374799.1      1.57    2479.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374803.7      1.57    2479.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374807.4      1.57    2479.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374792.6      1.57    2479.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374793.5      1.57    2479.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374803.7      1.57    2479.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374791.7      1.57    2479.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374791.7      1.57    2478.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374791.7      1.57    2478.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374792.6      1.57    2478.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374802.7      1.57    2478.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374802.7      1.57    2478.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374802.7      1.57    2478.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374810.1      1.57    2477.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.13
    0:00:54  374810.1      1.57    2477.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.13
    0:00:54  374815.6      1.57    2477.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374820.3      1.57    2477.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[2]/D     -0.13
    0:00:54  374821.2      1.57    2477.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[24]/D     -0.13
    0:00:54  374821.2      1.57    2477.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374814.7      1.57    2477.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.13
    0:00:54  374821.2      1.57    2477.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.13
    0:00:54  374821.2      1.57    2477.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.13
    0:00:54  374816.6      1.57    2477.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[14]/D     -0.13
    0:00:54  374822.1      1.57    2477.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.13
    0:00:54  374843.3      1.56    2476.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[24]/D     -0.13
    0:00:54  374837.8      1.56    2476.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:54  374840.5      1.56    2475.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374878.3      1.56    2464.9     557.7 top_buffer_stage1/alu_and_buffer1/buf_12_reg[23]/D     -0.13
    0:00:55  374880.2      1.56    2464.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[24]/D     -0.13
    0:00:55  374887.5      1.56    2464.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[17]/D     -0.13
    0:00:55  374887.5      1.56    2464.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374884.8      1.56    2464.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374889.4      1.56    2464.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374889.4      1.56    2464.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374889.4      1.56    2464.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374889.4      1.56    2464.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374892.1      1.56    2464.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374901.4      1.56    2463.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374901.4      1.56    2463.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374906.9      1.56    2463.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374916.1      1.56    2463.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.13
    0:00:55  374906.9      1.56    2463.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374907.8      1.56    2462.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374907.8      1.56    2462.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374912.4      1.56    2462.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374909.6      1.56    2462.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374901.4      1.56    2462.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374911.5      1.56    2462.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374913.3      1.56    2461.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374914.3      1.56    2461.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374911.5      1.56    2461.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374926.2      1.56    2461.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.13
    0:00:55  374920.7      1.56    2461.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374925.3      1.56    2461.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374926.2      1.56    2460.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374927.2      1.56    2460.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374917.9      1.56    2460.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:55  374908.7      1.56    2460.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374912.4      1.55    2460.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374913.3      1.55    2460.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.13
    0:00:56  374913.3      1.55    2460.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.13
    0:00:56  374927.2      1.55    2460.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374927.2      1.55    2460.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374927.2      1.55    2460.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374929.0      1.55    2460.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374929.0      1.55    2460.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374932.7      1.55    2459.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374941.9      1.55    2458.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374941.9      1.55    2458.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374940.1      1.55    2458.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374941.0      1.55    2458.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374959.4      1.55    2458.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374953.9      1.55    2458.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374953.9      1.55    2458.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374961.3      1.55    2458.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374961.3      1.55    2458.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374961.3      1.55    2458.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374965.9      1.55    2458.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374965.9      1.55    2458.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374970.5      1.55    2458.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374967.7      1.55    2457.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374969.6      1.55    2457.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374975.1      1.55    2457.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374976.9      1.55    2457.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374985.2      1.55    2456.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.13
    0:00:56  374984.3      1.55    2456.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374975.1      1.55    2456.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374971.4      1.55    2456.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374966.8      1.55    2456.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374969.6      1.55    2456.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374966.8      1.55    2456.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:56  374976.9      1.55    2456.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  374986.1      1.55    2456.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  374996.3      1.55    2456.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.13
    0:00:57  375005.5      1.55    2455.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375012.9      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375012.9      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375028.5      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375028.5      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375026.7      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375036.8      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375047.0      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375047.0      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375047.0      1.55    2455.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375056.2      1.55    2455.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.13
    0:00:57  375066.3      1.54    2455.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375076.5      1.54    2452.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375076.5      1.54    2452.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375084.8      1.54    2451.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375084.8      1.54    2451.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375084.8      1.54    2451.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375097.7      1.54    2451.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375100.4      1.54    2451.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375122.5      1.54    2451.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375123.5      1.54    2451.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[3]/D     -0.13
    0:00:57  375118.9      1.54    2451.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375122.5      1.54    2451.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375129.0      1.54    2450.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375155.7      1.54    2450.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375153.9      1.54    2450.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375169.5      1.54    2449.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.13
    0:00:57  375185.2      1.54    2442.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_1_reg[37]/D     -0.13
    0:00:57  375184.3      1.54    2442.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.12
    0:00:57  375184.3      1.54    2442.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.12
    0:00:57  375184.3      1.54    2442.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.12
    0:00:57  375195.3      1.53    2442.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.12
    0:00:58  375201.8      1.53    2441.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.12
    0:00:58  375223.9      1.53    2441.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.12
    0:00:58  375242.3      1.53    2441.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.12
    0:00:58  375228.5      1.53    2441.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.12
    0:00:58  375228.5      1.53    2441.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.12
    0:00:58  375227.6      1.53    2441.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.12
    0:00:58  375227.6      1.53    2441.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.12
    0:00:58  375240.5      1.53    2440.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[13]/D     -0.12
    0:00:58  375255.2      1.53    2439.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_25_reg[32]/D     -0.12
    0:00:58  375259.9      1.53    2439.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.12
    0:00:58  375279.2      1.53    2438.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[5]/D     -0.12
    0:00:58  375276.4      1.53    2438.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.12
    0:00:58  375271.8      1.53    2438.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.12
    0:00:58  375281.1      1.53    2438.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.12
    0:00:58  375281.1      1.53    2438.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.12
    0:00:58  375281.1      1.53    2438.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.12
    0:00:58  375281.1      1.53    2438.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.12
    0:00:58  375280.1      1.53    2438.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.12
    0:00:58  375280.1      1.53    2438.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.12
    0:00:58  375270.9      1.53    2437.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.12
    0:00:58  375266.3      1.52    2437.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[13]/D     -0.12
    0:00:58  375278.3      1.52    2437.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[21]/D     -0.12
    0:00:58  375283.8      1.52    2437.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[6]/D     -0.12
    0:00:58  375302.3      1.52    2434.5     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.12
    0:00:58  375302.3      1.52    2434.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[3]/D     -0.12
    0:00:58  375309.6      1.52    2434.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.12
    0:00:58  375309.6      1.52    2434.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.12
    0:00:58  375309.6      1.52    2434.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.12
    0:00:58  375310.5      1.52    2434.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[11]/D     -0.12
    0:00:58  375298.6      1.52    2433.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[23]/D     -0.12
    0:00:58  375293.0      1.52    2433.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[14]/D     -0.17
    0:00:58  375298.6      1.52    2433.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.17
    0:00:58  375304.1      1.52    2433.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[3]/D     -0.17
    0:00:59  375311.5      1.52    2433.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375326.2      1.52    2433.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375326.2      1.52    2432.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375333.6      1.52    2432.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375331.7      1.52    2431.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375346.5      1.52    2431.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375321.6      1.52    2431.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375337.3      1.52    2431.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375342.8      1.52    2431.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375352.0      1.52    2431.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375360.3      1.52    2431.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375360.3      1.52    2431.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375368.6      1.52    2431.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.17
    0:00:59  375372.3      1.52    2431.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375371.4      1.52    2431.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375371.4      1.52    2431.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375371.4      1.52    2431.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.17
    0:00:59  375371.4      1.51    2430.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:00:59  375411.9      1.51    2430.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.17
    0:00:59  375411.9      1.51    2430.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:00:59  375411.9      1.51    2430.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:00:59  375425.7      1.51    2430.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[13]/D     -0.17
    0:00:59  375425.7      1.51    2430.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[13]/D     -0.17
    0:00:59  375425.7      1.51    2430.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[13]/D     -0.17
    0:01:00  375429.4      1.51    2430.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375429.4      1.51    2430.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375439.6      1.51    2430.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[13]/D     -0.17
    0:01:00  375440.5      1.51    2430.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375440.5      1.51    2430.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375460.8      1.51    2430.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.17
    0:01:00  375460.8      1.51    2430.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375470.9      1.51    2429.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.17
    0:01:00  375474.6      1.51    2429.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.17
    0:01:00  375480.1      1.51    2429.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375490.3      1.51    2429.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375498.6      1.51    2428.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375508.7      1.51    2428.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375518.8      1.51    2428.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375525.3      1.51    2428.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375525.3      1.51    2428.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:00  375525.3      1.51    2428.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:00  375525.3      1.51    2428.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:00  375549.2      1.51    2428.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:00  375549.2      1.51    2428.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:00  375549.2      1.51    2428.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375558.5      1.51    2408.8     557.7 top_buffer_stage1/alu_and_buffer1/buf_4_reg[24]/D     -0.17
    0:01:00  375563.1      1.51    2408.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375566.7      1.51    2408.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375564.0      1.51    2408.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[11]/D     -0.17
    0:01:00  375569.5      1.51    2408.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[16]/D     -0.17
    0:01:00  375573.2      1.51    2408.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375583.3      1.51    2408.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375583.3      1.51    2408.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375583.3      1.51    2408.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375595.3      1.51    2407.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375596.2      1.51    2407.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:00  375599.0      1.51    2407.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375609.1      1.51    2407.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375603.6      1.51    2407.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:01  375603.6      1.51    2407.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:01  375606.4      1.51    2407.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375607.3      1.51    2406.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375607.3      1.51    2406.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375606.4      1.51    2406.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375604.5      1.51    2406.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375611.0      1.51    2405.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:01  375611.0      1.51    2405.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:01  375619.3      1.51    2405.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375616.5      1.51    2405.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375591.6      1.51    2396.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375597.2      1.50    2396.1     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.17
    0:01:01  375606.4      1.50    2393.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375627.6      1.50    2393.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375652.5      1.50    2393.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375647.9      1.50    2392.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375657.1      1.50    2392.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375661.7      1.50    2391.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375665.4      1.50    2391.1     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.17
    0:01:01  375666.3      1.49    2390.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375666.3      1.49    2390.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375666.3      1.49    2390.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375666.3      1.49    2389.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375670.0      1.49    2389.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375665.4      1.49    2389.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375665.4      1.49    2389.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375666.3      1.49    2389.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375670.0      1.49    2383.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:01  375678.3      1.49    2383.1     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[5]/D     -0.17
    0:01:02  375681.9      1.48    2382.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375681.9      1.48    2382.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375682.9      1.48    2382.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375684.7      1.48    2382.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375711.4      1.48    2382.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375712.4      1.48    2382.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375716.0      1.48    2382.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375742.8      1.48    2381.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375763.1      1.48    2371.8     557.7 top_buffer_stage1/alu_and_buffer1/buf_3_reg[24]/D     -0.17
    0:01:02  375759.4      1.48    2371.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375762.1      1.48    2371.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375765.8      1.48    2371.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375765.8      1.48    2371.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375765.8      1.48    2371.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375771.3      1.48    2368.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375777.8      1.48    2368.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375799.0      1.48    2368.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375801.8      1.48    2368.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375817.4      1.48    2368.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375815.6      1.48    2368.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375806.4      1.48    2368.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375811.9      1.47    2368.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375827.6      1.47    2368.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375827.6      1.47    2368.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375827.6      1.47    2368.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375828.5      1.47    2368.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375828.5      1.47    2368.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375828.5      1.47    2368.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375825.7      1.47    2368.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375823.0      1.47    2368.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375823.0      1.47    2368.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375826.6      1.47    2368.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375826.6      1.47    2368.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375825.7      1.47    2367.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375830.3      1.47    2367.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375831.2      1.47    2367.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375827.6      1.47    2367.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375831.2      1.47    2367.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375831.2      1.47    2366.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375836.8      1.47    2366.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375832.2      1.47    2366.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:02  375823.9      1.47    2366.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375827.6      1.47    2366.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375828.5      1.47    2366.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375832.2      1.47    2366.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375832.2      1.47    2366.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375832.2      1.47    2366.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375832.2      1.47    2365.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375835.9      1.47    2365.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375855.2      1.47    2360.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_16_reg[28]/D     -0.17
    0:01:03  375855.2      1.47    2360.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_16_reg[28]/D     -0.17
    0:01:03  375853.4      1.47    2360.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375854.3      1.47    2355.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375876.4      1.47    2351.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[38]/D     -0.17
    0:01:03  375876.4      1.47    2351.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[38]/D     -0.17
    0:01:03  375876.4      1.47    2351.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[38]/D     -0.17
    0:01:03  375893.0      1.46    2351.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_17_reg[32]/D     -0.17
    0:01:03  375894.8      1.46    2351.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375899.4      1.46    2350.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375900.4      1.46    2350.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375902.2      1.46    2350.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375902.2      1.46    2350.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375924.3      1.46    2349.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375964.9      1.46    2349.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375964.9      1.46    2349.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375964.9      1.46    2349.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375964.9      1.46    2349.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:03  375964.9      1.46    2349.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375969.5      1.46    2349.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375969.5      1.46    2349.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375969.5      1.46    2349.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375969.5      1.46    2349.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375966.7      1.46    2348.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375973.2      1.46    2348.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375983.3      1.46    2348.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375983.3      1.46    2348.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375981.5      1.46    2348.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375981.5      1.46    2348.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375981.5      1.46    2348.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375987.0      1.46    2348.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  375989.8      1.46    2348.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376008.2      1.45    2348.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376011.0      1.45    2348.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376011.0      1.45    2348.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376023.9      1.45    2347.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376023.9      1.45    2347.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376023.9      1.45    2347.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376023.9      1.45    2347.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376033.1      1.45    2347.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376033.1      1.45    2347.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376033.1      1.45    2347.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376024.8      1.45    2347.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376022.0      1.45    2347.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376022.0      1.45    2347.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376032.2      1.45    2347.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376032.2      1.45    2347.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376042.3      1.45    2346.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:04  376042.3      1.45    2346.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376063.5      1.45    2346.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376075.5      1.45    2346.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376085.6      1.45    2346.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376080.1      1.45    2346.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376082.8      1.45    2346.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376087.5      1.45    2346.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376102.2      1.45    2346.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376102.2      1.45    2346.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376105.0      1.45    2346.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376093.9      1.45    2346.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:04  376093.9      1.45    2346.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376098.5      1.45    2346.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376104.0      1.45    2346.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376107.7      1.45    2346.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376105.0      1.45    2345.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376107.7      1.45    2345.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376111.4      1.45    2345.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376120.6      1.45    2345.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376133.5      1.45    2345.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376133.5      1.45    2345.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376138.1      1.45    2345.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376137.2      1.45    2345.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376137.2      1.45    2345.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376131.7      1.45    2345.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376131.7      1.45    2345.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376131.7      1.45    2345.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376131.7      1.45    2345.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376141.8      1.45    2344.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376135.4      1.45    2344.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376139.1      1.45    2344.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376144.6      1.45    2344.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376155.7      1.45    2344.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376156.6      1.45    2344.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376154.7      1.45    2344.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376146.4      1.45    2344.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376146.4      1.45    2344.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376155.7      1.45    2344.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376155.7      1.45    2344.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376155.7      1.45    2344.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376150.1      1.44    2341.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376150.1      1.44    2341.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376150.1      1.44    2341.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376164.9      1.44    2341.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376164.9      1.44    2341.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:05  376164.9      1.44    2341.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376164.9      1.44    2340.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:06  376164.9      1.44    2337.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:06  376165.8      1.44    2337.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376185.1      1.44    2328.2     557.7 top_buffer_stage1/alu_and_buffer1/buf_17_reg[32]/D     -0.17
    0:01:06  376181.5      1.44    2328.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376185.1      1.44    2327.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376188.8      1.44    2326.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376209.1      1.44    2315.8     557.7 top_buffer_stage1/alu_and_buffer1/buf_6_reg[34]/D     -0.17
    0:01:06  376203.6      1.44    2315.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:06  376206.3      1.44    2315.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376200.8      1.43    2314.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376200.8      1.43    2314.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376200.8      1.43    2314.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376221.1      1.43    2311.9     557.7 top_buffer_stage1/alu_and_buffer1/buf_26_reg[33]/D     -0.17
    0:01:06  376224.8      1.43    2311.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376224.8      1.43    2310.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:06  376224.8      1.43    2309.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376225.7      1.43    2306.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376231.2      1.43    2306.6     557.7 top_buffer_stage1/alu_and_buffer1/buf_0_reg[32]/D     -0.17
    0:01:07  376236.8      1.43    2305.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376237.7      1.43    2305.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376241.4      1.42    2305.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376241.4      1.42    2300.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376241.4      1.42    2300.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376241.4      1.42    2300.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376241.4      1.42    2300.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376242.3      1.42    2300.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376261.6      1.42    2279.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_17_reg[32]/D     -0.17
    0:01:07  376261.6      1.42    2279.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_17_reg[32]/D     -0.17
    0:01:07  376282.8      1.42    2279.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376286.5      1.42    2278.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376301.3      1.42    2278.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376305.0      1.42    2278.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376312.3      1.42    2278.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376312.3      1.42    2278.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376312.3      1.42    2278.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376312.3      1.42    2278.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376312.3      1.42    2278.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376316.0      1.42    2278.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376316.9      1.41    2278.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376290.2      1.41    2276.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376290.2      1.41    2276.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376290.2      1.41    2276.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376293.9      1.41    2276.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376297.6      1.41    2276.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376306.8      1.41    2275.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376318.8      1.41    2275.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376318.8      1.41    2275.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376318.8      1.41    2275.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376318.8      1.41    2275.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:07  376318.8      1.41    2275.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376322.5      1.41    2274.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376322.5      1.41    2274.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376326.1      1.41    2274.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376326.1      1.41    2274.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376327.1      1.41    2274.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376329.8      1.41    2274.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376337.2      1.41    2273.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376340.0      1.41    2273.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376313.2      1.41    2273.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:08  376346.4      1.41    2266.4     557.7 top_buffer_stage1/alu_and_buffer1/buf_4_reg[24]/D     -0.17
    0:01:08  376349.2      1.41    2264.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:08  376344.6      1.40    2263.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[19]/D     -0.17
    0:01:08  376348.3      1.40    2263.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:08  376348.3      1.40    2263.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:08  376351.0      1.40    2261.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:08  376377.8      1.40    2256.4     557.7 top_buffer_stage1/alu_and_buffer1/buf_25_reg[20]/D     -0.17
    0:01:08  376382.4      1.40    2251.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_1_reg[37]/D     -0.17
    0:01:08  376382.4      1.40    2251.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_1_reg[37]/D     -0.17
    0:01:08  376382.4      1.40    2251.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_1_reg[37]/D     -0.17
    0:01:08  376389.7      1.40    2251.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[7]/D     -0.17
    0:01:08  376390.7      1.39    2250.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.17
    0:01:08  376365.8      1.39    2250.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[19]/D     -0.17
    0:01:09  376368.5      1.39    2250.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.17
    0:01:09  376374.1      1.39    2248.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.17
    0:01:09  376383.3      1.39    2248.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[6]/D     -0.17
    0:01:09  376392.5      1.39    2248.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.17
    0:01:09  376387.9      1.39    2248.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.17
    0:01:09  376392.5      1.39    2248.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:09  376396.2      1.39    2248.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:09  376399.9      1.39    2248.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:09  376415.5      1.39    2247.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:09  376415.5      1.39    2247.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:09  376420.2      1.39    2247.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[13]/D     -0.17
    0:01:09  376420.2      1.39    2247.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[13]/D     -0.17
    0:01:09  376422.9      1.39    2247.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[13]/D     -0.17
    0:01:09  376422.9      1.39    2247.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[13]/D     -0.17
    0:01:09  376420.2      1.39    2247.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.17
    0:01:09  376424.8      1.39    2247.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:09  376422.9      1.39    2247.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:09  376429.4      1.39    2247.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.17
    0:01:09  376421.1      1.39    2247.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.17
    0:01:09  376416.5      1.39    2247.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.17
    0:01:09  376434.9      1.39    2244.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_10_reg[29]/D     -0.17
    0:01:09  376434.9      1.39    2244.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_10_reg[29]/D     -0.17
    0:01:09  376434.9      1.39    2244.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_10_reg[29]/D     -0.17
    0:01:10  376441.3      1.39    2244.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[13]/D     -0.17
    0:01:10  376441.3      1.39    2244.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[13]/D     -0.17
    0:01:10  376450.6      1.39    2244.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[22]/D     -0.21
    0:01:10  376452.4      1.38    2244.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376457.0      1.38    2233.5     557.7 top_buffer_stage1/alu_and_buffer1/buf_25_reg[32]/D     -0.21
    0:01:10  376446.9      1.38    2233.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.21
    0:01:10  376450.6      1.38    2233.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[3]/D     -0.21
    0:01:10  376453.3      1.38    2233.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.21
    0:01:10  376448.7      1.38    2233.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[2]/D     -0.21
    0:01:10  376451.5      1.38    2233.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[13]/D     -0.21
    0:01:10  376451.5      1.38    2232.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:10  376455.2      1.38    2232.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376455.2      1.38    2232.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376455.2      1.38    2232.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376455.2      1.38    2232.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376460.7      1.38    2232.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376469.0      1.38    2231.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376472.7      1.38    2231.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:10  376469.0      1.38    2230.3     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.21
    0:01:10  376469.0      1.38    2230.3     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.21
    0:01:10  376469.0      1.38    2230.3     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.21
    0:01:10  376469.0      1.38    2230.3     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.21
    0:01:10  376469.0      1.38    2230.3     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.21
    0:01:10  376480.1      1.38    2230.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376481.0      1.38    2230.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376481.0      1.38    2230.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376484.7      1.38    2230.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[11]/D     -0.21
    0:01:10  376484.7      1.38    2230.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[11]/D     -0.21
    0:01:10  376484.7      1.38    2230.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[11]/D     -0.21
    0:01:10  376487.4      1.38    2229.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376492.0      1.38    2229.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376493.0      1.38    2229.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:10  376499.4      1.38    2229.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:10  376499.4      1.38    2229.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:10  376499.4      1.38    2229.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:10  376521.5      1.38    2223.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[38]/D     -0.21
    0:01:10  376516.9      1.38    2222.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:11  376525.2      1.38    2222.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376535.4      1.38    2222.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:11  376546.4      1.38    2222.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:11  376546.4      1.38    2222.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:11  376546.4      1.38    2222.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:11  376546.4      1.38    2222.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:11  376540.9      1.38    2221.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376540.9      1.38    2221.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376540.9      1.38    2221.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376542.7      1.38    2221.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:11  376548.3      1.38    2221.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:11  376549.2      1.38    2221.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376549.2      1.38    2221.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376549.2      1.38    2221.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376549.2      1.37    2221.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:11  376549.2      1.37    2221.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:11  376549.2      1.37    2221.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:11  376552.9      1.37    2219.2     557.7 top_buffer_stage1/alu_and_buffer1/buf_19_reg[36]/D     -0.21
    0:01:11  376552.9      1.37    2218.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376558.4      1.37    2218.5     557.7 top_buffer_stage1/alu_and_buffer1/buf_0_reg[29]/D     -0.21
    0:01:11  376559.3      1.37    2218.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376568.5      1.37    2218.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376568.5      1.37    2218.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376568.5      1.37    2218.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376581.4      1.37    2216.7     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[3]/D     -0.21
    0:01:11  376582.4      1.37    2216.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376581.4      1.37    2216.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376588.8      1.37    2216.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376601.7      1.37    2216.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376601.7      1.37    2216.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376608.2      1.37    2215.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:11  376608.2      1.37    2215.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:11  376608.2      1.37    2215.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376591.6      1.37    2215.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:11  376602.6      1.37    2215.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:11  376602.6      1.37    2215.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:11  376608.2      1.37    2215.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376609.1      1.37    2214.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:11  376614.6      1.37    2214.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:12  376619.2      1.37    2214.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376614.6      1.37    2214.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376625.7      1.37    2214.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376625.7      1.37    2214.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376622.0      1.37    2214.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376643.2      1.37    2214.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376638.6      1.37    2214.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376616.5      1.37    2213.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:12  376622.0      1.37    2213.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376622.0      1.37    2213.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376631.2      1.37    2211.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_10_reg[34]/D     -0.21
    0:01:12  376629.4      1.37    2210.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376629.4      1.37    2210.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376629.4      1.37    2210.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376629.4      1.37    2210.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376634.0      1.37    2210.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376631.2      1.37    2210.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376631.2      1.37    2210.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376631.2      1.37    2210.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376629.4      1.37    2210.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376634.0      1.37    2210.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376634.0      1.37    2210.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376628.4      1.37    2210.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376634.9      1.37    2210.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376635.8      1.37    2210.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376639.5      1.37    2210.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376640.4      1.37    2210.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376665.3      1.37    2210.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376658.8      1.37    2210.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376656.1      1.37    2210.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:12  376659.8      1.37    2210.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376659.8      1.36    2210.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:12  376667.1      1.36    2210.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:12  376667.1      1.36    2210.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376662.5      1.36    2210.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:13  376656.1      1.36    2210.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:13  376661.6      1.36    2210.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376664.4      1.36    2210.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376664.4      1.36    2210.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376669.0      1.36    2209.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376664.4      1.36    2209.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[10]/D     -0.21
    0:01:13  376668.1      1.36    2209.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:13  376673.6      1.36    2209.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376675.4      1.36    2209.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376669.9      1.36    2208.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:13  376669.9      1.36    2208.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376669.9      1.36    2208.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376669.9      1.36    2208.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376672.7      1.36    2208.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376678.2      1.36    2208.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376681.9      1.36    2208.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376679.1      1.36    2208.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376683.7      1.36    2208.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:13  376681.0      1.36    2208.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:13  376686.5      1.36    2206.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:13  376683.7      1.36    2206.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[11]/D     -0.21
    0:01:13  376680.0      1.36    2206.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.21
    0:01:13  376680.0      1.36    2206.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[14]/D     -0.21
    0:01:13  376677.3      1.36    2206.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[0]/D     -0.21
    0:01:13  376677.3      1.36    2206.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:13  376677.3      1.36    2206.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376665.3      1.36    2206.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[14]/D     -0.21
    0:01:14  376670.8      1.36    2206.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376665.3      1.36    2206.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[21]/D     -0.21
    0:01:14  376661.6      1.36    2206.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[15]/D     -0.21
    0:01:14  376657.9      1.36    2206.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[19]/D     -0.21
    0:01:14  376656.1      1.36    2206.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[22]/D     -0.21
    0:01:14  376661.6      1.36    2205.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[23]/D     -0.21
    0:01:14  376667.1      1.36    2205.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:14  376673.6      1.36    2204.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376673.6      1.36    2204.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376673.6      1.36    2204.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376673.6      1.36    2204.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376673.6      1.36    2204.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376679.1      1.35    2204.6     557.7 top_buffer_stage1/alu_and_buffer1/buf_0_reg[20]/D     -0.21
    0:01:14  376693.9      1.35    2204.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.21
    0:01:14  376705.8      1.35    2196.9     557.7 top_buffer_stage1/alu_and_buffer1/buf_17_reg[32]/D     -0.21
    0:01:14  376711.4      1.35    2196.8     557.7 top_buffer_stage1/alu_and_buffer1/buf_0_reg[21]/D     -0.21
    0:01:14  376707.7      1.35    2196.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[1]/D     -0.21
    0:01:14  376706.8      1.35    2196.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376706.8      1.35    2196.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376706.8      1.35    2196.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376706.8      1.35    2196.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376701.2      1.35    2196.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376697.6      1.35    2196.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[22]/D     -0.21
    0:01:14  376672.7      1.35    2196.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.21
    0:01:14  376667.1      1.35    2188.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376667.1      1.35    2188.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376667.1      1.35    2188.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.21
    0:01:14  376671.7      1.35    2187.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376672.7      1.35    2187.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376672.7      1.35    2187.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376689.3      1.35    2187.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376699.4      1.35    2186.1     557.7 top_buffer_stage1/alu_and_buffer1/buf_0_reg[32]/D     -0.21
    0:01:14  376704.9      1.35    2186.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[23]/D     -0.21
    0:01:14  376710.5      1.35    2185.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[19]/D     -0.21
    0:01:14  376716.0      1.35    2185.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376717.8      1.35    2185.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376726.1      1.35    2185.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:14  376728.0      1.35    2185.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:15  376728.9      1.35    2185.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:15  376739.0      1.35    2185.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:15  376736.3      1.35    2185.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.21
    0:01:15  376745.5      1.34    2184.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_5_reg[21]/D     -0.21
    0:01:15  376760.2      1.34    2183.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[6]/D     -0.21
    0:01:15  376770.4      1.34    2183.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.21
    0:01:15  376778.7      1.34    2182.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.21
    0:01:15  376773.1      1.34    2181.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:15  376773.1      1.34    2181.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[23]/D     -0.21
    0:01:15  376767.6      1.34    2181.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[13]/D     -0.21
    0:01:15  376772.2      1.34    2181.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[5]/D     -0.21
    0:01:15  376772.2      1.34    2181.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[5]/D     -0.21
    0:01:15  376789.7      1.34    2178.8     557.7 top_buffer_stage1/alu_and_buffer1/buf_0_reg[6]/D     -0.21
    0:01:15  376793.4      1.34    2178.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.21
    0:01:15  376798.9      1.33    2178.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[3]/D     -0.21
    0:01:15  376794.3      1.33    2178.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[19]/D     -0.21
    0:01:15  376798.9      1.33    2178.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[21]/D     -0.21
    0:01:15  376804.5      1.33    2178.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[20]/D     -0.21
    0:01:15  376800.8      1.33    2178.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[5]/D     -0.21
    0:01:15  376800.8      1.33    2178.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[5]/D     -0.21
    0:01:15  376800.8      1.33    2178.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[21]/D     -0.21
    0:01:15  376800.8      1.33    2178.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.21
    0:01:15  376800.8      1.33    2178.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.21
    0:01:16  376800.8      1.33    2178.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.21
    0:01:16  376797.1      1.33    2177.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:16  376797.1      1.33    2177.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:16  376801.7      1.33    2158.8     557.7 top_buffer_stage1/alu_and_buffer1/buf_26_reg[33]/D     -0.21
    0:01:16  376804.5      1.33    2158.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:16  376821.0      1.33    2152.5     557.7 top_buffer_stage1/alu_and_buffer1/buf_4_reg[24]/D     -0.21
    0:01:16  376814.6      1.33    2152.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.21
    0:01:16  376820.1      1.33    2152.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.21
    0:01:16  376819.2      1.33    2152.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[9]/D     -0.21
    0:01:16  376829.3      1.33    2151.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[13]/D     -0.21
    0:01:16  376827.5      1.33    2151.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[5]/D     -0.21
    0:01:16  376826.6      1.33    2151.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[11]/D     -0.21
    0:01:16  376833.9      1.33    2151.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[24]/D     -0.21
    0:01:16  376839.5      1.33    2151.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[6]/D     -0.21
    0:01:16  376834.9      1.33    2150.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[6]/D     -0.21
    0:01:16  376840.4      1.32    2150.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[19]/D     -0.21
    0:01:16  376840.4      1.32    2150.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:16  376837.6      1.32    2149.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[21]/D     -0.21
    0:01:16  376837.6      1.32    2149.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[5]/D     -0.21
    0:01:16  376837.6      1.32    2149.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[1]/D     -0.21
    0:01:17  376841.3      1.32    2149.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[23]/D     -0.21
    0:01:17  376845.0      1.32    2149.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[15]/D     -0.21
    0:01:17  376851.5      1.32    2149.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.21
    0:01:17  376857.9      1.32    2149.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[21]/D     -0.21
    0:01:17  376884.6      1.32    2149.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[0]/D     -0.21
    0:01:17  376895.7      1.31    2144.1     557.7 top_buffer_stage1/alu_and_buffer1/buf_19_reg[24]/D     -0.21
    0:01:17  376895.7      1.31    2144.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[23]/D     -0.21
    0:01:17  376894.8      1.31    2144.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[0]/D     -0.21
    0:01:17  376892.0      1.31    2142.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:17  376891.1      1.31    2142.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[21]/D     -0.21
    0:01:17  376885.6      1.31    2141.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.21
    0:01:17  376900.3      1.30    2140.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.21
    0:01:17  376895.7      1.30    2140.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[11]/D     -0.21
    0:01:17  376899.4      1.30    2140.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[15]/D     -0.21
    0:01:17  376905.8      1.30    2140.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.21
    0:01:17  376901.2      1.30    2140.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[3]/D     -0.21
    0:01:17  376896.6      1.30    2140.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[3]/D     -0.21
    0:01:17  376902.1      1.30    2139.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[1]/D     -0.21
    0:01:17  376916.9      1.30    2138.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_7_reg[36]/D     -0.21
    0:01:17  376912.3      1.30    2137.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[16]/D     -0.21
    0:01:17  376906.8      1.30    2137.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.22
    0:01:17  376906.8      1.30    2137.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.22
    0:01:17  376902.1      1.30    2137.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[23]/D     -0.22
    0:01:18  376904.0      1.30    2137.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.22
    0:01:18  376878.2      1.30    2137.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[11]/D     -0.22
    0:01:18  376878.2      1.30    2137.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.22
    0:01:18  376878.2      1.30    2137.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.22
    0:01:18  376879.1      1.30    2137.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[21]/D     -0.22
    0:01:18  376882.8      1.30    2136.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.22
    0:01:18  376878.2      1.30    2136.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.22
    0:01:18  376881.9      1.30    2136.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.22
    0:01:18  376887.4      1.30    2136.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[5]/D     -0.22
    0:01:18  376883.7      1.30    2136.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.22
    0:01:18  376888.3      1.30    2136.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:18  376882.8      1.30    2135.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.22
    0:01:18  376881.9      1.30    2135.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.22
    0:01:18  376881.0      1.30    2135.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.22
    0:01:18  376881.9      1.30    2135.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:18  376886.5      1.30    2135.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[6]/D     -0.22
    0:01:18  376881.9      1.30    2135.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[15]/D     -0.22
    0:01:18  376900.3      1.30    2135.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.22
    0:01:18  376907.7      1.30    2134.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.22
    0:01:18  376911.4      1.30    2134.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[9]/D     -0.22
    0:01:18  376911.4      1.30    2134.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[9]/D     -0.22
    0:01:18  376911.4      1.30    2134.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[9]/D     -0.22
    0:01:18  376920.6      1.30    2134.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[0]/D     -0.22
    0:01:18  376898.5      1.30    2134.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:18  376902.1      1.30    2134.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[13]/D     -0.22
    0:01:18  376897.5      1.30    2134.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[14]/D     -0.22
    0:01:18  376892.9      1.30    2134.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[16]/D     -0.22
    0:01:18  376900.3      1.30    2134.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.22
    0:01:18  376900.3      1.30    2134.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.22
    0:01:18  376894.8      1.30    2134.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.22
    0:01:18  376912.3      1.30    2133.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[12]/D     -0.22
    0:01:18  376907.7      1.30    2133.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[4]/D     -0.22
    0:01:19  376905.8      1.30    2133.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.22
    0:01:19  376916.0      1.30    2133.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376916.0      1.30    2133.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376917.8      1.30    2133.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376913.2      1.30    2133.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[8]/D     -0.22
    0:01:19  376922.4      1.30    2132.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[16]/D     -0.22
    0:01:19  376920.6      1.30    2132.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[20]/D     -0.22
    0:01:19  376924.3      1.30    2132.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376924.3      1.30    2132.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376924.3      1.30    2132.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376919.7      1.30    2132.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[9]/D     -0.22
    0:01:19  376914.1      1.29    2132.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376917.8      1.29    2132.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376918.7      1.29    2132.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[13]/D     -0.22
    0:01:19  376914.1      1.29    2132.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[2]/D     -0.22
    0:01:19  376917.8      1.29    2132.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[10]/D     -0.22
    0:01:19  376939.0      1.29    2124.9     557.7 top_buffer_stage1/alu_and_buffer1/buf_4_reg[24]/D     -0.22
    0:01:19  376953.8      1.29    2124.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.22
    0:01:19  376949.1      1.29    2124.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[12]/D     -0.22
    0:01:19  376956.5      1.29    2124.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376956.5      1.29    2124.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.22
    0:01:19  376951.9      1.29    2124.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[11]/D     -0.22
    0:01:19  376966.7      1.29    2124.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.22
    0:01:19  376976.8      1.29    2123.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.22
    0:01:19  376985.1      1.29    2123.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376985.1      1.29    2123.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[1]/D     -0.22
    0:01:19  376988.8      1.29    2123.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.22
    0:01:19  377001.7      1.29    2123.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.22
    0:01:19  376997.1      1.29    2123.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[22]/D     -0.22
    0:01:20  377000.8      1.29    2123.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.22
    0:01:20  376991.5      1.29    2122.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[0]/D     -0.22
    0:01:20  376987.9      1.29    2122.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[13]/D     -0.22
    0:01:20  376999.8      1.29    2122.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.23
    0:01:20  377003.5      1.29    2122.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[18]/D     -0.23
    0:01:20  377006.3      1.29    2122.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  377006.3      1.29    2122.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  377007.2      1.29    2122.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  376985.1      1.28    2122.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[7]/D     -0.23
    0:01:20  376989.7      1.28    2122.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  376989.7      1.28    2122.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  376990.6      1.28    2122.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  376996.2      1.28    2122.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  376996.2      1.28    2122.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.23
    0:01:20  376991.5      1.28    2122.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[20]/D     -0.23
    0:01:20  376999.8      1.28    2122.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[11]/D     -0.23
    0:01:20  376999.8      1.28    2122.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[11]/D     -0.23
    0:01:20  376994.3      1.28    2122.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[1]/D     -0.23
    0:01:20  377004.4      1.28    2122.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  377004.4      1.28    2122.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  377004.4      1.28    2122.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.23
    0:01:20  377004.4      1.28    2122.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[13]/D     -0.26
    0:01:20  377003.5      1.28    2122.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:20  377017.3      1.28    2116.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_1_reg[37]/D     -0.26
    0:01:20  377018.3      1.28    2116.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:20  377017.3      1.28    2116.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:20  377017.3      1.28    2114.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.26
    0:01:20  377017.3      1.28    2114.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.26
    0:01:20  377017.3      1.28    2114.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.26
    0:01:20  377018.3      1.28    2114.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[13]/D     -0.26
    0:01:20  377018.3      1.28    2114.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[13]/D     -0.26
    0:01:20  377021.0      1.28    2114.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.26
    0:01:20  377016.4      1.28    2114.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:20  377017.3      1.28    2113.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[17]/D     -0.26
    0:01:20  377017.3      1.28    2113.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[17]/D     -0.26
    0:01:20  377013.7      1.28    2113.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.26
    0:01:20  377016.4      1.28    2113.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:21  377022.9      1.28    2113.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:21  377018.3      1.28    2112.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:21  377038.5      1.28    2111.9     557.7 top_buffer_stage1/alu_and_buffer1/buf_6_reg[34]/D     -0.26
    0:01:21  377041.3      1.27    2111.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.26
    0:01:21  377045.0      1.27    2111.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.26
    0:01:21  377039.5      1.27    2111.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:21  377039.5      1.27    2111.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.26
    0:01:21  377047.8      1.27    2111.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[13]/D     -0.26
    0:01:21  377047.8      1.27    2111.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[13]/D     -0.26
    0:01:21  377052.4      1.27    2111.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.26
    0:01:21  377052.4      1.27    2111.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.26
    0:01:21  377037.6      1.27    2111.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.26
    0:01:21  377031.2      1.27    2111.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[5]/D     -0.26
    0:01:21  377046.8      1.27    2110.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[23]/D     -0.26
    0:01:21  377045.0      1.27    2110.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.26
    0:01:21  377074.5      1.27    2110.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[14]/D     -0.26
    0:01:21  377074.5      1.27    2110.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[14]/D     -0.26
    0:01:21  377074.5      1.27    2110.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[14]/D     -0.26
    0:01:21  377080.9      1.27    2110.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.26
    0:01:22  377075.4      1.27    2110.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.26
    0:01:22  377075.4      1.27    2110.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.26
    0:01:22  377069.0      1.27    2109.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.26
    0:01:22  377069.0      1.27    2109.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.26
    0:01:22  377072.6      1.27    2109.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[6]/D     -0.26
    0:01:22  377070.8      1.27    2109.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[21]/D     -0.26
    0:01:22  377082.8      1.27    2109.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.26
    0:01:22  377095.7      1.27    2108.3     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[3]/D     -0.26
    0:01:22  377093.8      1.27    2108.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[11]/D     -0.26
    0:01:22  377093.8      1.27    2108.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[11]/D     -0.26
    0:01:22  377105.8      1.27    2108.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[14]/D     -0.26
    0:01:22  377112.3      1.27    2107.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[11]/D     -0.26
    0:01:22  377127.0      1.27    2107.4     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.26
    0:01:22  377127.0      1.27    2107.4     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.26
    0:01:22  377130.7      1.27    2107.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[9]/D     -0.28
    0:01:22  377130.7      1.27    2107.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[9]/D     -0.28
    0:01:22  377126.1      1.27    2107.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.28
    0:01:22  377126.1      1.27    2107.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.28
    0:01:22  377126.1      1.27    2107.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.28
    0:01:22  377123.3      1.27    2106.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.28
    0:01:22  377123.3      1.27    2106.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.28
    0:01:22  377118.7      1.27    2106.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[18]/D     -0.28
    0:01:22  377139.9      1.27    2106.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[5]/D     -0.28
    0:01:22  377136.2      1.27    2106.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.28
    0:01:22  377143.6      1.27    2106.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[4]/D     -0.28
    0:01:22  377151.9      1.27    2106.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.28
    0:01:22  377147.3      1.27    2106.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[6]/D     -0.28
    0:01:22  377119.6      1.27    2106.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[11]/D     -0.28
    0:01:22  377119.6      1.27    2106.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.28
    0:01:22  377125.2      1.27    2105.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.28
    0:01:23  377128.9      1.26    2105.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.28
    0:01:23  377123.3      1.26    2105.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.28
    0:01:23  377150.1      1.26    2105.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377160.2      1.26    2105.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.28
    0:01:23  377163.9      1.26    2104.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.28
    0:01:23  377168.5      1.26    2104.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[22]/D     -0.28
    0:01:23  377168.5      1.26    2104.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[22]/D     -0.28
    0:01:23  377171.3      1.26    2104.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377171.3      1.26    2104.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377171.3      1.26    2104.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:23  377175.9      1.26    2104.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[16]/D     -0.28
    0:01:23  377175.9      1.26    2104.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[16]/D     -0.28
    0:01:23  377176.8      1.26    2104.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377176.8      1.26    2104.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377176.8      1.26    2104.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377157.4      1.26    2103.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:23  377158.4      1.26    2103.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377158.4      1.26    2104.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377158.4      1.25    2103.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377158.4      1.25    2103.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377159.3      1.25    2103.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377163.0      1.25    2103.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:23  377172.2      1.25    2103.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:23  377172.2      1.25    2103.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:23  377172.2      1.25    2103.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:24  377176.8      1.25    2103.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377186.0      1.25    2103.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:24  377186.0      1.25    2103.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:24  377186.0      1.25    2103.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:24  377195.2      1.25    2099.9     557.7 top_buffer_stage1/alu_and_buffer1/buf_14_reg[33]/D     -0.28
    0:01:24  377195.2      1.25    2099.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377204.4      1.25    2099.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[13]/D     -0.28
    0:01:24  377205.4      1.25    2099.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377205.4      1.25    2099.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.28
    0:01:24  377205.4      1.25    2097.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.28
    0:01:24  377205.4      1.25    2096.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.28
    0:01:24  377201.7      1.25    2096.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377207.2      1.25    2096.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377211.8      1.25    2096.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377223.8      1.25    2093.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_6_reg[13]/D     -0.28
    0:01:24  377227.5      1.25    2093.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377239.5      1.25    2093.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377239.5      1.25    2093.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:24  377265.3      1.25    2082.6     557.7 top_buffer_stage1/alu_and_buffer1/buf_16_reg[20]/D     -0.28
    0:01:24  377265.3      1.25    2082.6     557.7 top_buffer_stage1/alu_and_buffer1/buf_16_reg[20]/D     -0.28
    0:01:24  377265.3      1.25    2082.6     557.7 top_buffer_stage1/alu_and_buffer1/buf_16_reg[20]/D     -0.28
    0:01:24  377265.3      1.25    2082.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.28
    0:01:25  377268.9      1.25    2082.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377274.5      1.25    2082.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377274.5      1.25    2082.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377283.7      1.25    2082.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377292.0      1.25    2082.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377290.1      1.25    2082.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377293.8      1.25    2082.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377293.8      1.25    2082.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377303.0      1.25    2081.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377303.0      1.24    2081.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377301.2      1.24    2081.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377297.5      1.24    2080.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377318.7      1.24    2080.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377319.6      1.24    2080.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377323.3      1.24    2080.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377323.3      1.24    2080.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377328.8      1.24    2080.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:25  377329.8      1.24    2080.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[6]/D     -0.28
    0:01:25  377328.8      1.24    2080.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377328.8      1.24    2080.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377328.8      1.24    2080.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377314.1      1.24    2080.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377317.8      1.24    2079.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377327.9      1.24    2079.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377332.5      1.24    2079.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377332.5      1.24    2079.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377331.6      1.24    2079.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377336.2      1.24    2079.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377336.2      1.24    2079.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377345.4      1.24    2079.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377345.4      1.24    2078.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377334.4      1.24    2078.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377351.0      1.24    2078.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377351.0      1.24    2078.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377351.0      1.24    2078.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377351.0      1.24    2078.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377351.0      1.24    2078.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:26  377351.0      1.24    2077.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377358.3      1.24    2077.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377360.2      1.24    2077.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377361.1      1.24    2077.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377392.4      1.23    2065.8     557.7 top_buffer_stage1/alu_and_buffer1/buf_7_reg[28]/D     -0.28
    0:01:27  377396.1      1.23    2065.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377396.1      1.23    2065.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377399.8      1.23    2065.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377403.5      1.23    2065.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377403.5      1.23    2065.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377406.3      1.23    2065.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377409.0      1.23    2065.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377412.7      1.23    2065.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377425.6      1.23    2065.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_15_reg[16]/D     -0.28
    0:01:27  377425.6      1.23    2065.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377426.5      1.23    2065.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.28
    0:01:27  377421.9      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[12]/D     -0.42
    0:01:27  377419.2      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[4]/D     -0.42
    0:01:27  377420.1      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:27  377420.1      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:27  377423.8      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.42
    0:01:27  377423.8      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.42
    0:01:28  377422.9      1.23    2065.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377422.9      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377432.1      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377432.1      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377432.1      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377433.0      1.23    2065.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377427.5      1.23    2064.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377421.9      1.23    2064.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377417.3      1.23    2064.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377425.6      1.23    2064.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.42
    0:01:28  377428.4      1.23    2064.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.42
    0:01:28  377433.9      1.23    2064.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[14]/D     -0.44
    0:01:28  377439.4      1.23    2061.1     557.7 top_buffer_stage1/alu_and_buffer1/buf_6_reg[33]/D     -0.44
    0:01:28  377433.9      1.23    2061.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.44
    0:01:28  377429.3      1.23    2061.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.44
    0:01:28  377429.3      1.23    2060.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.44
    0:01:28  377429.3      1.23    2060.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.44
    0:01:28  377429.3      1.23    2060.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.44
    0:01:28  377433.9      1.23    2060.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[11]/D     -0.44
    0:01:28  377433.9      1.23    2060.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.44
    0:01:29  377439.4      1.23    2060.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[4]/D     -0.44
    0:01:29  377439.4      1.23    2060.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.44
    0:01:29  377439.4      1.23    2060.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.44
    0:01:29  377441.3      1.23    2060.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.44
    0:01:29  377438.5      1.23    2060.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.44
    0:01:29  377438.5      1.23    2060.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[8]/D     -0.44
    0:01:29  377443.1      1.23    2060.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.44
    0:01:29  377443.1      1.23    2060.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.44
    0:01:29  377441.3      1.23    2060.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.44
    0:01:29  377446.8      1.22    2060.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.44
    0:01:29  377445.9      1.22    2060.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.44
    0:01:29  377461.6      1.22    2059.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[9]/D     -0.44
    0:01:29  377461.6      1.22    2059.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.44
    0:01:29  377461.6      1.22    2059.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.44
    0:01:29  377461.6      1.22    2059.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.44
    0:01:29  377461.6      1.22    2059.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.44
    0:01:29  377461.6      1.22    2059.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.44
    0:01:29  377470.8      1.22    2059.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.44
    0:01:29  377476.3      1.22    2060.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.44
    0:01:29  377477.2      1.22    2060.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.44
    0:01:29  377482.8      1.22    2060.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[12]/D     -0.44
    0:01:29  377482.8      1.22    2060.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[2]/D     -0.44
    0:01:29  377484.6      1.22    2059.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.44
    0:01:29  377484.6      1.22    2059.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.44
    0:01:29  377484.6      1.22    2059.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.44
    0:01:29  377481.8      1.22    2059.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.44
    0:01:29  377481.8      1.22    2059.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.44
    0:01:29  377492.0      1.22    2059.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[15]/D     -0.44
    0:01:30  377492.9      1.22    2059.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.44
    0:01:30  377492.9      1.22    2059.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[19]/D     -0.44
    0:01:30  377497.5      1.22    2059.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[4]/D     -0.44
    0:01:30  377497.5      1.22    2059.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[4]/D     -0.44
    0:01:30  377479.1      1.22    2058.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[11]/D     -0.44
    0:01:30  377484.6      1.22    2058.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_24_reg[34]/D     -0.44
    0:01:30  377488.3      1.22    2058.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[17]/D     -0.44
    0:01:30  377488.3      1.22    2058.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[17]/D     -0.44
    0:01:30  377493.8      1.22    2058.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[13]/D     -0.44
    0:01:30  377493.8      1.22    2058.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[13]/D     -0.44
    0:01:30  377493.8      1.22    2058.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[13]/D     -0.44
    0:01:30  377493.8      1.22    2058.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[0]/D     -0.44
    0:01:30  377506.7      1.22    2057.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[11]/D     -0.44
    0:01:30  377503.0      1.22    2057.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[13]/D     -0.44
    0:01:30  377509.5      1.22    2057.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[19]/D     -0.44
    0:01:30  377506.7      1.22    2057.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.44
    0:01:30  377512.2      1.22    2057.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.44
    0:01:30  377521.5      1.22    2057.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.44
    0:01:30  377527.0      1.22    2056.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[11]/D     -0.44
    0:01:30  377531.6      1.22    2056.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[17]/D     -0.44
    0:01:30  377531.6      1.22    2056.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[17]/D     -0.44
    0:01:30  377535.3      1.22    2056.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:30  377545.4      1.22    2056.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[19]/D     -0.45
    0:01:30  377549.1      1.22    2056.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[4]/D     -0.45
    0:01:30  377549.1      1.22    2056.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[4]/D     -0.45
    0:01:30  377549.1      1.22    2056.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[4]/D     -0.45
    0:01:30  377561.1      1.22    2055.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_19_reg[24]/D     -0.45
    0:01:30  377557.4      1.22    2055.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:30  377564.8      1.22    2055.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[5]/D     -0.45
    0:01:30  377564.8      1.22    2055.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[5]/D     -0.45
    0:01:30  377564.8      1.22    2055.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[5]/D     -0.45
    0:01:30  377567.5      1.21    2055.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.45
    0:01:30  377555.6      1.21    2055.2     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.45
    0:01:30  377558.3      1.21    2055.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.45
    0:01:30  377567.5      1.21    2055.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.45
    0:01:30  377573.1      1.21    2054.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[1]/D     -0.45
    0:01:30  377573.1      1.21    2054.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[1]/D     -0.45
    0:01:30  377573.1      1.21    2054.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[1]/D     -0.45
    0:01:31  377576.8      1.21    2054.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.45
    0:01:31  377574.0      1.21    2054.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:31  377562.0      1.21    2054.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:31  377562.0      1.21    2054.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:31  377562.0      1.21    2054.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:31  377573.1      1.21    2054.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[19]/D     -0.45
    0:01:31  377568.5      1.21    2054.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.45
    0:01:31  377572.2      1.21    2054.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:31  377572.2      1.21    2054.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:31  377577.7      1.21    2054.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:31  377576.8      1.21    2054.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:31  377569.4      1.21    2054.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:31  377579.5      1.21    2054.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:31  377581.4      1.21    2054.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:31  377581.4      1.21    2054.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.45
    0:01:31  377581.4      1.21    2054.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:31  377585.1      1.21    2054.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:31  377594.3      1.21    2054.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:31  377594.3      1.21    2054.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:31  377594.3      1.21    2054.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:31  377595.2      1.21    2053.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[14]/D     -0.45
    0:01:31  377596.1      1.21    2053.9     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.45
    0:01:31  377608.1      1.21    2053.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:31  377617.3      1.21    2053.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:31  377618.2      1.21    2053.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.45
    0:01:32  377623.8      1.21    2053.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:32  377623.8      1.21    2053.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:32  377623.8      1.21    2053.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:32  377633.0      1.21    2053.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:32  377628.4      1.21    2053.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377636.7      1.21    2053.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377634.8      1.21    2053.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:32  377637.6      1.21    2053.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377636.7      1.21    2053.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:32  377663.4      1.21    2040.2     557.7 top_buffer_stage1/alu_and_buffer1/buf_28_reg[15]/D     -0.45
    0:01:32  377663.4      1.21    2040.2     557.7 top_buffer_stage1/alu_and_buffer1/buf_28_reg[15]/D     -0.45
    0:01:32  377663.4      1.21    2040.2     557.7 top_buffer_stage1/alu_and_buffer1/buf_28_reg[15]/D     -0.45
    0:01:32  377664.3      1.21    2040.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377669.8      1.21    2040.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377680.0      1.21    2040.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377685.5      1.21    2039.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:32  377678.1      1.21    2039.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:32  377680.0      1.21    2039.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377680.9      1.21    2038.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:32  377689.2      1.21    2038.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377709.5      1.21    2038.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:32  377709.5      1.21    2038.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:32  377708.5      1.21    2038.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:32  377709.5      1.21    2038.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:33  377706.7      1.21    2038.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:33  377706.7      1.21    2038.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:33  377706.7      1.21    2038.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[2]/D     -0.45
    0:01:33  377706.7      1.21    2038.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[2]/D     -0.45
    0:01:33  377706.7      1.21    2038.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[2]/D     -0.45
    0:01:33  377701.2      1.21    2037.8     557.7 top_buffer_stage1/alu_and_buffer1/buf_27_reg[36]/D     -0.45
    0:01:33  377711.3      1.21    2037.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:33  377714.1      1.21    2037.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:33  377722.4      1.21    2037.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.45
    0:01:33  377714.1      1.21    2037.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.45
    0:01:33  377705.8      1.21    2037.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[19]/D     -0.45
    0:01:33  377700.3      1.21    2037.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.45
    0:01:33  377703.9      1.21    2037.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.45
    0:01:33  377703.9      1.21    2037.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.45
    0:01:33  377703.9      1.21    2037.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.45
    0:01:33  377690.1      1.21    2037.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:33  377690.1      1.21    2036.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:33  377690.1      1.21    2036.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:33  377690.1      1.21    2036.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:34  377690.1      1.21    2036.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.45
    0:01:34  377700.3      1.21    2036.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.45
    0:01:34  377703.0      1.21    2036.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:34  377703.0      1.21    2036.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:34  377698.4      1.21    2036.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[14]/D     -0.45
    0:01:34  377702.1      1.21    2036.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:34  377712.2      1.21    2036.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:35  377712.2      1.21    2036.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:35  377715.9      1.21    2036.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:35  377716.8      1.20    2036.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:35  377724.2      1.20    2036.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:35  377697.5      1.20    2036.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:35  377697.5      1.20    2036.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:35  377697.5      1.20    2036.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:35  377697.5      1.20    2035.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:35  377703.0      1.20    2035.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:36  377706.7      1.20    2035.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:36  377706.7      1.20    2035.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:36  377715.9      1.20    2035.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:36  377715.9      1.20    2035.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:36  377715.9      1.20    2035.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:36  377716.8      1.20    2035.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.45
    0:01:36  377716.8      1.20    2035.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[4]/D     -0.45
    0:01:36  377720.5      1.20    2035.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[21]/D     -0.45
    0:01:37  377715.0      1.20    2035.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377703.0      1.20    2034.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377703.0      1.20    2034.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377700.3      1.20    2034.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377703.0      1.20    2034.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377703.0      1.20    2034.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377705.8      1.20    2034.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377711.3      1.20    2034.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377724.2      1.20    2034.2     557.7 top_buffer_stage1/alu_and_buffer1/buf_27_reg[34]/D     -0.45
    0:01:37  377724.2      1.20    2033.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377724.2      1.20    2033.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:37  377733.4      1.20    2033.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:38  377737.1      1.20    2033.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:38  377748.2      1.20    2033.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:38  377748.2      1.20    2033.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:38  377748.2      1.20    2033.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:38  377743.6      1.20    2033.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377743.6      1.20    2033.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377743.6      1.20    2033.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377743.6      1.20    2033.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377760.2      1.20    2033.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377760.2      1.20    2033.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377759.2      1.20    2032.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377777.7      1.20    2032.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377797.0      1.20    2027.9     557.7 top_buffer_stage1/alu_and_buffer1/buf_25_reg[32]/D     -0.45
    0:01:39  377823.7      1.20    2027.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377832.0      1.20    2027.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:39  377836.6      1.20    2020.4     557.7 top_buffer_stage1/alu_and_buffer1/buf_2_reg[22]/D     -0.45
    0:01:40  377832.0      1.20    2020.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:40  377834.8      1.20    2020.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:40  377841.3      1.20    2019.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:40  377846.8      1.20    2019.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:40  377846.8      1.20    2019.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:40  377847.7      1.20    2019.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:40  377847.7      1.20    2019.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:41  377821.0      1.20    2019.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:41  377821.0      1.20    2019.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:41  377821.0      1.20    2019.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:41  377824.7      1.20    2019.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377825.6      1.20    2019.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377825.6      1.20    2019.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377825.6      1.20    2019.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377812.7      1.20    2019.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377816.4      1.20    2019.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377833.0      1.20    2016.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_16_reg[20]/D     -0.45
    0:01:42  377833.9      1.20    2016.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377846.8      1.20    2016.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377846.8      1.20    2016.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:42  377855.1      1.20    2016.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[10]/D     -0.45
    0:01:43  377839.4      1.20    2016.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:43  377840.3      1.20    2016.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[24]/D     -0.45
    0:01:43  377813.6      1.20    2016.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:43  377813.6      1.20    2016.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:43  377813.6      1.20    2016.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:43  377809.0      1.20    2016.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[7]/D     -0.45
    0:01:44  377809.0      1.19    2016.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:45  377824.7      1.19    2015.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[24]/D     -0.45
    0:01:45  377827.4      1.19    2015.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:46  377831.1      1.19    2015.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:46  377833.9      1.19    2015.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:46  377833.9      1.19    2015.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:46  377833.9      1.19    2015.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:46  377833.9      1.19    2015.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:46  377833.9      1.19    2015.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:46  377837.6      1.19    2015.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:46  377837.6      1.19    2015.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:47  377849.6      1.19    2015.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[14]/D     -0.45
    0:01:47  377844.0      1.19    2014.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:47  377844.0      1.19    2014.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:47  377855.1      1.19    2014.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:47  377861.5      1.19    2014.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:47  377862.5      1.19    2014.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:48  377874.4      1.19    2014.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:48  377872.6      1.19    2014.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[14]/D     -0.45
    0:01:48  377871.7      1.19    2014.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.45
    0:01:48  377871.7      1.19    2014.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[8]/D     -0.45
    0:01:48  377868.0      1.19    2014.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:48  377871.7      1.19    2013.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:48  377871.7      1.19    2013.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.45
    0:01:48  377871.7      1.19    2013.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.45
    0:01:48  377871.7      1.19    2013.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.45
    0:01:48  377874.4      1.19    2013.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.45
    0:01:48  377874.4      1.19    2013.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_3_reg[9]/D     -0.45
    0:01:48  377874.4      1.19    2013.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.45
    0:01:48  377879.0      1.19    2013.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.45
    0:01:48  377880.0      1.19    2013.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:48  377880.0      1.19    2013.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:48  377881.8      1.19    2013.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[18]/D     -0.45
    0:01:48  377881.8      1.19    2013.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_2_reg[16]/D     -0.45
    0:01:48  377878.1      1.19    2013.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:48  377887.3      1.19    2013.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_18_reg[34]/D     -0.45
    0:01:48  377887.3      1.19    2013.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377897.5      1.19    2012.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:49  377894.7      1.19    2012.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:49  377867.1      1.19    2012.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:49  377867.1      1.19    2012.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[11]/D     -0.45
    0:01:49  377864.3      1.19    2012.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377864.3      1.19    2012.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377859.7      1.19    2012.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[11]/D     -0.45
    0:01:49  377859.7      1.19    2012.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377859.7      1.19    2012.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377859.7      1.19    2012.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377858.8      1.19    2012.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:49  377858.8      1.19    2012.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377858.8      1.19    2012.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377860.6      1.19    2012.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377878.1      1.19    2011.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:49  377878.1      1.19    2011.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:49  377878.1      1.19    2011.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:49  377891.0      1.19    2009.2     557.7 top_buffer_stage1/alu_and_buffer1/buf_0_reg[32]/D     -0.45
    0:01:49  377891.0      1.19    2009.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377891.0      1.19    2009.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:49  377891.0      1.18    2009.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:50  377897.5      1.18    2009.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:50  377897.5      1.18    2009.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:50  377905.8      1.18    2008.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:50  377905.8      1.18    2008.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:50  377909.5      1.18    2008.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:50  377913.1      1.18    2008.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:50  377915.9      1.18    2008.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:50  377925.1      1.18    2003.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:50  377948.2      1.18    2003.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:50  377948.2      1.18    2003.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:50  377948.2      1.18    2003.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:50  377957.4      1.18    2002.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:50  377957.4      1.18    2002.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:50  377957.4      1.18    2002.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:50  377957.4      1.18    2002.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:50  377957.4      1.18    2002.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377958.3      1.18    2002.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377959.2      1.18    2002.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377970.3      1.18    2002.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377967.5      1.18    2001.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377967.5      1.18    2001.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377967.5      1.18    2001.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377975.8      1.18    1996.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_3_reg[24]/D     -0.45
    0:01:51  377975.8      1.18    1996.7     557.7 top_buffer_stage1/alu_and_buffer1/buf_3_reg[24]/D     -0.45
    0:01:51  377988.7      1.18    1991.9     557.7 top_buffer_stage1/alu_and_buffer1/buf_10_reg[34]/D     -0.45
    0:01:51  377985.9      1.18    1991.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377985.9      1.18    1991.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377980.4      1.18    1991.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377984.1      1.18    1992.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377984.1      1.18    1992.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377984.1      1.18    1991.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:51  377984.1      1.18    1991.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377995.2      1.18    1991.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377995.2      1.17    1991.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377995.2      1.17    1991.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:51  377995.2      1.17    1991.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  377998.9      1.17    1990.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  378002.5      1.17    1990.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  377977.7      1.17    1990.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:52  377977.7      1.17    1990.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:52  377991.5      1.17    1990.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  377991.5      1.17    1989.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  377987.8      1.17    1989.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  377978.6      1.17    1989.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  377975.8      1.17    1989.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  377979.5      1.17    1989.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  377996.1      1.17    1988.3     557.7 top_buffer_stage1/alu_and_buffer1/branch_7_reg[3]/D     -0.45
    0:01:52  378002.5      1.17    1986.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_9_reg[34]/D     -0.45
    0:01:52  377991.5      1.17    1986.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:52  378000.7      1.17    1986.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  378005.3      1.17    1986.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:52  378005.3      1.17    1986.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:52  378005.3      1.17    1986.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:52  378009.0      1.17    1985.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  378009.9      1.17    1985.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  378009.9      1.17    1985.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  378009.9      1.17    1985.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  378022.8      1.17    1984.4     557.7 top_buffer_stage1/alu_and_buffer1/buf_26_reg[33]/D     -0.45
    0:01:52  378027.4      1.17    1984.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  378027.4      1.17    1984.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  378031.1      1.17    1984.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:52  378032.0      1.17    1984.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378005.3      1.17    1983.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378005.3      1.17    1983.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378005.3      1.17    1983.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378015.4      1.17    1983.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_1_reg[37]/D     -0.45
    0:01:53  378014.5      1.17    1983.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378009.0      1.17    1982.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378009.9      1.17    1982.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378009.9      1.17    1982.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378009.9      1.17    1982.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378014.5      1.17    1982.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378023.7      1.17    1982.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378023.7      1.17    1982.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378023.7      1.17    1982.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378024.7      1.17    1981.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378037.6      1.17    1965.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_24_reg[33]/D     -0.45
    0:01:53  378037.6      1.17    1965.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378042.2      1.17    1964.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378043.1      1.17    1964.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:53  378057.8      1.16    1964.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:54  378063.4      1.16    1963.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:54  378066.1      1.16    1963.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:54  378071.7      1.16    1963.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:54  378077.2      1.16    1963.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.45
    0:01:54  378077.2      1.16    1963.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[18]/D     -0.45
    0:01:54  378063.4      1.16    1963.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:54  378063.4      1.16    1963.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[16]/D     -0.45
    0:01:54  378067.0      1.16    1963.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:54  378067.0      1.16    1963.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:54  378068.9      1.16    1963.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[20]/D     -0.45
    0:01:54  378066.1      1.16    1963.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:54  378059.7      1.16    1963.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[19]/D     -0.45
    0:01:54  378055.1      1.16    1963.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[12]/D     -0.45
    0:01:54  378066.1      1.16    1963.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.45
    0:01:54  378065.2      1.16    1963.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[5]/D     -0.45
    0:01:54  378069.8      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:54  378069.8      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:54  378075.3      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[6]/D     -0.45
    0:01:54  378075.3      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[21]/D     -0.45
    0:01:54  378064.3      1.16    1963.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.45
    0:01:54  378072.6      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:54  378072.6      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:54  378072.6      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[17]/D     -0.45
    0:01:54  378076.3      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.45
    0:01:54  378079.0      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.45
    0:01:54  378079.0      1.16    1962.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[22]/D     -0.45
    0:01:55  378079.0      1.16    1962.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[15]/D     -0.45
    0:01:55  378073.5      1.16    1962.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[24]/D     -0.45
    0:01:55  378066.1      1.16    1962.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[6]/D     -0.45
    0:01:55  378066.1      1.16    1962.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[6]/D     -0.45
    0:01:55  378066.1      1.16    1962.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[6]/D     -0.45
    0:01:55  378066.1      1.16    1962.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.45
    0:01:55  378066.1      1.16    1962.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.45
    0:01:55  378066.1      1.16    1962.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_13_reg[6]/D     -0.45
    0:01:55  378069.8      1.16    1962.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_7_reg[15]/D     -0.45
    0:01:55  378075.3      1.16    1961.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[2]/D     -0.45
    0:01:55  378075.3      1.16    1961.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:55  378075.3      1.16    1961.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.45
    0:01:55  378094.7      1.16    1939.3     557.7 top_buffer_stage1/alu_and_buffer1/buf_21_reg[33]/D     -0.45
    0:01:56  378090.1      1.16    1939.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[17]/D     -0.45
    0:01:56  378095.6      1.16    1937.6     557.7 top_buffer_stage1/alu_and_buffer1/buf_1_reg[37]/D     -0.45
    0:01:56  378105.8      1.16    1937.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_8_reg[13]/D     -0.46
    0:01:56  378101.1      1.16    1937.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[21]/D     -0.46
    0:01:56  378098.4      1.16    1937.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:56  378098.4      1.16    1937.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_0_reg[13]/D     -0.46
    0:01:56  378092.9      1.16    1937.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[10]/D     -0.46
    0:01:56  378095.6      1.16    1936.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:56  378099.3      1.16    1936.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.46
    0:01:56  378099.3      1.16    1936.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.46
    0:01:56  378099.3      1.16    1936.8     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.46
    0:01:56  378102.1      1.16    1936.2     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:56  378099.3      1.16    1936.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:56  378102.1      1.16    1935.6     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:56  378105.8      1.16    1935.6     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:56  378105.8      1.16    1935.6     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:56  378113.1      1.16    1925.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_11_reg[31]/D     -0.46
    0:01:56  378113.1      1.16    1925.0     557.7 top_buffer_stage1/alu_and_buffer1/buf_11_reg[31]/D     -0.46
    0:01:57  378116.8      1.16    1925.2     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:57  378116.8      1.16    1924.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:57  378119.6      1.16    1924.8     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378119.6      1.16    1924.7     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378125.1      1.15    1924.4     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378118.7      1.15    1924.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:57  378124.2      1.15    1923.9     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378124.2      1.15    1923.9     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378124.2      1.15    1923.9     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378127.0      1.15    1923.6     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378127.0      1.15    1923.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:57  378127.9      1.15    1923.3     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378131.6      1.15    1923.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:57  378131.6      1.15    1923.1     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378132.5      1.15    1923.0     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378139.9      1.15    1923.0     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378143.5      1.15    1923.0     557.7 stage1/all_checker1/raw_history/reg_lut_reg[11]/D     -0.46
    0:01:57  378127.9      1.15    1922.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_14_reg[6]/D     -0.46
    0:01:58  378133.4      1.15    1922.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[18]/D     -0.46
    0:01:58  378130.6      1.15    1922.3     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.46
    0:01:58  378140.8      1.15    1921.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.46
    0:01:58  378140.8      1.15    1921.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.46
    0:01:58  378146.3      1.15    1921.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.46
    0:01:58  378151.8      1.15    1921.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.46
    0:01:58  378151.8      1.15    1921.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.46
    0:01:58  378147.2      1.15    1921.7     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[22]/D     -0.46
    0:01:58  378162.9      1.15    1921.6     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_11_reg[23]/D     -0.46
    0:01:58  378162.9      1.15    1921.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_9_reg[14]/D     -0.46
    0:01:58  378165.7      1.15    1921.4     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[23]/D     -0.46
    0:01:58  378165.7      1.15    1921.5     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[18]/D     -0.46
    0:01:58  378171.2      1.15    1921.1     557.7 top_buffer_stage1/alu_and_buffer1/buf_20_reg[34]/D     -0.46
    0:01:58  378168.4      1.15    1921.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_10_reg[3]/D     -0.46
    0:01:58  378162.9      1.15    1921.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.46
    0:01:58  378187.8      1.15    1921.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_6_reg[7]/D     -0.46
    0:01:58  378190.5      1.15    1921.1     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_5_reg[19]/D     -0.46
    0:01:58  378185.9      1.15    1921.0     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_4_reg[13]/D     -0.46
    0:01:58  378186.9      1.15    1920.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_1_reg[14]/D     -0.46
    0:01:58  378184.1      1.15    1920.9     557.7 stage1/pre_calculation_and_queue1/instruction_queue1/entry_12_reg[5]/D     -0.46

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:59  378174.0      1.15    1920.9     557.7                               -0.46

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:33:12 2012
****************************************
Std cell utilization: 72.37%  (410345/(567009-0))
(Non-fixed + Fixed)
Std cell utilization: 72.35%  (409957/(567009-388))
(Non-fixed only)
Chip area:            567009   sites, bbox (30.00 30.00 752.88 752.88) um
Std cell area:        410345   sites, (non-fixed:409957 fixed:388)
                      37319    cells, (non-fixed:37289  fixed:30)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      388      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       95 
Avg. std cell width:  5.11 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 251)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:33:12 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 4358 (out of 37289) illegal cells need to be legalized.
Legalizing 4358 illegal cells...
Starting legalizer.
Warning: The following cells were placed more than 5 rows (14.400 um)
	from legal locations:
  Cell: top_buffer_stage1/U18602 (DELLN2X2)
    Input Location: (9.676 626.912)
    Legal Location: (30.000 626.160)
    Displacement to legal location: 20.338 um (7.06 rows)
  Cell: top_buffer_stage1/U18621 (DELLN2X2)
    Input Location: (12.556 316.072)
    Legal Location: (30.000 315.120)
    Displacement to legal location: 17.470 um (6.07 rows)
  Cell: top_buffer_stage1/U18605 (DELLN2X2)
    Input Location: (12.556 594.512)
    Legal Location: (30.000 594.480)
    Displacement to legal location: 17.444 um (6.06 rows)
  Cell: top_buffer_stage1/U18607 (DELLN2X2)
    Input Location: (15.436 538.432)
    Legal Location: (30.000 539.760)
    Displacement to legal location: 14.624 um (5.08 rows)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:33:15 2012
****************************************

avg cell displacement:    1.072 um ( 0.37 row height)
max cell displacement:   20.646 um ( 7.17 row height)
std deviation:            1.169 um ( 0.41 row height)
number of cell moved:      5445 cells (out of 37289 cells)

Largest displacement cells:
  Cell: top_buffer_stage1/U18602 (DELLN2X2)
    Input location: (9.676 626.912)
    Legal location: (30.000 623.280)
    Displacement: 20.646 um, e.g. 7.17 row height.
  Cell: top_buffer_stage1/U18605 (DELLN2X2)
    Input location: (12.556 594.512)
    Legal location: (30.000 591.600)
    Displacement: 17.685 um, e.g. 6.14 row height.
  Cell: top_buffer_stage1/U18621 (DELLN2X2)
    Input location: (12.556 316.072)
    Legal location: (30.000 315.120)
    Displacement: 17.470 um, e.g. 6.07 row height.
  Cell: top_buffer_stage1/U18607 (DELLN2X2)
    Input location: (15.436 538.432)
    Legal location: (30.000 542.640)
    Displacement: 15.160 um, e.g. 5.26 row height.
  Cell: top_buffer_stage1/U18606 (DELLN2X2)
    Input location: (16.076 589.072)
    Legal location: (30.000 585.840)
    Displacement: 14.294 um, e.g. 4.96 row height.
  Cell: top_buffer_stage1/U18608 (DELLN2X2)
    Input location: (17.676 549.312)
    Legal location: (30.000 545.520)
    Displacement: 12.894 um, e.g. 4.48 row height.
  Cell: U551 (NBUFFX2)
    Input location: (17.380 447.165)
    Legal location: (30.000 444.720)
    Displacement: 12.855 um, e.g. 4.46 row height.
  Cell: top_buffer_stage1/U18603 (DELLN2X2)
    Input location: (18.316 640.992)
    Legal location: (30.000 643.440)
    Displacement: 11.938 um, e.g. 4.15 row height.
  Cell: top_buffer_stage1/U18612 (DELLN2X2)
    Input location: (18.316 482.792)
    Legal location: (30.000 482.160)
    Displacement: 11.701 um, e.g. 4.06 row height.
  Cell: top_buffer_stage1/U18609 (DELLN2X2)
    Input location: (18.956 529.472)
    Legal location: (30.000 528.240)
    Displacement: 11.113 um, e.g. 3.86 row height.

Total 11 cells has large displacement (e.g. > 8.640 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(782880,782880). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(782880,782880). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
Successfully merge 26 nets of total 26 nets.
Updating the database ...
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
Warning: Skip net: load_data[0]. Intended break point is too far away from legalized cell location. Current distance 21080 is more than 20000. (ZRT-477)
Split 486 nets of total 489 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Thu Dec 20 07:33:26 2012
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Thu Dec 20 07:33:27 2012

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Extraction] Stage (MB): Used   63  Alloctr   62  Proc    0 
[ECO: Extraction] Total (MB): Used   64  Alloctr   72  Proc  728 
Num of eco nets = 38859
Num of open eco nets = 9286
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used   69  Alloctr   68  Proc    0 
[ECO: Init] Total (MB): Used   69  Alloctr   77  Proc  728 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   70  Alloctr   77  Proc  728 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,782.88,782.88)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 0.90
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   80  Alloctr   88  Proc  728 
Net statistics:
Total number of nets     = 38859
Number of nets to route  = 9286
Number of single or zero port nets = 37
8992 nets are partially connected,
 of which 8992 are detail routed and 0 are global routed.
29536 nets are fully connected,
 of which 29536 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used   90  Alloctr   97  Proc  728 
Average gCell capacity  2.17	 on layer (1)	 M1
Average gCell capacity  9.02	 on layer (2)	 M2
Average gCell capacity  9.02	 on layer (3)	 M3
Average gCell capacity  9.02	 on layer (4)	 M4
Average gCell capacity  9.02	 on layer (5)	 M5
Average gCell capacity  9.02	 on layer (6)	 M6
Average gCell capacity  9.02	 on layer (7)	 M7
Average gCell capacity  8.64	 on layer (8)	 M8
Average gCell capacity  2.85	 on layer (9)	 M9
Average number of tracks per gCell 9.03	 on layer (1)	 M1
Average number of tracks per gCell 9.03	 on layer (2)	 M2
Average number of tracks per gCell 9.03	 on layer (3)	 M3
Average number of tracks per gCell 9.03	 on layer (4)	 M4
Average number of tracks per gCell 9.03	 on layer (5)	 M5
Average number of tracks per gCell 9.03	 on layer (6)	 M6
Average number of tracks per gCell 9.03	 on layer (7)	 M7
Average number of tracks per gCell 9.03	 on layer (8)	 M8
Average number of tracks per gCell 3.21	 on layer (9)	 M9
Number of gCells = 660969
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Build Congestion map] Total (MB): Used   90  Alloctr   98  Proc  730 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   19  Alloctr   18  Proc    3 
[End of Build Data] Total (MB): Used   96  Alloctr  103  Proc  732 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Initial Routing] Total (MB): Used   97  Alloctr  103  Proc  736 
Initial. Routing result:
Initial. Both Dirs: Overflow =   174 Max = 5 GRCs =   216 (0.15%)
Initial. H routing: Overflow =   146 Max = 2 (GRCs =  5) GRCs =   181 (0.24%)
Initial. V routing: Overflow =    27 Max = 5 (GRCs =  1) GRCs =    35 (0.05%)
Initial. M1         Overflow =    14 Max = 1 (GRCs = 13) GRCs =    15 (0.02%)
Initial. M2         Overflow =    18 Max = 5 (GRCs =  1) GRCs =    23 (0.03%)
Initial. M3         Overflow =   132 Max = 2 (GRCs =  5) GRCs =   166 (0.22%)
Initial. M4         Overflow =     8 Max = 1 (GRCs =  4) GRCs =    12 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.1 2.51 0.68 0.43 0.01 0.10 0.01 0.00 0.00 0.00 0.13 0.00 0.00 0.02
M2       11.8 7.57 13.5 21.0 21.9 14.9 6.76 1.89 0.36 0.00 0.03 0.01 0.00 0.00
M3       10.2 5.42 5.09 9.89 15.8 19.9 17.3 10.8 4.25 0.00 1.05 0.11 0.01 0.00
M4       20.1 11.1 12.3 15.4 15.8 13.0 7.86 3.30 0.81 0.00 0.11 0.01 0.00 0.00
M5       28.5 13.9 15.2 16.3 13.9 8.22 2.89 0.70 0.13 0.00 0.00 0.00 0.00 0.00
M6       60.8 21.5 12.0 4.25 1.04 0.29 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       75.4 14.4 6.57 2.55 0.83 0.15 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.65 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.3 0.00 0.14 0.49 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.5 8.79 7.30 7.83 7.72 6.30 3.89 1.86 0.62 0.00 0.15 0.01 0.00 0.00


Initial. 4(0.0 %) of nets did not connect.
Initial. Total Wire Length = 44042.88
Initial. Layer M1 wire length = 210.26
Initial. Layer M2 wire length = 18001.51
Initial. Layer M3 wire length = 20923.53
Initial. Layer M4 wire length = 1591.28
Initial. Layer M5 wire length = 2087.00
Initial. Layer M6 wire length = 594.95
Initial. Layer M7 wire length = 614.28
Initial. Layer M8 wire length = 20.08
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 12767
Initial. Via VIA12C count = 6769
Initial. Via VIA23C count = 5462
Initial. Via VIA34C count = 295
Initial. Via VIA45C count = 175
Initial. Via VIA56C count = 42
Initial. Via VIA67C count = 22
Initial. Via VIA78C count = 2
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   97  Alloctr  104  Proc  736 
phase1. Routing result:
phase1. Both Dirs: Overflow =   129 Max = 5 GRCs =   160 (0.11%)
phase1. H routing: Overflow =   103 Max = 2 (GRCs =  3) GRCs =   133 (0.18%)
phase1. V routing: Overflow =    25 Max = 5 (GRCs =  1) GRCs =    27 (0.04%)
phase1. M1         Overflow =    11 Max = 1 (GRCs = 10) GRCs =    12 (0.02%)
phase1. M2         Overflow =    18 Max = 5 (GRCs =  1) GRCs =    17 (0.02%)
phase1. M3         Overflow =    92 Max = 2 (GRCs =  3) GRCs =   121 (0.16%)
phase1. M4         Overflow =     7 Max = 1 (GRCs =  3) GRCs =    10 (0.01%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.1 2.51 0.68 0.43 0.01 0.10 0.01 0.00 0.00 0.00 0.13 0.00 0.00 0.01
M2       11.8 7.77 14.0 21.3 21.8 14.6 6.43 1.71 0.32 0.00 0.02 0.00 0.00 0.00
M3       10.2 5.46 5.25 10.2 16.2 20.0 17.2 10.3 3.92 0.00 0.90 0.08 0.00 0.00
M4       20.1 11.1 12.3 15.4 15.8 13.0 7.83 3.24 0.80 0.00 0.11 0.00 0.00 0.00
M5       28.3 13.7 15.2 16.5 14.0 8.21 2.92 0.70 0.12 0.00 0.01 0.00 0.00 0.00
M6       60.7 21.4 12.1 4.34 1.07 0.30 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       75.1 14.7 6.59 2.55 0.83 0.15 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.63 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.3 0.00 0.14 0.49 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.4 8.83 7.38 7.93 7.77 6.28 3.84 1.78 0.57 0.00 0.13 0.01 0.00 0.00


phase1. 4(0.0 %) of nets did not connect.
phase1. Total Wire Length = 44223.08
phase1. Layer M1 wire length = 236.57
phase1. Layer M2 wire length = 16736.04
phase1. Layer M3 wire length = 17939.48
phase1. Layer M4 wire length = 1929.28
phase1. Layer M5 wire length = 4420.77
phase1. Layer M6 wire length = 1548.82
phase1. Layer M7 wire length = 1412.14
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 13113
phase1. Via VIA12C count = 6751
phase1. Via VIA23C count = 5455
phase1. Via VIA34C count = 443
phase1. Via VIA45C count = 330
phase1. Via VIA56C count = 88
phase1. Via VIA67C count = 46
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   97  Alloctr  104  Proc  736 
phase2. Routing result:
phase2. Both Dirs: Overflow =   123 Max = 5 GRCs =   153 (0.10%)
phase2. H routing: Overflow =    97 Max = 2 (GRCs =  2) GRCs =   125 (0.17%)
phase2. V routing: Overflow =    26 Max = 5 (GRCs =  1) GRCs =    28 (0.04%)
phase2. M1         Overflow =    11 Max = 1 (GRCs = 10) GRCs =    12 (0.02%)
phase2. M2         Overflow =    19 Max = 5 (GRCs =  1) GRCs =    18 (0.02%)
phase2. M3         Overflow =    86 Max = 2 (GRCs =  2) GRCs =   113 (0.15%)
phase2. M4         Overflow =     7 Max = 1 (GRCs =  3) GRCs =    10 (0.01%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.1 2.51 0.68 0.43 0.01 0.10 0.01 0.00 0.00 0.00 0.13 0.00 0.00 0.01
M2       11.8 7.80 13.9 21.3 21.8 14.6 6.41 1.72 0.32 0.00 0.02 0.00 0.00 0.00
M3       10.2 5.46 5.26 10.2 16.2 20.0 17.2 10.3 3.92 0.00 0.89 0.07 0.00 0.00
M4       20.1 11.1 12.3 15.4 15.8 13.0 7.83 3.24 0.80 0.00 0.11 0.00 0.00 0.00
M5       28.4 13.7 15.2 16.5 14.0 8.21 2.92 0.70 0.12 0.00 0.01 0.00 0.00 0.00
M6       60.7 21.4 12.1 4.34 1.07 0.30 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       75.1 14.7 6.59 2.55 0.83 0.15 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.63 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.3 0.00 0.14 0.49 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.4 8.83 7.38 7.94 7.77 6.28 3.84 1.78 0.57 0.00 0.13 0.01 0.00 0.00


phase2. 4(0.0 %) of nets did not connect.
phase2. Total Wire Length = 44219.79
phase2. Layer M1 wire length = 236.57
phase2. Layer M2 wire length = 16740.13
phase2. Layer M3 wire length = 17925.40
phase2. Layer M4 wire length = 1927.59
phase2. Layer M5 wire length = 4429.14
phase2. Layer M6 wire length = 1548.82
phase2. Layer M7 wire length = 1412.14
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 13116
phase2. Via VIA12C count = 6751
phase2. Via VIA23C count = 5458
phase2. Via VIA34C count = 443
phase2. Via VIA45C count = 330
phase2. Via VIA56C count = 88
phase2. Via VIA67C count = 46
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   97  Alloctr  104  Proc  736 
phase3. Routing result:
phase3. Both Dirs: Overflow =   123 Max = 5 GRCs =   153 (0.10%)
phase3. H routing: Overflow =    97 Max = 2 (GRCs =  2) GRCs =   125 (0.17%)
phase3. V routing: Overflow =    26 Max = 5 (GRCs =  1) GRCs =    28 (0.04%)
phase3. M1         Overflow =    11 Max = 1 (GRCs = 10) GRCs =    12 (0.02%)
phase3. M2         Overflow =    19 Max = 5 (GRCs =  1) GRCs =    18 (0.02%)
phase3. M3         Overflow =    86 Max = 2 (GRCs =  2) GRCs =   113 (0.15%)
phase3. M4         Overflow =     7 Max = 1 (GRCs =  3) GRCs =    10 (0.01%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.1 2.51 0.68 0.43 0.01 0.10 0.01 0.00 0.00 0.00 0.13 0.00 0.00 0.01
M2       11.8 7.81 14.0 21.3 21.8 14.6 6.41 1.72 0.32 0.00 0.02 0.00 0.00 0.00
M3       10.2 5.47 5.26 10.2 16.2 20.0 17.2 10.3 3.92 0.00 0.89 0.07 0.00 0.00
M4       20.1 11.1 12.3 15.3 15.8 13.0 7.83 3.24 0.80 0.00 0.11 0.00 0.00 0.00
M5       28.4 13.7 15.2 16.5 14.0 8.21 2.92 0.70 0.12 0.00 0.01 0.00 0.00 0.00
M6       60.7 21.4 12.1 4.34 1.07 0.30 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       75.1 14.7 6.59 2.55 0.83 0.15 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.63 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.3 0.00 0.14 0.49 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.4 8.84 7.38 7.94 7.76 6.28 3.84 1.78 0.57 0.00 0.13 0.01 0.00 0.00


phase3. 4(0.0 %) of nets did not connect.
phase3. Total Wire Length = 44219.79
phase3. Layer M1 wire length = 236.57
phase3. Layer M2 wire length = 16740.13
phase3. Layer M3 wire length = 17925.40
phase3. Layer M4 wire length = 1927.59
phase3. Layer M5 wire length = 4429.14
phase3. Layer M6 wire length = 1548.82
phase3. Layer M7 wire length = 1412.14
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 13116
phase3. Via VIA12C count = 6751
phase3. Via VIA23C count = 5458
phase3. Via VIA34C count = 443
phase3. Via VIA45C count = 330
phase3. Via VIA56C count = 88
phase3. Via VIA67C count = 46
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used   20  Alloctr   19  Proc    7 
[End of Whole Chip Routing] Total (MB): Used   97  Alloctr  104  Proc  736 

Congestion utilization per direction:
Average vertical track utilization   = 18.76 %
Peak    vertical track utilization   = 57.58 %
Average horizontal track utilization = 21.50 %
Peak    horizontal track utilization = 67.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used   96  Alloctr  103  Proc  736 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used   26  Alloctr   26  Proc    7 
[GR: Done] Total (MB): Used   96  Alloctr  103  Proc  736 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used    9  Alloctr    7  Proc    7 
[End of Global Routing] Total (MB): Used   79  Alloctr   85  Proc  736 
[ECO: GR] Elapsed real time: 0:00:11 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[ECO: GR] Stage (MB): Used   78  Alloctr   76  Proc    7 
[ECO: GR] Total (MB): Used   79  Alloctr   85  Proc  736 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used   81  Alloctr   87  Proc  736 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 27227 of 50704


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc   20 
[Track Assign: Iteration 0] Total (MB): Used   82  Alloctr   88  Proc  756 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:06 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc   20 
[Track Assign: Iteration 1] Total (MB): Used   82  Alloctr   88  Proc  756 

Number of wires with overlap after iteration 1 = 15185 of 34043


Wire length and via report:
---------------------------
Number of M1 wires: 8882 		 POLYCON: 0
Number of M2 wires: 14111 		 VIA12C: 19429
Number of M3 wires: 8983 		 VIA23C: 16249
Number of M4 wires: 996 		 VIA34C: 2793
Number of M5 wires: 868 		 VIA45C: 1821
Number of M6 wires: 86 		 VIA56C: 323
Number of M7 wires: 117 		 VIA67C: 227
Number of M8 wires: 0 		 VIA78C: 0
Number of M9 wires: 0 		 VIA89C: 0
Total number of wires: 34043 		 vias: 40842

Total M1 wire length: 3500.4
Total M2 wire length: 19366.5
Total M3 wire length: 21820.3
Total M4 wire length: 5563.9
Total M5 wire length: 7003.3
Total M6 wire length: 2073.0
Total M7 wire length: 1699.7
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 61027.1

Longest M1 wire length: 17.9
Longest M2 wire length: 251.5
Longest M3 wire length: 163.8
Longest M4 wire length: 109.4
Longest M5 wire length: 206.7
Longest M6 wire length: 197.8
Longest M7 wire length: 217.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:08 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Track Assign: Done] Stage (MB): Used   -1  Alloctr   -1  Proc   20 
[Track Assign: Done] Total (MB): Used   77  Alloctr   84  Proc  756 
[ECO: CDR] Elapsed real time: 0:00:20 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[ECO: CDR] Stage (MB): Used   77  Alloctr   74  Proc   27 
[ECO: CDR] Total (MB): Used   77  Alloctr   84  Proc  756 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

Total number of nets = 38859, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/729 Partitions, Violations =	2
Routed	3/729 Partitions, Violations =	0
Routed	6/729 Partitions, Violations =	15
Routed	9/729 Partitions, Violations =	32
Routed	12/729 Partitions, Violations =	60
Routed	15/729 Partitions, Violations =	39
Routed	18/729 Partitions, Violations =	38
Routed	21/729 Partitions, Violations =	62
Routed	24/729 Partitions, Violations =	60
Routed	27/729 Partitions, Violations =	45
Routed	30/729 Partitions, Violations =	47
Routed	33/729 Partitions, Violations =	51
Routed	36/729 Partitions, Violations =	64
Routed	39/729 Partitions, Violations =	66
Routed	42/729 Partitions, Violations =	59
Routed	45/729 Partitions, Violations =	49
Routed	48/729 Partitions, Violations =	74
Routed	51/729 Partitions, Violations =	80
Routed	54/729 Partitions, Violations =	83
Routed	57/729 Partitions, Violations =	96
Routed	60/729 Partitions, Violations =	66
Routed	63/729 Partitions, Violations =	76
Routed	66/729 Partitions, Violations =	76
Routed	69/729 Partitions, Violations =	113
Routed	72/729 Partitions, Violations =	108
Routed	75/729 Partitions, Violations =	100
Routed	78/729 Partitions, Violations =	102
Routed	81/729 Partitions, Violations =	63
Routed	84/729 Partitions, Violations =	84
Routed	87/729 Partitions, Violations =	99
Routed	90/729 Partitions, Violations =	95
Routed	93/729 Partitions, Violations =	94
Routed	96/729 Partitions, Violations =	88
Routed	99/729 Partitions, Violations =	67
Routed	102/729 Partitions, Violations =	70
Routed	105/729 Partitions, Violations =	79
Routed	108/729 Partitions, Violations =	85
Routed	111/729 Partitions, Violations =	78
Routed	114/729 Partitions, Violations =	80
Routed	117/729 Partitions, Violations =	78
Routed	120/729 Partitions, Violations =	69
Routed	123/729 Partitions, Violations =	66
Routed	126/729 Partitions, Violations =	68
Routed	129/729 Partitions, Violations =	91
Routed	132/729 Partitions, Violations =	91
Routed	135/729 Partitions, Violations =	91
Routed	138/729 Partitions, Violations =	122
Routed	141/729 Partitions, Violations =	114
Routed	144/729 Partitions, Violations =	98
Routed	147/729 Partitions, Violations =	108
Routed	150/729 Partitions, Violations =	121
Routed	153/729 Partitions, Violations =	91
Routed	156/729 Partitions, Violations =	101
Routed	159/729 Partitions, Violations =	144
Routed	162/729 Partitions, Violations =	104
Routed	165/729 Partitions, Violations =	102
Routed	168/729 Partitions, Violations =	95
Routed	171/729 Partitions, Violations =	92
Routed	174/729 Partitions, Violations =	103
Routed	177/729 Partitions, Violations =	47
Routed	180/729 Partitions, Violations =	45
Routed	183/729 Partitions, Violations =	44
Routed	186/729 Partitions, Violations =	44
Routed	189/729 Partitions, Violations =	44
Routed	192/729 Partitions, Violations =	46
Routed	195/729 Partitions, Violations =	58
Routed	198/729 Partitions, Violations =	54
Routed	201/729 Partitions, Violations =	64
Routed	204/729 Partitions, Violations =	61
Routed	207/729 Partitions, Violations =	61
Routed	210/729 Partitions, Violations =	61
Routed	213/729 Partitions, Violations =	55
Routed	216/729 Partitions, Violations =	44
Routed	219/729 Partitions, Violations =	35
Routed	222/729 Partitions, Violations =	42
Routed	225/729 Partitions, Violations =	43
Routed	228/729 Partitions, Violations =	43
Routed	231/729 Partitions, Violations =	43
Routed	234/729 Partitions, Violations =	39
Routed	237/729 Partitions, Violations =	34
Routed	240/729 Partitions, Violations =	35
Routed	243/729 Partitions, Violations =	28
Routed	246/729 Partitions, Violations =	28
Routed	249/729 Partitions, Violations =	28
Routed	252/729 Partitions, Violations =	28
Routed	255/729 Partitions, Violations =	27
Routed	258/729 Partitions, Violations =	29
Routed	261/729 Partitions, Violations =	63
Routed	264/729 Partitions, Violations =	68
Routed	267/729 Partitions, Violations =	61
Routed	270/729 Partitions, Violations =	83
Routed	273/729 Partitions, Violations =	109
Routed	276/729 Partitions, Violations =	109
Routed	279/729 Partitions, Violations =	142
Routed	282/729 Partitions, Violations =	165
Routed	285/729 Partitions, Violations =	166
Routed	288/729 Partitions, Violations =	182
Routed	291/729 Partitions, Violations =	183
Routed	294/729 Partitions, Violations =	170
Routed	297/729 Partitions, Violations =	147
Routed	300/729 Partitions, Violations =	156
Routed	303/729 Partitions, Violations =	159
Routed	306/729 Partitions, Violations =	125
Routed	309/729 Partitions, Violations =	128
Routed	312/729 Partitions, Violations =	135
Routed	315/729 Partitions, Violations =	135
Routed	318/729 Partitions, Violations =	135
Routed	321/729 Partitions, Violations =	125
Routed	324/729 Partitions, Violations =	116
Routed	327/729 Partitions, Violations =	115
Routed	330/729 Partitions, Violations =	150
Routed	333/729 Partitions, Violations =	155
Routed	336/729 Partitions, Violations =	155
Routed	339/729 Partitions, Violations =	161
Routed	342/729 Partitions, Violations =	168
Routed	345/729 Partitions, Violations =	168
Routed	348/729 Partitions, Violations =	168
Routed	351/729 Partitions, Violations =	168
Routed	354/729 Partitions, Violations =	164
Routed	357/729 Partitions, Violations =	143
Routed	360/729 Partitions, Violations =	92
Routed	363/729 Partitions, Violations =	86
Routed	366/729 Partitions, Violations =	68
Routed	369/729 Partitions, Violations =	113
Routed	372/729 Partitions, Violations =	113
Routed	375/729 Partitions, Violations =	113
Routed	378/729 Partitions, Violations =	113
Routed	381/729 Partitions, Violations =	103
Routed	384/729 Partitions, Violations =	115
Routed	387/729 Partitions, Violations =	160
Routed	390/729 Partitions, Violations =	158
Routed	393/729 Partitions, Violations =	158
Routed	396/729 Partitions, Violations =	150
Routed	399/729 Partitions, Violations =	150
Routed	402/729 Partitions, Violations =	150
Routed	405/729 Partitions, Violations =	150
Routed	408/729 Partitions, Violations =	140
Routed	411/729 Partitions, Violations =	183
Routed	414/729 Partitions, Violations =	161
Routed	417/729 Partitions, Violations =	161
Routed	420/729 Partitions, Violations =	165
Routed	423/729 Partitions, Violations =	129
Routed	426/729 Partitions, Violations =	129
Routed	429/729 Partitions, Violations =	129
Routed	432/729 Partitions, Violations =	138
Routed	435/729 Partitions, Violations =	51
Routed	438/729 Partitions, Violations =	34
Routed	441/729 Partitions, Violations =	36
Routed	444/729 Partitions, Violations =	32
Routed	447/729 Partitions, Violations =	28
Routed	450/729 Partitions, Violations =	28
Routed	453/729 Partitions, Violations =	28
Routed	456/729 Partitions, Violations =	34
Routed	459/729 Partitions, Violations =	38
Routed	462/729 Partitions, Violations =	38
Routed	465/729 Partitions, Violations =	37
Routed	468/729 Partitions, Violations =	41
Routed	471/729 Partitions, Violations =	48
Routed	474/729 Partitions, Violations =	48
Routed	477/729 Partitions, Violations =	48
Routed	480/729 Partitions, Violations =	39
Routed	483/729 Partitions, Violations =	39
Routed	486/729 Partitions, Violations =	40
Routed	489/729 Partitions, Violations =	37
Routed	492/729 Partitions, Violations =	30
Routed	495/729 Partitions, Violations =	30
Routed	498/729 Partitions, Violations =	30
Routed	501/729 Partitions, Violations =	20
Routed	504/729 Partitions, Violations =	25
Routed	507/729 Partitions, Violations =	37
Routed	510/729 Partitions, Violations =	48
Routed	513/729 Partitions, Violations =	48
Routed	516/729 Partitions, Violations =	56
Routed	519/729 Partitions, Violations =	56
Routed	522/729 Partitions, Violations =	56
Routed	525/729 Partitions, Violations =	51
Routed	528/729 Partitions, Violations =	57
Routed	531/729 Partitions, Violations =	52
Routed	534/729 Partitions, Violations =	52
Routed	537/729 Partitions, Violations =	44
Routed	540/729 Partitions, Violations =	44
Routed	543/729 Partitions, Violations =	66
Routed	546/729 Partitions, Violations =	69
Routed	549/729 Partitions, Violations =	61
Routed	552/729 Partitions, Violations =	61
Routed	555/729 Partitions, Violations =	61
Routed	558/729 Partitions, Violations =	61
Routed	561/729 Partitions, Violations =	61
Routed	564/729 Partitions, Violations =	40
Routed	567/729 Partitions, Violations =	40
Routed	570/729 Partitions, Violations =	40
Routed	573/729 Partitions, Violations =	40
Routed	576/729 Partitions, Violations =	40
Routed	579/729 Partitions, Violations =	69
Routed	582/729 Partitions, Violations =	55
Routed	585/729 Partitions, Violations =	46
Routed	588/729 Partitions, Violations =	46
Routed	591/729 Partitions, Violations =	46
Routed	594/729 Partitions, Violations =	46
Routed	597/729 Partitions, Violations =	17
Routed	600/729 Partitions, Violations =	23
Routed	603/729 Partitions, Violations =	30
Routed	606/729 Partitions, Violations =	30
Routed	609/729 Partitions, Violations =	30
Routed	612/729 Partitions, Violations =	30
Routed	615/729 Partitions, Violations =	24
Routed	618/729 Partitions, Violations =	34
Routed	621/729 Partitions, Violations =	34
Routed	624/729 Partitions, Violations =	39
Routed	627/729 Partitions, Violations =	39
Routed	630/729 Partitions, Violations =	27
Routed	633/729 Partitions, Violations =	51
Routed	636/729 Partitions, Violations =	46
Routed	639/729 Partitions, Violations =	46
Routed	642/729 Partitions, Violations =	46
Routed	645/729 Partitions, Violations =	76
Routed	648/729 Partitions, Violations =	84
Routed	651/729 Partitions, Violations =	84
Routed	654/729 Partitions, Violations =	84
Routed	657/729 Partitions, Violations =	76
Routed	660/729 Partitions, Violations =	52
Routed	663/729 Partitions, Violations =	52
Routed	666/729 Partitions, Violations =	52
Routed	669/729 Partitions, Violations =	39
Routed	672/729 Partitions, Violations =	39
Routed	675/729 Partitions, Violations =	39
Routed	678/729 Partitions, Violations =	37
Routed	681/729 Partitions, Violations =	17
Routed	684/729 Partitions, Violations =	17
Routed	687/729 Partitions, Violations =	17
Routed	690/729 Partitions, Violations =	17
Routed	693/729 Partitions, Violations =	17
Routed	696/729 Partitions, Violations =	17
Routed	699/729 Partitions, Violations =	22
Routed	702/729 Partitions, Violations =	22
Routed	705/729 Partitions, Violations =	17
Routed	708/729 Partitions, Violations =	17
Routed	711/729 Partitions, Violations =	17
Routed	714/729 Partitions, Violations =	17
Routed	717/729 Partitions, Violations =	17
Routed	720/729 Partitions, Violations =	17
Routed	723/729 Partitions, Violations =	17
Routed	726/729 Partitions, Violations =	17
Routed	729/729 Partitions, Violations =	17

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	17
	Same net spacing : 2
	Less than minimum width : 1
	Less than minimum area : 5
	Short : 4
	Internal-only types : 5

[Iter 0] Elapsed real time: 0:00:29 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Iter 0] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Iter 0] Total (MB): Used   81  Alloctr   88  Proc  756 

End DR iteration 0 with 729 parts

Start DR iteration 1: non-uniform partition
Routed	1/11 Partitions, Violations =	11
Routed	2/11 Partitions, Violations =	9
Routed	3/11 Partitions, Violations =	8
Routed	4/11 Partitions, Violations =	7
Routed	5/11 Partitions, Violations =	6
Routed	6/11 Partitions, Violations =	5
Routed	7/11 Partitions, Violations =	4
Routed	8/11 Partitions, Violations =	3
Routed	9/11 Partitions, Violations =	2
Routed	10/11 Partitions, Violations =	1
Routed	11/11 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:29 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Iter 1] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Iter 1] Total (MB): Used   81  Alloctr   88  Proc  756 

End DR iteration 1 with 11 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    2484175 micron
Total Number of Contacts =             382969
Total Number of Wires =                356354
Total Number of PtConns =              61966
Total Number of Routable Wires =       356354
Total Routable Wire Length =           2469062 micron
	Layer          M1 :      22610 micron
	Layer          M2 :     537068 micron
	Layer          M3 :     749411 micron
	Layer          M4 :     540734 micron
	Layer          M5 :     418596 micron
	Layer          M6 :     127849 micron
	Layer          M7 :      80984 micron
	Layer          M8 :       5375 micron
	Layer          M9 :       1547 micron
	Via        VIA89C :         35
	Via   VIA78C(rot) :        172
	Via        VIA67C :       2173
	Via   VIA56C(rot) :       5675
	Via        VIA45C :      25672
	Via        VIA34C :        779
	Via   VIA34C(rot) :      53236
	Via        VIA23C :     158234
	Via   VIA23C(rot) :         24
	Via        VIA12B :        727
	Via   VIA12B(rot) :      50221
	Via        VIA12C :       1309
	Via   VIA12C(rot) :      84712

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 382969 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
        Un-optimized = 100.00% (136969  vias)
    Layer VIA2       =  0.00% (0      / 158258  vias)
        Un-optimized = 100.00% (158258  vias)
    Layer VIA3       =  0.00% (0      / 54015   vias)
        Un-optimized = 100.00% (54015   vias)
    Layer VIA4       =  0.00% (0      / 25672   vias)
        Un-optimized = 100.00% (25672   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
        Un-optimized = 100.00% (5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
        Un-optimized = 100.00% (2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
        Un-optimized = 100.00% (172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
        Un-optimized = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 382969 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
    Layer VIA2       =  0.00% (0      / 158258  vias)
    Layer VIA3       =  0.00% (0      / 54015   vias)
    Layer VIA4       =  0.00% (0      / 25672   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:29 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   81  Alloctr   87  Proc  756 

Begin timing soft drc check ...

Created 7468 soft drcs

Information: Merged away 1134 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6334
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   82  Alloctr   88  Proc  756 
Total number of nets = 38859, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/233 Partitions, Violations =	0
Routed	2/233 Partitions, Violations =	0
Routed	3/233 Partitions, Violations =	0
Routed	4/233 Partitions, Violations =	0
Routed	5/233 Partitions, Violations =	0
Routed	6/233 Partitions, Violations =	0
Routed	7/233 Partitions, Violations =	0
Routed	8/233 Partitions, Violations =	0
Routed	9/233 Partitions, Violations =	0
Routed	10/233 Partitions, Violations =	0
Routed	11/233 Partitions, Violations =	0
Routed	12/233 Partitions, Violations =	0
Routed	13/233 Partitions, Violations =	0
Routed	14/233 Partitions, Violations =	0
Routed	15/233 Partitions, Violations =	0
Routed	16/233 Partitions, Violations =	0
Routed	17/233 Partitions, Violations =	0
Routed	18/233 Partitions, Violations =	0
Routed	19/233 Partitions, Violations =	0
Routed	20/233 Partitions, Violations =	0
Routed	21/233 Partitions, Violations =	0
Routed	22/233 Partitions, Violations =	0
Routed	23/233 Partitions, Violations =	0
Routed	24/233 Partitions, Violations =	0
Routed	25/233 Partitions, Violations =	0
Routed	26/233 Partitions, Violations =	0
Routed	27/233 Partitions, Violations =	0
Routed	28/233 Partitions, Violations =	0
Routed	29/233 Partitions, Violations =	0
Routed	30/233 Partitions, Violations =	0
Routed	31/233 Partitions, Violations =	0
Routed	32/233 Partitions, Violations =	0
Routed	33/233 Partitions, Violations =	0
Routed	34/233 Partitions, Violations =	0
Routed	35/233 Partitions, Violations =	0
Routed	36/233 Partitions, Violations =	0
Routed	37/233 Partitions, Violations =	0
Routed	38/233 Partitions, Violations =	0
Routed	39/233 Partitions, Violations =	0
Routed	40/233 Partitions, Violations =	0
Routed	41/233 Partitions, Violations =	0
Routed	42/233 Partitions, Violations =	0
Routed	43/233 Partitions, Violations =	0
Routed	44/233 Partitions, Violations =	0
Routed	45/233 Partitions, Violations =	0
Routed	46/233 Partitions, Violations =	0
Routed	47/233 Partitions, Violations =	0
Routed	48/233 Partitions, Violations =	0
Routed	49/233 Partitions, Violations =	0
Routed	50/233 Partitions, Violations =	0
Routed	51/233 Partitions, Violations =	0
Routed	52/233 Partitions, Violations =	0
Routed	53/233 Partitions, Violations =	0
Routed	54/233 Partitions, Violations =	0
Routed	55/233 Partitions, Violations =	0
Routed	56/233 Partitions, Violations =	0
Routed	57/233 Partitions, Violations =	0
Routed	58/233 Partitions, Violations =	0
Routed	59/233 Partitions, Violations =	0
Routed	60/233 Partitions, Violations =	0
Routed	61/233 Partitions, Violations =	0
Routed	62/233 Partitions, Violations =	0
Routed	63/233 Partitions, Violations =	0
Routed	64/233 Partitions, Violations =	0
Routed	65/233 Partitions, Violations =	0
Routed	66/233 Partitions, Violations =	0
Routed	67/233 Partitions, Violations =	0
Routed	68/233 Partitions, Violations =	0
Routed	69/233 Partitions, Violations =	0
Routed	70/233 Partitions, Violations =	0
Routed	71/233 Partitions, Violations =	0
Routed	72/233 Partitions, Violations =	0
Routed	73/233 Partitions, Violations =	0
Routed	74/233 Partitions, Violations =	0
Routed	75/233 Partitions, Violations =	0
Routed	76/233 Partitions, Violations =	0
Routed	77/233 Partitions, Violations =	0
Routed	78/233 Partitions, Violations =	0
Routed	79/233 Partitions, Violations =	0
Routed	80/233 Partitions, Violations =	0
Routed	81/233 Partitions, Violations =	0
Routed	82/233 Partitions, Violations =	0
Routed	83/233 Partitions, Violations =	0
Routed	84/233 Partitions, Violations =	0
Routed	85/233 Partitions, Violations =	0
Routed	86/233 Partitions, Violations =	0
Routed	87/233 Partitions, Violations =	0
Routed	88/233 Partitions, Violations =	0
Routed	89/233 Partitions, Violations =	0
Routed	90/233 Partitions, Violations =	0
Routed	91/233 Partitions, Violations =	0
Routed	92/233 Partitions, Violations =	0
Routed	93/233 Partitions, Violations =	0
Routed	94/233 Partitions, Violations =	0
Routed	95/233 Partitions, Violations =	0
Routed	96/233 Partitions, Violations =	0
Routed	97/233 Partitions, Violations =	0
Routed	98/233 Partitions, Violations =	0
Routed	99/233 Partitions, Violations =	0
Routed	100/233 Partitions, Violations =	0
Routed	101/233 Partitions, Violations =	0
Routed	102/233 Partitions, Violations =	0
Routed	103/233 Partitions, Violations =	0
Routed	104/233 Partitions, Violations =	0
Routed	105/233 Partitions, Violations =	0
Routed	106/233 Partitions, Violations =	0
Routed	107/233 Partitions, Violations =	0
Routed	108/233 Partitions, Violations =	0
Routed	109/233 Partitions, Violations =	0
Routed	110/233 Partitions, Violations =	0
Routed	111/233 Partitions, Violations =	0
Routed	112/233 Partitions, Violations =	0
Routed	113/233 Partitions, Violations =	0
Routed	114/233 Partitions, Violations =	0
Routed	115/233 Partitions, Violations =	0
Routed	116/233 Partitions, Violations =	0
Routed	117/233 Partitions, Violations =	0
Routed	118/233 Partitions, Violations =	0
Routed	119/233 Partitions, Violations =	0
Routed	120/233 Partitions, Violations =	0
Routed	121/233 Partitions, Violations =	0
Routed	122/233 Partitions, Violations =	0
Routed	123/233 Partitions, Violations =	0
Routed	124/233 Partitions, Violations =	0
Routed	125/233 Partitions, Violations =	0
Routed	126/233 Partitions, Violations =	0
Routed	127/233 Partitions, Violations =	0
Routed	128/233 Partitions, Violations =	0
Routed	129/233 Partitions, Violations =	0
Routed	130/233 Partitions, Violations =	0
Routed	131/233 Partitions, Violations =	0
Routed	132/233 Partitions, Violations =	0
Routed	133/233 Partitions, Violations =	0
Routed	134/233 Partitions, Violations =	0
Routed	135/233 Partitions, Violations =	0
Routed	136/233 Partitions, Violations =	0
Routed	137/233 Partitions, Violations =	0
Routed	138/233 Partitions, Violations =	0
Routed	139/233 Partitions, Violations =	0
Routed	140/233 Partitions, Violations =	0
Routed	141/233 Partitions, Violations =	0
Routed	142/233 Partitions, Violations =	0
Routed	143/233 Partitions, Violations =	0
Routed	144/233 Partitions, Violations =	0
Routed	145/233 Partitions, Violations =	0
Routed	146/233 Partitions, Violations =	0
Routed	147/233 Partitions, Violations =	0
Routed	148/233 Partitions, Violations =	0
Routed	149/233 Partitions, Violations =	0
Routed	150/233 Partitions, Violations =	0
Routed	151/233 Partitions, Violations =	0
Routed	152/233 Partitions, Violations =	0
Routed	153/233 Partitions, Violations =	0
Routed	154/233 Partitions, Violations =	0
Routed	155/233 Partitions, Violations =	0
Routed	156/233 Partitions, Violations =	0
Routed	157/233 Partitions, Violations =	0
Routed	158/233 Partitions, Violations =	0
Routed	159/233 Partitions, Violations =	0
Routed	160/233 Partitions, Violations =	0
Routed	161/233 Partitions, Violations =	0
Routed	162/233 Partitions, Violations =	0
Routed	163/233 Partitions, Violations =	0
Routed	164/233 Partitions, Violations =	0
Routed	165/233 Partitions, Violations =	0
Routed	166/233 Partitions, Violations =	0
Routed	167/233 Partitions, Violations =	0
Routed	168/233 Partitions, Violations =	0
Routed	169/233 Partitions, Violations =	0
Routed	170/233 Partitions, Violations =	0
Routed	171/233 Partitions, Violations =	0
Routed	172/233 Partitions, Violations =	0
Routed	173/233 Partitions, Violations =	0
Routed	174/233 Partitions, Violations =	0
Routed	175/233 Partitions, Violations =	0
Routed	176/233 Partitions, Violations =	0
Routed	177/233 Partitions, Violations =	0
Routed	178/233 Partitions, Violations =	0
Routed	179/233 Partitions, Violations =	0
Routed	180/233 Partitions, Violations =	0
Routed	181/233 Partitions, Violations =	0
Routed	182/233 Partitions, Violations =	0
Routed	183/233 Partitions, Violations =	0
Routed	184/233 Partitions, Violations =	0
Routed	185/233 Partitions, Violations =	0
Routed	186/233 Partitions, Violations =	0
Routed	187/233 Partitions, Violations =	0
Routed	188/233 Partitions, Violations =	0
Routed	189/233 Partitions, Violations =	0
Routed	190/233 Partitions, Violations =	0
Routed	191/233 Partitions, Violations =	0
Routed	192/233 Partitions, Violations =	0
Routed	193/233 Partitions, Violations =	0
Routed	194/233 Partitions, Violations =	0
Routed	195/233 Partitions, Violations =	0
Routed	196/233 Partitions, Violations =	0
Routed	197/233 Partitions, Violations =	0
Routed	198/233 Partitions, Violations =	0
Routed	199/233 Partitions, Violations =	0
Routed	200/233 Partitions, Violations =	0
Routed	201/233 Partitions, Violations =	0
Routed	202/233 Partitions, Violations =	0
Routed	203/233 Partitions, Violations =	0
Routed	204/233 Partitions, Violations =	0
Routed	205/233 Partitions, Violations =	0
Routed	206/233 Partitions, Violations =	0
Routed	207/233 Partitions, Violations =	0
Routed	208/233 Partitions, Violations =	0
Routed	209/233 Partitions, Violations =	0
Routed	210/233 Partitions, Violations =	0
Routed	211/233 Partitions, Violations =	0
Routed	212/233 Partitions, Violations =	0
Routed	213/233 Partitions, Violations =	0
Routed	214/233 Partitions, Violations =	0
Routed	215/233 Partitions, Violations =	0
Routed	216/233 Partitions, Violations =	0
Routed	217/233 Partitions, Violations =	0
Routed	218/233 Partitions, Violations =	0
Routed	219/233 Partitions, Violations =	0
Routed	220/233 Partitions, Violations =	0
Routed	221/233 Partitions, Violations =	0
Routed	222/233 Partitions, Violations =	0
Routed	223/233 Partitions, Violations =	0
Routed	224/233 Partitions, Violations =	0
Routed	225/233 Partitions, Violations =	0
Routed	226/233 Partitions, Violations =	0
Routed	227/233 Partitions, Violations =	0
Routed	228/233 Partitions, Violations =	0
Routed	229/233 Partitions, Violations =	0
Routed	230/233 Partitions, Violations =	0
Routed	231/233 Partitions, Violations =	0
Routed	232/233 Partitions, Violations =	0
Routed	233/233 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	207
	Internal Soft Spacing types : 207

[Iter 0] Elapsed real time: 0:00:32 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Iter 0] Total (MB): Used   82  Alloctr   89  Proc  756 

End DR iteration 0 with 233 parts

Start DR iteration 1: non-uniform partition
Routed	1/3 Partitions, Violations =	0
Routed	2/3 Partitions, Violations =	0
Routed	3/3 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	204
	Internal Soft Spacing types : 204

[Iter 1] Elapsed real time: 0:00:32 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Iter 1] Total (MB): Used   82  Alloctr   89  Proc  756 

End DR iteration 1 with 3 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:32 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   79  Alloctr   85  Proc  756 
[DR: Done] Elapsed real time: 0:00:32 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   85  Proc  756 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = stage1/all_checker1/n935
Net 2 = stage1/all_checker1/n936
Net 3 = stage1/all_checker1/n937
Net 4 = stage1/all_checker1/n939
Net 5 = stage1/pre_calculation_and_queue1/instruction_queue1/n5183
Net 6 = stage1/pre_calculation_and_queue1/instruction_queue1/n5184
Net 7 = stage1/pre_calculation_and_queue1/instruction_queue1/n5185
Net 8 = stage1/pre_calculation_and_queue1/instruction_queue1/n5186
Net 9 = stage1/pre_calculation_and_queue1/instruction_queue1/n5187
Net 10 = stage1/pre_calculation_and_queue1/instruction_queue1/n5188
Net 11 = stage1/pre_calculation_and_queue1/instruction_queue1/n5189
Net 12 = stage1/pre_calculation_and_queue1/instruction_queue1/n5190
Net 13 = stage1/pre_calculation_and_queue1/instruction_queue1/n5191
Net 14 = stage1/pre_calculation_and_queue1/instruction_queue1/n5192
Net 15 = stage1/pre_calculation_and_queue1/instruction_queue1/n5193
Net 16 = stage1/pre_calculation_and_queue1/instruction_queue1/n5194
Net 17 = stage1/pre_calculation_and_queue1/instruction_queue1/n5195
Net 18 = stage1/pre_calculation_and_queue1/instruction_queue1/n5196
Net 19 = stage1/pre_calculation_and_queue1/instruction_queue1/n5197
Net 20 = stage1/pre_calculation_and_queue1/instruction_queue1/n5198
Net 21 = stage1/pre_calculation_and_queue1/instruction_queue1/n5199
Net 22 = stage1/pre_calculation_and_queue1/instruction_queue1/n5200
Net 23 = stage1/pre_calculation_and_queue1/instruction_queue1/n5201
Net 24 = stage1/pre_calculation_and_queue1/instruction_queue1/n5202
Net 25 = stage1/pre_calculation_and_queue1/instruction_queue1/n5203
Net 26 = stage1/pre_calculation_and_queue1/instruction_queue1/n5204
Net 27 = stage1/pre_calculation_and_queue1/instruction_queue1/n5205
Net 28 = stage1/pre_calculation_and_queue1/instruction_queue1/n5206
Net 29 = stage1/pre_calculation_and_queue1/instruction_queue1/n5207
Net 30 = stage1/pre_calculation_and_queue1/instruction_queue1/n5208
Net 31 = stage1/pre_calculation_and_queue1/instruction_queue1/n5209
Net 32 = stage1/pre_calculation_and_queue1/instruction_queue1/n5210
Net 33 = stage1/pre_calculation_and_queue1/instruction_queue1/n5211
Net 34 = stage1/pre_calculation_and_queue1/instruction_queue1/n5212
Net 35 = stage1/pre_calculation_and_queue1/instruction_queue1/n5213
Net 36 = stage1/pre_calculation_and_queue1/instruction_queue1/n5214
Net 37 = stage1/pre_calculation_and_queue1/instruction_queue1/n5215
Net 38 = stage1/all_checker1/n940
Net 39 = stage1/all_checker1/n929
Net 40 = stage1/all_checker1/n930
Net 41 = stage1/all_checker1/n931
Net 42 = stage1/all_checker1/n932
Net 43 = stage1/all_checker1/n933
Net 44 = stage1/all_checker1/n934
Net 45 = stage1/pre_calculation_and_queue1/instruction_queue1/n5141
Net 46 = stage1/pre_calculation_and_queue1/instruction_queue1/n5142
Net 47 = stage1/pre_calculation_and_queue1/instruction_queue1/n5143
Net 48 = stage1/pre_calculation_and_queue1/instruction_queue1/n5144
Net 49 = stage1/pre_calculation_and_queue1/instruction_queue1/n5145
Net 50 = stage1/pre_calculation_and_queue1/instruction_queue1/n5146
Net 51 = stage1/pre_calculation_and_queue1/instruction_queue1/n5147
Net 52 = stage1/pre_calculation_and_queue1/instruction_queue1/n5149
Net 53 = stage1/pre_calculation_and_queue1/instruction_queue1/n5150
Net 54 = stage1/pre_calculation_and_queue1/instruction_queue1/n5152
Net 55 = stage1/pre_calculation_and_queue1/instruction_queue1/n5153
Net 56 = stage1/pre_calculation_and_queue1/instruction_queue1/n5154
Net 57 = stage1/pre_calculation_and_queue1/instruction_queue1/n5155
Net 58 = stage1/pre_calculation_and_queue1/instruction_queue1/n5156
Net 59 = stage1/pre_calculation_and_queue1/instruction_queue1/n5157
Net 60 = stage1/pre_calculation_and_queue1/instruction_queue1/n5158
Net 61 = stage1/pre_calculation_and_queue1/instruction_queue1/n5159
Net 62 = stage1/pre_calculation_and_queue1/instruction_queue1/n5160
Net 63 = stage1/pre_calculation_and_queue1/instruction_queue1/n5161
Net 64 = stage1/pre_calculation_and_queue1/instruction_queue1/n5162
Net 65 = stage1/pre_calculation_and_queue1/instruction_queue1/n5163
Net 66 = stage1/pre_calculation_and_queue1/instruction_queue1/n5164
Net 67 = stage1/pre_calculation_and_queue1/instruction_queue1/n5165
Net 68 = stage1/pre_calculation_and_queue1/instruction_queue1/n5166
Net 69 = stage1/pre_calculation_and_queue1/instruction_queue1/n5167
Net 70 = stage1/pre_calculation_and_queue1/instruction_queue1/n5168
Net 71 = stage1/pre_calculation_and_queue1/instruction_queue1/n5169
Net 72 = stage1/pre_calculation_and_queue1/instruction_queue1/n5170
Net 73 = stage1/pre_calculation_and_queue1/instruction_queue1/n5171
Net 74 = stage1/pre_calculation_and_queue1/instruction_queue1/n5172
Net 75 = stage1/pre_calculation_and_queue1/instruction_queue1/n5173
Net 76 = stage1/pre_calculation_and_queue1/instruction_queue1/n5174
Net 77 = stage1/pre_calculation_and_queue1/instruction_queue1/n5175
Net 78 = stage1/pre_calculation_and_queue1/instruction_queue1/n5176
Net 79 = stage1/pre_calculation_and_queue1/instruction_queue1/n5177
Net 80 = stage1/pre_calculation_and_queue1/instruction_queue1/n5178
Net 81 = stage1/pre_calculation_and_queue1/instruction_queue1/n5179
Net 82 = stage1/pre_calculation_and_queue1/instruction_queue1/n5180
Net 83 = stage1/pre_calculation_and_queue1/instruction_queue1/n5181
Net 84 = stage1/pre_calculation_and_queue1/instruction_queue1/n5182
Net 85 = stage1/pre_calculation_and_queue1/instruction_queue1/n5095
Net 86 = stage1/pre_calculation_and_queue1/instruction_queue1/n5096
Net 87 = stage1/pre_calculation_and_queue1/instruction_queue1/n5098
Net 88 = stage1/pre_calculation_and_queue1/instruction_queue1/n5099
Net 89 = stage1/pre_calculation_and_queue1/instruction_queue1/n5100
Net 90 = stage1/pre_calculation_and_queue1/instruction_queue1/n5101
Net 91 = stage1/pre_calculation_and_queue1/instruction_queue1/n5102
Net 92 = stage1/pre_calculation_and_queue1/instruction_queue1/n5104
Net 93 = stage1/pre_calculation_and_queue1/instruction_queue1/n5105
Net 94 = stage1/pre_calculation_and_queue1/instruction_queue1/n5106
Net 95 = stage1/pre_calculation_and_queue1/instruction_queue1/n5107
Net 96 = stage1/pre_calculation_and_queue1/instruction_queue1/n5108
Net 97 = stage1/pre_calculation_and_queue1/instruction_queue1/n5110
Net 98 = stage1/pre_calculation_and_queue1/instruction_queue1/n5111
Net 99 = stage1/pre_calculation_and_queue1/instruction_queue1/n5112
Net 100 = stage1/pre_calculation_and_queue1/instruction_queue1/n5113
.... and 10978 other nets
Total number of changed nets = 11078 (out of 38859)

[DR: Done] Elapsed real time: 0:00:32 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   85  Proc  756 
[ECO: DR] Elapsed real time: 0:00:52 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:51 total=0:00:52
[ECO: DR] Stage (MB): Used   78  Alloctr   75  Proc   27 
[ECO: DR] Total (MB): Used   79  Alloctr   85  Proc  756 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    2484174 micron
Total Number of Contacts =             382969
Total Number of Wires =                356354
Total Number of PtConns =              61966
Total Number of Routable Wires =       356354
Total Routable Wire Length =           2469062 micron
	Layer          M1 :      22610 micron
	Layer          M2 :     537068 micron
	Layer          M3 :     749410 micron
	Layer          M4 :     540734 micron
	Layer          M5 :     418596 micron
	Layer          M6 :     127849 micron
	Layer          M7 :      80984 micron
	Layer          M8 :       5375 micron
	Layer          M9 :       1547 micron
	Via        VIA89C :         35
	Via   VIA78C(rot) :        172
	Via        VIA67C :       2173
	Via   VIA56C(rot) :       5675
	Via        VIA45C :      25672
	Via        VIA34C :        779
	Via   VIA34C(rot) :      53236
	Via        VIA23C :     158234
	Via   VIA23C(rot) :         24
	Via        VIA12B :        727
	Via   VIA12B(rot) :      50221
	Via        VIA12C :       1309
	Via   VIA12C(rot) :      84712

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 382969 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
        Un-optimized = 100.00% (136969  vias)
    Layer VIA2       =  0.00% (0      / 158258  vias)
        Un-optimized = 100.00% (158258  vias)
    Layer VIA3       =  0.00% (0      / 54015   vias)
        Un-optimized = 100.00% (54015   vias)
    Layer VIA4       =  0.00% (0      / 25672   vias)
        Un-optimized = 100.00% (25672   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
        Un-optimized = 100.00% (5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
        Un-optimized = 100.00% (2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
        Un-optimized = 100.00% (172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
        Un-optimized = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 382969 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
    Layer VIA2       =  0.00% (0      / 158258  vias)
    Layer VIA3       =  0.00% (0      / 54015   vias)
    Layer VIA4       =  0.00% (0      / 25672   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
 

Total number of nets = 38859
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Total Wire Length =                    2484174 micron
Total Number of Contacts =             382969
Total Number of Wires =                356354
Total Number of PtConns =              61966
Total Number of Routable Wires =       356354
Total Routable Wire Length =           2469062 micron
	Layer          M1 :      22610 micron
	Layer          M2 :     537068 micron
	Layer          M3 :     749410 micron
	Layer          M4 :     540734 micron
	Layer          M5 :     418596 micron
	Layer          M6 :     127849 micron
	Layer          M7 :      80984 micron
	Layer          M8 :       5375 micron
	Layer          M9 :       1547 micron
	Via        VIA89C :         35
	Via   VIA78C(rot) :        172
	Via        VIA67C :       2173
	Via   VIA56C(rot) :       5675
	Via        VIA45C :      25672
	Via        VIA34C :        779
	Via   VIA34C(rot) :      53236
	Via        VIA23C :     158234
	Via   VIA23C(rot) :         24
	Via        VIA12B :        727
	Via   VIA12B(rot) :      50221
	Via        VIA12C :       1309
	Via   VIA12C(rot) :      84712

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 382969 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
        Un-optimized = 100.00% (136969  vias)
    Layer VIA2       =  0.00% (0      / 158258  vias)
        Un-optimized = 100.00% (158258  vias)
    Layer VIA3       =  0.00% (0      / 54015   vias)
        Un-optimized = 100.00% (54015   vias)
    Layer VIA4       =  0.00% (0      / 25672   vias)
        Un-optimized = 100.00% (25672   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
        Un-optimized = 100.00% (5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
        Un-optimized = 100.00% (2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
        Un-optimized = 100.00% (172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
        Un-optimized = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 382969 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
    Layer VIA2       =  0.00% (0      / 158258  vias)
    Layer VIA3       =  0.00% (0      / 54015   vias)
    Layer VIA4       =  0.00% (0      / 25672   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
 
Updating the database ...
...updated 11078 nets
[ECO: End] Elapsed real time: 0:00:54 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:53
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   27 
[ECO: End] Total (MB): Used    0  Alloctr   10  Proc  756 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Thu Dec 20 07:34:21 2012

  Loading design 'top_pipeline'


Warning: Port 'new_instr1_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'buffer_flush_en' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[2]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[1]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[0]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'out_1_mem_data[4]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n513' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n474' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n406' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top_pipeline
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 07:34:54 2012
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              58.00
  Critical Path Length:          3.16
  Critical Path Slack:          -1.23
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1971.14
  No. of Violating Paths:     2247.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -0.44
  No. of Hold Violations:       22.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2016
  Leaf Cell Count:              37319
  Buf/Inv Cell Count:            5013
  CT Buf/Inv Cell Count:           30
  Combinational Cell Count:     34153
  Sequential Cell Count:         3166
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   276303.976231
  Noncombinational Area:
                        101869.979216
  Net Area:              64395.855297
  Net XLength        :     1280462.88
  Net YLength        :     1193700.88
  -----------------------------------
  Cell Area:            378173.955446
  Design Area:          442569.810743
  Net Length        :      2474163.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         38844
  Nets With Violations:             9
  Max Trans Violations:             4
  Max Cap Violations:               9
  -----------------------------------


  Hostname: london

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.40
  Logic Optimization:                190.38
  Mapping Optimization:              367.14
  -----------------------------------------
  Overall Compile Time:              618.55
  Overall Compile Wall Clock Time:   624.50

ROPT:    (SETUP) WNS: 1.2291 TNS: 1971.1417  Number of Violating Path: 2247
ROPT:    (HOLD) WNS: 0.1073 TNS: 0.4397  Number of Violating Path: 22
ROPT:    Number of DRC Violating Nets: 9
ROPT:    Number of Route Violation: 0 
1
# Fill in the empty spaces. Depending on the process you plan to fab your
# chip you may have one more task. Some processes use CMP -
# Chemical-Mechanical Polishing to make their circuits more planar during
# fabrication. This process requires a certain density of poly, metal1 and
# metal2 densities. In our sample we fill in the gaps with a bunch of
# fillers.
insert_stdcell_filler -cell_with_metal "SHFILL1 SHFILL2 SHFILL3"



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    37319 placeable cells
    0 cover cells
    172 IO cells/pins
    37491 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <SHFILL1> is not of std filler cell subtype
WARNING : cell <SHFILL2> is not of std filler cell subtype
WARNING : cell <SHFILL3> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 



Filling cell with master <SHFILL1> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL1!1
    The last filler cell name is xofiller!SHFILL1!156664
    156664 filler cells with master <SHFILL1> were inserted
Filling cell with master <SHFILL2> and connecting PG nets...
    0 filler cells with master <SHFILL2> were inserted
Filling cell with master <SHFILL3> and connecting PG nets...
    0 filler cells with master <SHFILL3> were inserted
=== End of Filler Cell Insertion ===


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   96  Alloctr  104  Proc  816 
Warning: 2484 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 58
Partition 2, Fillers with Violations = 52
Partition 3, Fillers with Violations = 63
Partition 4, Fillers with Violations = 131
Partition 5, Fillers with Violations = 18
Partition 6, Fillers with Violations = 84
Partition 7, Fillers with Violations = 16
Partition 8, Fillers with Violations = 6
Partition 9, Fillers with Violations = 71
Partition 10, Fillers with Violations = 29
Partition 11, Fillers with Violations = 140
Partition 12, Fillers with Violations = 147
Partition 13, Fillers with Violations = 265
Partition 14, Fillers with Violations = 36
Partition 15, Fillers with Violations = 42
Partition 16, Fillers with Violations = 56
Partition 17, Fillers with Violations = 22
Partition 18, Fillers with Violations = 83
Partition 19, Fillers with Violations = 79
Partition 20, Fillers with Violations = 82
Partition 21, Fillers with Violations = 22
Partition 22, Fillers with Violations = 56
Partition 23, Fillers with Violations = 37
Partition 24, Fillers with Violations = 30
Partition 25, Fillers with Violations = 35
Partition 26, Fillers with Violations = 14
Partition 27, Fillers with Violations = 42
Partition 28, Fillers with Violations = 1
Partition 29, Fillers with Violations = 33
Partition 30, Fillers with Violations = 31
Partition 31, Fillers with Violations = 63
Partition 32, Fillers with Violations = 18
Partition 33, Fillers with Violations = 35
Partition 34, Fillers with Violations = 30
Partition 35, Fillers with Violations = 2
Partition 36, Fillers with Violations = 13
Partition 37, Fillers with Violations = 47
Partition 38, Fillers with Violations = 12
Partition 39, Fillers with Violations = 7
Partition 40, Fillers with Violations = 11
Partition 41, Fillers with Violations = 63
Partition 42, Fillers with Violations = 0
Partition 43, Fillers with Violations = 8
Partition 44, Fillers with Violations = 0
Partition 45, Fillers with Violations = 2
Partition 46, Fillers with Violations = 4
Partition 47, Fillers with Violations = 8
Partition 48, Fillers with Violations = 21
Partition 49, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:09 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End Removing Filler Cells] Stage (MB): Used   -1  Alloctr   -1  Proc   31 
[End Removing Filler Cells] Total (MB): Used   95  Alloctr  103  Proc  848 
Updating the database ...
Delete xofiller!SHFILL1!128 due to Short violation
Delete xofiller!SHFILL1!177 due to Short violation
Delete xofiller!SHFILL1!188 due to Short violation
Delete xofiller!SHFILL1!189 due to Short violation
Delete xofiller!SHFILL1!190 due to Diff net spacing violation
Delete xofiller!SHFILL1!200 due to Short violation
Delete xofiller!SHFILL1!201 due to Short violation
Delete xofiller!SHFILL1!202 due to Diff net spacing violation
Delete xofiller!SHFILL1!203 due to Short violation
Delete xofiller!SHFILL1!211 due to Diff net spacing violation
Delete xofiller!SHFILL1!212 due to Short violation
Delete xofiller!SHFILL1!220 due to Short violation
Delete xofiller!SHFILL1!255 due to Short violation
Delete xofiller!SHFILL1!256 due to Short violation
Delete xofiller!SHFILL1!257 due to Diff net spacing violation
Delete xofiller!SHFILL1!258 due to Short violation
Delete xofiller!SHFILL1!259 due to Short violation
Delete xofiller!SHFILL1!682 due to Short violation
Delete xofiller!SHFILL1!776 due to Short violation
Delete xofiller!SHFILL1!777 due to Short violation
Delete xofiller!SHFILL1!778 due to Short violation
Delete xofiller!SHFILL1!779 due to Short violation
Delete xofiller!SHFILL1!780 due to Short violation
Delete xofiller!SHFILL1!787 due to Short violation
Delete xofiller!SHFILL1!792 due to Short violation
Delete xofiller!SHFILL1!811 due to Short violation
Delete xofiller!SHFILL1!812 due to Short violation
Delete xofiller!SHFILL1!819 due to Diff net spacing violation
Delete xofiller!SHFILL1!820 due to Short violation
Delete xofiller!SHFILL1!821 due to Short violation
Delete xofiller!SHFILL1!822 due to Short violation
Delete xofiller!SHFILL1!928 due to Diff net spacing violation
Delete xofiller!SHFILL1!929 due to Short violation
Delete xofiller!SHFILL1!930 due to Diff net spacing violation
Delete xofiller!SHFILL1!931 due to Short violation
Delete xofiller!SHFILL1!932 due to Short violation
Delete xofiller!SHFILL1!1155 due to Short violation
Delete xofiller!SHFILL1!1156 due to Short violation
Delete xofiller!SHFILL1!1157 due to Short violation
Delete xofiller!SHFILL1!1489 due to Short violation
Delete xofiller!SHFILL1!1490 due to Diff net spacing violation
Delete xofiller!SHFILL1!1491 due to Diff net spacing violation
Delete xofiller!SHFILL1!1492 due to Short violation
Delete xofiller!SHFILL1!1493 due to Diff net spacing violation
Delete xofiller!SHFILL1!1494 due to Short violation
Delete xofiller!SHFILL1!1495 due to Short violation
Delete xofiller!SHFILL1!1539 due to Diff net spacing violation
Delete xofiller!SHFILL1!1548 due to Short violation
Delete xofiller!SHFILL1!1549 due to Short violation
Delete xofiller!SHFILL1!1550 due to Diff net spacing violation
Reporting for the first 50 deleted cells
Deleted 2125 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
Information: PG PORT PUNCHING: Number of ports connected:                309078 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  309078 (MW-339)
# Do another optimization -- In case there are some Design Rule Errors
route_opt -incremental -size_only
Information: linking reference library : /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library//process/astro/gds-as/saed90nm_dv. (PSYN-878)

  Linking design 'top_pipeline'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               top_pipeline.CEL, etc
  saed90nm_typ (library)      /sim/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library)
                              /sim/synopsys64/icc/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

  Loading design 'top_pipeline'


Warning: Port 'new_instr1_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'buffer_flush_en' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[2]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[1]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[0]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'out_1_mem_data[4]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n513' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n474' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n406' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top_pipeline
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 07:35:58 2012
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              58.00
  Critical Path Length:          3.16
  Critical Path Slack:          -1.23
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1971.35
  No. of Violating Paths:     2247.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -0.44
  No. of Hold Violations:       22.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2016
  Leaf Cell Count:              37319
  Buf/Inv Cell Count:            5013
  CT Buf/Inv Cell Count:           30
  Combinational Cell Count:     34153
  Sequential Cell Count:         3166
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   276303.976231
  Noncombinational Area:
                        101869.979216
  Net Area:              64395.855297
  Net XLength        :     1280460.12
  Net YLength        :     1193701.38
  -----------------------------------
  Cell Area:            378173.955446
  Design Area:          442569.810743
  Net Length        :      2474161.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         38844
  Nets With Violations:             9
  Max Trans Violations:             4
  Max Cap Violations:               9
  -----------------------------------


  Hostname: london

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.40
  Logic Optimization:                190.38
  Mapping Optimization:              367.14
  -----------------------------------------
  Overall Compile Time:              618.55
  Overall Compile Wall Clock Time:   624.50

ROPT:    (SETUP) WNS: 1.2292 TNS: 1971.3475  Number of Violating Path: 2247
ROPT:    (HOLD) WNS: 0.1073 TNS: 0.4397  Number of Violating Path: 22
ROPT:    Number of DRC Violating Nets: 9
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Thu Dec 20 07:35:58 2012

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'top_pipeline'


Warning: Port 'new_instr1_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  WNS: 1.23  TNS: 1971.35  Number of Violating Paths: 2247
  Nets with DRC Violations: 9
  Total moveable cell area: 377855.5
  Total fixed cell area: 357.6
  Core area: (30000 30000 752880 752880)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10  378169.3      1.23    1971.3     557.4                               -0.44
    0:00:10  378163.8      1.23    1971.3     557.4                               -0.44
    0:00:10  378157.4      1.23    1971.3     557.4                               -0.44
    0:00:10  378154.6      1.23    1971.3     557.4                               -0.44
    0:00:10  378150.9      1.23    1971.3     557.4                               -0.44
    0:00:10  378150.9      1.23    1971.3     557.4                               -0.44
    0:00:10  378147.2      1.23    1971.3     557.4                               -0.44
    0:00:10  378135.2      1.23    1971.3     557.4                               -0.44
    0:00:10  378135.2      1.23    1971.3     557.4                               -0.44
    0:00:10  378135.2      1.23    1971.3     557.4                               -0.44
    0:00:10  378129.7      1.23    1971.3     557.4                               -0.44
    0:00:10  378129.7      1.23    1971.3     557.4                               -0.44
    0:00:10  378124.2      1.23    1971.3     557.4                               -0.44
    0:00:10  378124.2      1.23    1971.3     557.4                               -0.44
    0:00:10  378124.2      1.23    1969.9     557.4                               -0.44
    0:00:10  378115.0      1.23    1969.9     557.4                               -0.44
    0:00:10  378110.4      1.23    1969.9     557.4                               -0.44
    0:00:10  378093.8      1.23    1969.8     557.4                               -0.44
    0:00:10  378084.6      1.23    1969.7     557.4                               -0.44
    0:00:10  378080.0      1.23    1969.7     557.4                               -0.44
    0:00:11  378061.5      1.23    1969.7     557.4                               -0.44
    0:00:11  378061.5      1.23    1969.7     557.4                               -0.44
    0:00:11  378043.1      1.23    1969.6     557.4                               -0.44
    0:00:11  378043.1      1.23    1969.6     557.4                               -0.44
    0:00:11  378043.1      1.23    1967.5     557.4                               -0.44
    0:00:11  378026.5      1.23    1955.4     557.4                               -0.44
    0:00:11  378026.5      1.23    1955.2     557.4                               -0.44
    0:00:11  378020.0      1.23    1954.2     557.4                               -0.44
    0:00:11  378020.0      1.23    1954.2     557.4                               -0.44
    0:00:11  378020.0      1.23    1951.0     557.4                               -0.44
    0:00:11  378010.8      1.23    1951.0     557.4                               -0.44
    0:00:11  378001.6      1.23    1951.0     557.4                               -0.44
    0:00:11  377992.4      1.23    1951.0     557.4                               -0.44
    0:00:11  377987.8      1.23    1951.0     557.4                               -0.44
    0:00:11  377985.0      1.23    1951.0     557.4                               -0.44
    0:00:11  377979.5      1.23    1951.0     557.4                               -0.44
    0:00:11  377971.2      1.23    1951.0     557.4                               -0.44
    0:00:11  377971.2      1.23    1951.0     557.4                               -0.44
    0:00:11  377963.8      1.23    1951.0     557.4                               -0.44
    0:00:11  377963.8      1.23    1951.0     557.4                               -0.44
    0:00:11  377963.8      1.23    1951.0     557.4                               -0.44
    0:00:11  377964.8      1.23    1948.8     557.4                               -0.44
    0:00:11  377964.8      1.23    1948.8     557.4                               -0.44
    0:00:11  377964.8      1.23    1948.8     557.4                               -0.44
    0:00:11  377964.8      1.23    1948.8     557.4                               -0.44
    0:00:11  377962.0      1.23    1917.6     557.4                               -0.44
    0:00:11  377962.0      1.23    1916.9     557.4                               -0.44
    0:00:11  377962.0      1.23    1916.5     557.4                               -0.44
    0:00:11  377962.0      1.23    1911.4     557.4                               -0.44
    0:00:11  377962.0      1.23    1911.4     557.4                               -0.44
    0:00:11  377962.0      1.23    1911.4     557.4                               -0.44
    0:00:11  377962.0      1.23    1905.9     557.4                               -0.44
    0:00:11  377962.0      1.23    1905.9     557.4                               -0.44
    0:00:11  377962.0      1.23    1899.5     557.4                               -0.44
    0:00:11  377962.0      1.23    1899.5     557.4                               -0.44
    0:00:11  377962.0      1.23    1899.5     557.4                               -0.44
    0:00:11  377962.0      1.23    1895.3     557.4                               -0.44
    0:00:11  377962.0      1.23    1895.3     557.4                               -0.44
    0:00:11  377962.0      1.23    1893.1     557.4                               -0.44
    0:00:11  377962.0      1.23    1893.1     557.4                               -0.44
    0:00:11  377958.3      1.23    1892.6     557.4                               -0.44
    0:00:11  377954.6      1.23    1892.6     557.4                               -0.44
    0:00:11  377954.6      1.23    1892.3     557.4                               -0.44
    0:00:12  377954.6      1.23    1892.1     557.4                               -0.44
    0:00:12  377958.3      1.23    1892.1     557.4                               -0.44
    0:00:12  377958.3      1.23    1890.4     557.4                               -0.44
    0:00:12  377955.5      1.23    1890.4     557.4                               -0.44
    0:00:12  377955.5      1.23    1890.4     557.4                               -0.44
    0:00:12  377952.8      1.23    1890.4     557.4                               -0.44
    0:00:12  377950.0      1.23    1890.4     557.4                               -0.44
    0:00:12  377947.2      1.23    1890.4     557.4                               -0.44
    0:00:12  377944.5      1.23    1890.4     557.4                               -0.44
    0:00:12  377938.9      1.23    1890.4     557.4                               -0.44
    0:00:12  377938.9      1.23    1890.4     557.4                               -0.44
    0:00:12  377936.2      1.23    1890.4     557.4                               -0.44
    0:00:12  377933.4      1.23    1890.4     557.4                               -0.44
    0:00:12  377928.8      1.23    1890.4     557.4                               -0.44
    0:00:12  377924.2      1.23    1890.4     557.4                               -0.44
    0:00:12  377921.4      1.23    1890.4     557.4                               -0.44
    0:00:12  377917.8      1.23    1890.4     557.4                               -0.44
    0:00:12  377917.8      1.23    1890.4     557.4                               -0.44
    0:00:12  377917.8      1.23    1890.4     557.4                               -0.44
    0:00:12  377917.8      1.23    1890.4     557.4                               -0.44
    0:00:12  377908.5      1.23    1783.0     557.4                               -0.44
    0:00:12  377904.8      1.23    1783.0     557.4                               -0.44
    0:00:12  377904.8      1.23    1781.9     557.4                               -0.44
    0:00:12  377904.8      1.23    1781.9     557.4                               -0.44
    0:00:12  377904.8      1.23    1781.5     557.4                               -0.44
    0:00:12  377904.8      1.23    1781.5     557.4                               -0.44
    0:00:12  377904.8      1.23    1780.6     557.4                               -0.44
    0:00:12  377904.8      1.23    1780.6     557.4                               -0.44
    0:00:12  377904.8      1.23    1780.6     557.4                               -0.44
    0:00:12  377904.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1780.1     557.4                               -0.44
    0:00:12  377905.8      1.23    1778.9     557.4                               -0.44
    0:00:12  377905.8      1.23    1778.9     557.4                               -0.44
    0:00:12  377905.8      1.23    1778.0     557.4                               -0.44
    0:00:12  377903.0      1.23    1778.0     557.4                               -0.44
    0:00:12  377903.0      1.23    1778.0     557.4                               -0.44
    0:00:12  377903.0      1.23    1778.0     557.4                               -0.44
    0:00:12  377903.0      1.23    1778.0     557.4                               -0.44
    0:00:12  377906.7      1.23    1778.0     557.4                               -0.44
    0:00:12  377903.0      1.23    1778.0     557.4                               -0.44
    0:00:13  377897.5      1.23    1778.0     557.4                               -0.44
    0:00:13  377897.5      1.23    1778.0     557.4                               -0.44
    0:00:13  377897.5      1.23    1778.0     557.4                               -0.44
    0:00:13  377897.5      1.23    1778.0     557.4                               -0.44
    0:00:13  377897.5      1.23    1778.0     557.4                               -0.44
    0:00:13  377897.5      1.23    1778.0     557.4                               -0.44
    0:00:13  377897.5      1.23    1778.0     557.4                               -0.44
    0:00:13  377897.5      1.23    1778.0     557.4                               -0.44
    0:00:13  377892.9      1.23    1778.0     557.4                               -0.44
    0:00:13  377892.9      1.23    1778.0     557.4                               -0.44
    0:00:13  377888.3      1.23    1778.0     557.4                               -0.44
    0:00:13  377883.7      1.23    1778.0     557.4                               -0.44
    0:00:13  377883.7      1.23    1778.0     557.4                               -0.44
    0:00:13  377883.7      1.23    1778.0     557.4                               -0.44
    0:00:13  377880.9      1.23    1778.0     557.4                               -0.44
    0:00:13  377878.1      1.23    1778.0     557.4                               -0.44
    0:00:13  377875.4      1.23    1778.0     557.4                               -0.44
    0:00:13  377877.2      1.23    1778.0     557.4                               -0.44
    0:00:13  377868.0      1.23    1778.0     557.4                               -0.44
    0:00:13  377849.6      1.23    1778.0     557.4                               -0.44
    0:00:13  377849.6      1.23    1778.0     557.4                               -0.44
    0:00:13  377821.9      1.23    1778.0     557.4                               -0.44
    0:00:13  377821.9      1.23    1778.0     557.4                               -0.44
    0:00:13  377821.9      1.23    1778.0     557.4                               -0.44
    0:00:13  377794.3      1.23    1778.0     557.4                               -0.44
    0:00:13  377794.3      1.23    1778.0     557.4                               -0.44
    0:00:13  377794.3      1.23    1778.0     557.4                               -0.44
    0:00:13  377766.6      1.23    1778.0     557.4                               -0.44
    0:00:13  377766.6      1.23    1778.0     557.4                               -0.44
    0:00:13  377766.6      1.23    1778.0     557.4                               -0.44
    0:00:13  377748.2      1.23    1778.0     557.4                               -0.44
    0:00:13  377748.2      1.23    1778.0     557.4                               -0.44
    0:00:13  377748.2      1.23    1776.7     557.4                               -0.44
    0:00:13  377748.2      1.23    1774.6     557.4                               -0.44
    0:00:13  377748.2      1.23    1774.6     557.4                               -0.44
    0:00:13  377748.2      1.23    1774.6     557.4                               -0.44
    0:00:13  377748.2      1.23    1772.8     557.4                               -0.44
    0:00:13  377748.2      1.23    1772.8     557.4                               -0.44
    0:00:13  377748.2      1.23    1772.8     557.4                               -0.44
    0:00:13  377743.6      1.23    1772.8     557.4                               -0.44
    0:00:13  377744.5      1.23    1772.8     557.4                               -0.44
    0:00:13  377744.5      1.23    1772.8     557.4                               -0.44
    0:00:13  377744.5      1.23    1772.8     557.4                               -0.44
    0:00:13  377744.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377744.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377744.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377739.9      1.22    1772.8     557.4                               -0.44
    0:00:13  377734.4      1.22    1772.8     557.4                               -0.44
    0:00:13  377735.3      1.22    1772.8     557.4                               -0.44
    0:00:13  377732.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377732.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377732.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377732.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377732.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377732.5      1.22    1772.8     557.4                               -0.44
    0:00:13  377734.4      1.22    1744.3     557.4                               -0.44
    0:00:13  377734.4      1.22    1744.3     557.4                               -0.44
    0:00:13  377734.4      1.22    1743.6     557.4                               -0.44
    0:00:13  377734.4      1.22    1743.6     557.4                               -0.44
    0:00:13  377734.4      1.22    1743.2     557.4                               -0.44
    0:00:13  377734.4      1.22    1743.2     557.4                               -0.44
    0:00:13  377734.4      1.22    1742.6     557.4                               -0.44
    0:00:13  377734.4      1.22    1742.4     557.4                               -0.44
    0:00:13  377734.4      1.22    1741.8     557.4                               -0.44
    0:00:13  377734.4      1.22    1741.8     557.4                               -0.44
    0:00:13  377734.4      1.22    1741.5     557.4                               -0.44
    0:00:13  377728.8      1.22    1740.7     557.4                               -0.44
    0:00:13  377728.8      1.22    1740.6     557.4                               -0.44
    0:00:13  377728.8      1.22    1740.6     557.4                               -0.44
    0:00:13  377728.8      1.22    1740.2     557.4                               -0.44
    0:00:13  377728.8      1.22    1740.2     557.4                               -0.44
    0:00:13  377728.8      1.22    1740.2     557.4                               -0.44
    0:00:13  377728.8      1.22    1739.9     557.4                               -0.44
    0:00:13  377728.8      1.22    1739.4     557.4                               -0.44
    0:00:13  377728.8      1.22    1739.4     557.4                               -0.44
    0:00:13  377728.8      1.22    1738.2     557.4                               -0.44
    0:00:13  377728.8      1.22    1738.2     557.4                               -0.44
    0:00:13  377728.8      1.22    1738.2     557.4                               -0.44
    0:00:14  377728.8      1.22    1736.8     557.4                               -0.44
    0:00:14  377728.8      1.22    1736.8     557.4                               -0.44
    0:00:14  377728.8      1.22    1736.3     557.4                               -0.44
    0:00:14  377728.8      1.22    1736.1     557.4                               -0.44
    0:00:14  377725.1      1.22    1734.2     557.4                               -0.44
    0:00:14  377725.1      1.22    1734.2     557.4                               -0.44
    0:00:14  377725.1      1.22    1734.2     557.4                               -0.44
    0:00:14  377725.1      1.22    1733.8     557.4                               -0.44
    0:00:14  377725.1      1.22    1733.8     557.4                               -0.44
    0:00:14  377725.1      1.22    1733.8     557.4                               -0.44
    0:00:14  377725.1      1.22    1733.8     557.4                               -0.44
    0:00:14  377725.1      1.22    1733.0     557.4                               -0.44
    0:00:14  377725.1      1.22    1733.0     557.4                               -0.44
    0:00:14  377719.6      1.22    1733.0     557.4                               -0.44
    0:00:14  377719.6      1.22    1733.0     557.4                               -0.44
    0:00:14  377719.6      1.22    1732.9     557.4                               -0.44
    0:00:14  377719.6      1.22    1732.9     557.4                               -0.44
    0:00:14  377719.6      1.22    1732.9     557.4                               -0.44
    0:00:14  377719.6      1.22    1732.2     557.4                               -0.44
    0:00:14  377719.6      1.22    1732.2     557.4                               -0.44
    0:00:14  377719.6      1.22    1732.1     557.4                               -0.44
    0:00:14  377719.6      1.22    1731.6     557.4                               -0.44
    0:00:14  377706.7      1.22    1731.6     557.4                               -0.44
    0:00:14  377706.7      1.22    1731.6     557.4                               -0.44
    0:00:14  377707.6      1.22    1731.2     557.4                               -0.44
    0:00:14  377707.6      1.22    1730.4     557.4                               -0.44
    0:00:14  377708.5      1.22    1730.0     557.4                               -0.44
    0:00:14  377708.5      1.22    1730.0     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377702.1      1.22    1728.8     557.4                               -0.44
    0:00:14  377703.0      1.22    1728.8     557.4                               -0.44
    0:00:14  377703.0      1.22    1728.8     557.4                               -0.44
    0:00:14  377703.0      1.22    1728.8     557.4                               -0.44
    0:00:14  377703.0      1.22    1728.8     557.4                               -0.44
    0:00:14  377703.0      1.22    1728.8     557.4                               -0.44
    0:00:14  377699.3      1.22    1728.3     557.4                               -0.44
    0:00:14  377695.6      1.22    1728.3     557.4                               -0.44
    0:00:14  377695.6      1.22    1728.3     557.4                               -0.44
    0:00:14  377692.0      1.22    1728.3     557.4                               -0.44
    0:00:14  377692.0      1.22    1728.3     557.4                               -0.44
    0:00:14  377685.5      1.22    1728.3     557.4                               -0.44
    0:00:14  377685.5      1.22    1728.3     557.4                               -0.44
    0:00:14  377683.7      1.22    1728.3     557.4                               -0.44
    0:00:14  377683.7      1.22    1728.3     557.4                               -0.44
    0:00:14  377681.8      1.22    1728.3     557.4                               -0.44
    0:00:14  377681.8      1.22    1728.3     557.4                               -0.44
    0:00:14  377676.3      1.22    1727.9     557.4                               -0.44
    0:00:14  377672.6      1.22    1727.9     557.4                               -0.44
    0:00:14  377672.6      1.22    1727.9     557.4                               -0.44
    0:00:14  377668.0      1.22    1727.9     557.4                               -0.44
    0:00:14  377662.5      1.22    1727.9     557.4                               -0.44
    0:00:14  377657.9      1.22    1727.9     557.4                               -0.44
    0:00:14  377651.4      1.22    1727.7     557.4                               -0.44
    0:00:14  377646.8      1.22    1727.7     557.4                               -0.44
    0:00:14  377646.8      1.22    1727.7     557.4                               -0.44
    0:00:14  377646.8      1.22    1727.7     557.4                               -0.44
    0:00:14  377642.2      1.22    1727.7     557.4                               -0.44
    0:00:14  377642.2      1.22    1727.7     557.4                               -0.44
    0:00:14  377625.6      1.22    1727.3     557.4                               -0.44
    0:00:14  377625.6      1.22    1727.3     557.4                               -0.44
    0:00:14  377625.6      1.22    1727.3     557.4                               -0.44
    0:00:14  377625.6      1.22    1727.3     557.4                               -0.44
    0:00:14  377621.0      1.22    1727.3     557.4                               -0.44
    0:00:14  377621.0      1.22    1727.3     557.4                               -0.44
    0:00:14  377616.4      1.22    1727.3     557.4                               -0.44
    0:00:14  377616.4      1.22    1727.3     557.4                               -0.44
    0:00:14  377616.4      1.22    1727.3     557.4                               -0.44
    0:00:14  377616.4      1.22    1727.3     557.4                               -0.44
    0:00:14  377616.4      1.22    1727.3     557.4                               -0.44
    0:00:14  377616.4      1.22    1727.3     557.4                               -0.44
    0:00:14  377609.9      1.22    1727.3     557.4                               -0.44
    0:00:14  377609.9      1.22    1727.3     557.4                               -0.44
    0:00:14  377609.9      1.22    1727.3     557.4                               -0.44
    0:00:15  377603.5      1.22    1727.3     557.4                               -0.44
    0:00:15  377603.5      1.22    1727.3     557.4                               -0.44
    0:00:15  377603.5      1.22    1727.3     557.4                               -0.44
    0:00:15  377603.5      1.22    1727.3     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.3     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.3     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.3     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.3     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.3     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.3     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.3     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377599.8      1.22    1727.2     557.4                               -0.44
    0:00:15  377596.1      1.22    1727.2     557.4                               -0.44
    0:00:15  377596.1      1.22    1727.2     557.4                               -0.44
    0:00:15  377596.1      1.22    1727.2     557.4                               -0.44
    0:00:15  377596.1      1.22    1727.2     557.4                               -0.44
    0:00:15  377596.1      1.22    1727.2     557.4                               -0.44
    0:00:15  377596.1      1.22    1727.2     557.4                               -0.44
    0:00:15  377596.1      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.2     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377592.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.2     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.2     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.2     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377588.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377581.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377581.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377581.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377581.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377575.8      1.22    1727.1     557.4                               -0.44
    0:00:15  377570.3      1.22    1727.1     557.4                               -0.44
    0:00:15  377564.8      1.22    1727.1     557.4                               -0.44
    0:00:15  377562.0      1.22    1727.1     557.4                               -0.44
    0:00:15  377560.2      1.22    1727.1     557.4                               -0.44
    0:00:15  377554.6      1.22    1727.1     557.4                               -0.44
    0:00:15  377549.1      1.22    1727.1     557.4                               -0.44
    0:00:15  377544.5      1.22    1727.1     557.4                               -0.44
    0:00:15  377544.5      1.22    1727.1     557.4                               -0.44
    0:00:15  377539.0      1.22    1727.1     557.4                               -0.44
    0:00:15  377533.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377527.9      1.22    1727.1     557.4                               -0.44
    0:00:15  377522.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377516.9      1.22    1727.1     557.4                               -0.44
    0:00:15  377512.2      1.22    1727.1     557.4                               -0.44
    0:00:15  377512.2      1.22    1727.1     557.4                               -0.44
    0:00:15  377509.5      1.22    1727.1     557.4                               -0.44
    0:00:15  377504.0      1.22    1727.1     557.4                               -0.44
    0:00:15  377501.2      1.22    1727.1     557.4                               -0.44
    0:00:15  377502.1      1.22    1727.1     557.4                               -0.44
    0:00:15  377502.1      1.22    1727.1     557.4                               -0.44
    0:00:15  377503.0      1.22    1727.1     557.4                               -0.44
    0:00:15  377502.1      1.22    1727.1     557.4                               -0.44
    0:00:15  377498.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377498.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377495.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377495.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377491.0      1.22    1727.1     557.4                               -0.44
    0:00:15  377486.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377481.8      1.22    1727.1     557.4                               -0.44
    0:00:15  377477.2      1.22    1727.1     557.4                               -0.44
    0:00:15  377471.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377466.2      1.22    1727.1     557.4                               -0.44
    0:00:15  377461.6      1.22    1727.1     557.4                               -0.44
    0:00:15  377459.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377455.1      1.22    1727.1     557.4                               -0.44
    0:00:15  377450.5      1.22    1727.1     557.4                               -0.44
    0:00:15  377449.6      1.22    1727.1     557.4                               -0.44
    0:00:15  377449.6      1.22    1727.1     557.4                               -0.44
    0:00:15  377449.6      1.22    1727.1     557.4                               -0.44
    0:00:15  377449.6      1.22    1727.1     557.4                               -0.44
    0:00:15  377440.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377440.4      1.22    1727.1     557.4                               -0.44
    0:00:15  377435.8      1.22    1727.1     557.4                               -0.44
    0:00:15  377436.7      1.22    1727.1     557.4                               -0.44
    0:00:15  377431.1      1.22    1727.1     557.4                               -0.44
    0:00:15  377426.5      1.22    1727.1     557.4                               -0.44
    0:00:15  377421.0      1.22    1727.1     557.4                               -0.44
    0:00:15  377420.1      1.22    1727.0     557.4                               -0.44
    0:00:15  377420.1      1.22    1727.0     557.4                               -0.44
    0:00:15  377420.1      1.22    1727.0     557.4                               -0.44
    0:00:15  377414.6      1.22    1727.0     557.4                               -0.44
    0:00:15  377414.6      1.22    1726.4     557.4                               -0.44
    0:00:15  377414.6      1.22    1726.4     557.4                               -0.44
    0:00:15  377414.6      1.22    1726.4     557.4                               -0.44
    0:00:15  377414.6      1.22    1726.3     557.4                               -0.44
    0:00:15  377414.6      1.22    1726.3     557.4                               -0.44
    0:00:15  377406.3      1.22    1726.3     557.4                               -0.44
    0:00:15  377406.3      1.22    1726.3     557.4                               -0.44
    0:00:15  377406.3      1.22    1726.3     557.4                               -0.44
    0:00:15  377406.3      1.22    1726.3     557.4                               -0.44
    0:00:15  377406.3      1.22    1726.3     557.4                               -0.44
    0:00:15  377406.3      1.22    1726.2     557.4                               -0.44
    0:00:15  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:15  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:15  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377402.6      1.22    1726.2     557.4                               -0.44
    0:00:16  377397.0      1.22    1726.2     557.4                               -0.44
    0:00:16  377397.0      1.22    1724.9     557.4                               -0.44
    0:00:16  377397.0      1.22    1724.9     557.4                               -0.44
    0:00:16  377398.0      1.22    1724.9     557.4                               -0.44
    0:00:16  377393.4      1.22    1724.9     557.4                               -0.44
    0:00:16  377393.4      1.22    1724.9     557.4                               -0.44
    0:00:16  377393.4      1.22    1724.9     557.4                               -0.44
    0:00:16  377393.4      1.22    1724.9     557.4                               -0.44
    0:00:16  377386.9      1.22    1724.9     557.4                               -0.44
    0:00:16  377386.9      1.22    1724.9     557.4                               -0.44
    0:00:16  377375.8      1.22    1724.8     557.4                               -0.44
    0:00:16  377375.8      1.22    1724.8     557.4                               -0.44
    0:00:16  377375.8      1.22    1724.8     557.4                               -0.44
    0:00:16  377371.2      1.22    1724.8     557.4                               -0.44
    0:00:16  377366.6      1.22    1724.7     557.4                               -0.44
    0:00:16  377366.6      1.22    1724.7     557.4                               -0.44
    0:00:16  377366.6      1.22    1724.7     557.4                               -0.44
    0:00:16  377362.0      1.22    1724.7     557.4                               -0.44
    0:00:16  377362.0      1.22    1724.7     557.4                               -0.44
    0:00:16  377357.4      1.22    1724.7     557.4                               -0.44
    0:00:16  377357.4      1.22    1724.7     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.5     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.5     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.5     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377348.2      1.22    1724.6     557.4                               -0.44
    0:00:16  377343.6      1.22    1724.5     557.4                               -0.44
    0:00:16  377343.6      1.22    1724.5     557.4                               -0.44
    0:00:16  377343.6      1.22    1724.5     557.4                               -0.44
    0:00:16  377343.6      1.22    1724.4     557.4                               -0.44
    0:00:16  377339.0      1.22    1724.3     557.4                               -0.44
    0:00:16  377339.0      1.22    1724.3     557.4                               -0.44
    0:00:16  377339.0      1.22    1724.3     557.4                               -0.44
    0:00:16  377339.0      1.22    1724.3     557.4                               -0.44
    0:00:16  377330.7      1.22    1724.4     557.4                               -0.44
    0:00:16  377330.7      1.22    1724.4     557.4                               -0.44
    0:00:16  377330.7      1.22    1724.4     557.4                               -0.44
    0:00:16  377321.5      1.22    1724.4     557.4                               -0.44
    0:00:16  377321.5      1.22    1724.4     557.4                               -0.44
    0:00:16  377321.5      1.22    1724.3     557.4                               -0.44
    0:00:16  377322.4      1.22    1724.3     557.4                               -0.44
    0:00:16  377317.8      1.22    1724.2     557.4                               -0.44
    0:00:16  377317.8      1.22    1724.2     557.4                               -0.44
    0:00:16  377317.8      1.22    1724.2     557.4                               -0.44
    0:00:16  377317.8      1.22    1724.2     557.4                               -0.44
    0:00:16  377317.8      1.22    1724.2     557.4                               -0.44
    0:00:16  377313.2      1.22    1724.1     557.4                               -0.44
    0:00:16  377311.3      1.22    1724.1     557.4                               -0.44
    0:00:16  377304.9      1.22    1724.1     557.4                               -0.44
    0:00:16  377304.9      1.22    1724.1     557.4                               -0.44
    0:00:16  377304.9      1.22    1724.1     557.4                               -0.44
    0:00:16  377300.3      1.22    1724.0     557.4                               -0.44
    0:00:16  377295.7      1.22    1724.0     557.4                               -0.44
    0:00:16  377290.1      1.22    1723.9     557.4                               -0.44
    0:00:16  377288.3      1.22    1723.9     557.4                               -0.44
    0:00:16  377283.7      1.22    1723.9     557.4                               -0.44
    0:00:16  377279.1      1.22    1723.9     557.4                               -0.44
    0:00:16  377277.2      1.22    1723.9     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377272.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377267.1      1.22    1723.8     557.4                               -0.44
    0:00:16  377267.1      1.22    1723.8     557.4                               -0.44
    0:00:16  377265.3      1.22    1723.8     557.4                               -0.44
    0:00:16  377261.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377261.6      1.22    1723.8     557.4                               -0.44
    0:00:16  377256.0      1.22    1723.7     557.4                               -0.44
    0:00:16  377256.0      1.22    1723.7     557.4                               -0.44
    0:00:16  377256.0      1.22    1723.7     557.4                               -0.44
    0:00:16  377250.5      1.22    1723.7     557.4                               -0.44
    0:00:16  377250.5      1.22    1723.7     557.4                               -0.44
    0:00:16  377250.5      1.22    1723.7     557.4                               -0.44
    0:00:16  377245.0      1.22    1723.7     557.4                               -0.44
    0:00:16  377245.0      1.22    1723.7     557.4                               -0.44
    0:00:16  377245.0      1.22    1723.7     557.4                               -0.44
    0:00:16  377239.5      1.22    1723.7     557.4                               -0.44
    0:00:16  377239.5      1.22    1723.7     557.4                               -0.44
    0:00:16  377239.5      1.22    1723.7     557.4                               -0.44
    0:00:16  377237.6      1.22    1723.7     557.4                               -0.44
    0:00:16  377233.0      1.22    1723.7     557.4                               -0.44
    0:00:16  377219.2      1.22    1723.6     557.4                               -0.44
    0:00:16  377219.2      1.22    1723.6     557.4                               -0.44
    0:00:16  377219.2      1.22    1723.6     557.4                               -0.44
    0:00:16  377214.6      1.22    1723.5     557.4                               -0.44
    0:00:16  377205.4      1.22    1723.4     557.4                               -0.44
    0:00:16  377205.4      1.22    1723.4     557.4                               -0.44
    0:00:16  377196.1      1.22    1723.4     557.4                               -0.44
    0:00:16  377196.1      1.22    1723.4     557.4                               -0.44
    0:00:16  377191.5      1.22    1723.3     557.4                               -0.44
    0:00:16  377177.7      1.22    1723.2     557.4                               -0.44
    0:00:16  377177.7      1.22    1723.2     557.4                               -0.44
    0:00:16  377177.7      1.22    1723.2     557.4                               -0.44
    0:00:16  377168.5      1.22    1723.1     557.4                               -0.44
    0:00:16  377168.5      1.22    1723.1     557.4                               -0.44
    0:00:16  377163.9      1.22    1723.1     557.4                               -0.44
    0:00:16  377163.9      1.22    1723.1     557.4                               -0.44
    0:00:16  377159.3      1.22    1723.1     557.4                               -0.44
    0:00:16  377154.7      1.22    1723.0     557.4                               -0.44
    0:00:16  377145.4      1.22    1722.9     557.4                               -0.44
    0:00:16  377145.4      1.22    1722.9     557.4                               -0.44
    0:00:16  377131.6      1.22    1722.8     557.4                               -0.44
    0:00:16  377131.6      1.22    1722.8     557.4                               -0.44
    0:00:16  377131.6      1.22    1722.8     557.4                               -0.44
    0:00:16  377122.4      1.22    1722.8     557.4                               -0.44
    0:00:16  377122.4      1.22    1722.8     557.4                               -0.44
    0:00:16  377108.6      1.22    1722.6     557.4                               -0.44
    0:00:16  377108.6      1.22    1722.6     557.4                               -0.44
    0:00:16  377108.6      1.22    1722.6     557.4                               -0.44
    0:00:16  377104.0      1.22    1722.6     557.4                               -0.44
    0:00:16  377104.0      1.22    1722.6     557.4                               -0.44
    0:00:16  377099.4      1.22    1722.6     557.4                               -0.44
    0:00:16  377094.8      1.22    1722.5     557.4                               -0.44
    0:00:17  377090.2      1.22    1722.5     557.4                               -0.44
    0:00:17  377090.2      1.22    1722.5     557.4                               -0.44
    0:00:17  377090.2      1.22    1722.5     557.4                               -0.44
    0:00:17  377090.2      1.22    1722.5     557.4                               -0.44
    0:00:17  377090.2      1.22    1722.5     557.4                               -0.44
    0:00:17  377090.2      1.22    1722.5     557.4                               -0.44
    0:00:17  377090.2      1.22    1722.5     557.4                               -0.44
    0:00:17  377082.8      1.22    1722.4     557.4                               -0.44
    0:00:17  377082.8      1.22    1722.4     557.4                               -0.44
    0:00:17  377082.8      1.22    1722.4     557.4                               -0.44
    0:00:17  377082.8      1.22    1722.4     557.4                               -0.44
    0:00:17  377082.8      1.22    1722.4     557.4                               -0.44
    0:00:17  377078.2      1.22    1722.4     557.4                               -0.44
    0:00:17  377073.6      1.22    1722.4     557.4                               -0.44
    0:00:17  377073.6      1.22    1722.4     557.4                               -0.44
    0:00:17  377069.0      1.22    1722.3     557.4                               -0.44
    0:00:17  377069.0      1.22    1722.3     557.4                               -0.44
    0:00:17  377059.7      1.22    1722.3     557.4                               -0.44
    0:00:17  377059.7      1.22    1722.3     557.4                               -0.44
    0:00:17  377055.1      1.22    1722.3     557.4                               -0.44
    0:00:17  377055.1      1.22    1722.3     557.4                               -0.44
    0:00:17  377055.1      1.22    1722.3     557.4                               -0.44
    0:00:17  377055.1      1.22    1722.3     557.4                               -0.44
    0:00:17  377055.1      1.22    1722.3     557.4                               -0.44
    0:00:17  377053.3      1.22    1722.3     557.4                               -0.44
    0:00:17  377053.3      1.22    1722.3     557.4                               -0.44
    0:00:17  377054.2      1.22    1722.3     557.4                               -0.44
    0:00:17  377054.2      1.22    1722.2     557.4                               -0.44
    0:00:17  377052.4      1.22    1722.2     557.4                               -0.44
    0:00:17  377045.9      1.22    1722.2     557.4                               -0.44
    0:00:17  377044.1      1.22    1722.2     557.4                               -0.44
    0:00:17  377042.2      1.22    1722.2     557.4                               -0.44
    0:00:17  377040.4      1.22    1722.2     557.4                               -0.44
    0:00:17  377038.5      1.22    1722.2     557.4                               -0.44
    0:00:17  377038.5      1.22    1722.2     557.4                               -0.44
    0:00:17  377038.5      1.22    1722.2     557.4                               -0.44
    0:00:18  377038.5      1.22    1722.2     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377033.0      1.22    1722.0     557.4                               -0.44
    0:00:18  377028.4      1.22    1722.0     557.4                               -0.44
    0:00:18  377028.4      1.22    1722.0     557.4                               -0.44
    0:00:18  377028.4      1.22    1722.0     557.4                               -0.44
    0:00:18  377023.8      1.22    1722.0     557.4                               -0.44
    0:00:18  377023.8      1.22    1722.0     557.4                               -0.44
    0:00:18  377027.5      1.22    1722.0     557.4                               -0.44
    0:00:18  377027.5      1.22    1722.0     557.4                               -0.44
    0:00:18  377027.5      1.22    1722.0     557.4                               -0.44
    0:00:18  377022.9      1.22    1722.0     557.4                               -0.44
    0:00:18  377022.9      1.22    1722.0     557.4                               -0.44
    0:00:18  377022.9      1.22    1722.0     557.4                               -0.44
    0:00:18  377022.9      1.22    1722.0     557.4                               -0.44
    0:00:18  377022.9      1.22    1722.0     557.4                               -0.44
    0:00:18  377022.9      1.22    1722.0     557.4                               -0.44
    0:00:18  377022.9      1.22    1722.0     557.4                               -0.44
    0:00:18  377022.9      1.22    1722.0     557.4                               -0.44
    0:00:18  377017.3      1.22    1722.0     557.4                               -0.44
    0:00:18  377017.3      1.22    1722.0     557.4                               -0.44
    0:00:18  377017.3      1.22    1722.0     557.4                               -0.44
    0:00:18  377017.3      1.22    1722.0     557.4                               -0.44
    0:00:18  377017.3      1.22    1722.0     557.4                               -0.44
    0:00:18  377017.3      1.22    1722.0     557.4                               -0.44
    0:00:18  377017.3      1.22    1722.0     557.4                               -0.44
    0:00:18  377017.3      1.22    1721.9     557.4                               -0.44
    0:00:18  377010.9      1.22    1721.9     557.4                               -0.44
    0:00:18  377010.9      1.22    1721.9     557.4                               -0.44
    0:00:18  377010.9      1.22    1721.9     557.4                               -0.44
    0:00:18  377010.9      1.22    1721.9     557.4                               -0.44
    0:00:18  377010.9      1.22    1721.9     557.4                               -0.44
    0:00:18  377004.4      1.22    1721.9     557.4                               -0.44
    0:00:18  377004.4      1.22    1721.9     557.4                               -0.44
    0:00:18  376999.8      1.22    1721.9     557.4                               -0.44
    0:00:18  376999.8      1.22    1721.9     557.4                               -0.44
    0:00:18  376993.4      1.22    1721.9     557.4                               -0.44
    0:00:18  376993.4      1.22    1721.9     557.4                               -0.44
    0:00:18  376993.4      1.22    1721.9     557.4                               -0.44
    0:00:18  376993.4      1.22    1721.9     557.4                               -0.44
    0:00:18  376993.4      1.22    1721.9     557.4                               -0.44
    0:00:18  376993.4      1.22    1721.9     557.4                               -0.44
    0:00:18  376988.8      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.0     557.4                               -0.44
    0:00:18  376982.3      1.22    1721.0     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.4     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.2     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.1     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.0     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.0     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.0     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.0     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.0     557.4                               -0.44
    0:00:18  376982.3      1.22    1720.0     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.9     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.8     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.7     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.6     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.5     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.5     557.4                               -0.44
    0:00:18  376983.2      1.22    1719.5     557.4                               -0.44
    0:00:18  376983.2      1.22    1719.5     557.4                               -0.44
    0:00:18  376981.4      1.22    1719.5     557.4                               -0.44
    0:00:18  376981.4      1.22    1719.3     557.4                               -0.44
    0:00:18  376981.4      1.22    1719.3     557.4                               -0.44
    0:00:18  376982.3      1.22    1719.3     557.4                               -0.44
    0:00:18  376980.5      1.22    1719.3     557.4                               -0.44
    0:00:18  376980.5      1.22    1719.2     557.4                               -0.44
    0:00:18  376980.5      1.22    1719.2     557.4                               -0.44
    0:00:18  376980.5      1.22    1719.2     557.4                               -0.44
    0:00:18  376980.5      1.22    1719.2     557.4                               -0.44


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Max Transition Fix
  -----------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:36:18 2012
****************************************
Std cell utilization: 72.14%  (409050/(567009-0))
(Non-fixed + Fixed)
Std cell utilization: 99.18%  (408662/(567009-154960))
(Non-fixed only)
Chip area:            567009   sites, bbox (30.00 30.00 752.88 752.88) um
Std cell area:        409050   sites, (non-fixed:408662 fixed:388)
                      37319    cells, (non-fixed:37289  fixed:30)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      154960   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       94 
Avg. std cell width:  5.12 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 251)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:36:18 2012
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 0 (out of 37289) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : top_pipeline
  Version: F-2011.09-ICC-SP2
  Date   : Thu Dec 20 07:36:18 2012
****************************************

No cell displacement.

...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 251 horizontal rows
    128 pre-routes for placement blockage/checking
    316 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(782880,782880). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(782880,782880). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Thu Dec 20 07:36:33 2012
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Thu Dec 20 07:36:34 2012

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Information: Starting from the 2012.06 release, the default value of option check_pin_min_area_min_length of command set_route_zrt_detail_options will be true. (ZRT-321)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M4 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M5 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Via on layer (VIA5) needs more than one tracks
Warning: Layer M6 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.465. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Extraction] Stage (MB): Used   85  Alloctr   84  Proc    0 
[ECO: Extraction] Total (MB): Used   86  Alloctr   94  Proc  848 
Num of eco nets = 38859
Num of open eco nets = 1149
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used   93  Alloctr   91  Proc    0 
[ECO: Init] Total (MB): Used   93  Alloctr  101  Proc  848 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   93  Alloctr  102  Proc  848 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,782.88,782.88)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 0.90
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  104  Alloctr  112  Proc  848 
Net statistics:
Total number of nets     = 38859
Number of nets to route  = 1149
Number of single or zero port nets = 37
1149 nets are partially connected,
 of which 1149 are detail routed and 0 are global routed.
37673 nets are fully connected,
 of which 37673 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  116  Alloctr  124  Proc  848 
Average gCell capacity  2.17	 on layer (1)	 M1
Average gCell capacity  9.02	 on layer (2)	 M2
Average gCell capacity  9.02	 on layer (3)	 M3
Average gCell capacity  9.02	 on layer (4)	 M4
Average gCell capacity  9.02	 on layer (5)	 M5
Average gCell capacity  9.02	 on layer (6)	 M6
Average gCell capacity  9.02	 on layer (7)	 M7
Average gCell capacity  8.64	 on layer (8)	 M8
Average gCell capacity  2.85	 on layer (9)	 M9
Average number of tracks per gCell 9.03	 on layer (1)	 M1
Average number of tracks per gCell 9.03	 on layer (2)	 M2
Average number of tracks per gCell 9.03	 on layer (3)	 M3
Average number of tracks per gCell 9.03	 on layer (4)	 M4
Average number of tracks per gCell 9.03	 on layer (5)	 M5
Average number of tracks per gCell 9.03	 on layer (6)	 M6
Average number of tracks per gCell 9.03	 on layer (7)	 M7
Average number of tracks per gCell 9.03	 on layer (8)	 M8
Average number of tracks per gCell 3.21	 on layer (9)	 M9
Number of gCells = 660969
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  116  Alloctr  124  Proc  848 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Data] Total (MB): Used  120  Alloctr  127  Proc  848 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  120  Alloctr  127  Proc  848 
Initial. Routing result:
Initial. Both Dirs: Overflow =   125 Max = 5 GRCs =   149 (0.10%)
Initial. H routing: Overflow =   106 Max = 2 (GRCs =  3) GRCs =   132 (0.18%)
Initial. V routing: Overflow =    19 Max = 5 (GRCs =  1) GRCs =    17 (0.02%)
Initial. M1         Overflow =     7 Max = 1 (GRCs =  6) GRCs =     8 (0.01%)
Initial. M2         Overflow =     9 Max = 5 (GRCs =  1) GRCs =     4 (0.01%)
Initial. M3         Overflow =    99 Max = 2 (GRCs =  3) GRCs =   124 (0.17%)
Initial. M4         Overflow =     9 Max = 1 (GRCs =  5) GRCs =    13 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.54 0.68 0.42 0.01 0.07 0.01 0.00 0.00 0.00 0.17 0.00 0.00 0.01
M2       11.8 7.77 14.0 21.6 22.0 14.5 6.15 1.59 0.24 0.00 0.02 0.00 0.00 0.00
M3       10.2 5.43 5.32 10.2 15.9 19.9 17.2 10.5 4.03 0.00 0.93 0.08 0.00 0.00
M4       20.0 11.1 12.3 15.2 15.8 13.0 7.98 3.38 0.90 0.00 0.12 0.01 0.00 0.00
M5       28.5 13.7 15.2 16.5 13.8 8.22 2.87 0.71 0.13 0.00 0.01 0.00 0.00 0.00
M6       60.7 21.3 12.1 4.32 1.05 0.31 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       75.1 14.7 6.58 2.55 0.83 0.15 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.64 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.3 0.00 0.14 0.49 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.4 8.83 7.39 7.94 7.74 6.26 3.81 1.80 0.59 0.00 0.14 0.01 0.00 0.00


Initial. Total Wire Length = 295.31
Initial. Layer M1 wire length = 153.67
Initial. Layer M2 wire length = 21.58
Initial. Layer M3 wire length = 111.24
Initial. Layer M4 wire length = 3.97
Initial. Layer M5 wire length = 3.13
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 1.73
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 300
Initial. Via VIA12C count = 142
Initial. Via VIA23C count = 144
Initial. Via VIA34C count = 6
Initial. Via VIA45C count = 4
Initial. Via VIA56C count = 2
Initial. Via VIA67C count = 2
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  120  Alloctr  127  Proc  848 
phase1. Routing result:
phase1. Both Dirs: Overflow =   124 Max = 5 GRCs =   147 (0.10%)
phase1. H routing: Overflow =   105 Max = 2 (GRCs =  3) GRCs =   130 (0.18%)
phase1. V routing: Overflow =    19 Max = 5 (GRCs =  1) GRCs =    17 (0.02%)
phase1. M1         Overflow =     7 Max = 1 (GRCs =  6) GRCs =     9 (0.01%)
phase1. M2         Overflow =     9 Max = 5 (GRCs =  1) GRCs =     4 (0.01%)
phase1. M3         Overflow =    98 Max = 2 (GRCs =  3) GRCs =   121 (0.16%)
phase1. M4         Overflow =     9 Max = 1 (GRCs =  5) GRCs =    13 (0.02%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.54 0.68 0.42 0.01 0.07 0.01 0.00 0.00 0.00 0.17 0.00 0.00 0.01
M2       11.9 7.80 14.1 21.6 22.0 14.5 6.13 1.59 0.24 0.00 0.02 0.00 0.00 0.00
M3       10.2 5.43 5.36 10.2 16.0 19.9 17.1 10.5 4.01 0.00 0.92 0.08 0.00 0.00
M4       20.0 11.1 12.3 15.2 15.8 13.0 7.99 3.37 0.90 0.00 0.12 0.01 0.00 0.00
M5       28.5 13.7 15.2 16.5 13.8 8.22 2.87 0.71 0.13 0.00 0.01 0.00 0.00 0.00
M6       60.7 21.3 12.1 4.32 1.06 0.31 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       75.1 14.7 6.58 2.55 0.83 0.15 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.64 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.3 0.00 0.14 0.49 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.4 8.83 7.40 7.94 7.74 6.26 3.81 1.80 0.59 0.00 0.14 0.01 0.00 0.00


phase1. Total Wire Length = 293.10
phase1. Layer M1 wire length = 157.60
phase1. Layer M2 wire length = 21.58
phase1. Layer M3 wire length = 106.38
phase1. Layer M4 wire length = 3.97
phase1. Layer M5 wire length = 3.58
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 298
phase1. Via VIA12C count = 142
phase1. Via VIA23C count = 142
phase1. Via VIA34C count = 8
phase1. Via VIA45C count = 6
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  120  Alloctr  127  Proc  848 
phase2. Routing result:
phase2. Both Dirs: Overflow =   124 Max = 5 GRCs =   147 (0.10%)
phase2. H routing: Overflow =   105 Max = 2 (GRCs =  3) GRCs =   130 (0.18%)
phase2. V routing: Overflow =    19 Max = 5 (GRCs =  1) GRCs =    17 (0.02%)
phase2. M1         Overflow =     7 Max = 1 (GRCs =  6) GRCs =     9 (0.01%)
phase2. M2         Overflow =     9 Max = 5 (GRCs =  1) GRCs =     4 (0.01%)
phase2. M3         Overflow =    98 Max = 2 (GRCs =  3) GRCs =   121 (0.16%)
phase2. M4         Overflow =     9 Max = 1 (GRCs =  5) GRCs =    13 (0.02%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       96.0 2.54 0.68 0.42 0.01 0.07 0.01 0.00 0.00 0.00 0.17 0.00 0.00 0.01
M2       11.9 7.80 14.1 21.6 22.0 14.5 6.13 1.59 0.24 0.00 0.02 0.00 0.00 0.00
M3       10.2 5.43 5.36 10.2 16.0 19.9 17.1 10.5 4.01 0.00 0.92 0.08 0.00 0.00
M4       20.0 11.1 12.3 15.2 15.8 13.0 7.99 3.37 0.90 0.00 0.12 0.01 0.00 0.00
M5       28.5 13.7 15.2 16.5 13.8 8.22 2.87 0.71 0.13 0.00 0.01 0.00 0.00 0.00
M6       60.7 21.3 12.1 4.32 1.06 0.31 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       75.1 14.7 6.58 2.55 0.83 0.15 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       97.3 2.64 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       99.3 0.00 0.14 0.49 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    55.4 8.83 7.40 7.94 7.74 6.26 3.81 1.80 0.59 0.00 0.14 0.01 0.00 0.00


phase2. Total Wire Length = 293.10
phase2. Layer M1 wire length = 157.60
phase2. Layer M2 wire length = 21.58
phase2. Layer M3 wire length = 106.38
phase2. Layer M4 wire length = 3.97
phase2. Layer M5 wire length = 3.58
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 298
phase2. Via VIA12C count = 142
phase2. Via VIA23C count = 142
phase2. Via VIA34C count = 8
phase2. Via VIA45C count = 6
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  120  Alloctr  127  Proc  848 

Congestion utilization per direction:
Average vertical track utilization   = 18.76 %
Peak    vertical track utilization   = 57.58 %
Average horizontal track utilization = 21.49 %
Peak    horizontal track utilization = 67.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used  119  Alloctr  127  Proc  848 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   25  Alloctr   25  Proc    0 
[GR: Done] Total (MB): Used  119  Alloctr  127  Proc  848 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Global Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Global Routing] Total (MB): Used  101  Alloctr  109  Proc  848 
[ECO: GR] Elapsed real time: 0:00:08 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: GR] Stage (MB): Used  100  Alloctr   99  Proc    0 
[ECO: GR] Total (MB): Used  101  Alloctr  109  Proc  848 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used  103  Alloctr  111  Proc  848 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1701 of 3476


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  104  Alloctr  111  Proc  848 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:06 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  104  Alloctr  111  Proc  848 

Number of wires with overlap after iteration 1 = 1252 of 2807


Wire length and via report:
---------------------------
Number of M1 wires: 852 		 POLYCON: 0
Number of M2 wires: 1477 		 VIA12C: 2058
Number of M3 wires: 417 		 VIA23C: 786
Number of M4 wires: 45 		 VIA34C: 104
Number of M5 wires: 14 		 VIA45C: 30
Number of M6 wires: 0 		 VIA56C: 4
Number of M7 wires: 2 		 VIA67C: 4
Number of M8 wires: 0 		 VIA78C: 0
Number of M9 wires: 0 		 VIA89C: 0
Total number of wires: 2807 		 vias: 2986

Total M1 wire length: 352.2
Total M2 wire length: 1172.6
Total M3 wire length: 484.2
Total M4 wire length: 42.7
Total M5 wire length: 15.3
Total M6 wire length: 0.0
Total M7 wire length: 2.9
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 2069.9

Longest M1 wire length: 4.2
Longest M2 wire length: 3.8
Longest M3 wire length: 6.5
Longest M4 wire length: 1.6
Longest M5 wire length: 2.9
Longest M6 wire length: 0.0
Longest M7 wire length: 1.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:06 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  101  Alloctr  109  Proc  848 
[ECO: CDR] Elapsed real time: 0:00:14 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[ECO: CDR] Stage (MB): Used  100  Alloctr   99  Proc    0 
[ECO: CDR] Total (MB): Used  101  Alloctr  109  Proc  848 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                


Begin ECO DRC check ...

Checked	1/196 Partitions, Violations =	16
Checked	7/196 Partitions, Violations =	310
Checked	14/196 Partitions, Violations =	490
Checked	21/196 Partitions, Violations =	1361
Checked	28/196 Partitions, Violations =	1733
Checked	35/196 Partitions, Violations =	2059
Checked	42/196 Partitions, Violations =	2333
Checked	49/196 Partitions, Violations =	2522
Checked	56/196 Partitions, Violations =	3214
Checked	63/196 Partitions, Violations =	3288
Checked	70/196 Partitions, Violations =	3675
Checked	77/196 Partitions, Violations =	3708
Checked	84/196 Partitions, Violations =	3900
Checked	91/196 Partitions, Violations =	4147
Checked	98/196 Partitions, Violations =	4560
Checked	105/196 Partitions, Violations =	4626
Checked	112/196 Partitions, Violations =	4752
Checked	119/196 Partitions, Violations =	4922
Checked	126/196 Partitions, Violations =	5022
Checked	133/196 Partitions, Violations =	5184
Checked	140/196 Partitions, Violations =	5312
Checked	147/196 Partitions, Violations =	5441
Checked	154/196 Partitions, Violations =	5548
Checked	161/196 Partitions, Violations =	5678
Checked	168/196 Partitions, Violations =	5795
Checked	175/196 Partitions, Violations =	6073
Checked	182/196 Partitions, Violations =	6350
Checked	189/196 Partitions, Violations =	6350
Checked	196/196 Partitions, Violations =	6350

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6350

[DRC CHECK] Elapsed real time: 0:00:08 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  105  Alloctr  113  Proc  848 

Total Wire Length =                    2485353 micron
Total Number of Contacts =             384181
Total Number of Wires =                357792
Total Number of PtConns =              61913
Total Number of Routable Wires =       357792
Total Routable Wire Length =           2470232 micron
	Layer          M1 :      22907 micron
	Layer          M2 :     537695 micron
	Layer          M3 :     749619 micron
	Layer          M4 :     540768 micron
	Layer          M5 :     418606 micron
	Layer          M6 :     127849 micron
	Layer          M7 :      80987 micron
	Layer          M8 :       5375 micron
	Layer          M9 :       1547 micron
	Via        VIA89C :         35
	Via   VIA78C(rot) :        172
	Via        VIA67C :       2177
	Via   VIA56C(rot) :       5679
	Via        VIA45C :      25692
	Via        VIA34C :        779
	Via   VIA34C(rot) :      53314
	Via        VIA23C :     158613
	Via   VIA23C(rot) :         24
	Via        VIA12B :        725
	Via   VIA12B(rot) :      50060
	Via        VIA12C :       1288
	Via   VIA12C(rot) :      85623

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 384181 vias)
 
    Layer VIA1       =  0.00% (0      / 137696  vias)
        Un-optimized = 100.00% (137696  vias)
    Layer VIA2       =  0.00% (0      / 158637  vias)
        Un-optimized = 100.00% (158637  vias)
    Layer VIA3       =  0.00% (0      / 54093   vias)
        Un-optimized = 100.00% (54093   vias)
    Layer VIA4       =  0.00% (0      / 25692   vias)
        Un-optimized = 100.00% (25692   vias)
    Layer VIA5       =  0.00% (0      / 5679    vias)
        Un-optimized = 100.00% (5679    vias)
    Layer VIA6       =  0.00% (0      / 2177    vias)
        Un-optimized = 100.00% (2177    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
        Un-optimized = 100.00% (172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
        Un-optimized = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 384181 vias)
 
    Layer VIA1       =  0.00% (0      / 137696  vias)
    Layer VIA2       =  0.00% (0      / 158637  vias)
    Layer VIA3       =  0.00% (0      / 54093   vias)
    Layer VIA4       =  0.00% (0      / 25692   vias)
    Layer VIA5       =  0.00% (0      / 5679    vias)
    Layer VIA6       =  0.00% (0      / 2177    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
 
Total number of nets = 38859, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/401 Partitions, Violations =	6304
Routed	2/401 Partitions, Violations =	6273
Routed	4/401 Partitions, Violations =	6193
Routed	6/401 Partitions, Violations =	6117
Routed	8/401 Partitions, Violations =	6060
Routed	10/401 Partitions, Violations =	6004
Routed	12/401 Partitions, Violations =	5919
Routed	14/401 Partitions, Violations =	5847
Routed	16/401 Partitions, Violations =	5758
Routed	18/401 Partitions, Violations =	5718
Routed	20/401 Partitions, Violations =	5666
Routed	22/401 Partitions, Violations =	5581
Routed	24/401 Partitions, Violations =	5554
Routed	26/401 Partitions, Violations =	5498
Routed	28/401 Partitions, Violations =	5318
Routed	30/401 Partitions, Violations =	5272
Routed	32/401 Partitions, Violations =	5219
Routed	34/401 Partitions, Violations =	5138
Routed	36/401 Partitions, Violations =	5032
Routed	38/401 Partitions, Violations =	4913
Routed	40/401 Partitions, Violations =	4842
Routed	42/401 Partitions, Violations =	4811
Routed	44/401 Partitions, Violations =	4776
Routed	46/401 Partitions, Violations =	4735
Routed	48/401 Partitions, Violations =	4683
Routed	50/401 Partitions, Violations =	4655
Routed	52/401 Partitions, Violations =	4625
Routed	54/401 Partitions, Violations =	4599
Routed	56/401 Partitions, Violations =	4522
Routed	58/401 Partitions, Violations =	4508
Routed	60/401 Partitions, Violations =	4459
Routed	62/401 Partitions, Violations =	4384
Routed	64/401 Partitions, Violations =	4307
Routed	66/401 Partitions, Violations =	4255
Routed	68/401 Partitions, Violations =	4202
Routed	70/401 Partitions, Violations =	4157
Routed	72/401 Partitions, Violations =	4074
Routed	74/401 Partitions, Violations =	4033
Routed	76/401 Partitions, Violations =	3987
Routed	78/401 Partitions, Violations =	3933
Routed	80/401 Partitions, Violations =	3823
Routed	82/401 Partitions, Violations =	3758
Routed	84/401 Partitions, Violations =	3724
Routed	86/401 Partitions, Violations =	3663
Routed	88/401 Partitions, Violations =	3635
Routed	90/401 Partitions, Violations =	3592
Routed	92/401 Partitions, Violations =	3486
Routed	94/401 Partitions, Violations =	3411
Routed	96/401 Partitions, Violations =	3364
Routed	98/401 Partitions, Violations =	3313
Routed	100/401 Partitions, Violations =	3272
Routed	102/401 Partitions, Violations =	3237
Routed	104/401 Partitions, Violations =	3207
Routed	106/401 Partitions, Violations =	3172
Routed	108/401 Partitions, Violations =	3129
Routed	110/401 Partitions, Violations =	3102
Routed	112/401 Partitions, Violations =	3050
Routed	114/401 Partitions, Violations =	3022
Routed	116/401 Partitions, Violations =	2995
Routed	118/401 Partitions, Violations =	2924
Routed	120/401 Partitions, Violations =	2897
Routed	122/401 Partitions, Violations =	2877
Routed	124/401 Partitions, Violations =	2857
Routed	126/401 Partitions, Violations =	2817
Routed	128/401 Partitions, Violations =	2783
Routed	130/401 Partitions, Violations =	2728
Routed	132/401 Partitions, Violations =	2664
Routed	134/401 Partitions, Violations =	2624
Routed	136/401 Partitions, Violations =	2580
Routed	138/401 Partitions, Violations =	2531
Routed	140/401 Partitions, Violations =	2504
Routed	142/401 Partitions, Violations =	2421
Routed	144/401 Partitions, Violations =	2392
Routed	146/401 Partitions, Violations =	2339
Routed	148/401 Partitions, Violations =	2311
Routed	150/401 Partitions, Violations =	2234
Routed	152/401 Partitions, Violations =	2207
Routed	154/401 Partitions, Violations =	2164
Routed	156/401 Partitions, Violations =	2132
Routed	158/401 Partitions, Violations =	2080
Routed	160/401 Partitions, Violations =	2046
Routed	162/401 Partitions, Violations =	1999
Routed	164/401 Partitions, Violations =	1938
Routed	166/401 Partitions, Violations =	1871
Routed	168/401 Partitions, Violations =	1791
Routed	170/401 Partitions, Violations =	1759
Routed	172/401 Partitions, Violations =	1741
Routed	174/401 Partitions, Violations =	1719
Routed	176/401 Partitions, Violations =	1688
Routed	178/401 Partitions, Violations =	1653
Routed	180/401 Partitions, Violations =	1633
Routed	182/401 Partitions, Violations =	1613
Routed	184/401 Partitions, Violations =	1597
Routed	186/401 Partitions, Violations =	1565
Routed	188/401 Partitions, Violations =	1551
Routed	190/401 Partitions, Violations =	1506
Routed	192/401 Partitions, Violations =	1468
Routed	194/401 Partitions, Violations =	1450
Routed	196/401 Partitions, Violations =	1436
Routed	198/401 Partitions, Violations =	1411
Routed	200/401 Partitions, Violations =	1378
Routed	202/401 Partitions, Violations =	1334
Routed	204/401 Partitions, Violations =	1308
Routed	206/401 Partitions, Violations =	1235
Routed	208/401 Partitions, Violations =	1206
Routed	210/401 Partitions, Violations =	1188
Routed	212/401 Partitions, Violations =	1162
Routed	214/401 Partitions, Violations =	1134
Routed	216/401 Partitions, Violations =	1103
Routed	218/401 Partitions, Violations =	1080
Routed	220/401 Partitions, Violations =	1060
Routed	222/401 Partitions, Violations =	1041
Routed	224/401 Partitions, Violations =	1021
Routed	226/401 Partitions, Violations =	1001
Routed	228/401 Partitions, Violations =	987
Routed	230/401 Partitions, Violations =	955
Routed	232/401 Partitions, Violations =	925
Routed	234/401 Partitions, Violations =	911
Routed	236/401 Partitions, Violations =	885
Routed	238/401 Partitions, Violations =	869
Routed	240/401 Partitions, Violations =	855
Routed	242/401 Partitions, Violations =	835
Routed	244/401 Partitions, Violations =	822
Routed	246/401 Partitions, Violations =	817
Routed	248/401 Partitions, Violations =	799
Routed	250/401 Partitions, Violations =	789
Routed	252/401 Partitions, Violations =	774
Routed	254/401 Partitions, Violations =	757
Routed	256/401 Partitions, Violations =	739
Routed	258/401 Partitions, Violations =	711
Routed	260/401 Partitions, Violations =	690
Routed	262/401 Partitions, Violations =	661
Routed	264/401 Partitions, Violations =	639
Routed	266/401 Partitions, Violations =	628
Routed	268/401 Partitions, Violations =	605
Routed	270/401 Partitions, Violations =	584
Routed	272/401 Partitions, Violations =	573
Routed	274/401 Partitions, Violations =	563
Routed	276/401 Partitions, Violations =	550
Routed	278/401 Partitions, Violations =	540
Routed	280/401 Partitions, Violations =	532
Routed	282/401 Partitions, Violations =	524
Routed	284/401 Partitions, Violations =	513
Routed	286/401 Partitions, Violations =	499
Routed	288/401 Partitions, Violations =	481
Routed	290/401 Partitions, Violations =	467
Routed	292/401 Partitions, Violations =	445
Routed	294/401 Partitions, Violations =	431
Routed	296/401 Partitions, Violations =	415
Routed	298/401 Partitions, Violations =	391
Routed	300/401 Partitions, Violations =	379
Routed	302/401 Partitions, Violations =	371
Routed	304/401 Partitions, Violations =	359
Routed	306/401 Partitions, Violations =	351
Routed	308/401 Partitions, Violations =	341
Routed	310/401 Partitions, Violations =	331
Routed	312/401 Partitions, Violations =	321
Routed	314/401 Partitions, Violations =	306
Routed	316/401 Partitions, Violations =	288
Routed	318/401 Partitions, Violations =	270
Routed	320/401 Partitions, Violations =	263
Routed	322/401 Partitions, Violations =	248
Routed	324/401 Partitions, Violations =	242
Routed	326/401 Partitions, Violations =	236
Routed	328/401 Partitions, Violations =	230
Routed	330/401 Partitions, Violations =	224
Routed	332/401 Partitions, Violations =	218
Routed	334/401 Partitions, Violations =	201
Routed	336/401 Partitions, Violations =	190
Routed	338/401 Partitions, Violations =	186
Routed	340/401 Partitions, Violations =	178
Routed	342/401 Partitions, Violations =	170
Routed	344/401 Partitions, Violations =	157
Routed	346/401 Partitions, Violations =	149
Routed	348/401 Partitions, Violations =	141
Routed	350/401 Partitions, Violations =	137
Routed	352/401 Partitions, Violations =	132
Routed	354/401 Partitions, Violations =	126
Routed	356/401 Partitions, Violations =	120
Routed	358/401 Partitions, Violations =	110
Routed	360/401 Partitions, Violations =	97
Routed	362/401 Partitions, Violations =	89
Routed	364/401 Partitions, Violations =	82
Routed	366/401 Partitions, Violations =	69
Routed	368/401 Partitions, Violations =	64
Routed	370/401 Partitions, Violations =	60
Routed	372/401 Partitions, Violations =	54
Routed	374/401 Partitions, Violations =	50
Routed	376/401 Partitions, Violations =	46
Routed	378/401 Partitions, Violations =	42
Routed	380/401 Partitions, Violations =	38
Routed	382/401 Partitions, Violations =	35
Routed	384/401 Partitions, Violations =	34
Routed	386/401 Partitions, Violations =	28
Routed	388/401 Partitions, Violations =	26
Routed	390/401 Partitions, Violations =	24
Routed	392/401 Partitions, Violations =	22
Routed	394/401 Partitions, Violations =	11
Routed	396/401 Partitions, Violations =	5
Routed	398/401 Partitions, Violations =	3
Routed	400/401 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 0] Total (MB): Used  105  Alloctr  113  Proc  848 

End DR iteration 0 with 401 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:14 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 1] Total (MB): Used  105  Alloctr  113  Proc  848 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    2484962 micron
Total Number of Contacts =             383095
Total Number of Wires =                357559
Total Number of PtConns =              61912
Total Number of Routable Wires =       357559
Total Routable Wire Length =           2469844 micron
	Layer          M1 :      22757 micron
	Layer          M2 :     537386 micron
	Layer          M3 :     749525 micron
	Layer          M4 :     540944 micron
	Layer          M5 :     418593 micron
	Layer          M6 :     127854 micron
	Layer          M7 :      80981 micron
	Layer          M8 :       5375 micron
	Layer          M9 :       1547 micron
	Via        VIA89C :         35
	Via   VIA78C(rot) :        172
	Via        VIA67C :       2173
	Via   VIA56C(rot) :       5675
	Via        VIA45C :      25665
	Via        VIA34C :        779
	Via   VIA34C(rot) :      53305
	Via        VIA23C :     158298
	Via   VIA23C(rot) :         24
	Via        VIA12B :        735
	Via   VIA12B(rot) :      49599
	Via        VIA12C :       1306
	Via   VIA12C(rot) :      85329

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 383095 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
        Un-optimized = 100.00% (136969  vias)
    Layer VIA2       =  0.00% (0      / 158322  vias)
        Un-optimized = 100.00% (158322  vias)
    Layer VIA3       =  0.00% (0      / 54084   vias)
        Un-optimized = 100.00% (54084   vias)
    Layer VIA4       =  0.00% (0      / 25665   vias)
        Un-optimized = 100.00% (25665   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
        Un-optimized = 100.00% (5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
        Un-optimized = 100.00% (2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
        Un-optimized = 100.00% (172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
        Un-optimized = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 383095 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
    Layer VIA2       =  0.00% (0      / 158322  vias)
    Layer VIA3       =  0.00% (0      / 54084   vias)
    Layer VIA4       =  0.00% (0      / 25665   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:14 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Dr init] Stage (MB): Used    3  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used  104  Alloctr  112  Proc  848 

Begin timing soft drc check ...

Created 4173 soft drcs

Information: Merged away 658 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3515
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  105  Alloctr  113  Proc  848 
Total number of nets = 38859, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/127 Partitions, Violations =	0
Routed	2/127 Partitions, Violations =	0
Routed	3/127 Partitions, Violations =	0
Routed	4/127 Partitions, Violations =	0
Routed	5/127 Partitions, Violations =	0
Routed	6/127 Partitions, Violations =	0
Routed	7/127 Partitions, Violations =	0
Routed	8/127 Partitions, Violations =	0
Routed	9/127 Partitions, Violations =	0
Routed	10/127 Partitions, Violations =	0
Routed	11/127 Partitions, Violations =	0
Routed	12/127 Partitions, Violations =	0
Routed	13/127 Partitions, Violations =	0
Routed	14/127 Partitions, Violations =	0
Routed	15/127 Partitions, Violations =	0
Routed	16/127 Partitions, Violations =	0
Routed	17/127 Partitions, Violations =	0
Routed	18/127 Partitions, Violations =	0
Routed	19/127 Partitions, Violations =	0
Routed	20/127 Partitions, Violations =	0
Routed	21/127 Partitions, Violations =	0
Routed	22/127 Partitions, Violations =	0
Routed	23/127 Partitions, Violations =	0
Routed	24/127 Partitions, Violations =	0
Routed	25/127 Partitions, Violations =	0
Routed	26/127 Partitions, Violations =	0
Routed	27/127 Partitions, Violations =	0
Routed	28/127 Partitions, Violations =	0
Routed	29/127 Partitions, Violations =	0
Routed	30/127 Partitions, Violations =	0
Routed	31/127 Partitions, Violations =	0
Routed	32/127 Partitions, Violations =	0
Routed	33/127 Partitions, Violations =	0
Routed	34/127 Partitions, Violations =	0
Routed	35/127 Partitions, Violations =	0
Routed	36/127 Partitions, Violations =	0
Routed	37/127 Partitions, Violations =	0
Routed	38/127 Partitions, Violations =	0
Routed	39/127 Partitions, Violations =	0
Routed	40/127 Partitions, Violations =	0
Routed	41/127 Partitions, Violations =	0
Routed	42/127 Partitions, Violations =	0
Routed	43/127 Partitions, Violations =	0
Routed	44/127 Partitions, Violations =	0
Routed	45/127 Partitions, Violations =	0
Routed	46/127 Partitions, Violations =	0
Routed	47/127 Partitions, Violations =	0
Routed	48/127 Partitions, Violations =	0
Routed	49/127 Partitions, Violations =	0
Routed	50/127 Partitions, Violations =	0
Routed	51/127 Partitions, Violations =	0
Routed	52/127 Partitions, Violations =	0
Routed	53/127 Partitions, Violations =	0
Routed	54/127 Partitions, Violations =	0
Routed	55/127 Partitions, Violations =	0
Routed	56/127 Partitions, Violations =	0
Routed	57/127 Partitions, Violations =	0
Routed	58/127 Partitions, Violations =	0
Routed	59/127 Partitions, Violations =	0
Routed	60/127 Partitions, Violations =	0
Routed	61/127 Partitions, Violations =	0
Routed	62/127 Partitions, Violations =	0
Routed	63/127 Partitions, Violations =	0
Routed	64/127 Partitions, Violations =	0
Routed	65/127 Partitions, Violations =	0
Routed	66/127 Partitions, Violations =	0
Routed	67/127 Partitions, Violations =	0
Routed	68/127 Partitions, Violations =	0
Routed	69/127 Partitions, Violations =	0
Routed	70/127 Partitions, Violations =	0
Routed	71/127 Partitions, Violations =	0
Routed	72/127 Partitions, Violations =	0
Routed	73/127 Partitions, Violations =	0
Routed	74/127 Partitions, Violations =	0
Routed	75/127 Partitions, Violations =	0
Routed	76/127 Partitions, Violations =	0
Routed	77/127 Partitions, Violations =	0
Routed	78/127 Partitions, Violations =	0
Routed	79/127 Partitions, Violations =	0
Routed	80/127 Partitions, Violations =	0
Routed	81/127 Partitions, Violations =	0
Routed	82/127 Partitions, Violations =	0
Routed	83/127 Partitions, Violations =	0
Routed	84/127 Partitions, Violations =	0
Routed	85/127 Partitions, Violations =	0
Routed	86/127 Partitions, Violations =	0
Routed	87/127 Partitions, Violations =	0
Routed	88/127 Partitions, Violations =	0
Routed	89/127 Partitions, Violations =	0
Routed	90/127 Partitions, Violations =	0
Routed	91/127 Partitions, Violations =	0
Routed	92/127 Partitions, Violations =	0
Routed	93/127 Partitions, Violations =	0
Routed	94/127 Partitions, Violations =	0
Routed	95/127 Partitions, Violations =	0
Routed	96/127 Partitions, Violations =	0
Routed	97/127 Partitions, Violations =	0
Routed	98/127 Partitions, Violations =	0
Routed	99/127 Partitions, Violations =	0
Routed	100/127 Partitions, Violations =	0
Routed	101/127 Partitions, Violations =	0
Routed	102/127 Partitions, Violations =	0
Routed	103/127 Partitions, Violations =	0
Routed	104/127 Partitions, Violations =	0
Routed	105/127 Partitions, Violations =	0
Routed	106/127 Partitions, Violations =	0
Routed	107/127 Partitions, Violations =	0
Routed	108/127 Partitions, Violations =	0
Routed	109/127 Partitions, Violations =	0
Routed	110/127 Partitions, Violations =	0
Routed	111/127 Partitions, Violations =	0
Routed	112/127 Partitions, Violations =	0
Routed	113/127 Partitions, Violations =	0
Routed	114/127 Partitions, Violations =	0
Routed	115/127 Partitions, Violations =	0
Routed	116/127 Partitions, Violations =	0
Routed	117/127 Partitions, Violations =	0
Routed	118/127 Partitions, Violations =	0
Routed	119/127 Partitions, Violations =	0
Routed	120/127 Partitions, Violations =	0
Routed	121/127 Partitions, Violations =	0
Routed	122/127 Partitions, Violations =	0
Routed	123/127 Partitions, Violations =	0
Routed	124/127 Partitions, Violations =	0
Routed	125/127 Partitions, Violations =	0
Routed	126/127 Partitions, Violations =	0
Routed	127/127 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	115
	Internal Soft Spacing types : 115

[Iter 0] Elapsed real time: 0:00:16 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used  106  Alloctr  114  Proc  848 

End DR iteration 0 with 127 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	115
	Internal Soft Spacing types : 115

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used  106  Alloctr  114  Proc  848 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR] Total (MB): Used  102  Alloctr  110  Proc  848 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  102  Alloctr  110  Proc  848 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = stage1/all_checker1/n935
Net 2 = stage1/all_checker1/n932
Net 3 = stage1/pre_calculation_and_queue1/instruction_queue1/n5155
Net 4 = stage1/pre_calculation_and_queue1/instruction_queue1/n5160
Net 5 = stage1/pre_calculation_and_queue1/instruction_queue1/n5096
Net 6 = stage1/pre_calculation_and_queue1/instruction_queue1/n5104
Net 7 = stage1/pre_calculation_and_queue1/instruction_queue1/n5062
Net 8 = stage1/pre_calculation_and_queue1/instruction_queue1/n5063
Net 9 = stage1/pre_calculation_and_queue1/instruction_queue1/n5070
Net 10 = stage1/pre_calculation_and_queue1/instruction_queue1/n5075
Net 11 = stage1/pre_calculation_and_queue1/instruction_queue1/n5078
Net 12 = stage1/pre_calculation_and_queue1/instruction_queue1/n5081
Net 13 = stage1/pre_calculation_and_queue1/instruction_queue1/n5083
Net 14 = stage1/pre_calculation_and_queue1/instruction_queue1/n5232
Net 15 = stage1/pre_calculation_and_queue1/instruction_queue1/n495
Net 16 = stage1/pre_calculation_and_queue1/instruction_queue1/n5046
Net 17 = file1/n8954
Net 18 = stage1/n255
Net 19 = file1/n8877
Net 20 = file1/n8839
Net 21 = file1/n8840
Net 22 = file1/n8855
Net 23 = file1/n8863
Net 24 = file1/n8875
Net 25 = file1/n8781
Net 26 = file1/n8788
Net 27 = file1/n8789
Net 28 = file1/n8790
Net 29 = file1/n8812
Net 30 = file1/n8817
Net 31 = file1/n8746
Net 32 = file1/n8749
Net 33 = file1/n8754
Net 34 = file1/n8755
Net 35 = file1/n8761
Net 36 = file1/n8762
Net 37 = file1/n8771
Net 38 = file1/n8773
Net 39 = file1/n8987
Net 40 = file1/n8992
Net 41 = file1/n8997
Net 42 = file1/n8998
Net 43 = file1/n8999
Net 44 = file1/n9001
Net 45 = file1/n9002
Net 46 = file1/n9005
Net 47 = file1/n9007
Net 48 = file1/n9008
Net 49 = file1/n8974
Net 50 = file1/n8979
Net 51 = file1/n8966
Net 52 = file1/n8967
Net 53 = top_buffer_stage1/n17092
Net 54 = n567
Net 55 = n570
Net 56 = n571
Net 57 = stage1/pre_calculation_and_queue1/instruction_queue1/n4810
Net 58 = stage1/pre_calculation_and_queue1/instruction_queue1/n4811
Net 59 = stage1/pre_calculation_and_queue1/instruction_queue1/n4814
Net 60 = stage1/pre_calculation_and_queue1/instruction_queue1/n4774
Net 61 = stage1/pre_calculation_and_queue1/instruction_queue1/n4775
Net 62 = stage1/pre_calculation_and_queue1/instruction_queue1/n4776
Net 63 = stage1/pre_calculation_and_queue1/instruction_queue1/n4779
Net 64 = stage1/pre_calculation_and_queue1/instruction_queue1/n4725
Net 65 = stage1/pre_calculation_and_queue1/instruction_queue1/n4738
Net 66 = stage1/pre_calculation_and_queue1/instruction_queue1/n4745
Net 67 = stage1/pre_calculation_and_queue1/instruction_queue1/n4746
Net 68 = stage1/pre_calculation_and_queue1/instruction_queue1/n4754
Net 69 = stage1/pre_calculation_and_queue1/instruction_queue1/n4682
Net 70 = stage1/pre_calculation_and_queue1/instruction_queue1/n4683
Net 71 = stage1/pre_calculation_and_queue1/instruction_queue1/n4684
Net 72 = stage1/pre_calculation_and_queue1/instruction_queue1/n4695
Net 73 = stage1/pre_calculation_and_queue1/instruction_queue1/n4707
Net 74 = stage1/pre_calculation_and_queue1/instruction_queue1/n4708
Net 75 = stage1/pre_calculation_and_queue1/instruction_queue1/n4709
Net 76 = stage1/pre_calculation_and_queue1/instruction_queue1/n4716
Net 77 = stage1/pre_calculation_and_queue1/instruction_queue1/n4717
Net 78 = stage1/pre_calculation_and_queue1/instruction_queue1/n4718
Net 79 = stage1/pre_calculation_and_queue1/instruction_queue1/n4571
Net 80 = stage1/pre_calculation_and_queue1/instruction_queue1/n4575
Net 81 = stage1/pre_calculation_and_queue1/instruction_queue1/n4576
Net 82 = stage1/pre_calculation_and_queue1/instruction_queue1/n4577
Net 83 = stage1/pre_calculation_and_queue1/instruction_queue1/n4578
Net 84 = stage1/pre_calculation_and_queue1/instruction_queue1/n4519
Net 85 = stage1/pre_calculation_and_queue1/instruction_queue1/n4520
Net 86 = stage1/pre_calculation_and_queue1/instruction_queue1/n4500
Net 87 = stage1/pre_calculation_and_queue1/instruction_queue1/n4501
Net 88 = stage1/pre_calculation_and_queue1/instruction_queue1/n4502
Net 89 = stage1/pre_calculation_and_queue1/instruction_queue1/n4506
Net 90 = stage1/pre_calculation_and_queue1/instruction_queue1/n4507
Net 91 = stage1/pre_calculation_and_queue1/instruction_queue1/n4508
Net 92 = stage1/pre_calculation_and_queue1/instruction_queue1/n4518
Net 93 = stage1/pre_calculation_and_queue1/instruction_queue1/n4473
Net 94 = stage1/pre_calculation_and_queue1/instruction_queue1/n4474
Net 95 = stage1/pre_calculation_and_queue1/instruction_queue1/n4475
Net 96 = stage1/pre_calculation_and_queue1/instruction_queue1/n4476
Net 97 = stage1/pre_calculation_and_queue1/instruction_queue1/n4407
Net 98 = stage1/pre_calculation_and_queue1/instruction_queue1/n4408
Net 99 = stage1/pre_calculation_and_queue1/instruction_queue1/n4409
Net 100 = stage1/pre_calculation_and_queue1/instruction_queue1/n4419
.... and 1907 other nets
Total number of changed nets = 2007 (out of 38859)

[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    1  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  102  Alloctr  110  Proc  848 
[ECO: DR] Elapsed real time: 0:00:30 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[ECO: DR] Stage (MB): Used  101  Alloctr  100  Proc    0 
[ECO: DR] Total (MB): Used  102  Alloctr  110  Proc  848 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    2484962 micron
Total Number of Contacts =             383095
Total Number of Wires =                357559
Total Number of PtConns =              61912
Total Number of Routable Wires =       357559
Total Routable Wire Length =           2469844 micron
	Layer          M1 :      22757 micron
	Layer          M2 :     537386 micron
	Layer          M3 :     749525 micron
	Layer          M4 :     540944 micron
	Layer          M5 :     418593 micron
	Layer          M6 :     127854 micron
	Layer          M7 :      80981 micron
	Layer          M8 :       5375 micron
	Layer          M9 :       1547 micron
	Via        VIA89C :         35
	Via   VIA78C(rot) :        172
	Via        VIA67C :       2173
	Via   VIA56C(rot) :       5675
	Via        VIA45C :      25665
	Via        VIA34C :        779
	Via   VIA34C(rot) :      53305
	Via        VIA23C :     158298
	Via   VIA23C(rot) :         24
	Via        VIA12B :        735
	Via   VIA12B(rot) :      49599
	Via        VIA12C :       1306
	Via   VIA12C(rot) :      85329

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 383095 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
        Un-optimized = 100.00% (136969  vias)
    Layer VIA2       =  0.00% (0      / 158322  vias)
        Un-optimized = 100.00% (158322  vias)
    Layer VIA3       =  0.00% (0      / 54084   vias)
        Un-optimized = 100.00% (54084   vias)
    Layer VIA4       =  0.00% (0      / 25665   vias)
        Un-optimized = 100.00% (25665   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
        Un-optimized = 100.00% (5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
        Un-optimized = 100.00% (2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
        Un-optimized = 100.00% (172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
        Un-optimized = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 383095 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
    Layer VIA2       =  0.00% (0      / 158322  vias)
    Layer VIA3       =  0.00% (0      / 54084   vias)
    Layer VIA4       =  0.00% (0      / 25665   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
 

Total number of nets = 38859
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Total Wire Length =                    2484962 micron
Total Number of Contacts =             383095
Total Number of Wires =                357559
Total Number of PtConns =              61912
Total Number of Routable Wires =       357559
Total Routable Wire Length =           2469844 micron
	Layer          M1 :      22757 micron
	Layer          M2 :     537386 micron
	Layer          M3 :     749525 micron
	Layer          M4 :     540944 micron
	Layer          M5 :     418593 micron
	Layer          M6 :     127854 micron
	Layer          M7 :      80981 micron
	Layer          M8 :       5375 micron
	Layer          M9 :       1547 micron
	Via        VIA89C :         35
	Via   VIA78C(rot) :        172
	Via        VIA67C :       2173
	Via   VIA56C(rot) :       5675
	Via        VIA45C :      25665
	Via        VIA34C :        779
	Via   VIA34C(rot) :      53305
	Via        VIA23C :     158298
	Via   VIA23C(rot) :         24
	Via        VIA12B :        735
	Via   VIA12B(rot) :      49599
	Via        VIA12C :       1306
	Via   VIA12C(rot) :      85329

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 383095 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
        Un-optimized = 100.00% (136969  vias)
    Layer VIA2       =  0.00% (0      / 158322  vias)
        Un-optimized = 100.00% (158322  vias)
    Layer VIA3       =  0.00% (0      / 54084   vias)
        Un-optimized = 100.00% (54084   vias)
    Layer VIA4       =  0.00% (0      / 25665   vias)
        Un-optimized = 100.00% (25665   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
        Un-optimized = 100.00% (5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
        Un-optimized = 100.00% (2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
        Un-optimized = 100.00% (172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
        Un-optimized = 100.00% (35      vias)
 
  Total double via conversion rate    =  0.00% (0 / 383095 vias)
 
    Layer VIA1       =  0.00% (0      / 136969  vias)
    Layer VIA2       =  0.00% (0      / 158322  vias)
    Layer VIA3       =  0.00% (0      / 54084   vias)
    Layer VIA4       =  0.00% (0      / 25665   vias)
    Layer VIA5       =  0.00% (0      / 5675    vias)
    Layer VIA6       =  0.00% (0      / 2173    vias)
    Layer VIA7       =  0.00% (0      / 172     vias)
    Layer VIA8       =  0.00% (0      / 35      vias)
 
Updating the database ...
...updated 2007 nets
[ECO: End] Elapsed real time: 0:00:31 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:31
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr   10  Proc  848 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Thu Dec 20 07:37:06 2012

  Loading design 'top_pipeline'


Warning: Port 'new_instr1_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr1_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[8]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[7]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[6]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[5]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[4]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[3]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[2]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[1]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'new_instr2_in[0]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Net 'buffer_flush_en' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[2]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[1]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'buffer_flush_id[0]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'out_1_mem_data[4]' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n513' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n474' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'file1/n406' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 25/25/25. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.3 0.23 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.25 0.21 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top_pipeline
Version: F-2011.09-ICC-SP2
Date   : Thu Dec 20 07:37:39 2012
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              58.00
  Critical Path Length:          3.14
  Critical Path Slack:          -1.22
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1719.73
  No. of Violating Paths:     2213.00
  Worst Hold Violation:         -0.11
  Total Hold Violation:         -0.44
  No. of Hold Violations:       22.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2016
  Leaf Cell Count:              37319
  Buf/Inv Cell Count:            5013
  CT Buf/Inv Cell Count:           30
  Combinational Cell Count:     34153
  Sequential Cell Count:         3166
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   275110.504246
  Noncombinational Area:
                        101869.979216
  Net Area:              64395.855297
  Net XLength        :     1281021.50
  Net YLength        :     1194169.38
  -----------------------------------
  Cell Area:            376980.483461
  Design Area:          441376.338759
  Net Length        :      2475191.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         38844
  Nets With Violations:             9
  Max Trans Violations:             4
  Max Cap Violations:               9
  -----------------------------------


  Hostname: london

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.40
  Logic Optimization:                190.38
  Mapping Optimization:              376.07
  -----------------------------------------
  Overall Compile Time:              635.06
  Overall Compile Wall Clock Time:   641.12

ROPT:    (SETUP) WNS: 1.2162 TNS: 1719.7272  Number of Violating Path: 2213
ROPT:    (HOLD) WNS: 0.1073 TNS: 0.4394  Number of Violating Path: 22
ROPT:    Number of DRC Violating Nets: 9
ROPT:    Number of Route Violation: 0 
1
set write_v 1           ;# compiled structural Verilog file
1
set write_ddc 1         ;# compiled file in ddc format (XG-mode)
1
set write_sdf 1         ;# sdf file for back-annotated timing sim
1
set write_sdc 1         ;# sdc constraint file for place and route
1
set write_rep 1         ;# report file from compilation
1
set write_pow 1         ;# report file for power estimate
1
set write_ref 1         ;# report file for power estimate
1
set STAGE ppr
ppr
set filebase [format "%s%s" [format "%s%s" $basename "_"] $STAGE]
top_pipeline_ppr
if {  $write_v == 1 } {
      set filename [format "%s%s" $filebase ".v"]
          write -format verilog -hierarchy -output $filename
}
Error: Format 'verilog' is not a valid write format. (UID-32)
0
# write out the sdf file for back-annotated verilog sim
# This file can be large!
if {  $write_sdf == 1 } {
      set filename [format "%s%s" $filebase ".sdf"]
          write_sdf -version 1.0 $filename
}
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/lcr2131/Documents/ComputerHardware/HardwareFinal/top_pipeline_ppr.sdf'. (WT-3)
1
if {  $write_sdc == 1 } {
      set filename [format "%s%s" $filebase ".sdc"]
          write_sdc $filename
}
1
set filename [format "%s%s" $filebase ".sbpf"]
top_pipeline_ppr.sbpf
write_parasitics -format SBPF -o $filename
Writing SBPF to top_pipeline_ppr.sbpf.max ...
Writing binary parasitics for 38812 networks (38812 RC, 0 PI, 0 LC)...
Writing SBPF to top_pipeline_ppr.sbpf.min ...
Writing binary parasitics for 38812 networks (38812 RC, 0 PI, 0 LC)...
1
set filename [format "%s%s" $filebase ".gds2"]
top_pipeline_ppr.gds2
# Write out the graphic Data Stream Format! YAY!
write_stream $filename
WARNING : No Fill/Notch/Gap cell would be output!
Skip layer map file
Outputting Cell cam.CEL
Outputting Cell top_pipeline.CEL
Warning: Please close or open the cell (top_pipeline) in read-only mode. (MWSTRM-023)
====> TOTAL CELLS OUTPUT: 2 <====
Outputting Contact $$VIA12B
Outputting Contact $$VIA12C
Outputting Contact $$VIA23C
Outputting Contact $$VIA34C
Outputting Contact $$VIA45C
Outputting Contact $$VIA56C
Outputting Contact $$VIA67C
Outputting Contact $$VIA78C
Outputting Contact $$VIA89C
write_gds completed successfully!
1
#save_mw_cel
#close_mw_cel
icc_shell> 
Information: Interrupting current command. (INT-2)
Information: One more interrupt will exit process. (INT-3)
Information: Process terminated by interrupt. (INT-4)
