<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source D:/WS/axi_stream_tutorial/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main D:/WS/axi_stream_tutorial/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="axi_stream_tutorial" solutionName="solution1" date="2019-03-14T10:57:47.275-0400"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016&#xD;&#xA;# vmap work work &#xD;&#xA;# Copying C:/Dev/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini&#xD;&#xA;# Modifying modelsim.ini&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:59:11 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work glbl.v &#xD;&#xA;# -- Compiling module glbl&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;glbl&#xD;&#xA;# End time: 10:59:11 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:59:11 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work AESL_axi_slave_CTRL.v &#xD;&#xA;# -- Compiling module AESL_axi_slave_CTRL&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_axi_slave_CTRL&#xD;&#xA;# End time: 10:59:11 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:59:11 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work AESL_axi_s_inStream.v &#xD;&#xA;# -- Compiling module AESL_axi_s_inStream&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_axi_s_inStream&#xD;&#xA;# End time: 10:59:11 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:59:11 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work AESL_axi_s_outStream.v &#xD;&#xA;# -- Compiling module AESL_axi_s_outStream&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_axi_s_outStream&#xD;&#xA;# End time: 10:59:12 on Mar 14,2019, Elapsed time: 0:00:01&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:59:12 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work AESL_fifo.v &#xD;&#xA;# -- Compiling module fifo&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;fifo&#xD;&#xA;# End time: 10:59:12 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:59:12 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work doGain.autotb.v &#xD;&#xA;# -- Compiling module apatb_doGain_top&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;apatb_doGain_top&#xD;&#xA;# End time: 10:59:12 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:59:12 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work doGain.v &#xD;&#xA;# -- Compiling module doGain&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;doGain&#xD;&#xA;# End time: 10:59:12 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:59:12 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work doGain_CTRL_s_axi.v &#xD;&#xA;# -- Compiling module doGain_CTRL_s_axi&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;doGain_CTRL_s_axi&#xD;&#xA;# End time: 10:59:12 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# vsim -debugDB -t 10ps -voptargs=&quot;&quot;+acc&quot;&quot; -L work -L unisims_ver -L xpm apatb_doGain_top glbl -suppress 6630 -wlf doGain.wlf &#xD;&#xA;# Start time: 10:59:12 on Mar 14,2019&#xD;&#xA;# Loading sv_std.std&#xD;&#xA;# Loading work.apatb_doGain_top&#xD;&#xA;# Loading work.doGain&#xD;&#xA;# Loading work.doGain_CTRL_s_axi&#xD;&#xA;# Loading work.AESL_axi_s_inStream&#xD;&#xA;# Loading work.fifo&#xD;&#xA;# Loading work.AESL_axi_s_outStream&#xD;&#xA;# Loading work.AESL_axi_slave_CTRL&#xD;&#xA;# Loading work.glbl&#xD;&#xA;# ** Note: (vsim-8900) Creating design debug database vsim.dbg.&#xD;&#xA;# It appears vopt was not run with -debugdb option on this design.&#xD;&#xA;# Advanced Causality and Schematic debug features will not be available.&#xD;&#xA;# Variable Constant Generic SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile&#xD;&#xA;# 1&#xD;&#xA;# 1&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# // Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;# // Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;# //&#xD;&#xA;# // RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# // RTL Simulation : 0 / 1 [0.00%] @ &quot;12500&quot;&#xD;&#xA;# // RTL Simulation : 1 / 1 [100.00%] @ &quot;1044500&quot;&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# ** Note: $finish    : doGain.autotb.v(470)&#xD;&#xA;#    Time: 10485 ns  Iteration: 1  Instance: /apatb_doGain_top&#xD;&#xA;# End time: 10:59:13 on Mar 14,2019, Elapsed time: 0:00:01&#xD;&#xA;# Errors: 0, Warnings: 0" projectName="axi_stream_tutorial" solutionName="solution1" date="2019-03-14T10:59:14.096-0400" type="Warning"/>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016&#xD;&#xA;# vmap work work &#xD;&#xA;# Copying C:/Dev/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini&#xD;&#xA;# Modifying modelsim.ini&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:30:24 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work glbl.v &#xD;&#xA;# -- Compiling module glbl&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;glbl&#xD;&#xA;# End time: 10:30:25 on Mar 14,2019, Elapsed time: 0:00:01&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:30:25 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work AESL_axi_slave_CTRL.v &#xD;&#xA;# -- Compiling module AESL_axi_slave_CTRL&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_axi_slave_CTRL&#xD;&#xA;# End time: 10:30:25 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:30:25 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work AESL_axi_s_inStream.v &#xD;&#xA;# -- Compiling module AESL_axi_s_inStream&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_axi_s_inStream&#xD;&#xA;# End time: 10:30:25 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:30:25 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work AESL_axi_s_outStream.v &#xD;&#xA;# -- Compiling module AESL_axi_s_outStream&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_axi_s_outStream&#xD;&#xA;# End time: 10:30:25 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:30:25 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work AESL_fifo.v &#xD;&#xA;# -- Compiling module fifo&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;fifo&#xD;&#xA;# End time: 10:30:25 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:30:25 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work doGain.autotb.v &#xD;&#xA;# -- Compiling module apatb_doGain_top&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;apatb_doGain_top&#xD;&#xA;# End time: 10:30:25 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:30:25 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work doGain.v &#xD;&#xA;# -- Compiling module doGain&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;doGain&#xD;&#xA;# End time: 10:30:25 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 10:30:25 on Mar 14,2019&#xD;&#xA;# vlog -sv -work work doGain_CTRL_s_axi.v &#xD;&#xA;# -- Compiling module doGain_CTRL_s_axi&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;doGain_CTRL_s_axi&#xD;&#xA;# End time: 10:30:25 on Mar 14,2019, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# vsim -t 10ps -L work -L unisims_ver -L xpm apatb_doGain_top glbl -suppress 6630 &#xD;&#xA;# Start time: 10:30:26 on Mar 14,2019&#xD;&#xA;# Loading sv_std.std&#xD;&#xA;# Loading work.apatb_doGain_top&#xD;&#xA;# Loading work.doGain&#xD;&#xA;# Loading work.doGain_CTRL_s_axi&#xD;&#xA;# Loading work.AESL_axi_s_inStream&#xD;&#xA;# Loading work.fifo&#xD;&#xA;# Loading work.AESL_axi_s_outStream&#xD;&#xA;# Loading work.AESL_axi_slave_CTRL&#xD;&#xA;# Loading work.glbl&#xD;&#xA;# 1&#xD;&#xA;# 1&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# // Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;# // Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;# //&#xD;&#xA;# // RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# // RTL Simulation : 0 / 1 [0.00%] @ &quot;12500&quot;&#xD;&#xA;# // RTL Simulation : 1 / 1 [100.00%] @ &quot;1044500&quot;&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# ** Note: $finish    : doGain.autotb.v(470)&#xD;&#xA;#    Time: 10485 ns  Iteration: 1  Instance: /apatb_doGain_top&#xD;&#xA;# End time: 10:30:27 on Mar 14,2019, Elapsed time: 0:00:01&#xD;&#xA;# Errors: 0, Warnings: 0" projectName="axi_stream_tutorial" solutionName="solution1" date="2019-03-14T10:30:27.875-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
