Info: Starting: Create simulation model
Info: ip-generate --project-directory=D:/SoC/sdram/vd1/ --output-directory=D:/SoC/sdram/vd1/system/simulation/ --file-set=SIM_VERILOG --report-file=sopcinfo:D:/SoC/sdram/vd1/system.sopcinfo --report-file=html:D:/SoC/sdram/vd1/system.html --report-file=sip:D:/SoC/sdram/vd1/system/simulation/system.sip --report-file=csv:D:/SoC/sdram/vd1/system.csv --report-file=spd:D:/SoC/sdram/vd1/system.spd --report-file=cmp:D:/SoC/sdram/vd1/system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/sdram/vd1/system.qsys
Progress: Loading vd1/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system: Generating system "system" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 16 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 36 connections
Info: merlin_domain_transform: After transform: 19 modules, 97 connections
Info: merlin_router_transform: After transform: 24 modules, 117 connections
Info: merlin_burst_transform: After transform: 25 modules, 121 connections
Info: reset_adaptation_transform: After transform: 26 modules, 96 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 118 connections
Info: merlin_width_transform: After transform: 37 modules, 124 connections
Info: merlin_mm_transform: After transform: 37 modules, 124 connections
Info: merlin_interrupt_mapper_transform: After transform: 38 modules, 127 connections
Info: nios2_qsys_0: Starting RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2_qsys_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0001_nios2_qsys_0_gen//system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0001_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2024.04.11 15:12:47 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.04.11 15:12:47 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.04.11 15:12:48 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2024.04.11 15:12:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.04.11 15:12:48 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.04.11 15:12:48 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2024.04.11 15:12:48 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.04.11 15:12:48 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.04.11 15:12:49 (*)   Creating 'C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0001_nios2_qsys_0_gen//system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2024.04.11 15:12:49 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.04.11 15:12:49 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2024.04.11 15:12:52 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0: "system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0002_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0002_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0003_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0003_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0003_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: nios2_qsys_0_instruction_master_translator: "system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system" instantiated altera_merlin_router "addr_router"
Info: id_router: "system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "system" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/SoC/sdram/vd1/system/simulation/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/SoC/sdram/vd1/system/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SoC/sdram/vd1/system/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: system: Done system" with 20 modules, 66 files, 1256204 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:/SoC/sdram/vd1/system.spd --output-directory=D:/SoC/sdram/vd1/system/simulation/
Info: Doing: ip-make-simscript --spd=D:/SoC/sdram/vd1/system.spd --output-directory=D:/SoC/sdram/vd1/system/simulation/
Info: Generating the following file(s) for MODELSIM simulator in D:/SoC/sdram/vd1/system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/SoC/sdram/vd1/system/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/SoC/sdram/vd1/system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/SoC/sdram/vd1/system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	19 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/SoC/sdram/vd1/system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: D:/SoC/sdram/vd1/system/testbench/system.ipx
Info: ip-generate --project-directory=D:/SoC/sdram/vd1/ --output-directory=D:/SoC/sdram/vd1/ --report-file=sopcinfo:D:/SoC/sdram/vd1/system.sopcinfo --report-file=html:D:/SoC/sdram/vd1/system.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/sdram/vd1/system.qsys
Progress: Loading vd1/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0.13 seconds
Info: C:/altera/13.0sp1/ip/**/* matched 97 files in 0.13 seconds
Info: Reading index C:/Users/nhoxd/.altera.quartus/ip/13.0sp1/ip_search_path/user_components.ipx
Info: D:/SoC/sdram/ip/presets/**/* matched 0 files in 0.00 seconds
Info: C:/Users/nhoxd/.altera.quartus/ip/13.0sp1/ip_search_path/user_components.ipx described 0 plugins, 1 paths, in 0.00 seconds
Info: C:/Users/nhoxd/.altera.quartus/ip/13.0sp1/**/* matched 2 files in 0.00 seconds
Info: D:/SoC/sdram/vd1/system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:/SoC/sdram/vd1/system/testbench/system.ipx
Progress: Loading vd1/system.qsys
Info: D:/SoC/sdram/vd1/* matched 13 files in 0.00 seconds
Info: D:/SoC/sdram/vd1/ip/**/* matched 0 files in 0.00 seconds
Info: D:/SoC/sdram/vd1/*/* matched 6 files in 0.00 seconds
Info: D:/SoC/sdram/vd1/system/testbench/system.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: D:/SoC/sdram/vd1/system/testbench/* matched 1 files in 0.00 seconds
Info: D:/SoC/sdram/vd1/system/testbench/*/* matched 0 files in 0.00 seconds
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0.02 seconds
Info: Reading index C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0.03 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.21 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.21 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: system
Info: TB_Gen: System design is: system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_instance_property sdram CLASS_NAME
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: send_message Info TB_Gen: Creating testbench system : system_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : system_tb with clock and reset BFMs
Info: create_system system_tb
Info: add_instance system_inst system 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces system_inst
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: get_instance_interface_property system_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: add_instance system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_inst clk clockRate
Info: set_instance_parameter_value system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property system_inst clk CLASS_NAME
Info: get_instance_interfaces system_inst_clk_bfm
Info: get_instance_interface_property system_inst_clk_bfm clk CLASS_NAME
Info: add_connection system_inst_clk_bfm.clk system_inst.clk
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: add_instance system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports system_inst reset
Info: get_instance_interface_port_property system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces system_inst_reset_bfm
Info: get_instance_interface_property system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value system_inst reset associatedClock
Info: get_instance_interfaces system_inst_clk_bfm
Info: get_instance_interface_property system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: system_inst_reset_bfm is not associated to any clock; connecting system_inst_reset_bfm to 'system_inst_clk_bfm.clk'
Warning: TB_Gen: system_inst_reset_bfm is not associated to any clock; connecting system_inst_reset_bfm to 'system_inst_clk_bfm.clk'
Info: add_connection system_inst_clk_bfm.clk system_inst_reset_bfm.clk
Info: get_instance_interface_property system_inst reset CLASS_NAME
Info: get_instance_interfaces system_inst_reset_bfm
Info: get_instance_interface_property system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property system_inst_reset_bfm clk CLASS_NAME
Info: add_connection system_inst_reset_bfm.reset system_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: system_tb.qsys
Info: TB_Gen: Saving testbench system: system_tb.qsys
Info: save_system system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/SoC/sdram/vd1/system/testbench/system_tb.qsys
Info: Done
Info: ip-generate --project-directory=D:/SoC/sdram/vd1/system/testbench/ --output-directory=D:/SoC/sdram/vd1/system/testbench/system_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:D:/SoC/sdram/vd1/system/testbench/system_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/sdram/vd1/system/testbench/system_tb.qsys --report-file=csv:D:/SoC/sdram/vd1/system_tb.csv --report-file=spd:D:/SoC/sdram/vd1/system_tb.spd
Progress: Loading testbench/system_tb.qsys
Progress: Reading input file
Progress: Adding system_inst [system 1.0]
Progress: Parameterizing module system_inst
Progress: Adding system_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module system_inst_clk_bfm
Progress: Adding system_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_tb.system_inst_clk_bfm: Elaborate: altera_clock_source
Info: system_tb.system_inst_clk_bfm:            $Revision: #1 $
Info: system_tb.system_inst_clk_bfm:            $Date: 2013/03/07 $
Info: system_tb.system_inst_reset_bfm: Elaborate: altera_reset_source
Info: system_tb.system_inst_reset_bfm:            $Revision: #1 $
Info: system_tb.system_inst_reset_bfm:            $Date: 2013/03/07 $
Info: system_tb.system_inst_reset_bfm: Reset is negatively asserted.
Warning: system_tb.system_inst: system_inst.sdram_wire must be exported, or connected to a matching conduit.
Info: system_tb: Generating system_tb "system_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 3 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 3 connections
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 16 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 36 connections
Info: merlin_domain_transform: After transform: 19 modules, 97 connections
Info: merlin_router_transform: After transform: 24 modules, 117 connections
Info: merlin_burst_transform: After transform: 25 modules, 121 connections
Info: reset_adaptation_transform: After transform: 26 modules, 96 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 118 connections
Info: merlin_width_transform: After transform: 37 modules, 124 connections
Info: merlin_mm_transform: After transform: 37 modules, 124 connections
Info: merlin_interrupt_mapper_transform: After transform: 38 modules, 127 connections
Info: system_inst: "system_tb" instantiated system "system_inst"
Info: system_inst_clk_bfm: "system_tb" instantiated altera_avalon_clock_source "system_inst_clk_bfm"
Info: system_inst_reset_bfm: "system_tb" instantiated altera_avalon_reset_source "system_inst_reset_bfm"
Info: Reusing file D:/SoC/sdram/vd1/system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv
Info: nios2_qsys_0: Starting RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2_qsys_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0022_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0022_nios2_qsys_0_gen//system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0022_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2024.04.11 15:13:02 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.04.11 15:13:02 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.04.11 15:13:03 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2024.04.11 15:13:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.04.11 15:13:03 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.04.11 15:13:03 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2024.04.11 15:13:03 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.04.11 15:13:03 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.04.11 15:13:04 (*)   Creating 'C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0022_nios2_qsys_0_gen//system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2024.04.11 15:13:04 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.04.11 15:13:04 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2024.04.11 15:13:07 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0: "system_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0023_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0023_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0023_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0024_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0024_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0024_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system_inst" instantiated altera_avalon_new_sdram_controller "sdram"
Info: nios2_qsys_0_instruction_master_translator: "system_inst" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "system_inst" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "system_inst" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system_inst" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system_inst" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system_inst" instantiated altera_merlin_router "addr_router"
Info: id_router: "system_inst" instantiated altera_merlin_router "id_router"
Info: id_router_002: "system_inst" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "system_inst" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "system_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "system_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "system_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/SoC/sdram/vd1/system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "system_inst" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/SoC/sdram/vd1/system/testbench/system_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SoC/sdram/vd1/system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: system_tb: Done system_tb" with 23 modules, 70 files, 1271684 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=D:/SoC/sdram/vd1/system_tb.spd --output-directory=D:/SoC/sdram/vd1/system/testbench/
Info: Doing: ip-make-simscript --spd=D:/SoC/sdram/vd1/system_tb.spd --output-directory=D:/SoC/sdram/vd1/system/testbench/
Info: Generating the following file(s) for MODELSIM simulator in D:/SoC/sdram/vd1/system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/SoC/sdram/vd1/system/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/SoC/sdram/vd1/system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/SoC/sdram/vd1/system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	22 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/SoC/sdram/vd1/system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/SoC/sdram/vd1/ --output-directory=D:/SoC/sdram/vd1/system/ --report-file=bsf:D:/SoC/sdram/vd1/system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/sdram/vd1/system.qsys
Progress: Loading vd1/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/SoC/sdram/vd1/ --output-directory=D:/SoC/sdram/vd1/system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/SoC/sdram/vd1/system.sopcinfo --report-file=html:D:/SoC/sdram/vd1/system.html --report-file=qip:D:/SoC/sdram/vd1/system/synthesis/system.qip --report-file=cmp:D:/SoC/sdram/vd1/system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/SoC/sdram/vd1/system.qsys --language=VERILOG
Progress: Loading vd1/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 16 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 36 connections
Info: merlin_domain_transform: After transform: 19 modules, 97 connections
Info: merlin_router_transform: After transform: 24 modules, 117 connections
Info: merlin_burst_transform: After transform: 25 modules, 121 connections
Info: reset_adaptation_transform: After transform: 26 modules, 96 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 118 connections
Info: merlin_width_transform: After transform: 37 modules, 124 connections
Info: merlin_mm_transform: After transform: 37 modules, 124 connections
Info: merlin_interrupt_mapper_transform: After transform: 38 modules, 127 connections
Info: nios2_qsys_0: Starting RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_nios2_qsys_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0041_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0041_nios2_qsys_0_gen//system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2024.04.11 15:13:12 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2024.04.11 15:13:12 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2024.04.11 15:13:12 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2024.04.11 15:13:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2024.04.11 15:13:12 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2024.04.11 15:13:12 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2024.04.11 15:13:12 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2024.04.11 15:13:12 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2024.04.11 15:13:14 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2024.04.11 15:13:14 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2024.04.11 15:13:16 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_nios2_qsys_0'
Info: nios2_qsys_0: "system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0042_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0042_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0043_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/nhoxd/AppData/Local/Temp/alt9824_1926049800317460589.dir/0043_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: nios2_qsys_0_instruction_master_translator: "system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "system" instantiated altera_merlin_router "addr_router"
Info: id_router: "system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "system" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/SoC/sdram/vd1/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/SoC/sdram/vd1/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/SoC/sdram/vd1/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: system: Done system" with 20 modules, 59 files, 1242961 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
