Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 13 00:11:30 2024
| Host         : NickAsusRogSrix running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 crw/sccb_c/delay_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/sccb_c/delay_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.242ns (29.813%)  route 2.924ns (70.187%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 2.937 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=226, estimated)      1.619    -2.457    crw/sccb_c/clk_camera
    SLICE_X2Y85          FDRE                                         r  crw/sccb_c/delay_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518    -1.939 r  crw/sccb_c/delay_reg_reg[13]/Q
                         net (fo=3, estimated)        0.874    -1.065    crw/sccb_c/delay_reg[13]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.148    -0.917 r  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_6/O
                         net (fo=1, estimated)        0.455    -0.462    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_6_n_2
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.328    -0.134 r  crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_3/O
                         net (fo=20, estimated)       0.355     0.221    crw/sccb_c/FSM_sequential_phy_state_reg[3]_i_3_n_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     0.345 r  crw/sccb_c/delay_reg[16]_i_3/O
                         net (fo=1, estimated)        0.569     0.914    crw/sccb_c/delay_reg[16]_i_3_n_2
    SLICE_X2Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.038 r  crw/sccb_c/delay_reg[16]_i_1/O
                         net (fo=17, estimated)       0.671     1.709    crw/sccb_c/delay_reg[16]_i_1_n_2
    SLICE_X3Y83          FDRE                                         r  crw/sccb_c/delay_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=226, estimated)      1.498     2.937    crw/sccb_c/clk_camera
    SLICE_X3Y83          FDRE                                         r  crw/sccb_c/delay_reg_reg[4]/C
                         clock pessimism             -0.420     2.516    
                         clock uncertainty           -0.067     2.450    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.205     2.245    crw/sccb_c/delay_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          2.245    
                         arrival time                          -1.709    
  -------------------------------------------------------------------
                         slack                                  0.535    




