Efinity Synthesis report for project sha_uart_v1
Version: 2023.2.307
Generated at: Sep 02, 2024 17:42:38
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : sha_uart_top

### ### File List (begin) ### ### ###
E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv
E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv
E:\vicharak\effinity_projects\sha_uart_v1\idh.sv
E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv
E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv
E:\vicharak\effinity_projects\sha_uart_v1\odh.sv
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
"MEM|SYN-0657" : Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 90
Total number of FFs with enable signals: 3164
CE signal <ceg_net3415>, number of controlling flip flops: 1
CE signal <ceg_net3452>, number of controlling flip flops: 7
CE signal <ceg_net3423>, number of controlling flip flops: 8
CE signal <uutidh/userx/n926>, number of controlling flip flops: 1
CE signal <ceg_net213>, number of controlling flip flops: 32
CE signal <ceg_net6089>, number of controlling flip flops: 1
CE signal <ceg_net3429>, number of controlling flip flops: 3
CE signal <uutidh/userx/n956>, number of controlling flip flops: 1
CE signal <uutidh/userx/n958>, number of controlling flip flops: 1
CE signal <uutidh/userx/n960>, number of controlling flip flops: 1
CE signal <uutidh/userx/n962>, number of controlling flip flops: 1
CE signal <uutidh/userx/n964>, number of controlling flip flops: 1
CE signal <uutidh/userx/n966>, number of controlling flip flops: 1
CE signal <uutidh/userx/n968>, number of controlling flip flops: 1
CE signal <ceg_net3502>, number of controlling flip flops: 8
CE signal <ceg_net3547>, number of controlling flip flops: 8
CE signal <ceg_net3572>, number of controlling flip flops: 8
CE signal <ceg_net3612>, number of controlling flip flops: 8
CE signal <ceg_net3652>, number of controlling flip flops: 8
CE signal <ceg_net3692>, number of controlling flip flops: 8
CE signal <ceg_net3732>, number of controlling flip flops: 8
CE signal <ceg_net3772>, number of controlling flip flops: 8
CE signal <ceg_net3812>, number of controlling flip flops: 8
CE signal <ceg_net3852>, number of controlling flip flops: 8
CE signal <ceg_net3892>, number of controlling flip flops: 8
CE signal <ceg_net3932>, number of controlling flip flops: 8
CE signal <ceg_net3972>, number of controlling flip flops: 8
CE signal <ceg_net4012>, number of controlling flip flops: 8
CE signal <ceg_net4052>, number of controlling flip flops: 8
CE signal <ceg_net4092>, number of controlling flip flops: 8
CE signal <ceg_net4132>, number of controlling flip flops: 8
CE signal <ceg_net4172>, number of controlling flip flops: 8
CE signal <ceg_net4212>, number of controlling flip flops: 8
CE signal <ceg_net4252>, number of controlling flip flops: 8
CE signal <ceg_net4292>, number of controlling flip flops: 8
CE signal <ceg_net4332>, number of controlling flip flops: 8
CE signal <ceg_net4372>, number of controlling flip flops: 8
CE signal <ceg_net4412>, number of controlling flip flops: 8
CE signal <ceg_net4452>, number of controlling flip flops: 8
CE signal <ceg_net4492>, number of controlling flip flops: 8
CE signal <ceg_net4532>, number of controlling flip flops: 8
CE signal <ceg_net4587>, number of controlling flip flops: 8
CE signal <ceg_net4612>, number of controlling flip flops: 8
CE signal <ceg_net4662>, number of controlling flip flops: 8
CE signal <ceg_net4692>, number of controlling flip flops: 8
CE signal <ceg_net4732>, number of controlling flip flops: 8
CE signal <ceg_net4772>, number of controlling flip flops: 8
CE signal <ceg_net4812>, number of controlling flip flops: 8
CE signal <ceg_net4852>, number of controlling flip flops: 8
CE signal <ceg_net4907>, number of controlling flip flops: 8
CE signal <ceg_net4932>, number of controlling flip flops: 8
CE signal <ceg_net4982>, number of controlling flip flops: 8
CE signal <ceg_net5012>, number of controlling flip flops: 8
CE signal <ceg_net5052>, number of controlling flip flops: 8
CE signal <ceg_net5092>, number of controlling flip flops: 8
CE signal <ceg_net5132>, number of controlling flip flops: 8
CE signal <ceg_net5172>, number of controlling flip flops: 8
CE signal <ceg_net5227>, number of controlling flip flops: 8
CE signal <ceg_net5252>, number of controlling flip flops: 8
CE signal <ceg_net5302>, number of controlling flip flops: 8
CE signal <ceg_net5332>, number of controlling flip flops: 8
CE signal <ceg_net5372>, number of controlling flip flops: 8
CE signal <ceg_net5412>, number of controlling flip flops: 8
CE signal <ceg_net5452>, number of controlling flip flops: 8
CE signal <ceg_net5492>, number of controlling flip flops: 8
CE signal <ceg_net5547>, number of controlling flip flops: 8
CE signal <ceg_net5572>, number of controlling flip flops: 8
CE signal <ceg_net5622>, number of controlling flip flops: 8
CE signal <ceg_net5652>, number of controlling flip flops: 8
CE signal <ceg_net5692>, number of controlling flip flops: 8
CE signal <ceg_net5732>, number of controlling flip flops: 8
CE signal <ceg_net5772>, number of controlling flip flops: 8
CE signal <ceg_net5812>, number of controlling flip flops: 8
CE signal <ceg_net5852>, number of controlling flip flops: 8
CE signal <ceg_net5892>, number of controlling flip flops: 8
CE signal <ceg_net5932>, number of controlling flip flops: 8
CE signal <ceg_net5972>, number of controlling flip flops: 8
CE signal <ceg_net6112>, number of controlling flip flops: 6
CE signal <ceg_net6015>, number of controlling flip flops: 1
CE signal <ceg_net6018>, number of controlling flip flops: 1
CE signal <ceg_net6095>, number of controlling flip flops: 2
CE signal <ceg_net6087>, number of controlling flip flops: 8
CE signal <uutodh/useone/n147482>, number of controlling flip flops: 256
CE signal <uutodh/useone/n44922>, number of controlling flip flops: 2049
CE signal <uutodh/useone/n157634>, number of controlling flip flops: 256
CE signal <uutodh/useone/equal_1081/n7>, number of controlling flip flops: 1
CE signal <uutodh/useuart/r_SM_Main[2]>, number of controlling flip flops: 8
CE signal <ceg_net6036>, number of controlling flip flops: 3
CE signal <ceg_net6034>, number of controlling flip flops: 1
CE signal <uutodh/useuart/n962>, number of controlling flip flops: 8
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 5
Total number of FFs with set/reset signals: 1062
SR signal <rst>, number of controlling flip flops: 1056
SR signal <uutidh/userx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uutidh/userx/n919>, number of controlling flip flops: 1
SR signal <uutodh/useuart/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uutodh/useuart/n944>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                FFs        ADDs        LUTs      RAMs DSP/MULTs
-----------------------------         ---        ----        ----      ---- ---------
sha_uart_top:sha_uart_top         3440(0)     4832(0)     9080(0)      0(0)      0(0)
 +uutidh:input_data_handler      571(522)        0(0)    785(679)      0(0)      0(0)
  +userx:uart_rx                   49(49)        0(0)    106(106)      0(0)      0(0)
 +uutodh:output_data_handler     2869(18)     4832(0)    8295(65)      0(0)      0(0)
  +useone:sha_256_fsm_v1       2828(2828)  4832(4832)  8196(8196)      0(0)      0(0)
  +useuart:uart_tx                 23(23)        0(0)      34(34)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
   clk           3440              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : sha_uart_v1
project-xml : E:/vicharak/effinity_projects/sha_uart_v1/sha_uart_v1.xml
root : sha_uart_top
I,include : E:/vicharak/effinity_projects/sha_uart_v1
output-dir : E:/vicharak/effinity_projects/sha_uart_v1/outflow
work-dir : E:/vicharak/effinity_projects/sha_uart_v1/work_syn
write-efx-verilog : E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.map.v
binary-db : E:/vicharak/effinity_projects/sha_uart_v1/outflow/sha_uart_v1.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=sv_09,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	3
OUTPUT PORTS    : 	2

EFX_ADD         : 	4832
EFX_LUT4        : 	9080
   1-2  Inputs  : 	1684
   3    Inputs  : 	5468
   4    Inputs  : 	1928
EFX_FF          : 	3440
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 104s
Elapsed synthesis time : 106s
