
SouthSide_0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017a68  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000021ac  08017d38  08017d38  00018d38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019ee4  08019ee4  0001aee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08019eec  08019eec  0001aeec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000008  08019ef4  08019ef4  0001aef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f0  24000000  08019efc  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000ab8c  240001f0  0801a0ec  0001b1f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400ad7c  0801a0ec  0001bd7c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001b1f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000561b7  00000000  00000000  0001b21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008e5d  00000000  00000000  000713d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002cb8  00000000  00000000  0007a238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000022d2  00000000  00000000  0007cef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e875  00000000  00000000  0007f1c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00039eeb  00000000  00000000  000bda37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018e14f  00000000  00000000  000f7922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00285a71  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000d614  00000000  00000000  00285ab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000ab  00000000  00000000  002930c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001f0 	.word	0x240001f0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08017d20 	.word	0x08017d20

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001f4 	.word	0x240001f4
 800030c:	08017d20 	.word	0x08017d20

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>:
public:
	  AudioBuffer();
	  AudioBuffer(uint32_t numSamples, uint32_t numChannels);
	 ~AudioBuffer();

	  inline uint32_t		getNumSamples()		const noexcept  	{ return mNumSamples; }
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4618      	mov	r0, r3
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>:
	  inline uint32_t		getNumChannels()	const noexcept		{ return mNumChannels; }
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	4618      	mov	r0, r3
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>:
	  void					importAudio(float* ptr) noexcept;
	  void					exportAudio(float* ptr) noexcept;

	  void					normalizeAudioBuffer() noexcept;

	  inline const float*	getReadPointer  (int channelNumber) const noexcept  { return mAudioBuffer[channelNumber]; }
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	6039      	str	r1, [r7, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	683a      	ldr	r2, [r7, #0]
 8000776:	3202      	adds	r2, #2
 8000778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800077c:	4618      	mov	r0, r3
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>:
	  inline float* 	    getWritePointer (int channelNumber) const noexcept  { return mAudioBuffer[channelNumber]; }
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	6039      	str	r1, [r7, #0]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	3202      	adds	r2, #2
 8000798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800079c:	4618      	mov	r0, r3
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr

080007a8 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80007b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80007b6:	eef0 7ae7 	vabs.f32	s15, s15
 80007ba:	eeb0 0a67 	vmov.f32	s0, s15
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr

080007c8 <_ZL8CN_Delayv>:
	threadHalted,
};

// Delay loop
static void CN_Delay()
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
	uint32_t cnt;
	for (uint32_t i = 0; i < 1000000; ++i)
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	e00e      	b.n	80007f2 <_ZL8CN_Delayv+0x2a>
	{
		for (uint32_t j = 0; j < 10; ++j)
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	e005      	b.n	80007e6 <_ZL8CN_Delayv+0x1e>
		{
			++cnt;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	3301      	adds	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3301      	adds	r3, #1
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2b09      	cmp	r3, #9
 80007ea:	d9f6      	bls.n	80007da <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	3301      	adds	r3, #1
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	4a04      	ldr	r2, [pc, #16]	@ (8000808 <_ZL8CN_Delayv+0x40>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d9ec      	bls.n	80007d4 <_ZL8CN_Delayv+0xc>
		}
	}
}
 80007fa:	bf00      	nop
 80007fc:	bf00      	nop
 80007fe:	3714      	adds	r7, #20
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr
 8000808:	000f423f 	.word	0x000f423f

0800080c <_ZL14CN_ReportFault11eErrorCodes>:

#ifdef FELLHORN_SOUTH_SIDE

__attribute__((unused))
static void CN_ReportFault(eErrorCodes faultCode)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8000814:	f010 fa9c 	bl	8010d50 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	60fb      	str	r3, [r7, #12]
	for (;;)
	{
		if (code & 0x00000001)
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	2b00      	cmp	r3, #0
 8000824:	d005      	beq.n	8000832 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800082c:	481a      	ldr	r0, [pc, #104]	@ (8000898 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 800082e:	f008 ffe1 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	f003 0302 	and.w	r3, r3, #2
 8000838:	2b00      	cmp	r3, #0
 800083a:	d005      	beq.n	8000848 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000842:	4815      	ldr	r0, [pc, #84]	@ (8000898 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8000844:	f008 ffd6 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	f003 0304 	and.w	r3, r3, #4
 800084e:	2b00      	cmp	r3, #0
 8000850:	d005      	beq.n	800085e <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000858:	4810      	ldr	r0, [pc, #64]	@ (800089c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 800085a:	f008 ffcb 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	f003 0308 	and.w	r3, r3, #8
 8000864:	2b00      	cmp	r3, #0
 8000866:	d005      	beq.n	8000874 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800086e:	480b      	ldr	r0, [pc, #44]	@ (800089c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8000870:	f008 ffc0 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8000874:	f7ff ffa8 	bl	80007c8 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8000878:	2201      	movs	r2, #1
 800087a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8000880:	f008 ffb8 	bl	80097f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800088a:	4804      	ldr	r0, [pc, #16]	@ (800089c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 800088c:	f008 ffb2 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8000890:	f7ff ff9a 	bl	80007c8 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8000894:	e7c2      	b.n	800081c <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8000896:	bf00      	nop
 8000898:	58020400 	.word	0x58020400
 800089c:	58021400 	.word	0x58021400

080008a0 <_ZN12CasualNoises11AudioBufferC1Ev>:
//			   so a bufferSize of 1024 will result in a 256 samples/channel float buffer for
//				processing by the AudioProcessor during AudioProcessor::processBlock
//
//  CasualNoises    26/07/2023  First implementation
//==============================================================================
AudioBuffer::AudioBuffer()
 80008a0:	b590      	push	{r4, r7, lr}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
: mNumSamples ( NUM_SAMPLES ),
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008ae:	601a      	str	r2, [r3, #0]
  mNumChannels ( NUM_CHANNELS )
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2202      	movs	r2, #2
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	3308      	adds	r3, #8
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	605a      	str	r2, [r3, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	60fb      	str	r3, [r7, #12]
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 80008c4:	2300      	movs	r3, #0
 80008c6:	72fb      	strb	r3, [r7, #11]
 80008c8:	e013      	b.n	80008f2 <_ZN12CasualNoises11AudioBufferC1Ev+0x52>
		 mAudioBuffer[i] = (float*)pvPortMalloc(mNumSamples * sizeof(float));
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	7afc      	ldrb	r4, [r7, #11]
 80008d2:	4618      	mov	r0, r3
 80008d4:	f011 fdc2 	bl	801245c <pvPortMalloc>
 80008d8:	4603      	mov	r3, r0
 80008da:	68fa      	ldr	r2, [r7, #12]
 80008dc:	1ca1      	adds	r1, r4, #2
 80008de:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		 if (mAudioBuffer[i] == nullptr) CN_ReportFault(eErrorCodes::audioBufferError);
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d102      	bne.n	80008ec <_ZN12CasualNoises11AudioBufferC1Ev+0x4c>
 80008e6:	2005      	movs	r0, #5
 80008e8:	f7ff ff90 	bl	800080c <_ZL14CN_ReportFault11eErrorCodes>
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 80008ec:	7afb      	ldrb	r3, [r7, #11]
 80008ee:	3301      	adds	r3, #1
 80008f0:	72fb      	strb	r3, [r7, #11]
 80008f2:	7afa      	ldrb	r2, [r7, #11]
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d3e6      	bcc.n	80008ca <_ZN12CasualNoises11AudioBufferC1Ev+0x2a>
	 clearAudioBuffer();
 80008fc:	68f8      	ldr	r0, [r7, #12]
 80008fe:	f000 f869 	bl	80009d4 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>
}
 8000902:	bf00      	nop
{
	createBuffer();
}
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	4618      	mov	r0, r3
 8000908:	3714      	adds	r7, #20
 800090a:	46bd      	mov	sp, r7
 800090c:	bd90      	pop	{r4, r7, pc}
 800090e:	bf00      	nop

08000910 <_ZN12CasualNoises11AudioBufferC1Emm>:

AudioBuffer::AudioBuffer(uint32_t numSamples, uint32_t numChannels)
 8000910:	b590      	push	{r4, r7, lr}
 8000912:	b087      	sub	sp, #28
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	60b9      	str	r1, [r7, #8]
 800091a:	607a      	str	r2, [r7, #4]
: mNumSamples ( numSamples ),
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	601a      	str	r2, [r3, #0]
  mNumChannels ( numChannels )
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	687a      	ldr	r2, [r7, #4]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	3308      	adds	r3, #8
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	617b      	str	r3, [r7, #20]
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 8000936:	2300      	movs	r3, #0
 8000938:	74fb      	strb	r3, [r7, #19]
 800093a:	e013      	b.n	8000964 <_ZN12CasualNoises11AudioBufferC1Emm+0x54>
		 mAudioBuffer[i] = (float*)pvPortMalloc(mNumSamples * sizeof(float));
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	7cfc      	ldrb	r4, [r7, #19]
 8000944:	4618      	mov	r0, r3
 8000946:	f011 fd89 	bl	801245c <pvPortMalloc>
 800094a:	4603      	mov	r3, r0
 800094c:	697a      	ldr	r2, [r7, #20]
 800094e:	1ca1      	adds	r1, r4, #2
 8000950:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		 if (mAudioBuffer[i] == nullptr) CN_ReportFault(eErrorCodes::audioBufferError);
 8000954:	2b00      	cmp	r3, #0
 8000956:	d102      	bne.n	800095e <_ZN12CasualNoises11AudioBufferC1Emm+0x4e>
 8000958:	2005      	movs	r0, #5
 800095a:	f7ff ff57 	bl	800080c <_ZL14CN_ReportFault11eErrorCodes>
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 800095e:	7cfb      	ldrb	r3, [r7, #19]
 8000960:	3301      	adds	r3, #1
 8000962:	74fb      	strb	r3, [r7, #19]
 8000964:	7cfa      	ldrb	r2, [r7, #19]
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	429a      	cmp	r2, r3
 800096c:	d3e6      	bcc.n	800093c <_ZN12CasualNoises11AudioBufferC1Emm+0x2c>
	 clearAudioBuffer();
 800096e:	6978      	ldr	r0, [r7, #20]
 8000970:	f000 f830 	bl	80009d4 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>
}
 8000974:	bf00      	nop
{
	createBuffer();
}
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	4618      	mov	r0, r3
 800097a:	371c      	adds	r7, #28
 800097c:	46bd      	mov	sp, r7
 800097e:	bd90      	pop	{r4, r7, pc}

08000980 <_ZN12CasualNoises11AudioBufferD1Ev>:

AudioBuffer::~AudioBuffer()
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
{
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 8000988:	2300      	movs	r3, #0
 800098a:	73fb      	strb	r3, [r7, #15]
 800098c:	e017      	b.n	80009be <_ZN12CasualNoises11AudioBufferD1Ev+0x3e>
	 {
		 if (mAudioBuffer[i] != nullptr)
 800098e:	7bfa      	ldrb	r2, [r7, #15]
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	3202      	adds	r2, #2
 8000994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d00d      	beq.n	80009b8 <_ZN12CasualNoises11AudioBufferD1Ev+0x38>
		 {
			 vPortFree((void *)mAudioBuffer[i]);
 800099c:	7bfa      	ldrb	r2, [r7, #15]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	3202      	adds	r2, #2
 80009a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f011 fe26 	bl	80125f8 <vPortFree>
			 mAudioBuffer[i] = nullptr;
 80009ac:	7bfa      	ldrb	r2, [r7, #15]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	3202      	adds	r2, #2
 80009b2:	2100      	movs	r1, #0
 80009b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	3301      	adds	r3, #1
 80009bc:	73fb      	strb	r3, [r7, #15]
 80009be:	7bfa      	ldrb	r2, [r7, #15]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d3e2      	bcc.n	800098e <_ZN12CasualNoises11AudioBufferD1Ev+0xe>
		 }
	 }
}
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4618      	mov	r0, r3
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop

080009d4 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>:
// Clear the audio output buffer (does not clear the raw audio buffers)
//
//  CasualNoises    26/07/2023  First implementation
//==============================================================================
void AudioBuffer::clearAudioBuffer()
 {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
	int32_t noOfSamples = getNumSamples();
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff feab 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 80009e2:	4603      	mov	r3, r0
 80009e4:	60bb      	str	r3, [r7, #8]

	for (uint32_t i = 0; i < getNumChannels(); ++i)
 80009e6:	2300      	movs	r3, #0
 80009e8:	617b      	str	r3, [r7, #20]
 80009ea:	e018      	b.n	8000a1e <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x4a>
	{
		float* wptr = getWritePointer(i);
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	4619      	mov	r1, r3
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff fec9 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80009f6:	6138      	str	r0, [r7, #16]
		for (int32_t j = noOfSamples - 1; j >= 0; --j)
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	e008      	b.n	8000a12 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x3e>
		{
			*wptr++ = 0.0f;
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	1d1a      	adds	r2, r3, #4
 8000a04:	613a      	str	r2, [r7, #16]
 8000a06:	f04f 0200 	mov.w	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
		for (int32_t j = noOfSamples - 1; j >= 0; --j)
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	3b01      	subs	r3, #1
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	daf3      	bge.n	8000a00 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x2c>
	for (uint32_t i = 0; i < getNumChannels(); ++i)
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	617b      	str	r3, [r7, #20]
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff fe96 	bl	8000750 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>
 8000a24:	4602      	mov	r2, r0
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	bf34      	ite	cc
 8000a2c:	2301      	movcc	r3, #1
 8000a2e:	2300      	movcs	r3, #0
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d1da      	bne.n	80009ec <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x18>
		}
	}

 }
 8000a36:	bf00      	nop
 8000a38:	bf00      	nop
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>:
}

/** Re-maps a value from a source range to a target range. */
// NOTE: try to avoid cn_map, it takes a lot of cpu time!!!
template <typename Type>
Type cn_map (Type sourceValue, Type sourceRangeMin, Type sourceRangeMax, Type targetRangeMin, Type targetRangeMax)
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	ed87 0a05 	vstr	s0, [r7, #20]
 8000a4a:	edc7 0a04 	vstr	s1, [r7, #16]
 8000a4e:	ed87 1a03 	vstr	s2, [r7, #12]
 8000a52:	edc7 1a02 	vstr	s3, [r7, #8]
 8000a56:	ed87 2a01 	vstr	s4, [r7, #4]
{
    assert (! approximatelyEqual (sourceRangeMax, sourceRangeMin)); // mapping from a range of zero will produce NaN!
 8000a5a:	edd7 0a04 	vldr	s1, [r7, #16]
 8000a5e:	ed97 0a03 	vldr	s0, [r7, #12]
 8000a62:	f000 f831 	bl	8000ac8 <_ZN12CasualNoises18approximatelyEqualIfEEbT_S1_>
 8000a66:	4603      	mov	r3, r0
 8000a68:	f083 0301 	eor.w	r3, r3, #1
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d105      	bne.n	8000a7e <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_+0x3e>
 8000a72:	4b12      	ldr	r3, [pc, #72]	@ (8000abc <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_+0x7c>)
 8000a74:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_+0x80>)
 8000a76:	2125      	movs	r1, #37	@ 0x25
 8000a78:	4812      	ldr	r0, [pc, #72]	@ (8000ac4 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_+0x84>)
 8000a7a:	f014 fad5 	bl	8015028 <__assert_func>
    return targetRangeMin + ((targetRangeMax - targetRangeMin) * (sourceValue - sourceRangeMin)) / (sourceRangeMax - sourceRangeMin);
 8000a7e:	ed97 7a01 	vldr	s14, [r7, #4]
 8000a82:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000a8a:	edd7 6a05 	vldr	s13, [r7, #20]
 8000a8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a92:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000a96:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000a9a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000aa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000aaa:	edd7 7a02 	vldr	s15, [r7, #8]
 8000aae:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ab6:	3718      	adds	r7, #24
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	08017f6c 	.word	0x08017f6c
 8000ac0:	08017fa4 	.word	0x08017fa4
 8000ac4:	08017ff0 	.word	0x08017ff0

08000ac8 <_ZN12CasualNoises18approximatelyEqualIfEEbT_S1_>:
constexpr bool approximatelyEqual (Type a, Type b)
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ad2:	edc7 0a00 	vstr	s1, [r7]
    const auto diff = std::abs (a - b);
 8000ad6:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ada:	edd7 7a00 	vldr	s15, [r7]
 8000ade:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ae2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ae6:	f7ff fe5f 	bl	80007a8 <_ZSt3absf>
 8000aea:	ed87 0a03 	vstr	s0, [r7, #12]
    return diff < 0.0000000001;
 8000aee:	edd7 7a03 	vldr	s15, [r7, #12]
 8000af2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000af6:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8000b18 <_ZN12CasualNoises18approximatelyEqualIfEEbT_S1_+0x50>
 8000afa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b02:	bf4c      	ite	mi
 8000b04:	2301      	movmi	r3, #1
 8000b06:	2300      	movpl	r3, #0
 8000b08:	b2db      	uxtb	r3, r3
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	f3af 8000 	nop.w
 8000b18:	d9d7bdbb 	.word	0xd9d7bdbb
 8000b1c:	3ddb7cdf 	.word	0x3ddb7cdf

08000b20 <_ZN12CasualNoises4foldEff>:
//		1.0 >= level >= ...
//
//  CasualNoises    01/03/2025  First implementation
//==============================================================================
float fold(float x, float level)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	ed87 0a01 	vstr	s0, [r7, #4]
 8000b2a:	edc7 0a00 	vstr	s1, [r7]
	x *= level;
 8000b2e:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b32:	edd7 7a00 	vldr	s15, [r7]
 8000b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b3a:	edc7 7a01 	vstr	s15, [r7, #4]
	while ((x > 1.0f) || (x < -1.0f))
 8000b3e:	e025      	b.n	8000b8c <_ZN12CasualNoises4foldEff+0x6c>
	{
		if (x > 1.0f)
 8000b40:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b50:	dd0e      	ble.n	8000b70 <_ZN12CasualNoises4foldEff+0x50>
			x -= 2 * (x - 1.0f);
 8000b52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000b62:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b6a:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b6e:	e00d      	b.n	8000b8c <_ZN12CasualNoises4foldEff+0x6c>
		else
			x -= 2 * (x + 1.0f);
 8000b70:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000b80:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b88:	edc7 7a01 	vstr	s15, [r7, #4]
	while ((x > 1.0f) || (x < -1.0f))
 8000b8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b9c:	dcd0      	bgt.n	8000b40 <_ZN12CasualNoises4foldEff+0x20>
 8000b9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ba2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000ba6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bae:	d4c7      	bmi.n	8000b40 <_ZN12CasualNoises4foldEff+0x20>
	}
	return x;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	ee07 3a90 	vmov	s15, r3
 }
 8000bb6:	eeb0 0a67 	vmov.f32	s0, s15
 8000bba:	370c      	adds	r7, #12
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	ed87 0a01 	vstr	s0, [r7, #4]
 8000bce:	ed97 0a01 	vldr	s0, [r7, #4]
 8000bd2:	f013 fded 	bl	80147b0 <sinf>
 8000bd6:	eef0 7a40 	vmov.f32	s15, s0
 8000bda:	eeb0 0a67 	vmov.f32	s0, s15
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <_ZN12CasualNoises13W25Qxx_Driver13isDriverReadyEv>:
	uint32_t& operator[] (uint32_t index) override;

	HAL_StatusTypeDef	eraseAllDevices() override;
	HAL_StatusTypeDef 	flushSectorCache() override;

	bool				isDriverReady() override		{ return mDriverReady; }
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	7a1b      	ldrb	r3, [r3, #8]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <_ZN12CasualNoises13W25Qxx_Driver16getTotalCapacityEv>:
	uint32_t			getTotalCapacity() override		{ return mDeviceCapacity * mInitDataPtr->noOfDevices; }
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	695b      	ldr	r3, [r3, #20]
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	6852      	ldr	r2, [r2, #4]
 8000c0c:	8812      	ldrh	r2, [r2, #0]
 8000c0e:	fb02 f303 	mul.w	r3, r2, r3
 8000c12:	4618      	mov	r0, r3
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <_ZN12CasualNoises13W25Qxx_Driver18outOfRangeDetectedEv>:

	bool				outOfRangeDetected() override	{ return mOutOfRangeDetected; }
 8000c1e:	b480      	push	{r7}
 8000c20:	b083      	sub	sp, #12
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <_ZN12CasualNoises13W25Qxx_Driver14getNoOfDevicesEv>:

	uint32_t			getNoOfDevices() override		{ return mInitDataPtr->noOfDevices; }
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	881b      	ldrh	r3, [r3, #0]
 8000c46:	4618      	mov	r0, r3
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <_ZN12CasualNoises13W25Qxx_Driver17getDeviceCapacityEv>:
	uint32_t			getDeviceCapacity()	override	{ return mDeviceCapacity; }
 8000c52:	b480      	push	{r7}
 8000c54:	b083      	sub	sp, #12
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	695b      	ldr	r3, [r3, #20]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
	...

08000c6c <_ZN12CasualNoises10NVM_DriverC1Ev>:
} sNVM_DriverInitData;

/*
 * The NVM_Driver class
 */
class NVM_Driver
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	4a04      	ldr	r2, [pc, #16]	@ (8000c88 <_ZN12CasualNoises10NVM_DriverC1Ev+0x1c>)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	0801808c 	.word	0x0801808c

08000c8c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>:
//==============================================================================
//          W25Qxx_Driver()
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
W25Qxx_Driver::W25Qxx_Driver(const sNVM_DriverInitData* initDataPtr)
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08e      	sub	sp, #56	@ 0x38
 8000c90:	af08      	add	r7, sp, #32
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
: mInitDataPtr(initDataPtr)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff ffe7 	bl	8000c6c <_ZN12CasualNoises10NVM_DriverC1Ev>
 8000c9e:	4a94      	ldr	r2, [pc, #592]	@ (8000ef0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x264>)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	683a      	ldr	r2, [r7, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2200      	movs	r2, #0
 8000cae:	721a      	strb	r2, [r3, #8]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	615a      	str	r2, [r3, #20]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cc2:	61da      	str	r2, [r3, #28]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f883 2020 	strb.w	r2, [r3, #32]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ce2:	645a      	str	r2, [r3, #68]	@ 0x44
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	649a      	str	r2, [r3, #72]	@ 0x48
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cf0:	64da      	str	r2, [r3, #76]	@ 0x4c
{

	// Disable all devices
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	82fb      	strh	r3, [r7, #22]
 8000cf6:	e013      	b.n	8000d20 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x94>
	{
		HAL_GPIO_WritePin(mInitDataPtr->deviceSelectPorts[i], mInitDataPtr->deviceSelectPins[i], GPIO_PIN_SET);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	685a      	ldr	r2, [r3, #4]
 8000cfc:	8afb      	ldrh	r3, [r7, #22]
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	4413      	add	r3, r2
 8000d02:	6858      	ldr	r0, [r3, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	685a      	ldr	r2, [r3, #4]
 8000d08:	8afb      	ldrh	r3, [r7, #22]
 8000d0a:	3310      	adds	r3, #16
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	4413      	add	r3, r2
 8000d10:	889b      	ldrh	r3, [r3, #4]
 8000d12:	2201      	movs	r2, #1
 8000d14:	4619      	mov	r1, r3
 8000d16:	f008 fd6d 	bl	80097f4 <HAL_GPIO_WritePin>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000d1a:	8afb      	ldrh	r3, [r7, #22]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	82fb      	strh	r3, [r7, #22]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	881b      	ldrh	r3, [r3, #0]
 8000d26:	8afa      	ldrh	r2, [r7, #22]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d3e5      	bcc.n	8000cf8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x6c>
	}

	// Enable SPI and initialise the flash devices
	__HAL_SPI_ENABLE(mInitDataPtr->hspix_ptr);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f042 0201 	orr.w	r2, r2, #1
 8000d42:	601a      	str	r2, [r3, #0]
	HAL_StatusTypeDef res;
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000d44:	2300      	movs	r3, #0
 8000d46:	82bb      	strh	r3, [r7, #20]
 8000d48:	e09d      	b.n	8000e86 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1fa>
	{
		res = sendDeviceCommand(i, eFlashCommandCodes::ReleasePowerDown, 5);
 8000d4a:	8ab9      	ldrh	r1, [r7, #20]
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	9306      	str	r3, [sp, #24]
 8000d50:	2300      	movs	r3, #0
 8000d52:	9305      	str	r3, [sp, #20]
 8000d54:	2300      	movs	r3, #0
 8000d56:	9304      	str	r3, [sp, #16]
 8000d58:	2300      	movs	r3, #0
 8000d5a:	9303      	str	r3, [sp, #12]
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	9302      	str	r3, [sp, #8]
 8000d60:	2300      	movs	r3, #0
 8000d62:	9301      	str	r3, [sp, #4]
 8000d64:	2300      	movs	r3, #0
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	2305      	movs	r3, #5
 8000d6a:	22ab      	movs	r2, #171	@ 0xab
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f000 f9da 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000d72:	4603      	mov	r3, r0
 8000d74:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	f040 80a3 	bne.w	8000ec4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x238>
		res = sendDeviceCommand(i, eFlashCommandCodes::EnableReset, 1);
 8000d7e:	8ab9      	ldrh	r1, [r7, #20]
 8000d80:	2300      	movs	r3, #0
 8000d82:	9306      	str	r3, [sp, #24]
 8000d84:	2300      	movs	r3, #0
 8000d86:	9305      	str	r3, [sp, #20]
 8000d88:	2300      	movs	r3, #0
 8000d8a:	9304      	str	r3, [sp, #16]
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	9303      	str	r3, [sp, #12]
 8000d90:	2300      	movs	r3, #0
 8000d92:	9302      	str	r3, [sp, #8]
 8000d94:	2300      	movs	r3, #0
 8000d96:	9301      	str	r3, [sp, #4]
 8000d98:	2300      	movs	r3, #0
 8000d9a:	9300      	str	r3, [sp, #0]
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	2266      	movs	r2, #102	@ 0x66
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f000 f9c0 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000da6:	4603      	mov	r3, r0
 8000da8:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000daa:	7bfb      	ldrb	r3, [r7, #15]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	f040 808b 	bne.w	8000ec8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x23c>
		res = sendDeviceCommand(i, eFlashCommandCodes::Reset, 1);
 8000db2:	8ab9      	ldrh	r1, [r7, #20]
 8000db4:	2300      	movs	r3, #0
 8000db6:	9306      	str	r3, [sp, #24]
 8000db8:	2300      	movs	r3, #0
 8000dba:	9305      	str	r3, [sp, #20]
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	9304      	str	r3, [sp, #16]
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	9303      	str	r3, [sp, #12]
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	9302      	str	r3, [sp, #8]
 8000dc8:	2300      	movs	r3, #0
 8000dca:	9301      	str	r3, [sp, #4]
 8000dcc:	2300      	movs	r3, #0
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	2299      	movs	r2, #153	@ 0x99
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f000 f9a6 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d173      	bne.n	8000ecc <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x240>
		vTaskDelay(pdMS_TO_TICKS(1));
 8000de4:	2001      	movs	r0, #1
 8000de6:	f00f ff0d 	bl	8010c04 <vTaskDelay>
		res = sendDeviceCommand(i, eFlashCommandCodes::ManufactuereDeviceId, 6);
 8000dea:	8ab9      	ldrh	r1, [r7, #20]
 8000dec:	2300      	movs	r3, #0
 8000dee:	9306      	str	r3, [sp, #24]
 8000df0:	2300      	movs	r3, #0
 8000df2:	9305      	str	r3, [sp, #20]
 8000df4:	2300      	movs	r3, #0
 8000df6:	9304      	str	r3, [sp, #16]
 8000df8:	2300      	movs	r3, #0
 8000dfa:	9303      	str	r3, [sp, #12]
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	9302      	str	r3, [sp, #8]
 8000e00:	2300      	movs	r3, #0
 8000e02:	9301      	str	r3, [sp, #4]
 8000e04:	2300      	movs	r3, #0
 8000e06:	9300      	str	r3, [sp, #0]
 8000e08:	2306      	movs	r3, #6
 8000e0a:	2290      	movs	r2, #144	@ 0x90
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f000 f98a 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000e12:	4603      	mov	r3, r0
 8000e14:	73fb      	strb	r3, [r7, #15]
		if ((res != HAL_OK) ||
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d159      	bne.n	8000ed0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	7b5b      	ldrb	r3, [r3, #13]
		if ((res != HAL_OK) ||
 8000e20:	2bef      	cmp	r3, #239	@ 0xef
 8000e22:	d103      	bne.n	8000e2c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1a0>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	7b9b      	ldrb	r3, [r3, #14]
 8000e28:	2b15      	cmp	r3, #21
 8000e2a:	d007      	beq.n	8000e3c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1b0>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	7b5b      	ldrb	r3, [r3, #13]
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000e30:	2bef      	cmp	r3, #239	@ 0xef
 8000e32:	d14d      	bne.n	8000ed0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	7b9b      	ldrb	r3, [r3, #14]
 8000e38:	2b17      	cmp	r3, #23
 8000e3a:	d149      	bne.n	8000ed0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
			goto error;
		uint32_t capacity = 8 * 1024 * 1024;
 8000e3c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000e40:	613b      	str	r3, [r7, #16]
		if (mInBuffer[5] == 0x17)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	7b9b      	ldrb	r3, [r3, #14]
 8000e46:	2b17      	cmp	r3, #23
 8000e48:	d102      	bne.n	8000e50 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1c4>
			capacity = 16 * 1024 * 1024;
 8000e4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e4e:	613b      	str	r3, [r7, #16]
		if ((i > 0) && (capacity != mDeviceCapacity))
 8000e50:	8abb      	ldrh	r3, [r7, #20]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d004      	beq.n	8000e60 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1d4>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d139      	bne.n	8000ed4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x248>
			goto error;
		mDeviceCapacity = capacity;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	615a      	str	r2, [r3, #20]
		if (res != HAL_OK) goto error;
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d135      	bne.n	8000ed8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x24c>
		res = readStatusRegisters(i);
 8000e6c:	8abb      	ldrh	r3, [r7, #20]
 8000e6e:	4619      	mov	r1, r3
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f000 f9c7 	bl	8001204 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 8000e76:	4603      	mov	r3, r0
 8000e78:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d12d      	bne.n	8000edc <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x250>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000e80:	8abb      	ldrh	r3, [r7, #20]
 8000e82:	3301      	adds	r3, #1
 8000e84:	82bb      	strh	r3, [r7, #20]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	881b      	ldrh	r3, [r3, #0]
 8000e8c:	8aba      	ldrh	r2, [r7, #20]
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	f4ff af5b 	bcc.w	8000d4a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0xbe>
	}

	// Index 1 word above the upper limit, this is used for index error checking
	mErrorIndex = (mDeviceCapacity * mInitDataPtr->noOfDevices) / 4;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	695b      	ldr	r3, [r3, #20]
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	6852      	ldr	r2, [r2, #4]
 8000e9c:	8812      	ldrh	r2, [r2, #0]
 8000e9e:	fb02 f303 	mul.w	r3, r2, r3
 8000ea2:	089a      	lsrs	r2, r3, #2
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	619a      	str	r2, [r3, #24]

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f000 fa1e 	bl	80012ec <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	64da      	str	r2, [r3, #76]	@ 0x4c

	// On success
	mDriverReady = true;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	721a      	strb	r2, [r3, #8]
	return;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	e010      	b.n	8000ee6 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x25a>
		if (res != HAL_OK) goto error;
 8000ec4:	bf00      	nop
 8000ec6:	e00a      	b.n	8000ede <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000ec8:	bf00      	nop
 8000eca:	e008      	b.n	8000ede <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000ecc:	bf00      	nop
 8000ece:	e006      	b.n	8000ede <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8000ed0:	bf00      	nop
 8000ed2:	e004      	b.n	8000ede <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8000ed4:	bf00      	nop
 8000ed6:	e002      	b.n	8000ede <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000ed8:	bf00      	nop
 8000eda:	e000      	b.n	8000ede <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000edc:	bf00      	nop

	// On failure
	error:
	mDriverReady = false;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	721a      	strb	r2, [r3, #8]
	return;
 8000ee4:	687b      	ldr	r3, [r7, #4]

}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	08018064 	.word	0x08018064

08000ef4 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>:
// ToDo fill this in...
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
bool W25Qxx_Driver::checkForCacheChange()
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]

	if ( ( mPreviousWordOffset != 0xffffffff ) &&
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f04:	d036      	beq.n	8000f74 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
		 ( mSectorCache[mPreviousWordOffset] != mPreviousValue ) )
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000f84 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8000f0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	if ( ( mPreviousWordOffset != 0xffffffff ) &&
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d02d      	beq.n	8000f74 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
	{

		// Set corresponding dirty flags
		mSectorCacheDirty = true;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		uint32_t pageNo = ( mPreviousWordOffset * 4 ) / cFlashPageSizeBytes;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	0a1b      	lsrs	r3, r3, #8
 8000f28:	60fb      	str	r3, [r7, #12]
		mPageCacheDirty [ pageNo ] = true;
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4413      	add	r3, r2
 8000f30:	3332      	adds	r3, #50	@ 0x32
 8000f32:	2201      	movs	r2, #1
 8000f34:	701a      	strb	r2, [r3, #0]

		// Do we have to erase the complete sector
		// This has to be done when a 0 bit in flash is changed to a logical 1
		mSectorEraseRequired |= ~mPreviousValue & mSectorCache [ mPreviousWordOffset ];
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f42:	43da      	mvns	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f48:	490e      	ldr	r1, [pc, #56]	@ (8000f84 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8000f4a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	4303      	orrs	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	bf14      	ite	ne
 8000f56:	2301      	movne	r3, #1
 8000f58:	2300      	moveq	r3, #0
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

		// Update previous value and report change
		mPreviousValue = mSectorCache [ mPreviousWordOffset ];
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f66:	4a07      	ldr	r2, [pc, #28]	@ (8000f84 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8000f68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	649a      	str	r2, [r3, #72]	@ 0x48
		return true;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e000      	b.n	8000f76 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x82>

	}
	else
		return false;
 8000f74:	2300      	movs	r3, #0

}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3714      	adds	r7, #20
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	2400020c 	.word	0x2400020c

08000f88 <_ZN12CasualNoises13W25Qxx_DriverixEm>:
//	a 32 bit word index
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
uint32_t& W25Qxx_Driver::operator[] ( uint32_t index )
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]

	// Some useful values
	uint32_t byteIndex  = index * 4;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	617b      	str	r3, [r7, #20]
	uint32_t sectorNo   = byteIndex / cFlashSectorSizeBytes;
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	0b1b      	lsrs	r3, r3, #12
 8000f9c:	613b      	str	r3, [r7, #16]
	uint32_t byteOffset = byteIndex - (sectorNo * cFlashSectorSizeBytes);
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	031b      	lsls	r3, r3, #12
 8000fa2:	697a      	ldr	r2, [r7, #20]
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	60fb      	str	r3, [r7, #12]
	uint32_t wordOffset = byteOffset / 4;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	089b      	lsrs	r3, r3, #2
 8000fac:	60bb      	str	r3, [r7, #8]

	// Valid index?
	if ( index >= mErrorIndex )
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	683a      	ldr	r2, [r7, #0]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d306      	bcc.n	8000fc6 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x3e>
	{
		mOutOfRangeDetected = true;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2201      	movs	r2, #1
 8000fbc:	f883 2020 	strb.w	r2, [r3, #32]
		return mOutOfRangeWord;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	331c      	adds	r3, #28
 8000fc4:	e02d      	b.n	8001022 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9a>
	}

	// Access to the same location?
	if ( ( wordOffset == mPreviousWordOffset ) &&
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fca:	68ba      	ldr	r2, [r7, #8]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d109      	bne.n	8000fe4 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
		 ( sectorNo   == mCurrentSectorNo ) )
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	if ( ( wordOffset == mPreviousWordOffset ) &&
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d104      	bne.n	8000fe4 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
	{
		return mSectorCache[wordOffset];
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	4a13      	ldr	r2, [pc, #76]	@ (800102c <_ZN12CasualNoises13W25Qxx_DriverixEm+0xa4>)
 8000fe0:	4413      	add	r3, r2
 8000fe2:	e01e      	b.n	8001022 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9a>
	}

	// Did previous location change?
	checkForCacheChange ();
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff ff85 	bl	8000ef4 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>

	// Have to change sector?
	if ( sectorNo != mCurrentSectorNo )
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d008      	beq.n	8001006 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x7e>
	{
		flushSectorCache ();												// ToDo 12/01/2026 does this help???
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f000 fa29 	bl	800144c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>
		fastSectorRead ( sectorNo * cFlashSectorSizeBytes );
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	031b      	lsls	r3, r3, #12
 8000ffe:	4619      	mov	r1, r3
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 f973 	bl	80012ec <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
	}

	// Remember this access and return reference
	mPreviousWordOffset = wordOffset;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	645a      	str	r2, [r3, #68]	@ 0x44
	mPreviousValue 		= mSectorCache [ wordOffset ];
 800100c:	4a07      	ldr	r2, [pc, #28]	@ (800102c <_ZN12CasualNoises13W25Qxx_DriverixEm+0xa4>)
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	649a      	str	r2, [r3, #72]	@ 0x48
	return mSectorCache [ mPreviousWordOffset ];
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	4a03      	ldr	r2, [pc, #12]	@ (800102c <_ZN12CasualNoises13W25Qxx_DriverixEm+0xa4>)
 8001020:	4413      	add	r3, r2

}
 8001022:	4618      	mov	r0, r3
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	2400020c 	.word	0x2400020c

08001030 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv>:
// Erase all flash devices
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::eraseAllDevices()
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08c      	sub	sp, #48	@ 0x30
 8001034:	af08      	add	r7, sp, #32
 8001036:	6078      	str	r0, [r7, #4]

	// Erase devices one by one
	HAL_StatusTypeDef res;
	for ( uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo )
 8001038:	2300      	movs	r3, #0
 800103a:	81bb      	strh	r3, [r7, #12]
 800103c:	e057      	b.n	80010ee <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xbe>
	{

		// Erase a single device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 800103e:	89b9      	ldrh	r1, [r7, #12]
 8001040:	2300      	movs	r3, #0
 8001042:	9306      	str	r3, [sp, #24]
 8001044:	2300      	movs	r3, #0
 8001046:	9305      	str	r3, [sp, #20]
 8001048:	2300      	movs	r3, #0
 800104a:	9304      	str	r3, [sp, #16]
 800104c:	2300      	movs	r3, #0
 800104e:	9303      	str	r3, [sp, #12]
 8001050:	2300      	movs	r3, #0
 8001052:	9302      	str	r3, [sp, #8]
 8001054:	2300      	movs	r3, #0
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	2300      	movs	r3, #0
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2301      	movs	r3, #1
 800105e:	2206      	movs	r2, #6
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f000 f860 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001066:	4603      	mov	r3, r0
 8001068:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d14e      	bne.n	800110e <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xde>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ChipErase, 1);
 8001070:	89b9      	ldrh	r1, [r7, #12]
 8001072:	2300      	movs	r3, #0
 8001074:	9306      	str	r3, [sp, #24]
 8001076:	2300      	movs	r3, #0
 8001078:	9305      	str	r3, [sp, #20]
 800107a:	2300      	movs	r3, #0
 800107c:	9304      	str	r3, [sp, #16]
 800107e:	2300      	movs	r3, #0
 8001080:	9303      	str	r3, [sp, #12]
 8001082:	2300      	movs	r3, #0
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	2300      	movs	r3, #0
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	2300      	movs	r3, #0
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2301      	movs	r3, #1
 8001090:	22c7      	movs	r2, #199	@ 0xc7
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f000 f847 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001098:	4603      	mov	r3, r0
 800109a:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d137      	bne.n	8001112 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe2>
		res = waitUntilDeviceReady(deviceNo);
 80010a2:	89bb      	ldrh	r3, [r7, #12]
 80010a4:	4619      	mov	r1, r3
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f000 f8fa 	bl	80012a0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d12f      	bne.n	8001116 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe6>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 80010b6:	89b9      	ldrh	r1, [r7, #12]
 80010b8:	2300      	movs	r3, #0
 80010ba:	9306      	str	r3, [sp, #24]
 80010bc:	2300      	movs	r3, #0
 80010be:	9305      	str	r3, [sp, #20]
 80010c0:	2300      	movs	r3, #0
 80010c2:	9304      	str	r3, [sp, #16]
 80010c4:	2300      	movs	r3, #0
 80010c6:	9303      	str	r3, [sp, #12]
 80010c8:	2300      	movs	r3, #0
 80010ca:	9302      	str	r3, [sp, #8]
 80010cc:	2300      	movs	r3, #0
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	2300      	movs	r3, #0
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	2301      	movs	r3, #1
 80010d6:	2204      	movs	r2, #4
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f000 f824 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80010de:	4603      	mov	r3, r0
 80010e0:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d118      	bne.n	800111a <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xea>
	for ( uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo )
 80010e8:	89bb      	ldrh	r3, [r7, #12]
 80010ea:	3301      	adds	r3, #1
 80010ec:	81bb      	strh	r3, [r7, #12]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	89ba      	ldrh	r2, [r7, #12]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d3a1      	bcc.n	800103e <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe>

	}

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 80010fa:	2100      	movs	r1, #0
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f000 f8f5 	bl	80012ec <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8001102:	4603      	mov	r3, r0
 8001104:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2200      	movs	r2, #0
 800110a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800110c:	e006      	b.n	800111c <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 800110e:	bf00      	nop
 8001110:	e004      	b.n	800111c <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8001112:	bf00      	nop
 8001114:	e002      	b.n	800111c <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8001116:	bf00      	nop
 8001118:	e000      	b.n	800111c <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 800111a:	bf00      	nop

	error:
	return res;
 800111c:	7bfb      	ldrb	r3, [r7, #15]

}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::sendDeviceCommand(uint16_t deviceNo, eFlashCommandCodes commandCode, uint8_t length,
		uint8_t byte_1, uint8_t byte_2, uint8_t byte_3, uint8_t byte_4, uint8_t byte_5, uint8_t byte_6, uint8_t byte_7)
{
 8001126:	b590      	push	{r4, r7, lr}
 8001128:	b08b      	sub	sp, #44	@ 0x2c
 800112a:	af02      	add	r7, sp, #8
 800112c:	60f8      	str	r0, [r7, #12]
 800112e:	607a      	str	r2, [r7, #4]
 8001130:	461a      	mov	r2, r3
 8001132:	460b      	mov	r3, r1
 8001134:	817b      	strh	r3, [r7, #10]
 8001136:	4613      	mov	r3, r2
 8001138:	727b      	strb	r3, [r7, #9]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	685a      	ldr	r2, [r3, #4]
 800113e:	897b      	ldrh	r3, [r7, #10]
 8001140:	3310      	adds	r3, #16
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	4413      	add	r3, r2
 8001146:	889b      	ldrh	r3, [r3, #4]
 8001148:	83bb      	strh	r3, [r7, #28]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	685a      	ldr	r2, [r3, #4]
 800114e:	897b      	ldrh	r3, [r7, #10]
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	4413      	add	r3, r2
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	8bb9      	ldrh	r1, [r7, #28]
 8001158:	2201      	movs	r2, #1
 800115a:	4618      	mov	r0, r3
 800115c:	f008 fb4a 	bl	80097f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	685a      	ldr	r2, [r3, #4]
 8001164:	897b      	ldrh	r3, [r7, #10]
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	4413      	add	r3, r2
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	8bb9      	ldrh	r1, [r7, #28]
 800116e:	2200      	movs	r2, #0
 8001170:	4618      	mov	r0, r3
 8001172:	f008 fb3f 	bl	80097f4 <HAL_GPIO_WritePin>

	// Fill output buffer with command code and clear input buffer
	uint8_t outBuffer[cCommandBufferSize];		   // Data to send
	outBuffer[0] = (uint8_t)commandCode;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	b2db      	uxtb	r3, r3
 800117a:	743b      	strb	r3, [r7, #16]
	outBuffer[1] = byte_1;
 800117c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001180:	747b      	strb	r3, [r7, #17]
	outBuffer[2] = byte_2;
 8001182:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001186:	74bb      	strb	r3, [r7, #18]
	outBuffer[3] = byte_3;
 8001188:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800118c:	74fb      	strb	r3, [r7, #19]
	outBuffer[4] = byte_4;
 800118e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001192:	753b      	strb	r3, [r7, #20]
	outBuffer[5] = byte_5;
 8001194:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001198:	757b      	strb	r3, [r7, #21]
	outBuffer[6] = byte_6;
 800119a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800119e:	75bb      	strb	r3, [r7, #22]
	outBuffer[7] = byte_7;
 80011a0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80011a4:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 80011a6:	2300      	movs	r3, #0
 80011a8:	77fb      	strb	r3, [r7, #31]
 80011aa:	e007      	b.n	80011bc <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x96>
		mInBuffer[i]  = 0x00;
 80011ac:	7ffb      	ldrb	r3, [r7, #31]
 80011ae:	68fa      	ldr	r2, [r7, #12]
 80011b0:	4413      	add	r3, r2
 80011b2:	2200      	movs	r2, #0
 80011b4:	725a      	strb	r2, [r3, #9]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 80011b6:	7ffb      	ldrb	r3, [r7, #31]
 80011b8:	3301      	adds	r3, #1
 80011ba:	77fb      	strb	r3, [r7, #31]
 80011bc:	7ffb      	ldrb	r3, [r7, #31]
 80011be:	2b07      	cmp	r3, #7
 80011c0:	d9f4      	bls.n	80011ac <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x86>

	// Handle the command to the device and receive the response
	HAL_StatusTypeDef res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, outBuffer, mInBuffer, length, HAL_MAX_DELAY);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f103 0209 	add.w	r2, r3, #9
 80011ce:	7a7b      	ldrb	r3, [r7, #9]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	f107 0110 	add.w	r1, r7, #16
 80011d6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80011da:	9400      	str	r4, [sp, #0]
 80011dc:	f00c f96a 	bl	800d4b4 <HAL_SPI_TransmitReceive>
 80011e0:	4603      	mov	r3, r0
 80011e2:	76fb      	strb	r3, [r7, #27]

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	685a      	ldr	r2, [r3, #4]
 80011e8:	897b      	ldrh	r3, [r7, #10]
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	8bb9      	ldrh	r1, [r7, #28]
 80011f2:	2201      	movs	r2, #1
 80011f4:	4618      	mov	r0, r3
 80011f6:	f008 fafd 	bl	80097f4 <HAL_GPIO_WritePin>

	return res;
 80011fa:	7efb      	ldrb	r3, [r7, #27]

}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3724      	adds	r7, #36	@ 0x24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd90      	pop	{r4, r7, pc}

08001204 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>:
// Read status registers for a given device into mStatusRegisters
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::readStatusRegisters(uint16_t deviceNo)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08c      	sub	sp, #48	@ 0x30
 8001208:	af08      	add	r7, sp, #32
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister1, 2);
 8001210:	8879      	ldrh	r1, [r7, #2]
 8001212:	2300      	movs	r3, #0
 8001214:	9306      	str	r3, [sp, #24]
 8001216:	2300      	movs	r3, #0
 8001218:	9305      	str	r3, [sp, #20]
 800121a:	2300      	movs	r3, #0
 800121c:	9304      	str	r3, [sp, #16]
 800121e:	2300      	movs	r3, #0
 8001220:	9303      	str	r3, [sp, #12]
 8001222:	2300      	movs	r3, #0
 8001224:	9302      	str	r3, [sp, #8]
 8001226:	2300      	movs	r3, #0
 8001228:	9301      	str	r3, [sp, #4]
 800122a:	2300      	movs	r3, #0
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	2302      	movs	r3, #2
 8001230:	2205      	movs	r2, #5
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ff77 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001238:	4603      	mov	r3, r0
 800123a:	73fb      	strb	r3, [r7, #15]
	if (res != HAL_OK)
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x42>
		return res;
 8001242:	7bfb      	ldrb	r3, [r7, #15]
 8001244:	e028      	b.n	8001298 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x94>
	mStatusRegisters[deviceNo].sStatisBits_S7_S0 = mInBuffer[1];
 8001246:	887b      	ldrh	r3, [r7, #2]
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	7a91      	ldrb	r1, [r2, #10]
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	3310      	adds	r3, #16
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	4413      	add	r3, r2
 8001254:	460a      	mov	r2, r1
 8001256:	705a      	strb	r2, [r3, #1]
	res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister2, 2);
 8001258:	8879      	ldrh	r1, [r7, #2]
 800125a:	2300      	movs	r3, #0
 800125c:	9306      	str	r3, [sp, #24]
 800125e:	2300      	movs	r3, #0
 8001260:	9305      	str	r3, [sp, #20]
 8001262:	2300      	movs	r3, #0
 8001264:	9304      	str	r3, [sp, #16]
 8001266:	2300      	movs	r3, #0
 8001268:	9303      	str	r3, [sp, #12]
 800126a:	2300      	movs	r3, #0
 800126c:	9302      	str	r3, [sp, #8]
 800126e:	2300      	movs	r3, #0
 8001270:	9301      	str	r3, [sp, #4]
 8001272:	2300      	movs	r3, #0
 8001274:	9300      	str	r3, [sp, #0]
 8001276:	2302      	movs	r3, #2
 8001278:	2235      	movs	r2, #53	@ 0x35
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff ff53 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001280:	4603      	mov	r3, r0
 8001282:	73fb      	strb	r3, [r7, #15]
	mStatusRegisters[deviceNo].sStatisBits_S15_S8 = mInBuffer[1];
 8001284:	887b      	ldrh	r3, [r7, #2]
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	7a91      	ldrb	r1, [r2, #10]
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	3310      	adds	r3, #16
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	4413      	add	r3, r2
 8001292:	460a      	mov	r2, r1
 8001294:	709a      	strb	r2, [r3, #2]
	return res;
 8001296:	7bfb      	ldrb	r3, [r7, #15]
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>:
// Performs a busy form of waiting!
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::waitUntilDeviceReady ( uint16_t deviceNo )
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = HAL_OK;
 80012ac:	2300      	movs	r3, #0
 80012ae:	73fb      	strb	r3, [r7, #15]
	while (true)
	{
		res = readStatusRegisters ( deviceNo );
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	4619      	mov	r1, r3
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff ffa5 	bl	8001204 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 80012ba:	4603      	mov	r3, r0
 80012bc:	73fb      	strb	r3, [r7, #15]
		if ( ( res != HAL_OK ) || ( ( mStatusRegisters[deviceNo].sStatisBits_S7_S0 & 0x01 ) == 0 ) )
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10d      	bne.n	80012e0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
 80012c4:	887b      	ldrh	r3, [r7, #2]
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	3310      	adds	r3, #16
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	4413      	add	r3, r2
 80012ce:	785b      	ldrb	r3, [r3, #1]
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
			break;
		osDelay ( pdMS_TO_TICKS ( 200 ) );
 80012d8:	20c8      	movs	r0, #200	@ 0xc8
 80012da:	f00e fae3 	bl	800f8a4 <osDelay>
		res = readStatusRegisters ( deviceNo );
 80012de:	e7e7      	b.n	80012b0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x10>
	}
	return res;
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
// address holds the address of the first byte of the sector, must be 4 KB aligned
HAL_StatusTypeDef W25Qxx_Driver::fastSectorRead(uint32_t address)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08a      	sub	sp, #40	@ 0x28
 80012f0:	af02      	add	r7, sp, #8
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]

	// Flush the cache if it is dirty (even if the same sector is requested as the one in cache)
	if (mSectorCacheDirty)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d002      	beq.n	8001306 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x1a>
	{
		flushSectorCache();
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f000 f8a3 	bl	800144c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>
	}

	// Get the device no from the address
	uint32_t deviceNo = address / mDeviceCapacity;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	683a      	ldr	r2, [r7, #0]
 800130c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001310:	61bb      	str	r3, [r7, #24]
	uint32_t startAddress = address - (deviceNo * mDeviceCapacity);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	fb02 f303 	mul.w	r3, r2, r3
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	617b      	str	r3, [r7, #20]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	3310      	adds	r3, #16
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	4413      	add	r3, r2
 800132e:	889b      	ldrh	r3, [r3, #4]
 8001330:	827b      	strh	r3, [r7, #18]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	4413      	add	r3, r2
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	8a79      	ldrh	r1, [r7, #18]
 8001340:	2201      	movs	r2, #1
 8001342:	4618      	mov	r0, r3
 8001344:	f008 fa56 	bl	80097f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685a      	ldr	r2, [r3, #4]
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	8a79      	ldrh	r1, [r7, #18]
 8001356:	2200      	movs	r2, #0
 8001358:	4618      	mov	r0, r3
 800135a:	f008 fa4b 	bl	80097f4 <HAL_GPIO_WritePin>

	// Send a fast read command with the desired address
	uint8_t commandBuffer[4];
	commandBuffer[0] = (uint8_t)eFlashCommandCodes::FastReadData;
 800135e:	230b      	movs	r3, #11
 8001360:	733b      	strb	r3, [r7, #12]
	commandBuffer[1] = startAddress >> 16;
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	0c1b      	lsrs	r3, r3, #16
 8001366:	b2db      	uxtb	r3, r3
 8001368:	737b      	strb	r3, [r7, #13]
	commandBuffer[2] = startAddress >> 8;
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	0a1b      	lsrs	r3, r3, #8
 800136e:	b2db      	uxtb	r3, r3
 8001370:	73bb      	strb	r3, [r7, #14]
	commandBuffer[3] = startAddress;
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	b2db      	uxtb	r3, r3
 8001376:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f103 0209 	add.w	r2, r3, #9
 8001384:	f107 010c 	add.w	r1, r7, #12
 8001388:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	2304      	movs	r3, #4
 8001390:	f00c f890 	bl	800d4b4 <HAL_SPI_TransmitReceive>
 8001394:	4603      	mov	r3, r0
 8001396:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8001398:	7ffb      	ldrb	r3, [r7, #31]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d13f      	bne.n	800141e <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x132>

	// Send dummy 1 dummy byte (8 clock cycles) to set-up the device
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 1, HAL_MAX_DELAY);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f103 0209 	add.w	r2, r3, #9
 80013aa:	f107 010c 	add.w	r1, r7, #12
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	2301      	movs	r3, #1
 80013b6:	f00c f87d 	bl	800d4b4 <HAL_SPI_TransmitReceive>
 80013ba:	4603      	mov	r3, r0
 80013bc:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 80013be:	7ffb      	ldrb	r3, [r7, #31]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d12e      	bne.n	8001422 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x136>

	// Read the sector data
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, (uint8_t *)mSectorCache, (uint8_t *)mSectorCache, cFlashSectorSizeBytes, HAL_MAX_DELAY);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001448 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 80013d6:	491c      	ldr	r1, [pc, #112]	@ (8001448 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 80013d8:	f00c f86c 	bl	800d4b4 <HAL_SPI_TransmitReceive>
 80013dc:	4603      	mov	r3, r0
 80013de:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 80013e0:	7ffb      	ldrb	r3, [r7, #31]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d11f      	bne.n	8001426 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13a>

	// Cache is clean now
	mSectorCacheDirty = false;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 80013ee:	2300      	movs	r3, #0
 80013f0:	83bb      	strh	r3, [r7, #28]
 80013f2:	e008      	b.n	8001406 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x11a>
		mPageCacheDirty[i] = false;
 80013f4:	8bbb      	ldrh	r3, [r7, #28]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 8001400:	8bbb      	ldrh	r3, [r7, #28]
 8001402:	3301      	adds	r3, #1
 8001404:	83bb      	strh	r3, [r7, #28]
 8001406:	8bbb      	ldrh	r3, [r7, #28]
 8001408:	2b0f      	cmp	r3, #15
 800140a:	d9f3      	bls.n	80013f4 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x108>
	mSectorEraseRequired = false;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	mCurrentSectorNo = address / cFlashSectorSizeBytes;
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	0b1a      	lsrs	r2, r3, #12
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800141c:	e004      	b.n	8001428 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 800141e:	bf00      	nop
 8001420:	e002      	b.n	8001428 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8001422:	bf00      	nop
 8001424:	e000      	b.n	8001428 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8001426:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685a      	ldr	r2, [r3, #4]
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4413      	add	r3, r2
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	8a79      	ldrh	r1, [r7, #18]
 8001436:	2201      	movs	r2, #1
 8001438:	4618      	mov	r0, r3
 800143a:	f008 f9db 	bl	80097f4 <HAL_GPIO_WritePin>

	return res;
 800143e:	7ffb      	ldrb	r3, [r7, #31]

}
 8001440:	4618      	mov	r0, r3
 8001442:	3720      	adds	r7, #32
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	2400020c 	.word	0x2400020c

0800144c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>:
// Write the contents of the cache to the flash device
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::flushSectorCache()
{
 800144c:	b590      	push	{r4, r7, lr}
 800144e:	b097      	sub	sp, #92	@ 0x5c
 8001450:	af08      	add	r7, sp, #32
 8001452:	6078      	str	r0, [r7, #4]

	// Only do this when the cache is dirty
	checkForCacheChange ();
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff fd4d 	bl	8000ef4 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>
	if ( ! mSectorCacheDirty )
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001460:	f083 0301 	eor.w	r3, r3, #1
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x22>
		return HAL_OK;
 800146a:	2300      	movs	r3, #0
 800146c:	e176      	b.n	800175c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x310>

	// Get the device no from the current sector no & sector no in device
	uint32_t noOfSectors = mDeviceCapacity / cFlashSectorSizeBytes;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	0b1b      	lsrs	r3, r3, #12
 8001474:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t deviceNo    = mCurrentSectorNo / noOfSectors;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800147a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800147c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001480:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t sectorNo	 = mCurrentSectorNo - (deviceNo * noOfSectors);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001488:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800148a:	fb01 f303 	mul.w	r3, r1, r3
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24

	// Erase sector if required
	HAL_StatusTypeDef res;
	uint16_t deviceSelectPin = 0xffff;
 8001492:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001496:	847b      	strh	r3, [r7, #34]	@ 0x22
	if ( mSectorEraseRequired )
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d06d      	beq.n	800157e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x132>
	{

		// Enable write on device
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::WriteEnable, 1 );
 80014a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014a4:	b299      	uxth	r1, r3
 80014a6:	2300      	movs	r3, #0
 80014a8:	9306      	str	r3, [sp, #24]
 80014aa:	2300      	movs	r3, #0
 80014ac:	9305      	str	r3, [sp, #20]
 80014ae:	2300      	movs	r3, #0
 80014b0:	9304      	str	r3, [sp, #16]
 80014b2:	2300      	movs	r3, #0
 80014b4:	9303      	str	r3, [sp, #12]
 80014b6:	2300      	movs	r3, #0
 80014b8:	9302      	str	r3, [sp, #8]
 80014ba:	2300      	movs	r3, #0
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	2300      	movs	r3, #0
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2301      	movs	r3, #1
 80014c4:	2206      	movs	r2, #6
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff fe2d 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80014cc:	4603      	mov	r3, r0
 80014ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 80014d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f040 811f 	bne.w	800171a <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ce>

		// Start sector erase
		uint32_t startAddress = sectorNo * cFlashSectorSizeBytes;
 80014dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014de:	031b      	lsls	r3, r3, #12
 80014e0:	61fb      	str	r3, [r7, #28]
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::SectorErase, 4,
 80014e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014e4:	b298      	uxth	r0, r3
				startAddress >> 16, startAddress >> 8, startAddress) ;
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	0c1b      	lsrs	r3, r3, #16
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::SectorErase, 4,
 80014ea:	b2db      	uxtb	r3, r3
				startAddress >> 16, startAddress >> 8, startAddress) ;
 80014ec:	69fa      	ldr	r2, [r7, #28]
 80014ee:	0a12      	lsrs	r2, r2, #8
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::SectorErase, 4,
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	69f9      	ldr	r1, [r7, #28]
 80014f4:	b2c9      	uxtb	r1, r1
 80014f6:	2400      	movs	r4, #0
 80014f8:	9406      	str	r4, [sp, #24]
 80014fa:	2400      	movs	r4, #0
 80014fc:	9405      	str	r4, [sp, #20]
 80014fe:	2400      	movs	r4, #0
 8001500:	9404      	str	r4, [sp, #16]
 8001502:	2400      	movs	r4, #0
 8001504:	9403      	str	r4, [sp, #12]
 8001506:	9102      	str	r1, [sp, #8]
 8001508:	9201      	str	r2, [sp, #4]
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	2304      	movs	r3, #4
 800150e:	2220      	movs	r2, #32
 8001510:	4601      	mov	r1, r0
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7ff fe07 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001518:	4603      	mov	r3, r0
 800151a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 800151e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001522:	2b00      	cmp	r3, #0
 8001524:	f040 80fb 	bne.w	800171e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2d2>

		// Wait until the device is ready
		res = waitUntilDeviceReady ( deviceNo );
 8001528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152a:	b29b      	uxth	r3, r3
 800152c:	4619      	mov	r1, r3
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff feb6 	bl	80012a0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 8001534:	4603      	mov	r3, r0
 8001536:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 800153a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800153e:	2b00      	cmp	r3, #0
 8001540:	f040 80ef 	bne.w	8001722 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2d6>

		// Disable write on device
		res = sendDeviceCommand ( deviceNo, eFlashCommandCodes::WriteDisable, 1 );
 8001544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001546:	b299      	uxth	r1, r3
 8001548:	2300      	movs	r3, #0
 800154a:	9306      	str	r3, [sp, #24]
 800154c:	2300      	movs	r3, #0
 800154e:	9305      	str	r3, [sp, #20]
 8001550:	2300      	movs	r3, #0
 8001552:	9304      	str	r3, [sp, #16]
 8001554:	2300      	movs	r3, #0
 8001556:	9303      	str	r3, [sp, #12]
 8001558:	2300      	movs	r3, #0
 800155a:	9302      	str	r3, [sp, #8]
 800155c:	2300      	movs	r3, #0
 800155e:	9301      	str	r3, [sp, #4]
 8001560:	2300      	movs	r3, #0
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2301      	movs	r3, #1
 8001566:	2204      	movs	r2, #4
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff fddc 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800156e:	4603      	mov	r3, r0
 8001570:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 8001574:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001578:	2b00      	cmp	r3, #0
 800157a:	f040 80d4 	bne.w	8001726 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2da>

	}

	// Write current sector to flash page after page
	for ( uint32_t pageNo = 0; pageNo < cNoOfPagesInSector; ++pageNo )
 800157e:	2300      	movs	r3, #0
 8001580:	633b      	str	r3, [r7, #48]	@ 0x30
 8001582:	e0ba      	b.n	80016fa <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ae>
	{

		// Have to write this page?
		if ( mSectorEraseRequired || mPageCacheDirty[pageNo] )
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800158a:	2b00      	cmp	r3, #0
 800158c:	d107      	bne.n	800159e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x152>
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001592:	4413      	add	r3, r2
 8001594:	3332      	adds	r3, #50	@ 0x32
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	f000 80ab 	beq.w	80016f4 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2a8>
		{

			// Enable write on device
			res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 800159e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015a0:	b299      	uxth	r1, r3
 80015a2:	2300      	movs	r3, #0
 80015a4:	9306      	str	r3, [sp, #24]
 80015a6:	2300      	movs	r3, #0
 80015a8:	9305      	str	r3, [sp, #20]
 80015aa:	2300      	movs	r3, #0
 80015ac:	9304      	str	r3, [sp, #16]
 80015ae:	2300      	movs	r3, #0
 80015b0:	9303      	str	r3, [sp, #12]
 80015b2:	2300      	movs	r3, #0
 80015b4:	9302      	str	r3, [sp, #8]
 80015b6:	2300      	movs	r3, #0
 80015b8:	9301      	str	r3, [sp, #4]
 80015ba:	2300      	movs	r3, #0
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	2301      	movs	r3, #1
 80015c0:	2206      	movs	r2, #6
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff fdaf 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80015c8:	4603      	mov	r3, r0
 80015ca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 80015ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	f040 80a9 	bne.w	800172a <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2de>

			// Set chip select low (make sure it toggles)
			uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015de:	3310      	adds	r3, #16
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	889b      	ldrh	r3, [r3, #4]
 80015e6:	837b      	strh	r3, [r7, #26]
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685a      	ldr	r2, [r3, #4]
 80015ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	8b79      	ldrh	r1, [r7, #26]
 80015f6:	2201      	movs	r2, #1
 80015f8:	4618      	mov	r0, r3
 80015fa:	f008 f8fb 	bl	80097f4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685a      	ldr	r2, [r3, #4]
 8001602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	8b79      	ldrh	r1, [r7, #26]
 800160c:	2200      	movs	r2, #0
 800160e:	4618      	mov	r0, r3
 8001610:	f008 f8f0 	bl	80097f4 <HAL_GPIO_WritePin>

			// Send destination address to the flash device
			uint32_t destAddress = (sectorNo * cFlashSectorSizeBytes) + (pageNo * cFlashPageSizeBytes);
 8001614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001616:	011a      	lsls	r2, r3, #4
 8001618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800161a:	4413      	add	r3, r2
 800161c:	021b      	lsls	r3, r3, #8
 800161e:	617b      	str	r3, [r7, #20]
			uint8_t commandBuffer[4];
			commandBuffer[0] = (uint8_t)eFlashCommandCodes::PageProgram;
 8001620:	2302      	movs	r3, #2
 8001622:	733b      	strb	r3, [r7, #12]
			commandBuffer[1] = destAddress >> 16;
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	0c1b      	lsrs	r3, r3, #16
 8001628:	b2db      	uxtb	r3, r3
 800162a:	737b      	strb	r3, [r7, #13]
			commandBuffer[2] = destAddress >> 8;
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	0a1b      	lsrs	r3, r3, #8
 8001630:	b2db      	uxtb	r3, r3
 8001632:	73bb      	strb	r3, [r7, #14]
			commandBuffer[3] = destAddress;
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	b2db      	uxtb	r3, r3
 8001638:	73fb      	strb	r3, [r7, #15]
			res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f103 0209 	add.w	r2, r3, #9
 8001646:	f107 010c 	add.w	r1, r7, #12
 800164a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2304      	movs	r3, #4
 8001652:	f00b ff2f 	bl	800d4b4 <HAL_SPI_TransmitReceive>
 8001656:	4603      	mov	r3, r0
 8001658:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 800165c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001660:	2b00      	cmp	r3, #0
 8001662:	d164      	bne.n	800172e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2e2>

			// Perform the page write
			uint8_t* srcAddress = (uint8_t*)((uint32_t)mSectorCache) + (pageNo * cFlashPageSizeBytes);
 8001664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	4a3e      	ldr	r2, [pc, #248]	@ (8001764 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x318>)
 800166a:	4413      	add	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
			res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, srcAddress, srcAddress, cFlashPageSizeBytes, HAL_MAX_DELAY);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8001674:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	6939      	ldr	r1, [r7, #16]
 8001682:	f00b ff17 	bl	800d4b4 <HAL_SPI_TransmitReceive>
 8001686:	4603      	mov	r3, r0
 8001688:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			// Chip select goes high to end the transaction
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	8b79      	ldrh	r1, [r7, #26]
 800169a:	2201      	movs	r2, #1
 800169c:	4618      	mov	r0, r3
 800169e:	f008 f8a9 	bl	80097f4 <HAL_GPIO_WritePin>

			// Wait until the device is ready
			res = waitUntilDeviceReady(deviceNo);
 80016a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	4619      	mov	r1, r3
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff fdf9 	bl	80012a0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 80016b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d13a      	bne.n	8001732 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2e6>

			// Disable write on device
			res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 80016bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016be:	b299      	uxth	r1, r3
 80016c0:	2300      	movs	r3, #0
 80016c2:	9306      	str	r3, [sp, #24]
 80016c4:	2300      	movs	r3, #0
 80016c6:	9305      	str	r3, [sp, #20]
 80016c8:	2300      	movs	r3, #0
 80016ca:	9304      	str	r3, [sp, #16]
 80016cc:	2300      	movs	r3, #0
 80016ce:	9303      	str	r3, [sp, #12]
 80016d0:	2300      	movs	r3, #0
 80016d2:	9302      	str	r3, [sp, #8]
 80016d4:	2300      	movs	r3, #0
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	2300      	movs	r3, #0
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	2301      	movs	r3, #1
 80016de:	2204      	movs	r2, #4
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff fd20 	bl	8001126 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80016e6:	4603      	mov	r3, r0
 80016e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 80016ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d120      	bne.n	8001736 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ea>
	for ( uint32_t pageNo = 0; pageNo < cNoOfPagesInSector; ++pageNo )
 80016f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016f6:	3301      	adds	r3, #1
 80016f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80016fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016fc:	2b0f      	cmp	r3, #15
 80016fe:	f67f af41 	bls.w	8001584 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x138>
		}

	}

	// Reload the cache from flash (the page program command overwrites the cache...)
	mSectorCacheDirty = false;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	fastSectorRead(mCurrentSectorNo * cFlashSectorSizeBytes);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170e:	031b      	lsls	r3, r3, #12
 8001710:	4619      	mov	r1, r3
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff fdea 	bl	80012ec <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8001718:	e00e      	b.n	8001738 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 800171a:	bf00      	nop
 800171c:	e00c      	b.n	8001738 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 800171e:	bf00      	nop
 8001720:	e00a      	b.n	8001738 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 8001722:	bf00      	nop
 8001724:	e008      	b.n	8001738 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 8001726:	bf00      	nop
 8001728:	e006      	b.n	8001738 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 800172a:	bf00      	nop
 800172c:	e004      	b.n	8001738 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 800172e:	bf00      	nop
 8001730:	e002      	b.n	8001738 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 8001732:	bf00      	nop
 8001734:	e000      	b.n	8001738 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 8001736:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	if ( deviceSelectPin != 0xffff )
 8001738:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800173a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800173e:	4293      	cmp	r3, r2
 8001740:	d00a      	beq.n	8001758 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x30c>
		HAL_GPIO_WritePin ( mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET );
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	4413      	add	r3, r2
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8001750:	2201      	movs	r2, #1
 8001752:	4618      	mov	r0, r3
 8001754:	f008 f84e 	bl	80097f4 <HAL_GPIO_WritePin>

	return res;
 8001758:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37

}
 800175c:	4618      	mov	r0, r3
 800175e:	373c      	adds	r7, #60	@ 0x3c
 8001760:	46bd      	mov	sp, r7
 8001762:	bd90      	pop	{r4, r7, pc}
 8001764:	2400020c 	.word	0x2400020c

08001768 <_ZNK12CasualNoises10TLV_Driver6getTagEm>:
private:
	NVM_Driver* 			mNVM_DriverPtr;						// Driver used for NVM access
	uint32_t				mFreeTLV_Index { 0xffffffff };		// Index of the first free/empty TLV
	uint32_t				mNVM_AfterEndIndex  { 0 };			// Index one after last available index

	inline uint32_t 		getTag(uint32_t index) const noexcept						{ return (*mNVM_DriverPtr)[index + 0]; }
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	6812      	ldr	r2, [r2, #0]
 800177e:	6839      	ldr	r1, [r7, #0]
 8001780:	4610      	mov	r0, r2
 8001782:	4798      	blx	r3
 8001784:	4603      	mov	r3, r0
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>:
	inline void				setTag(uint32_t index, uint32_t tag) const noexcept			{ (*mNVM_DriverPtr)[index + 0] = tag; }
	inline uint32_t			getLength(uint32_t index) const noexcept					{ return (*mNVM_DriverPtr)[index + 1]; }
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	6810      	ldr	r0, [r2, #0]
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	3201      	adds	r2, #1
 80017aa:	4611      	mov	r1, r2
 80017ac:	4798      	blx	r3
 80017ae:	4603      	mov	r3, r0
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>:
//==============================================================================
//          TLV_Driver()
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
TLV_Driver::TLV_Driver(NVM_Driver* inNVM_DriverPtr) :
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
		mNVM_DriverPtr(inNVM_DriverPtr)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
{

	// First word should be the magic code
	uint32_t magic = (*mNVM_DriverPtr)[0];
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	6812      	ldr	r2, [r2, #0]
 80017e6:	2100      	movs	r1, #0
 80017e8:	4610      	mov	r0, r2
 80017ea:	4798      	blx	r3
 80017ec:	4603      	mov	r3, r0
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	60fb      	str	r3, [r7, #12]
	if (magic != cMagicCode)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001860 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d018      	beq.n	800182c <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0x70>
	{

		// Erase all devices if magic was not found
		mNVM_DriverPtr->eraseAllDevices();
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	3304      	adds	r3, #4
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4610      	mov	r0, r2
 800180a:	4798      	blx	r3

		// Initialise NVM / create first free TLV
		(*mNVM_DriverPtr)[0] = cMagicCode;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	2100      	movs	r1, #0
 800181a:	4610      	mov	r0, r2
 800181c:	4798      	blx	r3
 800181e:	4603      	mov	r3, r0
 8001820:	4a0f      	ldr	r2, [pc, #60]	@ (8001860 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 8001822:	601a      	str	r2, [r3, #0]
		deleteAllTLVs();
 8001824:	2101      	movs	r1, #1
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f81e 	bl	8001868 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEb>

	}

	// NVM space ends here
	mNVM_AfterEndIndex = mNVM_DriverPtr->getTotalCapacity () / 4;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	3310      	adds	r3, #16
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4610      	mov	r0, r2
 800183c:	4798      	blx	r3
 800183e:	4603      	mov	r3, r0
 8001840:	089a      	lsrs	r2, r3, #2
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	609a      	str	r2, [r3, #8]

	// Find first empty TLV
	mFreeTLV_Index = TLV_Driver::findNextTLV ( cFreeTLV_Tag, 0 );
 8001846:	2200      	movs	r2, #0
 8001848:	4906      	ldr	r1, [pc, #24]	@ (8001864 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa8>)
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f000 f84a 	bl	80018e4 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 8001850:	4602      	mov	r2, r0
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	605a      	str	r2, [r3, #4]

}
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4618      	mov	r0, r3
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	23122031 	.word	0x23122031
 8001864:	65657246 	.word	0x65657246

08001868 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEb>:
// Delete all TLV's by creating a large free TLV as the first one in NVM
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
void TLV_Driver::deleteAllTLVs ( bool flushFlag )
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	70fb      	strb	r3, [r7, #3]

	// Replace the first tag with a FREE tag
	uint32_t freeSpace = ( mNVM_DriverPtr->getTotalCapacity() / 4 ) - 1;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	3310      	adds	r3, #16
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4610      	mov	r0, r2
 8001884:	4798      	blx	r3
 8001886:	4603      	mov	r3, r0
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	3b01      	subs	r3, #1
 800188c:	60fb      	str	r3, [r7, #12]
	(*mNVM_DriverPtr)[1] = cFreeTLV_Tag;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	6812      	ldr	r2, [r2, #0]
 800189a:	2101      	movs	r1, #1
 800189c:	4610      	mov	r0, r2
 800189e:	4798      	blx	r3
 80018a0:	4603      	mov	r3, r0
 80018a2:	4a0f      	ldr	r2, [pc, #60]	@ (80018e0 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEb+0x78>)
 80018a4:	601a      	str	r2, [r3, #0]
	(*mNVM_DriverPtr)[2] = freeSpace;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	6812      	ldr	r2, [r2, #0]
 80018b2:	2102      	movs	r1, #2
 80018b4:	4610      	mov	r0, r2
 80018b6:	4798      	blx	r3
 80018b8:	4602      	mov	r2, r0
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6013      	str	r3, [r2, #0]
	if ( flushFlag )
 80018be:	78fb      	ldrb	r3, [r7, #3]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d008      	beq.n	80018d6 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEb+0x6e>
		mNVM_DriverPtr->flushSectorCache ();
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	3308      	adds	r3, #8
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4610      	mov	r0, r2
 80018d4:	4798      	blx	r3

}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	65657246 	.word	0x65657246

080018e4 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>:
// index = 0: start at the start of NVM space
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
uint32_t TLV_Driver::findNextTLV (uint32_t tag, uint32_t index)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	60f8      	str	r0, [r7, #12]
 80018ec:	60b9      	str	r1, [r7, #8]
 80018ee:	607a      	str	r2, [r7, #4]

	// Skip current TLV or start from the first one?
	if (index < 1)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d102      	bne.n	80018fc <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x18>
		index = 1;
 80018f6:	2301      	movs	r3, #1
 80018f8:	607b      	str	r3, [r7, #4]
 80018fa:	e016      	b.n	800192a <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
	else
		index += getLength(index);
 80018fc:	6879      	ldr	r1, [r7, #4]
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f7ff ff46 	bl	8001790 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8001904:	4602      	mov	r2, r0
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	607b      	str	r3, [r7, #4]

	// Find TLV until end of NVM space
	while ( ( index < mNVM_AfterEndIndex ) &&
 800190c:	e00d      	b.n	800192a <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
			( getTag ( index ) != tag ) )
	{
		uint32_t step = getLength ( index );
 800190e:	6879      	ldr	r1, [r7, #4]
 8001910:	68f8      	ldr	r0, [r7, #12]
 8001912:	f7ff ff3d 	bl	8001790 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8001916:	6178      	str	r0, [r7, #20]
		if ( step == 0 )
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x3e>
			return 0;
 800191e:	2300      	movs	r3, #0
 8001920:	e01d      	b.n	800195e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
		index += step;
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	4413      	add	r3, r2
 8001928:	607b      	str	r3, [r7, #4]
	while ( ( index < mNVM_AfterEndIndex ) &&
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	429a      	cmp	r2, r3
 8001932:	d209      	bcs.n	8001948 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
			( getTag ( index ) != tag ) )
 8001934:	6879      	ldr	r1, [r7, #4]
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	f7ff ff16 	bl	8001768 <_ZNK12CasualNoises10TLV_Driver6getTagEm>
 800193c:	4602      	mov	r2, r0
	while ( ( index < mNVM_AfterEndIndex ) &&
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	4293      	cmp	r3, r2
 8001942:	d001      	beq.n	8001948 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x66>
 8001948:	2300      	movs	r3, #0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1df      	bne.n	800190e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x2a>
	}

	// Return index if TLV found
	if (index >= mNVM_AfterEndIndex)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	429a      	cmp	r2, r3
 8001956:	d301      	bcc.n	800195c <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x78>
		return 0;
 8001958:	2300      	movs	r3, #0
 800195a:	e000      	b.n	800195e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
	else
		return index;
 800195c:	687b      	ldr	r3, [r7, #4]

}
 800195e:	4618      	mov	r0, r3
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
	...

08001968 <_ZL8CN_Delayv>:
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 800196e:	2300      	movs	r3, #0
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	e00e      	b.n	8001992 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	e005      	b.n	8001986 <_ZL8CN_Delayv+0x1e>
			++cnt;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	3301      	adds	r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3301      	adds	r3, #1
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b09      	cmp	r3, #9
 800198a:	d9f6      	bls.n	800197a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	3301      	adds	r3, #1
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	4a04      	ldr	r2, [pc, #16]	@ (80019a8 <_ZL8CN_Delayv+0x40>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d9ec      	bls.n	8001974 <_ZL8CN_Delayv+0xc>
}
 800199a:	bf00      	nop
 800199c:	bf00      	nop
 800199e:	3714      	adds	r7, #20
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	000f423f 	.word	0x000f423f

080019ac <_ZL14CN_ReportFault11eErrorCodes>:
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80019b4:	f00f f9cc 	bl	8010d50 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d005      	beq.n	80019d2 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019cc:	481a      	ldr	r0, [pc, #104]	@ (8001a38 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80019ce:	f007 ff11 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80019dc:	2200      	movs	r2, #0
 80019de:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019e2:	4815      	ldr	r0, [pc, #84]	@ (8001a38 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80019e4:	f007 ff06 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 0304 	and.w	r3, r3, #4
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d005      	beq.n	80019fe <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019f8:	4810      	ldr	r0, [pc, #64]	@ (8001a3c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 80019fa:	f007 fefb 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f003 0308 	and.w	r3, r3, #8
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d005      	beq.n	8001a14 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a0e:	480b      	ldr	r0, [pc, #44]	@ (8001a3c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001a10:	f007 fef0 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8001a14:	f7ff ffa8 	bl	8001968 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8001a18:	2201      	movs	r2, #1
 8001a1a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8001a1e:	4806      	ldr	r0, [pc, #24]	@ (8001a38 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001a20:	f007 fee8 	bl	80097f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8001a24:	2201      	movs	r2, #1
 8001a26:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001a2a:	4804      	ldr	r0, [pc, #16]	@ (8001a3c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001a2c:	f007 fee2 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8001a30:	f7ff ff9a 	bl	8001968 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8001a34:	e7c2      	b.n	80019bc <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8001a36:	bf00      	nop
 8001a38:	58020400 	.word	0x58020400
 8001a3c:	58021400 	.word	0x58021400

08001a40 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt>:
// Handle external interrupts
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
bool NerveNetMasterThread::GPIO_EXTI_Callback ( uint16_t GPIO_Pin )
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	807b      	strh	r3, [r7, #2]
	if (GPIO_Pin == mNerveNet_ACK_Pin)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8001a52:	887a      	ldrh	r2, [r7, #2]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	f040 808f 	bne.w	8001b78 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x138>
	{
		switch ( mThreadState )
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a5e:	2b04      	cmp	r3, #4
 8001a60:	f200 8083 	bhi.w	8001b6a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x12a>
 8001a64:	a201      	add	r2, pc, #4	@ (adr r2, 8001a6c <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x2c>)
 8001a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a6a:	bf00      	nop
 8001a6c:	08001a81 	.word	0x08001a81
 8001a70:	08001b73 	.word	0x08001b73
 8001a74:	08001a89 	.word	0x08001a89
 8001a78:	08001b6b 	.word	0x08001b6b
 8001a7c:	08001b63 	.word	0x08001b63
		case eNerveNetMasterThreadState::idle:
			break;

		// ACK on reset request
		case eNerveNetMasterThreadState::resetSlave:
			mThreadState = eNerveNetMasterThreadState::idle;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	65da      	str	r2, [r3, #92]	@ 0x5c
			break;
 8001a86:	e075      	b.n	8001b74 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x134>
		// ACK on transfer request
		case eNerveNetMasterThreadState::awaitingAck:
		{

			// Next state is awaiting DMA completion
			mThreadState = eNerveNetMasterThreadState::awaitingDmaCplt;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	65da      	str	r2, [r3, #92]	@ 0x5c

			// If there is any data in the construction buffer, added it to current Tx message
			mTxMessageBuffers[mTxToBeSentBufferIndex]->data.size = 0;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	695a      	ldr	r2, [r3, #20]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
			if (( ! mConstructionBufferBusy) && (*mConstructionBufferSizePtr > 0))
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001aa2:	f083 0301 	eor.w	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d021      	beq.n	8001af0 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0xb0>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d01c      	beq.n	8001af0 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0xb0>
			{
				memcpy ( &mTxMessageBuffers[mTxToBeSentBufferIndex]->data, mConstructionBufferPtr, *mConstructionBufferSizePtr + sizeof(uint32_t) );
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	695a      	ldr	r2, [r3, #20]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ac0:	f103 0008 	add.w	r0, r3, #8
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	3304      	adds	r3, #4
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	f014 f9bd 	bl	8015e50 <memcpy>
				*mConstructionBufferSizePtr  = 0;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
				mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae2:	1d1a      	adds	r2, r3, #4
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	635a      	str	r2, [r3, #52]	@ 0x34
				mRemainingSpace 			 = NERVENET_DATA_SIZE;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aee:	639a      	str	r2, [r3, #56]	@ 0x38
			}

			// Start data exchange
			uint32_t size = sizeof ( sNerveNetMessage ) ;
 8001af0:	f240 430c 	movw	r3, #1036	@ 0x40c
 8001af4:	617b      	str	r3, [r7, #20]
			mTxMessageBuffers[mTxToBeSentBufferIndex]->header.messageNumber = ++mTxMessageNumber;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afa:	1c5a      	adds	r2, r3, #1
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	695a      	ldr	r2, [r3, #20]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001b0e:	605a      	str	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(mNerveNet_SPI_Ptr,
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6d98      	ldr	r0, [r3, #88]	@ 0x58
					(uint8_t *)mTxMessageBuffers[mTxToBeSentBufferIndex],
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	695a      	ldr	r2, [r3, #20]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					(uint8_t *)mRxMessageBuffers[mRxReceivingBufferIndex],
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	3302      	adds	r3, #2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	4413      	add	r3, r2
 8001b2a:	685a      	ldr	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(mNerveNet_SPI_Ptr,
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	f00b fffa 	bl	800db28 <HAL_SPI_TransmitReceive_DMA>
 8001b34:	4603      	mov	r3, r0
 8001b36:	74fb      	strb	r3, [r7, #19]
					size);
			if (res != HAL_OK)
 8001b38:	7cfb      	ldrb	r3, [r7, #19]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d002      	beq.n	8001b44 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x104>
				CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 8001b3e:	2004      	movs	r0, #4
 8001b40:	f7ff ff34 	bl	80019ac <_ZL14CN_ReportFault11eErrorCodes>

			// Rotate Tx buffers
			uint32_t temp = mTxToBeSentBufferIndex;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	60fb      	str	r3, [r7, #12]
			mTxToBeSentBufferIndex = mTxWaitingBufferIndex;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	699a      	ldr	r2, [r3, #24]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	615a      	str	r2, [r3, #20]
			mTxWaitingBufferIndex  = mTxFillingBufferIndex;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69da      	ldr	r2, [r3, #28]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	619a      	str	r2, [r3, #24]
			mTxFillingBufferIndex  = temp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	61da      	str	r2, [r3, #28]

		}
			break;
 8001b60:	e008      	b.n	8001b74 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x134>

		// not ACK to signal that slave is idle again
		case eNerveNetMasterThreadState::awaitingNotAck:
			mThreadState = eNerveNetMasterThreadState::idle;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2201      	movs	r2, #1
 8001b66:	65da      	str	r2, [r3, #92]	@ 0x5c
			break;
 8001b68:	e004      	b.n	8001b74 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x134>

		default:
			CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 8001b6a:	2004      	movs	r0, #4
 8001b6c:	f7ff ff1e 	bl	80019ac <_ZL14CN_ReportFault11eErrorCodes>
 8001b70:	e000      	b.n	8001b74 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x134>
			break;
 8001b72:	bf00      	nop
		}
		return true;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x13a>
	}
	return false;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop

08001b84 <_ZL8CN_Delayv>:
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	e00e      	b.n	8001bae <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8001b90:	2300      	movs	r3, #0
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	e005      	b.n	8001ba2 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2b09      	cmp	r3, #9
 8001ba6:	d9f6      	bls.n	8001b96 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	3301      	adds	r3, #1
 8001bac:	60bb      	str	r3, [r7, #8]
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	4a04      	ldr	r2, [pc, #16]	@ (8001bc4 <_ZL8CN_Delayv+0x40>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d9ec      	bls.n	8001b90 <_ZL8CN_Delayv+0xc>
}
 8001bb6:	bf00      	nop
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	000f423f 	.word	0x000f423f

08001bc8 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8001bd0:	f00f f8be 	bl	8010d50 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d005      	beq.n	8001bee <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8001be2:	2200      	movs	r2, #0
 8001be4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001be8:	481a      	ldr	r0, [pc, #104]	@ (8001c54 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001bea:	f007 fe03 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d005      	beq.n	8001c04 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001bfe:	4815      	ldr	r0, [pc, #84]	@ (8001c54 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001c00:	f007 fdf8 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f003 0304 	and.w	r3, r3, #4
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d005      	beq.n	8001c1a <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c14:	4810      	ldr	r0, [pc, #64]	@ (8001c58 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001c16:	f007 fded 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f003 0308 	and.w	r3, r3, #8
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d005      	beq.n	8001c30 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8001c24:	2200      	movs	r2, #0
 8001c26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c2a:	480b      	ldr	r0, [pc, #44]	@ (8001c58 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001c2c:	f007 fde2 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8001c30:	f7ff ffa8 	bl	8001b84 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8001c34:	2201      	movs	r2, #1
 8001c36:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8001c3a:	4806      	ldr	r0, [pc, #24]	@ (8001c54 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001c3c:	f007 fdda 	bl	80097f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8001c40:	2201      	movs	r2, #1
 8001c42:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001c46:	4804      	ldr	r0, [pc, #16]	@ (8001c58 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001c48:	f007 fdd4 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8001c4c:	f7ff ff9a 	bl	8001b84 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8001c50:	e7c2      	b.n	8001bd8 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8001c52:	bf00      	nop
 8001c54:	58020400 	.word	0x58020400
 8001c58:	58021400 	.word	0x58021400

08001c5c <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm>:
//
//  CasualNoises    18/07/2025  First implementation
//  CasualNoises	25/07/2025	Made function thread save
//==============================================================================
bool NerveNetSlaveThread::sendMessage ( const void* messagePtr, uint32_t size)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b088      	sub	sp, #32
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]

	// Block if another thread is using this function
	BaseType_t rtosRes = xSemaphoreTake ( mSyncSemaphoreHandle, portMAX_DELAY );
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c6c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c70:	4618      	mov	r0, r3
 8001c72:	f00e fb73 	bl	801035c <xQueueSemaphoreTake>
 8001c76:	6178      	str	r0, [r7, #20]
	if ( rtosRes != pdTRUE )
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d002      	beq.n	8001c84 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0x28>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 8001c7e:	2002      	movs	r0, #2
 8001c80:	f7ff ffa2 	bl	8001bc8 <_ZL14CN_ReportFault11eErrorCodes>

	// Enough remaining buffer space?
	if (mRemainingSpace < size)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d901      	bls.n	8001c92 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0x36>
		return false;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	e03a      	b.n	8001d08 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0xac>

	// Mark construction buffer busy
	mConstructionBufferBusy = true;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2201      	movs	r2, #1
 8001c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	// Add message to the construction buffer
	uint8_t* ptr = (uint8_t*)messagePtr;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	61fb      	str	r3, [r7, #28]
	for (uint32_t i = 0; i < size; ++i)
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
 8001ca2:	e00c      	b.n	8001cbe <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0x62>
		*mConstructionDataPtr++ = *ptr++;
 8001ca4:	69fa      	ldr	r2, [r7, #28]
 8001ca6:	1c53      	adds	r3, r2, #1
 8001ca8:	61fb      	str	r3, [r7, #28]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cae:	1c58      	adds	r0, r3, #1
 8001cb0:	68f9      	ldr	r1, [r7, #12]
 8001cb2:	6388      	str	r0, [r1, #56]	@ 0x38
 8001cb4:	7812      	ldrb	r2, [r2, #0]
 8001cb6:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < size; ++i)
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	61bb      	str	r3, [r7, #24]
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d3ee      	bcc.n	8001ca4 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0x48>
	*mConstructionBufferSizePtr += size;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cca:	6819      	ldr	r1, [r3, #0]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	440a      	add	r2, r1
 8001cd4:	601a      	str	r2, [r3, #0]
	mRemainingSpace -= size;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	1ad2      	subs	r2, r2, r3
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	63da      	str	r2, [r3, #60]	@ 0x3c

	// Release construction buffer
	mConstructionBufferBusy = false;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	// Release function for other threads
	rtosRes = xSemaphoreGive ( mSyncSemaphoreHandle );
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8001cee:	2300      	movs	r3, #0
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	f00e f820 	bl	800fd38 <xQueueGenericSend>
 8001cf8:	6178      	str	r0, [r7, #20]
	if (rtosRes != pdTRUE)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d002      	beq.n	8001d06 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0xaa>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 8001d00:	2002      	movs	r0, #2
 8001d02:	f7ff ff61 	bl	8001bc8 <_ZL14CN_ReportFault11eErrorCodes>

	return true;
 8001d06:	2301      	movs	r3, #1

}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3720      	adds	r7, #32
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt>:
// Handle external interrupts
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
bool NerveNetSlaveThread::GPIO_EXTI_Callback ( uint16_t GPIO_Pin )
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	460b      	mov	r3, r1
 8001d1a:	807b      	strh	r3, [r7, #2]

	// Have to ignore interrupts, thread is not ready?
	if ( mIgnoreInterrupts )
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x18>
	{
		return false;
 8001d24:	2300      	movs	r3, #0
 8001d26:	e06c      	b.n	8001e02 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xf2>
	}

	// Reset signal?
	if ( GPIO_Pin == mNerveNet_RESET_Pin )
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001d2e:	887a      	ldrh	r2, [r7, #2]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d11b      	bne.n	8001d6c <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x5c>
	{
		if ( mThreadReady )
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d014      	beq.n	8001d68 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x58>
		{
			HAL_GPIO_WritePin ( mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_SET );
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f007 fd52 	bl	80097f4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_RESET );
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f007 fd49 	bl	80097f4 <HAL_GPIO_WritePin>
			mThreadState = eNerveNetSlaveThreadState::idle;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2201      	movs	r2, #1
 8001d66:	671a      	str	r2, [r3, #112]	@ 0x70
		}
		return true;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e04a      	b.n	8001e02 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xf2>
	}

	// REQ signal
	if ( GPIO_Pin == mNerveNet_REQ_Pin )
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001d72:	887a      	ldrh	r2, [r7, #2]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d143      	bne.n	8001e00 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xf0>
	{
		GPIO_PinState state = HAL_GPIO_ReadPin ( mNerveNet_REQ_Port, GPIO_Pin );
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7c:	887a      	ldrh	r2, [r7, #2]
 8001d7e:	4611      	mov	r1, r2
 8001d80:	4618      	mov	r0, r3
 8001d82:	f007 fd1f 	bl	80097c4 <HAL_GPIO_ReadPin>
 8001d86:	4603      	mov	r3, r0
 8001d88:	75fb      	strb	r3, [r7, #23]
		if ( state == GPIO_PIN_SET )
 8001d8a:	7dfb      	ldrb	r3, [r7, #23]
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d10a      	bne.n	8001da6 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x96>
		{

			// Start next cycle
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]
			xSemaphoreGiveFromISR ( mStartCycleSemaphore, &xHigherPriorityTaskWoken );
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d98:	f107 020c 	add.w	r2, r7, #12
 8001d9c:	4611      	mov	r1, r2
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f00e f96a 	bl	8010078 <xQueueGiveFromISR>
 8001da4:	e02a      	b.n	8001dfc <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xec>

		} else
		{

			// Rotate Tx and Rx buffers
			uint32_t temp = mTxToBeSentBufferIndex;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	613b      	str	r3, [r7, #16]
			mTxToBeSentBufferIndex 	 = mTxWaitingBufferIndex;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69da      	ldr	r2, [r3, #28]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	619a      	str	r2, [r3, #24]
			mTxWaitingBufferIndex  	 = mTxFillingBufferIndex;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1a      	ldr	r2, [r3, #32]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	61da      	str	r2, [r3, #28]
			mTxFillingBufferIndex  	 = temp;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	621a      	str	r2, [r3, #32]
			temp = mRxReceivingBufferIndex;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc6:	613b      	str	r3, [r7, #16]
			mRxReceivingBufferIndex  = mRxProcessingBufferIndex;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	625a      	str	r2, [r3, #36]	@ 0x24
			mRxProcessingBufferIndex = temp;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	629a      	str	r2, [r3, #40]	@ 0x28

			// End of NerveNet cycle, the thread should be awaitingMessage here
			if ( mThreadState != eNerveNetSlaveThreadState::awaitingMessage )
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d002      	beq.n	8001de4 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xd4>
				CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 8001dde:	2004      	movs	r0, #4
 8001de0:	f7ff fef2 	bl	8001bc8 <_ZL14CN_ReportFault11eErrorCodes>

			// We are ready for a new cycle
			mThreadState = eNerveNetSlaveThreadState::idle;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	671a      	str	r2, [r3, #112]	@ 0x70

			// Set ACK line low
			HAL_GPIO_WritePin ( mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_RESET );
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001df4:	2200      	movs	r2, #0
 8001df6:	4619      	mov	r1, r3
 8001df8:	f007 fcfc 	bl	80097f4 <HAL_GPIO_WritePin>

		}

		return true;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e000      	b.n	8001e02 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xf2>
	}

	return false;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv>:
//
//  CasualNoises    11/07/2025  First implementation
//  CasualNoises    15/07/2025  First implementation implemented performance measurement
//==============================================================================
void NerveNetSlaveThread::mainNerveNetSlaveThread(void* pvParameters)
{
 8001e0c:	b5b0      	push	{r4, r5, r7, lr}
 8001e0e:	b094      	sub	sp, #80	@ 0x50
 8001e10:	af02      	add	r7, sp, #8
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]

	// Get parameters
	sRunNerveNetSlaveThreadParams* nerveNetThreadDataPtr = (sRunNerveNetSlaveThreadParams*)pvParameters;
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	637b      	str	r3, [r7, #52]	@ 0x34
	mNerveNet_REQ_Port		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Port;
 8001e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	645a      	str	r2, [r3, #68]	@ 0x44
	mNerveNet_REQ_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Pin;
 8001e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	891a      	ldrh	r2, [r3, #8]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mNerveNet_ACK_Port		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Port;
 8001e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68da      	ldr	r2, [r3, #12]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	64da      	str	r2, [r3, #76]	@ 0x4c
	mNerveNet_ACK_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Pin;
 8001e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	8a1a      	ldrh	r2, [r3, #16]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
	mNerveNet_RESET_Port	 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Port;
 8001e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	695a      	ldr	r2, [r3, #20]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	655a      	str	r2, [r3, #84]	@ 0x54
	mNerveNet_RESET_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Pin;
 8001e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	8b1a      	ldrh	r2, [r3, #24]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	mNerveNet_SPI_Ptr		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_SPI_Ptr;
 8001e5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	69da      	ldr	r2, [r3, #28]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	65da      	str	r2, [r3, #92]	@ 0x5c
	mSouthSideAudioProcessorPtr = nerveNetThreadDataPtr->nerveNetThreadDataPtr->AudioProcessorPtr;
 8001e66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	661a      	str	r2, [r3, #96]	@ 0x60
	mPerformanceTestTimerPtr	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->PerformanceTestTimerPtr;
 8001e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	665a      	str	r2, [r3, #100]	@ 0x64
	mPerformanceResultPtr		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->PerformanceResultPtr;
 8001e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	669a      	str	r2, [r3, #104]	@ 0x68

	// Create sendMessage() blocking semaphore
	mSyncSemaphoreHandle = xSemaphoreCreateBinary ();
 8001e84:	2203      	movs	r2, #3
 8001e86:	2100      	movs	r1, #0
 8001e88:	2001      	movs	r0, #1
 8001e8a:	f00d fef6 	bl	800fc7a <xQueueGenericCreate>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	679a      	str	r2, [r3, #120]	@ 0x78
	if (mSyncSemaphoreHandle == nullptr)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d102      	bne.n	8001ea2 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x96>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7ff fe93 	bl	8001bc8 <_ZL14CN_ReportFault11eErrorCodes>

	// Global pointer to be used by the HAL_GPIO_EXTI_Callback()
	mTheadNumber = nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetThreadNo;
 8001ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	66da      	str	r2, [r3, #108]	@ 0x6c
	gNerveNetSlaveThreadPtr [ mTheadNumber ] = this;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001eb2:	491a      	ldr	r1, [pc, #104]	@ (8001f1c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x110>)
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	// Create Tx and Rx buffers
	for (uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i)
 8001eba:	2300      	movs	r3, #0
 8001ebc:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ebe:	e026      	b.n	8001f0e <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x102>
	{
		mTxMessageBuffers[i] = new sNerveNetMessage;
 8001ec0:	f240 400c 	movw	r0, #1036	@ 0x40c
 8001ec4:	f012 fc0d 	bl	80146e2 <_Znwj>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	4619      	mov	r1, r3
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	6059      	str	r1, [r3, #4]
		memset(mTxMessageBuffers[i], 0x00, sizeof(sNerveNetMessage));
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	4413      	add	r3, r2
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f240 420c 	movw	r2, #1036	@ 0x40c
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f013 fec6 	bl	8015c78 <memset>
		mTxMessageBuffers[i]->header.messageSourceID = eNerveNetSourceId::eFellhornSouthSide;
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	601a      	str	r2, [r3, #0]
		mTxMessageBuffers[i]->header.messageNumber = 0;
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	605a      	str	r2, [r3, #4]
	for (uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i)
 8001f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d9d5      	bls.n	8001ec0 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0xb4>
	}
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 8001f14:	2300      	movs	r3, #0
 8001f16:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f18:	e01b      	b.n	8001f52 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x146>
 8001f1a:	bf00      	nop
 8001f1c:	24001210 	.word	0x24001210
	{
		mRxMessageBuffers[i] = new sNerveNetMessage;
 8001f20:	f240 400c 	movw	r0, #1036	@ 0x40c
 8001f24:	f012 fbdd 	bl	80146e2 <_Znwj>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f30:	3204      	adds	r2, #4
 8001f32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		memset(mRxMessageBuffers[i], 0x00, sizeof(sNerveNetMessage));
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f3a:	3204      	adds	r2, #4
 8001f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f40:	f240 420c 	movw	r2, #1036	@ 0x40c
 8001f44:	2100      	movs	r1, #0
 8001f46:	4618      	mov	r0, r3
 8001f48:	f013 fe96 	bl	8015c78 <memset>
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 8001f4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f4e:	3301      	adds	r3, #1
 8001f50:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d9e3      	bls.n	8001f20 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x114>
	}

	// Buffer used to build up data to be send on next exchange
	mConstructionBufferPtr 		 = new sNerveNetData;
 8001f58:	f240 4004 	movw	r0, #1028	@ 0x404
 8001f5c:	f012 fbc1 	bl	80146e2 <_Znwj>
 8001f60:	4603      	mov	r3, r0
 8001f62:	461a      	mov	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	631a      	str	r2, [r3, #48]	@ 0x30
	memset(mConstructionBufferPtr, 0, sizeof(sNerveNetData));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6c:	f240 4204 	movw	r2, #1028	@ 0x404
 8001f70:	2100      	movs	r1, #0
 8001f72:	4618      	mov	r0, r3
 8001f74:	f013 fe80 	bl	8015c78 <memset>
	mConstructionBufferSizePtr	 = &mConstructionBufferPtr->size;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	635a      	str	r2, [r3, #52]	@ 0x34
	mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	1d1a      	adds	r2, r3, #4
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	639a      	str	r2, [r3, #56]	@ 0x38
	mRemainingSpace 			 = NERVENET_DATA_SIZE;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f92:	63da      	str	r2, [r3, #60]	@ 0x3c
	mConstructionBufferBusy 	 = false;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	// Create a binary semaphore for task/interrupt synchronization
	mStartCycleSemaphore = xSemaphoreCreateBinary ();
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	2001      	movs	r0, #1
 8001fa2:	f00d fe6a 	bl	800fc7a <xQueueGenericCreate>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	675a      	str	r2, [r3, #116]	@ 0x74
	if ( mStartCycleSemaphore == nullptr )
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d102      	bne.n	8001fba <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1ae>
		CN_ReportFault ( eErrorCodes::FreeRTOS_ErrorRes );
 8001fb4:	2002      	movs	r0, #2
 8001fb6:	f7ff fe07 	bl	8001bc8 <_ZL14CN_ReportFault11eErrorCodes>

	// Audio buffers to be used in AudioProcessor::processBlock() call
#ifdef CASUALNOISES_NERVENET_SLAVE_AUDIO_SUPPORT
	AudioBuffer* inBufferPtr  = new AudioBuffer();
 8001fba:	2010      	movs	r0, #16
 8001fbc:	f012 fb91 	bl	80146e2 <_Znwj>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	461c      	mov	r4, r3
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	f7fe fc6b 	bl	80008a0 <_ZN12CasualNoises11AudioBufferC1Ev>
 8001fca:	633c      	str	r4, [r7, #48]	@ 0x30
	AudioBuffer* outBufferPtr = new AudioBuffer();
 8001fcc:	2010      	movs	r0, #16
 8001fce:	f012 fb88 	bl	80146e2 <_Znwj>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	461c      	mov	r4, r3
 8001fd6:	4620      	mov	r0, r4
 8001fd8:	f7fe fc62 	bl	80008a0 <_ZN12CasualNoises11AudioBufferC1Ev>
 8001fdc:	62fc      	str	r4, [r7, #44]	@ 0x2c
#endif

	// Thread is ready
	mThreadReady 	  = true;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	mIgnoreInterrupts = false;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]

	// Start performance timer, if any
	if ( mPerformanceTestTimerPtr != nullptr )
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d011      	beq.n	8002018 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x20c>
	{
		BaseType_t res = HAL_TIM_Base_Start ( mPerformanceTestTimerPtr );
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f00c fafb 	bl	800e5f4 <HAL_TIM_Base_Start>
 8001ffe:	4603      	mov	r3, r0
 8002000:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (res != HAL_OK)
 8002002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002004:	2b00      	cmp	r3, #0
 8002006:	d002      	beq.n	800200e <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x202>
			CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 8002008:	2004      	movs	r0, #4
 800200a:	f7ff fddd 	bl	8001bc8 <_ZL14CN_ReportFault11eErrorCodes>
		mPerformanceTestTimerPtr->Instance->CNT = 0;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2200      	movs	r2, #0
 8002016:	625a      	str	r2, [r3, #36]	@ 0x24

	// Theoretical cycle time in micro sec
#ifdef SAMPLE_FREQUENCY
	int32_t cycleTime = 1000000 / (SAMPLE_FREQUENCY / NUM_SAMPLES);
#else
	int32_t cycleTime = 0;
 8002018:	2300      	movs	r3, #0
 800201a:	627b      	str	r3, [r7, #36]	@ 0x24
	// Main thread loop
	for (;;)
	{

		// Have to start an SPI txRx cycle?
		BaseType_t res = xSemaphoreTake ( mStartCycleSemaphore, 1000 );
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002020:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002024:	4618      	mov	r0, r3
 8002026:	f00e f999 	bl	801035c <xQueueSemaphoreTake>
 800202a:	6238      	str	r0, [r7, #32]
		if (res == pdPASS)
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d1f4      	bne.n	800201c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x210>
		{

			// Start of cycle time
			uint32_t startCycleTime = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if ( mPerformanceTestTimerPtr != nullptr )
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800203a:	2b00      	cmp	r3, #0
 800203c:	d004      	beq.n	8002048 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x23c>
			{
				startCycleTime = mPerformanceTestTimerPtr->Instance->CNT;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002046:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}

			// Start of NerveNet cycle, the thread should be idle here
			if ( mThreadState != eNerveNetSlaveThreadState::idle )
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800204c:	2b01      	cmp	r3, #1
 800204e:	d002      	beq.n	8002056 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x24a>
				CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 8002050:	2004      	movs	r0, #4
 8002052:	f7ff fdb9 	bl	8001bc8 <_ZL14CN_ReportFault11eErrorCodes>

			// If there is any data in the construction buffer, added it to current Tx message
			mTxMessageBuffers[mTxToBeSentBufferIndex]->data.size = 0;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	609a      	str	r2, [r3, #8]
			if ( ( ! mConstructionBufferBusy ) && ( *mConstructionBufferSizePtr > 0) )
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800206c:	f083 0301 	eor.w	r3, r3, #1
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d022      	beq.n	80020bc <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x2b0>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d01d      	beq.n	80020bc <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x2b0>
			{
				memcpy(&mTxMessageBuffers[mTxToBeSentBufferIndex]->data, mConstructionBufferPtr, *mConstructionBufferSizePtr + sizeof(uint32_t));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f103 0008 	add.w	r0, r3, #8
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	3304      	adds	r3, #4
 800209c:	461a      	mov	r2, r3
 800209e:	f013 fed7 	bl	8015e50 <memcpy>
				*mConstructionBufferSizePtr  = 0;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
				mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	1d1a      	adds	r2, r3, #4
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	639a      	str	r2, [r3, #56]	@ 0x38
				mRemainingSpace 			 = NERVENET_DATA_SIZE;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ba:	63da      	str	r2, [r3, #60]	@ 0x3c
			}

			// Start SPI DMA in slave mode
			uint32_t size = sizeof ( sNerveNetMessage );
 80020bc:	f240 430c 	movw	r3, #1036	@ 0x40c
 80020c0:	61fb      	str	r3, [r7, #28]
			mTxMessageBuffers[mTxToBeSentBufferIndex]->header.messageNumber = ++mTxMessageNumber;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c6:	1c5a      	adds	r2, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	62da      	str	r2, [r3, #44]	@ 0x2c
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80020dc:	605a      	str	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA (
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
					mNerveNet_SPI_Ptr,
					(uint8_t *) mTxMessageBuffers[mTxToBeSentBufferIndex],
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	4413      	add	r3, r2
 80020ec:	6859      	ldr	r1, [r3, #4]
					(uint8_t *) mRxMessageBuffers[mRxReceivingBufferIndex],
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	3204      	adds	r2, #4
 80020f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA (
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	f00b fd13 	bl	800db28 <HAL_SPI_TransmitReceive_DMA>
 8002102:	4603      	mov	r3, r0
 8002104:	76fb      	strb	r3, [r7, #27]
					size);
			if (res != HAL_OK)
 8002106:	7efb      	ldrb	r3, [r7, #27]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x306>
				CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 800210c:	2004      	movs	r0, #4
 800210e:	f7ff fd5b 	bl	8001bc8 <_ZL14CN_ReportFault11eErrorCodes>

			// Start of AudioProcessor::processBlock() call
			uint32_t startOfProcessBlockTime = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
			UNUSED(startOfProcessBlockTime);
			if ( mPerformanceTestTimerPtr != nullptr )
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800211a:	2b00      	cmp	r3, #0
 800211c:	d004      	beq.n	8002128 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x31c>
			{
				startOfProcessBlockTime = mPerformanceTestTimerPtr->Instance->CNT;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002126:	617b      	str	r3, [r7, #20]
			}

			setTimeMarker_2();
 8002128:	f000 fe86 	bl	8002e38 <setTimeMarker_2>

			// Process any NerveNet data
			if (mRxMessageBuffers[mRxProcessingBufferIndex]->data.size > 0)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3204      	adds	r2, #4
 8002134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d018      	beq.n	8002170 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x364>
			{
				mSouthSideAudioProcessorPtr->processNerveNetData (
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	3308      	adds	r3, #8
 800214a:	681c      	ldr	r4, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
						mTheadNumber,
						mRxMessageBuffers[mRxProcessingBufferIndex]->data.size,
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3204      	adds	r2, #4
 8002158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
				mSouthSideAudioProcessorPtr->processNerveNetData (
 800215c:	689d      	ldr	r5, [r3, #8]
						&mRxMessageBuffers[mRxProcessingBufferIndex]->data.data[0] );
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3204      	adds	r2, #4
 8002166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
				mSouthSideAudioProcessorPtr->processNerveNetData (
 800216a:	330c      	adds	r3, #12
 800216c:	462a      	mov	r2, r5
 800216e:	47a0      	blx	r4
			inBufferPtr->importAudio ( mRxMessageBuffers[mRxProcessingBufferIndex]->audio.audioData );
			mSouthSideAudioProcessorPtr->processBlock ( *inBufferPtr, *outBufferPtr );
			outBufferPtr->exportAudio ( mTxMessageBuffers[mTxFillingBufferIndex]->audio.audioData );
#endif

			resetTimeMarker_2();
 8002170:	f000 fe6e 	bl	8002e50 <resetTimeMarker_2>

			// End of AudioProcessor::processBlock() call
			uint32_t endOfProcessBlockTime = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	613b      	str	r3, [r7, #16]
			UNUSED(endOfProcessBlockTime);
			if (mPerformanceTestTimerPtr != nullptr)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800217c:	2b00      	cmp	r3, #0
 800217e:	d004      	beq.n	800218a <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x37e>
			{
				endOfProcessBlockTime = mPerformanceTestTimerPtr->Instance->CNT;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002188:	613b      	str	r3, [r7, #16]
			}

			// Wait for new message
			mThreadState = eNerveNetSlaveThreadState::awaitingMessage;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2202      	movs	r2, #2
 800218e:	671a      	str	r2, [r3, #112]	@ 0x70

			// Set ACK line high
			HAL_GPIO_WritePin ( mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_SET );
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800219a:	2201      	movs	r2, #1
 800219c:	4619      	mov	r1, r3
 800219e:	f007 fb29 	bl	80097f4 <HAL_GPIO_WritePin>

			// end of cycle time
			uint32_t endCycleTime = 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (mPerformanceTestTimerPtr != nullptr)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d004      	beq.n	80021b8 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x3ac>
			{
				endCycleTime = mPerformanceTestTimerPtr->Instance->CNT;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b6:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			// Calculate CPU load
			int32_t elapsedlCycleTime = endCycleTime - startCycleTime;
 80021b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80021ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	60fb      	str	r3, [r7, #12]
			if (( elapsedlCycleTime > 0 ) && ( cycleTime != 0 ))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f77f af2a 	ble.w	800201c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x210>
 80021c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f43f af26 	beq.w	800201c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x210>
				*mPerformanceResultPtr = jmap ( elapsedlCycleTime, (int32_t)0, cycleTime, (int32_t)0, (int32_t)100 );
 80021d0:	2364      	movs	r3, #100	@ 0x64
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	2300      	movs	r3, #0
 80021d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021d8:	2100      	movs	r1, #0
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f000 f838 	bl	8002250 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_>
 80021e0:	4602      	mov	r2, r0
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80021e6:	601a      	str	r2, [r3, #0]

		}

	}
 80021e8:	e718      	b.n	800201c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x210>
 80021ea:	bf00      	nop

080021ec <_ZN12CasualNoises22runNerveNetSlaveThreadEPv>:
// Run the thread inside a given NerveNetSlaveThread object
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
void runNerveNetSlaveThread(void* pvParameters)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
	sRunNerveNetSlaveThreadParams* params = (sRunNerveNetSlaveThreadParams*)pvParameters;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	60fb      	str	r3, [r7, #12]
	params->threadPtr->mainNerveNetSlaveThread(pvParameters);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff fe04 	bl	8001e0c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv>
}
 8002204:	bf00      	nop
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock>:
// Start NerveNet slave thread
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
BaseType_t startNerveNetSlaveThread(CasualNoises::NerveNetSlaveThread* threadPtr, void *argument, TaskHandle_t* xHandlePtr)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af02      	add	r7, sp, #8
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]

	static sRunNerveNetSlaveThreadParams params;
	params.nerveNetThreadDataPtr = (sNerveNetThreadData*)argument;
 8002218:	4a0a      	ldr	r2, [pc, #40]	@ (8002244 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x38>)
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	6013      	str	r3, [r2, #0]
	params.threadPtr = threadPtr;
 800221e:	4a09      	ldr	r2, [pc, #36]	@ (8002244 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x38>)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6053      	str	r3, [r2, #4]

	// Create the thread to scan the ADC convertions
	BaseType_t res = xTaskCreate(runNerveNetSlaveThread, "NerveNetSlaveThread", DEFAULT_STACK_SIZE / 2, &params,
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	9301      	str	r3, [sp, #4]
 8002228:	232d      	movs	r3, #45	@ 0x2d
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	4b05      	ldr	r3, [pc, #20]	@ (8002244 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x38>)
 800222e:	2280      	movs	r2, #128	@ 0x80
 8002230:	4905      	ldr	r1, [pc, #20]	@ (8002248 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x3c>)
 8002232:	4806      	ldr	r0, [pc, #24]	@ (800224c <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x40>)
 8002234:	f00e fb88 	bl	8010948 <xTaskCreate>
 8002238:	6178      	str	r0, [r7, #20]
			NERVENET_THREAD_PRIORITY, xHandlePtr);
	return res;
 800223a:	697b      	ldr	r3, [r7, #20]

}
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	24001218 	.word	0x24001218
 8002248:	08017d38 	.word	0x08017d38
 800224c:	080021ed 	.word	0x080021ed

08002250 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_>:
    return targetRangeMin + value0To1 * (targetRangeMax - targetRangeMin);
}

/** Remaps a value from a source range to a target range. */
template <typename Type>
Type jmap (Type sourceValue, Type sourceRangeMin, Type sourceRangeMax, Type targetRangeMin, Type targetRangeMax)
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
 800225c:	603b      	str	r3, [r7, #0]
{
//    assert (! approximatelyEqual (sourceRangeMax, sourceRangeMin)); // mapping from a range of zero will produce NaN!
	assert (sourceRangeMax != sourceRangeMin);
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	429a      	cmp	r2, r3
 8002264:	d105      	bne.n	8002272 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x22>
 8002266:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x48>)
 8002268:	4a0c      	ldr	r2, [pc, #48]	@ (800229c <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x4c>)
 800226a:	216c      	movs	r1, #108	@ 0x6c
 800226c:	480c      	ldr	r0, [pc, #48]	@ (80022a0 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x50>)
 800226e:	f012 fedb 	bl	8015028 <__assert_func>
    return targetRangeMin + ((targetRangeMax - targetRangeMin) * (sourceValue - sourceRangeMin)) / (sourceRangeMax - sourceRangeMin);
 8002272:	69ba      	ldr	r2, [r7, #24]
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	68f9      	ldr	r1, [r7, #12]
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	1a8a      	subs	r2, r1, r2
 800227e:	fb03 f202 	mul.w	r2, r3, r2
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	1acb      	subs	r3, r1, r3
 8002288:	fb92 f2f3 	sdiv	r2, r2, r3
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	4413      	add	r3, r2
}
 8002290:	4618      	mov	r0, r3
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	08017d4c 	.word	0x08017d4c
 800229c:	08017d70 	.word	0x08017d70
 80022a0:	08017dc0 	.word	0x08017dc0

080022a4 <_ZN12CasualNoises13TriggerThreadEPv>:
// Just loop around and toggle trigger pin
//
//  CasualNoises    02/12/2024  First implementation
//==============================================================================
void CasualNoises::TriggerThread(void* pvParameters)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	while ( true )
	{
		setTimeMarker_1();
 80022ac:	f000 fdac 	bl	8002e08 <setTimeMarker_1>
		resetTimeMarker_1();
 80022b0:	f000 fdb6 	bl	8002e20 <resetTimeMarker_1>
		setTimeMarker_1();
 80022b4:	bf00      	nop
 80022b6:	e7f9      	b.n	80022ac <_ZN12CasualNoises13TriggerThreadEPv+0x8>

080022b8 <_ZL8CN_Delayv>:
{
 80022b8:	b480      	push	{r7}
 80022ba:	b085      	sub	sp, #20
 80022bc:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80022be:	2300      	movs	r3, #0
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	e00e      	b.n	80022e2 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80022c4:	2300      	movs	r3, #0
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	e005      	b.n	80022d6 <_ZL8CN_Delayv+0x1e>
			++cnt;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	3301      	adds	r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3301      	adds	r3, #1
 80022d4:	607b      	str	r3, [r7, #4]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b09      	cmp	r3, #9
 80022da:	d9f6      	bls.n	80022ca <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	3301      	adds	r3, #1
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	4a04      	ldr	r2, [pc, #16]	@ (80022f8 <_ZL8CN_Delayv+0x40>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d9ec      	bls.n	80022c4 <_ZL8CN_Delayv+0xc>
}
 80022ea:	bf00      	nop
 80022ec:	bf00      	nop
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	000f423f 	.word	0x000f423f

080022fc <_ZL14CN_ReportFault11eErrorCodes>:
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8002304:	f00e fd24 	bl	8010d50 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b00      	cmp	r3, #0
 8002314:	d005      	beq.n	8002322 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8002316:	2200      	movs	r2, #0
 8002318:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800231c:	481a      	ldr	r0, [pc, #104]	@ (8002388 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 800231e:	f007 fa69 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f003 0302 	and.w	r3, r3, #2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 800232c:	2200      	movs	r2, #0
 800232e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002332:	4815      	ldr	r0, [pc, #84]	@ (8002388 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002334:	f007 fa5e 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f003 0304 	and.w	r3, r3, #4
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8002342:	2200      	movs	r2, #0
 8002344:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002348:	4810      	ldr	r0, [pc, #64]	@ (800238c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 800234a:	f007 fa53 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f003 0308 	and.w	r3, r3, #8
 8002354:	2b00      	cmp	r3, #0
 8002356:	d005      	beq.n	8002364 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8002358:	2200      	movs	r2, #0
 800235a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800235e:	480b      	ldr	r0, [pc, #44]	@ (800238c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8002360:	f007 fa48 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8002364:	f7ff ffa8 	bl	80022b8 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8002368:	2201      	movs	r2, #1
 800236a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 800236e:	4806      	ldr	r0, [pc, #24]	@ (8002388 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002370:	f007 fa40 	bl	80097f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8002374:	2201      	movs	r2, #1
 8002376:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800237a:	4804      	ldr	r0, [pc, #16]	@ (800238c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 800237c:	f007 fa3a 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8002380:	f7ff ff9a 	bl	80022b8 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8002384:	e7c2      	b.n	800230c <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8002386:	bf00      	nop
 8002388:	58020400 	.word	0x58020400
 800238c:	58021400 	.word	0x58021400

08002390 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 800239c:	68f8      	ldr	r0, [r7, #12]
 800239e:	f000 fa79 	bl	8002894 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEED1Ev>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 f930 	bl	800261c <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4618      	mov	r0, r3
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff ffeb 	bl	80023ac <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4618      	mov	r0, r3
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef>:
{
	CN_TIM_PeriodElapsedCallbacks.push_back(callback);
}

void CN_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b088      	sub	sp, #32
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
	for (auto callback : CN_TIM_PeriodElapsedCallbacks)
 80023e8:	4b18      	ldr	r3, [pc, #96]	@ (800244c <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x6c>)
 80023ea:	61fb      	str	r3, [r7, #28]
 80023ec:	69f8      	ldr	r0, [r7, #28]
 80023ee:	f000 f93f 	bl	8002670 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EE5beginEv>
 80023f2:	4603      	mov	r3, r0
 80023f4:	613b      	str	r3, [r7, #16]
 80023f6:	69f8      	ldr	r0, [r7, #28]
 80023f8:	f000 f94a 	bl	8002690 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EE3endEv>
 80023fc:	4603      	mov	r3, r0
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	e014      	b.n	800242c <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x4c>
 8002402:	f107 0310 	add.w	r3, r7, #16
 8002406:	4618      	mov	r0, r3
 8002408:	f000 f97b 	bl	8002702 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 800240c:	4603      	mov	r3, r0
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	61bb      	str	r3, [r7, #24]
	{
		bool flag = callback(htim);
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4798      	blx	r3
 8002418:	4603      	mov	r3, r0
 800241a:	75fb      	strb	r3, [r7, #23]
		if (flag)
 800241c:	7dfb      	ldrb	r3, [r7, #23]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d110      	bne.n	8002444 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x64>
	for (auto callback : CN_TIM_PeriodElapsedCallbacks)
 8002422:	f107 0310 	add.w	r3, r7, #16
 8002426:	4618      	mov	r0, r3
 8002428:	f000 f95b 	bl	80026e2 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 800242c:	f107 020c 	add.w	r2, r7, #12
 8002430:	f107 0310 	add.w	r3, r7, #16
 8002434:	4611      	mov	r1, r2
 8002436:	4618      	mov	r0, r3
 8002438:	f000 f93b 	bl	80026b2 <_ZN9__gnu_cxxneIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1df      	bne.n	8002402 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x22>
			return;
	}
	return;
 8002442:	e000      	b.n	8002446 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x66>
			return;
 8002444:	bf00      	nop
}
 8002446:	3720      	adds	r7, #32
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	24001224 	.word	0x24001224

08002450 <HAL_SPI_ErrorCallback>:
// Handle SPI errors
//
//  CasualNoises    04/07/2025  First implementation
//==============================================================================
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
	CN_ReportFault(eErrorCodes::runtimeError);
 8002458:	2003      	movs	r0, #3
 800245a:	f7ff ff4f 	bl	80022fc <_ZL14CN_ReportFault11eErrorCodes>
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002466:	b580      	push	{r7, lr}
 8002468:	b084      	sub	sp, #16
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f000 fa61 	bl	800293a <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4618      	mov	r0, r3
 800248e:	f000 f944 	bl	800271a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4618      	mov	r0, r3
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff ffeb 	bl	8002482 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4618      	mov	r0, r3
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b084      	sub	sp, #16
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	60fb      	str	r3, [r7, #12]
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	f000 fa71 	bl	80029aa <_ZNSt15__new_allocatorIPFbtEED1Ev>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <_ZNSt12_Vector_baseIPFbtESaIS1_EEC1Ev>:
      _Vector_base() = default;
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4618      	mov	r0, r3
 80024de:	f000 f946 	bl	800276e <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implC1Ev>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <_ZNSt6vectorIPFbtESaIS1_EEC1Ev>:
      vector() = default;
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff ffeb 	bl	80024d2 <_ZNSt12_Vector_baseIPFbtESaIS1_EEC1Ev>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4618      	mov	r0, r3
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
	...

08002508 <HAL_GPIO_EXTI_Callback>:
{
	EXTI_ConvCpltCallbacks.push_back(callback);
}

void HAL_GPIO_EXTI_Callback ( uint16_t GPIO_Pin )
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	@ 0x28
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	80fb      	strh	r3, [r7, #6]
	bool flag = false;
 8002512:	2300      	movs	r3, #0
 8002514:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	// Handle NerveNet threads first
#ifdef CASUALNOISES_NERVENET_THREAD
	for ( uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i )
 8002518:	2300      	movs	r3, #0
 800251a:	623b      	str	r3, [r7, #32]
 800251c:	e016      	b.n	800254c <HAL_GPIO_EXTI_Callback+0x44>
	{
		if ( gNerveNetMasterThreadPtr[i] != nullptr )
 800251e:	4a3c      	ldr	r2, [pc, #240]	@ (8002610 <HAL_GPIO_EXTI_Callback+0x108>)
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d009      	beq.n	800253e <HAL_GPIO_EXTI_Callback+0x36>
			flag = gNerveNetMasterThreadPtr[0]->GPIO_EXTI_Callback ( GPIO_Pin );
 800252a:	4b39      	ldr	r3, [pc, #228]	@ (8002610 <HAL_GPIO_EXTI_Callback+0x108>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	88fa      	ldrh	r2, [r7, #6]
 8002530:	4611      	mov	r1, r2
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fa84 	bl	8001a40 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt>
 8002538:	4603      	mov	r3, r0
 800253a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (flag)
 800253e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002542:	2b00      	cmp	r3, #0
 8002544:	d15a      	bne.n	80025fc <HAL_GPIO_EXTI_Callback+0xf4>
	for ( uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i )
 8002546:	6a3b      	ldr	r3, [r7, #32]
 8002548:	3301      	adds	r3, #1
 800254a:	623b      	str	r3, [r7, #32]
 800254c:	6a3b      	ldr	r3, [r7, #32]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0e5      	beq.n	800251e <HAL_GPIO_EXTI_Callback+0x16>
			return;
	}
	for ( uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i )
 8002552:	2300      	movs	r3, #0
 8002554:	61fb      	str	r3, [r7, #28]
 8002556:	e016      	b.n	8002586 <HAL_GPIO_EXTI_Callback+0x7e>
	{
		if (gNerveNetSlaveThreadPtr[i] != nullptr)
 8002558:	4a2e      	ldr	r2, [pc, #184]	@ (8002614 <HAL_GPIO_EXTI_Callback+0x10c>)
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d009      	beq.n	8002578 <HAL_GPIO_EXTI_Callback+0x70>
			flag = gNerveNetSlaveThreadPtr[0]->GPIO_EXTI_Callback ( GPIO_Pin );
 8002564:	4b2b      	ldr	r3, [pc, #172]	@ (8002614 <HAL_GPIO_EXTI_Callback+0x10c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	88fa      	ldrh	r2, [r7, #6]
 800256a:	4611      	mov	r1, r2
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff fbcf 	bl	8001d10 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt>
 8002572:	4603      	mov	r3, r0
 8002574:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (flag)
 8002578:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800257c:	2b00      	cmp	r3, #0
 800257e:	d13f      	bne.n	8002600 <HAL_GPIO_EXTI_Callback+0xf8>
	for ( uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i )
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	3301      	adds	r3, #1
 8002584:	61fb      	str	r3, [r7, #28]
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d9e5      	bls.n	8002558 <HAL_GPIO_EXTI_Callback+0x50>
			return;
	}
#endif

	// Scan registered callback's
	if ( ! flag )
 800258c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002590:	f083 0301 	eor.w	r3, r3, #1
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b00      	cmp	r3, #0
 8002598:	d034      	beq.n	8002604 <HAL_GPIO_EXTI_Callback+0xfc>
	{
		for ( auto callback : EXTI_ConvCpltCallbacks )
 800259a:	4b1f      	ldr	r3, [pc, #124]	@ (8002618 <HAL_GPIO_EXTI_Callback+0x110>)
 800259c:	61bb      	str	r3, [r7, #24]
 800259e:	69b8      	ldr	r0, [r7, #24]
 80025a0:	f000 f90f 	bl	80027c2 <_ZNSt6vectorIPFbtESaIS1_EE5beginEv>
 80025a4:	4603      	mov	r3, r0
 80025a6:	613b      	str	r3, [r7, #16]
 80025a8:	69b8      	ldr	r0, [r7, #24]
 80025aa:	f000 f91a 	bl	80027e2 <_ZNSt6vectorIPFbtESaIS1_EE3endEv>
 80025ae:	4603      	mov	r3, r0
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	e017      	b.n	80025e4 <HAL_GPIO_EXTI_Callback+0xdc>
 80025b4:	f107 0310 	add.w	r3, r7, #16
 80025b8:	4618      	mov	r0, r3
 80025ba:	f000 f94b 	bl	8002854 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEdeEv>
 80025be:	4603      	mov	r3, r0
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	617b      	str	r3, [r7, #20]
		{
			flag = callback ( GPIO_Pin );
 80025c4:	88fa      	ldrh	r2, [r7, #6]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	4610      	mov	r0, r2
 80025ca:	4798      	blx	r3
 80025cc:	4603      	mov	r3, r0
 80025ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if ( flag )
 80025d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d116      	bne.n	8002608 <HAL_GPIO_EXTI_Callback+0x100>
		for ( auto callback : EXTI_ConvCpltCallbacks )
 80025da:	f107 0310 	add.w	r3, r7, #16
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 f928 	bl	8002834 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEppEv>
 80025e4:	f107 020c 	add.w	r2, r7, #12
 80025e8:	f107 0310 	add.w	r3, r7, #16
 80025ec:	4611      	mov	r1, r2
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 f908 	bl	8002804 <_ZN9__gnu_cxxneIPPFbtESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1dc      	bne.n	80025b4 <HAL_GPIO_EXTI_Callback+0xac>
				return;
		}
	}
	return;
 80025fa:	e003      	b.n	8002604 <HAL_GPIO_EXTI_Callback+0xfc>
			return;
 80025fc:	bf00      	nop
 80025fe:	e004      	b.n	800260a <HAL_GPIO_EXTI_Callback+0x102>
			return;
 8002600:	bf00      	nop
 8002602:	e002      	b.n	800260a <HAL_GPIO_EXTI_Callback+0x102>
	return;
 8002604:	bf00      	nop
 8002606:	e000      	b.n	800260a <HAL_GPIO_EXTI_Callback+0x102>
				return;
 8002608:	bf00      	nop
}
 800260a:	3728      	adds	r7, #40	@ 0x28
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	2400120c 	.word	0x2400120c
 8002614:	24001210 	.word	0x24001210
 8002618:	2400123c 	.word	0x2400123c

0800261c <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4618      	mov	r0, r3
 8002630:	f000 f91c 	bl	800286c <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800263e:	b580      	push	{r7, lr}
 8002640:	b082      	sub	sp, #8
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8002656:	461a      	mov	r2, r3
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 f926 	bl	80028aa <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff fe95 	bl	8002390 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4618      	mov	r0, r3
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EE5beginEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	f107 030c 	add.w	r3, r7, #12
 800267e:	4611      	mov	r1, r2
 8002680:	4618      	mov	r0, r3
 8002682:	f000 f92b 	bl	80028dc <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	4618      	mov	r0, r3
 800268a:	3710      	adds	r7, #16
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EE3endEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      end() _GLIBCXX_NOEXCEPT
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	1d1a      	adds	r2, r3, #4
 800269c:	f107 030c 	add.w	r3, r7, #12
 80026a0:	4611      	mov	r1, r2
 80026a2:	4618      	mov	r0, r3
 80026a4:	f000 f91a 	bl	80028dc <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <_ZN9__gnu_cxxneIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80026b2:	b590      	push	{r4, r7, lr}
 80026b4:	b083      	sub	sp, #12
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
 80026ba:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f000 f91d 	bl	80028fc <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80026c2:	4603      	mov	r3, r0
 80026c4:	681c      	ldr	r4, [r3, #0]
 80026c6:	6838      	ldr	r0, [r7, #0]
 80026c8:	f000 f918 	bl	80028fc <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80026cc:	4603      	mov	r3, r0
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	429c      	cmp	r4, r3
 80026d2:	bf14      	ite	ne
 80026d4:	2301      	movne	r3, #1
 80026d6:	2300      	moveq	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	4618      	mov	r0, r3
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd90      	pop	{r4, r7, pc}

080026e2 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 80026e2:	b480      	push	{r7}
 80026e4:	b083      	sub	sp, #12
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
	++_M_current;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	1d1a      	adds	r2, r3, #4
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	601a      	str	r2, [r3, #0]
	return *this;
 80026f4:	687b      	ldr	r3, [r7, #4]
      }
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800271a:	b580      	push	{r7, lr}
 800271c:	b084      	sub	sp, #16
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4618      	mov	r0, r3
 800272e:	f000 f8f0 	bl	8002912 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8002754:	461a      	mov	r2, r3
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f8fa 	bl	8002950 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff fe81 	bl	8002466 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800276e:	b580      	push	{r7, lr}
 8002770:	b084      	sub	sp, #16
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4618      	mov	r0, r3
 8002782:	f000 f8fe 	bl	8002982 <_ZNSt12_Vector_baseIPFbtESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <_ZNSt12_Vector_baseIPFbtESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 80027a8:	461a      	mov	r2, r3
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 f908 	bl	80029c0 <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j>
      }
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff fe7f 	bl	80024b6 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implD1Ev>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4618      	mov	r0, r3
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <_ZNSt6vectorIPFbtESaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b084      	sub	sp, #16
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	f107 030c 	add.w	r3, r7, #12
 80027d0:	4611      	mov	r1, r2
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 f90d 	bl	80029f2 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <_ZNSt6vectorIPFbtESaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b084      	sub	sp, #16
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	1d1a      	adds	r2, r3, #4
 80027ee:	f107 030c 	add.w	r3, r7, #12
 80027f2:	4611      	mov	r1, r2
 80027f4:	4618      	mov	r0, r3
 80027f6:	f000 f8fc 	bl	80029f2 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <_ZN9__gnu_cxxneIPPFbtESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8002804:	b590      	push	{r4, r7, lr}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f8ff 	bl	8002a12 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>
 8002814:	4603      	mov	r3, r0
 8002816:	681c      	ldr	r4, [r3, #0]
 8002818:	6838      	ldr	r0, [r7, #0]
 800281a:	f000 f8fa 	bl	8002a12 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>
 800281e:	4603      	mov	r3, r0
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	429c      	cmp	r4, r3
 8002824:	bf14      	ite	ne
 8002826:	2301      	movne	r3, #1
 8002828:	2300      	moveq	r3, #0
 800282a:	b2db      	uxtb	r3, r3
 800282c:	4618      	mov	r0, r3
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	bd90      	pop	{r4, r7, pc}

08002834 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	++_M_current;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	1d1a      	adds	r2, r3, #4
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	601a      	str	r2, [r3, #0]
	return *this;
 8002846:	687b      	ldr	r3, [r7, #4]
      }
 8002848:	4618      	mov	r0, r3
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	609a      	str	r2, [r3, #8]
	{ }
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4618      	mov	r0, r3
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b088      	sub	sp, #32
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	60f8      	str	r0, [r7, #12]
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	607a      	str	r2, [r7, #4]
	if (__p)
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d00b      	beq.n	80028d4 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	61fb      	str	r3, [r7, #28]
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	617b      	str	r3, [r7, #20]
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      [[__gnu__::__always_inline__]]
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
      { __a.deallocate(__p, __n); }
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	69b9      	ldr	r1, [r7, #24]
 80028cc:	69f8      	ldr	r0, [r7, #28]
 80028ce:	f000 f8cc 	bl	8002a6a <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEE10deallocateEPS3_j>
 80028d2:	bf00      	nop
      }
 80028d4:	bf00      	nop
 80028d6:	3720      	adds	r7, #32
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	605a      	str	r2, [r3, #4]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	609a      	str	r2, [r3, #8]
	{ }
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr

0800293a <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>:
 800293a:	b480      	push	{r7}
 800293c:	b083      	sub	sp, #12
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4618      	mov	r0, r3
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8002950:	b580      	push	{r7, lr}
 8002952:	b088      	sub	sp, #32
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
	if (__p)
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00b      	beq.n	800297a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	61fb      	str	r3, [r7, #28]
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	61bb      	str	r3, [r7, #24]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	69b9      	ldr	r1, [r7, #24]
 8002972:	69f8      	ldr	r0, [r7, #28]
 8002974:	f000 f896 	bl	8002aa4 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>
 8002978:	bf00      	nop
      }
 800297a:	bf00      	nop
 800297c:	3720      	adds	r7, #32
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <_ZNSt12_Vector_baseIPFbtESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
	{ }
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4618      	mov	r0, r3
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <_ZNSt15__new_allocatorIPFbtEED1Ev>:
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4618      	mov	r0, r3
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b088      	sub	sp, #32
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
	if (__p)
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00b      	beq.n	80029ea <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	61fb      	str	r3, [r7, #28]
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	61bb      	str	r3, [r7, #24]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	617b      	str	r3, [r7, #20]
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	69b9      	ldr	r1, [r7, #24]
 80029e2:	69f8      	ldr	r0, [r7, #28]
 80029e4:	f000 f87b 	bl	8002ade <_ZNSt15__new_allocatorIPFbtEE10deallocateEPS1_j>
 80029e8:	bf00      	nop
      }
 80029ea:	bf00      	nop
 80029ec:	3720      	adds	r7, #32
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
 80029fa:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4618      	mov	r0, r3
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr

08002a12 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002a12:	b480      	push	{r7}
 8002a14:	b083      	sub	sp, #12
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4618      	mov	r0, r3
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <_ZNSt12_Vector_baseIPFbtESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEE10deallocateEPS3_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b084      	sub	sp, #16
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	60f8      	str	r0, [r7, #12]
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	68b8      	ldr	r0, [r7, #8]
 8002a7e:	f011 fe1f 	bl	80146c0 <_ZdlPvj>
      }
 8002a82:	bf00      	nop
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <_ZSt8_DestroyIPPFbP17TIM_HandleTypeDefEEvT_S5_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b082      	sub	sp, #8
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
 8002a92:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8002a94:	6839      	ldr	r1, [r7, #0]
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f83e 	bl	8002b18 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17TIM_HandleTypeDefEEEvT_S7_>
    }
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	68b8      	ldr	r0, [r7, #8]
 8002ab8:	f011 fe02 	bl	80146c0 <_ZdlPvj>
      }
 8002abc:	bf00      	nop
 8002abe:	3710      	adds	r7, #16
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8002ace:	6839      	ldr	r1, [r7, #0]
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f82c 	bl	8002b2e <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>
    }
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <_ZNSt15__new_allocatorIPFbtEE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b084      	sub	sp, #16
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4619      	mov	r1, r3
 8002af0:	68b8      	ldr	r0, [r7, #8]
 8002af2:	f011 fde5 	bl	80146c0 <_ZdlPvj>
      }
 8002af6:	bf00      	nop
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <_ZSt8_DestroyIPPFbtEEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
 8002b06:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8002b08:	6839      	ldr	r1, [r7, #0]
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f81a 	bl	8002b44 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbtEEEvT_S5_>
    }
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17TIM_HandleTypeDefEEEvT_S7_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>:
 8002b2e:	b480      	push	{r7}
 8002b30:	b083      	sub	sp, #12
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
 8002b36:	6039      	str	r1, [r7, #0]
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbtEEEvT_S5_>:
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
	...

08002b5c <_Z41__static_initialization_and_destruction_0v>:
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
std::vector<CN_TimerPeriodElapsedCallback> CN_TIM_PeriodElapsedCallbacks;
 8002b60:	4805      	ldr	r0, [pc, #20]	@ (8002b78 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8002b62:	f7ff fc30 	bl	80023c6 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 8002b66:	4805      	ldr	r0, [pc, #20]	@ (8002b7c <_Z41__static_initialization_and_destruction_0v+0x20>)
 8002b68:	f7ff fc98 	bl	800249c <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
std::vector<GPIO_EXTI_Callback> EXTI_ConvCpltCallbacks;
 8002b6c:	4804      	ldr	r0, [pc, #16]	@ (8002b80 <_Z41__static_initialization_and_destruction_0v+0x24>)
 8002b6e:	f7ff fcbd 	bl	80024ec <_ZNSt6vectorIPFbtESaIS1_EEC1Ev>
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	24001224 	.word	0x24001224
 8002b7c:	24001230 	.word	0x24001230
 8002b80:	2400123c 	.word	0x2400123c

08002b84 <_Z41__static_initialization_and_destruction_1v>:
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
std::vector<GPIO_EXTI_Callback> EXTI_ConvCpltCallbacks;
 8002b88:	4805      	ldr	r0, [pc, #20]	@ (8002ba0 <_Z41__static_initialization_and_destruction_1v+0x1c>)
 8002b8a:	f000 f80f 	bl	8002bac <_ZNSt6vectorIPFbtESaIS1_EED1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 8002b8e:	4805      	ldr	r0, [pc, #20]	@ (8002ba4 <_Z41__static_initialization_and_destruction_1v+0x20>)
 8002b90:	f000 f82a 	bl	8002be8 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_TimerPeriodElapsedCallback> CN_TIM_PeriodElapsedCallbacks;
 8002b94:	4804      	ldr	r0, [pc, #16]	@ (8002ba8 <_Z41__static_initialization_and_destruction_1v+0x24>)
 8002b96:	f000 f845 	bl	8002c24 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>
}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	2400123c 	.word	0x2400123c
 8002ba4:	24001230 	.word	0x24001230
 8002ba8:	24001224 	.word	0x24001224

08002bac <_ZNSt6vectorIPFbtESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002bac:	b5b0      	push	{r4, r5, r7, lr}
 8002bae:	b086      	sub	sp, #24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681d      	ldr	r5, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff ff48 	bl	8002a54 <_ZNSt12_Vector_baseIPFbtESaIS1_EE19_M_get_Tp_allocatorEv>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	617d      	str	r5, [r7, #20]
 8002bc8:	613c      	str	r4, [r7, #16]
 8002bca:	60fb      	str	r3, [r7, #12]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8002bcc:	6939      	ldr	r1, [r7, #16]
 8002bce:	6978      	ldr	r0, [r7, #20]
 8002bd0:	f7ff ff95 	bl	8002afe <_ZSt8_DestroyIPPFbtEEvT_S3_>
    }
 8002bd4:	bf00      	nop
      }
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff fdd9 	bl	8002790 <_ZNSt12_Vector_baseIPFbtESaIS1_EED1Ev>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4618      	mov	r0, r3
 8002be2:	3718      	adds	r7, #24
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bdb0      	pop	{r4, r5, r7, pc}

08002be8 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002be8:	b5b0      	push	{r4, r5, r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681d      	ldr	r5, [r3, #0]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff ff1f 	bl	8002a3e <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8002c00:	4603      	mov	r3, r0
 8002c02:	617d      	str	r5, [r7, #20]
 8002c04:	613c      	str	r4, [r7, #16]
 8002c06:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8002c08:	6939      	ldr	r1, [r7, #16]
 8002c0a:	6978      	ldr	r0, [r7, #20]
 8002c0c:	f7ff ff5a 	bl	8002ac4 <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>
    }
 8002c10:	bf00      	nop
      }
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff fd91 	bl	800273c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bdb0      	pop	{r4, r5, r7, pc}

08002c24 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002c24:	b5b0      	push	{r4, r5, r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681d      	ldr	r5, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff fef6 	bl	8002a28 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	617d      	str	r5, [r7, #20]
 8002c40:	613c      	str	r4, [r7, #16]
 8002c42:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8002c44:	6939      	ldr	r1, [r7, #16]
 8002c46:	6978      	ldr	r0, [r7, #20]
 8002c48:	f7ff ff1f 	bl	8002a8a <_ZSt8_DestroyIPPFbP17TIM_HandleTypeDefEEvT_S5_>
    }
 8002c4c:	bf00      	nop
      }
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fcf4 	bl	800263e <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bdb0      	pop	{r4, r5, r7, pc}

08002c60 <_GLOBAL__sub_I_CN_TIM_PeriodElapsedCallbacks>:
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	f7ff ff7a 	bl	8002b5c <_Z41__static_initialization_and_destruction_0v>
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <_GLOBAL__sub_D_CN_TIM_PeriodElapsedCallbacks>:
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	f7ff ff89 	bl	8002b84 <_Z41__static_initialization_and_destruction_1v>
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <_ZL8CN_Delayv>:
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	60bb      	str	r3, [r7, #8]
 8002c7e:	e00e      	b.n	8002c9e <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8002c80:	2300      	movs	r3, #0
 8002c82:	607b      	str	r3, [r7, #4]
 8002c84:	e005      	b.n	8002c92 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	607b      	str	r3, [r7, #4]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b09      	cmp	r3, #9
 8002c96:	d9f6      	bls.n	8002c86 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	4a04      	ldr	r2, [pc, #16]	@ (8002cb4 <_ZL8CN_Delayv+0x40>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d9ec      	bls.n	8002c80 <_ZL8CN_Delayv+0xc>
}
 8002ca6:	bf00      	nop
 8002ca8:	bf00      	nop
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	000f423f 	.word	0x000f423f

08002cb8 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8002cc0:	f00e f846 	bl	8010d50 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d005      	beq.n	8002cde <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cd8:	481a      	ldr	r0, [pc, #104]	@ (8002d44 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002cda:	f006 fd8b 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d005      	beq.n	8002cf4 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002cee:	4815      	ldr	r0, [pc, #84]	@ (8002d44 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002cf0:	f006 fd80 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 0304 	and.w	r3, r3, #4
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d005      	beq.n	8002d0a <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d04:	4810      	ldr	r0, [pc, #64]	@ (8002d48 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8002d06:	f006 fd75 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f003 0308 	and.w	r3, r3, #8
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d005      	beq.n	8002d20 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8002d14:	2200      	movs	r2, #0
 8002d16:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002d1a:	480b      	ldr	r0, [pc, #44]	@ (8002d48 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8002d1c:	f006 fd6a 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8002d20:	f7ff ffa8 	bl	8002c74 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8002d24:	2201      	movs	r2, #1
 8002d26:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8002d2a:	4806      	ldr	r0, [pc, #24]	@ (8002d44 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002d2c:	f006 fd62 	bl	80097f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8002d30:	2201      	movs	r2, #1
 8002d32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002d36:	4804      	ldr	r0, [pc, #16]	@ (8002d48 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8002d38:	f006 fd5c 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8002d3c:	f7ff ff9a 	bl	8002c74 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8002d40:	e7c2      	b.n	8002cc8 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8002d42:	bf00      	nop
 8002d44:	58020400 	.word	0x58020400
 8002d48:	58021400 	.word	0x58021400

08002d4c <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv>:
	// instances of the audio processor class
	//
	//  CasualNoises    13/07/2025  First implementation for Fellhorn
	//==============================================================================
	// Prevent multiple users accessing this object, only the AudioThread should use it
	static AudioProcessor* getSouthSideAudioProcessor()
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	{
		if ( ! mIsAllocated )
 8002d50:	4b08      	ldr	r3, [pc, #32]	@ (8002d74 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x28>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	f083 0301 	eor.w	r3, r3, #1
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d004      	beq.n	8002d68 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x1c>
		{
			mIsAllocated = true;
 8002d5e:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x28>)
 8002d60:	2201      	movs	r2, #1
 8002d62:	701a      	strb	r2, [r3, #0]
			return &mSouthSideAudioProcessor;
 8002d64:	4b04      	ldr	r3, [pc, #16]	@ (8002d78 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x2c>)
 8002d66:	e003      	b.n	8002d70 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x24>
		}
		CN_ReportFault(eErrorCodes::runtimeError);
 8002d68:	2003      	movs	r0, #3
 8002d6a:	f7ff ffa5 	bl	8002cb8 <_ZL14CN_ReportFault11eErrorCodes>
		return nullptr;
 8002d6e:	2300      	movs	r3, #0
	}
 8002d70:	4618      	mov	r0, r3
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	2400ab6c 	.word	0x2400ab6c
 8002d78:	24000014 	.word	0x24000014

08002d7c <_Z13displayStatus12eStatusCodes>:

/*
 * displayStatus()
 */
void displayStatus (eStatusCodes status)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4603      	mov	r3, r0
 8002d84:	71fb      	strb	r3, [r7, #7]
	uint32_t code = (uint32_t)status;
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOG, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8002d90:	481c      	ldr	r0, [pc, #112]	@ (8002e04 <_Z13displayStatus12eStatusCodes+0x88>)
 8002d92:	f006 fd2f 	bl	80097f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8002d96:	2201      	movs	r2, #1
 8002d98:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002d9c:	4819      	ldr	r0, [pc, #100]	@ (8002e04 <_Z13displayStatus12eStatusCodes+0x88>)
 8002d9e:	f006 fd29 	bl	80097f4 <HAL_GPIO_WritePin>
	if (code & 0x00000001)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d005      	beq.n	8002db8 <_Z13displayStatus12eStatusCodes+0x3c>
		HAL_GPIO_WritePin ( GPIOG, STATUS_LED_1_Pin, GPIO_PIN_RESET );
 8002dac:	2200      	movs	r2, #0
 8002dae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002db2:	4814      	ldr	r0, [pc, #80]	@ (8002e04 <_Z13displayStatus12eStatusCodes+0x88>)
 8002db4:	f006 fd1e 	bl	80097f4 <HAL_GPIO_WritePin>
	if (code & 0x00000002)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d005      	beq.n	8002dce <_Z13displayStatus12eStatusCodes+0x52>
		HAL_GPIO_WritePin ( GPIOG, STATUS_LED_2_Pin, GPIO_PIN_RESET );
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002dc8:	480e      	ldr	r0, [pc, #56]	@ (8002e04 <_Z13displayStatus12eStatusCodes+0x88>)
 8002dca:	f006 fd13 	bl	80097f4 <HAL_GPIO_WritePin>
	if (code & 0x00000004)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d005      	beq.n	8002de4 <_Z13displayStatus12eStatusCodes+0x68>
		HAL_GPIO_WritePin ( GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET );
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002dde:	4809      	ldr	r0, [pc, #36]	@ (8002e04 <_Z13displayStatus12eStatusCodes+0x88>)
 8002de0:	f006 fd08 	bl	80097f4 <HAL_GPIO_WritePin>
	if (code & 0x00000008)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d005      	beq.n	8002dfa <_Z13displayStatus12eStatusCodes+0x7e>
		HAL_GPIO_WritePin ( GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET );
 8002dee:	2200      	movs	r2, #0
 8002df0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002df4:	4803      	ldr	r0, [pc, #12]	@ (8002e04 <_Z13displayStatus12eStatusCodes+0x88>)
 8002df6:	f006 fcfd 	bl	80097f4 <HAL_GPIO_WritePin>
}
 8002dfa:	bf00      	nop
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	58021800 	.word	0x58021800

08002e08 <setTimeMarker_1>:
{
	HAL_GPIO_TogglePin(GPIOC, TIME_MARKER_1_Pin);
}

void setTimeMarker_1()
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, TIME_MARKER_1_Pin, GPIO_PIN_SET);
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e12:	4802      	ldr	r0, [pc, #8]	@ (8002e1c <setTimeMarker_1+0x14>)
 8002e14:	f006 fcee 	bl	80097f4 <HAL_GPIO_WritePin>
}
 8002e18:	bf00      	nop
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	58020800 	.word	0x58020800

08002e20 <resetTimeMarker_1>:

void resetTimeMarker_1()
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, TIME_MARKER_1_Pin, GPIO_PIN_RESET);
 8002e24:	2200      	movs	r2, #0
 8002e26:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e2a:	4802      	ldr	r0, [pc, #8]	@ (8002e34 <resetTimeMarker_1+0x14>)
 8002e2c:	f006 fce2 	bl	80097f4 <HAL_GPIO_WritePin>
}
 8002e30:	bf00      	nop
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	58020800 	.word	0x58020800

08002e38 <setTimeMarker_2>:
{
	HAL_GPIO_TogglePin(GPIOC, TIME_MARKER_2_Pin);
}

void setTimeMarker_2()
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, TIME_MARKER_2_Pin, GPIO_PIN_SET);
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002e42:	4802      	ldr	r0, [pc, #8]	@ (8002e4c <setTimeMarker_2+0x14>)
 8002e44:	f006 fcd6 	bl	80097f4 <HAL_GPIO_WritePin>
}
 8002e48:	bf00      	nop
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	58020800 	.word	0x58020800

08002e50 <resetTimeMarker_2>:

void resetTimeMarker_2()
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, TIME_MARKER_2_Pin, GPIO_PIN_RESET);
 8002e54:	2200      	movs	r2, #0
 8002e56:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002e5a:	4802      	ldr	r0, [pc, #8]	@ (8002e64 <resetTimeMarker_2+0x14>)
 8002e5c:	f006 fcca 	bl	80097f4 <HAL_GPIO_WritePin>
}
 8002e60:	bf00      	nop
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	58020800 	.word	0x58020800

08002e68 <setTimeMarker_4>:
{
	HAL_GPIO_TogglePin(GPIOF, TIME_MARKER_4_Pin);
}

void setTimeMarker_4()
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, TIME_MARKER_4_Pin, GPIO_PIN_SET);
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	2102      	movs	r1, #2
 8002e70:	4802      	ldr	r0, [pc, #8]	@ (8002e7c <setTimeMarker_4+0x14>)
 8002e72:	f006 fcbf 	bl	80097f4 <HAL_GPIO_WritePin>
}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	58021400 	.word	0x58021400

08002e80 <resetTimeMarker_4>:

void resetTimeMarker_4()
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, TIME_MARKER_4_Pin, GPIO_PIN_RESET);
 8002e84:	2200      	movs	r2, #0
 8002e86:	2102      	movs	r1, #2
 8002e88:	4802      	ldr	r0, [pc, #8]	@ (8002e94 <resetTimeMarker_4+0x14>)
 8002e8a:	f006 fcb3 	bl	80097f4 <HAL_GPIO_WritePin>
}
 8002e8e:	bf00      	nop
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	58021400 	.word	0x58021400

08002e98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002e9c:	f001 f90c 	bl	80040b8 <_ZL10MPU_Configv>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002ea0:	4b2c      	ldr	r3, [pc, #176]	@ (8002f54 <main+0xbc>)
 8002ea2:	695b      	ldr	r3, [r3, #20]
 8002ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	bf14      	ite	ne
 8002eac:	2301      	movne	r3, #1
 8002eae:	2300      	moveq	r3, #0
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d11b      	bne.n	8002eee <main+0x56>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002eb6:	f3bf 8f4f 	dsb	sy
}
 8002eba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ebc:	f3bf 8f6f 	isb	sy
}
 8002ec0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002ec2:	4b24      	ldr	r3, [pc, #144]	@ (8002f54 <main+0xbc>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002eca:	f3bf 8f4f 	dsb	sy
}
 8002ece:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ed0:	f3bf 8f6f 	isb	sy
}
 8002ed4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8002f54 <main+0xbc>)
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	4a1e      	ldr	r2, [pc, #120]	@ (8002f54 <main+0xbc>)
 8002edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ee0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002ee2:	f3bf 8f4f 	dsb	sy
}
 8002ee6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ee8:	f3bf 8f6f 	isb	sy
}
 8002eec:	e000      	b.n	8002ef0 <main+0x58>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002eee:	bf00      	nop
  SCB_EnableICache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ef0:	f001 ff52 	bl	8004d98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ef4:	f000 f83a 	bl	8002f6c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ef8:	f000 fd8e 	bl	8003a18 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002efc:	f000 fd64 	bl	80039c8 <_ZL11MX_DMA_Initv>
  MX_USB_OTG_HS_PCD_Init();
 8002f00:	f000 fd2c 	bl	800395c <_ZL22MX_USB_OTG_HS_PCD_Initv>
  MX_SPI1_Init();
 8002f04:	f000 f9e8 	bl	80032d8 <_ZL12MX_SPI1_Initv>
  MX_SPI2_Init();
 8002f08:	f000 fa42 	bl	8003390 <_ZL12MX_SPI2_Initv>
  MX_SPI3_Init();
 8002f0c:	f000 fa96 	bl	800343c <_ZL12MX_SPI3_Initv>
  MX_SPI5_Init();
 8002f10:	f000 faf0 	bl	80034f4 <_ZL12MX_SPI5_Initv>
  MX_SPI6_Init();
 8002f14:	f000 fb4a 	bl	80035ac <_ZL12MX_SPI6_Initv>
  MX_TIM5_Init();
 8002f18:	f000 fc5e 	bl	80037d8 <_ZL12MX_TIM5_Initv>
  MX_TIM2_Init();
 8002f1c:	f000 fba2 	bl	8003664 <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 8002f20:	f000 fbfc 	bl	800371c <_ZL12MX_TIM3_Initv>
  MX_TIM15_Init();
 8002f24:	f000 fcb8 	bl	8003898 <_ZL13MX_TIM15_Initv>
  MX_ADC1_Init();
 8002f28:	f000 f89c 	bl	8003064 <_ZL12MX_ADC1_Initv>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);			// ToDo: do this in the appropriate gate/trigger thread
 8002f2c:	480a      	ldr	r0, [pc, #40]	@ (8002f58 <main+0xc0>)
 8002f2e:	f00b fbdf 	bl	800e6f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim15);			// ToDo: remove this, timer 15 is not used
 8002f32:	480a      	ldr	r0, [pc, #40]	@ (8002f5c <main+0xc4>)
 8002f34:	f00b fbdc 	bl	800e6f0 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002f38:	f00c fbd8 	bl	800f6ec <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002f3c:	4a08      	ldr	r2, [pc, #32]	@ (8002f60 <main+0xc8>)
 8002f3e:	2100      	movs	r1, #0
 8002f40:	4808      	ldr	r0, [pc, #32]	@ (8002f64 <main+0xcc>)
 8002f42:	f00c fc1d 	bl	800f780 <osThreadNew>
 8002f46:	4603      	mov	r3, r0
 8002f48:	4a07      	ldr	r2, [pc, #28]	@ (8002f68 <main+0xd0>)
 8002f4a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002f4c:	f00c fbf2 	bl	800f734 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002f50:	bf00      	nop
 8002f52:	e7fd      	b.n	8002f50 <main+0xb8>
 8002f54:	e000ed00 	.word	0xe000ed00
 8002f58:	2400169c 	.word	0x2400169c
 8002f5c:	24001734 	.word	0x24001734
 8002f60:	080180ac 	.word	0x080180ac
 8002f64:	08003df1 	.word	0x08003df1
 8002f68:	24001c64 	.word	0x24001c64

08002f6c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b09c      	sub	sp, #112	@ 0x70
 8002f70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f76:	224c      	movs	r2, #76	@ 0x4c
 8002f78:	2100      	movs	r1, #0
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f012 fe7c 	bl	8015c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f80:	1d3b      	adds	r3, r7, #4
 8002f82:	2220      	movs	r2, #32
 8002f84:	2100      	movs	r1, #0
 8002f86:	4618      	mov	r0, r3
 8002f88:	f012 fe76 	bl	8015c78 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002f8c:	2002      	movs	r0, #2
 8002f8e:	f006 fd95 	bl	8009abc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002f92:	2300      	movs	r3, #0
 8002f94:	603b      	str	r3, [r7, #0]
 8002f96:	4b32      	ldr	r3, [pc, #200]	@ (8003060 <_Z18SystemClock_Configv+0xf4>)
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	4a31      	ldr	r2, [pc, #196]	@ (8003060 <_Z18SystemClock_Configv+0xf4>)
 8002f9c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002fa0:	6193      	str	r3, [r2, #24]
 8002fa2:	4b2f      	ldr	r3, [pc, #188]	@ (8003060 <_Z18SystemClock_Configv+0xf4>)
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002faa:	603b      	str	r3, [r7, #0]
 8002fac:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002fae:	bf00      	nop
 8002fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8003060 <_Z18SystemClock_Configv+0xf4>)
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fbc:	bf14      	ite	ne
 8002fbe:	2301      	movne	r3, #1
 8002fc0:	2300      	moveq	r3, #0
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f3      	bne.n	8002fb0 <_Z18SystemClock_Configv+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002fcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002fda:	2302      	movs	r3, #2
 8002fdc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8002fde:	232c      	movs	r3, #44	@ 0x2c
 8002fe0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8002fe6:	2305      	movs	r3, #5
 8002fe8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002fea:	2302      	movs	r3, #2
 8002fec:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002fee:	230c      	movs	r3, #12
 8002ff0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ffe:	4618      	mov	r0, r3
 8003000:	f006 fda6 	bl	8009b50 <HAL_RCC_OscConfig>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	bf14      	ite	ne
 800300a:	2301      	movne	r3, #1
 800300c:	2300      	moveq	r3, #0
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 8003014:	f001 f896 	bl	8004144 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003018:	233f      	movs	r3, #63	@ 0x3f
 800301a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800301c:	2303      	movs	r3, #3
 800301e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003020:	2300      	movs	r3, #0
 8003022:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003024:	2308      	movs	r3, #8
 8003026:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003028:	2340      	movs	r3, #64	@ 0x40
 800302a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800302c:	2340      	movs	r3, #64	@ 0x40
 800302e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003030:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003034:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003036:	2340      	movs	r3, #64	@ 0x40
 8003038:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800303a:	1d3b      	adds	r3, r7, #4
 800303c:	2103      	movs	r1, #3
 800303e:	4618      	mov	r0, r3
 8003040:	f007 f960 	bl	800a304 <HAL_RCC_ClockConfig>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	bf14      	ite	ne
 800304a:	2301      	movne	r3, #1
 800304c:	2300      	moveq	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <_Z18SystemClock_Configv+0xec>
  {
    Error_Handler();
 8003054:	f001 f876 	bl	8004144 <Error_Handler>
  }
}
 8003058:	bf00      	nop
 800305a:	3770      	adds	r7, #112	@ 0x70
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	58024800 	.word	0x58024800

08003064 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b08c      	sub	sp, #48	@ 0x30
 8003068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800306a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	605a      	str	r2, [r3, #4]
 8003074:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003076:	463b      	mov	r3, r7
 8003078:	2224      	movs	r2, #36	@ 0x24
 800307a:	2100      	movs	r1, #0
 800307c:	4618      	mov	r0, r3
 800307e:	f012 fdfb 	bl	8015c78 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003082:	4b8a      	ldr	r3, [pc, #552]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 8003084:	4a8a      	ldr	r2, [pc, #552]	@ (80032b0 <_ZL12MX_ADC1_Initv+0x24c>)
 8003086:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8003088:	4b88      	ldr	r3, [pc, #544]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 800308a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800308e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8003090:	4b86      	ldr	r3, [pc, #536]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 8003092:	2200      	movs	r2, #0
 8003094:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003096:	4b85      	ldr	r3, [pc, #532]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 8003098:	2201      	movs	r2, #1
 800309a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800309c:	4b83      	ldr	r3, [pc, #524]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 800309e:	2204      	movs	r2, #4
 80030a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80030a2:	4b82      	ldr	r3, [pc, #520]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80030a8:	4b80      	ldr	r3, [pc, #512]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 9;
 80030ae:	4b7f      	ldr	r3, [pc, #508]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030b0:	2209      	movs	r2, #9
 80030b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80030b4:	4b7d      	ldr	r3, [pc, #500]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_CC2;
 80030bc:	4b7b      	ldr	r3, [pc, #492]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030be:	f44f 628c 	mov.w	r2, #1120	@ 0x460
 80030c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80030c4:	4b79      	ldr	r3, [pc, #484]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80030cc:	4b77      	ldr	r3, [pc, #476]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80030d2:	4b76      	ldr	r3, [pc, #472]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80030d8:	4b74      	ldr	r3, [pc, #464]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030da:	2200      	movs	r2, #0
 80030dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 80030de:	4b73      	ldr	r3, [pc, #460]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 80030e6:	4b71      	ldr	r3, [pc, #452]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030e8:	2201      	movs	r2, #1
 80030ea:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80030ec:	486f      	ldr	r0, [pc, #444]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80030ee:	f002 f953 	bl	8005398 <HAL_ADC_Init>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	bf14      	ite	ne
 80030f8:	2301      	movne	r3, #1
 80030fa:	2300      	moveq	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 8003102:	f001 f81f 	bl	8004144 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003106:	2300      	movs	r3, #0
 8003108:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800310a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800310e:	4619      	mov	r1, r3
 8003110:	4866      	ldr	r0, [pc, #408]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 8003112:	f003 f931 	bl	8006378 <HAL_ADCEx_MultiModeConfigChannel>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	bf14      	ite	ne
 800311c:	2301      	movne	r3, #1
 800311e:	2300      	moveq	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d001      	beq.n	800312a <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 8003126:	f001 f80d 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 800312a:	4b62      	ldr	r3, [pc, #392]	@ (80032b4 <_ZL12MX_ADC1_Initv+0x250>)
 800312c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800312e:	2306      	movs	r3, #6
 8003130:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8003132:	2303      	movs	r3, #3
 8003134:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003136:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800313a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800313c:	2304      	movs	r3, #4
 800313e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8003144:	2300      	movs	r3, #0
 8003146:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800314a:	463b      	mov	r3, r7
 800314c:	4619      	mov	r1, r3
 800314e:	4857      	ldr	r0, [pc, #348]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 8003150:	f002 fb2a 	bl	80057a8 <HAL_ADC_ConfigChannel>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	bf14      	ite	ne
 800315a:	2301      	movne	r3, #1
 800315c:	2300      	moveq	r3, #0
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <_ZL12MX_ADC1_Initv+0x104>
  {
    Error_Handler();
 8003164:	f000 ffee 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003168:	4b53      	ldr	r3, [pc, #332]	@ (80032b8 <_ZL12MX_ADC1_Initv+0x254>)
 800316a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800316c:	230c      	movs	r3, #12
 800316e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003170:	463b      	mov	r3, r7
 8003172:	4619      	mov	r1, r3
 8003174:	484d      	ldr	r0, [pc, #308]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 8003176:	f002 fb17 	bl	80057a8 <HAL_ADC_ConfigChannel>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	bf14      	ite	ne
 8003180:	2301      	movne	r3, #1
 8003182:	2300      	moveq	r3, #0
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <_ZL12MX_ADC1_Initv+0x12a>
  {
    Error_Handler();
 800318a:	f000 ffdb 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800318e:	4b4b      	ldr	r3, [pc, #300]	@ (80032bc <_ZL12MX_ADC1_Initv+0x258>)
 8003190:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003192:	2312      	movs	r3, #18
 8003194:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003196:	463b      	mov	r3, r7
 8003198:	4619      	mov	r1, r3
 800319a:	4844      	ldr	r0, [pc, #272]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 800319c:	f002 fb04 	bl	80057a8 <HAL_ADC_ConfigChannel>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	bf14      	ite	ne
 80031a6:	2301      	movne	r3, #1
 80031a8:	2300      	moveq	r3, #0
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <_ZL12MX_ADC1_Initv+0x150>
  {
    Error_Handler();
 80031b0:	f000 ffc8 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80031b4:	4b42      	ldr	r3, [pc, #264]	@ (80032c0 <_ZL12MX_ADC1_Initv+0x25c>)
 80031b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80031b8:	2318      	movs	r3, #24
 80031ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80031bc:	463b      	mov	r3, r7
 80031be:	4619      	mov	r1, r3
 80031c0:	483a      	ldr	r0, [pc, #232]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80031c2:	f002 faf1 	bl	80057a8 <HAL_ADC_ConfigChannel>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	bf14      	ite	ne
 80031cc:	2301      	movne	r3, #1
 80031ce:	2300      	moveq	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <_ZL12MX_ADC1_Initv+0x176>
  {
    Error_Handler();
 80031d6:	f000 ffb5 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80031da:	4b3a      	ldr	r3, [pc, #232]	@ (80032c4 <_ZL12MX_ADC1_Initv+0x260>)
 80031dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80031de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80031e4:	463b      	mov	r3, r7
 80031e6:	4619      	mov	r1, r3
 80031e8:	4830      	ldr	r0, [pc, #192]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 80031ea:	f002 fadd 	bl	80057a8 <HAL_ADC_ConfigChannel>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	bf14      	ite	ne
 80031f4:	2301      	movne	r3, #1
 80031f6:	2300      	moveq	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <_ZL12MX_ADC1_Initv+0x19e>
  {
    Error_Handler();
 80031fe:	f000 ffa1 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003202:	4b31      	ldr	r3, [pc, #196]	@ (80032c8 <_ZL12MX_ADC1_Initv+0x264>)
 8003204:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8003206:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800320a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800320c:	463b      	mov	r3, r7
 800320e:	4619      	mov	r1, r3
 8003210:	4826      	ldr	r0, [pc, #152]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 8003212:	f002 fac9 	bl	80057a8 <HAL_ADC_ConfigChannel>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	bf14      	ite	ne
 800321c:	2301      	movne	r3, #1
 800321e:	2300      	moveq	r3, #0
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <_ZL12MX_ADC1_Initv+0x1c6>
  {
    Error_Handler();
 8003226:	f000 ff8d 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800322a:	4b28      	ldr	r3, [pc, #160]	@ (80032cc <_ZL12MX_ADC1_Initv+0x268>)
 800322c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800322e:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8003232:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003234:	463b      	mov	r3, r7
 8003236:	4619      	mov	r1, r3
 8003238:	481c      	ldr	r0, [pc, #112]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 800323a:	f002 fab5 	bl	80057a8 <HAL_ADC_ConfigChannel>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	bf14      	ite	ne
 8003244:	2301      	movne	r3, #1
 8003246:	2300      	moveq	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <_ZL12MX_ADC1_Initv+0x1ee>
  {
    Error_Handler();
 800324e:	f000 ff79 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8003252:	4b1f      	ldr	r3, [pc, #124]	@ (80032d0 <_ZL12MX_ADC1_Initv+0x26c>)
 8003254:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8003256:	f44f 7389 	mov.w	r3, #274	@ 0x112
 800325a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800325c:	463b      	mov	r3, r7
 800325e:	4619      	mov	r1, r3
 8003260:	4812      	ldr	r0, [pc, #72]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 8003262:	f002 faa1 	bl	80057a8 <HAL_ADC_ConfigChannel>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	bf14      	ite	ne
 800326c:	2301      	movne	r3, #1
 800326e:	2300      	moveq	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <_ZL12MX_ADC1_Initv+0x216>
  {
    Error_Handler();
 8003276:	f000 ff65 	bl	8004144 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800327a:	4b16      	ldr	r3, [pc, #88]	@ (80032d4 <_ZL12MX_ADC1_Initv+0x270>)
 800327c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800327e:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8003282:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003284:	463b      	mov	r3, r7
 8003286:	4619      	mov	r1, r3
 8003288:	4808      	ldr	r0, [pc, #32]	@ (80032ac <_ZL12MX_ADC1_Initv+0x248>)
 800328a:	f002 fa8d 	bl	80057a8 <HAL_ADC_ConfigChannel>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	bf14      	ite	ne
 8003294:	2301      	movne	r3, #1
 8003296:	2300      	moveq	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <_ZL12MX_ADC1_Initv+0x23e>
  {
    Error_Handler();
 800329e:	f000 ff51 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80032a2:	bf00      	nop
 80032a4:	3730      	adds	r7, #48	@ 0x30
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	24001248 	.word	0x24001248
 80032b0:	40022000 	.word	0x40022000
 80032b4:	4b840000 	.word	0x4b840000
 80032b8:	25b00200 	.word	0x25b00200
 80032bc:	08600004 	.word	0x08600004
 80032c0:	14f00020 	.word	0x14f00020
 80032c4:	3ef08000 	.word	0x3ef08000
 80032c8:	2e300800 	.word	0x2e300800
 80032cc:	3ac04000 	.word	0x3ac04000
 80032d0:	43210000 	.word	0x43210000
 80032d4:	19200040 	.word	0x19200040

080032d8 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80032dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 80032de:	4a2b      	ldr	r2, [pc, #172]	@ (800338c <_ZL12MX_SPI1_Initv+0xb4>)
 80032e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032e2:	4b29      	ldr	r3, [pc, #164]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 80032e4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80032e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80032ea:	4b27      	ldr	r3, [pc, #156]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80032f0:	4b25      	ldr	r3, [pc, #148]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 80032f2:	2207      	movs	r2, #7
 80032f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032f6:	4b24      	ldr	r3, [pc, #144]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032fc:	4b22      	ldr	r3, [pc, #136]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 80032fe:	2200      	movs	r2, #0
 8003300:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003302:	4b21      	ldr	r3, [pc, #132]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003304:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003308:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800330a:	4b1f      	ldr	r3, [pc, #124]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 800330c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003310:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003312:	4b1d      	ldr	r3, [pc, #116]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003314:	2200      	movs	r2, #0
 8003316:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003318:	4b1b      	ldr	r3, [pc, #108]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 800331a:	2200      	movs	r2, #0
 800331c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800331e:	4b1a      	ldr	r3, [pc, #104]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003320:	2200      	movs	r2, #0
 8003322:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8003324:	4b18      	ldr	r3, [pc, #96]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003326:	2200      	movs	r2, #0
 8003328:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800332a:	4b17      	ldr	r3, [pc, #92]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 800332c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003330:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003332:	4b15      	ldr	r3, [pc, #84]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003334:	2200      	movs	r2, #0
 8003336:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003338:	4b13      	ldr	r3, [pc, #76]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 800333a:	2200      	movs	r2, #0
 800333c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800333e:	4b12      	ldr	r3, [pc, #72]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003340:	2200      	movs	r2, #0
 8003342:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003344:	4b10      	ldr	r3, [pc, #64]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003346:	2200      	movs	r2, #0
 8003348:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800334a:	4b0f      	ldr	r3, [pc, #60]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 800334c:	2200      	movs	r2, #0
 800334e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003350:	4b0d      	ldr	r3, [pc, #52]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003352:	2200      	movs	r2, #0
 8003354:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003356:	4b0c      	ldr	r3, [pc, #48]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003358:	2200      	movs	r2, #0
 800335a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800335c:	4b0a      	ldr	r3, [pc, #40]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 800335e:	2200      	movs	r2, #0
 8003360:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003362:	4b09      	ldr	r3, [pc, #36]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 8003364:	2200      	movs	r2, #0
 8003366:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003368:	4807      	ldr	r0, [pc, #28]	@ (8003388 <_ZL12MX_SPI1_Initv+0xb0>)
 800336a:	f009 ff7f 	bl	800d26c <HAL_SPI_Init>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	bf14      	ite	ne
 8003374:	2301      	movne	r3, #1
 8003376:	2300      	moveq	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <_ZL12MX_SPI1_Initv+0xaa>
  {
    Error_Handler();
 800337e:	f000 fee1 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003382:	bf00      	nop
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	240012b8 	.word	0x240012b8
 800338c:	40013000 	.word	0x40013000

08003390 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003394:	4b27      	ldr	r3, [pc, #156]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 8003396:	4a28      	ldr	r2, [pc, #160]	@ (8003438 <_ZL12MX_SPI2_Initv+0xa8>)
 8003398:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800339a:	4b26      	ldr	r3, [pc, #152]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 800339c:	2200      	movs	r2, #0
 800339e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80033a0:	4b24      	ldr	r3, [pc, #144]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80033a6:	4b23      	ldr	r3, [pc, #140]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033a8:	2207      	movs	r2, #7
 80033aa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80033ac:	4b21      	ldr	r3, [pc, #132]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80033b2:	4b20      	ldr	r3, [pc, #128]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80033b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033ba:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80033be:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80033c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80033c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033cc:	4b19      	ldr	r3, [pc, #100]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80033d2:	4b18      	ldr	r3, [pc, #96]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80033d8:	4b16      	ldr	r3, [pc, #88]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033da:	2200      	movs	r2, #0
 80033dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80033de:	4b15      	ldr	r3, [pc, #84]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80033e4:	4b13      	ldr	r3, [pc, #76]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80033ea:	4b12      	ldr	r3, [pc, #72]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80033f0:	4b10      	ldr	r3, [pc, #64]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80033f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80033fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 80033fe:	2200      	movs	r2, #0
 8003400:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003402:	4b0c      	ldr	r3, [pc, #48]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 8003404:	2200      	movs	r2, #0
 8003406:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003408:	4b0a      	ldr	r3, [pc, #40]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 800340a:	2200      	movs	r2, #0
 800340c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800340e:	4b09      	ldr	r3, [pc, #36]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 8003410:	2200      	movs	r2, #0
 8003412:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003414:	4807      	ldr	r0, [pc, #28]	@ (8003434 <_ZL12MX_SPI2_Initv+0xa4>)
 8003416:	f009 ff29 	bl	800d26c <HAL_SPI_Init>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	bf14      	ite	ne
 8003420:	2301      	movne	r3, #1
 8003422:	2300      	moveq	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <_ZL12MX_SPI2_Initv+0x9e>
  {
    Error_Handler();
 800342a:	f000 fe8b 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	24001340 	.word	0x24001340
 8003438:	40003800 	.word	0x40003800

0800343c <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003440:	4b2a      	ldr	r3, [pc, #168]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003442:	4a2b      	ldr	r2, [pc, #172]	@ (80034f0 <_ZL12MX_SPI3_Initv+0xb4>)
 8003444:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003446:	4b29      	ldr	r3, [pc, #164]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003448:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800344c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800344e:	4b27      	ldr	r3, [pc, #156]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003450:	2200      	movs	r2, #0
 8003452:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003454:	4b25      	ldr	r3, [pc, #148]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003456:	2207      	movs	r2, #7
 8003458:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800345a:	4b24      	ldr	r3, [pc, #144]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 800345c:	2200      	movs	r2, #0
 800345e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003460:	4b22      	ldr	r3, [pc, #136]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003462:	2200      	movs	r2, #0
 8003464:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003466:	4b21      	ldr	r3, [pc, #132]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003468:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800346c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800346e:	4b1f      	ldr	r3, [pc, #124]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003470:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003474:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003476:	4b1d      	ldr	r3, [pc, #116]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003478:	2200      	movs	r2, #0
 800347a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800347c:	4b1b      	ldr	r3, [pc, #108]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 800347e:	2200      	movs	r2, #0
 8003480:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003482:	4b1a      	ldr	r3, [pc, #104]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003484:	2200      	movs	r2, #0
 8003486:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8003488:	4b18      	ldr	r3, [pc, #96]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 800348a:	2200      	movs	r2, #0
 800348c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800348e:	4b17      	ldr	r3, [pc, #92]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003490:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003494:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003496:	4b15      	ldr	r3, [pc, #84]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 8003498:	2200      	movs	r2, #0
 800349a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800349c:	4b13      	ldr	r3, [pc, #76]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 800349e:	2200      	movs	r2, #0
 80034a0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80034a2:	4b12      	ldr	r3, [pc, #72]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80034a8:	4b10      	ldr	r3, [pc, #64]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80034ae:	4b0f      	ldr	r3, [pc, #60]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80034b4:	4b0d      	ldr	r3, [pc, #52]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80034ba:	4b0c      	ldr	r3, [pc, #48]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 80034bc:	2200      	movs	r2, #0
 80034be:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80034c0:	4b0a      	ldr	r3, [pc, #40]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80034c6:	4b09      	ldr	r3, [pc, #36]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80034cc:	4807      	ldr	r0, [pc, #28]	@ (80034ec <_ZL12MX_SPI3_Initv+0xb0>)
 80034ce:	f009 fecd 	bl	800d26c <HAL_SPI_Init>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf14      	ite	ne
 80034d8:	2301      	movne	r3, #1
 80034da:	2300      	moveq	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <_ZL12MX_SPI3_Initv+0xaa>
  {
    Error_Handler();
 80034e2:	f000 fe2f 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80034e6:	bf00      	nop
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	240013c8 	.word	0x240013c8
 80034f0:	40003c00 	.word	0x40003c00

080034f4 <_ZL12MX_SPI5_Initv>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80034f8:	4b2a      	ldr	r3, [pc, #168]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 80034fa:	4a2b      	ldr	r2, [pc, #172]	@ (80035a8 <_ZL12MX_SPI5_Initv+0xb4>)
 80034fc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80034fe:	4b29      	ldr	r3, [pc, #164]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003500:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003504:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8003506:	4b27      	ldr	r3, [pc, #156]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003508:	2200      	movs	r2, #0
 800350a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800350c:	4b25      	ldr	r3, [pc, #148]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 800350e:	2207      	movs	r2, #7
 8003510:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003512:	4b24      	ldr	r3, [pc, #144]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003514:	2200      	movs	r2, #0
 8003516:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003518:	4b22      	ldr	r3, [pc, #136]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 800351a:	2200      	movs	r2, #0
 800351c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800351e:	4b21      	ldr	r3, [pc, #132]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003520:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003524:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003526:	4b1f      	ldr	r3, [pc, #124]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003528:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800352c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800352e:	4b1d      	ldr	r3, [pc, #116]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003530:	2200      	movs	r2, #0
 8003532:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8003534:	4b1b      	ldr	r3, [pc, #108]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003536:	2200      	movs	r2, #0
 8003538:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800353a:	4b1a      	ldr	r3, [pc, #104]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 800353c:	2200      	movs	r2, #0
 800353e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8003540:	4b18      	ldr	r3, [pc, #96]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003542:	2200      	movs	r2, #0
 8003544:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003546:	4b17      	ldr	r3, [pc, #92]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003548:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800354c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800354e:	4b15      	ldr	r3, [pc, #84]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003550:	2200      	movs	r2, #0
 8003552:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003554:	4b13      	ldr	r3, [pc, #76]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003556:	2200      	movs	r2, #0
 8003558:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800355a:	4b12      	ldr	r3, [pc, #72]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 800355c:	2200      	movs	r2, #0
 800355e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003560:	4b10      	ldr	r3, [pc, #64]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003562:	2200      	movs	r2, #0
 8003564:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003566:	4b0f      	ldr	r3, [pc, #60]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003568:	2200      	movs	r2, #0
 800356a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800356c:	4b0d      	ldr	r3, [pc, #52]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 800356e:	2200      	movs	r2, #0
 8003570:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003572:	4b0c      	ldr	r3, [pc, #48]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003574:	2200      	movs	r2, #0
 8003576:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003578:	4b0a      	ldr	r3, [pc, #40]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 800357a:	2200      	movs	r2, #0
 800357c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800357e:	4b09      	ldr	r3, [pc, #36]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003580:	2200      	movs	r2, #0
 8003582:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003584:	4807      	ldr	r0, [pc, #28]	@ (80035a4 <_ZL12MX_SPI5_Initv+0xb0>)
 8003586:	f009 fe71 	bl	800d26c <HAL_SPI_Init>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	bf14      	ite	ne
 8003590:	2301      	movne	r3, #1
 8003592:	2300      	moveq	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <_ZL12MX_SPI5_Initv+0xaa>
  {
    Error_Handler();
 800359a:	f000 fdd3 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800359e:	bf00      	nop
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	24001450 	.word	0x24001450
 80035a8:	40015000 	.word	0x40015000

080035ac <_ZL12MX_SPI6_Initv>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 80035b0:	4b2a      	ldr	r3, [pc, #168]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003660 <_ZL12MX_SPI6_Initv+0xb4>)
 80035b4:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 80035b6:	4b29      	ldr	r3, [pc, #164]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035b8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80035bc:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 80035be:	4b27      	ldr	r3, [pc, #156]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 80035c4:	4b25      	ldr	r3, [pc, #148]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035c6:	2207      	movs	r2, #7
 80035c8:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035ca:	4b24      	ldr	r3, [pc, #144]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035d0:	4b22      	ldr	r3, [pc, #136]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 80035d6:	4b21      	ldr	r3, [pc, #132]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035d8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80035dc:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80035de:	4b1f      	ldr	r3, [pc, #124]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035e0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80035e4:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035e6:	4b1d      	ldr	r3, [pc, #116]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 80035ec:	4b1b      	ldr	r3, [pc, #108]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035f2:	4b1a      	ldr	r3, [pc, #104]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 80035f8:	4b18      	ldr	r3, [pc, #96]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80035fe:	4b17      	ldr	r3, [pc, #92]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 8003600:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003604:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003606:	4b15      	ldr	r3, [pc, #84]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 8003608:	2200      	movs	r2, #0
 800360a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800360c:	4b13      	ldr	r3, [pc, #76]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 800360e:	2200      	movs	r2, #0
 8003610:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003612:	4b12      	ldr	r3, [pc, #72]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 8003614:	2200      	movs	r2, #0
 8003616:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003618:	4b10      	ldr	r3, [pc, #64]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 800361a:	2200      	movs	r2, #0
 800361c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800361e:	4b0f      	ldr	r3, [pc, #60]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 8003620:	2200      	movs	r2, #0
 8003622:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003624:	4b0d      	ldr	r3, [pc, #52]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 8003626:	2200      	movs	r2, #0
 8003628:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800362a:	4b0c      	ldr	r3, [pc, #48]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 800362c:	2200      	movs	r2, #0
 800362e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003630:	4b0a      	ldr	r3, [pc, #40]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 8003632:	2200      	movs	r2, #0
 8003634:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003636:	4b09      	ldr	r3, [pc, #36]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 8003638:	2200      	movs	r2, #0
 800363a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 800363c:	4807      	ldr	r0, [pc, #28]	@ (800365c <_ZL12MX_SPI6_Initv+0xb0>)
 800363e:	f009 fe15 	bl	800d26c <HAL_SPI_Init>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	bf14      	ite	ne
 8003648:	2301      	movne	r3, #1
 800364a:	2300      	moveq	r3, #0
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <_ZL12MX_SPI6_Initv+0xaa>
  {
    Error_Handler();
 8003652:	f000 fd77 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8003656:	bf00      	nop
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	240014d8 	.word	0x240014d8
 8003660:	58001400 	.word	0x58001400

08003664 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800366a:	f107 0310 	add.w	r3, r7, #16
 800366e:	2200      	movs	r2, #0
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	605a      	str	r2, [r3, #4]
 8003674:	609a      	str	r2, [r3, #8]
 8003676:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003678:	1d3b      	adds	r3, r7, #4
 800367a:	2200      	movs	r2, #0
 800367c:	601a      	str	r2, [r3, #0]
 800367e:	605a      	str	r2, [r3, #4]
 8003680:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003682:	4b25      	ldr	r3, [pc, #148]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 8003684:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003688:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2750 - 1;
 800368a:	4b23      	ldr	r3, [pc, #140]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 800368c:	f640 22bd 	movw	r2, #2749	@ 0xabd
 8003690:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003692:	4b21      	ldr	r3, [pc, #132]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 8003694:	2200      	movs	r2, #0
 8003696:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10 - 1;
 8003698:	4b1f      	ldr	r3, [pc, #124]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 800369a:	2209      	movs	r2, #9
 800369c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800369e:	4b1e      	ldr	r3, [pc, #120]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036a4:	4b1c      	ldr	r3, [pc, #112]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80036aa:	481b      	ldr	r0, [pc, #108]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 80036ac:	f00a ff4b 	bl	800e546 <HAL_TIM_Base_Init>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	bf14      	ite	ne
 80036b6:	2301      	movne	r3, #1
 80036b8:	2300      	moveq	r3, #0
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 80036c0:	f000 fd40 	bl	8004144 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80036ca:	f107 0310 	add.w	r3, r7, #16
 80036ce:	4619      	mov	r1, r3
 80036d0:	4811      	ldr	r0, [pc, #68]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 80036d2:	f00b f99b 	bl	800ea0c <HAL_TIM_ConfigClockSource>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	bf14      	ite	ne
 80036dc:	2301      	movne	r3, #1
 80036de:	2300      	moveq	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 80036e6:	f000 fd2d 	bl	8004144 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ea:	2300      	movs	r3, #0
 80036ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036ee:	2300      	movs	r3, #0
 80036f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036f2:	1d3b      	adds	r3, r7, #4
 80036f4:	4619      	mov	r1, r3
 80036f6:	4808      	ldr	r0, [pc, #32]	@ (8003718 <_ZL12MX_TIM2_Initv+0xb4>)
 80036f8:	f00b fbf2 	bl	800eee0 <HAL_TIMEx_MasterConfigSynchronization>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	bf14      	ite	ne
 8003702:	2301      	movne	r3, #1
 8003704:	2300      	moveq	r3, #0
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 800370c:	f000 fd1a 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003710:	bf00      	nop
 8003712:	3720      	adds	r7, #32
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	24001650 	.word	0x24001650

0800371c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003722:	f107 0310 	add.w	r3, r7, #16
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
 800372a:	605a      	str	r2, [r3, #4]
 800372c:	609a      	str	r2, [r3, #8]
 800372e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003730:	1d3b      	adds	r3, r7, #4
 8003732:	2200      	movs	r2, #0
 8003734:	601a      	str	r2, [r3, #0]
 8003736:	605a      	str	r2, [r3, #4]
 8003738:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800373a:	4b25      	ldr	r3, [pc, #148]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 800373c:	4a25      	ldr	r2, [pc, #148]	@ (80037d4 <_ZL12MX_TIM3_Initv+0xb8>)
 800373e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 27500 - 1;
 8003740:	4b23      	ldr	r3, [pc, #140]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 8003742:	f646 326b 	movw	r2, #27499	@ 0x6b6b
 8003746:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003748:	4b21      	ldr	r3, [pc, #132]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 800374a:	2200      	movs	r2, #0
 800374c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50 - 1;
 800374e:	4b20      	ldr	r3, [pc, #128]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 8003750:	2231      	movs	r2, #49	@ 0x31
 8003752:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003754:	4b1e      	ldr	r3, [pc, #120]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 8003756:	2200      	movs	r2, #0
 8003758:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800375a:	4b1d      	ldr	r3, [pc, #116]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 800375c:	2200      	movs	r2, #0
 800375e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003760:	481b      	ldr	r0, [pc, #108]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 8003762:	f00a fef0 	bl	800e546 <HAL_TIM_Base_Init>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	bf14      	ite	ne
 800376c:	2301      	movne	r3, #1
 800376e:	2300      	moveq	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 8003776:	f000 fce5 	bl	8004144 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800377a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800377e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003780:	f107 0310 	add.w	r3, r7, #16
 8003784:	4619      	mov	r1, r3
 8003786:	4812      	ldr	r0, [pc, #72]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 8003788:	f00b f940 	bl	800ea0c <HAL_TIM_ConfigClockSource>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	bf14      	ite	ne
 8003792:	2301      	movne	r3, #1
 8003794:	2300      	moveq	r3, #0
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 800379c:	f000 fcd2 	bl	8004144 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037a0:	2300      	movs	r3, #0
 80037a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037a4:	2300      	movs	r3, #0
 80037a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80037a8:	1d3b      	adds	r3, r7, #4
 80037aa:	4619      	mov	r1, r3
 80037ac:	4808      	ldr	r0, [pc, #32]	@ (80037d0 <_ZL12MX_TIM3_Initv+0xb4>)
 80037ae:	f00b fb97 	bl	800eee0 <HAL_TIMEx_MasterConfigSynchronization>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	bf14      	ite	ne
 80037b8:	2301      	movne	r3, #1
 80037ba:	2300      	moveq	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 80037c2:	f000 fcbf 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80037c6:	bf00      	nop
 80037c8:	3720      	adds	r7, #32
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	2400169c 	.word	0x2400169c
 80037d4:	40000400 	.word	0x40000400

080037d8 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037de:	f107 0310 	add.w	r3, r7, #16
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	605a      	str	r2, [r3, #4]
 80037e8:	609a      	str	r2, [r3, #8]
 80037ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037ec:	1d3b      	adds	r3, r7, #4
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	605a      	str	r2, [r3, #4]
 80037f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80037f6:	4b25      	ldr	r3, [pc, #148]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 80037f8:	4a25      	ldr	r2, [pc, #148]	@ (8003890 <_ZL12MX_TIM5_Initv+0xb8>)
 80037fa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 275 - 1;
 80037fc:	4b23      	ldr	r3, [pc, #140]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 80037fe:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8003802:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003804:	4b21      	ldr	r3, [pc, #132]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 8003806:	2200      	movs	r2, #0
 8003808:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000000000 - 1;
 800380a:	4b20      	ldr	r3, [pc, #128]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 800380c:	4a21      	ldr	r2, [pc, #132]	@ (8003894 <_ZL12MX_TIM5_Initv+0xbc>)
 800380e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003810:	4b1e      	ldr	r3, [pc, #120]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 8003812:	2200      	movs	r2, #0
 8003814:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003816:	4b1d      	ldr	r3, [pc, #116]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 8003818:	2200      	movs	r2, #0
 800381a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800381c:	481b      	ldr	r0, [pc, #108]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 800381e:	f00a fe92 	bl	800e546 <HAL_TIM_Base_Init>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	bf14      	ite	ne
 8003828:	2301      	movne	r3, #1
 800382a:	2300      	moveq	r3, #0
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <_ZL12MX_TIM5_Initv+0x5e>
  {
    Error_Handler();
 8003832:	f000 fc87 	bl	8004144 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003836:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800383a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800383c:	f107 0310 	add.w	r3, r7, #16
 8003840:	4619      	mov	r1, r3
 8003842:	4812      	ldr	r0, [pc, #72]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 8003844:	f00b f8e2 	bl	800ea0c <HAL_TIM_ConfigClockSource>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	bf14      	ite	ne
 800384e:	2301      	movne	r3, #1
 8003850:	2300      	moveq	r3, #0
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <_ZL12MX_TIM5_Initv+0x84>
  {
    Error_Handler();
 8003858:	f000 fc74 	bl	8004144 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800385c:	2300      	movs	r3, #0
 800385e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003860:	2300      	movs	r3, #0
 8003862:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003864:	1d3b      	adds	r3, r7, #4
 8003866:	4619      	mov	r1, r3
 8003868:	4808      	ldr	r0, [pc, #32]	@ (800388c <_ZL12MX_TIM5_Initv+0xb4>)
 800386a:	f00b fb39 	bl	800eee0 <HAL_TIMEx_MasterConfigSynchronization>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	bf14      	ite	ne
 8003874:	2301      	movne	r3, #1
 8003876:	2300      	moveq	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <_ZL12MX_TIM5_Initv+0xaa>
  {
    Error_Handler();
 800387e:	f000 fc61 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003882:	bf00      	nop
 8003884:	3720      	adds	r7, #32
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	240016e8 	.word	0x240016e8
 8003890:	40000c00 	.word	0x40000c00
 8003894:	3b9ac9ff 	.word	0x3b9ac9ff

08003898 <_ZL13MX_TIM15_Initv>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b088      	sub	sp, #32
 800389c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800389e:	f107 0310 	add.w	r3, r7, #16
 80038a2:	2200      	movs	r2, #0
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	605a      	str	r2, [r3, #4]
 80038a8:	609a      	str	r2, [r3, #8]
 80038aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038ac:	1d3b      	adds	r3, r7, #4
 80038ae:	2200      	movs	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	605a      	str	r2, [r3, #4]
 80038b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80038b6:	4b27      	ldr	r3, [pc, #156]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 80038b8:	4a27      	ldr	r2, [pc, #156]	@ (8003958 <_ZL13MX_TIM15_Initv+0xc0>)
 80038ba:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1000 - 1;
 80038bc:	4b25      	ldr	r3, [pc, #148]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 80038be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80038c2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038c4:	4b23      	ldr	r3, [pc, #140]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000 - 1;
 80038ca:	4b22      	ldr	r3, [pc, #136]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 80038cc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80038d0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038d2:	4b20      	ldr	r3, [pc, #128]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80038d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 80038da:	2200      	movs	r2, #0
 80038dc:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038de:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80038e4:	481b      	ldr	r0, [pc, #108]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 80038e6:	f00a fe2e 	bl	800e546 <HAL_TIM_Base_Init>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	bf14      	ite	ne
 80038f0:	2301      	movne	r3, #1
 80038f2:	2300      	moveq	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <_ZL13MX_TIM15_Initv+0x66>
  {
    Error_Handler();
 80038fa:	f000 fc23 	bl	8004144 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003902:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003904:	f107 0310 	add.w	r3, r7, #16
 8003908:	4619      	mov	r1, r3
 800390a:	4812      	ldr	r0, [pc, #72]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 800390c:	f00b f87e 	bl	800ea0c <HAL_TIM_ConfigClockSource>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	bf14      	ite	ne
 8003916:	2301      	movne	r3, #1
 8003918:	2300      	moveq	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <_ZL13MX_TIM15_Initv+0x8c>
  {
    Error_Handler();
 8003920:	f000 fc10 	bl	8004144 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003924:	2300      	movs	r3, #0
 8003926:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800392c:	1d3b      	adds	r3, r7, #4
 800392e:	4619      	mov	r1, r3
 8003930:	4808      	ldr	r0, [pc, #32]	@ (8003954 <_ZL13MX_TIM15_Initv+0xbc>)
 8003932:	f00b fad5 	bl	800eee0 <HAL_TIMEx_MasterConfigSynchronization>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	bf14      	ite	ne
 800393c:	2301      	movne	r3, #1
 800393e:	2300      	moveq	r3, #0
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <_ZL13MX_TIM15_Initv+0xb2>
  {
    Error_Handler();
 8003946:	f000 fbfd 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800394a:	bf00      	nop
 800394c:	3720      	adds	r7, #32
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	24001734 	.word	0x24001734
 8003958:	40014000 	.word	0x40014000

0800395c <_ZL22MX_USB_OTG_HS_PCD_Initv>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_PCD_Init(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8003960:	4b17      	ldr	r3, [pc, #92]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003962:	4a18      	ldr	r2, [pc, #96]	@ (80039c4 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x68>)
 8003964:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8003966:	4b16      	ldr	r3, [pc, #88]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003968:	2209      	movs	r2, #9
 800396a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800396c:	4b14      	ldr	r3, [pc, #80]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800396e:	2202      	movs	r2, #2
 8003970:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8003972:	4b13      	ldr	r3, [pc, #76]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003974:	2200      	movs	r2, #0
 8003976:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8003978:	4b11      	ldr	r3, [pc, #68]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800397a:	2202      	movs	r2, #2
 800397c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800397e:	4b10      	ldr	r3, [pc, #64]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003980:	2200      	movs	r2, #0
 8003982:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8003984:	4b0e      	ldr	r3, [pc, #56]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003986:	2200      	movs	r2, #0
 8003988:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800398a:	4b0d      	ldr	r3, [pc, #52]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800398c:	2200      	movs	r2, #0
 800398e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8003990:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003992:	2200      	movs	r2, #0
 8003994:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8003996:	4b0a      	ldr	r3, [pc, #40]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003998:	2200      	movs	r2, #0
 800399a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800399c:	4b08      	ldr	r3, [pc, #32]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800399e:	2200      	movs	r2, #0
 80039a0:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80039a2:	4807      	ldr	r0, [pc, #28]	@ (80039c0 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 80039a4:	f005 ff59 	bl	800985a <HAL_PCD_Init>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	bf14      	ite	ne
 80039ae:	2301      	movne	r3, #1
 80039b0:	2300      	moveq	r3, #0
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <_ZL22MX_USB_OTG_HS_PCD_Initv+0x60>
  {
    Error_Handler();
 80039b8:	f000 fbc4 	bl	8004144 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 80039bc:	bf00      	nop
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	24001780 	.word	0x24001780
 80039c4:	40040000 	.word	0x40040000

080039c8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80039ce:	4b11      	ldr	r3, [pc, #68]	@ (8003a14 <_ZL11MX_DMA_Initv+0x4c>)
 80039d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003a14 <_ZL11MX_DMA_Initv+0x4c>)
 80039d6:	f043 0301 	orr.w	r3, r3, #1
 80039da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80039de:	4b0d      	ldr	r3, [pc, #52]	@ (8003a14 <_ZL11MX_DMA_Initv+0x4c>)
 80039e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	607b      	str	r3, [r7, #4]
 80039ea:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80039ec:	2200      	movs	r2, #0
 80039ee:	2105      	movs	r1, #5
 80039f0:	200b      	movs	r0, #11
 80039f2:	f002 fe5b 	bl	80066ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80039f6:	200b      	movs	r0, #11
 80039f8:	f002 fe72 	bl	80066e0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80039fc:	2200      	movs	r2, #0
 80039fe:	2105      	movs	r1, #5
 8003a00:	200c      	movs	r0, #12
 8003a02:	f002 fe53 	bl	80066ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003a06:	200c      	movs	r0, #12
 8003a08:	f002 fe6a 	bl	80066e0 <HAL_NVIC_EnableIRQ>

}
 8003a0c:	bf00      	nop
 8003a0e:	3708      	adds	r7, #8
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	58024400 	.word	0x58024400

08003a18 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08e      	sub	sp, #56	@ 0x38
 8003a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	605a      	str	r2, [r3, #4]
 8003a28:	609a      	str	r2, [r3, #8]
 8003a2a:	60da      	str	r2, [r3, #12]
 8003a2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a2e:	4bb9      	ldr	r3, [pc, #740]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a34:	4ab7      	ldr	r2, [pc, #732]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a36:	f043 0310 	orr.w	r3, r3, #16
 8003a3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a3e:	4bb5      	ldr	r3, [pc, #724]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a44:	f003 0310 	and.w	r3, r3, #16
 8003a48:	623b      	str	r3, [r7, #32]
 8003a4a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a4c:	4bb1      	ldr	r3, [pc, #708]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a52:	4ab0      	ldr	r2, [pc, #704]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a54:	f043 0304 	orr.w	r3, r3, #4
 8003a58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a5c:	4bad      	ldr	r3, [pc, #692]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a62:	f003 0304 	and.w	r3, r3, #4
 8003a66:	61fb      	str	r3, [r7, #28]
 8003a68:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a6a:	4baa      	ldr	r3, [pc, #680]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a70:	4aa8      	ldr	r2, [pc, #672]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a72:	f043 0320 	orr.w	r3, r3, #32
 8003a76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a7a:	4ba6      	ldr	r3, [pc, #664]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a80:	f003 0320 	and.w	r3, r3, #32
 8003a84:	61bb      	str	r3, [r7, #24]
 8003a86:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a88:	4ba2      	ldr	r3, [pc, #648]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a8e:	4aa1      	ldr	r2, [pc, #644]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a98:	4b9e      	ldr	r3, [pc, #632]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aa6:	4b9b      	ldr	r3, [pc, #620]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aac:	4a99      	ldr	r2, [pc, #612]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003aae:	f043 0301 	orr.w	r3, r3, #1
 8003ab2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ab6:	4b97      	ldr	r3, [pc, #604]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	613b      	str	r3, [r7, #16]
 8003ac2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ac4:	4b93      	ldr	r3, [pc, #588]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aca:	4a92      	ldr	r2, [pc, #584]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003acc:	f043 0302 	orr.w	r3, r3, #2
 8003ad0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ad4:	4b8f      	ldr	r3, [pc, #572]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003ad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	60fb      	str	r3, [r7, #12]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ae2:	4b8c      	ldr	r3, [pc, #560]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ae8:	4a8a      	ldr	r2, [pc, #552]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003aea:	f043 0308 	orr.w	r3, r3, #8
 8003aee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003af2:	4b88      	ldr	r3, [pc, #544]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003af8:	f003 0308 	and.w	r3, r3, #8
 8003afc:	60bb      	str	r3, [r7, #8]
 8003afe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003b00:	4b84      	ldr	r3, [pc, #528]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003b02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b06:	4a83      	ldr	r2, [pc, #524]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003b08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003b10:	4b80      	ldr	r3, [pc, #512]	@ (8003d14 <_ZL12MX_GPIO_Initv+0x2fc>)
 8003b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b1a:	607b      	str	r3, [r7, #4]
 8003b1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, INTERCONN_1_C_Pin|INTERCONN_2_A_Pin|INTERCONN_2_B_Pin|INTERCONN_2_C_Pin
 8003b1e:	2200      	movs	r2, #0
 8003b20:	213f      	movs	r1, #63	@ 0x3f
 8003b22:	487d      	ldr	r0, [pc, #500]	@ (8003d18 <_ZL12MX_GPIO_Initv+0x300>)
 8003b24:	f005 fe66 	bl	80097f4 <HAL_GPIO_WritePin>
                          |INTERCONN_1_A_Pin|INTERCONN_1_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TIME_MARKER_1_Pin|TIME_MARKER_2_Pin, GPIO_PIN_RESET);
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8003b2e:	487b      	ldr	r0, [pc, #492]	@ (8003d1c <_ZL12MX_GPIO_Initv+0x304>)
 8003b30:	f005 fe60 	bl	80097f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TIME_MARKER_3_Pin|TIME_MARKER_4_Pin, GPIO_PIN_RESET);
 8003b34:	2200      	movs	r2, #0
 8003b36:	2103      	movs	r1, #3
 8003b38:	4879      	ldr	r0, [pc, #484]	@ (8003d20 <_ZL12MX_GPIO_Initv+0x308>)
 8003b3a:	f005 fe5b 	bl	80097f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_4_GPIO_Port, FLASH_CS_4_Pin, GPIO_PIN_SET);
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003b44:	4877      	ldr	r0, [pc, #476]	@ (8003d24 <_ZL12MX_GPIO_Initv+0x30c>)
 8003b46:	f005 fe55 	bl	80097f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INTERCONN_ACK_GPIO_Port, INTERCONN_ACK_Pin, GPIO_PIN_RESET);
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b50:	4875      	ldr	r0, [pc, #468]	@ (8003d28 <_ZL12MX_GPIO_Initv+0x310>)
 8003b52:	f005 fe4f 	bl	80097f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FLASH_CS_8_Pin|FLASH_CS_3_Pin|FLASH_CS_7_Pin, GPIO_PIN_SET);
 8003b56:	2201      	movs	r2, #1
 8003b58:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8003b5c:	4872      	ldr	r0, [pc, #456]	@ (8003d28 <_ZL12MX_GPIO_Initv+0x310>)
 8003b5e:	f005 fe49 	bl	80097f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, FLASH_CS_2_Pin|FLASH_CS_6_Pin|FLASH_CS_5_Pin|FLASH_CS_1_Pin
 8003b62:	2201      	movs	r2, #1
 8003b64:	f648 613c 	movw	r1, #36412	@ 0x8e3c
 8003b68:	4870      	ldr	r0, [pc, #448]	@ (8003d2c <_ZL12MX_GPIO_Initv+0x314>)
 8003b6a:	f005 fe43 	bl	80097f4 <HAL_GPIO_WritePin>
                          |STATUS_LED_4_Pin|STATUS_LED_3_Pin|STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b74:	486e      	ldr	r0, [pc, #440]	@ (8003d30 <_ZL12MX_GPIO_Initv+0x318>)
 8003b76:	f005 fe3d 	bl	80097f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INTERCONN_1_C_Pin INTERCONN_2_A_Pin INTERCONN_2_B_Pin INTERCONN_2_C_Pin
                           INTERCONN_1_A_Pin INTERCONN_1_B_Pin */
  GPIO_InitStruct.Pin = INTERCONN_1_C_Pin|INTERCONN_2_A_Pin|INTERCONN_2_B_Pin|INTERCONN_2_C_Pin
 8003b7a:	233f      	movs	r3, #63	@ 0x3f
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |INTERCONN_1_A_Pin|INTERCONN_1_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b82:	2300      	movs	r3, #0
 8003b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b86:	2300      	movs	r3, #0
 8003b88:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b8e:	4619      	mov	r1, r3
 8003b90:	4861      	ldr	r0, [pc, #388]	@ (8003d18 <_ZL12MX_GPIO_Initv+0x300>)
 8003b92:	f005 fc6f 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_MARKER_1_Pin TIME_MARKER_2_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_1_Pin|TIME_MARKER_2_Pin;
 8003b96:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ba8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bac:	4619      	mov	r1, r3
 8003bae:	485b      	ldr	r0, [pc, #364]	@ (8003d1c <_ZL12MX_GPIO_Initv+0x304>)
 8003bb0:	f005 fc60 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_MARKER_3_Pin TIME_MARKER_4_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_3_Pin|TIME_MARKER_4_Pin;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4855      	ldr	r0, [pc, #340]	@ (8003d20 <_ZL12MX_GPIO_Initv+0x308>)
 8003bcc:	f005 fc52 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_CV_2_Pin */
  GPIO_InitStruct.Pin = IN_CV_2_Pin;
 8003bd0:	2320      	movs	r3, #32
 8003bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(IN_CV_2_GPIO_Port, &GPIO_InitStruct);
 8003bdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003be0:	4619      	mov	r1, r3
 8003be2:	484f      	ldr	r0, [pc, #316]	@ (8003d20 <_ZL12MX_GPIO_Initv+0x308>)
 8003be4:	f005 fc46 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_4_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_4_Pin;
 8003be8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FLASH_CS_4_GPIO_Port, &GPIO_InitStruct);
 8003bfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bfe:	4619      	mov	r1, r3
 8003c00:	4848      	ldr	r0, [pc, #288]	@ (8003d24 <_ZL12MX_GPIO_Initv+0x30c>)
 8003c02:	f005 fc37 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERCONN_REQ_Pin */
  GPIO_InitStruct.Pin = INTERCONN_REQ_Pin;
 8003c06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003c0c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003c10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c12:	2300      	movs	r3, #0
 8003c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INTERCONN_REQ_GPIO_Port, &GPIO_InitStruct);
 8003c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	4842      	ldr	r0, [pc, #264]	@ (8003d28 <_ZL12MX_GPIO_Initv+0x310>)
 8003c1e:	f005 fc29 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERCONN_ACK_Pin */
  GPIO_InitStruct.Pin = INTERCONN_ACK_Pin;
 8003c22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003c30:	2301      	movs	r3, #1
 8003c32:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(INTERCONN_ACK_GPIO_Port, &GPIO_InitStruct);
 8003c34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c38:	4619      	mov	r1, r3
 8003c3a:	483b      	ldr	r0, [pc, #236]	@ (8003d28 <_ZL12MX_GPIO_Initv+0x310>)
 8003c3c:	f005 fc1a 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERCONN_RESET_Pin */
  GPIO_InitStruct.Pin = INTERCONN_RESET_Pin;
 8003c40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003c46:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INTERCONN_RESET_GPIO_Port, &GPIO_InitStruct);
 8003c50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c54:	4619      	mov	r1, r3
 8003c56:	4834      	ldr	r0, [pc, #208]	@ (8003d28 <_ZL12MX_GPIO_Initv+0x310>)
 8003c58:	f005 fc0c 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_CS_8_Pin FLASH_CS_3_Pin FLASH_CS_7_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_8_Pin|FLASH_CS_3_Pin|FLASH_CS_7_Pin;
 8003c5c:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8003c60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c62:	2301      	movs	r3, #1
 8003c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c72:	4619      	mov	r1, r3
 8003c74:	482c      	ldr	r0, [pc, #176]	@ (8003d28 <_ZL12MX_GPIO_Initv+0x310>)
 8003c76:	f005 fbfd 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_CS_2_Pin FLASH_CS_6_Pin FLASH_CS_5_Pin FLASH_CS_1_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_2_Pin|FLASH_CS_6_Pin|FLASH_CS_5_Pin|FLASH_CS_1_Pin;
 8003c7a:	233c      	movs	r3, #60	@ 0x3c
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c82:	2300      	movs	r3, #0
 8003c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003c86:	2301      	movs	r3, #1
 8003c88:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c8e:	4619      	mov	r1, r3
 8003c90:	4826      	ldr	r0, [pc, #152]	@ (8003d2c <_ZL12MX_GPIO_Initv+0x314>)
 8003c92:	f005 fbef 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pin : EX_HEART_BEAT_Pin */
  GPIO_InitStruct.Pin = EX_HEART_BEAT_Pin;
 8003c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003c9c:	2311      	movs	r3, #17
 8003c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(EX_HEART_BEAT_GPIO_Port, &GPIO_InitStruct);
 8003ca8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cac:	4619      	mov	r1, r3
 8003cae:	4820      	ldr	r0, [pc, #128]	@ (8003d30 <_ZL12MX_GPIO_Initv+0x318>)
 8003cb0:	f005 fbe0 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pins : STATUS_LED_4_Pin STATUS_LED_3_Pin STATUS_LED_2_Pin STATUS_LED_1_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_4_Pin|STATUS_LED_3_Pin|STATUS_LED_2_Pin|STATUS_LED_1_Pin;
 8003cb4:	f44f 430e 	mov.w	r3, #36352	@ 0x8e00
 8003cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003cba:	2311      	movs	r3, #17
 8003cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003cc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cca:	4619      	mov	r1, r3
 8003ccc:	4817      	ldr	r0, [pc, #92]	@ (8003d2c <_ZL12MX_GPIO_Initv+0x314>)
 8003cce:	f005 fbd1 	bl	8009474 <HAL_GPIO_Init>

  /*Configure GPIO pins : NERVENET_1_Pin NERVENET_6_Pin NERVENET_2_Pin NERVENET_5_Pin
                           NERVENET_3_Pin NERVENET_4_Pin */
  GPIO_InitStruct.Pin = NERVENET_1_Pin|NERVENET_6_Pin|NERVENET_2_Pin|NERVENET_5_Pin
 8003cd2:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8003cd6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |NERVENET_3_Pin|NERVENET_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	480f      	ldr	r0, [pc, #60]	@ (8003d24 <_ZL12MX_GPIO_Initv+0x30c>)
 8003ce8:	f005 fbc4 	bl	8009474 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(INTERCONN_REQ_EXTI_IRQn, 5, 0);
 8003cec:	2200      	movs	r2, #0
 8003cee:	2105      	movs	r1, #5
 8003cf0:	2017      	movs	r0, #23
 8003cf2:	f002 fcdb 	bl	80066ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(INTERCONN_REQ_EXTI_IRQn);
 8003cf6:	2017      	movs	r0, #23
 8003cf8:	f002 fcf2 	bl	80066e0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(INTERCONN_RESET_EXTI_IRQn, 5, 0);
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	2105      	movs	r1, #5
 8003d00:	2028      	movs	r0, #40	@ 0x28
 8003d02:	f002 fcd3 	bl	80066ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(INTERCONN_RESET_EXTI_IRQn);
 8003d06:	2028      	movs	r0, #40	@ 0x28
 8003d08:	f002 fcea 	bl	80066e0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003d0c:	bf00      	nop
 8003d0e:	3738      	adds	r7, #56	@ 0x38
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	58024400 	.word	0x58024400
 8003d18:	58021000 	.word	0x58021000
 8003d1c:	58020800 	.word	0x58020800
 8003d20:	58021400 	.word	0x58021400
 8003d24:	58020400 	.word	0x58020400
 8003d28:	58020c00 	.word	0x58020c00
 8003d2c:	58021800 	.word	0x58021800
 8003d30:	58020000 	.word	0x58020000

08003d34 <_ZN12CasualNoises19NerveNetSlaveThreadC1Ev>:

class NerveNetSlaveThread final
{
public:

	 NerveNetSlaveThread() = default;
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	701a      	strb	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	619a      	str	r2, [r3, #24]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	61da      	str	r2, [r3, #28]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	621a      	str	r2, [r3, #32]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	645a      	str	r2, [r3, #68]	@ 0x44
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	655a      	str	r2, [r3, #84]	@ 0x54
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	661a      	str	r2, [r3, #96]	@ 0x60
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	665a      	str	r2, [r3, #100]	@ 0x64
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	669a      	str	r2, [r3, #104]	@ 0x68
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2263      	movs	r2, #99	@ 0x63
 8003dd4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	671a      	str	r2, [r3, #112]	@ 0x70
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	679a      	str	r2, [r3, #120]	@ 0x78
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4618      	mov	r0, r3
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003df0:	b590      	push	{r4, r7, lr}
 8003df2:	b09b      	sub	sp, #108	@ 0x6c
 8003df4:	af02      	add	r7, sp, #8
 8003df6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	// Sweep the status led's as a sign of live...
	displayStatus( (eStatusCodes)0x01 );
 8003df8:	2001      	movs	r0, #1
 8003dfa:	f7fe ffbf 	bl	8002d7c <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8003dfe:	2064      	movs	r0, #100	@ 0x64
 8003e00:	f00b fd50 	bl	800f8a4 <osDelay>
	displayStatus( (eStatusCodes)0x02 );
 8003e04:	2002      	movs	r0, #2
 8003e06:	f7fe ffb9 	bl	8002d7c <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8003e0a:	2064      	movs	r0, #100	@ 0x64
 8003e0c:	f00b fd4a 	bl	800f8a4 <osDelay>
	displayStatus( (eStatusCodes)0x04 );
 8003e10:	2004      	movs	r0, #4
 8003e12:	f7fe ffb3 	bl	8002d7c <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8003e16:	2064      	movs	r0, #100	@ 0x64
 8003e18:	f00b fd44 	bl	800f8a4 <osDelay>
	displayStatus( (eStatusCodes)0x08 );
 8003e1c:	2008      	movs	r0, #8
 8003e1e:	f7fe ffad 	bl	8002d7c <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8003e22:	2064      	movs	r0, #100	@ 0x64
 8003e24:	f00b fd3e 	bl	800f8a4 <osDelay>
	displayStatus(scStartingUp);
 8003e28:	2001      	movs	r0, #1
 8003e2a:	f7fe ffa7 	bl	8002d7c <_Z13displayStatus12eStatusCodes>

    // Get the amount of free heap memory
    size_t xFreeHeapSize = xPortGetFreeHeapSize();
 8003e2e:	f00e fc47 	bl	80126c0 <xPortGetFreeHeapSize>
 8003e32:	6578      	str	r0, [r7, #84]	@ 0x54
    UNUSED(xFreeHeapSize);

    // Create a trigger thread to toggle TimeMarker_1
#ifdef CASUALNOISES_TRIGGER_THREAD
	TaskHandle_t xHandle;
	BaseType_t _res = xTaskCreate(CasualNoises::TriggerThread, "TriggerThread", 32, nullptr,
 8003e34:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003e38:	9301      	str	r3, [sp, #4]
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	2300      	movs	r3, #0
 8003e40:	2220      	movs	r2, #32
 8003e42:	4988      	ldr	r1, [pc, #544]	@ (8004064 <_Z16StartDefaultTaskPv+0x274>)
 8003e44:	4888      	ldr	r0, [pc, #544]	@ (8004068 <_Z16StartDefaultTaskPv+0x278>)
 8003e46:	f00c fd7f 	bl	8010948 <xTaskCreate>
 8003e4a:	6538      	str	r0, [r7, #80]	@ 0x50
			TRIGGER_THREAD_PRIORITY, &xHandle);
	if (_res != pdPASS)
 8003e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d002      	beq.n	8003e58 <_Z16StartDefaultTaskPv+0x68>
		CN_ReportFault(eErrorCodes::runtimeError);
 8003e52:	2003      	movs	r0, #3
 8003e54:	f7fe ff30 	bl	8002cb8 <_ZL14CN_ReportFault11eErrorCodes>
#endif

	// Create a TLV driver
	CasualNoises::sNVM_DriverInitData NVM_Data;
	NVM_Data.noOfDevices 			= 8;
 8003e58:	2308      	movs	r3, #8
 8003e5a:	81bb      	strh	r3, [r7, #12]
	NVM_Data.hspix_ptr				= &hspi1;
 8003e5c:	4b83      	ldr	r3, [pc, #524]	@ (800406c <_Z16StartDefaultTaskPv+0x27c>)
 8003e5e:	643b      	str	r3, [r7, #64]	@ 0x40
	NVM_Data.deviceSelectPorts[0]	= FLASH_CS_1_GPIO_Port;
 8003e60:	4b83      	ldr	r3, [pc, #524]	@ (8004070 <_Z16StartDefaultTaskPv+0x280>)
 8003e62:	613b      	str	r3, [r7, #16]
	NVM_Data.deviceSelectPins[0]	= FLASH_CS_1_Pin;
 8003e64:	2320      	movs	r3, #32
 8003e66:	863b      	strh	r3, [r7, #48]	@ 0x30
	NVM_Data.deviceSelectPorts[1]	= FLASH_CS_2_GPIO_Port;
 8003e68:	4b81      	ldr	r3, [pc, #516]	@ (8004070 <_Z16StartDefaultTaskPv+0x280>)
 8003e6a:	617b      	str	r3, [r7, #20]
	NVM_Data.deviceSelectPins[1]	= FLASH_CS_2_Pin;
 8003e6c:	2304      	movs	r3, #4
 8003e6e:	867b      	strh	r3, [r7, #50]	@ 0x32
	NVM_Data.deviceSelectPorts[2]	= FLASH_CS_3_GPIO_Port;
 8003e70:	4b80      	ldr	r3, [pc, #512]	@ (8004074 <_Z16StartDefaultTaskPv+0x284>)
 8003e72:	61bb      	str	r3, [r7, #24]
	NVM_Data.deviceSelectPins[2]	= FLASH_CS_3_Pin;
 8003e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e78:	86bb      	strh	r3, [r7, #52]	@ 0x34
	NVM_Data.deviceSelectPorts[3]	= FLASH_CS_4_GPIO_Port;
 8003e7a:	4b7f      	ldr	r3, [pc, #508]	@ (8004078 <_Z16StartDefaultTaskPv+0x288>)
 8003e7c:	61fb      	str	r3, [r7, #28]
	NVM_Data.deviceSelectPins[3]	= FLASH_CS_4_Pin;
 8003e7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e82:	86fb      	strh	r3, [r7, #54]	@ 0x36
	NVM_Data.deviceSelectPorts[4]	= FLASH_CS_5_GPIO_Port;
 8003e84:	4b7a      	ldr	r3, [pc, #488]	@ (8004070 <_Z16StartDefaultTaskPv+0x280>)
 8003e86:	623b      	str	r3, [r7, #32]
	NVM_Data.deviceSelectPins[4]	= FLASH_CS_5_Pin;
 8003e88:	2310      	movs	r3, #16
 8003e8a:	873b      	strh	r3, [r7, #56]	@ 0x38
	NVM_Data.deviceSelectPorts[5]	= FLASH_CS_6_GPIO_Port;
 8003e8c:	4b78      	ldr	r3, [pc, #480]	@ (8004070 <_Z16StartDefaultTaskPv+0x280>)
 8003e8e:	627b      	str	r3, [r7, #36]	@ 0x24
	NVM_Data.deviceSelectPins[5]	= FLASH_CS_6_Pin;
 8003e90:	2308      	movs	r3, #8
 8003e92:	877b      	strh	r3, [r7, #58]	@ 0x3a
	NVM_Data.deviceSelectPorts[6]	= FLASH_CS_7_GPIO_Port;
 8003e94:	4b77      	ldr	r3, [pc, #476]	@ (8004074 <_Z16StartDefaultTaskPv+0x284>)
 8003e96:	62bb      	str	r3, [r7, #40]	@ 0x28
	NVM_Data.deviceSelectPins[6]	= FLASH_CS_7_Pin;
 8003e98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e9c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	NVM_Data.deviceSelectPorts[7]	= FLASH_CS_8_GPIO_Port;
 8003e9e:	4b75      	ldr	r3, [pc, #468]	@ (8004074 <_Z16StartDefaultTaskPv+0x284>)
 8003ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	NVM_Data.deviceSelectPins[7]	= FLASH_CS_8_Pin;
 8003ea2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003ea6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	CasualNoises::W25Qxx_Driver* NVM_DriverPtr = new CasualNoises::W25Qxx_Driver ( &NVM_Data );
 8003ea8:	2050      	movs	r0, #80	@ 0x50
 8003eaa:	f010 fc1a 	bl	80146e2 <_Znwj>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	461c      	mov	r4, r3
 8003eb2:	f107 030c 	add.w	r3, r7, #12
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	4620      	mov	r0, r4
 8003eba:	f7fc fee7 	bl	8000c8c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>
 8003ebe:	64fc      	str	r4, [r7, #76]	@ 0x4c
	TLV_DriverPtr = new CasualNoises::TLV_Driver ( NVM_DriverPtr );
 8003ec0:	200c      	movs	r0, #12
 8003ec2:	f010 fc0e 	bl	80146e2 <_Znwj>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	461c      	mov	r4, r3
 8003eca:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003ecc:	4620      	mov	r0, r4
 8003ece:	f7fd fc75 	bl	80017bc <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>
 8003ed2:	4b6a      	ldr	r3, [pc, #424]	@ (800407c <_Z16StartDefaultTaskPv+0x28c>)
 8003ed4:	601c      	str	r4, [r3, #0]

	// Synthesizer parameters
    static CasualNoises::sSynthesiserParams synthParams;
	synthParams.frequency = 220.0f;
 8003ed6:	4b6a      	ldr	r3, [pc, #424]	@ (8004080 <_Z16StartDefaultTaskPv+0x290>)
 8003ed8:	4a6a      	ldr	r2, [pc, #424]	@ (8004084 <_Z16StartDefaultTaskPv+0x294>)
 8003eda:	601a      	str	r2, [r3, #0]

	// Create an audio thread and run it
	static CasualNoises::AudioProcessor* audioProcessorPtr = CasualNoises::SouthSideAudioProcessor::getSouthSideAudioProcessor ();
 8003edc:	4b6a      	ldr	r3, [pc, #424]	@ (8004088 <_Z16StartDefaultTaskPv+0x298>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f3bf 8f5b 	dmb	ish
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	bf0c      	ite	eq
 8003eec:	2301      	moveq	r3, #1
 8003eee:	2300      	movne	r3, #0
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d012      	beq.n	8003f1c <_Z16StartDefaultTaskPv+0x12c>
 8003ef6:	4864      	ldr	r0, [pc, #400]	@ (8004088 <_Z16StartDefaultTaskPv+0x298>)
 8003ef8:	f010 fbe4 	bl	80146c4 <__cxa_guard_acquire>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	bf14      	ite	ne
 8003f02:	2301      	movne	r3, #1
 8003f04:	2300      	moveq	r3, #0
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d007      	beq.n	8003f1c <_Z16StartDefaultTaskPv+0x12c>
 8003f0c:	f7fe ff1e 	bl	8002d4c <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv>
 8003f10:	4603      	mov	r3, r0
 8003f12:	4a5e      	ldr	r2, [pc, #376]	@ (800408c <_Z16StartDefaultTaskPv+0x29c>)
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	485c      	ldr	r0, [pc, #368]	@ (8004088 <_Z16StartDefaultTaskPv+0x298>)
 8003f18:	f010 fbe0 	bl	80146dc <__cxa_guard_release>
	audioProcessorPtr->prepareToPlay(SAMPLE_FREQUENCY, NUM_SAMPLES, &synthParams);
 8003f1c:	4b5b      	ldr	r3, [pc, #364]	@ (800408c <_Z16StartDefaultTaskPv+0x29c>)
 8003f1e:	6818      	ldr	r0, [r3, #0]
 8003f20:	4b5a      	ldr	r3, [pc, #360]	@ (800408c <_Z16StartDefaultTaskPv+0x29c>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a55      	ldr	r2, [pc, #340]	@ (8004080 <_Z16StartDefaultTaskPv+0x290>)
 8003f2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f2e:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 8004090 <_Z16StartDefaultTaskPv+0x2a0>
 8003f32:	4798      	blx	r3

	// There are no NerveNet threads running
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8003f34:	2300      	movs	r3, #0
 8003f36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f38:	e007      	b.n	8003f4a <_Z16StartDefaultTaskPv+0x15a>
		gNerveNetMasterThreadPtr[i] = nullptr;
 8003f3a:	4a56      	ldr	r2, [pc, #344]	@ (8004094 <_Z16StartDefaultTaskPv+0x2a4>)
 8003f3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f3e:	2100      	movs	r1, #0
 8003f40:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8003f44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f46:	3301      	adds	r3, #1
 8003f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d0f4      	beq.n	8003f3a <_Z16StartDefaultTaskPv+0x14a>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 8003f50:	2300      	movs	r3, #0
 8003f52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f54:	e007      	b.n	8003f66 <_Z16StartDefaultTaskPv+0x176>
		gNerveNetSlaveThreadPtr[i] = nullptr;
 8003f56:	4a50      	ldr	r2, [pc, #320]	@ (8004098 <_Z16StartDefaultTaskPv+0x2a8>)
 8003f58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 8003f60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f62:	3301      	adds	r3, #1
 8003f64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d9f4      	bls.n	8003f56 <_Z16StartDefaultTaskPv+0x166>

	// Start NerveNet slave thread connection to north side
	uint32_t performanceResult = 0;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	60bb      	str	r3, [r7, #8]
	static CasualNoises::sNerveNetThreadData nerveNetThreadData;
	nerveNetThreadData.NerveNetThreadNo			= 0;
 8003f70:	4b4a      	ldr	r3, [pc, #296]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	801a      	strh	r2, [r3, #0]
	nerveNetThreadData.NerveNet_REQ_Port		= INTERCONN_REQ_GPIO_Port;
 8003f76:	4b49      	ldr	r3, [pc, #292]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003f78:	4a3e      	ldr	r2, [pc, #248]	@ (8004074 <_Z16StartDefaultTaskPv+0x284>)
 8003f7a:	605a      	str	r2, [r3, #4]
	nerveNetThreadData.NerveNet_REQ_Pin			= INTERCONN_REQ_Pin;
 8003f7c:	4b47      	ldr	r3, [pc, #284]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003f7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f82:	811a      	strh	r2, [r3, #8]
	nerveNetThreadData.NerveNet_ACK_Port		= INTERCONN_ACK_GPIO_Port;
 8003f84:	4b45      	ldr	r3, [pc, #276]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003f86:	4a3b      	ldr	r2, [pc, #236]	@ (8004074 <_Z16StartDefaultTaskPv+0x284>)
 8003f88:	60da      	str	r2, [r3, #12]
	nerveNetThreadData.NerveNet_ACK_Pin			= INTERCONN_ACK_Pin;
 8003f8a:	4b44      	ldr	r3, [pc, #272]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003f8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f90:	821a      	strh	r2, [r3, #16]
	nerveNetThreadData.NerveNet_RESET_Port		= INTERCONN_RESET_GPIO_Port;
 8003f92:	4b42      	ldr	r3, [pc, #264]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003f94:	4a37      	ldr	r2, [pc, #220]	@ (8004074 <_Z16StartDefaultTaskPv+0x284>)
 8003f96:	615a      	str	r2, [r3, #20]
	nerveNetThreadData.NerveNet_RESET_Pin		= INTERCONN_RESET_Pin;
 8003f98:	4b40      	ldr	r3, [pc, #256]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003f9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f9e:	831a      	strh	r2, [r3, #24]
	nerveNetThreadData.NerveNet_SPI_Ptr			= &hspi2;
 8003fa0:	4b3e      	ldr	r3, [pc, #248]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003fa2:	4a3f      	ldr	r2, [pc, #252]	@ (80040a0 <_Z16StartDefaultTaskPv+0x2b0>)
 8003fa4:	61da      	str	r2, [r3, #28]
	nerveNetThreadData.AudioProcessorPtr		= audioProcessorPtr;
 8003fa6:	4b39      	ldr	r3, [pc, #228]	@ (800408c <_Z16StartDefaultTaskPv+0x29c>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a3c      	ldr	r2, [pc, #240]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003fac:	6293      	str	r3, [r2, #40]	@ 0x28
	nerveNetThreadData.PerformanceTestTimerPtr	= &htim5;
 8003fae:	4b3b      	ldr	r3, [pc, #236]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003fb0:	4a3c      	ldr	r2, [pc, #240]	@ (80040a4 <_Z16StartDefaultTaskPv+0x2b4>)
 8003fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
	nerveNetThreadData.PerformanceResultPtr		= &performanceResult;
 8003fb4:	4a39      	ldr	r2, [pc, #228]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003fb6:	f107 0308 	add.w	r3, r7, #8
 8003fba:	6313      	str	r3, [r2, #48]	@ 0x30
	static TaskHandle_t xHandlePtr;
	static CasualNoises::NerveNetSlaveThread nerveNetSlaveThread;
 8003fbc:	4b3a      	ldr	r3, [pc, #232]	@ (80040a8 <_Z16StartDefaultTaskPv+0x2b8>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f3bf 8f5b 	dmb	ish
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	bf0c      	ite	eq
 8003fcc:	2301      	moveq	r3, #1
 8003fce:	2300      	movne	r3, #0
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d010      	beq.n	8003ff8 <_Z16StartDefaultTaskPv+0x208>
 8003fd6:	4834      	ldr	r0, [pc, #208]	@ (80040a8 <_Z16StartDefaultTaskPv+0x2b8>)
 8003fd8:	f010 fb74 	bl	80146c4 <__cxa_guard_acquire>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	bf14      	ite	ne
 8003fe2:	2301      	movne	r3, #1
 8003fe4:	2300      	moveq	r3, #0
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d005      	beq.n	8003ff8 <_Z16StartDefaultTaskPv+0x208>
 8003fec:	482f      	ldr	r0, [pc, #188]	@ (80040ac <_Z16StartDefaultTaskPv+0x2bc>)
 8003fee:	f7ff fea1 	bl	8003d34 <_ZN12CasualNoises19NerveNetSlaveThreadC1Ev>
 8003ff2:	482d      	ldr	r0, [pc, #180]	@ (80040a8 <_Z16StartDefaultTaskPv+0x2b8>)
 8003ff4:	f010 fb72 	bl	80146dc <__cxa_guard_release>
	BaseType_t res = CasualNoises::startNerveNetSlaveThread ( &nerveNetSlaveThread, &nerveNetThreadData, &xHandlePtr );
 8003ff8:	4a2d      	ldr	r2, [pc, #180]	@ (80040b0 <_Z16StartDefaultTaskPv+0x2c0>)
 8003ffa:	4928      	ldr	r1, [pc, #160]	@ (800409c <_Z16StartDefaultTaskPv+0x2ac>)
 8003ffc:	482b      	ldr	r0, [pc, #172]	@ (80040ac <_Z16StartDefaultTaskPv+0x2bc>)
 8003ffe:	f7fe f905 	bl	800220c <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock>
 8004002:	64b8      	str	r0, [r7, #72]	@ 0x48
	if (res != pdPASS)
 8004004:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004006:	2b01      	cmp	r3, #1
 8004008:	d002      	beq.n	8004010 <_Z16StartDefaultTaskPv+0x220>
		CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 800400a:	2004      	movs	r0, #4
 800400c:	f7fe fe54 	bl	8002cb8 <_ZL14CN_ReportFault11eErrorCodes>

	// Update status led's
	displayStatus(scReady);
 8004010:	2003      	movs	r0, #3
 8004012:	f7fe feb3 	bl	8002d7c <_Z13displayStatus12eStatusCodes>

	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 8004016:	2200      	movs	r2, #0
 8004018:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800401c:	4825      	ldr	r0, [pc, #148]	@ (80040b4 <_Z16StartDefaultTaskPv+0x2c4>)
 800401e:	f005 fbe9 	bl	80097f4 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8004022:	2064      	movs	r0, #100	@ 0x64
 8004024:	f00b fc3e 	bl	800f8a4 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 8004028:	2201      	movs	r2, #1
 800402a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800402e:	4821      	ldr	r0, [pc, #132]	@ (80040b4 <_Z16StartDefaultTaskPv+0x2c4>)
 8004030:	f005 fbe0 	bl	80097f4 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8004034:	2064      	movs	r0, #100	@ 0x64
 8004036:	f00b fc35 	bl	800f8a4 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 800403a:	2200      	movs	r2, #0
 800403c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004040:	481c      	ldr	r0, [pc, #112]	@ (80040b4 <_Z16StartDefaultTaskPv+0x2c4>)
 8004042:	f005 fbd7 	bl	80097f4 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8004046:	2064      	movs	r0, #100	@ 0x64
 8004048:	f00b fc2c 	bl	800f8a4 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 800404c:	2201      	movs	r2, #1
 800404e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004052:	4818      	ldr	r0, [pc, #96]	@ (80040b4 <_Z16StartDefaultTaskPv+0x2c4>)
 8004054:	f005 fbce 	bl	80097f4 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(700));
 8004058:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800405c:	f00b fc22 	bl	800f8a4 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 8004060:	bf00      	nop
 8004062:	e7d8      	b.n	8004016 <_Z16StartDefaultTaskPv+0x226>
 8004064:	08017e4c 	.word	0x08017e4c
 8004068:	080022a5 	.word	0x080022a5
 800406c:	240012b8 	.word	0x240012b8
 8004070:	58021800 	.word	0x58021800
 8004074:	58020c00 	.word	0x58020c00
 8004078:	58020400 	.word	0x58020400
 800407c:	24001c68 	.word	0x24001c68
 8004080:	24001c6c 	.word	0x24001c6c
 8004084:	435c0000 	.word	0x435c0000
 8004088:	24001c74 	.word	0x24001c74
 800408c:	24001c70 	.word	0x24001c70
 8004090:	4722c200 	.word	0x4722c200
 8004094:	2400120c 	.word	0x2400120c
 8004098:	24001210 	.word	0x24001210
 800409c:	24001c78 	.word	0x24001c78
 80040a0:	24001340 	.word	0x24001340
 80040a4:	240016e8 	.word	0x240016e8
 80040a8:	24001d2c 	.word	0x24001d2c
 80040ac:	24001cb0 	.word	0x24001cb0
 80040b0:	24001cac 	.word	0x24001cac
 80040b4:	58020000 	.word	0x58020000

080040b8 <_ZL10MPU_Configv>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80040be:	463b      	mov	r3, r7
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	605a      	str	r2, [r3, #4]
 80040c6:	609a      	str	r2, [r3, #8]
 80040c8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80040ca:	f002 fb17 	bl	80066fc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80040ce:	2301      	movs	r3, #1
 80040d0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80040d2:	2300      	movs	r3, #0
 80040d4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80040d6:	2300      	movs	r3, #0
 80040d8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80040da:	231f      	movs	r3, #31
 80040dc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80040de:	2387      	movs	r3, #135	@ 0x87
 80040e0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80040e2:	2300      	movs	r3, #0
 80040e4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80040e6:	2300      	movs	r3, #0
 80040e8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80040ea:	2301      	movs	r3, #1
 80040ec:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80040ee:	2301      	movs	r3, #1
 80040f0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80040f2:	2300      	movs	r3, #0
 80040f4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80040f6:	2300      	movs	r3, #0
 80040f8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80040fa:	463b      	mov	r3, r7
 80040fc:	4618      	mov	r0, r3
 80040fe:	f002 fb35 	bl	800676c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8004102:	2004      	movs	r0, #4
 8004104:	f002 fb12 	bl	800672c <HAL_MPU_Enable>

}
 8004108:	bf00      	nop
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a08      	ldr	r2, [pc, #32]	@ (8004140 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d101      	bne.n	8004126 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8004122:	f000 fe75 	bl	8004e10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

	if (htim->Instance == TIM1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a05      	ldr	r2, [pc, #20]	@ (8004140 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d003      	beq.n	8004138 <HAL_TIM_PeriodElapsedCallback+0x28>
	{
		return;
	} else
	{
		CN_TIM_PeriodElapsedCallback(htim);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f7fe f955 	bl	80023e0 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef>
 8004136:	e000      	b.n	800413a <HAL_TIM_PeriodElapsedCallback+0x2a>
		return;
 8004138:	bf00      	nop
	}

  /* USER CODE END Callback 1 */
}
 800413a:	3708      	adds	r7, #8
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	40010000 	.word	0x40010000

08004144 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004144:	b480      	push	{r7}
 8004146:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004148:	b672      	cpsid	i
}
 800414a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800414c:	bf00      	nop
 800414e:	e7fd      	b.n	800414c <Error_Handler+0x8>

08004150 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004156:	4b0c      	ldr	r3, [pc, #48]	@ (8004188 <HAL_MspInit+0x38>)
 8004158:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800415c:	4a0a      	ldr	r2, [pc, #40]	@ (8004188 <HAL_MspInit+0x38>)
 800415e:	f043 0302 	orr.w	r3, r3, #2
 8004162:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004166:	4b08      	ldr	r3, [pc, #32]	@ (8004188 <HAL_MspInit+0x38>)
 8004168:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	607b      	str	r3, [r7, #4]
 8004172:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004174:	2200      	movs	r2, #0
 8004176:	210f      	movs	r1, #15
 8004178:	f06f 0001 	mvn.w	r0, #1
 800417c:	f002 fa96 	bl	80066ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004180:	bf00      	nop
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	58024400 	.word	0x58024400

0800418c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b0bc      	sub	sp, #240	@ 0xf0
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004194:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	605a      	str	r2, [r3, #4]
 800419e:	609a      	str	r2, [r3, #8]
 80041a0:	60da      	str	r2, [r3, #12]
 80041a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80041a4:	f107 0320 	add.w	r3, r7, #32
 80041a8:	22b8      	movs	r2, #184	@ 0xb8
 80041aa:	2100      	movs	r1, #0
 80041ac:	4618      	mov	r0, r3
 80041ae:	f011 fd63 	bl	8015c78 <memset>
  if(hadc->Instance==ADC1)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a59      	ldr	r2, [pc, #356]	@ (800431c <HAL_ADC_MspInit+0x190>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	f040 80ab 	bne.w	8004314 <HAL_ADC_MspInit+0x188>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80041be:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80041c2:	f04f 0300 	mov.w	r3, #0
 80041c6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 80041ca:	2302      	movs	r3, #2
 80041cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 80041ce:	2310      	movs	r3, #16
 80041d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80041d2:	2302      	movs	r3, #2
 80041d4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80041d6:	2302      	movs	r3, #2
 80041d8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80041da:	2302      	movs	r3, #2
 80041dc:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80041de:	23c0      	movs	r3, #192	@ 0xc0
 80041e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80041e2:	2300      	movs	r3, #0
 80041e4:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80041e6:	2300      	movs	r3, #0
 80041e8:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80041ea:	2300      	movs	r3, #0
 80041ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80041f0:	f107 0320 	add.w	r3, r7, #32
 80041f4:	4618      	mov	r0, r3
 80041f6:	f006 fc53 	bl	800aaa0 <HAL_RCCEx_PeriphCLKConfig>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8004200:	f7ff ffa0 	bl	8004144 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004204:	4b46      	ldr	r3, [pc, #280]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004206:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800420a:	4a45      	ldr	r2, [pc, #276]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 800420c:	f043 0320 	orr.w	r3, r3, #32
 8004210:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004214:	4b42      	ldr	r3, [pc, #264]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004216:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	61fb      	str	r3, [r7, #28]
 8004220:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004222:	4b3f      	ldr	r3, [pc, #252]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004224:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004228:	4a3d      	ldr	r2, [pc, #244]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 800422a:	f043 0304 	orr.w	r3, r3, #4
 800422e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004232:	4b3b      	ldr	r3, [pc, #236]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	61bb      	str	r3, [r7, #24]
 800423e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004240:	4b37      	ldr	r3, [pc, #220]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004242:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004246:	4a36      	ldr	r2, [pc, #216]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004248:	f043 0301 	orr.w	r3, r3, #1
 800424c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004250:	4b33      	ldr	r3, [pc, #204]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800425e:	4b30      	ldr	r3, [pc, #192]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004260:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004264:	4a2e      	ldr	r2, [pc, #184]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004266:	f043 0302 	orr.w	r3, r3, #2
 800426a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800426e:	4b2c      	ldr	r3, [pc, #176]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	613b      	str	r3, [r7, #16]
 800427a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800427c:	4b28      	ldr	r3, [pc, #160]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 800427e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004282:	4a27      	ldr	r2, [pc, #156]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 8004284:	f043 0320 	orr.w	r3, r3, #32
 8004288:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800428c:	4b24      	ldr	r3, [pc, #144]	@ (8004320 <HAL_ADC_MspInit+0x194>)
 800428e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004292:	f003 0320 	and.w	r3, r3, #32
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	68fb      	ldr	r3, [r7, #12]
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = CV_IN_4_Pin;
 800429a:	2302      	movs	r3, #2
 800429c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042a0:	2303      	movs	r3, #3
 80042a2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a6:	2300      	movs	r3, #0
 80042a8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(CV_IN_4_GPIO_Port, &GPIO_InitStruct);
 80042ac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80042b0:	4619      	mov	r1, r3
 80042b2:	481c      	ldr	r0, [pc, #112]	@ (8004324 <HAL_ADC_MspInit+0x198>)
 80042b4:	f005 f8de 	bl	8009474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CV_IN_6_Pin|CV_IN_5_Pin|CV_IN_3_Pin|_1V_OCT_1_Pin;
 80042b8:	231d      	movs	r3, #29
 80042ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042be:	2303      	movs	r3, #3
 80042c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c4:	2300      	movs	r3, #0
 80042c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042ca:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80042ce:	4619      	mov	r1, r3
 80042d0:	4815      	ldr	r0, [pc, #84]	@ (8004328 <HAL_ADC_MspInit+0x19c>)
 80042d2:	f005 f8cf 	bl	8009474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = _1V_OCT_2_Pin|CV_IN_2_Pin;
 80042d6:	2303      	movs	r3, #3
 80042d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042dc:	2303      	movs	r3, #3
 80042de:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e2:	2300      	movs	r3, #0
 80042e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042e8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80042ec:	4619      	mov	r1, r3
 80042ee:	480f      	ldr	r0, [pc, #60]	@ (800432c <HAL_ADC_MspInit+0x1a0>)
 80042f0:	f005 f8c0 	bl	8009474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CV_IN_1_Pin|CV_IN_7_Pin;
 80042f4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80042f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042fc:	2303      	movs	r3, #3
 80042fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004302:	2300      	movs	r3, #0
 8004304:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004308:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800430c:	4619      	mov	r1, r3
 800430e:	4808      	ldr	r0, [pc, #32]	@ (8004330 <HAL_ADC_MspInit+0x1a4>)
 8004310:	f005 f8b0 	bl	8009474 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004314:	bf00      	nop
 8004316:	37f0      	adds	r7, #240	@ 0xf0
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40022000 	.word	0x40022000
 8004320:	58024400 	.word	0x58024400
 8004324:	58020800 	.word	0x58020800
 8004328:	58020000 	.word	0x58020000
 800432c:	58020400 	.word	0x58020400
 8004330:	58021400 	.word	0x58021400

08004334 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b0c0      	sub	sp, #256	@ 0x100
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800433c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	605a      	str	r2, [r3, #4]
 8004346:	609a      	str	r2, [r3, #8]
 8004348:	60da      	str	r2, [r3, #12]
 800434a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800434c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004350:	22b8      	movs	r2, #184	@ 0xb8
 8004352:	2100      	movs	r1, #0
 8004354:	4618      	mov	r0, r3
 8004356:	f011 fc8f 	bl	8015c78 <memset>
  if(hspi->Instance==SPI1)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4aa4      	ldr	r2, [pc, #656]	@ (80045f0 <HAL_SPI_MspInit+0x2bc>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d146      	bne.n	80043f2 <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8004364:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004368:	f04f 0300 	mov.w	r3, #0
 800436c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004370:	2300      	movs	r3, #0
 8004372:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004376:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800437a:	4618      	mov	r0, r3
 800437c:	f006 fb90 	bl	800aaa0 <HAL_RCCEx_PeriphCLKConfig>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8004386:	f7ff fedd 	bl	8004144 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800438a:	4b9a      	ldr	r3, [pc, #616]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 800438c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004390:	4a98      	ldr	r2, [pc, #608]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 8004392:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004396:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800439a:	4b96      	ldr	r3, [pc, #600]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 800439c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043a8:	4b92      	ldr	r3, [pc, #584]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 80043aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043ae:	4a91      	ldr	r2, [pc, #580]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 80043b0:	f043 0301 	orr.w	r3, r3, #1
 80043b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80043b8:	4b8e      	ldr	r3, [pc, #568]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 80043ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SS_FLASH_CLK_Pin|SS_FLASH_MISO_Pin|SS_FLASH_MOSI_Pin;
 80043c6:	23e0      	movs	r3, #224	@ 0xe0
 80043c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043cc:	2302      	movs	r3, #2
 80043ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d2:	2300      	movs	r3, #0
 80043d4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d8:	2300      	movs	r3, #0
 80043da:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80043de:	2305      	movs	r3, #5
 80043e0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80043e8:	4619      	mov	r1, r3
 80043ea:	4883      	ldr	r0, [pc, #524]	@ (80045f8 <HAL_SPI_MspInit+0x2c4>)
 80043ec:	f005 f842 	bl	8009474 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 80043f0:	e1ad      	b.n	800474e <HAL_SPI_MspInit+0x41a>
  else if(hspi->Instance==SPI2)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a81      	ldr	r2, [pc, #516]	@ (80045fc <HAL_SPI_MspInit+0x2c8>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	f040 80ac 	bne.w	8004556 <HAL_SPI_MspInit+0x222>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80043fe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004402:	f04f 0300 	mov.w	r3, #0
 8004406:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800440a:	2300      	movs	r3, #0
 800440c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004410:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004414:	4618      	mov	r0, r3
 8004416:	f006 fb43 	bl	800aaa0 <HAL_RCCEx_PeriphCLKConfig>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <HAL_SPI_MspInit+0xf0>
      Error_Handler();
 8004420:	f7ff fe90 	bl	8004144 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004424:	4b73      	ldr	r3, [pc, #460]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 8004426:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800442a:	4a72      	ldr	r2, [pc, #456]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 800442c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004430:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004434:	4b6f      	ldr	r3, [pc, #444]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 8004436:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800443a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800443e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004442:	4b6c      	ldr	r3, [pc, #432]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 8004444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004448:	4a6a      	ldr	r2, [pc, #424]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 800444a:	f043 0302 	orr.w	r3, r3, #2
 800444e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004452:	4b68      	ldr	r3, [pc, #416]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 8004454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004458:	f003 0302 	and.w	r3, r3, #2
 800445c:	623b      	str	r3, [r7, #32]
 800445e:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = INTERCONN_SCK_Pin|INTERCONN_MISO_Pin|INTERCONN_MOSI_Pin;
 8004460:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8004464:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004468:	2302      	movs	r3, #2
 800446a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800446e:	2300      	movs	r3, #0
 8004470:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004474:	2300      	movs	r3, #0
 8004476:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800447a:	2305      	movs	r3, #5
 800447c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004480:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8004484:	4619      	mov	r1, r3
 8004486:	485e      	ldr	r0, [pc, #376]	@ (8004600 <HAL_SPI_MspInit+0x2cc>)
 8004488:	f004 fff4 	bl	8009474 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream0;
 800448c:	4b5d      	ldr	r3, [pc, #372]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 800448e:	4a5e      	ldr	r2, [pc, #376]	@ (8004608 <HAL_SPI_MspInit+0x2d4>)
 8004490:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004492:	4b5c      	ldr	r3, [pc, #368]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 8004494:	2227      	movs	r2, #39	@ 0x27
 8004496:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004498:	4b5a      	ldr	r3, [pc, #360]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 800449a:	2200      	movs	r2, #0
 800449c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800449e:	4b59      	ldr	r3, [pc, #356]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80044a4:	4b57      	ldr	r3, [pc, #348]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80044aa:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044ac:	4b55      	ldr	r3, [pc, #340]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044b2:	4b54      	ldr	r3, [pc, #336]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80044b8:	4b52      	ldr	r3, [pc, #328]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044ba:	2200      	movs	r2, #0
 80044bc:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80044be:	4b51      	ldr	r3, [pc, #324]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044c0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80044c4:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044c6:	4b4f      	ldr	r3, [pc, #316]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80044cc:	484d      	ldr	r0, [pc, #308]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044ce:	f002 f98d 	bl	80067ec <HAL_DMA_Init>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d001      	beq.n	80044dc <HAL_SPI_MspInit+0x1a8>
      Error_Handler();
 80044d8:	f7ff fe34 	bl	8004144 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a49      	ldr	r2, [pc, #292]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044e0:	67da      	str	r2, [r3, #124]	@ 0x7c
 80044e2:	4a48      	ldr	r2, [pc, #288]	@ (8004604 <HAL_SPI_MspInit+0x2d0>)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream1;
 80044e8:	4b48      	ldr	r3, [pc, #288]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 80044ea:	4a49      	ldr	r2, [pc, #292]	@ (8004610 <HAL_SPI_MspInit+0x2dc>)
 80044ec:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80044ee:	4b47      	ldr	r3, [pc, #284]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 80044f0:	2228      	movs	r2, #40	@ 0x28
 80044f2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044f4:	4b45      	ldr	r3, [pc, #276]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 80044f6:	2240      	movs	r2, #64	@ 0x40
 80044f8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044fa:	4b44      	ldr	r3, [pc, #272]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004500:	4b42      	ldr	r3, [pc, #264]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 8004502:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004506:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004508:	4b40      	ldr	r3, [pc, #256]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 800450a:	2200      	movs	r2, #0
 800450c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800450e:	4b3f      	ldr	r3, [pc, #252]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 8004510:	2200      	movs	r2, #0
 8004512:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004514:	4b3d      	ldr	r3, [pc, #244]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 8004516:	2200      	movs	r2, #0
 8004518:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800451a:	4b3c      	ldr	r3, [pc, #240]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 800451c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004520:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004522:	4b3a      	ldr	r3, [pc, #232]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 8004524:	2200      	movs	r2, #0
 8004526:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004528:	4838      	ldr	r0, [pc, #224]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 800452a:	f002 f95f 	bl	80067ec <HAL_DMA_Init>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d001      	beq.n	8004538 <HAL_SPI_MspInit+0x204>
      Error_Handler();
 8004534:	f7ff fe06 	bl	8004144 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a34      	ldr	r2, [pc, #208]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 800453c:	679a      	str	r2, [r3, #120]	@ 0x78
 800453e:	4a33      	ldr	r2, [pc, #204]	@ (800460c <HAL_SPI_MspInit+0x2d8>)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8004544:	2200      	movs	r2, #0
 8004546:	2105      	movs	r1, #5
 8004548:	2024      	movs	r0, #36	@ 0x24
 800454a:	f002 f8af 	bl	80066ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800454e:	2024      	movs	r0, #36	@ 0x24
 8004550:	f002 f8c6 	bl	80066e0 <HAL_NVIC_EnableIRQ>
}
 8004554:	e0fb      	b.n	800474e <HAL_SPI_MspInit+0x41a>
  else if(hspi->Instance==SPI3)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a2e      	ldr	r2, [pc, #184]	@ (8004614 <HAL_SPI_MspInit+0x2e0>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d15d      	bne.n	800461c <HAL_SPI_MspInit+0x2e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8004560:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004564:	f04f 0300 	mov.w	r3, #0
 8004568:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800456c:	2300      	movs	r3, #0
 800456e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004572:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004576:	4618      	mov	r0, r3
 8004578:	f006 fa92 	bl	800aaa0 <HAL_RCCEx_PeriphCLKConfig>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <HAL_SPI_MspInit+0x252>
      Error_Handler();
 8004582:	f7ff fddf 	bl	8004144 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004586:	4b1b      	ldr	r3, [pc, #108]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 8004588:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800458c:	4a19      	ldr	r2, [pc, #100]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 800458e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004592:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004596:	4b17      	ldr	r3, [pc, #92]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 8004598:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800459c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045a0:	61fb      	str	r3, [r7, #28]
 80045a2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045a4:	4b13      	ldr	r3, [pc, #76]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 80045a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045aa:	4a12      	ldr	r2, [pc, #72]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 80045ac:	f043 0304 	orr.w	r3, r3, #4
 80045b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80045b4:	4b0f      	ldr	r3, [pc, #60]	@ (80045f4 <HAL_SPI_MspInit+0x2c0>)
 80045b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045ba:	f003 0304 	and.w	r3, r3, #4
 80045be:	61bb      	str	r3, [r7, #24]
 80045c0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80045c2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80045c6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ca:	2302      	movs	r3, #2
 80045cc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d6:	2300      	movs	r3, #0
 80045d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80045dc:	2306      	movs	r3, #6
 80045de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045e2:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80045e6:	4619      	mov	r1, r3
 80045e8:	480b      	ldr	r0, [pc, #44]	@ (8004618 <HAL_SPI_MspInit+0x2e4>)
 80045ea:	f004 ff43 	bl	8009474 <HAL_GPIO_Init>
}
 80045ee:	e0ae      	b.n	800474e <HAL_SPI_MspInit+0x41a>
 80045f0:	40013000 	.word	0x40013000
 80045f4:	58024400 	.word	0x58024400
 80045f8:	58020000 	.word	0x58020000
 80045fc:	40003800 	.word	0x40003800
 8004600:	58020400 	.word	0x58020400
 8004604:	24001560 	.word	0x24001560
 8004608:	40020010 	.word	0x40020010
 800460c:	240015d8 	.word	0x240015d8
 8004610:	40020028 	.word	0x40020028
 8004614:	40003c00 	.word	0x40003c00
 8004618:	58020800 	.word	0x58020800
  else if(hspi->Instance==SPI5)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a4d      	ldr	r2, [pc, #308]	@ (8004758 <HAL_SPI_MspInit+0x424>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d147      	bne.n	80046b6 <HAL_SPI_MspInit+0x382>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8004626:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800462a:	f04f 0300 	mov.w	r3, #0
 800462e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8004632:	2300      	movs	r3, #0
 8004634:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004638:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800463c:	4618      	mov	r0, r3
 800463e:	f006 fa2f 	bl	800aaa0 <HAL_RCCEx_PeriphCLKConfig>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <HAL_SPI_MspInit+0x318>
      Error_Handler();
 8004648:	f7ff fd7c 	bl	8004144 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800464c:	4b43      	ldr	r3, [pc, #268]	@ (800475c <HAL_SPI_MspInit+0x428>)
 800464e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004652:	4a42      	ldr	r2, [pc, #264]	@ (800475c <HAL_SPI_MspInit+0x428>)
 8004654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004658:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800465c:	4b3f      	ldr	r3, [pc, #252]	@ (800475c <HAL_SPI_MspInit+0x428>)
 800465e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004662:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004666:	617b      	str	r3, [r7, #20]
 8004668:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800466a:	4b3c      	ldr	r3, [pc, #240]	@ (800475c <HAL_SPI_MspInit+0x428>)
 800466c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004670:	4a3a      	ldr	r2, [pc, #232]	@ (800475c <HAL_SPI_MspInit+0x428>)
 8004672:	f043 0320 	orr.w	r3, r3, #32
 8004676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800467a:	4b38      	ldr	r3, [pc, #224]	@ (800475c <HAL_SPI_MspInit+0x428>)
 800467c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	613b      	str	r3, [r7, #16]
 8004686:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8004688:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800468c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004690:	2302      	movs	r3, #2
 8004692:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004696:	2300      	movs	r3, #0
 8004698:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800469c:	2300      	movs	r3, #0
 800469e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80046a2:	2305      	movs	r3, #5
 80046a4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80046a8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80046ac:	4619      	mov	r1, r3
 80046ae:	482c      	ldr	r0, [pc, #176]	@ (8004760 <HAL_SPI_MspInit+0x42c>)
 80046b0:	f004 fee0 	bl	8009474 <HAL_GPIO_Init>
}
 80046b4:	e04b      	b.n	800474e <HAL_SPI_MspInit+0x41a>
  else if(hspi->Instance==SPI6)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004764 <HAL_SPI_MspInit+0x430>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d146      	bne.n	800474e <HAL_SPI_MspInit+0x41a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 80046c0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80046c4:	f04f 0300 	mov.w	r3, #0
 80046c8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 80046cc:	2300      	movs	r3, #0
 80046ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80046d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80046d6:	4618      	mov	r0, r3
 80046d8:	f006 f9e2 	bl	800aaa0 <HAL_RCCEx_PeriphCLKConfig>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <HAL_SPI_MspInit+0x3b2>
      Error_Handler();
 80046e2:	f7ff fd2f 	bl	8004144 <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 80046e6:	4b1d      	ldr	r3, [pc, #116]	@ (800475c <HAL_SPI_MspInit+0x428>)
 80046e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80046ec:	4a1b      	ldr	r2, [pc, #108]	@ (800475c <HAL_SPI_MspInit+0x428>)
 80046ee:	f043 0320 	orr.w	r3, r3, #32
 80046f2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80046f6:	4b19      	ldr	r3, [pc, #100]	@ (800475c <HAL_SPI_MspInit+0x428>)
 80046f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80046fc:	f003 0320 	and.w	r3, r3, #32
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004704:	4b15      	ldr	r3, [pc, #84]	@ (800475c <HAL_SPI_MspInit+0x428>)
 8004706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800470a:	4a14      	ldr	r2, [pc, #80]	@ (800475c <HAL_SPI_MspInit+0x428>)
 800470c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004710:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004714:	4b11      	ldr	r3, [pc, #68]	@ (800475c <HAL_SPI_MspInit+0x428>)
 8004716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800471a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800471e:	60bb      	str	r3, [r7, #8]
 8004720:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8004722:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004726:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800472a:	2302      	movs	r3, #2
 800472c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004730:	2300      	movs	r3, #0
 8004732:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004736:	2300      	movs	r3, #0
 8004738:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 800473c:	2305      	movs	r3, #5
 800473e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004742:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8004746:	4619      	mov	r1, r3
 8004748:	4807      	ldr	r0, [pc, #28]	@ (8004768 <HAL_SPI_MspInit+0x434>)
 800474a:	f004 fe93 	bl	8009474 <HAL_GPIO_Init>
}
 800474e:	bf00      	nop
 8004750:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40015000 	.word	0x40015000
 800475c:	58024400 	.word	0x58024400
 8004760:	58021400 	.word	0x58021400
 8004764:	58001400 	.word	0x58001400
 8004768:	58021800 	.word	0x58021800

0800476c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800477c:	d10f      	bne.n	800479e <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800477e:	4b31      	ldr	r3, [pc, #196]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 8004780:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004784:	4a2f      	ldr	r2, [pc, #188]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 8004786:	f043 0301 	orr.w	r3, r3, #1
 800478a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800478e:	4b2d      	ldr	r3, [pc, #180]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 8004790:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	617b      	str	r3, [r7, #20]
 800479a:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 800479c:	e04d      	b.n	800483a <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM3)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a29      	ldr	r2, [pc, #164]	@ (8004848 <HAL_TIM_Base_MspInit+0xdc>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d117      	bne.n	80047d8 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80047a8:	4b26      	ldr	r3, [pc, #152]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 80047aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047ae:	4a25      	ldr	r2, [pc, #148]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 80047b0:	f043 0302 	orr.w	r3, r3, #2
 80047b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80047b8:	4b22      	ldr	r3, [pc, #136]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 80047ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	613b      	str	r3, [r7, #16]
 80047c4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80047c6:	2200      	movs	r2, #0
 80047c8:	2105      	movs	r1, #5
 80047ca:	201d      	movs	r0, #29
 80047cc:	f001 ff6e 	bl	80066ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80047d0:	201d      	movs	r0, #29
 80047d2:	f001 ff85 	bl	80066e0 <HAL_NVIC_EnableIRQ>
}
 80047d6:	e030      	b.n	800483a <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM5)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a1b      	ldr	r2, [pc, #108]	@ (800484c <HAL_TIM_Base_MspInit+0xe0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d10f      	bne.n	8004802 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80047e2:	4b18      	ldr	r3, [pc, #96]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 80047e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047e8:	4a16      	ldr	r2, [pc, #88]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 80047ea:	f043 0308 	orr.w	r3, r3, #8
 80047ee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80047f2:	4b14      	ldr	r3, [pc, #80]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 80047f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047f8:	f003 0308 	and.w	r3, r3, #8
 80047fc:	60fb      	str	r3, [r7, #12]
 80047fe:	68fb      	ldr	r3, [r7, #12]
}
 8004800:	e01b      	b.n	800483a <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM15)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a12      	ldr	r2, [pc, #72]	@ (8004850 <HAL_TIM_Base_MspInit+0xe4>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d116      	bne.n	800483a <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800480c:	4b0d      	ldr	r3, [pc, #52]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 800480e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004812:	4a0c      	ldr	r2, [pc, #48]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 8004814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004818:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800481c:	4b09      	ldr	r3, [pc, #36]	@ (8004844 <HAL_TIM_Base_MspInit+0xd8>)
 800481e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004822:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004826:	60bb      	str	r3, [r7, #8]
 8004828:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM15_IRQn, 5, 0);
 800482a:	2200      	movs	r2, #0
 800482c:	2105      	movs	r1, #5
 800482e:	2074      	movs	r0, #116	@ 0x74
 8004830:	f001 ff3c 	bl	80066ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8004834:	2074      	movs	r0, #116	@ 0x74
 8004836:	f001 ff53 	bl	80066e0 <HAL_NVIC_EnableIRQ>
}
 800483a:	bf00      	nop
 800483c:	3718      	adds	r7, #24
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	58024400 	.word	0x58024400
 8004848:	40000400 	.word	0x40000400
 800484c:	40000c00 	.word	0x40000c00
 8004850:	40014000 	.word	0x40014000

08004854 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b0b2      	sub	sp, #200	@ 0xc8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800485c:	f107 0310 	add.w	r3, r7, #16
 8004860:	22b8      	movs	r2, #184	@ 0xb8
 8004862:	2100      	movs	r1, #0
 8004864:	4618      	mov	r0, r3
 8004866:	f011 fa07 	bl	8015c78 <memset>
  if(hpcd->Instance==USB_OTG_HS)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a16      	ldr	r2, [pc, #88]	@ (80048c8 <HAL_PCD_MspInit+0x74>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d124      	bne.n	80048be <HAL_PCD_MspInit+0x6a>

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004874:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004878:	f04f 0300 	mov.w	r3, #0
 800487c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8004880:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004884:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004888:	f107 0310 	add.w	r3, r7, #16
 800488c:	4618      	mov	r0, r3
 800488e:	f006 f907 	bl	800aaa0 <HAL_RCCEx_PeriphCLKConfig>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 8004898:	f7ff fc54 	bl	8004144 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800489c:	f005 f948 	bl	8009b30 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80048a0:	4b0a      	ldr	r3, [pc, #40]	@ (80048cc <HAL_PCD_MspInit+0x78>)
 80048a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80048a6:	4a09      	ldr	r2, [pc, #36]	@ (80048cc <HAL_PCD_MspInit+0x78>)
 80048a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80048ac:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80048b0:	4b06      	ldr	r3, [pc, #24]	@ (80048cc <HAL_PCD_MspInit+0x78>)
 80048b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80048b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 80048be:	bf00      	nop
 80048c0:	37c8      	adds	r7, #200	@ 0xc8
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	40040000 	.word	0x40040000
 80048cc:	58024400 	.word	0x58024400

080048d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b08e      	sub	sp, #56	@ 0x38
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2b0f      	cmp	r3, #15
 80048dc:	d844      	bhi.n	8004968 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80048de:	2200      	movs	r2, #0
 80048e0:	6879      	ldr	r1, [r7, #4]
 80048e2:	2019      	movs	r0, #25
 80048e4:	f001 fee2 	bl	80066ac <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80048e8:	2019      	movs	r0, #25
 80048ea:	f001 fef9 	bl	80066e0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80048ee:	4a24      	ldr	r2, [pc, #144]	@ (8004980 <HAL_InitTick+0xb0>)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80048f4:	4b23      	ldr	r3, [pc, #140]	@ (8004984 <HAL_InitTick+0xb4>)
 80048f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048fa:	4a22      	ldr	r2, [pc, #136]	@ (8004984 <HAL_InitTick+0xb4>)
 80048fc:	f043 0301 	orr.w	r3, r3, #1
 8004900:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004904:	4b1f      	ldr	r3, [pc, #124]	@ (8004984 <HAL_InitTick+0xb4>)
 8004906:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	60bb      	str	r3, [r7, #8]
 8004910:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004912:	f107 020c 	add.w	r2, r7, #12
 8004916:	f107 0310 	add.w	r3, r7, #16
 800491a:	4611      	mov	r1, r2
 800491c:	4618      	mov	r0, r3
 800491e:	f006 f87d 	bl	800aa1c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8004922:	f006 f865 	bl	800a9f0 <HAL_RCC_GetPCLK2Freq>
 8004926:	4603      	mov	r3, r0
 8004928:	005b      	lsls	r3, r3, #1
 800492a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800492c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800492e:	4a16      	ldr	r2, [pc, #88]	@ (8004988 <HAL_InitTick+0xb8>)
 8004930:	fba2 2303 	umull	r2, r3, r2, r3
 8004934:	0c9b      	lsrs	r3, r3, #18
 8004936:	3b01      	subs	r3, #1
 8004938:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800493a:	4b14      	ldr	r3, [pc, #80]	@ (800498c <HAL_InitTick+0xbc>)
 800493c:	4a14      	ldr	r2, [pc, #80]	@ (8004990 <HAL_InitTick+0xc0>)
 800493e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004940:	4b12      	ldr	r3, [pc, #72]	@ (800498c <HAL_InitTick+0xbc>)
 8004942:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004946:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004948:	4a10      	ldr	r2, [pc, #64]	@ (800498c <HAL_InitTick+0xbc>)
 800494a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800494e:	4b0f      	ldr	r3, [pc, #60]	@ (800498c <HAL_InitTick+0xbc>)
 8004950:	2200      	movs	r2, #0
 8004952:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004954:	4b0d      	ldr	r3, [pc, #52]	@ (800498c <HAL_InitTick+0xbc>)
 8004956:	2200      	movs	r2, #0
 8004958:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800495a:	480c      	ldr	r0, [pc, #48]	@ (800498c <HAL_InitTick+0xbc>)
 800495c:	f009 fdf3 	bl	800e546 <HAL_TIM_Base_Init>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d107      	bne.n	8004976 <HAL_InitTick+0xa6>
 8004966:	e001      	b.n	800496c <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e005      	b.n	8004978 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800496c:	4807      	ldr	r0, [pc, #28]	@ (800498c <HAL_InitTick+0xbc>)
 800496e:	f009 febf 	bl	800e6f0 <HAL_TIM_Base_Start_IT>
 8004972:	4603      	mov	r3, r0
 8004974:	e000      	b.n	8004978 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
}
 8004978:	4618      	mov	r0, r3
 800497a:	3738      	adds	r7, #56	@ 0x38
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	24000008 	.word	0x24000008
 8004984:	58024400 	.word	0x58024400
 8004988:	431bde83 	.word	0x431bde83
 800498c:	24001d30 	.word	0x24001d30
 8004990:	40010000 	.word	0x40010000

08004994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004994:	b480      	push	{r7}
 8004996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004998:	bf00      	nop
 800499a:	e7fd      	b.n	8004998 <NMI_Handler+0x4>

0800499c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049a0:	bf00      	nop
 80049a2:	e7fd      	b.n	80049a0 <HardFault_Handler+0x4>

080049a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049a8:	bf00      	nop
 80049aa:	e7fd      	b.n	80049a8 <MemManage_Handler+0x4>

080049ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80049b0:	bf00      	nop
 80049b2:	e7fd      	b.n	80049b0 <BusFault_Handler+0x4>

080049b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80049b8:	bf00      	nop
 80049ba:	e7fd      	b.n	80049b8 <UsageFault_Handler+0x4>

080049bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80049c0:	bf00      	nop
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
	...

080049cc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80049d0:	4802      	ldr	r0, [pc, #8]	@ (80049dc <DMA1_Stream0_IRQHandler+0x10>)
 80049d2:	f003 fa31 	bl	8007e38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80049d6:	bf00      	nop
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	24001560 	.word	0x24001560

080049e0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80049e4:	4802      	ldr	r0, [pc, #8]	@ (80049f0 <DMA1_Stream1_IRQHandler+0x10>)
 80049e6:	f003 fa27 	bl	8007e38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80049ea:	bf00      	nop
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	240015d8 	.word	0x240015d8

080049f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTERCONN_REQ_Pin);
 80049f8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80049fc:	f004 ff13 	bl	8009826 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004a00:	bf00      	nop
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004a08:	4802      	ldr	r0, [pc, #8]	@ (8004a14 <TIM1_UP_IRQHandler+0x10>)
 8004a0a:	f009 fef7 	bl	800e7fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004a0e:	bf00      	nop
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	24001d30 	.word	0x24001d30

08004a18 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004a1c:	4802      	ldr	r0, [pc, #8]	@ (8004a28 <TIM3_IRQHandler+0x10>)
 8004a1e:	f009 feed 	bl	800e7fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004a22:	bf00      	nop
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	2400169c 	.word	0x2400169c

08004a2c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004a30:	4802      	ldr	r0, [pc, #8]	@ (8004a3c <SPI2_IRQHandler+0x10>)
 8004a32:	f009 fa31 	bl	800de98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004a36:	bf00      	nop
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	24001340 	.word	0x24001340

08004a40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTERCONN_RESET_Pin);
 8004a44:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004a48:	f004 feed 	bl	8009826 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004a4c:	bf00      	nop
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8004a54:	4802      	ldr	r0, [pc, #8]	@ (8004a60 <TIM15_IRQHandler+0x10>)
 8004a56:	f009 fed1 	bl	800e7fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8004a5a:	bf00      	nop
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	24001734 	.word	0x24001734

08004a64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  return 1;
 8004a68:	2301      	movs	r3, #1
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <_kill>:

int _kill(int pid, int sig)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004a7e:	f011 f957 	bl	8015d30 <__errno>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2216      	movs	r2, #22
 8004a86:	601a      	str	r2, [r3, #0]
  return -1;
 8004a88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <_exit>:

void _exit (int status)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f7ff ffe7 	bl	8004a74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004aa6:	bf00      	nop
 8004aa8:	e7fd      	b.n	8004aa6 <_exit+0x12>

08004aaa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b086      	sub	sp, #24
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	60f8      	str	r0, [r7, #12]
 8004ab2:	60b9      	str	r1, [r7, #8]
 8004ab4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	617b      	str	r3, [r7, #20]
 8004aba:	e00a      	b.n	8004ad2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004abc:	f3af 8000 	nop.w
 8004ac0:	4601      	mov	r1, r0
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	60ba      	str	r2, [r7, #8]
 8004ac8:	b2ca      	uxtb	r2, r1
 8004aca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	617b      	str	r3, [r7, #20]
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	dbf0      	blt.n	8004abc <_read+0x12>
  }

  return len;
 8004ada:	687b      	ldr	r3, [r7, #4]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004af0:	2300      	movs	r3, #0
 8004af2:	617b      	str	r3, [r7, #20]
 8004af4:	e009      	b.n	8004b0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	1c5a      	adds	r2, r3, #1
 8004afa:	60ba      	str	r2, [r7, #8]
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	3301      	adds	r3, #1
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	dbf1      	blt.n	8004af6 <_write+0x12>
  }
  return len;
 8004b12:	687b      	ldr	r3, [r7, #4]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <_close>:

int _close(int file)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004b24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b44:	605a      	str	r2, [r3, #4]
  return 0;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <_isatty>:

int _isatty(int file)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004b5c:	2301      	movs	r3, #1
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr

08004b6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b085      	sub	sp, #20
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	60f8      	str	r0, [r7, #12]
 8004b72:	60b9      	str	r1, [r7, #8]
 8004b74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b8c:	4a14      	ldr	r2, [pc, #80]	@ (8004be0 <_sbrk+0x5c>)
 8004b8e:	4b15      	ldr	r3, [pc, #84]	@ (8004be4 <_sbrk+0x60>)
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b98:	4b13      	ldr	r3, [pc, #76]	@ (8004be8 <_sbrk+0x64>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d102      	bne.n	8004ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ba0:	4b11      	ldr	r3, [pc, #68]	@ (8004be8 <_sbrk+0x64>)
 8004ba2:	4a12      	ldr	r2, [pc, #72]	@ (8004bec <_sbrk+0x68>)
 8004ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ba6:	4b10      	ldr	r3, [pc, #64]	@ (8004be8 <_sbrk+0x64>)
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4413      	add	r3, r2
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d207      	bcs.n	8004bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004bb4:	f011 f8bc 	bl	8015d30 <__errno>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	220c      	movs	r2, #12
 8004bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004bbe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004bc2:	e009      	b.n	8004bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004bc4:	4b08      	ldr	r3, [pc, #32]	@ (8004be8 <_sbrk+0x64>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004bca:	4b07      	ldr	r3, [pc, #28]	@ (8004be8 <_sbrk+0x64>)
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	4a05      	ldr	r2, [pc, #20]	@ (8004be8 <_sbrk+0x64>)
 8004bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3718      	adds	r7, #24
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	24050000 	.word	0x24050000
 8004be4:	00000400 	.word	0x00000400
 8004be8:	24001d7c 	.word	0x24001d7c
 8004bec:	2400ad80 	.word	0x2400ad80

08004bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004bf4:	4b3e      	ldr	r3, [pc, #248]	@ (8004cf0 <SystemInit+0x100>)
 8004bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bfa:	4a3d      	ldr	r2, [pc, #244]	@ (8004cf0 <SystemInit+0x100>)
 8004bfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004c04:	4b3b      	ldr	r3, [pc, #236]	@ (8004cf4 <SystemInit+0x104>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 030f 	and.w	r3, r3, #15
 8004c0c:	2b06      	cmp	r3, #6
 8004c0e:	d807      	bhi.n	8004c20 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004c10:	4b38      	ldr	r3, [pc, #224]	@ (8004cf4 <SystemInit+0x104>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f023 030f 	bic.w	r3, r3, #15
 8004c18:	4a36      	ldr	r2, [pc, #216]	@ (8004cf4 <SystemInit+0x104>)
 8004c1a:	f043 0307 	orr.w	r3, r3, #7
 8004c1e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004c20:	4b35      	ldr	r3, [pc, #212]	@ (8004cf8 <SystemInit+0x108>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a34      	ldr	r2, [pc, #208]	@ (8004cf8 <SystemInit+0x108>)
 8004c26:	f043 0301 	orr.w	r3, r3, #1
 8004c2a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004c2c:	4b32      	ldr	r3, [pc, #200]	@ (8004cf8 <SystemInit+0x108>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004c32:	4b31      	ldr	r3, [pc, #196]	@ (8004cf8 <SystemInit+0x108>)
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	4930      	ldr	r1, [pc, #192]	@ (8004cf8 <SystemInit+0x108>)
 8004c38:	4b30      	ldr	r3, [pc, #192]	@ (8004cfc <SystemInit+0x10c>)
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004c3e:	4b2d      	ldr	r3, [pc, #180]	@ (8004cf4 <SystemInit+0x104>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004c4a:	4b2a      	ldr	r3, [pc, #168]	@ (8004cf4 <SystemInit+0x104>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f023 030f 	bic.w	r3, r3, #15
 8004c52:	4a28      	ldr	r2, [pc, #160]	@ (8004cf4 <SystemInit+0x104>)
 8004c54:	f043 0307 	orr.w	r3, r3, #7
 8004c58:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004c5a:	4b27      	ldr	r3, [pc, #156]	@ (8004cf8 <SystemInit+0x108>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004c60:	4b25      	ldr	r3, [pc, #148]	@ (8004cf8 <SystemInit+0x108>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004c66:	4b24      	ldr	r3, [pc, #144]	@ (8004cf8 <SystemInit+0x108>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004c6c:	4b22      	ldr	r3, [pc, #136]	@ (8004cf8 <SystemInit+0x108>)
 8004c6e:	4a24      	ldr	r2, [pc, #144]	@ (8004d00 <SystemInit+0x110>)
 8004c70:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004c72:	4b21      	ldr	r3, [pc, #132]	@ (8004cf8 <SystemInit+0x108>)
 8004c74:	4a23      	ldr	r2, [pc, #140]	@ (8004d04 <SystemInit+0x114>)
 8004c76:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004c78:	4b1f      	ldr	r3, [pc, #124]	@ (8004cf8 <SystemInit+0x108>)
 8004c7a:	4a23      	ldr	r2, [pc, #140]	@ (8004d08 <SystemInit+0x118>)
 8004c7c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cf8 <SystemInit+0x108>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004c84:	4b1c      	ldr	r3, [pc, #112]	@ (8004cf8 <SystemInit+0x108>)
 8004c86:	4a20      	ldr	r2, [pc, #128]	@ (8004d08 <SystemInit+0x118>)
 8004c88:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8004cf8 <SystemInit+0x108>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004c90:	4b19      	ldr	r3, [pc, #100]	@ (8004cf8 <SystemInit+0x108>)
 8004c92:	4a1d      	ldr	r2, [pc, #116]	@ (8004d08 <SystemInit+0x118>)
 8004c94:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004c96:	4b18      	ldr	r3, [pc, #96]	@ (8004cf8 <SystemInit+0x108>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004c9c:	4b16      	ldr	r3, [pc, #88]	@ (8004cf8 <SystemInit+0x108>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a15      	ldr	r2, [pc, #84]	@ (8004cf8 <SystemInit+0x108>)
 8004ca2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ca6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004ca8:	4b13      	ldr	r3, [pc, #76]	@ (8004cf8 <SystemInit+0x108>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004cae:	4b12      	ldr	r3, [pc, #72]	@ (8004cf8 <SystemInit+0x108>)
 8004cb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004cb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d113      	bne.n	8004ce4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8004cf8 <SystemInit+0x108>)
 8004cbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004cc2:	4a0d      	ldr	r2, [pc, #52]	@ (8004cf8 <SystemInit+0x108>)
 8004cc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004cc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8004d0c <SystemInit+0x11c>)
 8004cce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004cd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004cd4:	4b08      	ldr	r3, [pc, #32]	@ (8004cf8 <SystemInit+0x108>)
 8004cd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004cda:	4a07      	ldr	r2, [pc, #28]	@ (8004cf8 <SystemInit+0x108>)
 8004cdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ce0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004ce4:	bf00      	nop
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	e000ed00 	.word	0xe000ed00
 8004cf4:	52002000 	.word	0x52002000
 8004cf8:	58024400 	.word	0x58024400
 8004cfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8004d00:	02020200 	.word	0x02020200
 8004d04:	01ff0000 	.word	0x01ff0000
 8004d08:	01010280 	.word	0x01010280
 8004d0c:	52004000 	.word	0x52004000

08004d10 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004d14:	4b09      	ldr	r3, [pc, #36]	@ (8004d3c <ExitRun0Mode+0x2c>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	4a08      	ldr	r2, [pc, #32]	@ (8004d3c <ExitRun0Mode+0x2c>)
 8004d1a:	f043 0302 	orr.w	r3, r3, #2
 8004d1e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004d20:	bf00      	nop
 8004d22:	4b06      	ldr	r3, [pc, #24]	@ (8004d3c <ExitRun0Mode+0x2c>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d0f9      	beq.n	8004d22 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004d2e:	bf00      	nop
 8004d30:	bf00      	nop
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	58024800 	.word	0x58024800

08004d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004d40:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004d7c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004d44:	f7ff ffe4 	bl	8004d10 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004d48:	f7ff ff52 	bl	8004bf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d4c:	480c      	ldr	r0, [pc, #48]	@ (8004d80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004d4e:	490d      	ldr	r1, [pc, #52]	@ (8004d84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004d50:	4a0d      	ldr	r2, [pc, #52]	@ (8004d88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d54:	e002      	b.n	8004d5c <LoopCopyDataInit>

08004d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d5a:	3304      	adds	r3, #4

08004d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d60:	d3f9      	bcc.n	8004d56 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d62:	4a0a      	ldr	r2, [pc, #40]	@ (8004d8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004d64:	4c0a      	ldr	r4, [pc, #40]	@ (8004d90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d68:	e001      	b.n	8004d6e <LoopFillZerobss>

08004d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d6c:	3204      	adds	r2, #4

08004d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d70:	d3fb      	bcc.n	8004d6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004d72:	f010 ffe3 	bl	8015d3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d76:	f7fe f88f 	bl	8002e98 <main>
  bx  lr
 8004d7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004d7c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8004d80:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004d84:	240001f0 	.word	0x240001f0
  ldr r2, =_sidata
 8004d88:	08019efc 	.word	0x08019efc
  ldr r2, =_sbss
 8004d8c:	240001f0 	.word	0x240001f0
  ldr r4, =_ebss
 8004d90:	2400ad7c 	.word	0x2400ad7c

08004d94 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d94:	e7fe      	b.n	8004d94 <ADC3_IRQHandler>
	...

08004d98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d9e:	2003      	movs	r0, #3
 8004da0:	f001 fc79 	bl	8006696 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004da4:	f005 fc64 	bl	800a670 <HAL_RCC_GetSysClockFreq>
 8004da8:	4602      	mov	r2, r0
 8004daa:	4b15      	ldr	r3, [pc, #84]	@ (8004e00 <HAL_Init+0x68>)
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	0a1b      	lsrs	r3, r3, #8
 8004db0:	f003 030f 	and.w	r3, r3, #15
 8004db4:	4913      	ldr	r1, [pc, #76]	@ (8004e04 <HAL_Init+0x6c>)
 8004db6:	5ccb      	ldrb	r3, [r1, r3]
 8004db8:	f003 031f 	and.w	r3, r3, #31
 8004dbc:	fa22 f303 	lsr.w	r3, r2, r3
 8004dc0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8004e00 <HAL_Init+0x68>)
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	f003 030f 	and.w	r3, r3, #15
 8004dca:	4a0e      	ldr	r2, [pc, #56]	@ (8004e04 <HAL_Init+0x6c>)
 8004dcc:	5cd3      	ldrb	r3, [r2, r3]
 8004dce:	f003 031f 	and.w	r3, r3, #31
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8004dd8:	4a0b      	ldr	r2, [pc, #44]	@ (8004e08 <HAL_Init+0x70>)
 8004dda:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ddc:	4a0b      	ldr	r2, [pc, #44]	@ (8004e0c <HAL_Init+0x74>)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004de2:	200f      	movs	r0, #15
 8004de4:	f7ff fd74 	bl	80048d0 <HAL_InitTick>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d001      	beq.n	8004df2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e002      	b.n	8004df8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004df2:	f7ff f9ad 	bl	8004150 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3708      	adds	r7, #8
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	58024400 	.word	0x58024400
 8004e04:	080180d0 	.word	0x080180d0
 8004e08:	24000004 	.word	0x24000004
 8004e0c:	24000000 	.word	0x24000000

08004e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004e14:	4b06      	ldr	r3, [pc, #24]	@ (8004e30 <HAL_IncTick+0x20>)
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	461a      	mov	r2, r3
 8004e1a:	4b06      	ldr	r3, [pc, #24]	@ (8004e34 <HAL_IncTick+0x24>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4413      	add	r3, r2
 8004e20:	4a04      	ldr	r2, [pc, #16]	@ (8004e34 <HAL_IncTick+0x24>)
 8004e22:	6013      	str	r3, [r2, #0]
}
 8004e24:	bf00      	nop
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr
 8004e2e:	bf00      	nop
 8004e30:	2400000c 	.word	0x2400000c
 8004e34:	24001d80 	.word	0x24001d80

08004e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8004e3c:	4b03      	ldr	r3, [pc, #12]	@ (8004e4c <HAL_GetTick+0x14>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
 8004e4a:	bf00      	nop
 8004e4c:	24001d80 	.word	0x24001d80

08004e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e58:	f7ff ffee 	bl	8004e38 <HAL_GetTick>
 8004e5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e68:	d005      	beq.n	8004e76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e94 <HAL_Delay+0x44>)
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4413      	add	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e76:	bf00      	nop
 8004e78:	f7ff ffde 	bl	8004e38 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d8f7      	bhi.n	8004e78 <HAL_Delay+0x28>
  {
  }
}
 8004e88:	bf00      	nop
 8004e8a:	bf00      	nop
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	2400000c 	.word	0x2400000c

08004e98 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	431a      	orrs	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	609a      	str	r2, [r3, #8]
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr

08004ebe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b083      	sub	sp, #12
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
 8004ec6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	609a      	str	r2, [r3, #8]
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b087      	sub	sp, #28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a18      	ldr	r2, [pc, #96]	@ (8004f70 <LL_ADC_SetChannelPreselection+0x70>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d027      	beq.n	8004f62 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d107      	bne.n	8004f2c <LL_ADC_SetChannelPreselection+0x2c>
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	0e9b      	lsrs	r3, r3, #26
 8004f20:	f003 031f 	and.w	r3, r3, #31
 8004f24:	2201      	movs	r2, #1
 8004f26:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2a:	e015      	b.n	8004f58 <LL_ADC_SetChannelPreselection+0x58>
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	fa93 f3a3 	rbit	r3, r3
 8004f36:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d101      	bne.n	8004f46 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8004f42:	2320      	movs	r3, #32
 8004f44:	e003      	b.n	8004f4e <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	fab3 f383 	clz	r3, r3
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	f003 031f 	and.w	r3, r3, #31
 8004f52:	2201      	movs	r2, #1
 8004f54:	fa02 f303 	lsl.w	r3, r2, r3
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	69d2      	ldr	r2, [r2, #28]
 8004f5c:	431a      	orrs	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8004f62:	bf00      	nop
 8004f64:	371c      	adds	r7, #28
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	58026000 	.word	0x58026000

08004f74 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
 8004f80:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	3360      	adds	r3, #96	@ 0x60
 8004f86:	461a      	mov	r2, r3
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	4413      	add	r3, r2
 8004f8e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4a10      	ldr	r2, [pc, #64]	@ (8004fd4 <LL_ADC_SetOffset+0x60>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d10b      	bne.n	8004fb0 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004fae:	e00b      	b.n	8004fc8 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	430b      	orrs	r3, r1
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	601a      	str	r2, [r3, #0]
}
 8004fc8:	bf00      	nop
 8004fca:	371c      	adds	r7, #28
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	58026000 	.word	0x58026000

08004fd8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	3360      	adds	r3, #96	@ 0x60
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	f003 031f 	and.w	r3, r3, #31
 800501e:	6879      	ldr	r1, [r7, #4]
 8005020:	fa01 f303 	lsl.w	r3, r1, r3
 8005024:	431a      	orrs	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	611a      	str	r2, [r3, #16]
}
 800502a:	bf00      	nop
 800502c:	3714      	adds	r7, #20
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
	...

08005038 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005038:	b480      	push	{r7}
 800503a:	b087      	sub	sp, #28
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	4a0c      	ldr	r2, [pc, #48]	@ (8005078 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d00e      	beq.n	800506a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	3360      	adds	r3, #96	@ 0x60
 8005050:	461a      	mov	r2, r3
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	4413      	add	r3, r2
 8005058:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	431a      	orrs	r2, r3
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	601a      	str	r2, [r3, #0]
  }
}
 800506a:	bf00      	nop
 800506c:	371c      	adds	r7, #28
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr
 8005076:	bf00      	nop
 8005078:	58026000 	.word	0x58026000

0800507c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	4a0c      	ldr	r2, [pc, #48]	@ (80050bc <LL_ADC_SetOffsetSaturation+0x40>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d10e      	bne.n	80050ae <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	3360      	adds	r3, #96	@ 0x60
 8005094:	461a      	mov	r2, r3
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4413      	add	r3, r2
 800509c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	431a      	orrs	r2, r3
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80050ae:	bf00      	nop
 80050b0:	371c      	adds	r7, #28
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	58026000 	.word	0x58026000

080050c0 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b087      	sub	sp, #28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4a0c      	ldr	r2, [pc, #48]	@ (8005100 <LL_ADC_SetOffsetSign+0x40>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d10e      	bne.n	80050f2 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	3360      	adds	r3, #96	@ 0x60
 80050d8:	461a      	mov	r2, r3
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	4413      	add	r3, r2
 80050e0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	431a      	orrs	r2, r3
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80050f2:	bf00      	nop
 80050f4:	371c      	adds	r7, #28
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	58026000 	.word	0x58026000

08005104 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	3360      	adds	r3, #96	@ 0x60
 8005114:	461a      	mov	r2, r3
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4413      	add	r3, r2
 800511c:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	4a0c      	ldr	r2, [pc, #48]	@ (8005154 <LL_ADC_SetOffsetState+0x50>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d108      	bne.n	8005138 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	431a      	orrs	r2, r3
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8005136:	e007      	b.n	8005148 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	431a      	orrs	r2, r3
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	601a      	str	r2, [r3, #0]
}
 8005148:	bf00      	nop
 800514a:	371c      	adds	r7, #28
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr
 8005154:	58026000 	.word	0x58026000

08005158 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	3330      	adds	r3, #48	@ 0x30
 8005168:	461a      	mov	r2, r3
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	0a1b      	lsrs	r3, r3, #8
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	f003 030c 	and.w	r3, r3, #12
 8005174:	4413      	add	r3, r2
 8005176:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	f003 031f 	and.w	r3, r3, #31
 8005182:	211f      	movs	r1, #31
 8005184:	fa01 f303 	lsl.w	r3, r1, r3
 8005188:	43db      	mvns	r3, r3
 800518a:	401a      	ands	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	0e9b      	lsrs	r3, r3, #26
 8005190:	f003 011f 	and.w	r1, r3, #31
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f003 031f 	and.w	r3, r3, #31
 800519a:	fa01 f303 	lsl.w	r3, r1, r3
 800519e:	431a      	orrs	r2, r3
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80051a4:	bf00      	nop
 80051a6:	371c      	adds	r7, #28
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b087      	sub	sp, #28
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	3314      	adds	r3, #20
 80051c0:	461a      	mov	r2, r3
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	0e5b      	lsrs	r3, r3, #25
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	f003 0304 	and.w	r3, r3, #4
 80051cc:	4413      	add	r3, r2
 80051ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	0d1b      	lsrs	r3, r3, #20
 80051d8:	f003 031f 	and.w	r3, r3, #31
 80051dc:	2107      	movs	r1, #7
 80051de:	fa01 f303 	lsl.w	r3, r1, r3
 80051e2:	43db      	mvns	r3, r3
 80051e4:	401a      	ands	r2, r3
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	0d1b      	lsrs	r3, r3, #20
 80051ea:	f003 031f 	and.w	r3, r3, #31
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	fa01 f303 	lsl.w	r3, r1, r3
 80051f4:	431a      	orrs	r2, r3
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80051fa:	bf00      	nop
 80051fc:	371c      	adds	r7, #28
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
	...

08005208 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	4a1a      	ldr	r2, [pc, #104]	@ (8005280 <LL_ADC_SetChannelSingleDiff+0x78>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d115      	bne.n	8005248 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005228:	43db      	mvns	r3, r3
 800522a:	401a      	ands	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f003 0318 	and.w	r3, r3, #24
 8005232:	4914      	ldr	r1, [pc, #80]	@ (8005284 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005234:	40d9      	lsrs	r1, r3
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	400b      	ands	r3, r1
 800523a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800523e:	431a      	orrs	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005246:	e014      	b.n	8005272 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005254:	43db      	mvns	r3, r3
 8005256:	401a      	ands	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f003 0318 	and.w	r3, r3, #24
 800525e:	4909      	ldr	r1, [pc, #36]	@ (8005284 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005260:	40d9      	lsrs	r1, r3
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	400b      	ands	r3, r1
 8005266:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800526a:	431a      	orrs	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8005272:	bf00      	nop
 8005274:	3714      	adds	r7, #20
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr
 800527e:	bf00      	nop
 8005280:	58026000 	.word	0x58026000
 8005284:	000fffff 	.word	0x000fffff

08005288 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	4b04      	ldr	r3, [pc, #16]	@ (80052a8 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005296:	4013      	ands	r3, r2
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	6093      	str	r3, [r2, #8]
}
 800529c:	bf00      	nop
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr
 80052a8:	5fffffc0 	.word	0x5fffffc0

080052ac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052c0:	d101      	bne.n	80052c6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80052c2:	2301      	movs	r3, #1
 80052c4:	e000      	b.n	80052c8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80052c6:	2300      	movs	r3, #0
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	4b05      	ldr	r3, [pc, #20]	@ (80052f8 <LL_ADC_EnableInternalRegulator+0x24>)
 80052e2:	4013      	ands	r3, r2
 80052e4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	6fffffc0 	.word	0x6fffffc0

080052fc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800530c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005310:	d101      	bne.n	8005316 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005312:	2301      	movs	r3, #1
 8005314:	e000      	b.n	8005318 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	2b01      	cmp	r3, #1
 8005336:	d101      	bne.n	800533c <LL_ADC_IsEnabled+0x18>
 8005338:	2301      	movs	r3, #1
 800533a:	e000      	b.n	800533e <LL_ADC_IsEnabled+0x1a>
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	370c      	adds	r7, #12
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr

0800534a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800534a:	b480      	push	{r7}
 800534c:	b083      	sub	sp, #12
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f003 0304 	and.w	r3, r3, #4
 800535a:	2b04      	cmp	r3, #4
 800535c:	d101      	bne.n	8005362 <LL_ADC_REG_IsConversionOngoing+0x18>
 800535e:	2301      	movs	r3, #1
 8005360:	e000      	b.n	8005364 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 0308 	and.w	r3, r3, #8
 8005380:	2b08      	cmp	r3, #8
 8005382:	d101      	bne.n	8005388 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005384:	2301      	movs	r3, #1
 8005386:	e000      	b.n	800538a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	370c      	adds	r7, #12
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
	...

08005398 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005398:	b590      	push	{r4, r7, lr}
 800539a:	b089      	sub	sp, #36	@ 0x24
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053a0:	2300      	movs	r3, #0
 80053a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e1ee      	b.n	8005790 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d109      	bne.n	80053d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f7fe fee3 	bl	800418c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff ff67 	bl	80052ac <LL_ADC_IsDeepPowerDownEnabled>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d004      	beq.n	80053ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7ff ff4d 	bl	8005288 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7ff ff82 	bl	80052fc <LL_ADC_IsInternalRegulatorEnabled>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d114      	bne.n	8005428 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4618      	mov	r0, r3
 8005404:	f7ff ff66 	bl	80052d4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005408:	4b8e      	ldr	r3, [pc, #568]	@ (8005644 <HAL_ADC_Init+0x2ac>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	099b      	lsrs	r3, r3, #6
 800540e:	4a8e      	ldr	r2, [pc, #568]	@ (8005648 <HAL_ADC_Init+0x2b0>)
 8005410:	fba2 2303 	umull	r2, r3, r2, r3
 8005414:	099b      	lsrs	r3, r3, #6
 8005416:	3301      	adds	r3, #1
 8005418:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800541a:	e002      	b.n	8005422 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	3b01      	subs	r3, #1
 8005420:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1f9      	bne.n	800541c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4618      	mov	r0, r3
 800542e:	f7ff ff65 	bl	80052fc <LL_ADC_IsInternalRegulatorEnabled>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10d      	bne.n	8005454 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800543c:	f043 0210 	orr.w	r2, r3, #16
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005448:	f043 0201 	orr.w	r2, r3, #1
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4618      	mov	r0, r3
 800545a:	f7ff ff76 	bl	800534a <LL_ADC_REG_IsConversionOngoing>
 800545e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005464:	f003 0310 	and.w	r3, r3, #16
 8005468:	2b00      	cmp	r3, #0
 800546a:	f040 8188 	bne.w	800577e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2b00      	cmp	r3, #0
 8005472:	f040 8184 	bne.w	800577e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800547a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800547e:	f043 0202 	orr.w	r2, r3, #2
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f7ff ff4a 	bl	8005324 <LL_ADC_IsEnabled>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d136      	bne.n	8005504 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a6c      	ldr	r2, [pc, #432]	@ (800564c <HAL_ADC_Init+0x2b4>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d004      	beq.n	80054aa <HAL_ADC_Init+0x112>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a6a      	ldr	r2, [pc, #424]	@ (8005650 <HAL_ADC_Init+0x2b8>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d10e      	bne.n	80054c8 <HAL_ADC_Init+0x130>
 80054aa:	4868      	ldr	r0, [pc, #416]	@ (800564c <HAL_ADC_Init+0x2b4>)
 80054ac:	f7ff ff3a 	bl	8005324 <LL_ADC_IsEnabled>
 80054b0:	4604      	mov	r4, r0
 80054b2:	4867      	ldr	r0, [pc, #412]	@ (8005650 <HAL_ADC_Init+0x2b8>)
 80054b4:	f7ff ff36 	bl	8005324 <LL_ADC_IsEnabled>
 80054b8:	4603      	mov	r3, r0
 80054ba:	4323      	orrs	r3, r4
 80054bc:	2b00      	cmp	r3, #0
 80054be:	bf0c      	ite	eq
 80054c0:	2301      	moveq	r3, #1
 80054c2:	2300      	movne	r3, #0
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	e008      	b.n	80054da <HAL_ADC_Init+0x142>
 80054c8:	4862      	ldr	r0, [pc, #392]	@ (8005654 <HAL_ADC_Init+0x2bc>)
 80054ca:	f7ff ff2b 	bl	8005324 <LL_ADC_IsEnabled>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	bf0c      	ite	eq
 80054d4:	2301      	moveq	r3, #1
 80054d6:	2300      	movne	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d012      	beq.n	8005504 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a5a      	ldr	r2, [pc, #360]	@ (800564c <HAL_ADC_Init+0x2b4>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d004      	beq.n	80054f2 <HAL_ADC_Init+0x15a>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a58      	ldr	r2, [pc, #352]	@ (8005650 <HAL_ADC_Init+0x2b8>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d101      	bne.n	80054f6 <HAL_ADC_Init+0x15e>
 80054f2:	4a59      	ldr	r2, [pc, #356]	@ (8005658 <HAL_ADC_Init+0x2c0>)
 80054f4:	e000      	b.n	80054f8 <HAL_ADC_Init+0x160>
 80054f6:	4a59      	ldr	r2, [pc, #356]	@ (800565c <HAL_ADC_Init+0x2c4>)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	4619      	mov	r1, r3
 80054fe:	4610      	mov	r0, r2
 8005500:	f7ff fcca 	bl	8004e98 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a52      	ldr	r2, [pc, #328]	@ (8005654 <HAL_ADC_Init+0x2bc>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d129      	bne.n	8005562 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	7e5b      	ldrb	r3, [r3, #25]
 8005512:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8005518:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800551e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	2b08      	cmp	r3, #8
 8005526:	d013      	beq.n	8005550 <HAL_ADC_Init+0x1b8>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	2b0c      	cmp	r3, #12
 800552e:	d00d      	beq.n	800554c <HAL_ADC_Init+0x1b4>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	2b1c      	cmp	r3, #28
 8005536:	d007      	beq.n	8005548 <HAL_ADC_Init+0x1b0>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	2b18      	cmp	r3, #24
 800553e:	d101      	bne.n	8005544 <HAL_ADC_Init+0x1ac>
 8005540:	2318      	movs	r3, #24
 8005542:	e006      	b.n	8005552 <HAL_ADC_Init+0x1ba>
 8005544:	2300      	movs	r3, #0
 8005546:	e004      	b.n	8005552 <HAL_ADC_Init+0x1ba>
 8005548:	2310      	movs	r3, #16
 800554a:	e002      	b.n	8005552 <HAL_ADC_Init+0x1ba>
 800554c:	2308      	movs	r3, #8
 800554e:	e000      	b.n	8005552 <HAL_ADC_Init+0x1ba>
 8005550:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8005552:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f893 3020 	ldrb.w	r3, [r3, #32]
 800555a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800555c:	4313      	orrs	r3, r2
 800555e:	61bb      	str	r3, [r7, #24]
 8005560:	e00e      	b.n	8005580 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	7e5b      	ldrb	r3, [r3, #25]
 8005566:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800556c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005572:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 3020 	ldrb.w	r3, [r3, #32]
 800557a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800557c:	4313      	orrs	r3, r2
 800557e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d106      	bne.n	8005598 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558e:	3b01      	subs	r3, #1
 8005590:	045b      	lsls	r3, r3, #17
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	4313      	orrs	r3, r2
 8005596:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559c:	2b00      	cmp	r3, #0
 800559e:	d009      	beq.n	80055b4 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ac:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80055ae:	69ba      	ldr	r2, [r7, #24]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a26      	ldr	r2, [pc, #152]	@ (8005654 <HAL_ADC_Init+0x2bc>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d115      	bne.n	80055ea <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68da      	ldr	r2, [r3, #12]
 80055c4:	4b26      	ldr	r3, [pc, #152]	@ (8005660 <HAL_ADC_Init+0x2c8>)
 80055c6:	4013      	ands	r3, r2
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	6812      	ldr	r2, [r2, #0]
 80055cc:	69b9      	ldr	r1, [r7, #24]
 80055ce:	430b      	orrs	r3, r1
 80055d0:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	430a      	orrs	r2, r1
 80055e6:	611a      	str	r2, [r3, #16]
 80055e8:	e009      	b.n	80055fe <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68da      	ldr	r2, [r3, #12]
 80055f0:	4b1c      	ldr	r3, [pc, #112]	@ (8005664 <HAL_ADC_Init+0x2cc>)
 80055f2:	4013      	ands	r3, r2
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	6812      	ldr	r2, [r2, #0]
 80055f8:	69b9      	ldr	r1, [r7, #24]
 80055fa:	430b      	orrs	r3, r1
 80055fc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4618      	mov	r0, r3
 8005604:	f7ff fea1 	bl	800534a <LL_ADC_REG_IsConversionOngoing>
 8005608:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4618      	mov	r0, r3
 8005610:	f7ff feae 	bl	8005370 <LL_ADC_INJ_IsConversionOngoing>
 8005614:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	f040 808e 	bne.w	800573a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2b00      	cmp	r3, #0
 8005622:	f040 808a 	bne.w	800573a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a0a      	ldr	r2, [pc, #40]	@ (8005654 <HAL_ADC_Init+0x2bc>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d11b      	bne.n	8005668 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	7e1b      	ldrb	r3, [r3, #24]
 8005634:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800563c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800563e:	4313      	orrs	r3, r2
 8005640:	61bb      	str	r3, [r7, #24]
 8005642:	e018      	b.n	8005676 <HAL_ADC_Init+0x2de>
 8005644:	24000000 	.word	0x24000000
 8005648:	053e2d63 	.word	0x053e2d63
 800564c:	40022000 	.word	0x40022000
 8005650:	40022100 	.word	0x40022100
 8005654:	58026000 	.word	0x58026000
 8005658:	40022300 	.word	0x40022300
 800565c:	58026300 	.word	0x58026300
 8005660:	fff04007 	.word	0xfff04007
 8005664:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	7e1b      	ldrb	r3, [r3, #24]
 800566c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8005672:	4313      	orrs	r3, r2
 8005674:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68da      	ldr	r2, [r3, #12]
 800567c:	4b46      	ldr	r3, [pc, #280]	@ (8005798 <HAL_ADC_Init+0x400>)
 800567e:	4013      	ands	r3, r2
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	6812      	ldr	r2, [r2, #0]
 8005684:	69b9      	ldr	r1, [r7, #24]
 8005686:	430b      	orrs	r3, r1
 8005688:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005690:	2b01      	cmp	r3, #1
 8005692:	d137      	bne.n	8005704 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005698:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a3f      	ldr	r2, [pc, #252]	@ (800579c <HAL_ADC_Init+0x404>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d116      	bne.n	80056d2 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	691a      	ldr	r2, [r3, #16]
 80056aa:	4b3d      	ldr	r3, [pc, #244]	@ (80057a0 <HAL_ADC_Init+0x408>)
 80056ac:	4013      	ands	r3, r2
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80056b6:	4311      	orrs	r1, r2
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056bc:	4311      	orrs	r1, r2
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80056c2:	430a      	orrs	r2, r1
 80056c4:	431a      	orrs	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f042 0201 	orr.w	r2, r2, #1
 80056ce:	611a      	str	r2, [r3, #16]
 80056d0:	e020      	b.n	8005714 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	691a      	ldr	r2, [r3, #16]
 80056d8:	4b32      	ldr	r3, [pc, #200]	@ (80057a4 <HAL_ADC_Init+0x40c>)
 80056da:	4013      	ands	r3, r2
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80056e0:	3a01      	subs	r2, #1
 80056e2:	0411      	lsls	r1, r2, #16
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80056e8:	4311      	orrs	r1, r2
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056ee:	4311      	orrs	r1, r2
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80056f4:	430a      	orrs	r2, r1
 80056f6:	431a      	orrs	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f042 0201 	orr.w	r2, r2, #1
 8005700:	611a      	str	r2, [r3, #16]
 8005702:	e007      	b.n	8005714 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	691a      	ldr	r2, [r3, #16]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f022 0201 	bic.w	r2, r2, #1
 8005712:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a1b      	ldr	r2, [pc, #108]	@ (800579c <HAL_ADC_Init+0x404>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d002      	beq.n	800573a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 fd0b 	bl	8006150 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	2b01      	cmp	r3, #1
 8005740:	d10c      	bne.n	800575c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005748:	f023 010f 	bic.w	r1, r3, #15
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	1e5a      	subs	r2, r3, #1
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	430a      	orrs	r2, r1
 8005758:	631a      	str	r2, [r3, #48]	@ 0x30
 800575a:	e007      	b.n	800576c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 020f 	bic.w	r2, r2, #15
 800576a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005770:	f023 0303 	bic.w	r3, r3, #3
 8005774:	f043 0201 	orr.w	r2, r3, #1
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	661a      	str	r2, [r3, #96]	@ 0x60
 800577c:	e007      	b.n	800578e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005782:	f043 0210 	orr.w	r2, r3, #16
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800578e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005790:	4618      	mov	r0, r3
 8005792:	3724      	adds	r7, #36	@ 0x24
 8005794:	46bd      	mov	sp, r7
 8005796:	bd90      	pop	{r4, r7, pc}
 8005798:	ffffbffc 	.word	0xffffbffc
 800579c:	58026000 	.word	0x58026000
 80057a0:	fc00f81f 	.word	0xfc00f81f
 80057a4:	fc00f81e 	.word	0xfc00f81e

080057a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80057a8:	b590      	push	{r4, r7, lr}
 80057aa:	b0a5      	sub	sp, #148	@ 0x94
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057b2:	2300      	movs	r3, #0
 80057b4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80057b8:	2300      	movs	r3, #0
 80057ba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057c2:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	4aa4      	ldr	r2, [pc, #656]	@ (8005a5c <HAL_ADC_ConfigChannel+0x2b4>)
 80057ca:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d102      	bne.n	80057dc <HAL_ADC_ConfigChannel+0x34>
 80057d6:	2302      	movs	r3, #2
 80057d8:	f000 bca2 	b.w	8006120 <HAL_ADC_ConfigChannel+0x978>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7ff fdae 	bl	800534a <LL_ADC_REG_IsConversionOngoing>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f040 8486 	bne.w	8006102 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	db31      	blt.n	8005862 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a97      	ldr	r2, [pc, #604]	@ (8005a60 <HAL_ADC_ConfigChannel+0x2b8>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d02c      	beq.n	8005862 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005810:	2b00      	cmp	r3, #0
 8005812:	d108      	bne.n	8005826 <HAL_ADC_ConfigChannel+0x7e>
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	0e9b      	lsrs	r3, r3, #26
 800581a:	f003 031f 	and.w	r3, r3, #31
 800581e:	2201      	movs	r2, #1
 8005820:	fa02 f303 	lsl.w	r3, r2, r3
 8005824:	e016      	b.n	8005854 <HAL_ADC_ConfigChannel+0xac>
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800582c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800582e:	fa93 f3a3 	rbit	r3, r3
 8005832:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005834:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005836:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005838:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800583e:	2320      	movs	r3, #32
 8005840:	e003      	b.n	800584a <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8005842:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005844:	fab3 f383 	clz	r3, r3
 8005848:	b2db      	uxtb	r3, r3
 800584a:	f003 031f 	and.w	r3, r3, #31
 800584e:	2201      	movs	r2, #1
 8005850:	fa02 f303 	lsl.w	r3, r2, r3
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6812      	ldr	r2, [r2, #0]
 8005858:	69d1      	ldr	r1, [r2, #28]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6812      	ldr	r2, [r2, #0]
 800585e:	430b      	orrs	r3, r1
 8005860:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6818      	ldr	r0, [r3, #0]
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	6859      	ldr	r1, [r3, #4]
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	461a      	mov	r2, r3
 8005870:	f7ff fc72 	bl	8005158 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4618      	mov	r0, r3
 800587a:	f7ff fd66 	bl	800534a <LL_ADC_REG_IsConversionOngoing>
 800587e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff fd72 	bl	8005370 <LL_ADC_INJ_IsConversionOngoing>
 800588c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005890:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005894:	2b00      	cmp	r3, #0
 8005896:	f040 824a 	bne.w	8005d2e <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800589a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f040 8245 	bne.w	8005d2e <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6818      	ldr	r0, [r3, #0]
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	6819      	ldr	r1, [r3, #0]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	461a      	mov	r2, r3
 80058b2:	f7ff fc7d 	bl	80051b0 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a69      	ldr	r2, [pc, #420]	@ (8005a60 <HAL_ADC_ConfigChannel+0x2b8>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d10d      	bne.n	80058dc <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	695a      	ldr	r2, [r3, #20]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	08db      	lsrs	r3, r3, #3
 80058cc:	f003 0303 	and.w	r3, r3, #3
 80058d0:	005b      	lsls	r3, r3, #1
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058da:	e032      	b.n	8005942 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80058dc:	4b61      	ldr	r3, [pc, #388]	@ (8005a64 <HAL_ADC_ConfigChannel+0x2bc>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80058e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058e8:	d10b      	bne.n	8005902 <HAL_ADC_ConfigChannel+0x15a>
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	695a      	ldr	r2, [r3, #20]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	089b      	lsrs	r3, r3, #2
 80058f6:	f003 0307 	and.w	r3, r3, #7
 80058fa:	005b      	lsls	r3, r3, #1
 80058fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005900:	e01d      	b.n	800593e <HAL_ADC_ConfigChannel+0x196>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f003 0310 	and.w	r3, r3, #16
 800590c:	2b00      	cmp	r3, #0
 800590e:	d10b      	bne.n	8005928 <HAL_ADC_ConfigChannel+0x180>
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	695a      	ldr	r2, [r3, #20]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	089b      	lsrs	r3, r3, #2
 800591c:	f003 0307 	and.w	r3, r3, #7
 8005920:	005b      	lsls	r3, r3, #1
 8005922:	fa02 f303 	lsl.w	r3, r2, r3
 8005926:	e00a      	b.n	800593e <HAL_ADC_ConfigChannel+0x196>
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	695a      	ldr	r2, [r3, #20]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	089b      	lsrs	r3, r3, #2
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	005b      	lsls	r3, r3, #1
 800593a:	fa02 f303 	lsl.w	r3, r2, r3
 800593e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	2b04      	cmp	r3, #4
 8005948:	d048      	beq.n	80059dc <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6818      	ldr	r0, [r3, #0]
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	6919      	ldr	r1, [r3, #16]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800595a:	f7ff fb0b 	bl	8004f74 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a3f      	ldr	r2, [pc, #252]	@ (8005a60 <HAL_ADC_ConfigChannel+0x2b8>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d119      	bne.n	800599c <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6818      	ldr	r0, [r3, #0]
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	6919      	ldr	r1, [r3, #16]
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	69db      	ldr	r3, [r3, #28]
 8005974:	461a      	mov	r2, r3
 8005976:	f7ff fba3 	bl	80050c0 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6818      	ldr	r0, [r3, #0]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	6919      	ldr	r1, [r3, #16]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d102      	bne.n	8005992 <HAL_ADC_ConfigChannel+0x1ea>
 800598c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005990:	e000      	b.n	8005994 <HAL_ADC_ConfigChannel+0x1ec>
 8005992:	2300      	movs	r3, #0
 8005994:	461a      	mov	r2, r3
 8005996:	f7ff fb71 	bl	800507c <LL_ADC_SetOffsetSaturation>
 800599a:	e1c8      	b.n	8005d2e <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6818      	ldr	r0, [r3, #0]
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	6919      	ldr	r1, [r3, #16]
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d102      	bne.n	80059b4 <HAL_ADC_ConfigChannel+0x20c>
 80059ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80059b2:	e000      	b.n	80059b6 <HAL_ADC_ConfigChannel+0x20e>
 80059b4:	2300      	movs	r3, #0
 80059b6:	461a      	mov	r2, r3
 80059b8:	f7ff fb3e 	bl	8005038 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6818      	ldr	r0, [r3, #0]
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	6919      	ldr	r1, [r3, #16]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	7e1b      	ldrb	r3, [r3, #24]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d102      	bne.n	80059d2 <HAL_ADC_ConfigChannel+0x22a>
 80059cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80059d0:	e000      	b.n	80059d4 <HAL_ADC_ConfigChannel+0x22c>
 80059d2:	2300      	movs	r3, #0
 80059d4:	461a      	mov	r2, r3
 80059d6:	f7ff fb15 	bl	8005004 <LL_ADC_SetDataRightShift>
 80059da:	e1a8      	b.n	8005d2e <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a1f      	ldr	r2, [pc, #124]	@ (8005a60 <HAL_ADC_ConfigChannel+0x2b8>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	f040 815b 	bne.w	8005c9e <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2100      	movs	r1, #0
 80059ee:	4618      	mov	r0, r3
 80059f0:	f7ff faf2 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 80059f4:	4603      	mov	r3, r0
 80059f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10a      	bne.n	8005a14 <HAL_ADC_ConfigChannel+0x26c>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2100      	movs	r1, #0
 8005a04:	4618      	mov	r0, r3
 8005a06:	f7ff fae7 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	0e9b      	lsrs	r3, r3, #26
 8005a0e:	f003 021f 	and.w	r2, r3, #31
 8005a12:	e017      	b.n	8005a44 <HAL_ADC_ConfigChannel+0x29c>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2100      	movs	r1, #0
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f7ff fadc 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005a20:	4603      	mov	r3, r0
 8005a22:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a26:	fa93 f3a3 	rbit	r3, r3
 8005a2a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005a2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005a30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d101      	bne.n	8005a3a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8005a36:	2320      	movs	r3, #32
 8005a38:	e003      	b.n	8005a42 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8005a3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a3c:	fab3 f383 	clz	r3, r3
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	461a      	mov	r2, r3
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d10b      	bne.n	8005a68 <HAL_ADC_ConfigChannel+0x2c0>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	0e9b      	lsrs	r3, r3, #26
 8005a56:	f003 031f 	and.w	r3, r3, #31
 8005a5a:	e017      	b.n	8005a8c <HAL_ADC_ConfigChannel+0x2e4>
 8005a5c:	47ff0000 	.word	0x47ff0000
 8005a60:	58026000 	.word	0x58026000
 8005a64:	5c001000 	.word	0x5c001000
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a70:	fa93 f3a3 	rbit	r3, r3
 8005a74:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005a76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a78:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005a7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8005a80:	2320      	movs	r3, #32
 8005a82:	e003      	b.n	8005a8c <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8005a84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a86:	fab3 f383 	clz	r3, r3
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d106      	bne.n	8005a9e <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2200      	movs	r2, #0
 8005a96:	2100      	movs	r1, #0
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff fb33 	bl	8005104 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2101      	movs	r1, #1
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff fa97 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10a      	bne.n	8005aca <HAL_ADC_ConfigChannel+0x322>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2101      	movs	r1, #1
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7ff fa8c 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	0e9b      	lsrs	r3, r3, #26
 8005ac4:	f003 021f 	and.w	r2, r3, #31
 8005ac8:	e017      	b.n	8005afa <HAL_ADC_ConfigChannel+0x352>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2101      	movs	r1, #1
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f7ff fa81 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ada:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005adc:	fa93 f3a3 	rbit	r3, r3
 8005ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005ae2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ae4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005ae6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d101      	bne.n	8005af0 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8005aec:	2320      	movs	r3, #32
 8005aee:	e003      	b.n	8005af8 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8005af0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005af2:	fab3 f383 	clz	r3, r3
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d105      	bne.n	8005b12 <HAL_ADC_ConfigChannel+0x36a>
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	0e9b      	lsrs	r3, r3, #26
 8005b0c:	f003 031f 	and.w	r3, r3, #31
 8005b10:	e011      	b.n	8005b36 <HAL_ADC_ConfigChannel+0x38e>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b1a:	fa93 f3a3 	rbit	r3, r3
 8005b1e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005b20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b22:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005b24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d101      	bne.n	8005b2e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8005b2a:	2320      	movs	r3, #32
 8005b2c:	e003      	b.n	8005b36 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8005b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b30:	fab3 f383 	clz	r3, r3
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d106      	bne.n	8005b48 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	2101      	movs	r1, #1
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7ff fade 	bl	8005104 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2102      	movs	r1, #2
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7ff fa42 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005b54:	4603      	mov	r3, r0
 8005b56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10a      	bne.n	8005b74 <HAL_ADC_ConfigChannel+0x3cc>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2102      	movs	r1, #2
 8005b64:	4618      	mov	r0, r3
 8005b66:	f7ff fa37 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	0e9b      	lsrs	r3, r3, #26
 8005b6e:	f003 021f 	and.w	r2, r3, #31
 8005b72:	e017      	b.n	8005ba4 <HAL_ADC_ConfigChannel+0x3fc>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2102      	movs	r1, #2
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7ff fa2c 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005b80:	4603      	mov	r3, r0
 8005b82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b86:	fa93 f3a3 	rbit	r3, r3
 8005b8a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8005b96:	2320      	movs	r3, #32
 8005b98:	e003      	b.n	8005ba2 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8005b9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b9c:	fab3 f383 	clz	r3, r3
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d105      	bne.n	8005bbc <HAL_ADC_ConfigChannel+0x414>
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	0e9b      	lsrs	r3, r3, #26
 8005bb6:	f003 031f 	and.w	r3, r3, #31
 8005bba:	e011      	b.n	8005be0 <HAL_ADC_ConfigChannel+0x438>
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bc4:	fa93 f3a3 	rbit	r3, r3
 8005bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bcc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8005bd4:	2320      	movs	r3, #32
 8005bd6:	e003      	b.n	8005be0 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8005bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bda:	fab3 f383 	clz	r3, r3
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d106      	bne.n	8005bf2 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2200      	movs	r2, #0
 8005bea:	2102      	movs	r1, #2
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7ff fa89 	bl	8005104 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2103      	movs	r1, #3
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7ff f9ed 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d10a      	bne.n	8005c1e <HAL_ADC_ConfigChannel+0x476>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2103      	movs	r1, #3
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7ff f9e2 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005c14:	4603      	mov	r3, r0
 8005c16:	0e9b      	lsrs	r3, r3, #26
 8005c18:	f003 021f 	and.w	r2, r3, #31
 8005c1c:	e017      	b.n	8005c4e <HAL_ADC_ConfigChannel+0x4a6>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2103      	movs	r1, #3
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7ff f9d7 	bl	8004fd8 <LL_ADC_GetOffsetChannel>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c2e:	6a3b      	ldr	r3, [r7, #32]
 8005c30:	fa93 f3a3 	rbit	r3, r3
 8005c34:	61fb      	str	r3, [r7, #28]
  return result;
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d101      	bne.n	8005c44 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005c40:	2320      	movs	r3, #32
 8005c42:	e003      	b.n	8005c4c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c46:	fab3 f383 	clz	r3, r3
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d105      	bne.n	8005c66 <HAL_ADC_ConfigChannel+0x4be>
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	0e9b      	lsrs	r3, r3, #26
 8005c60:	f003 031f 	and.w	r3, r3, #31
 8005c64:	e011      	b.n	8005c8a <HAL_ADC_ConfigChannel+0x4e2>
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	fa93 f3a3 	rbit	r3, r3
 8005c72:	613b      	str	r3, [r7, #16]
  return result;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d101      	bne.n	8005c82 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8005c7e:	2320      	movs	r3, #32
 8005c80:	e003      	b.n	8005c8a <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	fab3 f383 	clz	r3, r3
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d14f      	bne.n	8005d2e <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2200      	movs	r2, #0
 8005c94:	2103      	movs	r1, #3
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7ff fa34 	bl	8005104 <LL_ADC_SetOffsetState>
 8005c9c:	e047      	b.n	8005d2e <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	069b      	lsls	r3, r3, #26
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d107      	bne.n	8005cc2 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005cc0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	069b      	lsls	r3, r3, #26
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d107      	bne.n	8005ce6 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005ce4:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	069b      	lsls	r3, r3, #26
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d107      	bne.n	8005d0a <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005d08:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	069b      	lsls	r3, r3, #26
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d107      	bne.n	8005d2e <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005d2c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7ff faf6 	bl	8005324 <LL_ADC_IsEnabled>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f040 81ea 	bne.w	8006114 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6818      	ldr	r0, [r3, #0]
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	6819      	ldr	r1, [r3, #0]
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	f7ff fa5b 	bl	8005208 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	4a7a      	ldr	r2, [pc, #488]	@ (8005f40 <HAL_ADC_ConfigChannel+0x798>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	f040 80e0 	bne.w	8005f1e <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4977      	ldr	r1, [pc, #476]	@ (8005f44 <HAL_ADC_ConfigChannel+0x79c>)
 8005d68:	428b      	cmp	r3, r1
 8005d6a:	d147      	bne.n	8005dfc <HAL_ADC_ConfigChannel+0x654>
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4975      	ldr	r1, [pc, #468]	@ (8005f48 <HAL_ADC_ConfigChannel+0x7a0>)
 8005d72:	428b      	cmp	r3, r1
 8005d74:	d040      	beq.n	8005df8 <HAL_ADC_ConfigChannel+0x650>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4974      	ldr	r1, [pc, #464]	@ (8005f4c <HAL_ADC_ConfigChannel+0x7a4>)
 8005d7c:	428b      	cmp	r3, r1
 8005d7e:	d039      	beq.n	8005df4 <HAL_ADC_ConfigChannel+0x64c>
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4972      	ldr	r1, [pc, #456]	@ (8005f50 <HAL_ADC_ConfigChannel+0x7a8>)
 8005d86:	428b      	cmp	r3, r1
 8005d88:	d032      	beq.n	8005df0 <HAL_ADC_ConfigChannel+0x648>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4971      	ldr	r1, [pc, #452]	@ (8005f54 <HAL_ADC_ConfigChannel+0x7ac>)
 8005d90:	428b      	cmp	r3, r1
 8005d92:	d02b      	beq.n	8005dec <HAL_ADC_ConfigChannel+0x644>
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	496f      	ldr	r1, [pc, #444]	@ (8005f58 <HAL_ADC_ConfigChannel+0x7b0>)
 8005d9a:	428b      	cmp	r3, r1
 8005d9c:	d024      	beq.n	8005de8 <HAL_ADC_ConfigChannel+0x640>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	496e      	ldr	r1, [pc, #440]	@ (8005f5c <HAL_ADC_ConfigChannel+0x7b4>)
 8005da4:	428b      	cmp	r3, r1
 8005da6:	d01d      	beq.n	8005de4 <HAL_ADC_ConfigChannel+0x63c>
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	496c      	ldr	r1, [pc, #432]	@ (8005f60 <HAL_ADC_ConfigChannel+0x7b8>)
 8005dae:	428b      	cmp	r3, r1
 8005db0:	d016      	beq.n	8005de0 <HAL_ADC_ConfigChannel+0x638>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	496b      	ldr	r1, [pc, #428]	@ (8005f64 <HAL_ADC_ConfigChannel+0x7bc>)
 8005db8:	428b      	cmp	r3, r1
 8005dba:	d00f      	beq.n	8005ddc <HAL_ADC_ConfigChannel+0x634>
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4969      	ldr	r1, [pc, #420]	@ (8005f68 <HAL_ADC_ConfigChannel+0x7c0>)
 8005dc2:	428b      	cmp	r3, r1
 8005dc4:	d008      	beq.n	8005dd8 <HAL_ADC_ConfigChannel+0x630>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4968      	ldr	r1, [pc, #416]	@ (8005f6c <HAL_ADC_ConfigChannel+0x7c4>)
 8005dcc:	428b      	cmp	r3, r1
 8005dce:	d101      	bne.n	8005dd4 <HAL_ADC_ConfigChannel+0x62c>
 8005dd0:	4b67      	ldr	r3, [pc, #412]	@ (8005f70 <HAL_ADC_ConfigChannel+0x7c8>)
 8005dd2:	e0a0      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	e09e      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005dd8:	4b66      	ldr	r3, [pc, #408]	@ (8005f74 <HAL_ADC_ConfigChannel+0x7cc>)
 8005dda:	e09c      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005ddc:	4b66      	ldr	r3, [pc, #408]	@ (8005f78 <HAL_ADC_ConfigChannel+0x7d0>)
 8005dde:	e09a      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005de0:	4b60      	ldr	r3, [pc, #384]	@ (8005f64 <HAL_ADC_ConfigChannel+0x7bc>)
 8005de2:	e098      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005de4:	4b5e      	ldr	r3, [pc, #376]	@ (8005f60 <HAL_ADC_ConfigChannel+0x7b8>)
 8005de6:	e096      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005de8:	4b64      	ldr	r3, [pc, #400]	@ (8005f7c <HAL_ADC_ConfigChannel+0x7d4>)
 8005dea:	e094      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005dec:	4b64      	ldr	r3, [pc, #400]	@ (8005f80 <HAL_ADC_ConfigChannel+0x7d8>)
 8005dee:	e092      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005df0:	4b64      	ldr	r3, [pc, #400]	@ (8005f84 <HAL_ADC_ConfigChannel+0x7dc>)
 8005df2:	e090      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005df4:	4b64      	ldr	r3, [pc, #400]	@ (8005f88 <HAL_ADC_ConfigChannel+0x7e0>)
 8005df6:	e08e      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e08c      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4962      	ldr	r1, [pc, #392]	@ (8005f8c <HAL_ADC_ConfigChannel+0x7e4>)
 8005e02:	428b      	cmp	r3, r1
 8005e04:	d140      	bne.n	8005e88 <HAL_ADC_ConfigChannel+0x6e0>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	494f      	ldr	r1, [pc, #316]	@ (8005f48 <HAL_ADC_ConfigChannel+0x7a0>)
 8005e0c:	428b      	cmp	r3, r1
 8005e0e:	d039      	beq.n	8005e84 <HAL_ADC_ConfigChannel+0x6dc>
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	494d      	ldr	r1, [pc, #308]	@ (8005f4c <HAL_ADC_ConfigChannel+0x7a4>)
 8005e16:	428b      	cmp	r3, r1
 8005e18:	d032      	beq.n	8005e80 <HAL_ADC_ConfigChannel+0x6d8>
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	494c      	ldr	r1, [pc, #304]	@ (8005f50 <HAL_ADC_ConfigChannel+0x7a8>)
 8005e20:	428b      	cmp	r3, r1
 8005e22:	d02b      	beq.n	8005e7c <HAL_ADC_ConfigChannel+0x6d4>
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	494a      	ldr	r1, [pc, #296]	@ (8005f54 <HAL_ADC_ConfigChannel+0x7ac>)
 8005e2a:	428b      	cmp	r3, r1
 8005e2c:	d024      	beq.n	8005e78 <HAL_ADC_ConfigChannel+0x6d0>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4949      	ldr	r1, [pc, #292]	@ (8005f58 <HAL_ADC_ConfigChannel+0x7b0>)
 8005e34:	428b      	cmp	r3, r1
 8005e36:	d01d      	beq.n	8005e74 <HAL_ADC_ConfigChannel+0x6cc>
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4947      	ldr	r1, [pc, #284]	@ (8005f5c <HAL_ADC_ConfigChannel+0x7b4>)
 8005e3e:	428b      	cmp	r3, r1
 8005e40:	d016      	beq.n	8005e70 <HAL_ADC_ConfigChannel+0x6c8>
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4946      	ldr	r1, [pc, #280]	@ (8005f60 <HAL_ADC_ConfigChannel+0x7b8>)
 8005e48:	428b      	cmp	r3, r1
 8005e4a:	d00f      	beq.n	8005e6c <HAL_ADC_ConfigChannel+0x6c4>
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4944      	ldr	r1, [pc, #272]	@ (8005f64 <HAL_ADC_ConfigChannel+0x7bc>)
 8005e52:	428b      	cmp	r3, r1
 8005e54:	d008      	beq.n	8005e68 <HAL_ADC_ConfigChannel+0x6c0>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4944      	ldr	r1, [pc, #272]	@ (8005f6c <HAL_ADC_ConfigChannel+0x7c4>)
 8005e5c:	428b      	cmp	r3, r1
 8005e5e:	d101      	bne.n	8005e64 <HAL_ADC_ConfigChannel+0x6bc>
 8005e60:	4b43      	ldr	r3, [pc, #268]	@ (8005f70 <HAL_ADC_ConfigChannel+0x7c8>)
 8005e62:	e058      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e64:	2300      	movs	r3, #0
 8005e66:	e056      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e68:	4b43      	ldr	r3, [pc, #268]	@ (8005f78 <HAL_ADC_ConfigChannel+0x7d0>)
 8005e6a:	e054      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e6c:	4b3d      	ldr	r3, [pc, #244]	@ (8005f64 <HAL_ADC_ConfigChannel+0x7bc>)
 8005e6e:	e052      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e70:	4b3b      	ldr	r3, [pc, #236]	@ (8005f60 <HAL_ADC_ConfigChannel+0x7b8>)
 8005e72:	e050      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e74:	4b41      	ldr	r3, [pc, #260]	@ (8005f7c <HAL_ADC_ConfigChannel+0x7d4>)
 8005e76:	e04e      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e78:	4b41      	ldr	r3, [pc, #260]	@ (8005f80 <HAL_ADC_ConfigChannel+0x7d8>)
 8005e7a:	e04c      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e7c:	4b41      	ldr	r3, [pc, #260]	@ (8005f84 <HAL_ADC_ConfigChannel+0x7dc>)
 8005e7e:	e04a      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e80:	4b41      	ldr	r3, [pc, #260]	@ (8005f88 <HAL_ADC_ConfigChannel+0x7e0>)
 8005e82:	e048      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e84:	2301      	movs	r3, #1
 8005e86:	e046      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4940      	ldr	r1, [pc, #256]	@ (8005f90 <HAL_ADC_ConfigChannel+0x7e8>)
 8005e8e:	428b      	cmp	r3, r1
 8005e90:	d140      	bne.n	8005f14 <HAL_ADC_ConfigChannel+0x76c>
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	492c      	ldr	r1, [pc, #176]	@ (8005f48 <HAL_ADC_ConfigChannel+0x7a0>)
 8005e98:	428b      	cmp	r3, r1
 8005e9a:	d039      	beq.n	8005f10 <HAL_ADC_ConfigChannel+0x768>
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	492a      	ldr	r1, [pc, #168]	@ (8005f4c <HAL_ADC_ConfigChannel+0x7a4>)
 8005ea2:	428b      	cmp	r3, r1
 8005ea4:	d032      	beq.n	8005f0c <HAL_ADC_ConfigChannel+0x764>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4929      	ldr	r1, [pc, #164]	@ (8005f50 <HAL_ADC_ConfigChannel+0x7a8>)
 8005eac:	428b      	cmp	r3, r1
 8005eae:	d02b      	beq.n	8005f08 <HAL_ADC_ConfigChannel+0x760>
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4927      	ldr	r1, [pc, #156]	@ (8005f54 <HAL_ADC_ConfigChannel+0x7ac>)
 8005eb6:	428b      	cmp	r3, r1
 8005eb8:	d024      	beq.n	8005f04 <HAL_ADC_ConfigChannel+0x75c>
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4926      	ldr	r1, [pc, #152]	@ (8005f58 <HAL_ADC_ConfigChannel+0x7b0>)
 8005ec0:	428b      	cmp	r3, r1
 8005ec2:	d01d      	beq.n	8005f00 <HAL_ADC_ConfigChannel+0x758>
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4924      	ldr	r1, [pc, #144]	@ (8005f5c <HAL_ADC_ConfigChannel+0x7b4>)
 8005eca:	428b      	cmp	r3, r1
 8005ecc:	d016      	beq.n	8005efc <HAL_ADC_ConfigChannel+0x754>
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4923      	ldr	r1, [pc, #140]	@ (8005f60 <HAL_ADC_ConfigChannel+0x7b8>)
 8005ed4:	428b      	cmp	r3, r1
 8005ed6:	d00f      	beq.n	8005ef8 <HAL_ADC_ConfigChannel+0x750>
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4926      	ldr	r1, [pc, #152]	@ (8005f78 <HAL_ADC_ConfigChannel+0x7d0>)
 8005ede:	428b      	cmp	r3, r1
 8005ee0:	d008      	beq.n	8005ef4 <HAL_ADC_ConfigChannel+0x74c>
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	492b      	ldr	r1, [pc, #172]	@ (8005f94 <HAL_ADC_ConfigChannel+0x7ec>)
 8005ee8:	428b      	cmp	r3, r1
 8005eea:	d101      	bne.n	8005ef0 <HAL_ADC_ConfigChannel+0x748>
 8005eec:	4b2a      	ldr	r3, [pc, #168]	@ (8005f98 <HAL_ADC_ConfigChannel+0x7f0>)
 8005eee:	e012      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	e010      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005ef4:	4b27      	ldr	r3, [pc, #156]	@ (8005f94 <HAL_ADC_ConfigChannel+0x7ec>)
 8005ef6:	e00e      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8005f64 <HAL_ADC_ConfigChannel+0x7bc>)
 8005efa:	e00c      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005efc:	4b18      	ldr	r3, [pc, #96]	@ (8005f60 <HAL_ADC_ConfigChannel+0x7b8>)
 8005efe:	e00a      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005f00:	4b1e      	ldr	r3, [pc, #120]	@ (8005f7c <HAL_ADC_ConfigChannel+0x7d4>)
 8005f02:	e008      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005f04:	4b1e      	ldr	r3, [pc, #120]	@ (8005f80 <HAL_ADC_ConfigChannel+0x7d8>)
 8005f06:	e006      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005f08:	4b1e      	ldr	r3, [pc, #120]	@ (8005f84 <HAL_ADC_ConfigChannel+0x7dc>)
 8005f0a:	e004      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005f0c:	4b1e      	ldr	r3, [pc, #120]	@ (8005f88 <HAL_ADC_ConfigChannel+0x7e0>)
 8005f0e:	e002      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005f10:	2301      	movs	r3, #1
 8005f12:	e000      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x76e>
 8005f14:	2300      	movs	r3, #0
 8005f16:	4619      	mov	r1, r3
 8005f18:	4610      	mov	r0, r2
 8005f1a:	f7fe fff1 	bl	8004f00 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f280 80f6 	bge.w	8006114 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a05      	ldr	r2, [pc, #20]	@ (8005f44 <HAL_ADC_ConfigChannel+0x79c>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d004      	beq.n	8005f3c <HAL_ADC_ConfigChannel+0x794>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a15      	ldr	r2, [pc, #84]	@ (8005f8c <HAL_ADC_ConfigChannel+0x7e4>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d131      	bne.n	8005fa0 <HAL_ADC_ConfigChannel+0x7f8>
 8005f3c:	4b17      	ldr	r3, [pc, #92]	@ (8005f9c <HAL_ADC_ConfigChannel+0x7f4>)
 8005f3e:	e030      	b.n	8005fa2 <HAL_ADC_ConfigChannel+0x7fa>
 8005f40:	47ff0000 	.word	0x47ff0000
 8005f44:	40022000 	.word	0x40022000
 8005f48:	04300002 	.word	0x04300002
 8005f4c:	08600004 	.word	0x08600004
 8005f50:	0c900008 	.word	0x0c900008
 8005f54:	10c00010 	.word	0x10c00010
 8005f58:	14f00020 	.word	0x14f00020
 8005f5c:	2a000400 	.word	0x2a000400
 8005f60:	2e300800 	.word	0x2e300800
 8005f64:	32601000 	.word	0x32601000
 8005f68:	43210000 	.word	0x43210000
 8005f6c:	4b840000 	.word	0x4b840000
 8005f70:	4fb80000 	.word	0x4fb80000
 8005f74:	47520000 	.word	0x47520000
 8005f78:	36902000 	.word	0x36902000
 8005f7c:	25b00200 	.word	0x25b00200
 8005f80:	21800100 	.word	0x21800100
 8005f84:	1d500080 	.word	0x1d500080
 8005f88:	19200040 	.word	0x19200040
 8005f8c:	40022100 	.word	0x40022100
 8005f90:	58026000 	.word	0x58026000
 8005f94:	3ac04000 	.word	0x3ac04000
 8005f98:	3ef08000 	.word	0x3ef08000
 8005f9c:	40022300 	.word	0x40022300
 8005fa0:	4b61      	ldr	r3, [pc, #388]	@ (8006128 <HAL_ADC_ConfigChannel+0x980>)
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7fe ff9e 	bl	8004ee4 <LL_ADC_GetCommonPathInternalCh>
 8005fa8:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a5f      	ldr	r2, [pc, #380]	@ (800612c <HAL_ADC_ConfigChannel+0x984>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d004      	beq.n	8005fbe <HAL_ADC_ConfigChannel+0x816>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a5d      	ldr	r2, [pc, #372]	@ (8006130 <HAL_ADC_ConfigChannel+0x988>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d10e      	bne.n	8005fdc <HAL_ADC_ConfigChannel+0x834>
 8005fbe:	485b      	ldr	r0, [pc, #364]	@ (800612c <HAL_ADC_ConfigChannel+0x984>)
 8005fc0:	f7ff f9b0 	bl	8005324 <LL_ADC_IsEnabled>
 8005fc4:	4604      	mov	r4, r0
 8005fc6:	485a      	ldr	r0, [pc, #360]	@ (8006130 <HAL_ADC_ConfigChannel+0x988>)
 8005fc8:	f7ff f9ac 	bl	8005324 <LL_ADC_IsEnabled>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	4323      	orrs	r3, r4
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	bf0c      	ite	eq
 8005fd4:	2301      	moveq	r3, #1
 8005fd6:	2300      	movne	r3, #0
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	e008      	b.n	8005fee <HAL_ADC_ConfigChannel+0x846>
 8005fdc:	4855      	ldr	r0, [pc, #340]	@ (8006134 <HAL_ADC_ConfigChannel+0x98c>)
 8005fde:	f7ff f9a1 	bl	8005324 <LL_ADC_IsEnabled>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	bf0c      	ite	eq
 8005fe8:	2301      	moveq	r3, #1
 8005fea:	2300      	movne	r3, #0
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d07d      	beq.n	80060ee <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a50      	ldr	r2, [pc, #320]	@ (8006138 <HAL_ADC_ConfigChannel+0x990>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d130      	bne.n	800605e <HAL_ADC_ConfigChannel+0x8b6>
 8005ffc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005ffe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006002:	2b00      	cmp	r3, #0
 8006004:	d12b      	bne.n	800605e <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a4a      	ldr	r2, [pc, #296]	@ (8006134 <HAL_ADC_ConfigChannel+0x98c>)
 800600c:	4293      	cmp	r3, r2
 800600e:	f040 8081 	bne.w	8006114 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a45      	ldr	r2, [pc, #276]	@ (800612c <HAL_ADC_ConfigChannel+0x984>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d004      	beq.n	8006026 <HAL_ADC_ConfigChannel+0x87e>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a43      	ldr	r2, [pc, #268]	@ (8006130 <HAL_ADC_ConfigChannel+0x988>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d101      	bne.n	800602a <HAL_ADC_ConfigChannel+0x882>
 8006026:	4a45      	ldr	r2, [pc, #276]	@ (800613c <HAL_ADC_ConfigChannel+0x994>)
 8006028:	e000      	b.n	800602c <HAL_ADC_ConfigChannel+0x884>
 800602a:	4a3f      	ldr	r2, [pc, #252]	@ (8006128 <HAL_ADC_ConfigChannel+0x980>)
 800602c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800602e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006032:	4619      	mov	r1, r3
 8006034:	4610      	mov	r0, r2
 8006036:	f7fe ff42 	bl	8004ebe <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800603a:	4b41      	ldr	r3, [pc, #260]	@ (8006140 <HAL_ADC_ConfigChannel+0x998>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	099b      	lsrs	r3, r3, #6
 8006040:	4a40      	ldr	r2, [pc, #256]	@ (8006144 <HAL_ADC_ConfigChannel+0x99c>)
 8006042:	fba2 2303 	umull	r2, r3, r2, r3
 8006046:	099b      	lsrs	r3, r3, #6
 8006048:	3301      	adds	r3, #1
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800604e:	e002      	b.n	8006056 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	3b01      	subs	r3, #1
 8006054:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d1f9      	bne.n	8006050 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800605c:	e05a      	b.n	8006114 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a39      	ldr	r2, [pc, #228]	@ (8006148 <HAL_ADC_ConfigChannel+0x9a0>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d11e      	bne.n	80060a6 <HAL_ADC_ConfigChannel+0x8fe>
 8006068:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800606a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d119      	bne.n	80060a6 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a2f      	ldr	r2, [pc, #188]	@ (8006134 <HAL_ADC_ConfigChannel+0x98c>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d14b      	bne.n	8006114 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a2a      	ldr	r2, [pc, #168]	@ (800612c <HAL_ADC_ConfigChannel+0x984>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d004      	beq.n	8006090 <HAL_ADC_ConfigChannel+0x8e8>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a29      	ldr	r2, [pc, #164]	@ (8006130 <HAL_ADC_ConfigChannel+0x988>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d101      	bne.n	8006094 <HAL_ADC_ConfigChannel+0x8ec>
 8006090:	4a2a      	ldr	r2, [pc, #168]	@ (800613c <HAL_ADC_ConfigChannel+0x994>)
 8006092:	e000      	b.n	8006096 <HAL_ADC_ConfigChannel+0x8ee>
 8006094:	4a24      	ldr	r2, [pc, #144]	@ (8006128 <HAL_ADC_ConfigChannel+0x980>)
 8006096:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006098:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800609c:	4619      	mov	r1, r3
 800609e:	4610      	mov	r0, r2
 80060a0:	f7fe ff0d 	bl	8004ebe <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80060a4:	e036      	b.n	8006114 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a28      	ldr	r2, [pc, #160]	@ (800614c <HAL_ADC_ConfigChannel+0x9a4>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d131      	bne.n	8006114 <HAL_ADC_ConfigChannel+0x96c>
 80060b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80060b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d12c      	bne.n	8006114 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a1d      	ldr	r2, [pc, #116]	@ (8006134 <HAL_ADC_ConfigChannel+0x98c>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d127      	bne.n	8006114 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a18      	ldr	r2, [pc, #96]	@ (800612c <HAL_ADC_ConfigChannel+0x984>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d004      	beq.n	80060d8 <HAL_ADC_ConfigChannel+0x930>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a17      	ldr	r2, [pc, #92]	@ (8006130 <HAL_ADC_ConfigChannel+0x988>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d101      	bne.n	80060dc <HAL_ADC_ConfigChannel+0x934>
 80060d8:	4a18      	ldr	r2, [pc, #96]	@ (800613c <HAL_ADC_ConfigChannel+0x994>)
 80060da:	e000      	b.n	80060de <HAL_ADC_ConfigChannel+0x936>
 80060dc:	4a12      	ldr	r2, [pc, #72]	@ (8006128 <HAL_ADC_ConfigChannel+0x980>)
 80060de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80060e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80060e4:	4619      	mov	r1, r3
 80060e6:	4610      	mov	r0, r2
 80060e8:	f7fe fee9 	bl	8004ebe <LL_ADC_SetCommonPathInternalCh>
 80060ec:	e012      	b.n	8006114 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060f2:	f043 0220 	orr.w	r2, r3, #32
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8006100:	e008      	b.n	8006114 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006106:	f043 0220 	orr.w	r2, r3, #32
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800611c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8006120:	4618      	mov	r0, r3
 8006122:	3794      	adds	r7, #148	@ 0x94
 8006124:	46bd      	mov	sp, r7
 8006126:	bd90      	pop	{r4, r7, pc}
 8006128:	58026300 	.word	0x58026300
 800612c:	40022000 	.word	0x40022000
 8006130:	40022100 	.word	0x40022100
 8006134:	58026000 	.word	0x58026000
 8006138:	c7520000 	.word	0xc7520000
 800613c:	40022300 	.word	0x40022300
 8006140:	24000000 	.word	0x24000000
 8006144:	053e2d63 	.word	0x053e2d63
 8006148:	c3210000 	.word	0xc3210000
 800614c:	cb840000 	.word	0xcb840000

08006150 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a6c      	ldr	r2, [pc, #432]	@ (8006310 <ADC_ConfigureBoostMode+0x1c0>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d004      	beq.n	800616c <ADC_ConfigureBoostMode+0x1c>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a6b      	ldr	r2, [pc, #428]	@ (8006314 <ADC_ConfigureBoostMode+0x1c4>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d109      	bne.n	8006180 <ADC_ConfigureBoostMode+0x30>
 800616c:	4b6a      	ldr	r3, [pc, #424]	@ (8006318 <ADC_ConfigureBoostMode+0x1c8>)
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006174:	2b00      	cmp	r3, #0
 8006176:	bf14      	ite	ne
 8006178:	2301      	movne	r3, #1
 800617a:	2300      	moveq	r3, #0
 800617c:	b2db      	uxtb	r3, r3
 800617e:	e008      	b.n	8006192 <ADC_ConfigureBoostMode+0x42>
 8006180:	4b66      	ldr	r3, [pc, #408]	@ (800631c <ADC_ConfigureBoostMode+0x1cc>)
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006188:	2b00      	cmp	r3, #0
 800618a:	bf14      	ite	ne
 800618c:	2301      	movne	r3, #1
 800618e:	2300      	moveq	r3, #0
 8006190:	b2db      	uxtb	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d01c      	beq.n	80061d0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006196:	f004 fbe5 	bl	800a964 <HAL_RCC_GetHCLKFreq>
 800619a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80061a4:	d010      	beq.n	80061c8 <ADC_ConfigureBoostMode+0x78>
 80061a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80061aa:	d873      	bhi.n	8006294 <ADC_ConfigureBoostMode+0x144>
 80061ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061b0:	d002      	beq.n	80061b8 <ADC_ConfigureBoostMode+0x68>
 80061b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061b6:	d16d      	bne.n	8006294 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	0c1b      	lsrs	r3, r3, #16
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061c4:	60fb      	str	r3, [r7, #12]
        break;
 80061c6:	e068      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	089b      	lsrs	r3, r3, #2
 80061cc:	60fb      	str	r3, [r7, #12]
        break;
 80061ce:	e064      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80061d0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80061d4:	f04f 0100 	mov.w	r1, #0
 80061d8:	f005 fe02 	bl	800bde0 <HAL_RCCEx_GetPeriphCLKFreq>
 80061dc:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80061e6:	d051      	beq.n	800628c <ADC_ConfigureBoostMode+0x13c>
 80061e8:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80061ec:	d854      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 80061ee:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80061f2:	d047      	beq.n	8006284 <ADC_ConfigureBoostMode+0x134>
 80061f4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80061f8:	d84e      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 80061fa:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80061fe:	d03d      	beq.n	800627c <ADC_ConfigureBoostMode+0x12c>
 8006200:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006204:	d848      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 8006206:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800620a:	d033      	beq.n	8006274 <ADC_ConfigureBoostMode+0x124>
 800620c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006210:	d842      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 8006212:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006216:	d029      	beq.n	800626c <ADC_ConfigureBoostMode+0x11c>
 8006218:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800621c:	d83c      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 800621e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006222:	d01a      	beq.n	800625a <ADC_ConfigureBoostMode+0x10a>
 8006224:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006228:	d836      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 800622a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800622e:	d014      	beq.n	800625a <ADC_ConfigureBoostMode+0x10a>
 8006230:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006234:	d830      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 8006236:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800623a:	d00e      	beq.n	800625a <ADC_ConfigureBoostMode+0x10a>
 800623c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006240:	d82a      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 8006242:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006246:	d008      	beq.n	800625a <ADC_ConfigureBoostMode+0x10a>
 8006248:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800624c:	d824      	bhi.n	8006298 <ADC_ConfigureBoostMode+0x148>
 800624e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006252:	d002      	beq.n	800625a <ADC_ConfigureBoostMode+0x10a>
 8006254:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006258:	d11e      	bne.n	8006298 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	0c9b      	lsrs	r3, r3, #18
 8006260:	005b      	lsls	r3, r3, #1
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	fbb2 f3f3 	udiv	r3, r2, r3
 8006268:	60fb      	str	r3, [r7, #12]
        break;
 800626a:	e016      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	091b      	lsrs	r3, r3, #4
 8006270:	60fb      	str	r3, [r7, #12]
        break;
 8006272:	e012      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	095b      	lsrs	r3, r3, #5
 8006278:	60fb      	str	r3, [r7, #12]
        break;
 800627a:	e00e      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	099b      	lsrs	r3, r3, #6
 8006280:	60fb      	str	r3, [r7, #12]
        break;
 8006282:	e00a      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	09db      	lsrs	r3, r3, #7
 8006288:	60fb      	str	r3, [r7, #12]
        break;
 800628a:	e006      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	0a1b      	lsrs	r3, r3, #8
 8006290:	60fb      	str	r3, [r7, #12]
        break;
 8006292:	e002      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
        break;
 8006294:	bf00      	nop
 8006296:	e000      	b.n	800629a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8006298:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	085b      	lsrs	r3, r3, #1
 800629e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	4a1f      	ldr	r2, [pc, #124]	@ (8006320 <ADC_ConfigureBoostMode+0x1d0>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d808      	bhi.n	80062ba <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689a      	ldr	r2, [r3, #8]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80062b6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80062b8:	e025      	b.n	8006306 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	4a19      	ldr	r2, [pc, #100]	@ (8006324 <ADC_ConfigureBoostMode+0x1d4>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d80a      	bhi.n	80062d8 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062d4:	609a      	str	r2, [r3, #8]
}
 80062d6:	e016      	b.n	8006306 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	4a13      	ldr	r2, [pc, #76]	@ (8006328 <ADC_ConfigureBoostMode+0x1d8>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d80a      	bhi.n	80062f6 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062f2:	609a      	str	r2, [r3, #8]
}
 80062f4:	e007      	b.n	8006306 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	689a      	ldr	r2, [r3, #8]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8006304:	609a      	str	r2, [r3, #8]
}
 8006306:	bf00      	nop
 8006308:	3710      	adds	r7, #16
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
 800630e:	bf00      	nop
 8006310:	40022000 	.word	0x40022000
 8006314:	40022100 	.word	0x40022100
 8006318:	40022300 	.word	0x40022300
 800631c:	58026300 	.word	0x58026300
 8006320:	005f5e10 	.word	0x005f5e10
 8006324:	00bebc20 	.word	0x00bebc20
 8006328:	017d7840 	.word	0x017d7840

0800632c <LL_ADC_IsEnabled>:
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	f003 0301 	and.w	r3, r3, #1
 800633c:	2b01      	cmp	r3, #1
 800633e:	d101      	bne.n	8006344 <LL_ADC_IsEnabled+0x18>
 8006340:	2301      	movs	r3, #1
 8006342:	e000      	b.n	8006346 <LL_ADC_IsEnabled+0x1a>
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	370c      	adds	r7, #12
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr

08006352 <LL_ADC_REG_IsConversionOngoing>:
{
 8006352:	b480      	push	{r7}
 8006354:	b083      	sub	sp, #12
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f003 0304 	and.w	r3, r3, #4
 8006362:	2b04      	cmp	r3, #4
 8006364:	d101      	bne.n	800636a <LL_ADC_REG_IsConversionOngoing+0x18>
 8006366:	2301      	movs	r3, #1
 8006368:	e000      	b.n	800636c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006378:	b590      	push	{r4, r7, lr}
 800637a:	b0a3      	sub	sp, #140	@ 0x8c
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800638e:	2b01      	cmp	r3, #1
 8006390:	d101      	bne.n	8006396 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006392:	2302      	movs	r3, #2
 8006394:	e0c1      	b.n	800651a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2201      	movs	r2, #1
 800639a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800639e:	2300      	movs	r3, #0
 80063a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80063a2:	2300      	movs	r3, #0
 80063a4:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a5e      	ldr	r2, [pc, #376]	@ (8006524 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d102      	bne.n	80063b6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80063b0:	4b5d      	ldr	r3, [pc, #372]	@ (8006528 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80063b2:	60fb      	str	r3, [r7, #12]
 80063b4:	e001      	b.n	80063ba <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80063b6:	2300      	movs	r3, #0
 80063b8:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10b      	bne.n	80063d8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063c4:	f043 0220 	orr.w	r2, r3, #32
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 80063d4:	2301      	movs	r3, #1
 80063d6:	e0a0      	b.n	800651a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	4618      	mov	r0, r3
 80063dc:	f7ff ffb9 	bl	8006352 <LL_ADC_REG_IsConversionOngoing>
 80063e0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4618      	mov	r0, r3
 80063ea:	f7ff ffb2 	bl	8006352 <LL_ADC_REG_IsConversionOngoing>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f040 8081 	bne.w	80064f8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80063f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d17c      	bne.n	80064f8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a48      	ldr	r2, [pc, #288]	@ (8006524 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d004      	beq.n	8006412 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a46      	ldr	r2, [pc, #280]	@ (8006528 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d101      	bne.n	8006416 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8006412:	4b46      	ldr	r3, [pc, #280]	@ (800652c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006414:	e000      	b.n	8006418 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8006416:	4b46      	ldr	r3, [pc, #280]	@ (8006530 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006418:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d039      	beq.n	8006496 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006422:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	431a      	orrs	r2, r3
 8006430:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006432:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a3a      	ldr	r2, [pc, #232]	@ (8006524 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d004      	beq.n	8006448 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a39      	ldr	r2, [pc, #228]	@ (8006528 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d10e      	bne.n	8006466 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8006448:	4836      	ldr	r0, [pc, #216]	@ (8006524 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800644a:	f7ff ff6f 	bl	800632c <LL_ADC_IsEnabled>
 800644e:	4604      	mov	r4, r0
 8006450:	4835      	ldr	r0, [pc, #212]	@ (8006528 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006452:	f7ff ff6b 	bl	800632c <LL_ADC_IsEnabled>
 8006456:	4603      	mov	r3, r0
 8006458:	4323      	orrs	r3, r4
 800645a:	2b00      	cmp	r3, #0
 800645c:	bf0c      	ite	eq
 800645e:	2301      	moveq	r3, #1
 8006460:	2300      	movne	r3, #0
 8006462:	b2db      	uxtb	r3, r3
 8006464:	e008      	b.n	8006478 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8006466:	4833      	ldr	r0, [pc, #204]	@ (8006534 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8006468:	f7ff ff60 	bl	800632c <LL_ADC_IsEnabled>
 800646c:	4603      	mov	r3, r0
 800646e:	2b00      	cmp	r3, #0
 8006470:	bf0c      	ite	eq
 8006472:	2301      	moveq	r3, #1
 8006474:	2300      	movne	r3, #0
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d047      	beq.n	800650c <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800647c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800647e:	689a      	ldr	r2, [r3, #8]
 8006480:	4b2d      	ldr	r3, [pc, #180]	@ (8006538 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006482:	4013      	ands	r3, r2
 8006484:	683a      	ldr	r2, [r7, #0]
 8006486:	6811      	ldr	r1, [r2, #0]
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	6892      	ldr	r2, [r2, #8]
 800648c:	430a      	orrs	r2, r1
 800648e:	431a      	orrs	r2, r3
 8006490:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006492:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006494:	e03a      	b.n	800650c <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006496:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800649e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80064a0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a1f      	ldr	r2, [pc, #124]	@ (8006524 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d004      	beq.n	80064b6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006528 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d10e      	bne.n	80064d4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80064b6:	481b      	ldr	r0, [pc, #108]	@ (8006524 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80064b8:	f7ff ff38 	bl	800632c <LL_ADC_IsEnabled>
 80064bc:	4604      	mov	r4, r0
 80064be:	481a      	ldr	r0, [pc, #104]	@ (8006528 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80064c0:	f7ff ff34 	bl	800632c <LL_ADC_IsEnabled>
 80064c4:	4603      	mov	r3, r0
 80064c6:	4323      	orrs	r3, r4
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	bf0c      	ite	eq
 80064cc:	2301      	moveq	r3, #1
 80064ce:	2300      	movne	r3, #0
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	e008      	b.n	80064e6 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80064d4:	4817      	ldr	r0, [pc, #92]	@ (8006534 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80064d6:	f7ff ff29 	bl	800632c <LL_ADC_IsEnabled>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	bf0c      	ite	eq
 80064e0:	2301      	moveq	r3, #1
 80064e2:	2300      	movne	r3, #0
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d010      	beq.n	800650c <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80064ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80064ec:	689a      	ldr	r2, [r3, #8]
 80064ee:	4b12      	ldr	r3, [pc, #72]	@ (8006538 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80064f0:	4013      	ands	r3, r2
 80064f2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80064f4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80064f6:	e009      	b.n	800650c <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064fc:	f043 0220 	orr.w	r2, r3, #32
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800650a:	e000      	b.n	800650e <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800650c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8006516:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800651a:	4618      	mov	r0, r3
 800651c:	378c      	adds	r7, #140	@ 0x8c
 800651e:	46bd      	mov	sp, r7
 8006520:	bd90      	pop	{r4, r7, pc}
 8006522:	bf00      	nop
 8006524:	40022000 	.word	0x40022000
 8006528:	40022100 	.word	0x40022100
 800652c:	40022300 	.word	0x40022300
 8006530:	58026300 	.word	0x58026300
 8006534:	58026000 	.word	0x58026000
 8006538:	fffff0e0 	.word	0xfffff0e0

0800653c <__NVIC_SetPriorityGrouping>:
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f003 0307 	and.w	r3, r3, #7
 800654a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800654c:	4b0b      	ldr	r3, [pc, #44]	@ (800657c <__NVIC_SetPriorityGrouping+0x40>)
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006552:	68ba      	ldr	r2, [r7, #8]
 8006554:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006558:	4013      	ands	r3, r2
 800655a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006564:	4b06      	ldr	r3, [pc, #24]	@ (8006580 <__NVIC_SetPriorityGrouping+0x44>)
 8006566:	4313      	orrs	r3, r2
 8006568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800656a:	4a04      	ldr	r2, [pc, #16]	@ (800657c <__NVIC_SetPriorityGrouping+0x40>)
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	60d3      	str	r3, [r2, #12]
}
 8006570:	bf00      	nop
 8006572:	3714      	adds	r7, #20
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr
 800657c:	e000ed00 	.word	0xe000ed00
 8006580:	05fa0000 	.word	0x05fa0000

08006584 <__NVIC_GetPriorityGrouping>:
{
 8006584:	b480      	push	{r7}
 8006586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006588:	4b04      	ldr	r3, [pc, #16]	@ (800659c <__NVIC_GetPriorityGrouping+0x18>)
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	0a1b      	lsrs	r3, r3, #8
 800658e:	f003 0307 	and.w	r3, r3, #7
}
 8006592:	4618      	mov	r0, r3
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	e000ed00 	.word	0xe000ed00

080065a0 <__NVIC_EnableIRQ>:
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	4603      	mov	r3, r0
 80065a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80065aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	db0b      	blt.n	80065ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80065b2:	88fb      	ldrh	r3, [r7, #6]
 80065b4:	f003 021f 	and.w	r2, r3, #31
 80065b8:	4907      	ldr	r1, [pc, #28]	@ (80065d8 <__NVIC_EnableIRQ+0x38>)
 80065ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065be:	095b      	lsrs	r3, r3, #5
 80065c0:	2001      	movs	r0, #1
 80065c2:	fa00 f202 	lsl.w	r2, r0, r2
 80065c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	e000e100 	.word	0xe000e100

080065dc <__NVIC_SetPriority>:
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	4603      	mov	r3, r0
 80065e4:	6039      	str	r1, [r7, #0]
 80065e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80065e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	db0a      	blt.n	8006606 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	490c      	ldr	r1, [pc, #48]	@ (8006628 <__NVIC_SetPriority+0x4c>)
 80065f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80065fa:	0112      	lsls	r2, r2, #4
 80065fc:	b2d2      	uxtb	r2, r2
 80065fe:	440b      	add	r3, r1
 8006600:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006604:	e00a      	b.n	800661c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	b2da      	uxtb	r2, r3
 800660a:	4908      	ldr	r1, [pc, #32]	@ (800662c <__NVIC_SetPriority+0x50>)
 800660c:	88fb      	ldrh	r3, [r7, #6]
 800660e:	f003 030f 	and.w	r3, r3, #15
 8006612:	3b04      	subs	r3, #4
 8006614:	0112      	lsls	r2, r2, #4
 8006616:	b2d2      	uxtb	r2, r2
 8006618:	440b      	add	r3, r1
 800661a:	761a      	strb	r2, [r3, #24]
}
 800661c:	bf00      	nop
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr
 8006628:	e000e100 	.word	0xe000e100
 800662c:	e000ed00 	.word	0xe000ed00

08006630 <NVIC_EncodePriority>:
{
 8006630:	b480      	push	{r7}
 8006632:	b089      	sub	sp, #36	@ 0x24
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f003 0307 	and.w	r3, r3, #7
 8006642:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	f1c3 0307 	rsb	r3, r3, #7
 800664a:	2b04      	cmp	r3, #4
 800664c:	bf28      	it	cs
 800664e:	2304      	movcs	r3, #4
 8006650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	3304      	adds	r3, #4
 8006656:	2b06      	cmp	r3, #6
 8006658:	d902      	bls.n	8006660 <NVIC_EncodePriority+0x30>
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	3b03      	subs	r3, #3
 800665e:	e000      	b.n	8006662 <NVIC_EncodePriority+0x32>
 8006660:	2300      	movs	r3, #0
 8006662:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006664:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	fa02 f303 	lsl.w	r3, r2, r3
 800666e:	43da      	mvns	r2, r3
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	401a      	ands	r2, r3
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006678:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	fa01 f303 	lsl.w	r3, r1, r3
 8006682:	43d9      	mvns	r1, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006688:	4313      	orrs	r3, r2
}
 800668a:	4618      	mov	r0, r3
 800668c:	3724      	adds	r7, #36	@ 0x24
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b082      	sub	sp, #8
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7ff ff4c 	bl	800653c <__NVIC_SetPriorityGrouping>
}
 80066a4:	bf00      	nop
 80066a6:	3708      	adds	r7, #8
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	4603      	mov	r3, r0
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	607a      	str	r2, [r7, #4]
 80066b8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80066ba:	f7ff ff63 	bl	8006584 <__NVIC_GetPriorityGrouping>
 80066be:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	68b9      	ldr	r1, [r7, #8]
 80066c4:	6978      	ldr	r0, [r7, #20]
 80066c6:	f7ff ffb3 	bl	8006630 <NVIC_EncodePriority>
 80066ca:	4602      	mov	r2, r0
 80066cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80066d0:	4611      	mov	r1, r2
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7ff ff82 	bl	80065dc <__NVIC_SetPriority>
}
 80066d8:	bf00      	nop
 80066da:	3718      	adds	r7, #24
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	4603      	mov	r3, r0
 80066e8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7ff ff56 	bl	80065a0 <__NVIC_EnableIRQ>
}
 80066f4:	bf00      	nop
 80066f6:	3708      	adds	r7, #8
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80066fc:	b480      	push	{r7}
 80066fe:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8006700:	f3bf 8f5f 	dmb	sy
}
 8006704:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006706:	4b07      	ldr	r3, [pc, #28]	@ (8006724 <HAL_MPU_Disable+0x28>)
 8006708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670a:	4a06      	ldr	r2, [pc, #24]	@ (8006724 <HAL_MPU_Disable+0x28>)
 800670c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006710:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8006712:	4b05      	ldr	r3, [pc, #20]	@ (8006728 <HAL_MPU_Disable+0x2c>)
 8006714:	2200      	movs	r2, #0
 8006716:	605a      	str	r2, [r3, #4]
}
 8006718:	bf00      	nop
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr
 8006722:	bf00      	nop
 8006724:	e000ed00 	.word	0xe000ed00
 8006728:	e000ed90 	.word	0xe000ed90

0800672c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006734:	4a0b      	ldr	r2, [pc, #44]	@ (8006764 <HAL_MPU_Enable+0x38>)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f043 0301 	orr.w	r3, r3, #1
 800673c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800673e:	4b0a      	ldr	r3, [pc, #40]	@ (8006768 <HAL_MPU_Enable+0x3c>)
 8006740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006742:	4a09      	ldr	r2, [pc, #36]	@ (8006768 <HAL_MPU_Enable+0x3c>)
 8006744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006748:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800674a:	f3bf 8f4f 	dsb	sy
}
 800674e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006750:	f3bf 8f6f 	isb	sy
}
 8006754:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006756:	bf00      	nop
 8006758:	370c      	adds	r7, #12
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop
 8006764:	e000ed90 	.word	0xe000ed90
 8006768:	e000ed00 	.word	0xe000ed00

0800676c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800676c:	b480      	push	{r7}
 800676e:	b083      	sub	sp, #12
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	785a      	ldrb	r2, [r3, #1]
 8006778:	4b1b      	ldr	r3, [pc, #108]	@ (80067e8 <HAL_MPU_ConfigRegion+0x7c>)
 800677a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800677c:	4b1a      	ldr	r3, [pc, #104]	@ (80067e8 <HAL_MPU_ConfigRegion+0x7c>)
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	4a19      	ldr	r2, [pc, #100]	@ (80067e8 <HAL_MPU_ConfigRegion+0x7c>)
 8006782:	f023 0301 	bic.w	r3, r3, #1
 8006786:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006788:	4a17      	ldr	r2, [pc, #92]	@ (80067e8 <HAL_MPU_ConfigRegion+0x7c>)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	7b1b      	ldrb	r3, [r3, #12]
 8006794:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	7adb      	ldrb	r3, [r3, #11]
 800679a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800679c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	7a9b      	ldrb	r3, [r3, #10]
 80067a2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80067a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	7b5b      	ldrb	r3, [r3, #13]
 80067aa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80067ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	7b9b      	ldrb	r3, [r3, #14]
 80067b2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80067b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	7bdb      	ldrb	r3, [r3, #15]
 80067ba:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80067bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	7a5b      	ldrb	r3, [r3, #9]
 80067c2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80067c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	7a1b      	ldrb	r3, [r3, #8]
 80067ca:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80067cc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80067ce:	687a      	ldr	r2, [r7, #4]
 80067d0:	7812      	ldrb	r2, [r2, #0]
 80067d2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80067d4:	4a04      	ldr	r2, [pc, #16]	@ (80067e8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80067d6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80067d8:	6113      	str	r3, [r2, #16]
}
 80067da:	bf00      	nop
 80067dc:	370c      	adds	r7, #12
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	e000ed90 	.word	0xe000ed90

080067ec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b086      	sub	sp, #24
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80067f4:	f7fe fb20 	bl	8004e38 <HAL_GetTick>
 80067f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d101      	bne.n	8006804 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e312      	b.n	8006e2a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a66      	ldr	r2, [pc, #408]	@ (80069a4 <HAL_DMA_Init+0x1b8>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d04a      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a65      	ldr	r2, [pc, #404]	@ (80069a8 <HAL_DMA_Init+0x1bc>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d045      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a63      	ldr	r2, [pc, #396]	@ (80069ac <HAL_DMA_Init+0x1c0>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d040      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a62      	ldr	r2, [pc, #392]	@ (80069b0 <HAL_DMA_Init+0x1c4>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d03b      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a60      	ldr	r2, [pc, #384]	@ (80069b4 <HAL_DMA_Init+0x1c8>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d036      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a5f      	ldr	r2, [pc, #380]	@ (80069b8 <HAL_DMA_Init+0x1cc>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d031      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a5d      	ldr	r2, [pc, #372]	@ (80069bc <HAL_DMA_Init+0x1d0>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d02c      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a5c      	ldr	r2, [pc, #368]	@ (80069c0 <HAL_DMA_Init+0x1d4>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d027      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a5a      	ldr	r2, [pc, #360]	@ (80069c4 <HAL_DMA_Init+0x1d8>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d022      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a59      	ldr	r2, [pc, #356]	@ (80069c8 <HAL_DMA_Init+0x1dc>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d01d      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a57      	ldr	r2, [pc, #348]	@ (80069cc <HAL_DMA_Init+0x1e0>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d018      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a56      	ldr	r2, [pc, #344]	@ (80069d0 <HAL_DMA_Init+0x1e4>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d013      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a54      	ldr	r2, [pc, #336]	@ (80069d4 <HAL_DMA_Init+0x1e8>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d00e      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a53      	ldr	r2, [pc, #332]	@ (80069d8 <HAL_DMA_Init+0x1ec>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d009      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a51      	ldr	r2, [pc, #324]	@ (80069dc <HAL_DMA_Init+0x1f0>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d004      	beq.n	80068a4 <HAL_DMA_Init+0xb8>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a50      	ldr	r2, [pc, #320]	@ (80069e0 <HAL_DMA_Init+0x1f4>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d101      	bne.n	80068a8 <HAL_DMA_Init+0xbc>
 80068a4:	2301      	movs	r3, #1
 80068a6:	e000      	b.n	80068aa <HAL_DMA_Init+0xbe>
 80068a8:	2300      	movs	r3, #0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	f000 813c 	beq.w	8006b28 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a37      	ldr	r2, [pc, #220]	@ (80069a4 <HAL_DMA_Init+0x1b8>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d04a      	beq.n	8006960 <HAL_DMA_Init+0x174>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a36      	ldr	r2, [pc, #216]	@ (80069a8 <HAL_DMA_Init+0x1bc>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d045      	beq.n	8006960 <HAL_DMA_Init+0x174>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a34      	ldr	r2, [pc, #208]	@ (80069ac <HAL_DMA_Init+0x1c0>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d040      	beq.n	8006960 <HAL_DMA_Init+0x174>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a33      	ldr	r2, [pc, #204]	@ (80069b0 <HAL_DMA_Init+0x1c4>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d03b      	beq.n	8006960 <HAL_DMA_Init+0x174>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a31      	ldr	r2, [pc, #196]	@ (80069b4 <HAL_DMA_Init+0x1c8>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d036      	beq.n	8006960 <HAL_DMA_Init+0x174>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a30      	ldr	r2, [pc, #192]	@ (80069b8 <HAL_DMA_Init+0x1cc>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d031      	beq.n	8006960 <HAL_DMA_Init+0x174>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a2e      	ldr	r2, [pc, #184]	@ (80069bc <HAL_DMA_Init+0x1d0>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d02c      	beq.n	8006960 <HAL_DMA_Init+0x174>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a2d      	ldr	r2, [pc, #180]	@ (80069c0 <HAL_DMA_Init+0x1d4>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d027      	beq.n	8006960 <HAL_DMA_Init+0x174>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a2b      	ldr	r2, [pc, #172]	@ (80069c4 <HAL_DMA_Init+0x1d8>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d022      	beq.n	8006960 <HAL_DMA_Init+0x174>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a2a      	ldr	r2, [pc, #168]	@ (80069c8 <HAL_DMA_Init+0x1dc>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d01d      	beq.n	8006960 <HAL_DMA_Init+0x174>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a28      	ldr	r2, [pc, #160]	@ (80069cc <HAL_DMA_Init+0x1e0>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d018      	beq.n	8006960 <HAL_DMA_Init+0x174>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a27      	ldr	r2, [pc, #156]	@ (80069d0 <HAL_DMA_Init+0x1e4>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d013      	beq.n	8006960 <HAL_DMA_Init+0x174>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a25      	ldr	r2, [pc, #148]	@ (80069d4 <HAL_DMA_Init+0x1e8>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d00e      	beq.n	8006960 <HAL_DMA_Init+0x174>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a24      	ldr	r2, [pc, #144]	@ (80069d8 <HAL_DMA_Init+0x1ec>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d009      	beq.n	8006960 <HAL_DMA_Init+0x174>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a22      	ldr	r2, [pc, #136]	@ (80069dc <HAL_DMA_Init+0x1f0>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d004      	beq.n	8006960 <HAL_DMA_Init+0x174>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a21      	ldr	r2, [pc, #132]	@ (80069e0 <HAL_DMA_Init+0x1f4>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d108      	bne.n	8006972 <HAL_DMA_Init+0x186>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f022 0201 	bic.w	r2, r2, #1
 800696e:	601a      	str	r2, [r3, #0]
 8006970:	e007      	b.n	8006982 <HAL_DMA_Init+0x196>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f022 0201 	bic.w	r2, r2, #1
 8006980:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006982:	e02f      	b.n	80069e4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006984:	f7fe fa58 	bl	8004e38 <HAL_GetTick>
 8006988:	4602      	mov	r2, r0
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	1ad3      	subs	r3, r2, r3
 800698e:	2b05      	cmp	r3, #5
 8006990:	d928      	bls.n	80069e4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2220      	movs	r2, #32
 8006996:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2203      	movs	r2, #3
 800699c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e242      	b.n	8006e2a <HAL_DMA_Init+0x63e>
 80069a4:	40020010 	.word	0x40020010
 80069a8:	40020028 	.word	0x40020028
 80069ac:	40020040 	.word	0x40020040
 80069b0:	40020058 	.word	0x40020058
 80069b4:	40020070 	.word	0x40020070
 80069b8:	40020088 	.word	0x40020088
 80069bc:	400200a0 	.word	0x400200a0
 80069c0:	400200b8 	.word	0x400200b8
 80069c4:	40020410 	.word	0x40020410
 80069c8:	40020428 	.word	0x40020428
 80069cc:	40020440 	.word	0x40020440
 80069d0:	40020458 	.word	0x40020458
 80069d4:	40020470 	.word	0x40020470
 80069d8:	40020488 	.word	0x40020488
 80069dc:	400204a0 	.word	0x400204a0
 80069e0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1c8      	bne.n	8006984 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	4b83      	ldr	r3, [pc, #524]	@ (8006c0c <HAL_DMA_Init+0x420>)
 80069fe:	4013      	ands	r3, r2
 8006a00:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8006a0a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	691b      	ldr	r3, [r3, #16]
 8006a10:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a16:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	699b      	ldr	r3, [r3, #24]
 8006a1c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a22:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d107      	bne.n	8006a48 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a40:	4313      	orrs	r3, r2
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	2b28      	cmp	r3, #40	@ 0x28
 8006a4e:	d903      	bls.n	8006a58 <HAL_DMA_Init+0x26c>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a56:	d91f      	bls.n	8006a98 <HAL_DMA_Init+0x2ac>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a5e:	d903      	bls.n	8006a68 <HAL_DMA_Init+0x27c>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	2b42      	cmp	r3, #66	@ 0x42
 8006a66:	d917      	bls.n	8006a98 <HAL_DMA_Init+0x2ac>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	2b46      	cmp	r3, #70	@ 0x46
 8006a6e:	d903      	bls.n	8006a78 <HAL_DMA_Init+0x28c>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	2b48      	cmp	r3, #72	@ 0x48
 8006a76:	d90f      	bls.n	8006a98 <HAL_DMA_Init+0x2ac>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	2b4e      	cmp	r3, #78	@ 0x4e
 8006a7e:	d903      	bls.n	8006a88 <HAL_DMA_Init+0x29c>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	2b52      	cmp	r3, #82	@ 0x52
 8006a86:	d907      	bls.n	8006a98 <HAL_DMA_Init+0x2ac>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	2b73      	cmp	r3, #115	@ 0x73
 8006a8e:	d905      	bls.n	8006a9c <HAL_DMA_Init+0x2b0>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	2b77      	cmp	r3, #119	@ 0x77
 8006a96:	d801      	bhi.n	8006a9c <HAL_DMA_Init+0x2b0>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e000      	b.n	8006a9e <HAL_DMA_Init+0x2b2>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d003      	beq.n	8006aaa <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006aa8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	695b      	ldr	r3, [r3, #20]
 8006ab8:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f023 0307 	bic.w	r3, r3, #7
 8006ac0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac6:	697a      	ldr	r2, [r7, #20]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	d117      	bne.n	8006b04 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad8:	697a      	ldr	r2, [r7, #20]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00e      	beq.n	8006b04 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f002 fb3a 	bl	8009160 <DMA_CheckFifoParam>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d008      	beq.n	8006b04 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2240      	movs	r2, #64	@ 0x40
 8006af6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e192      	b.n	8006e2a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f002 fa75 	bl	8008ffc <DMA_CalcBaseAndBitshift>
 8006b12:	4603      	mov	r3, r0
 8006b14:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b1a:	f003 031f 	and.w	r3, r3, #31
 8006b1e:	223f      	movs	r2, #63	@ 0x3f
 8006b20:	409a      	lsls	r2, r3
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	609a      	str	r2, [r3, #8]
 8006b26:	e0c8      	b.n	8006cba <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a38      	ldr	r2, [pc, #224]	@ (8006c10 <HAL_DMA_Init+0x424>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d022      	beq.n	8006b78 <HAL_DMA_Init+0x38c>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a37      	ldr	r2, [pc, #220]	@ (8006c14 <HAL_DMA_Init+0x428>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d01d      	beq.n	8006b78 <HAL_DMA_Init+0x38c>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a35      	ldr	r2, [pc, #212]	@ (8006c18 <HAL_DMA_Init+0x42c>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d018      	beq.n	8006b78 <HAL_DMA_Init+0x38c>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a34      	ldr	r2, [pc, #208]	@ (8006c1c <HAL_DMA_Init+0x430>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d013      	beq.n	8006b78 <HAL_DMA_Init+0x38c>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a32      	ldr	r2, [pc, #200]	@ (8006c20 <HAL_DMA_Init+0x434>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d00e      	beq.n	8006b78 <HAL_DMA_Init+0x38c>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a31      	ldr	r2, [pc, #196]	@ (8006c24 <HAL_DMA_Init+0x438>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d009      	beq.n	8006b78 <HAL_DMA_Init+0x38c>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a2f      	ldr	r2, [pc, #188]	@ (8006c28 <HAL_DMA_Init+0x43c>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d004      	beq.n	8006b78 <HAL_DMA_Init+0x38c>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a2e      	ldr	r2, [pc, #184]	@ (8006c2c <HAL_DMA_Init+0x440>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d101      	bne.n	8006b7c <HAL_DMA_Init+0x390>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e000      	b.n	8006b7e <HAL_DMA_Init+0x392>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f000 8092 	beq.w	8006ca8 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a21      	ldr	r2, [pc, #132]	@ (8006c10 <HAL_DMA_Init+0x424>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d021      	beq.n	8006bd2 <HAL_DMA_Init+0x3e6>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a20      	ldr	r2, [pc, #128]	@ (8006c14 <HAL_DMA_Init+0x428>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d01c      	beq.n	8006bd2 <HAL_DMA_Init+0x3e6>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a1e      	ldr	r2, [pc, #120]	@ (8006c18 <HAL_DMA_Init+0x42c>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d017      	beq.n	8006bd2 <HAL_DMA_Init+0x3e6>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a1d      	ldr	r2, [pc, #116]	@ (8006c1c <HAL_DMA_Init+0x430>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d012      	beq.n	8006bd2 <HAL_DMA_Init+0x3e6>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8006c20 <HAL_DMA_Init+0x434>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d00d      	beq.n	8006bd2 <HAL_DMA_Init+0x3e6>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a1a      	ldr	r2, [pc, #104]	@ (8006c24 <HAL_DMA_Init+0x438>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d008      	beq.n	8006bd2 <HAL_DMA_Init+0x3e6>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a18      	ldr	r2, [pc, #96]	@ (8006c28 <HAL_DMA_Init+0x43c>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d003      	beq.n	8006bd2 <HAL_DMA_Init+0x3e6>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a17      	ldr	r2, [pc, #92]	@ (8006c2c <HAL_DMA_Init+0x440>)
 8006bd0:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2202      	movs	r2, #2
 8006bd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	4b10      	ldr	r3, [pc, #64]	@ (8006c30 <HAL_DMA_Init+0x444>)
 8006bee:	4013      	ands	r3, r2
 8006bf0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	2b40      	cmp	r3, #64	@ 0x40
 8006bf8:	d01c      	beq.n	8006c34 <HAL_DMA_Init+0x448>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	2b80      	cmp	r3, #128	@ 0x80
 8006c00:	d102      	bne.n	8006c08 <HAL_DMA_Init+0x41c>
 8006c02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006c06:	e016      	b.n	8006c36 <HAL_DMA_Init+0x44a>
 8006c08:	2300      	movs	r3, #0
 8006c0a:	e014      	b.n	8006c36 <HAL_DMA_Init+0x44a>
 8006c0c:	fe10803f 	.word	0xfe10803f
 8006c10:	58025408 	.word	0x58025408
 8006c14:	5802541c 	.word	0x5802541c
 8006c18:	58025430 	.word	0x58025430
 8006c1c:	58025444 	.word	0x58025444
 8006c20:	58025458 	.word	0x58025458
 8006c24:	5802546c 	.word	0x5802546c
 8006c28:	58025480 	.word	0x58025480
 8006c2c:	58025494 	.word	0x58025494
 8006c30:	fffe000f 	.word	0xfffe000f
 8006c34:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	68d2      	ldr	r2, [r2, #12]
 8006c3a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006c3c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006c44:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	695b      	ldr	r3, [r3, #20]
 8006c4a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006c4c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006c54:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006c5c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6a1b      	ldr	r3, [r3, #32]
 8006c62:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006c64:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	697a      	ldr	r2, [r7, #20]
 8006c72:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	461a      	mov	r2, r3
 8006c7a:	4b6e      	ldr	r3, [pc, #440]	@ (8006e34 <HAL_DMA_Init+0x648>)
 8006c7c:	4413      	add	r3, r2
 8006c7e:	4a6e      	ldr	r2, [pc, #440]	@ (8006e38 <HAL_DMA_Init+0x64c>)
 8006c80:	fba2 2303 	umull	r2, r3, r2, r3
 8006c84:	091b      	lsrs	r3, r3, #4
 8006c86:	009a      	lsls	r2, r3, #2
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f002 f9b5 	bl	8008ffc <DMA_CalcBaseAndBitshift>
 8006c92:	4603      	mov	r3, r0
 8006c94:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c9a:	f003 031f 	and.w	r3, r3, #31
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	409a      	lsls	r2, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	605a      	str	r2, [r3, #4]
 8006ca6:	e008      	b.n	8006cba <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2240      	movs	r2, #64	@ 0x40
 8006cac:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2203      	movs	r2, #3
 8006cb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e0b7      	b.n	8006e2a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a5f      	ldr	r2, [pc, #380]	@ (8006e3c <HAL_DMA_Init+0x650>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d072      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a5d      	ldr	r2, [pc, #372]	@ (8006e40 <HAL_DMA_Init+0x654>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d06d      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a5c      	ldr	r2, [pc, #368]	@ (8006e44 <HAL_DMA_Init+0x658>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d068      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a5a      	ldr	r2, [pc, #360]	@ (8006e48 <HAL_DMA_Init+0x65c>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d063      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a59      	ldr	r2, [pc, #356]	@ (8006e4c <HAL_DMA_Init+0x660>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d05e      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a57      	ldr	r2, [pc, #348]	@ (8006e50 <HAL_DMA_Init+0x664>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d059      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a56      	ldr	r2, [pc, #344]	@ (8006e54 <HAL_DMA_Init+0x668>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d054      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a54      	ldr	r2, [pc, #336]	@ (8006e58 <HAL_DMA_Init+0x66c>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d04f      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a53      	ldr	r2, [pc, #332]	@ (8006e5c <HAL_DMA_Init+0x670>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d04a      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a51      	ldr	r2, [pc, #324]	@ (8006e60 <HAL_DMA_Init+0x674>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d045      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a50      	ldr	r2, [pc, #320]	@ (8006e64 <HAL_DMA_Init+0x678>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d040      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a4e      	ldr	r2, [pc, #312]	@ (8006e68 <HAL_DMA_Init+0x67c>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d03b      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a4d      	ldr	r2, [pc, #308]	@ (8006e6c <HAL_DMA_Init+0x680>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d036      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a4b      	ldr	r2, [pc, #300]	@ (8006e70 <HAL_DMA_Init+0x684>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d031      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a4a      	ldr	r2, [pc, #296]	@ (8006e74 <HAL_DMA_Init+0x688>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d02c      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a48      	ldr	r2, [pc, #288]	@ (8006e78 <HAL_DMA_Init+0x68c>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d027      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a47      	ldr	r2, [pc, #284]	@ (8006e7c <HAL_DMA_Init+0x690>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d022      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a45      	ldr	r2, [pc, #276]	@ (8006e80 <HAL_DMA_Init+0x694>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d01d      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a44      	ldr	r2, [pc, #272]	@ (8006e84 <HAL_DMA_Init+0x698>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d018      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a42      	ldr	r2, [pc, #264]	@ (8006e88 <HAL_DMA_Init+0x69c>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d013      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a41      	ldr	r2, [pc, #260]	@ (8006e8c <HAL_DMA_Init+0x6a0>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d00e      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a3f      	ldr	r2, [pc, #252]	@ (8006e90 <HAL_DMA_Init+0x6a4>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d009      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a3e      	ldr	r2, [pc, #248]	@ (8006e94 <HAL_DMA_Init+0x6a8>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d004      	beq.n	8006daa <HAL_DMA_Init+0x5be>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a3c      	ldr	r2, [pc, #240]	@ (8006e98 <HAL_DMA_Init+0x6ac>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d101      	bne.n	8006dae <HAL_DMA_Init+0x5c2>
 8006daa:	2301      	movs	r3, #1
 8006dac:	e000      	b.n	8006db0 <HAL_DMA_Init+0x5c4>
 8006dae:	2300      	movs	r3, #0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d032      	beq.n	8006e1a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f002 fa4f 	bl	8009258 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	2b80      	cmp	r3, #128	@ 0x80
 8006dc0:	d102      	bne.n	8006dc8 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dd0:	b2d2      	uxtb	r2, r2
 8006dd2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006ddc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d010      	beq.n	8006e08 <HAL_DMA_Init+0x61c>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	2b08      	cmp	r3, #8
 8006dec:	d80c      	bhi.n	8006e08 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f002 facc 	bl	800938c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006df8:	2200      	movs	r2, #0
 8006dfa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006e04:	605a      	str	r2, [r3, #4]
 8006e06:	e008      	b.n	8006e1a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3718      	adds	r7, #24
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	a7fdabf8 	.word	0xa7fdabf8
 8006e38:	cccccccd 	.word	0xcccccccd
 8006e3c:	40020010 	.word	0x40020010
 8006e40:	40020028 	.word	0x40020028
 8006e44:	40020040 	.word	0x40020040
 8006e48:	40020058 	.word	0x40020058
 8006e4c:	40020070 	.word	0x40020070
 8006e50:	40020088 	.word	0x40020088
 8006e54:	400200a0 	.word	0x400200a0
 8006e58:	400200b8 	.word	0x400200b8
 8006e5c:	40020410 	.word	0x40020410
 8006e60:	40020428 	.word	0x40020428
 8006e64:	40020440 	.word	0x40020440
 8006e68:	40020458 	.word	0x40020458
 8006e6c:	40020470 	.word	0x40020470
 8006e70:	40020488 	.word	0x40020488
 8006e74:	400204a0 	.word	0x400204a0
 8006e78:	400204b8 	.word	0x400204b8
 8006e7c:	58025408 	.word	0x58025408
 8006e80:	5802541c 	.word	0x5802541c
 8006e84:	58025430 	.word	0x58025430
 8006e88:	58025444 	.word	0x58025444
 8006e8c:	58025458 	.word	0x58025458
 8006e90:	5802546c 	.word	0x5802546c
 8006e94:	58025480 	.word	0x58025480
 8006e98:	58025494 	.word	0x58025494

08006e9c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b086      	sub	sp, #24
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]
 8006ea8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e226      	b.n	8007306 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d101      	bne.n	8006ec6 <HAL_DMA_Start_IT+0x2a>
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	e21f      	b.n	8007306 <HAL_DMA_Start_IT+0x46a>
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	f040 820a 	bne.w	80072f0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2202      	movs	r2, #2
 8006ee0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a68      	ldr	r2, [pc, #416]	@ (8007090 <HAL_DMA_Start_IT+0x1f4>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d04a      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a66      	ldr	r2, [pc, #408]	@ (8007094 <HAL_DMA_Start_IT+0x1f8>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d045      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a65      	ldr	r2, [pc, #404]	@ (8007098 <HAL_DMA_Start_IT+0x1fc>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d040      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a63      	ldr	r2, [pc, #396]	@ (800709c <HAL_DMA_Start_IT+0x200>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d03b      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a62      	ldr	r2, [pc, #392]	@ (80070a0 <HAL_DMA_Start_IT+0x204>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d036      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a60      	ldr	r2, [pc, #384]	@ (80070a4 <HAL_DMA_Start_IT+0x208>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d031      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a5f      	ldr	r2, [pc, #380]	@ (80070a8 <HAL_DMA_Start_IT+0x20c>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d02c      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a5d      	ldr	r2, [pc, #372]	@ (80070ac <HAL_DMA_Start_IT+0x210>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d027      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a5c      	ldr	r2, [pc, #368]	@ (80070b0 <HAL_DMA_Start_IT+0x214>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d022      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a5a      	ldr	r2, [pc, #360]	@ (80070b4 <HAL_DMA_Start_IT+0x218>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d01d      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a59      	ldr	r2, [pc, #356]	@ (80070b8 <HAL_DMA_Start_IT+0x21c>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d018      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a57      	ldr	r2, [pc, #348]	@ (80070bc <HAL_DMA_Start_IT+0x220>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d013      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a56      	ldr	r2, [pc, #344]	@ (80070c0 <HAL_DMA_Start_IT+0x224>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d00e      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a54      	ldr	r2, [pc, #336]	@ (80070c4 <HAL_DMA_Start_IT+0x228>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d009      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a53      	ldr	r2, [pc, #332]	@ (80070c8 <HAL_DMA_Start_IT+0x22c>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d004      	beq.n	8006f8a <HAL_DMA_Start_IT+0xee>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a51      	ldr	r2, [pc, #324]	@ (80070cc <HAL_DMA_Start_IT+0x230>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d108      	bne.n	8006f9c <HAL_DMA_Start_IT+0x100>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f022 0201 	bic.w	r2, r2, #1
 8006f98:	601a      	str	r2, [r3, #0]
 8006f9a:	e007      	b.n	8006fac <HAL_DMA_Start_IT+0x110>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f022 0201 	bic.w	r2, r2, #1
 8006faa:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	68b9      	ldr	r1, [r7, #8]
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f001 fe76 	bl	8008ca4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a34      	ldr	r2, [pc, #208]	@ (8007090 <HAL_DMA_Start_IT+0x1f4>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d04a      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a33      	ldr	r2, [pc, #204]	@ (8007094 <HAL_DMA_Start_IT+0x1f8>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d045      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a31      	ldr	r2, [pc, #196]	@ (8007098 <HAL_DMA_Start_IT+0x1fc>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d040      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a30      	ldr	r2, [pc, #192]	@ (800709c <HAL_DMA_Start_IT+0x200>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d03b      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a2e      	ldr	r2, [pc, #184]	@ (80070a0 <HAL_DMA_Start_IT+0x204>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d036      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a2d      	ldr	r2, [pc, #180]	@ (80070a4 <HAL_DMA_Start_IT+0x208>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d031      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a2b      	ldr	r2, [pc, #172]	@ (80070a8 <HAL_DMA_Start_IT+0x20c>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d02c      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a2a      	ldr	r2, [pc, #168]	@ (80070ac <HAL_DMA_Start_IT+0x210>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d027      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a28      	ldr	r2, [pc, #160]	@ (80070b0 <HAL_DMA_Start_IT+0x214>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d022      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a27      	ldr	r2, [pc, #156]	@ (80070b4 <HAL_DMA_Start_IT+0x218>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d01d      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a25      	ldr	r2, [pc, #148]	@ (80070b8 <HAL_DMA_Start_IT+0x21c>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d018      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a24      	ldr	r2, [pc, #144]	@ (80070bc <HAL_DMA_Start_IT+0x220>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d013      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a22      	ldr	r2, [pc, #136]	@ (80070c0 <HAL_DMA_Start_IT+0x224>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d00e      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a21      	ldr	r2, [pc, #132]	@ (80070c4 <HAL_DMA_Start_IT+0x228>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d009      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a1f      	ldr	r2, [pc, #124]	@ (80070c8 <HAL_DMA_Start_IT+0x22c>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d004      	beq.n	8007058 <HAL_DMA_Start_IT+0x1bc>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a1e      	ldr	r2, [pc, #120]	@ (80070cc <HAL_DMA_Start_IT+0x230>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d101      	bne.n	800705c <HAL_DMA_Start_IT+0x1c0>
 8007058:	2301      	movs	r3, #1
 800705a:	e000      	b.n	800705e <HAL_DMA_Start_IT+0x1c2>
 800705c:	2300      	movs	r3, #0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d036      	beq.n	80070d0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f023 021e 	bic.w	r2, r3, #30
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f042 0216 	orr.w	r2, r2, #22
 8007074:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707a:	2b00      	cmp	r3, #0
 800707c:	d03e      	beq.n	80070fc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f042 0208 	orr.w	r2, r2, #8
 800708c:	601a      	str	r2, [r3, #0]
 800708e:	e035      	b.n	80070fc <HAL_DMA_Start_IT+0x260>
 8007090:	40020010 	.word	0x40020010
 8007094:	40020028 	.word	0x40020028
 8007098:	40020040 	.word	0x40020040
 800709c:	40020058 	.word	0x40020058
 80070a0:	40020070 	.word	0x40020070
 80070a4:	40020088 	.word	0x40020088
 80070a8:	400200a0 	.word	0x400200a0
 80070ac:	400200b8 	.word	0x400200b8
 80070b0:	40020410 	.word	0x40020410
 80070b4:	40020428 	.word	0x40020428
 80070b8:	40020440 	.word	0x40020440
 80070bc:	40020458 	.word	0x40020458
 80070c0:	40020470 	.word	0x40020470
 80070c4:	40020488 	.word	0x40020488
 80070c8:	400204a0 	.word	0x400204a0
 80070cc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f023 020e 	bic.w	r2, r3, #14
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f042 020a 	orr.w	r2, r2, #10
 80070e2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d007      	beq.n	80070fc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f042 0204 	orr.w	r2, r2, #4
 80070fa:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a83      	ldr	r2, [pc, #524]	@ (8007310 <HAL_DMA_Start_IT+0x474>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d072      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a82      	ldr	r2, [pc, #520]	@ (8007314 <HAL_DMA_Start_IT+0x478>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d06d      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a80      	ldr	r2, [pc, #512]	@ (8007318 <HAL_DMA_Start_IT+0x47c>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d068      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a7f      	ldr	r2, [pc, #508]	@ (800731c <HAL_DMA_Start_IT+0x480>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d063      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a7d      	ldr	r2, [pc, #500]	@ (8007320 <HAL_DMA_Start_IT+0x484>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d05e      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a7c      	ldr	r2, [pc, #496]	@ (8007324 <HAL_DMA_Start_IT+0x488>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d059      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a7a      	ldr	r2, [pc, #488]	@ (8007328 <HAL_DMA_Start_IT+0x48c>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d054      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a79      	ldr	r2, [pc, #484]	@ (800732c <HAL_DMA_Start_IT+0x490>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d04f      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a77      	ldr	r2, [pc, #476]	@ (8007330 <HAL_DMA_Start_IT+0x494>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d04a      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a76      	ldr	r2, [pc, #472]	@ (8007334 <HAL_DMA_Start_IT+0x498>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d045      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a74      	ldr	r2, [pc, #464]	@ (8007338 <HAL_DMA_Start_IT+0x49c>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d040      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a73      	ldr	r2, [pc, #460]	@ (800733c <HAL_DMA_Start_IT+0x4a0>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d03b      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a71      	ldr	r2, [pc, #452]	@ (8007340 <HAL_DMA_Start_IT+0x4a4>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d036      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a70      	ldr	r2, [pc, #448]	@ (8007344 <HAL_DMA_Start_IT+0x4a8>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d031      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a6e      	ldr	r2, [pc, #440]	@ (8007348 <HAL_DMA_Start_IT+0x4ac>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d02c      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a6d      	ldr	r2, [pc, #436]	@ (800734c <HAL_DMA_Start_IT+0x4b0>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d027      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a6b      	ldr	r2, [pc, #428]	@ (8007350 <HAL_DMA_Start_IT+0x4b4>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d022      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a6a      	ldr	r2, [pc, #424]	@ (8007354 <HAL_DMA_Start_IT+0x4b8>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d01d      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a68      	ldr	r2, [pc, #416]	@ (8007358 <HAL_DMA_Start_IT+0x4bc>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d018      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a67      	ldr	r2, [pc, #412]	@ (800735c <HAL_DMA_Start_IT+0x4c0>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d013      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a65      	ldr	r2, [pc, #404]	@ (8007360 <HAL_DMA_Start_IT+0x4c4>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d00e      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a64      	ldr	r2, [pc, #400]	@ (8007364 <HAL_DMA_Start_IT+0x4c8>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d009      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a62      	ldr	r2, [pc, #392]	@ (8007368 <HAL_DMA_Start_IT+0x4cc>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d004      	beq.n	80071ec <HAL_DMA_Start_IT+0x350>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a61      	ldr	r2, [pc, #388]	@ (800736c <HAL_DMA_Start_IT+0x4d0>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d101      	bne.n	80071f0 <HAL_DMA_Start_IT+0x354>
 80071ec:	2301      	movs	r3, #1
 80071ee:	e000      	b.n	80071f2 <HAL_DMA_Start_IT+0x356>
 80071f0:	2300      	movs	r3, #0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d01a      	beq.n	800722c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d007      	beq.n	8007214 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800720e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007212:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007218:	2b00      	cmp	r3, #0
 800721a:	d007      	beq.n	800722c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007226:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800722a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a37      	ldr	r2, [pc, #220]	@ (8007310 <HAL_DMA_Start_IT+0x474>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d04a      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a36      	ldr	r2, [pc, #216]	@ (8007314 <HAL_DMA_Start_IT+0x478>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d045      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a34      	ldr	r2, [pc, #208]	@ (8007318 <HAL_DMA_Start_IT+0x47c>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d040      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a33      	ldr	r2, [pc, #204]	@ (800731c <HAL_DMA_Start_IT+0x480>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d03b      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a31      	ldr	r2, [pc, #196]	@ (8007320 <HAL_DMA_Start_IT+0x484>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d036      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a30      	ldr	r2, [pc, #192]	@ (8007324 <HAL_DMA_Start_IT+0x488>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d031      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a2e      	ldr	r2, [pc, #184]	@ (8007328 <HAL_DMA_Start_IT+0x48c>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d02c      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a2d      	ldr	r2, [pc, #180]	@ (800732c <HAL_DMA_Start_IT+0x490>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d027      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a2b      	ldr	r2, [pc, #172]	@ (8007330 <HAL_DMA_Start_IT+0x494>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d022      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a2a      	ldr	r2, [pc, #168]	@ (8007334 <HAL_DMA_Start_IT+0x498>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d01d      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a28      	ldr	r2, [pc, #160]	@ (8007338 <HAL_DMA_Start_IT+0x49c>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d018      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a27      	ldr	r2, [pc, #156]	@ (800733c <HAL_DMA_Start_IT+0x4a0>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d013      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a25      	ldr	r2, [pc, #148]	@ (8007340 <HAL_DMA_Start_IT+0x4a4>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d00e      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a24      	ldr	r2, [pc, #144]	@ (8007344 <HAL_DMA_Start_IT+0x4a8>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d009      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a22      	ldr	r2, [pc, #136]	@ (8007348 <HAL_DMA_Start_IT+0x4ac>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d004      	beq.n	80072cc <HAL_DMA_Start_IT+0x430>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a21      	ldr	r2, [pc, #132]	@ (800734c <HAL_DMA_Start_IT+0x4b0>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d108      	bne.n	80072de <HAL_DMA_Start_IT+0x442>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 0201 	orr.w	r2, r2, #1
 80072da:	601a      	str	r2, [r3, #0]
 80072dc:	e012      	b.n	8007304 <HAL_DMA_Start_IT+0x468>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f042 0201 	orr.w	r2, r2, #1
 80072ec:	601a      	str	r2, [r3, #0]
 80072ee:	e009      	b.n	8007304 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072f6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007304:	7dfb      	ldrb	r3, [r7, #23]
}
 8007306:	4618      	mov	r0, r3
 8007308:	3718      	adds	r7, #24
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	40020010 	.word	0x40020010
 8007314:	40020028 	.word	0x40020028
 8007318:	40020040 	.word	0x40020040
 800731c:	40020058 	.word	0x40020058
 8007320:	40020070 	.word	0x40020070
 8007324:	40020088 	.word	0x40020088
 8007328:	400200a0 	.word	0x400200a0
 800732c:	400200b8 	.word	0x400200b8
 8007330:	40020410 	.word	0x40020410
 8007334:	40020428 	.word	0x40020428
 8007338:	40020440 	.word	0x40020440
 800733c:	40020458 	.word	0x40020458
 8007340:	40020470 	.word	0x40020470
 8007344:	40020488 	.word	0x40020488
 8007348:	400204a0 	.word	0x400204a0
 800734c:	400204b8 	.word	0x400204b8
 8007350:	58025408 	.word	0x58025408
 8007354:	5802541c 	.word	0x5802541c
 8007358:	58025430 	.word	0x58025430
 800735c:	58025444 	.word	0x58025444
 8007360:	58025458 	.word	0x58025458
 8007364:	5802546c 	.word	0x5802546c
 8007368:	58025480 	.word	0x58025480
 800736c:	58025494 	.word	0x58025494

08007370 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b086      	sub	sp, #24
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007378:	f7fd fd5e 	bl	8004e38 <HAL_GetTick>
 800737c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d101      	bne.n	8007388 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e2dc      	b.n	8007942 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800738e:	b2db      	uxtb	r3, r3
 8007390:	2b02      	cmp	r3, #2
 8007392:	d008      	beq.n	80073a6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2280      	movs	r2, #128	@ 0x80
 8007398:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	e2cd      	b.n	8007942 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a76      	ldr	r2, [pc, #472]	@ (8007584 <HAL_DMA_Abort+0x214>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d04a      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a74      	ldr	r2, [pc, #464]	@ (8007588 <HAL_DMA_Abort+0x218>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d045      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a73      	ldr	r2, [pc, #460]	@ (800758c <HAL_DMA_Abort+0x21c>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d040      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a71      	ldr	r2, [pc, #452]	@ (8007590 <HAL_DMA_Abort+0x220>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d03b      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a70      	ldr	r2, [pc, #448]	@ (8007594 <HAL_DMA_Abort+0x224>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d036      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a6e      	ldr	r2, [pc, #440]	@ (8007598 <HAL_DMA_Abort+0x228>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d031      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a6d      	ldr	r2, [pc, #436]	@ (800759c <HAL_DMA_Abort+0x22c>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d02c      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a6b      	ldr	r2, [pc, #428]	@ (80075a0 <HAL_DMA_Abort+0x230>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d027      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a6a      	ldr	r2, [pc, #424]	@ (80075a4 <HAL_DMA_Abort+0x234>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d022      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a68      	ldr	r2, [pc, #416]	@ (80075a8 <HAL_DMA_Abort+0x238>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d01d      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a67      	ldr	r2, [pc, #412]	@ (80075ac <HAL_DMA_Abort+0x23c>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d018      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a65      	ldr	r2, [pc, #404]	@ (80075b0 <HAL_DMA_Abort+0x240>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d013      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a64      	ldr	r2, [pc, #400]	@ (80075b4 <HAL_DMA_Abort+0x244>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d00e      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a62      	ldr	r2, [pc, #392]	@ (80075b8 <HAL_DMA_Abort+0x248>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d009      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a61      	ldr	r2, [pc, #388]	@ (80075bc <HAL_DMA_Abort+0x24c>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d004      	beq.n	8007446 <HAL_DMA_Abort+0xd6>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a5f      	ldr	r2, [pc, #380]	@ (80075c0 <HAL_DMA_Abort+0x250>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d101      	bne.n	800744a <HAL_DMA_Abort+0xda>
 8007446:	2301      	movs	r3, #1
 8007448:	e000      	b.n	800744c <HAL_DMA_Abort+0xdc>
 800744a:	2300      	movs	r3, #0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d013      	beq.n	8007478 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	681a      	ldr	r2, [r3, #0]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f022 021e 	bic.w	r2, r2, #30
 800745e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	695a      	ldr	r2, [r3, #20]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800746e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	617b      	str	r3, [r7, #20]
 8007476:	e00a      	b.n	800748e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f022 020e 	bic.w	r2, r2, #14
 8007486:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a3c      	ldr	r2, [pc, #240]	@ (8007584 <HAL_DMA_Abort+0x214>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d072      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a3a      	ldr	r2, [pc, #232]	@ (8007588 <HAL_DMA_Abort+0x218>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d06d      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a39      	ldr	r2, [pc, #228]	@ (800758c <HAL_DMA_Abort+0x21c>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d068      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a37      	ldr	r2, [pc, #220]	@ (8007590 <HAL_DMA_Abort+0x220>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d063      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a36      	ldr	r2, [pc, #216]	@ (8007594 <HAL_DMA_Abort+0x224>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d05e      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a34      	ldr	r2, [pc, #208]	@ (8007598 <HAL_DMA_Abort+0x228>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d059      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a33      	ldr	r2, [pc, #204]	@ (800759c <HAL_DMA_Abort+0x22c>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d054      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a31      	ldr	r2, [pc, #196]	@ (80075a0 <HAL_DMA_Abort+0x230>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d04f      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a30      	ldr	r2, [pc, #192]	@ (80075a4 <HAL_DMA_Abort+0x234>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d04a      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a2e      	ldr	r2, [pc, #184]	@ (80075a8 <HAL_DMA_Abort+0x238>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d045      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a2d      	ldr	r2, [pc, #180]	@ (80075ac <HAL_DMA_Abort+0x23c>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d040      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a2b      	ldr	r2, [pc, #172]	@ (80075b0 <HAL_DMA_Abort+0x240>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d03b      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a2a      	ldr	r2, [pc, #168]	@ (80075b4 <HAL_DMA_Abort+0x244>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d036      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a28      	ldr	r2, [pc, #160]	@ (80075b8 <HAL_DMA_Abort+0x248>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d031      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a27      	ldr	r2, [pc, #156]	@ (80075bc <HAL_DMA_Abort+0x24c>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d02c      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a25      	ldr	r2, [pc, #148]	@ (80075c0 <HAL_DMA_Abort+0x250>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d027      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a24      	ldr	r2, [pc, #144]	@ (80075c4 <HAL_DMA_Abort+0x254>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d022      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a22      	ldr	r2, [pc, #136]	@ (80075c8 <HAL_DMA_Abort+0x258>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d01d      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a21      	ldr	r2, [pc, #132]	@ (80075cc <HAL_DMA_Abort+0x25c>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d018      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a1f      	ldr	r2, [pc, #124]	@ (80075d0 <HAL_DMA_Abort+0x260>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d013      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a1e      	ldr	r2, [pc, #120]	@ (80075d4 <HAL_DMA_Abort+0x264>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d00e      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a1c      	ldr	r2, [pc, #112]	@ (80075d8 <HAL_DMA_Abort+0x268>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d009      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a1b      	ldr	r2, [pc, #108]	@ (80075dc <HAL_DMA_Abort+0x26c>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d004      	beq.n	800757e <HAL_DMA_Abort+0x20e>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a19      	ldr	r2, [pc, #100]	@ (80075e0 <HAL_DMA_Abort+0x270>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d132      	bne.n	80075e4 <HAL_DMA_Abort+0x274>
 800757e:	2301      	movs	r3, #1
 8007580:	e031      	b.n	80075e6 <HAL_DMA_Abort+0x276>
 8007582:	bf00      	nop
 8007584:	40020010 	.word	0x40020010
 8007588:	40020028 	.word	0x40020028
 800758c:	40020040 	.word	0x40020040
 8007590:	40020058 	.word	0x40020058
 8007594:	40020070 	.word	0x40020070
 8007598:	40020088 	.word	0x40020088
 800759c:	400200a0 	.word	0x400200a0
 80075a0:	400200b8 	.word	0x400200b8
 80075a4:	40020410 	.word	0x40020410
 80075a8:	40020428 	.word	0x40020428
 80075ac:	40020440 	.word	0x40020440
 80075b0:	40020458 	.word	0x40020458
 80075b4:	40020470 	.word	0x40020470
 80075b8:	40020488 	.word	0x40020488
 80075bc:	400204a0 	.word	0x400204a0
 80075c0:	400204b8 	.word	0x400204b8
 80075c4:	58025408 	.word	0x58025408
 80075c8:	5802541c 	.word	0x5802541c
 80075cc:	58025430 	.word	0x58025430
 80075d0:	58025444 	.word	0x58025444
 80075d4:	58025458 	.word	0x58025458
 80075d8:	5802546c 	.word	0x5802546c
 80075dc:	58025480 	.word	0x58025480
 80075e0:	58025494 	.word	0x58025494
 80075e4:	2300      	movs	r3, #0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d007      	beq.n	80075fa <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80075f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a6d      	ldr	r2, [pc, #436]	@ (80077b4 <HAL_DMA_Abort+0x444>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d04a      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a6b      	ldr	r2, [pc, #428]	@ (80077b8 <HAL_DMA_Abort+0x448>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d045      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a6a      	ldr	r2, [pc, #424]	@ (80077bc <HAL_DMA_Abort+0x44c>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d040      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a68      	ldr	r2, [pc, #416]	@ (80077c0 <HAL_DMA_Abort+0x450>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d03b      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a67      	ldr	r2, [pc, #412]	@ (80077c4 <HAL_DMA_Abort+0x454>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d036      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a65      	ldr	r2, [pc, #404]	@ (80077c8 <HAL_DMA_Abort+0x458>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d031      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a64      	ldr	r2, [pc, #400]	@ (80077cc <HAL_DMA_Abort+0x45c>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d02c      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a62      	ldr	r2, [pc, #392]	@ (80077d0 <HAL_DMA_Abort+0x460>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d027      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a61      	ldr	r2, [pc, #388]	@ (80077d4 <HAL_DMA_Abort+0x464>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d022      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a5f      	ldr	r2, [pc, #380]	@ (80077d8 <HAL_DMA_Abort+0x468>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d01d      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a5e      	ldr	r2, [pc, #376]	@ (80077dc <HAL_DMA_Abort+0x46c>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d018      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a5c      	ldr	r2, [pc, #368]	@ (80077e0 <HAL_DMA_Abort+0x470>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d013      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a5b      	ldr	r2, [pc, #364]	@ (80077e4 <HAL_DMA_Abort+0x474>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d00e      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a59      	ldr	r2, [pc, #356]	@ (80077e8 <HAL_DMA_Abort+0x478>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d009      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a58      	ldr	r2, [pc, #352]	@ (80077ec <HAL_DMA_Abort+0x47c>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d004      	beq.n	800769a <HAL_DMA_Abort+0x32a>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a56      	ldr	r2, [pc, #344]	@ (80077f0 <HAL_DMA_Abort+0x480>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d108      	bne.n	80076ac <HAL_DMA_Abort+0x33c>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f022 0201 	bic.w	r2, r2, #1
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	e007      	b.n	80076bc <HAL_DMA_Abort+0x34c>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f022 0201 	bic.w	r2, r2, #1
 80076ba:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80076bc:	e013      	b.n	80076e6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80076be:	f7fd fbbb 	bl	8004e38 <HAL_GetTick>
 80076c2:	4602      	mov	r2, r0
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	2b05      	cmp	r3, #5
 80076ca:	d90c      	bls.n	80076e6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2220      	movs	r2, #32
 80076d0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2203      	movs	r2, #3
 80076d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e12d      	b.n	8007942 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1e5      	bne.n	80076be <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a2f      	ldr	r2, [pc, #188]	@ (80077b4 <HAL_DMA_Abort+0x444>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d04a      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a2d      	ldr	r2, [pc, #180]	@ (80077b8 <HAL_DMA_Abort+0x448>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d045      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a2c      	ldr	r2, [pc, #176]	@ (80077bc <HAL_DMA_Abort+0x44c>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d040      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a2a      	ldr	r2, [pc, #168]	@ (80077c0 <HAL_DMA_Abort+0x450>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d03b      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a29      	ldr	r2, [pc, #164]	@ (80077c4 <HAL_DMA_Abort+0x454>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d036      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a27      	ldr	r2, [pc, #156]	@ (80077c8 <HAL_DMA_Abort+0x458>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d031      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a26      	ldr	r2, [pc, #152]	@ (80077cc <HAL_DMA_Abort+0x45c>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d02c      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a24      	ldr	r2, [pc, #144]	@ (80077d0 <HAL_DMA_Abort+0x460>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d027      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a23      	ldr	r2, [pc, #140]	@ (80077d4 <HAL_DMA_Abort+0x464>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d022      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a21      	ldr	r2, [pc, #132]	@ (80077d8 <HAL_DMA_Abort+0x468>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d01d      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a20      	ldr	r2, [pc, #128]	@ (80077dc <HAL_DMA_Abort+0x46c>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d018      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a1e      	ldr	r2, [pc, #120]	@ (80077e0 <HAL_DMA_Abort+0x470>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d013      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a1d      	ldr	r2, [pc, #116]	@ (80077e4 <HAL_DMA_Abort+0x474>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d00e      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a1b      	ldr	r2, [pc, #108]	@ (80077e8 <HAL_DMA_Abort+0x478>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d009      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a1a      	ldr	r2, [pc, #104]	@ (80077ec <HAL_DMA_Abort+0x47c>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d004      	beq.n	8007792 <HAL_DMA_Abort+0x422>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a18      	ldr	r2, [pc, #96]	@ (80077f0 <HAL_DMA_Abort+0x480>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d101      	bne.n	8007796 <HAL_DMA_Abort+0x426>
 8007792:	2301      	movs	r3, #1
 8007794:	e000      	b.n	8007798 <HAL_DMA_Abort+0x428>
 8007796:	2300      	movs	r3, #0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d02b      	beq.n	80077f4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077a0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077a6:	f003 031f 	and.w	r3, r3, #31
 80077aa:	223f      	movs	r2, #63	@ 0x3f
 80077ac:	409a      	lsls	r2, r3
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	609a      	str	r2, [r3, #8]
 80077b2:	e02a      	b.n	800780a <HAL_DMA_Abort+0x49a>
 80077b4:	40020010 	.word	0x40020010
 80077b8:	40020028 	.word	0x40020028
 80077bc:	40020040 	.word	0x40020040
 80077c0:	40020058 	.word	0x40020058
 80077c4:	40020070 	.word	0x40020070
 80077c8:	40020088 	.word	0x40020088
 80077cc:	400200a0 	.word	0x400200a0
 80077d0:	400200b8 	.word	0x400200b8
 80077d4:	40020410 	.word	0x40020410
 80077d8:	40020428 	.word	0x40020428
 80077dc:	40020440 	.word	0x40020440
 80077e0:	40020458 	.word	0x40020458
 80077e4:	40020470 	.word	0x40020470
 80077e8:	40020488 	.word	0x40020488
 80077ec:	400204a0 	.word	0x400204a0
 80077f0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077f8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077fe:	f003 031f 	and.w	r3, r3, #31
 8007802:	2201      	movs	r2, #1
 8007804:	409a      	lsls	r2, r3
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a4f      	ldr	r2, [pc, #316]	@ (800794c <HAL_DMA_Abort+0x5dc>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d072      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a4d      	ldr	r2, [pc, #308]	@ (8007950 <HAL_DMA_Abort+0x5e0>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d06d      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a4c      	ldr	r2, [pc, #304]	@ (8007954 <HAL_DMA_Abort+0x5e4>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d068      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a4a      	ldr	r2, [pc, #296]	@ (8007958 <HAL_DMA_Abort+0x5e8>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d063      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a49      	ldr	r2, [pc, #292]	@ (800795c <HAL_DMA_Abort+0x5ec>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d05e      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a47      	ldr	r2, [pc, #284]	@ (8007960 <HAL_DMA_Abort+0x5f0>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d059      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a46      	ldr	r2, [pc, #280]	@ (8007964 <HAL_DMA_Abort+0x5f4>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d054      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a44      	ldr	r2, [pc, #272]	@ (8007968 <HAL_DMA_Abort+0x5f8>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d04f      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a43      	ldr	r2, [pc, #268]	@ (800796c <HAL_DMA_Abort+0x5fc>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d04a      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a41      	ldr	r2, [pc, #260]	@ (8007970 <HAL_DMA_Abort+0x600>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d045      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a40      	ldr	r2, [pc, #256]	@ (8007974 <HAL_DMA_Abort+0x604>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d040      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a3e      	ldr	r2, [pc, #248]	@ (8007978 <HAL_DMA_Abort+0x608>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d03b      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a3d      	ldr	r2, [pc, #244]	@ (800797c <HAL_DMA_Abort+0x60c>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d036      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a3b      	ldr	r2, [pc, #236]	@ (8007980 <HAL_DMA_Abort+0x610>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d031      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a3a      	ldr	r2, [pc, #232]	@ (8007984 <HAL_DMA_Abort+0x614>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d02c      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a38      	ldr	r2, [pc, #224]	@ (8007988 <HAL_DMA_Abort+0x618>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d027      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a37      	ldr	r2, [pc, #220]	@ (800798c <HAL_DMA_Abort+0x61c>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d022      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a35      	ldr	r2, [pc, #212]	@ (8007990 <HAL_DMA_Abort+0x620>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d01d      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a34      	ldr	r2, [pc, #208]	@ (8007994 <HAL_DMA_Abort+0x624>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d018      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a32      	ldr	r2, [pc, #200]	@ (8007998 <HAL_DMA_Abort+0x628>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d013      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a31      	ldr	r2, [pc, #196]	@ (800799c <HAL_DMA_Abort+0x62c>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d00e      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a2f      	ldr	r2, [pc, #188]	@ (80079a0 <HAL_DMA_Abort+0x630>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d009      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a2e      	ldr	r2, [pc, #184]	@ (80079a4 <HAL_DMA_Abort+0x634>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d004      	beq.n	80078fa <HAL_DMA_Abort+0x58a>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a2c      	ldr	r2, [pc, #176]	@ (80079a8 <HAL_DMA_Abort+0x638>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d101      	bne.n	80078fe <HAL_DMA_Abort+0x58e>
 80078fa:	2301      	movs	r3, #1
 80078fc:	e000      	b.n	8007900 <HAL_DMA_Abort+0x590>
 80078fe:	2300      	movs	r3, #0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d015      	beq.n	8007930 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800790c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00c      	beq.n	8007930 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007920:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007924:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800792a:	687a      	ldr	r2, [r7, #4]
 800792c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800792e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2200      	movs	r2, #0
 800793c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3718      	adds	r7, #24
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	40020010 	.word	0x40020010
 8007950:	40020028 	.word	0x40020028
 8007954:	40020040 	.word	0x40020040
 8007958:	40020058 	.word	0x40020058
 800795c:	40020070 	.word	0x40020070
 8007960:	40020088 	.word	0x40020088
 8007964:	400200a0 	.word	0x400200a0
 8007968:	400200b8 	.word	0x400200b8
 800796c:	40020410 	.word	0x40020410
 8007970:	40020428 	.word	0x40020428
 8007974:	40020440 	.word	0x40020440
 8007978:	40020458 	.word	0x40020458
 800797c:	40020470 	.word	0x40020470
 8007980:	40020488 	.word	0x40020488
 8007984:	400204a0 	.word	0x400204a0
 8007988:	400204b8 	.word	0x400204b8
 800798c:	58025408 	.word	0x58025408
 8007990:	5802541c 	.word	0x5802541c
 8007994:	58025430 	.word	0x58025430
 8007998:	58025444 	.word	0x58025444
 800799c:	58025458 	.word	0x58025458
 80079a0:	5802546c 	.word	0x5802546c
 80079a4:	58025480 	.word	0x58025480
 80079a8:	58025494 	.word	0x58025494

080079ac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d101      	bne.n	80079be <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	e237      	b.n	8007e2e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d004      	beq.n	80079d4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2280      	movs	r2, #128	@ 0x80
 80079ce:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	e22c      	b.n	8007e2e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a5c      	ldr	r2, [pc, #368]	@ (8007b4c <HAL_DMA_Abort_IT+0x1a0>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d04a      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a5b      	ldr	r2, [pc, #364]	@ (8007b50 <HAL_DMA_Abort_IT+0x1a4>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d045      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a59      	ldr	r2, [pc, #356]	@ (8007b54 <HAL_DMA_Abort_IT+0x1a8>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d040      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a58      	ldr	r2, [pc, #352]	@ (8007b58 <HAL_DMA_Abort_IT+0x1ac>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d03b      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a56      	ldr	r2, [pc, #344]	@ (8007b5c <HAL_DMA_Abort_IT+0x1b0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d036      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a55      	ldr	r2, [pc, #340]	@ (8007b60 <HAL_DMA_Abort_IT+0x1b4>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d031      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a53      	ldr	r2, [pc, #332]	@ (8007b64 <HAL_DMA_Abort_IT+0x1b8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d02c      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a52      	ldr	r2, [pc, #328]	@ (8007b68 <HAL_DMA_Abort_IT+0x1bc>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d027      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a50      	ldr	r2, [pc, #320]	@ (8007b6c <HAL_DMA_Abort_IT+0x1c0>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d022      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a4f      	ldr	r2, [pc, #316]	@ (8007b70 <HAL_DMA_Abort_IT+0x1c4>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d01d      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a4d      	ldr	r2, [pc, #308]	@ (8007b74 <HAL_DMA_Abort_IT+0x1c8>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d018      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a4c      	ldr	r2, [pc, #304]	@ (8007b78 <HAL_DMA_Abort_IT+0x1cc>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d013      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a4a      	ldr	r2, [pc, #296]	@ (8007b7c <HAL_DMA_Abort_IT+0x1d0>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d00e      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a49      	ldr	r2, [pc, #292]	@ (8007b80 <HAL_DMA_Abort_IT+0x1d4>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d009      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a47      	ldr	r2, [pc, #284]	@ (8007b84 <HAL_DMA_Abort_IT+0x1d8>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d004      	beq.n	8007a74 <HAL_DMA_Abort_IT+0xc8>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a46      	ldr	r2, [pc, #280]	@ (8007b88 <HAL_DMA_Abort_IT+0x1dc>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d101      	bne.n	8007a78 <HAL_DMA_Abort_IT+0xcc>
 8007a74:	2301      	movs	r3, #1
 8007a76:	e000      	b.n	8007a7a <HAL_DMA_Abort_IT+0xce>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f000 8086 	beq.w	8007b8c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2204      	movs	r2, #4
 8007a84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a2f      	ldr	r2, [pc, #188]	@ (8007b4c <HAL_DMA_Abort_IT+0x1a0>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d04a      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a2e      	ldr	r2, [pc, #184]	@ (8007b50 <HAL_DMA_Abort_IT+0x1a4>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d045      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a2c      	ldr	r2, [pc, #176]	@ (8007b54 <HAL_DMA_Abort_IT+0x1a8>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d040      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a2b      	ldr	r2, [pc, #172]	@ (8007b58 <HAL_DMA_Abort_IT+0x1ac>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d03b      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a29      	ldr	r2, [pc, #164]	@ (8007b5c <HAL_DMA_Abort_IT+0x1b0>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d036      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a28      	ldr	r2, [pc, #160]	@ (8007b60 <HAL_DMA_Abort_IT+0x1b4>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d031      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a26      	ldr	r2, [pc, #152]	@ (8007b64 <HAL_DMA_Abort_IT+0x1b8>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d02c      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a25      	ldr	r2, [pc, #148]	@ (8007b68 <HAL_DMA_Abort_IT+0x1bc>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d027      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a23      	ldr	r2, [pc, #140]	@ (8007b6c <HAL_DMA_Abort_IT+0x1c0>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d022      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a22      	ldr	r2, [pc, #136]	@ (8007b70 <HAL_DMA_Abort_IT+0x1c4>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d01d      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a20      	ldr	r2, [pc, #128]	@ (8007b74 <HAL_DMA_Abort_IT+0x1c8>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d018      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a1f      	ldr	r2, [pc, #124]	@ (8007b78 <HAL_DMA_Abort_IT+0x1cc>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d013      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a1d      	ldr	r2, [pc, #116]	@ (8007b7c <HAL_DMA_Abort_IT+0x1d0>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d00e      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8007b80 <HAL_DMA_Abort_IT+0x1d4>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d009      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a1a      	ldr	r2, [pc, #104]	@ (8007b84 <HAL_DMA_Abort_IT+0x1d8>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d004      	beq.n	8007b28 <HAL_DMA_Abort_IT+0x17c>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a19      	ldr	r2, [pc, #100]	@ (8007b88 <HAL_DMA_Abort_IT+0x1dc>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d108      	bne.n	8007b3a <HAL_DMA_Abort_IT+0x18e>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f022 0201 	bic.w	r2, r2, #1
 8007b36:	601a      	str	r2, [r3, #0]
 8007b38:	e178      	b.n	8007e2c <HAL_DMA_Abort_IT+0x480>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f022 0201 	bic.w	r2, r2, #1
 8007b48:	601a      	str	r2, [r3, #0]
 8007b4a:	e16f      	b.n	8007e2c <HAL_DMA_Abort_IT+0x480>
 8007b4c:	40020010 	.word	0x40020010
 8007b50:	40020028 	.word	0x40020028
 8007b54:	40020040 	.word	0x40020040
 8007b58:	40020058 	.word	0x40020058
 8007b5c:	40020070 	.word	0x40020070
 8007b60:	40020088 	.word	0x40020088
 8007b64:	400200a0 	.word	0x400200a0
 8007b68:	400200b8 	.word	0x400200b8
 8007b6c:	40020410 	.word	0x40020410
 8007b70:	40020428 	.word	0x40020428
 8007b74:	40020440 	.word	0x40020440
 8007b78:	40020458 	.word	0x40020458
 8007b7c:	40020470 	.word	0x40020470
 8007b80:	40020488 	.word	0x40020488
 8007b84:	400204a0 	.word	0x400204a0
 8007b88:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f022 020e 	bic.w	r2, r2, #14
 8007b9a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a6c      	ldr	r2, [pc, #432]	@ (8007d54 <HAL_DMA_Abort_IT+0x3a8>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d04a      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a6b      	ldr	r2, [pc, #428]	@ (8007d58 <HAL_DMA_Abort_IT+0x3ac>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d045      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a69      	ldr	r2, [pc, #420]	@ (8007d5c <HAL_DMA_Abort_IT+0x3b0>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d040      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a68      	ldr	r2, [pc, #416]	@ (8007d60 <HAL_DMA_Abort_IT+0x3b4>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d03b      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a66      	ldr	r2, [pc, #408]	@ (8007d64 <HAL_DMA_Abort_IT+0x3b8>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d036      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a65      	ldr	r2, [pc, #404]	@ (8007d68 <HAL_DMA_Abort_IT+0x3bc>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d031      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a63      	ldr	r2, [pc, #396]	@ (8007d6c <HAL_DMA_Abort_IT+0x3c0>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d02c      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a62      	ldr	r2, [pc, #392]	@ (8007d70 <HAL_DMA_Abort_IT+0x3c4>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d027      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a60      	ldr	r2, [pc, #384]	@ (8007d74 <HAL_DMA_Abort_IT+0x3c8>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d022      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4a5f      	ldr	r2, [pc, #380]	@ (8007d78 <HAL_DMA_Abort_IT+0x3cc>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d01d      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4a5d      	ldr	r2, [pc, #372]	@ (8007d7c <HAL_DMA_Abort_IT+0x3d0>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d018      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a5c      	ldr	r2, [pc, #368]	@ (8007d80 <HAL_DMA_Abort_IT+0x3d4>)
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d013      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a5a      	ldr	r2, [pc, #360]	@ (8007d84 <HAL_DMA_Abort_IT+0x3d8>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d00e      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a59      	ldr	r2, [pc, #356]	@ (8007d88 <HAL_DMA_Abort_IT+0x3dc>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d009      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a57      	ldr	r2, [pc, #348]	@ (8007d8c <HAL_DMA_Abort_IT+0x3e0>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d004      	beq.n	8007c3c <HAL_DMA_Abort_IT+0x290>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a56      	ldr	r2, [pc, #344]	@ (8007d90 <HAL_DMA_Abort_IT+0x3e4>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d108      	bne.n	8007c4e <HAL_DMA_Abort_IT+0x2a2>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f022 0201 	bic.w	r2, r2, #1
 8007c4a:	601a      	str	r2, [r3, #0]
 8007c4c:	e007      	b.n	8007c5e <HAL_DMA_Abort_IT+0x2b2>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f022 0201 	bic.w	r2, r2, #1
 8007c5c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a3c      	ldr	r2, [pc, #240]	@ (8007d54 <HAL_DMA_Abort_IT+0x3a8>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d072      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a3a      	ldr	r2, [pc, #232]	@ (8007d58 <HAL_DMA_Abort_IT+0x3ac>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d06d      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a39      	ldr	r2, [pc, #228]	@ (8007d5c <HAL_DMA_Abort_IT+0x3b0>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d068      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a37      	ldr	r2, [pc, #220]	@ (8007d60 <HAL_DMA_Abort_IT+0x3b4>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d063      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a36      	ldr	r2, [pc, #216]	@ (8007d64 <HAL_DMA_Abort_IT+0x3b8>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d05e      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a34      	ldr	r2, [pc, #208]	@ (8007d68 <HAL_DMA_Abort_IT+0x3bc>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d059      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a33      	ldr	r2, [pc, #204]	@ (8007d6c <HAL_DMA_Abort_IT+0x3c0>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d054      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a31      	ldr	r2, [pc, #196]	@ (8007d70 <HAL_DMA_Abort_IT+0x3c4>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d04f      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a30      	ldr	r2, [pc, #192]	@ (8007d74 <HAL_DMA_Abort_IT+0x3c8>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d04a      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a2e      	ldr	r2, [pc, #184]	@ (8007d78 <HAL_DMA_Abort_IT+0x3cc>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d045      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a2d      	ldr	r2, [pc, #180]	@ (8007d7c <HAL_DMA_Abort_IT+0x3d0>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d040      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a2b      	ldr	r2, [pc, #172]	@ (8007d80 <HAL_DMA_Abort_IT+0x3d4>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d03b      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a2a      	ldr	r2, [pc, #168]	@ (8007d84 <HAL_DMA_Abort_IT+0x3d8>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d036      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a28      	ldr	r2, [pc, #160]	@ (8007d88 <HAL_DMA_Abort_IT+0x3dc>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d031      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a27      	ldr	r2, [pc, #156]	@ (8007d8c <HAL_DMA_Abort_IT+0x3e0>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d02c      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a25      	ldr	r2, [pc, #148]	@ (8007d90 <HAL_DMA_Abort_IT+0x3e4>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d027      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a24      	ldr	r2, [pc, #144]	@ (8007d94 <HAL_DMA_Abort_IT+0x3e8>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d022      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a22      	ldr	r2, [pc, #136]	@ (8007d98 <HAL_DMA_Abort_IT+0x3ec>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d01d      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a21      	ldr	r2, [pc, #132]	@ (8007d9c <HAL_DMA_Abort_IT+0x3f0>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d018      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a1f      	ldr	r2, [pc, #124]	@ (8007da0 <HAL_DMA_Abort_IT+0x3f4>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d013      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a1e      	ldr	r2, [pc, #120]	@ (8007da4 <HAL_DMA_Abort_IT+0x3f8>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d00e      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a1c      	ldr	r2, [pc, #112]	@ (8007da8 <HAL_DMA_Abort_IT+0x3fc>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d009      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a1b      	ldr	r2, [pc, #108]	@ (8007dac <HAL_DMA_Abort_IT+0x400>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d004      	beq.n	8007d4e <HAL_DMA_Abort_IT+0x3a2>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a19      	ldr	r2, [pc, #100]	@ (8007db0 <HAL_DMA_Abort_IT+0x404>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d132      	bne.n	8007db4 <HAL_DMA_Abort_IT+0x408>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e031      	b.n	8007db6 <HAL_DMA_Abort_IT+0x40a>
 8007d52:	bf00      	nop
 8007d54:	40020010 	.word	0x40020010
 8007d58:	40020028 	.word	0x40020028
 8007d5c:	40020040 	.word	0x40020040
 8007d60:	40020058 	.word	0x40020058
 8007d64:	40020070 	.word	0x40020070
 8007d68:	40020088 	.word	0x40020088
 8007d6c:	400200a0 	.word	0x400200a0
 8007d70:	400200b8 	.word	0x400200b8
 8007d74:	40020410 	.word	0x40020410
 8007d78:	40020428 	.word	0x40020428
 8007d7c:	40020440 	.word	0x40020440
 8007d80:	40020458 	.word	0x40020458
 8007d84:	40020470 	.word	0x40020470
 8007d88:	40020488 	.word	0x40020488
 8007d8c:	400204a0 	.word	0x400204a0
 8007d90:	400204b8 	.word	0x400204b8
 8007d94:	58025408 	.word	0x58025408
 8007d98:	5802541c 	.word	0x5802541c
 8007d9c:	58025430 	.word	0x58025430
 8007da0:	58025444 	.word	0x58025444
 8007da4:	58025458 	.word	0x58025458
 8007da8:	5802546c 	.word	0x5802546c
 8007dac:	58025480 	.word	0x58025480
 8007db0:	58025494 	.word	0x58025494
 8007db4:	2300      	movs	r3, #0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d028      	beq.n	8007e0c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007dc8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dce:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dd4:	f003 031f 	and.w	r3, r3, #31
 8007dd8:	2201      	movs	r2, #1
 8007dda:	409a      	lsls	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007de8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00c      	beq.n	8007e0c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007e00:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007e0a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d003      	beq.n	8007e2c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3710      	adds	r7, #16
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop

08007e38 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b08a      	sub	sp, #40	@ 0x28
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007e40:	2300      	movs	r3, #0
 8007e42:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007e44:	4b67      	ldr	r3, [pc, #412]	@ (8007fe4 <HAL_DMA_IRQHandler+0x1ac>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a67      	ldr	r2, [pc, #412]	@ (8007fe8 <HAL_DMA_IRQHandler+0x1b0>)
 8007e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e4e:	0a9b      	lsrs	r3, r3, #10
 8007e50:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e56:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e5c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a5f      	ldr	r2, [pc, #380]	@ (8007fec <HAL_DMA_IRQHandler+0x1b4>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d04a      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a5d      	ldr	r2, [pc, #372]	@ (8007ff0 <HAL_DMA_IRQHandler+0x1b8>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d045      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a5c      	ldr	r2, [pc, #368]	@ (8007ff4 <HAL_DMA_IRQHandler+0x1bc>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d040      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a5a      	ldr	r2, [pc, #360]	@ (8007ff8 <HAL_DMA_IRQHandler+0x1c0>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d03b      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a59      	ldr	r2, [pc, #356]	@ (8007ffc <HAL_DMA_IRQHandler+0x1c4>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d036      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a57      	ldr	r2, [pc, #348]	@ (8008000 <HAL_DMA_IRQHandler+0x1c8>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d031      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a56      	ldr	r2, [pc, #344]	@ (8008004 <HAL_DMA_IRQHandler+0x1cc>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d02c      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a54      	ldr	r2, [pc, #336]	@ (8008008 <HAL_DMA_IRQHandler+0x1d0>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d027      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a53      	ldr	r2, [pc, #332]	@ (800800c <HAL_DMA_IRQHandler+0x1d4>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d022      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a51      	ldr	r2, [pc, #324]	@ (8008010 <HAL_DMA_IRQHandler+0x1d8>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d01d      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a50      	ldr	r2, [pc, #320]	@ (8008014 <HAL_DMA_IRQHandler+0x1dc>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d018      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a4e      	ldr	r2, [pc, #312]	@ (8008018 <HAL_DMA_IRQHandler+0x1e0>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d013      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a4d      	ldr	r2, [pc, #308]	@ (800801c <HAL_DMA_IRQHandler+0x1e4>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d00e      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a4b      	ldr	r2, [pc, #300]	@ (8008020 <HAL_DMA_IRQHandler+0x1e8>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d009      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a4a      	ldr	r2, [pc, #296]	@ (8008024 <HAL_DMA_IRQHandler+0x1ec>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d004      	beq.n	8007f0a <HAL_DMA_IRQHandler+0xd2>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a48      	ldr	r2, [pc, #288]	@ (8008028 <HAL_DMA_IRQHandler+0x1f0>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d101      	bne.n	8007f0e <HAL_DMA_IRQHandler+0xd6>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e000      	b.n	8007f10 <HAL_DMA_IRQHandler+0xd8>
 8007f0e:	2300      	movs	r3, #0
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	f000 842b 	beq.w	800876c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f1a:	f003 031f 	and.w	r3, r3, #31
 8007f1e:	2208      	movs	r2, #8
 8007f20:	409a      	lsls	r2, r3
 8007f22:	69bb      	ldr	r3, [r7, #24]
 8007f24:	4013      	ands	r3, r2
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f000 80a2 	beq.w	8008070 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a2e      	ldr	r2, [pc, #184]	@ (8007fec <HAL_DMA_IRQHandler+0x1b4>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d04a      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a2d      	ldr	r2, [pc, #180]	@ (8007ff0 <HAL_DMA_IRQHandler+0x1b8>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d045      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a2b      	ldr	r2, [pc, #172]	@ (8007ff4 <HAL_DMA_IRQHandler+0x1bc>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d040      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a2a      	ldr	r2, [pc, #168]	@ (8007ff8 <HAL_DMA_IRQHandler+0x1c0>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d03b      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a28      	ldr	r2, [pc, #160]	@ (8007ffc <HAL_DMA_IRQHandler+0x1c4>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d036      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a27      	ldr	r2, [pc, #156]	@ (8008000 <HAL_DMA_IRQHandler+0x1c8>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d031      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a25      	ldr	r2, [pc, #148]	@ (8008004 <HAL_DMA_IRQHandler+0x1cc>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d02c      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a24      	ldr	r2, [pc, #144]	@ (8008008 <HAL_DMA_IRQHandler+0x1d0>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d027      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a22      	ldr	r2, [pc, #136]	@ (800800c <HAL_DMA_IRQHandler+0x1d4>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d022      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a21      	ldr	r2, [pc, #132]	@ (8008010 <HAL_DMA_IRQHandler+0x1d8>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d01d      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a1f      	ldr	r2, [pc, #124]	@ (8008014 <HAL_DMA_IRQHandler+0x1dc>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d018      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a1e      	ldr	r2, [pc, #120]	@ (8008018 <HAL_DMA_IRQHandler+0x1e0>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d013      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a1c      	ldr	r2, [pc, #112]	@ (800801c <HAL_DMA_IRQHandler+0x1e4>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d00e      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a1b      	ldr	r2, [pc, #108]	@ (8008020 <HAL_DMA_IRQHandler+0x1e8>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d009      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a19      	ldr	r2, [pc, #100]	@ (8008024 <HAL_DMA_IRQHandler+0x1ec>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d004      	beq.n	8007fcc <HAL_DMA_IRQHandler+0x194>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a18      	ldr	r2, [pc, #96]	@ (8008028 <HAL_DMA_IRQHandler+0x1f0>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d12f      	bne.n	800802c <HAL_DMA_IRQHandler+0x1f4>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f003 0304 	and.w	r3, r3, #4
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	bf14      	ite	ne
 8007fda:	2301      	movne	r3, #1
 8007fdc:	2300      	moveq	r3, #0
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	e02e      	b.n	8008040 <HAL_DMA_IRQHandler+0x208>
 8007fe2:	bf00      	nop
 8007fe4:	24000000 	.word	0x24000000
 8007fe8:	1b4e81b5 	.word	0x1b4e81b5
 8007fec:	40020010 	.word	0x40020010
 8007ff0:	40020028 	.word	0x40020028
 8007ff4:	40020040 	.word	0x40020040
 8007ff8:	40020058 	.word	0x40020058
 8007ffc:	40020070 	.word	0x40020070
 8008000:	40020088 	.word	0x40020088
 8008004:	400200a0 	.word	0x400200a0
 8008008:	400200b8 	.word	0x400200b8
 800800c:	40020410 	.word	0x40020410
 8008010:	40020428 	.word	0x40020428
 8008014:	40020440 	.word	0x40020440
 8008018:	40020458 	.word	0x40020458
 800801c:	40020470 	.word	0x40020470
 8008020:	40020488 	.word	0x40020488
 8008024:	400204a0 	.word	0x400204a0
 8008028:	400204b8 	.word	0x400204b8
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f003 0308 	and.w	r3, r3, #8
 8008036:	2b00      	cmp	r3, #0
 8008038:	bf14      	ite	ne
 800803a:	2301      	movne	r3, #1
 800803c:	2300      	moveq	r3, #0
 800803e:	b2db      	uxtb	r3, r3
 8008040:	2b00      	cmp	r3, #0
 8008042:	d015      	beq.n	8008070 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f022 0204 	bic.w	r2, r2, #4
 8008052:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008058:	f003 031f 	and.w	r3, r3, #31
 800805c:	2208      	movs	r2, #8
 800805e:	409a      	lsls	r2, r3
 8008060:	6a3b      	ldr	r3, [r7, #32]
 8008062:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008068:	f043 0201 	orr.w	r2, r3, #1
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008074:	f003 031f 	and.w	r3, r3, #31
 8008078:	69ba      	ldr	r2, [r7, #24]
 800807a:	fa22 f303 	lsr.w	r3, r2, r3
 800807e:	f003 0301 	and.w	r3, r3, #1
 8008082:	2b00      	cmp	r3, #0
 8008084:	d06e      	beq.n	8008164 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a69      	ldr	r2, [pc, #420]	@ (8008230 <HAL_DMA_IRQHandler+0x3f8>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d04a      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a67      	ldr	r2, [pc, #412]	@ (8008234 <HAL_DMA_IRQHandler+0x3fc>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d045      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a66      	ldr	r2, [pc, #408]	@ (8008238 <HAL_DMA_IRQHandler+0x400>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d040      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a64      	ldr	r2, [pc, #400]	@ (800823c <HAL_DMA_IRQHandler+0x404>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d03b      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a63      	ldr	r2, [pc, #396]	@ (8008240 <HAL_DMA_IRQHandler+0x408>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d036      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a61      	ldr	r2, [pc, #388]	@ (8008244 <HAL_DMA_IRQHandler+0x40c>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d031      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a60      	ldr	r2, [pc, #384]	@ (8008248 <HAL_DMA_IRQHandler+0x410>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d02c      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a5e      	ldr	r2, [pc, #376]	@ (800824c <HAL_DMA_IRQHandler+0x414>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d027      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a5d      	ldr	r2, [pc, #372]	@ (8008250 <HAL_DMA_IRQHandler+0x418>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d022      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a5b      	ldr	r2, [pc, #364]	@ (8008254 <HAL_DMA_IRQHandler+0x41c>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d01d      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a5a      	ldr	r2, [pc, #360]	@ (8008258 <HAL_DMA_IRQHandler+0x420>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d018      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a58      	ldr	r2, [pc, #352]	@ (800825c <HAL_DMA_IRQHandler+0x424>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d013      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a57      	ldr	r2, [pc, #348]	@ (8008260 <HAL_DMA_IRQHandler+0x428>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d00e      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a55      	ldr	r2, [pc, #340]	@ (8008264 <HAL_DMA_IRQHandler+0x42c>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d009      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a54      	ldr	r2, [pc, #336]	@ (8008268 <HAL_DMA_IRQHandler+0x430>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d004      	beq.n	8008126 <HAL_DMA_IRQHandler+0x2ee>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a52      	ldr	r2, [pc, #328]	@ (800826c <HAL_DMA_IRQHandler+0x434>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d10a      	bne.n	800813c <HAL_DMA_IRQHandler+0x304>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008130:	2b00      	cmp	r3, #0
 8008132:	bf14      	ite	ne
 8008134:	2301      	movne	r3, #1
 8008136:	2300      	moveq	r3, #0
 8008138:	b2db      	uxtb	r3, r3
 800813a:	e003      	b.n	8008144 <HAL_DMA_IRQHandler+0x30c>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2300      	movs	r3, #0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d00d      	beq.n	8008164 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800814c:	f003 031f 	and.w	r3, r3, #31
 8008150:	2201      	movs	r2, #1
 8008152:	409a      	lsls	r2, r3
 8008154:	6a3b      	ldr	r3, [r7, #32]
 8008156:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800815c:	f043 0202 	orr.w	r2, r3, #2
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008168:	f003 031f 	and.w	r3, r3, #31
 800816c:	2204      	movs	r2, #4
 800816e:	409a      	lsls	r2, r3
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	4013      	ands	r3, r2
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 808f 	beq.w	8008298 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a2c      	ldr	r2, [pc, #176]	@ (8008230 <HAL_DMA_IRQHandler+0x3f8>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d04a      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a2a      	ldr	r2, [pc, #168]	@ (8008234 <HAL_DMA_IRQHandler+0x3fc>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d045      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a29      	ldr	r2, [pc, #164]	@ (8008238 <HAL_DMA_IRQHandler+0x400>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d040      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a27      	ldr	r2, [pc, #156]	@ (800823c <HAL_DMA_IRQHandler+0x404>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d03b      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a26      	ldr	r2, [pc, #152]	@ (8008240 <HAL_DMA_IRQHandler+0x408>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d036      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a24      	ldr	r2, [pc, #144]	@ (8008244 <HAL_DMA_IRQHandler+0x40c>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d031      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a23      	ldr	r2, [pc, #140]	@ (8008248 <HAL_DMA_IRQHandler+0x410>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d02c      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a21      	ldr	r2, [pc, #132]	@ (800824c <HAL_DMA_IRQHandler+0x414>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d027      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a20      	ldr	r2, [pc, #128]	@ (8008250 <HAL_DMA_IRQHandler+0x418>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d022      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a1e      	ldr	r2, [pc, #120]	@ (8008254 <HAL_DMA_IRQHandler+0x41c>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d01d      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a1d      	ldr	r2, [pc, #116]	@ (8008258 <HAL_DMA_IRQHandler+0x420>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d018      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a1b      	ldr	r2, [pc, #108]	@ (800825c <HAL_DMA_IRQHandler+0x424>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d013      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a1a      	ldr	r2, [pc, #104]	@ (8008260 <HAL_DMA_IRQHandler+0x428>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d00e      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a18      	ldr	r2, [pc, #96]	@ (8008264 <HAL_DMA_IRQHandler+0x42c>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d009      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a17      	ldr	r2, [pc, #92]	@ (8008268 <HAL_DMA_IRQHandler+0x430>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d004      	beq.n	800821a <HAL_DMA_IRQHandler+0x3e2>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a15      	ldr	r2, [pc, #84]	@ (800826c <HAL_DMA_IRQHandler+0x434>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d12a      	bne.n	8008270 <HAL_DMA_IRQHandler+0x438>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 0302 	and.w	r3, r3, #2
 8008224:	2b00      	cmp	r3, #0
 8008226:	bf14      	ite	ne
 8008228:	2301      	movne	r3, #1
 800822a:	2300      	moveq	r3, #0
 800822c:	b2db      	uxtb	r3, r3
 800822e:	e023      	b.n	8008278 <HAL_DMA_IRQHandler+0x440>
 8008230:	40020010 	.word	0x40020010
 8008234:	40020028 	.word	0x40020028
 8008238:	40020040 	.word	0x40020040
 800823c:	40020058 	.word	0x40020058
 8008240:	40020070 	.word	0x40020070
 8008244:	40020088 	.word	0x40020088
 8008248:	400200a0 	.word	0x400200a0
 800824c:	400200b8 	.word	0x400200b8
 8008250:	40020410 	.word	0x40020410
 8008254:	40020428 	.word	0x40020428
 8008258:	40020440 	.word	0x40020440
 800825c:	40020458 	.word	0x40020458
 8008260:	40020470 	.word	0x40020470
 8008264:	40020488 	.word	0x40020488
 8008268:	400204a0 	.word	0x400204a0
 800826c:	400204b8 	.word	0x400204b8
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2300      	movs	r3, #0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d00d      	beq.n	8008298 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008280:	f003 031f 	and.w	r3, r3, #31
 8008284:	2204      	movs	r2, #4
 8008286:	409a      	lsls	r2, r3
 8008288:	6a3b      	ldr	r3, [r7, #32]
 800828a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008290:	f043 0204 	orr.w	r2, r3, #4
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800829c:	f003 031f 	and.w	r3, r3, #31
 80082a0:	2210      	movs	r2, #16
 80082a2:	409a      	lsls	r2, r3
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	4013      	ands	r3, r2
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 80a6 	beq.w	80083fa <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a85      	ldr	r2, [pc, #532]	@ (80084c8 <HAL_DMA_IRQHandler+0x690>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d04a      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a83      	ldr	r2, [pc, #524]	@ (80084cc <HAL_DMA_IRQHandler+0x694>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d045      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a82      	ldr	r2, [pc, #520]	@ (80084d0 <HAL_DMA_IRQHandler+0x698>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d040      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a80      	ldr	r2, [pc, #512]	@ (80084d4 <HAL_DMA_IRQHandler+0x69c>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d03b      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a7f      	ldr	r2, [pc, #508]	@ (80084d8 <HAL_DMA_IRQHandler+0x6a0>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d036      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a7d      	ldr	r2, [pc, #500]	@ (80084dc <HAL_DMA_IRQHandler+0x6a4>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d031      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a7c      	ldr	r2, [pc, #496]	@ (80084e0 <HAL_DMA_IRQHandler+0x6a8>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d02c      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a7a      	ldr	r2, [pc, #488]	@ (80084e4 <HAL_DMA_IRQHandler+0x6ac>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d027      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a79      	ldr	r2, [pc, #484]	@ (80084e8 <HAL_DMA_IRQHandler+0x6b0>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d022      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a77      	ldr	r2, [pc, #476]	@ (80084ec <HAL_DMA_IRQHandler+0x6b4>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d01d      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a76      	ldr	r2, [pc, #472]	@ (80084f0 <HAL_DMA_IRQHandler+0x6b8>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d018      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a74      	ldr	r2, [pc, #464]	@ (80084f4 <HAL_DMA_IRQHandler+0x6bc>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d013      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a73      	ldr	r2, [pc, #460]	@ (80084f8 <HAL_DMA_IRQHandler+0x6c0>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d00e      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a71      	ldr	r2, [pc, #452]	@ (80084fc <HAL_DMA_IRQHandler+0x6c4>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d009      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a70      	ldr	r2, [pc, #448]	@ (8008500 <HAL_DMA_IRQHandler+0x6c8>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d004      	beq.n	800834e <HAL_DMA_IRQHandler+0x516>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a6e      	ldr	r2, [pc, #440]	@ (8008504 <HAL_DMA_IRQHandler+0x6cc>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d10a      	bne.n	8008364 <HAL_DMA_IRQHandler+0x52c>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 0308 	and.w	r3, r3, #8
 8008358:	2b00      	cmp	r3, #0
 800835a:	bf14      	ite	ne
 800835c:	2301      	movne	r3, #1
 800835e:	2300      	moveq	r3, #0
 8008360:	b2db      	uxtb	r3, r3
 8008362:	e009      	b.n	8008378 <HAL_DMA_IRQHandler+0x540>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0304 	and.w	r3, r3, #4
 800836e:	2b00      	cmp	r3, #0
 8008370:	bf14      	ite	ne
 8008372:	2301      	movne	r3, #1
 8008374:	2300      	moveq	r3, #0
 8008376:	b2db      	uxtb	r3, r3
 8008378:	2b00      	cmp	r3, #0
 800837a:	d03e      	beq.n	80083fa <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008380:	f003 031f 	and.w	r3, r3, #31
 8008384:	2210      	movs	r2, #16
 8008386:	409a      	lsls	r2, r3
 8008388:	6a3b      	ldr	r3, [r7, #32]
 800838a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008396:	2b00      	cmp	r3, #0
 8008398:	d018      	beq.n	80083cc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d108      	bne.n	80083ba <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d024      	beq.n	80083fa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	4798      	blx	r3
 80083b8:	e01f      	b.n	80083fa <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d01b      	beq.n	80083fa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	4798      	blx	r3
 80083ca:	e016      	b.n	80083fa <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d107      	bne.n	80083ea <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f022 0208 	bic.w	r2, r2, #8
 80083e8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d003      	beq.n	80083fa <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083fe:	f003 031f 	and.w	r3, r3, #31
 8008402:	2220      	movs	r2, #32
 8008404:	409a      	lsls	r2, r3
 8008406:	69bb      	ldr	r3, [r7, #24]
 8008408:	4013      	ands	r3, r2
 800840a:	2b00      	cmp	r3, #0
 800840c:	f000 8110 	beq.w	8008630 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a2c      	ldr	r2, [pc, #176]	@ (80084c8 <HAL_DMA_IRQHandler+0x690>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d04a      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a2b      	ldr	r2, [pc, #172]	@ (80084cc <HAL_DMA_IRQHandler+0x694>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d045      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a29      	ldr	r2, [pc, #164]	@ (80084d0 <HAL_DMA_IRQHandler+0x698>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d040      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a28      	ldr	r2, [pc, #160]	@ (80084d4 <HAL_DMA_IRQHandler+0x69c>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d03b      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a26      	ldr	r2, [pc, #152]	@ (80084d8 <HAL_DMA_IRQHandler+0x6a0>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d036      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a25      	ldr	r2, [pc, #148]	@ (80084dc <HAL_DMA_IRQHandler+0x6a4>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d031      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a23      	ldr	r2, [pc, #140]	@ (80084e0 <HAL_DMA_IRQHandler+0x6a8>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d02c      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a22      	ldr	r2, [pc, #136]	@ (80084e4 <HAL_DMA_IRQHandler+0x6ac>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d027      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a20      	ldr	r2, [pc, #128]	@ (80084e8 <HAL_DMA_IRQHandler+0x6b0>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d022      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a1f      	ldr	r2, [pc, #124]	@ (80084ec <HAL_DMA_IRQHandler+0x6b4>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d01d      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a1d      	ldr	r2, [pc, #116]	@ (80084f0 <HAL_DMA_IRQHandler+0x6b8>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d018      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a1c      	ldr	r2, [pc, #112]	@ (80084f4 <HAL_DMA_IRQHandler+0x6bc>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d013      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a1a      	ldr	r2, [pc, #104]	@ (80084f8 <HAL_DMA_IRQHandler+0x6c0>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d00e      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a19      	ldr	r2, [pc, #100]	@ (80084fc <HAL_DMA_IRQHandler+0x6c4>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d009      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a17      	ldr	r2, [pc, #92]	@ (8008500 <HAL_DMA_IRQHandler+0x6c8>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d004      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x678>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a16      	ldr	r2, [pc, #88]	@ (8008504 <HAL_DMA_IRQHandler+0x6cc>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d12b      	bne.n	8008508 <HAL_DMA_IRQHandler+0x6d0>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f003 0310 	and.w	r3, r3, #16
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	bf14      	ite	ne
 80084be:	2301      	movne	r3, #1
 80084c0:	2300      	moveq	r3, #0
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	e02a      	b.n	800851c <HAL_DMA_IRQHandler+0x6e4>
 80084c6:	bf00      	nop
 80084c8:	40020010 	.word	0x40020010
 80084cc:	40020028 	.word	0x40020028
 80084d0:	40020040 	.word	0x40020040
 80084d4:	40020058 	.word	0x40020058
 80084d8:	40020070 	.word	0x40020070
 80084dc:	40020088 	.word	0x40020088
 80084e0:	400200a0 	.word	0x400200a0
 80084e4:	400200b8 	.word	0x400200b8
 80084e8:	40020410 	.word	0x40020410
 80084ec:	40020428 	.word	0x40020428
 80084f0:	40020440 	.word	0x40020440
 80084f4:	40020458 	.word	0x40020458
 80084f8:	40020470 	.word	0x40020470
 80084fc:	40020488 	.word	0x40020488
 8008500:	400204a0 	.word	0x400204a0
 8008504:	400204b8 	.word	0x400204b8
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f003 0302 	and.w	r3, r3, #2
 8008512:	2b00      	cmp	r3, #0
 8008514:	bf14      	ite	ne
 8008516:	2301      	movne	r3, #1
 8008518:	2300      	moveq	r3, #0
 800851a:	b2db      	uxtb	r3, r3
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 8087 	beq.w	8008630 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008526:	f003 031f 	and.w	r3, r3, #31
 800852a:	2220      	movs	r2, #32
 800852c:	409a      	lsls	r2, r3
 800852e:	6a3b      	ldr	r3, [r7, #32]
 8008530:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b04      	cmp	r3, #4
 800853c:	d139      	bne.n	80085b2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f022 0216 	bic.w	r2, r2, #22
 800854c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	695a      	ldr	r2, [r3, #20]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800855c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008562:	2b00      	cmp	r3, #0
 8008564:	d103      	bne.n	800856e <HAL_DMA_IRQHandler+0x736>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800856a:	2b00      	cmp	r3, #0
 800856c:	d007      	beq.n	800857e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f022 0208 	bic.w	r2, r2, #8
 800857c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008582:	f003 031f 	and.w	r3, r3, #31
 8008586:	223f      	movs	r2, #63	@ 0x3f
 8008588:	409a      	lsls	r2, r3
 800858a:	6a3b      	ldr	r3, [r7, #32]
 800858c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2201      	movs	r2, #1
 8008592:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f000 834a 	beq.w	8008c3c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	4798      	blx	r3
          }
          return;
 80085b0:	e344      	b.n	8008c3c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d018      	beq.n	80085f2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d108      	bne.n	80085e0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d02c      	beq.n	8008630 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	4798      	blx	r3
 80085de:	e027      	b.n	8008630 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d023      	beq.n	8008630 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	4798      	blx	r3
 80085f0:	e01e      	b.n	8008630 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d10f      	bne.n	8008620 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f022 0210 	bic.w	r2, r2, #16
 800860e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008624:	2b00      	cmp	r3, #0
 8008626:	d003      	beq.n	8008630 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008634:	2b00      	cmp	r3, #0
 8008636:	f000 8306 	beq.w	8008c46 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800863e:	f003 0301 	and.w	r3, r3, #1
 8008642:	2b00      	cmp	r3, #0
 8008644:	f000 8088 	beq.w	8008758 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2204      	movs	r2, #4
 800864c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a7a      	ldr	r2, [pc, #488]	@ (8008840 <HAL_DMA_IRQHandler+0xa08>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d04a      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a79      	ldr	r2, [pc, #484]	@ (8008844 <HAL_DMA_IRQHandler+0xa0c>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d045      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a77      	ldr	r2, [pc, #476]	@ (8008848 <HAL_DMA_IRQHandler+0xa10>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d040      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a76      	ldr	r2, [pc, #472]	@ (800884c <HAL_DMA_IRQHandler+0xa14>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d03b      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a74      	ldr	r2, [pc, #464]	@ (8008850 <HAL_DMA_IRQHandler+0xa18>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d036      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a73      	ldr	r2, [pc, #460]	@ (8008854 <HAL_DMA_IRQHandler+0xa1c>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d031      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a71      	ldr	r2, [pc, #452]	@ (8008858 <HAL_DMA_IRQHandler+0xa20>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d02c      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a70      	ldr	r2, [pc, #448]	@ (800885c <HAL_DMA_IRQHandler+0xa24>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d027      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a6e      	ldr	r2, [pc, #440]	@ (8008860 <HAL_DMA_IRQHandler+0xa28>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d022      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a6d      	ldr	r2, [pc, #436]	@ (8008864 <HAL_DMA_IRQHandler+0xa2c>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d01d      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a6b      	ldr	r2, [pc, #428]	@ (8008868 <HAL_DMA_IRQHandler+0xa30>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d018      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a6a      	ldr	r2, [pc, #424]	@ (800886c <HAL_DMA_IRQHandler+0xa34>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d013      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a68      	ldr	r2, [pc, #416]	@ (8008870 <HAL_DMA_IRQHandler+0xa38>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d00e      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a67      	ldr	r2, [pc, #412]	@ (8008874 <HAL_DMA_IRQHandler+0xa3c>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d009      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a65      	ldr	r2, [pc, #404]	@ (8008878 <HAL_DMA_IRQHandler+0xa40>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d004      	beq.n	80086f0 <HAL_DMA_IRQHandler+0x8b8>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a64      	ldr	r2, [pc, #400]	@ (800887c <HAL_DMA_IRQHandler+0xa44>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d108      	bne.n	8008702 <HAL_DMA_IRQHandler+0x8ca>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	f022 0201 	bic.w	r2, r2, #1
 80086fe:	601a      	str	r2, [r3, #0]
 8008700:	e007      	b.n	8008712 <HAL_DMA_IRQHandler+0x8da>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f022 0201 	bic.w	r2, r2, #1
 8008710:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	3301      	adds	r3, #1
 8008716:	60fb      	str	r3, [r7, #12]
 8008718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800871a:	429a      	cmp	r2, r3
 800871c:	d307      	bcc.n	800872e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f003 0301 	and.w	r3, r3, #1
 8008728:	2b00      	cmp	r3, #0
 800872a:	d1f2      	bne.n	8008712 <HAL_DMA_IRQHandler+0x8da>
 800872c:	e000      	b.n	8008730 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800872e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d004      	beq.n	8008748 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2203      	movs	r2, #3
 8008742:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8008746:	e003      	b.n	8008750 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800875c:	2b00      	cmp	r3, #0
 800875e:	f000 8272 	beq.w	8008c46 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	4798      	blx	r3
 800876a:	e26c      	b.n	8008c46 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a43      	ldr	r2, [pc, #268]	@ (8008880 <HAL_DMA_IRQHandler+0xa48>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d022      	beq.n	80087bc <HAL_DMA_IRQHandler+0x984>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a42      	ldr	r2, [pc, #264]	@ (8008884 <HAL_DMA_IRQHandler+0xa4c>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d01d      	beq.n	80087bc <HAL_DMA_IRQHandler+0x984>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a40      	ldr	r2, [pc, #256]	@ (8008888 <HAL_DMA_IRQHandler+0xa50>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d018      	beq.n	80087bc <HAL_DMA_IRQHandler+0x984>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a3f      	ldr	r2, [pc, #252]	@ (800888c <HAL_DMA_IRQHandler+0xa54>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d013      	beq.n	80087bc <HAL_DMA_IRQHandler+0x984>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a3d      	ldr	r2, [pc, #244]	@ (8008890 <HAL_DMA_IRQHandler+0xa58>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d00e      	beq.n	80087bc <HAL_DMA_IRQHandler+0x984>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a3c      	ldr	r2, [pc, #240]	@ (8008894 <HAL_DMA_IRQHandler+0xa5c>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d009      	beq.n	80087bc <HAL_DMA_IRQHandler+0x984>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a3a      	ldr	r2, [pc, #232]	@ (8008898 <HAL_DMA_IRQHandler+0xa60>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d004      	beq.n	80087bc <HAL_DMA_IRQHandler+0x984>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4a39      	ldr	r2, [pc, #228]	@ (800889c <HAL_DMA_IRQHandler+0xa64>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d101      	bne.n	80087c0 <HAL_DMA_IRQHandler+0x988>
 80087bc:	2301      	movs	r3, #1
 80087be:	e000      	b.n	80087c2 <HAL_DMA_IRQHandler+0x98a>
 80087c0:	2300      	movs	r3, #0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	f000 823f 	beq.w	8008c46 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087d4:	f003 031f 	and.w	r3, r3, #31
 80087d8:	2204      	movs	r2, #4
 80087da:	409a      	lsls	r2, r3
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	4013      	ands	r3, r2
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	f000 80cd 	beq.w	8008980 <HAL_DMA_IRQHandler+0xb48>
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	f003 0304 	and.w	r3, r3, #4
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	f000 80c7 	beq.w	8008980 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087f6:	f003 031f 	and.w	r3, r3, #31
 80087fa:	2204      	movs	r2, #4
 80087fc:	409a      	lsls	r2, r3
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008808:	2b00      	cmp	r3, #0
 800880a:	d049      	beq.n	80088a0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d109      	bne.n	800882a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800881a:	2b00      	cmp	r3, #0
 800881c:	f000 8210 	beq.w	8008c40 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008828:	e20a      	b.n	8008c40 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800882e:	2b00      	cmp	r3, #0
 8008830:	f000 8206 	beq.w	8008c40 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800883c:	e200      	b.n	8008c40 <HAL_DMA_IRQHandler+0xe08>
 800883e:	bf00      	nop
 8008840:	40020010 	.word	0x40020010
 8008844:	40020028 	.word	0x40020028
 8008848:	40020040 	.word	0x40020040
 800884c:	40020058 	.word	0x40020058
 8008850:	40020070 	.word	0x40020070
 8008854:	40020088 	.word	0x40020088
 8008858:	400200a0 	.word	0x400200a0
 800885c:	400200b8 	.word	0x400200b8
 8008860:	40020410 	.word	0x40020410
 8008864:	40020428 	.word	0x40020428
 8008868:	40020440 	.word	0x40020440
 800886c:	40020458 	.word	0x40020458
 8008870:	40020470 	.word	0x40020470
 8008874:	40020488 	.word	0x40020488
 8008878:	400204a0 	.word	0x400204a0
 800887c:	400204b8 	.word	0x400204b8
 8008880:	58025408 	.word	0x58025408
 8008884:	5802541c 	.word	0x5802541c
 8008888:	58025430 	.word	0x58025430
 800888c:	58025444 	.word	0x58025444
 8008890:	58025458 	.word	0x58025458
 8008894:	5802546c 	.word	0x5802546c
 8008898:	58025480 	.word	0x58025480
 800889c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	f003 0320 	and.w	r3, r3, #32
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d160      	bne.n	800896c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a7f      	ldr	r2, [pc, #508]	@ (8008aac <HAL_DMA_IRQHandler+0xc74>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d04a      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a7d      	ldr	r2, [pc, #500]	@ (8008ab0 <HAL_DMA_IRQHandler+0xc78>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d045      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a7c      	ldr	r2, [pc, #496]	@ (8008ab4 <HAL_DMA_IRQHandler+0xc7c>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d040      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a7a      	ldr	r2, [pc, #488]	@ (8008ab8 <HAL_DMA_IRQHandler+0xc80>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d03b      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a79      	ldr	r2, [pc, #484]	@ (8008abc <HAL_DMA_IRQHandler+0xc84>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d036      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a77      	ldr	r2, [pc, #476]	@ (8008ac0 <HAL_DMA_IRQHandler+0xc88>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d031      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a76      	ldr	r2, [pc, #472]	@ (8008ac4 <HAL_DMA_IRQHandler+0xc8c>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d02c      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a74      	ldr	r2, [pc, #464]	@ (8008ac8 <HAL_DMA_IRQHandler+0xc90>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d027      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a73      	ldr	r2, [pc, #460]	@ (8008acc <HAL_DMA_IRQHandler+0xc94>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d022      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a71      	ldr	r2, [pc, #452]	@ (8008ad0 <HAL_DMA_IRQHandler+0xc98>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d01d      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a70      	ldr	r2, [pc, #448]	@ (8008ad4 <HAL_DMA_IRQHandler+0xc9c>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d018      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a6e      	ldr	r2, [pc, #440]	@ (8008ad8 <HAL_DMA_IRQHandler+0xca0>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d013      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a6d      	ldr	r2, [pc, #436]	@ (8008adc <HAL_DMA_IRQHandler+0xca4>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d00e      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a6b      	ldr	r2, [pc, #428]	@ (8008ae0 <HAL_DMA_IRQHandler+0xca8>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d009      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a6a      	ldr	r2, [pc, #424]	@ (8008ae4 <HAL_DMA_IRQHandler+0xcac>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d004      	beq.n	800894a <HAL_DMA_IRQHandler+0xb12>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a68      	ldr	r2, [pc, #416]	@ (8008ae8 <HAL_DMA_IRQHandler+0xcb0>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d108      	bne.n	800895c <HAL_DMA_IRQHandler+0xb24>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f022 0208 	bic.w	r2, r2, #8
 8008958:	601a      	str	r2, [r3, #0]
 800895a:	e007      	b.n	800896c <HAL_DMA_IRQHandler+0xb34>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f022 0204 	bic.w	r2, r2, #4
 800896a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008970:	2b00      	cmp	r3, #0
 8008972:	f000 8165 	beq.w	8008c40 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800897e:	e15f      	b.n	8008c40 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008984:	f003 031f 	and.w	r3, r3, #31
 8008988:	2202      	movs	r2, #2
 800898a:	409a      	lsls	r2, r3
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	4013      	ands	r3, r2
 8008990:	2b00      	cmp	r3, #0
 8008992:	f000 80c5 	beq.w	8008b20 <HAL_DMA_IRQHandler+0xce8>
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	f003 0302 	and.w	r3, r3, #2
 800899c:	2b00      	cmp	r3, #0
 800899e:	f000 80bf 	beq.w	8008b20 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089a6:	f003 031f 	and.w	r3, r3, #31
 80089aa:	2202      	movs	r2, #2
 80089ac:	409a      	lsls	r2, r3
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d018      	beq.n	80089ee <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d109      	bne.n	80089da <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f000 813a 	beq.w	8008c44 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80089d8:	e134      	b.n	8008c44 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089de:	2b00      	cmp	r3, #0
 80089e0:	f000 8130 	beq.w	8008c44 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80089ec:	e12a      	b.n	8008c44 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	f003 0320 	and.w	r3, r3, #32
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f040 8089 	bne.w	8008b0c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a2b      	ldr	r2, [pc, #172]	@ (8008aac <HAL_DMA_IRQHandler+0xc74>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d04a      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a29      	ldr	r2, [pc, #164]	@ (8008ab0 <HAL_DMA_IRQHandler+0xc78>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d045      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a28      	ldr	r2, [pc, #160]	@ (8008ab4 <HAL_DMA_IRQHandler+0xc7c>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d040      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a26      	ldr	r2, [pc, #152]	@ (8008ab8 <HAL_DMA_IRQHandler+0xc80>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d03b      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a25      	ldr	r2, [pc, #148]	@ (8008abc <HAL_DMA_IRQHandler+0xc84>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d036      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a23      	ldr	r2, [pc, #140]	@ (8008ac0 <HAL_DMA_IRQHandler+0xc88>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d031      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a22      	ldr	r2, [pc, #136]	@ (8008ac4 <HAL_DMA_IRQHandler+0xc8c>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d02c      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a20      	ldr	r2, [pc, #128]	@ (8008ac8 <HAL_DMA_IRQHandler+0xc90>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d027      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8008acc <HAL_DMA_IRQHandler+0xc94>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d022      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a1d      	ldr	r2, [pc, #116]	@ (8008ad0 <HAL_DMA_IRQHandler+0xc98>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d01d      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a1c      	ldr	r2, [pc, #112]	@ (8008ad4 <HAL_DMA_IRQHandler+0xc9c>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d018      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a1a      	ldr	r2, [pc, #104]	@ (8008ad8 <HAL_DMA_IRQHandler+0xca0>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d013      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a19      	ldr	r2, [pc, #100]	@ (8008adc <HAL_DMA_IRQHandler+0xca4>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d00e      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a17      	ldr	r2, [pc, #92]	@ (8008ae0 <HAL_DMA_IRQHandler+0xca8>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d009      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a16      	ldr	r2, [pc, #88]	@ (8008ae4 <HAL_DMA_IRQHandler+0xcac>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d004      	beq.n	8008a9a <HAL_DMA_IRQHandler+0xc62>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a14      	ldr	r2, [pc, #80]	@ (8008ae8 <HAL_DMA_IRQHandler+0xcb0>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d128      	bne.n	8008aec <HAL_DMA_IRQHandler+0xcb4>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f022 0214 	bic.w	r2, r2, #20
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	e027      	b.n	8008afc <HAL_DMA_IRQHandler+0xcc4>
 8008aac:	40020010 	.word	0x40020010
 8008ab0:	40020028 	.word	0x40020028
 8008ab4:	40020040 	.word	0x40020040
 8008ab8:	40020058 	.word	0x40020058
 8008abc:	40020070 	.word	0x40020070
 8008ac0:	40020088 	.word	0x40020088
 8008ac4:	400200a0 	.word	0x400200a0
 8008ac8:	400200b8 	.word	0x400200b8
 8008acc:	40020410 	.word	0x40020410
 8008ad0:	40020428 	.word	0x40020428
 8008ad4:	40020440 	.word	0x40020440
 8008ad8:	40020458 	.word	0x40020458
 8008adc:	40020470 	.word	0x40020470
 8008ae0:	40020488 	.word	0x40020488
 8008ae4:	400204a0 	.word	0x400204a0
 8008ae8:	400204b8 	.word	0x400204b8
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f022 020a 	bic.w	r2, r2, #10
 8008afa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	f000 8097 	beq.w	8008c44 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008b1e:	e091      	b.n	8008c44 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b24:	f003 031f 	and.w	r3, r3, #31
 8008b28:	2208      	movs	r2, #8
 8008b2a:	409a      	lsls	r2, r3
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	4013      	ands	r3, r2
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f000 8088 	beq.w	8008c46 <HAL_DMA_IRQHandler+0xe0e>
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	f003 0308 	and.w	r3, r3, #8
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	f000 8082 	beq.w	8008c46 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a41      	ldr	r2, [pc, #260]	@ (8008c4c <HAL_DMA_IRQHandler+0xe14>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d04a      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a3f      	ldr	r2, [pc, #252]	@ (8008c50 <HAL_DMA_IRQHandler+0xe18>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d045      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a3e      	ldr	r2, [pc, #248]	@ (8008c54 <HAL_DMA_IRQHandler+0xe1c>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d040      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a3c      	ldr	r2, [pc, #240]	@ (8008c58 <HAL_DMA_IRQHandler+0xe20>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d03b      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a3b      	ldr	r2, [pc, #236]	@ (8008c5c <HAL_DMA_IRQHandler+0xe24>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d036      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a39      	ldr	r2, [pc, #228]	@ (8008c60 <HAL_DMA_IRQHandler+0xe28>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d031      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a38      	ldr	r2, [pc, #224]	@ (8008c64 <HAL_DMA_IRQHandler+0xe2c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d02c      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a36      	ldr	r2, [pc, #216]	@ (8008c68 <HAL_DMA_IRQHandler+0xe30>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d027      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4a35      	ldr	r2, [pc, #212]	@ (8008c6c <HAL_DMA_IRQHandler+0xe34>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d022      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a33      	ldr	r2, [pc, #204]	@ (8008c70 <HAL_DMA_IRQHandler+0xe38>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d01d      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4a32      	ldr	r2, [pc, #200]	@ (8008c74 <HAL_DMA_IRQHandler+0xe3c>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d018      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a30      	ldr	r2, [pc, #192]	@ (8008c78 <HAL_DMA_IRQHandler+0xe40>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d013      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	4a2f      	ldr	r2, [pc, #188]	@ (8008c7c <HAL_DMA_IRQHandler+0xe44>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d00e      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8008c80 <HAL_DMA_IRQHandler+0xe48>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d009      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8008c84 <HAL_DMA_IRQHandler+0xe4c>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d004      	beq.n	8008be2 <HAL_DMA_IRQHandler+0xdaa>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4a2a      	ldr	r2, [pc, #168]	@ (8008c88 <HAL_DMA_IRQHandler+0xe50>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d108      	bne.n	8008bf4 <HAL_DMA_IRQHandler+0xdbc>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f022 021c 	bic.w	r2, r2, #28
 8008bf0:	601a      	str	r2, [r3, #0]
 8008bf2:	e007      	b.n	8008c04 <HAL_DMA_IRQHandler+0xdcc>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f022 020e 	bic.w	r2, r2, #14
 8008c02:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c08:	f003 031f 	and.w	r3, r3, #31
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	409a      	lsls	r2, r3
 8008c10:	69fb      	ldr	r3, [r7, #28]
 8008c12:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2201      	movs	r2, #1
 8008c18:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d009      	beq.n	8008c46 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	4798      	blx	r3
 8008c3a:	e004      	b.n	8008c46 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008c3c:	bf00      	nop
 8008c3e:	e002      	b.n	8008c46 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008c40:	bf00      	nop
 8008c42:	e000      	b.n	8008c46 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008c44:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008c46:	3728      	adds	r7, #40	@ 0x28
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}
 8008c4c:	40020010 	.word	0x40020010
 8008c50:	40020028 	.word	0x40020028
 8008c54:	40020040 	.word	0x40020040
 8008c58:	40020058 	.word	0x40020058
 8008c5c:	40020070 	.word	0x40020070
 8008c60:	40020088 	.word	0x40020088
 8008c64:	400200a0 	.word	0x400200a0
 8008c68:	400200b8 	.word	0x400200b8
 8008c6c:	40020410 	.word	0x40020410
 8008c70:	40020428 	.word	0x40020428
 8008c74:	40020440 	.word	0x40020440
 8008c78:	40020458 	.word	0x40020458
 8008c7c:	40020470 	.word	0x40020470
 8008c80:	40020488 	.word	0x40020488
 8008c84:	400204a0 	.word	0x400204a0
 8008c88:	400204b8 	.word	0x400204b8

08008c8c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b083      	sub	sp, #12
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b087      	sub	sp, #28
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	607a      	str	r2, [r7, #4]
 8008cb0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cb6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cbc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a7f      	ldr	r2, [pc, #508]	@ (8008ec0 <DMA_SetConfig+0x21c>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d072      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a7d      	ldr	r2, [pc, #500]	@ (8008ec4 <DMA_SetConfig+0x220>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d06d      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a7c      	ldr	r2, [pc, #496]	@ (8008ec8 <DMA_SetConfig+0x224>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d068      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a7a      	ldr	r2, [pc, #488]	@ (8008ecc <DMA_SetConfig+0x228>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d063      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a79      	ldr	r2, [pc, #484]	@ (8008ed0 <DMA_SetConfig+0x22c>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d05e      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a77      	ldr	r2, [pc, #476]	@ (8008ed4 <DMA_SetConfig+0x230>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d059      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a76      	ldr	r2, [pc, #472]	@ (8008ed8 <DMA_SetConfig+0x234>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d054      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a74      	ldr	r2, [pc, #464]	@ (8008edc <DMA_SetConfig+0x238>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d04f      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a73      	ldr	r2, [pc, #460]	@ (8008ee0 <DMA_SetConfig+0x23c>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d04a      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a71      	ldr	r2, [pc, #452]	@ (8008ee4 <DMA_SetConfig+0x240>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d045      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a70      	ldr	r2, [pc, #448]	@ (8008ee8 <DMA_SetConfig+0x244>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d040      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a6e      	ldr	r2, [pc, #440]	@ (8008eec <DMA_SetConfig+0x248>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d03b      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a6d      	ldr	r2, [pc, #436]	@ (8008ef0 <DMA_SetConfig+0x24c>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d036      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4a6b      	ldr	r2, [pc, #428]	@ (8008ef4 <DMA_SetConfig+0x250>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d031      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4a6a      	ldr	r2, [pc, #424]	@ (8008ef8 <DMA_SetConfig+0x254>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d02c      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4a68      	ldr	r2, [pc, #416]	@ (8008efc <DMA_SetConfig+0x258>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d027      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	4a67      	ldr	r2, [pc, #412]	@ (8008f00 <DMA_SetConfig+0x25c>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d022      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a65      	ldr	r2, [pc, #404]	@ (8008f04 <DMA_SetConfig+0x260>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d01d      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a64      	ldr	r2, [pc, #400]	@ (8008f08 <DMA_SetConfig+0x264>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d018      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a62      	ldr	r2, [pc, #392]	@ (8008f0c <DMA_SetConfig+0x268>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d013      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a61      	ldr	r2, [pc, #388]	@ (8008f10 <DMA_SetConfig+0x26c>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d00e      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a5f      	ldr	r2, [pc, #380]	@ (8008f14 <DMA_SetConfig+0x270>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d009      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a5e      	ldr	r2, [pc, #376]	@ (8008f18 <DMA_SetConfig+0x274>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d004      	beq.n	8008dae <DMA_SetConfig+0x10a>
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a5c      	ldr	r2, [pc, #368]	@ (8008f1c <DMA_SetConfig+0x278>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d101      	bne.n	8008db2 <DMA_SetConfig+0x10e>
 8008dae:	2301      	movs	r3, #1
 8008db0:	e000      	b.n	8008db4 <DMA_SetConfig+0x110>
 8008db2:	2300      	movs	r3, #0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d00d      	beq.n	8008dd4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008dc0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d004      	beq.n	8008dd4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008dd2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a39      	ldr	r2, [pc, #228]	@ (8008ec0 <DMA_SetConfig+0x21c>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d04a      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	4a38      	ldr	r2, [pc, #224]	@ (8008ec4 <DMA_SetConfig+0x220>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d045      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a36      	ldr	r2, [pc, #216]	@ (8008ec8 <DMA_SetConfig+0x224>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d040      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a35      	ldr	r2, [pc, #212]	@ (8008ecc <DMA_SetConfig+0x228>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d03b      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4a33      	ldr	r2, [pc, #204]	@ (8008ed0 <DMA_SetConfig+0x22c>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d036      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a32      	ldr	r2, [pc, #200]	@ (8008ed4 <DMA_SetConfig+0x230>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d031      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a30      	ldr	r2, [pc, #192]	@ (8008ed8 <DMA_SetConfig+0x234>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d02c      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4a2f      	ldr	r2, [pc, #188]	@ (8008edc <DMA_SetConfig+0x238>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d027      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4a2d      	ldr	r2, [pc, #180]	@ (8008ee0 <DMA_SetConfig+0x23c>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d022      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4a2c      	ldr	r2, [pc, #176]	@ (8008ee4 <DMA_SetConfig+0x240>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d01d      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8008ee8 <DMA_SetConfig+0x244>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d018      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a29      	ldr	r2, [pc, #164]	@ (8008eec <DMA_SetConfig+0x248>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d013      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a27      	ldr	r2, [pc, #156]	@ (8008ef0 <DMA_SetConfig+0x24c>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d00e      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a26      	ldr	r2, [pc, #152]	@ (8008ef4 <DMA_SetConfig+0x250>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d009      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a24      	ldr	r2, [pc, #144]	@ (8008ef8 <DMA_SetConfig+0x254>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d004      	beq.n	8008e74 <DMA_SetConfig+0x1d0>
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a23      	ldr	r2, [pc, #140]	@ (8008efc <DMA_SetConfig+0x258>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d101      	bne.n	8008e78 <DMA_SetConfig+0x1d4>
 8008e74:	2301      	movs	r3, #1
 8008e76:	e000      	b.n	8008e7a <DMA_SetConfig+0x1d6>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d059      	beq.n	8008f32 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e82:	f003 031f 	and.w	r3, r3, #31
 8008e86:	223f      	movs	r2, #63	@ 0x3f
 8008e88:	409a      	lsls	r2, r3
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008e9c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	683a      	ldr	r2, [r7, #0]
 8008ea4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	2b40      	cmp	r3, #64	@ 0x40
 8008eac:	d138      	bne.n	8008f20 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68ba      	ldr	r2, [r7, #8]
 8008ebc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008ebe:	e086      	b.n	8008fce <DMA_SetConfig+0x32a>
 8008ec0:	40020010 	.word	0x40020010
 8008ec4:	40020028 	.word	0x40020028
 8008ec8:	40020040 	.word	0x40020040
 8008ecc:	40020058 	.word	0x40020058
 8008ed0:	40020070 	.word	0x40020070
 8008ed4:	40020088 	.word	0x40020088
 8008ed8:	400200a0 	.word	0x400200a0
 8008edc:	400200b8 	.word	0x400200b8
 8008ee0:	40020410 	.word	0x40020410
 8008ee4:	40020428 	.word	0x40020428
 8008ee8:	40020440 	.word	0x40020440
 8008eec:	40020458 	.word	0x40020458
 8008ef0:	40020470 	.word	0x40020470
 8008ef4:	40020488 	.word	0x40020488
 8008ef8:	400204a0 	.word	0x400204a0
 8008efc:	400204b8 	.word	0x400204b8
 8008f00:	58025408 	.word	0x58025408
 8008f04:	5802541c 	.word	0x5802541c
 8008f08:	58025430 	.word	0x58025430
 8008f0c:	58025444 	.word	0x58025444
 8008f10:	58025458 	.word	0x58025458
 8008f14:	5802546c 	.word	0x5802546c
 8008f18:	58025480 	.word	0x58025480
 8008f1c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68ba      	ldr	r2, [r7, #8]
 8008f26:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	60da      	str	r2, [r3, #12]
}
 8008f30:	e04d      	b.n	8008fce <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a29      	ldr	r2, [pc, #164]	@ (8008fdc <DMA_SetConfig+0x338>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d022      	beq.n	8008f82 <DMA_SetConfig+0x2de>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a27      	ldr	r2, [pc, #156]	@ (8008fe0 <DMA_SetConfig+0x33c>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d01d      	beq.n	8008f82 <DMA_SetConfig+0x2de>
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a26      	ldr	r2, [pc, #152]	@ (8008fe4 <DMA_SetConfig+0x340>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d018      	beq.n	8008f82 <DMA_SetConfig+0x2de>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a24      	ldr	r2, [pc, #144]	@ (8008fe8 <DMA_SetConfig+0x344>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d013      	beq.n	8008f82 <DMA_SetConfig+0x2de>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a23      	ldr	r2, [pc, #140]	@ (8008fec <DMA_SetConfig+0x348>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d00e      	beq.n	8008f82 <DMA_SetConfig+0x2de>
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a21      	ldr	r2, [pc, #132]	@ (8008ff0 <DMA_SetConfig+0x34c>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d009      	beq.n	8008f82 <DMA_SetConfig+0x2de>
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a20      	ldr	r2, [pc, #128]	@ (8008ff4 <DMA_SetConfig+0x350>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d004      	beq.n	8008f82 <DMA_SetConfig+0x2de>
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8008ff8 <DMA_SetConfig+0x354>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d101      	bne.n	8008f86 <DMA_SetConfig+0x2e2>
 8008f82:	2301      	movs	r3, #1
 8008f84:	e000      	b.n	8008f88 <DMA_SetConfig+0x2e4>
 8008f86:	2300      	movs	r3, #0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d020      	beq.n	8008fce <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f90:	f003 031f 	and.w	r3, r3, #31
 8008f94:	2201      	movs	r2, #1
 8008f96:	409a      	lsls	r2, r3
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	683a      	ldr	r2, [r7, #0]
 8008fa2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	2b40      	cmp	r3, #64	@ 0x40
 8008faa:	d108      	bne.n	8008fbe <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	687a      	ldr	r2, [r7, #4]
 8008fb2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	60da      	str	r2, [r3, #12]
}
 8008fbc:	e007      	b.n	8008fce <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	687a      	ldr	r2, [r7, #4]
 8008fcc:	60da      	str	r2, [r3, #12]
}
 8008fce:	bf00      	nop
 8008fd0:	371c      	adds	r7, #28
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd8:	4770      	bx	lr
 8008fda:	bf00      	nop
 8008fdc:	58025408 	.word	0x58025408
 8008fe0:	5802541c 	.word	0x5802541c
 8008fe4:	58025430 	.word	0x58025430
 8008fe8:	58025444 	.word	0x58025444
 8008fec:	58025458 	.word	0x58025458
 8008ff0:	5802546c 	.word	0x5802546c
 8008ff4:	58025480 	.word	0x58025480
 8008ff8:	58025494 	.word	0x58025494

08008ffc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b085      	sub	sp, #20
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a42      	ldr	r2, [pc, #264]	@ (8009114 <DMA_CalcBaseAndBitshift+0x118>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d04a      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a41      	ldr	r2, [pc, #260]	@ (8009118 <DMA_CalcBaseAndBitshift+0x11c>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d045      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a3f      	ldr	r2, [pc, #252]	@ (800911c <DMA_CalcBaseAndBitshift+0x120>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d040      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a3e      	ldr	r2, [pc, #248]	@ (8009120 <DMA_CalcBaseAndBitshift+0x124>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d03b      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a3c      	ldr	r2, [pc, #240]	@ (8009124 <DMA_CalcBaseAndBitshift+0x128>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d036      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a3b      	ldr	r2, [pc, #236]	@ (8009128 <DMA_CalcBaseAndBitshift+0x12c>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d031      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a39      	ldr	r2, [pc, #228]	@ (800912c <DMA_CalcBaseAndBitshift+0x130>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d02c      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a38      	ldr	r2, [pc, #224]	@ (8009130 <DMA_CalcBaseAndBitshift+0x134>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d027      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a36      	ldr	r2, [pc, #216]	@ (8009134 <DMA_CalcBaseAndBitshift+0x138>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d022      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a35      	ldr	r2, [pc, #212]	@ (8009138 <DMA_CalcBaseAndBitshift+0x13c>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d01d      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a33      	ldr	r2, [pc, #204]	@ (800913c <DMA_CalcBaseAndBitshift+0x140>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d018      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a32      	ldr	r2, [pc, #200]	@ (8009140 <DMA_CalcBaseAndBitshift+0x144>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d013      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	4a30      	ldr	r2, [pc, #192]	@ (8009144 <DMA_CalcBaseAndBitshift+0x148>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d00e      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a2f      	ldr	r2, [pc, #188]	@ (8009148 <DMA_CalcBaseAndBitshift+0x14c>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d009      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a2d      	ldr	r2, [pc, #180]	@ (800914c <DMA_CalcBaseAndBitshift+0x150>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d004      	beq.n	80090a4 <DMA_CalcBaseAndBitshift+0xa8>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a2c      	ldr	r2, [pc, #176]	@ (8009150 <DMA_CalcBaseAndBitshift+0x154>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d101      	bne.n	80090a8 <DMA_CalcBaseAndBitshift+0xac>
 80090a4:	2301      	movs	r3, #1
 80090a6:	e000      	b.n	80090aa <DMA_CalcBaseAndBitshift+0xae>
 80090a8:	2300      	movs	r3, #0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d024      	beq.n	80090f8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	3b10      	subs	r3, #16
 80090b6:	4a27      	ldr	r2, [pc, #156]	@ (8009154 <DMA_CalcBaseAndBitshift+0x158>)
 80090b8:	fba2 2303 	umull	r2, r3, r2, r3
 80090bc:	091b      	lsrs	r3, r3, #4
 80090be:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	f003 0307 	and.w	r3, r3, #7
 80090c6:	4a24      	ldr	r2, [pc, #144]	@ (8009158 <DMA_CalcBaseAndBitshift+0x15c>)
 80090c8:	5cd3      	ldrb	r3, [r2, r3]
 80090ca:	461a      	mov	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2b03      	cmp	r3, #3
 80090d4:	d908      	bls.n	80090e8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	461a      	mov	r2, r3
 80090dc:	4b1f      	ldr	r3, [pc, #124]	@ (800915c <DMA_CalcBaseAndBitshift+0x160>)
 80090de:	4013      	ands	r3, r2
 80090e0:	1d1a      	adds	r2, r3, #4
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	659a      	str	r2, [r3, #88]	@ 0x58
 80090e6:	e00d      	b.n	8009104 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	461a      	mov	r2, r3
 80090ee:	4b1b      	ldr	r3, [pc, #108]	@ (800915c <DMA_CalcBaseAndBitshift+0x160>)
 80090f0:	4013      	ands	r3, r2
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80090f6:	e005      	b.n	8009104 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009108:	4618      	mov	r0, r3
 800910a:	3714      	adds	r7, #20
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr
 8009114:	40020010 	.word	0x40020010
 8009118:	40020028 	.word	0x40020028
 800911c:	40020040 	.word	0x40020040
 8009120:	40020058 	.word	0x40020058
 8009124:	40020070 	.word	0x40020070
 8009128:	40020088 	.word	0x40020088
 800912c:	400200a0 	.word	0x400200a0
 8009130:	400200b8 	.word	0x400200b8
 8009134:	40020410 	.word	0x40020410
 8009138:	40020428 	.word	0x40020428
 800913c:	40020440 	.word	0x40020440
 8009140:	40020458 	.word	0x40020458
 8009144:	40020470 	.word	0x40020470
 8009148:	40020488 	.word	0x40020488
 800914c:	400204a0 	.word	0x400204a0
 8009150:	400204b8 	.word	0x400204b8
 8009154:	aaaaaaab 	.word	0xaaaaaaab
 8009158:	080180e0 	.word	0x080180e0
 800915c:	fffffc00 	.word	0xfffffc00

08009160 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8009160:	b480      	push	{r7}
 8009162:	b085      	sub	sp, #20
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009168:	2300      	movs	r3, #0
 800916a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d120      	bne.n	80091b6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009178:	2b03      	cmp	r3, #3
 800917a:	d858      	bhi.n	800922e <DMA_CheckFifoParam+0xce>
 800917c:	a201      	add	r2, pc, #4	@ (adr r2, 8009184 <DMA_CheckFifoParam+0x24>)
 800917e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009182:	bf00      	nop
 8009184:	08009195 	.word	0x08009195
 8009188:	080091a7 	.word	0x080091a7
 800918c:	08009195 	.word	0x08009195
 8009190:	0800922f 	.word	0x0800922f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009198:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800919c:	2b00      	cmp	r3, #0
 800919e:	d048      	beq.n	8009232 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80091a0:	2301      	movs	r3, #1
 80091a2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80091a4:	e045      	b.n	8009232 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091aa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80091ae:	d142      	bne.n	8009236 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80091b4:	e03f      	b.n	8009236 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	699b      	ldr	r3, [r3, #24]
 80091ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091be:	d123      	bne.n	8009208 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091c4:	2b03      	cmp	r3, #3
 80091c6:	d838      	bhi.n	800923a <DMA_CheckFifoParam+0xda>
 80091c8:	a201      	add	r2, pc, #4	@ (adr r2, 80091d0 <DMA_CheckFifoParam+0x70>)
 80091ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ce:	bf00      	nop
 80091d0:	080091e1 	.word	0x080091e1
 80091d4:	080091e7 	.word	0x080091e7
 80091d8:	080091e1 	.word	0x080091e1
 80091dc:	080091f9 	.word	0x080091f9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	73fb      	strb	r3, [r7, #15]
        break;
 80091e4:	e030      	b.n	8009248 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d025      	beq.n	800923e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80091f2:	2301      	movs	r3, #1
 80091f4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80091f6:	e022      	b.n	800923e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091fc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009200:	d11f      	bne.n	8009242 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009206:	e01c      	b.n	8009242 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800920c:	2b02      	cmp	r3, #2
 800920e:	d902      	bls.n	8009216 <DMA_CheckFifoParam+0xb6>
 8009210:	2b03      	cmp	r3, #3
 8009212:	d003      	beq.n	800921c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009214:	e018      	b.n	8009248 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	73fb      	strb	r3, [r7, #15]
        break;
 800921a:	e015      	b.n	8009248 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009220:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009224:	2b00      	cmp	r3, #0
 8009226:	d00e      	beq.n	8009246 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009228:	2301      	movs	r3, #1
 800922a:	73fb      	strb	r3, [r7, #15]
    break;
 800922c:	e00b      	b.n	8009246 <DMA_CheckFifoParam+0xe6>
        break;
 800922e:	bf00      	nop
 8009230:	e00a      	b.n	8009248 <DMA_CheckFifoParam+0xe8>
        break;
 8009232:	bf00      	nop
 8009234:	e008      	b.n	8009248 <DMA_CheckFifoParam+0xe8>
        break;
 8009236:	bf00      	nop
 8009238:	e006      	b.n	8009248 <DMA_CheckFifoParam+0xe8>
        break;
 800923a:	bf00      	nop
 800923c:	e004      	b.n	8009248 <DMA_CheckFifoParam+0xe8>
        break;
 800923e:	bf00      	nop
 8009240:	e002      	b.n	8009248 <DMA_CheckFifoParam+0xe8>
        break;
 8009242:	bf00      	nop
 8009244:	e000      	b.n	8009248 <DMA_CheckFifoParam+0xe8>
    break;
 8009246:	bf00      	nop
    }
  }

  return status;
 8009248:	7bfb      	ldrb	r3, [r7, #15]
}
 800924a:	4618      	mov	r0, r3
 800924c:	3714      	adds	r7, #20
 800924e:	46bd      	mov	sp, r7
 8009250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009254:	4770      	bx	lr
 8009256:	bf00      	nop

08009258 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009258:	b480      	push	{r7}
 800925a:	b085      	sub	sp, #20
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a38      	ldr	r2, [pc, #224]	@ (800934c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d022      	beq.n	80092b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a36      	ldr	r2, [pc, #216]	@ (8009350 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d01d      	beq.n	80092b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a35      	ldr	r2, [pc, #212]	@ (8009354 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d018      	beq.n	80092b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a33      	ldr	r2, [pc, #204]	@ (8009358 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d013      	beq.n	80092b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a32      	ldr	r2, [pc, #200]	@ (800935c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d00e      	beq.n	80092b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a30      	ldr	r2, [pc, #192]	@ (8009360 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d009      	beq.n	80092b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a2f      	ldr	r2, [pc, #188]	@ (8009364 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d004      	beq.n	80092b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a2d      	ldr	r2, [pc, #180]	@ (8009368 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d101      	bne.n	80092ba <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80092b6:	2301      	movs	r3, #1
 80092b8:	e000      	b.n	80092bc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80092ba:	2300      	movs	r3, #0
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d01a      	beq.n	80092f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	b2db      	uxtb	r3, r3
 80092c6:	3b08      	subs	r3, #8
 80092c8:	4a28      	ldr	r2, [pc, #160]	@ (800936c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80092ca:	fba2 2303 	umull	r2, r3, r2, r3
 80092ce:	091b      	lsrs	r3, r3, #4
 80092d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	4b26      	ldr	r3, [pc, #152]	@ (8009370 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80092d6:	4413      	add	r3, r2
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	461a      	mov	r2, r3
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	4a24      	ldr	r2, [pc, #144]	@ (8009374 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80092e4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f003 031f 	and.w	r3, r3, #31
 80092ec:	2201      	movs	r2, #1
 80092ee:	409a      	lsls	r2, r3
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80092f4:	e024      	b.n	8009340 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	3b10      	subs	r3, #16
 80092fe:	4a1e      	ldr	r2, [pc, #120]	@ (8009378 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009300:	fba2 2303 	umull	r2, r3, r2, r3
 8009304:	091b      	lsrs	r3, r3, #4
 8009306:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	4a1c      	ldr	r2, [pc, #112]	@ (800937c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d806      	bhi.n	800931e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	4a1b      	ldr	r2, [pc, #108]	@ (8009380 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d902      	bls.n	800931e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	3308      	adds	r3, #8
 800931c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800931e:	68fa      	ldr	r2, [r7, #12]
 8009320:	4b18      	ldr	r3, [pc, #96]	@ (8009384 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009322:	4413      	add	r3, r2
 8009324:	009b      	lsls	r3, r3, #2
 8009326:	461a      	mov	r2, r3
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	4a16      	ldr	r2, [pc, #88]	@ (8009388 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009330:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f003 031f 	and.w	r3, r3, #31
 8009338:	2201      	movs	r2, #1
 800933a:	409a      	lsls	r2, r3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009340:	bf00      	nop
 8009342:	3714      	adds	r7, #20
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr
 800934c:	58025408 	.word	0x58025408
 8009350:	5802541c 	.word	0x5802541c
 8009354:	58025430 	.word	0x58025430
 8009358:	58025444 	.word	0x58025444
 800935c:	58025458 	.word	0x58025458
 8009360:	5802546c 	.word	0x5802546c
 8009364:	58025480 	.word	0x58025480
 8009368:	58025494 	.word	0x58025494
 800936c:	cccccccd 	.word	0xcccccccd
 8009370:	16009600 	.word	0x16009600
 8009374:	58025880 	.word	0x58025880
 8009378:	aaaaaaab 	.word	0xaaaaaaab
 800937c:	400204b8 	.word	0x400204b8
 8009380:	4002040f 	.word	0x4002040f
 8009384:	10008200 	.word	0x10008200
 8009388:	40020880 	.word	0x40020880

0800938c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800938c:	b480      	push	{r7}
 800938e:	b085      	sub	sp, #20
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	b2db      	uxtb	r3, r3
 800939a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d04a      	beq.n	8009438 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2b08      	cmp	r3, #8
 80093a6:	d847      	bhi.n	8009438 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a25      	ldr	r2, [pc, #148]	@ (8009444 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d022      	beq.n	80093f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4a24      	ldr	r2, [pc, #144]	@ (8009448 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d01d      	beq.n	80093f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a22      	ldr	r2, [pc, #136]	@ (800944c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d018      	beq.n	80093f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a21      	ldr	r2, [pc, #132]	@ (8009450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d013      	beq.n	80093f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a1f      	ldr	r2, [pc, #124]	@ (8009454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d00e      	beq.n	80093f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a1e      	ldr	r2, [pc, #120]	@ (8009458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d009      	beq.n	80093f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a1c      	ldr	r2, [pc, #112]	@ (800945c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d004      	beq.n	80093f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a1b      	ldr	r2, [pc, #108]	@ (8009460 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d101      	bne.n	80093fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80093f8:	2301      	movs	r3, #1
 80093fa:	e000      	b.n	80093fe <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80093fc:	2300      	movs	r3, #0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d00a      	beq.n	8009418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	4b17      	ldr	r3, [pc, #92]	@ (8009464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009406:	4413      	add	r3, r2
 8009408:	009b      	lsls	r3, r3, #2
 800940a:	461a      	mov	r2, r3
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	4a15      	ldr	r2, [pc, #84]	@ (8009468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009414:	671a      	str	r2, [r3, #112]	@ 0x70
 8009416:	e009      	b.n	800942c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009418:	68fa      	ldr	r2, [r7, #12]
 800941a:	4b14      	ldr	r3, [pc, #80]	@ (800946c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800941c:	4413      	add	r3, r2
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	461a      	mov	r2, r3
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a11      	ldr	r2, [pc, #68]	@ (8009470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800942a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	3b01      	subs	r3, #1
 8009430:	2201      	movs	r2, #1
 8009432:	409a      	lsls	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8009438:	bf00      	nop
 800943a:	3714      	adds	r7, #20
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr
 8009444:	58025408 	.word	0x58025408
 8009448:	5802541c 	.word	0x5802541c
 800944c:	58025430 	.word	0x58025430
 8009450:	58025444 	.word	0x58025444
 8009454:	58025458 	.word	0x58025458
 8009458:	5802546c 	.word	0x5802546c
 800945c:	58025480 	.word	0x58025480
 8009460:	58025494 	.word	0x58025494
 8009464:	1600963f 	.word	0x1600963f
 8009468:	58025940 	.word	0x58025940
 800946c:	1000823f 	.word	0x1000823f
 8009470:	40020940 	.word	0x40020940

08009474 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8009474:	b480      	push	{r7}
 8009476:	b089      	sub	sp, #36	@ 0x24
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800947e:	2300      	movs	r3, #0
 8009480:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8009482:	4b86      	ldr	r3, [pc, #536]	@ (800969c <HAL_GPIO_Init+0x228>)
 8009484:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009486:	e18c      	b.n	80097a2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	2101      	movs	r1, #1
 800948e:	69fb      	ldr	r3, [r7, #28]
 8009490:	fa01 f303 	lsl.w	r3, r1, r3
 8009494:	4013      	ands	r3, r2
 8009496:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	2b00      	cmp	r3, #0
 800949c:	f000 817e 	beq.w	800979c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	f003 0303 	and.w	r3, r3, #3
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d005      	beq.n	80094b8 <HAL_GPIO_Init+0x44>
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	f003 0303 	and.w	r3, r3, #3
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d130      	bne.n	800951a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	005b      	lsls	r3, r3, #1
 80094c2:	2203      	movs	r2, #3
 80094c4:	fa02 f303 	lsl.w	r3, r2, r3
 80094c8:	43db      	mvns	r3, r3
 80094ca:	69ba      	ldr	r2, [r7, #24]
 80094cc:	4013      	ands	r3, r2
 80094ce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	68da      	ldr	r2, [r3, #12]
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	005b      	lsls	r3, r3, #1
 80094d8:	fa02 f303 	lsl.w	r3, r2, r3
 80094dc:	69ba      	ldr	r2, [r7, #24]
 80094de:	4313      	orrs	r3, r2
 80094e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	69ba      	ldr	r2, [r7, #24]
 80094e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80094ee:	2201      	movs	r2, #1
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	fa02 f303 	lsl.w	r3, r2, r3
 80094f6:	43db      	mvns	r3, r3
 80094f8:	69ba      	ldr	r2, [r7, #24]
 80094fa:	4013      	ands	r3, r2
 80094fc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	091b      	lsrs	r3, r3, #4
 8009504:	f003 0201 	and.w	r2, r3, #1
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	fa02 f303 	lsl.w	r3, r2, r3
 800950e:	69ba      	ldr	r2, [r7, #24]
 8009510:	4313      	orrs	r3, r2
 8009512:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	69ba      	ldr	r2, [r7, #24]
 8009518:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	f003 0303 	and.w	r3, r3, #3
 8009522:	2b03      	cmp	r3, #3
 8009524:	d017      	beq.n	8009556 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800952c:	69fb      	ldr	r3, [r7, #28]
 800952e:	005b      	lsls	r3, r3, #1
 8009530:	2203      	movs	r2, #3
 8009532:	fa02 f303 	lsl.w	r3, r2, r3
 8009536:	43db      	mvns	r3, r3
 8009538:	69ba      	ldr	r2, [r7, #24]
 800953a:	4013      	ands	r3, r2
 800953c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	689a      	ldr	r2, [r3, #8]
 8009542:	69fb      	ldr	r3, [r7, #28]
 8009544:	005b      	lsls	r3, r3, #1
 8009546:	fa02 f303 	lsl.w	r3, r2, r3
 800954a:	69ba      	ldr	r2, [r7, #24]
 800954c:	4313      	orrs	r3, r2
 800954e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	69ba      	ldr	r2, [r7, #24]
 8009554:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	f003 0303 	and.w	r3, r3, #3
 800955e:	2b02      	cmp	r3, #2
 8009560:	d123      	bne.n	80095aa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009562:	69fb      	ldr	r3, [r7, #28]
 8009564:	08da      	lsrs	r2, r3, #3
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	3208      	adds	r2, #8
 800956a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800956e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009570:	69fb      	ldr	r3, [r7, #28]
 8009572:	f003 0307 	and.w	r3, r3, #7
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	220f      	movs	r2, #15
 800957a:	fa02 f303 	lsl.w	r3, r2, r3
 800957e:	43db      	mvns	r3, r3
 8009580:	69ba      	ldr	r2, [r7, #24]
 8009582:	4013      	ands	r3, r2
 8009584:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	691a      	ldr	r2, [r3, #16]
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	f003 0307 	and.w	r3, r3, #7
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	fa02 f303 	lsl.w	r3, r2, r3
 8009596:	69ba      	ldr	r2, [r7, #24]
 8009598:	4313      	orrs	r3, r2
 800959a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800959c:	69fb      	ldr	r3, [r7, #28]
 800959e:	08da      	lsrs	r2, r3, #3
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	3208      	adds	r2, #8
 80095a4:	69b9      	ldr	r1, [r7, #24]
 80095a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80095b0:	69fb      	ldr	r3, [r7, #28]
 80095b2:	005b      	lsls	r3, r3, #1
 80095b4:	2203      	movs	r2, #3
 80095b6:	fa02 f303 	lsl.w	r3, r2, r3
 80095ba:	43db      	mvns	r3, r3
 80095bc:	69ba      	ldr	r2, [r7, #24]
 80095be:	4013      	ands	r3, r2
 80095c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	f003 0203 	and.w	r2, r3, #3
 80095ca:	69fb      	ldr	r3, [r7, #28]
 80095cc:	005b      	lsls	r3, r3, #1
 80095ce:	fa02 f303 	lsl.w	r3, r2, r3
 80095d2:	69ba      	ldr	r2, [r7, #24]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	69ba      	ldr	r2, [r7, #24]
 80095dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	f000 80d8 	beq.w	800979c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80095ec:	4b2c      	ldr	r3, [pc, #176]	@ (80096a0 <HAL_GPIO_Init+0x22c>)
 80095ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80095f2:	4a2b      	ldr	r2, [pc, #172]	@ (80096a0 <HAL_GPIO_Init+0x22c>)
 80095f4:	f043 0302 	orr.w	r3, r3, #2
 80095f8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80095fc:	4b28      	ldr	r3, [pc, #160]	@ (80096a0 <HAL_GPIO_Init+0x22c>)
 80095fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009602:	f003 0302 	and.w	r3, r3, #2
 8009606:	60fb      	str	r3, [r7, #12]
 8009608:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800960a:	4a26      	ldr	r2, [pc, #152]	@ (80096a4 <HAL_GPIO_Init+0x230>)
 800960c:	69fb      	ldr	r3, [r7, #28]
 800960e:	089b      	lsrs	r3, r3, #2
 8009610:	3302      	adds	r3, #2
 8009612:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009616:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	f003 0303 	and.w	r3, r3, #3
 800961e:	009b      	lsls	r3, r3, #2
 8009620:	220f      	movs	r2, #15
 8009622:	fa02 f303 	lsl.w	r3, r2, r3
 8009626:	43db      	mvns	r3, r3
 8009628:	69ba      	ldr	r2, [r7, #24]
 800962a:	4013      	ands	r3, r2
 800962c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	4a1d      	ldr	r2, [pc, #116]	@ (80096a8 <HAL_GPIO_Init+0x234>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d04a      	beq.n	80096cc <HAL_GPIO_Init+0x258>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	4a1c      	ldr	r2, [pc, #112]	@ (80096ac <HAL_GPIO_Init+0x238>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d02b      	beq.n	8009696 <HAL_GPIO_Init+0x222>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	4a1b      	ldr	r2, [pc, #108]	@ (80096b0 <HAL_GPIO_Init+0x23c>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d025      	beq.n	8009692 <HAL_GPIO_Init+0x21e>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	4a1a      	ldr	r2, [pc, #104]	@ (80096b4 <HAL_GPIO_Init+0x240>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d01f      	beq.n	800968e <HAL_GPIO_Init+0x21a>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	4a19      	ldr	r2, [pc, #100]	@ (80096b8 <HAL_GPIO_Init+0x244>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d019      	beq.n	800968a <HAL_GPIO_Init+0x216>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	4a18      	ldr	r2, [pc, #96]	@ (80096bc <HAL_GPIO_Init+0x248>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d013      	beq.n	8009686 <HAL_GPIO_Init+0x212>
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	4a17      	ldr	r2, [pc, #92]	@ (80096c0 <HAL_GPIO_Init+0x24c>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d00d      	beq.n	8009682 <HAL_GPIO_Init+0x20e>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	4a16      	ldr	r2, [pc, #88]	@ (80096c4 <HAL_GPIO_Init+0x250>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d007      	beq.n	800967e <HAL_GPIO_Init+0x20a>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	4a15      	ldr	r2, [pc, #84]	@ (80096c8 <HAL_GPIO_Init+0x254>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d101      	bne.n	800967a <HAL_GPIO_Init+0x206>
 8009676:	2309      	movs	r3, #9
 8009678:	e029      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 800967a:	230a      	movs	r3, #10
 800967c:	e027      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 800967e:	2307      	movs	r3, #7
 8009680:	e025      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 8009682:	2306      	movs	r3, #6
 8009684:	e023      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 8009686:	2305      	movs	r3, #5
 8009688:	e021      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 800968a:	2304      	movs	r3, #4
 800968c:	e01f      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 800968e:	2303      	movs	r3, #3
 8009690:	e01d      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 8009692:	2302      	movs	r3, #2
 8009694:	e01b      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 8009696:	2301      	movs	r3, #1
 8009698:	e019      	b.n	80096ce <HAL_GPIO_Init+0x25a>
 800969a:	bf00      	nop
 800969c:	58000080 	.word	0x58000080
 80096a0:	58024400 	.word	0x58024400
 80096a4:	58000400 	.word	0x58000400
 80096a8:	58020000 	.word	0x58020000
 80096ac:	58020400 	.word	0x58020400
 80096b0:	58020800 	.word	0x58020800
 80096b4:	58020c00 	.word	0x58020c00
 80096b8:	58021000 	.word	0x58021000
 80096bc:	58021400 	.word	0x58021400
 80096c0:	58021800 	.word	0x58021800
 80096c4:	58021c00 	.word	0x58021c00
 80096c8:	58022400 	.word	0x58022400
 80096cc:	2300      	movs	r3, #0
 80096ce:	69fa      	ldr	r2, [r7, #28]
 80096d0:	f002 0203 	and.w	r2, r2, #3
 80096d4:	0092      	lsls	r2, r2, #2
 80096d6:	4093      	lsls	r3, r2
 80096d8:	69ba      	ldr	r2, [r7, #24]
 80096da:	4313      	orrs	r3, r2
 80096dc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80096de:	4938      	ldr	r1, [pc, #224]	@ (80097c0 <HAL_GPIO_Init+0x34c>)
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	089b      	lsrs	r3, r3, #2
 80096e4:	3302      	adds	r3, #2
 80096e6:	69ba      	ldr	r2, [r7, #24]
 80096e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80096ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	43db      	mvns	r3, r3
 80096f8:	69ba      	ldr	r2, [r7, #24]
 80096fa:	4013      	ands	r3, r2
 80096fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009706:	2b00      	cmp	r3, #0
 8009708:	d003      	beq.n	8009712 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800970a:	69ba      	ldr	r2, [r7, #24]
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	4313      	orrs	r3, r2
 8009710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8009712:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009716:	69bb      	ldr	r3, [r7, #24]
 8009718:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800971a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	43db      	mvns	r3, r3
 8009726:	69ba      	ldr	r2, [r7, #24]
 8009728:	4013      	ands	r3, r2
 800972a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009734:	2b00      	cmp	r3, #0
 8009736:	d003      	beq.n	8009740 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8009738:	69ba      	ldr	r2, [r7, #24]
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	4313      	orrs	r3, r2
 800973e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009740:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	43db      	mvns	r3, r3
 8009752:	69ba      	ldr	r2, [r7, #24]
 8009754:	4013      	ands	r3, r2
 8009756:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009760:	2b00      	cmp	r3, #0
 8009762:	d003      	beq.n	800976c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8009764:	69ba      	ldr	r2, [r7, #24]
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	4313      	orrs	r3, r2
 800976a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	69ba      	ldr	r2, [r7, #24]
 8009770:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	43db      	mvns	r3, r3
 800977c:	69ba      	ldr	r2, [r7, #24]
 800977e:	4013      	ands	r3, r2
 8009780:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800978a:	2b00      	cmp	r3, #0
 800978c:	d003      	beq.n	8009796 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800978e:	69ba      	ldr	r2, [r7, #24]
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	4313      	orrs	r3, r2
 8009794:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	69ba      	ldr	r2, [r7, #24]
 800979a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800979c:	69fb      	ldr	r3, [r7, #28]
 800979e:	3301      	adds	r3, #1
 80097a0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	681a      	ldr	r2, [r3, #0]
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	fa22 f303 	lsr.w	r3, r2, r3
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	f47f ae6b 	bne.w	8009488 <HAL_GPIO_Init+0x14>
  }
}
 80097b2:	bf00      	nop
 80097b4:	bf00      	nop
 80097b6:	3724      	adds	r7, #36	@ 0x24
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr
 80097c0:	58000400 	.word	0x58000400

080097c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	460b      	mov	r3, r1
 80097ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	691a      	ldr	r2, [r3, #16]
 80097d4:	887b      	ldrh	r3, [r7, #2]
 80097d6:	4013      	ands	r3, r2
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d002      	beq.n	80097e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80097dc:	2301      	movs	r3, #1
 80097de:	73fb      	strb	r3, [r7, #15]
 80097e0:	e001      	b.n	80097e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80097e2:	2300      	movs	r3, #0
 80097e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80097e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3714      	adds	r7, #20
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr

080097f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b083      	sub	sp, #12
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	460b      	mov	r3, r1
 80097fe:	807b      	strh	r3, [r7, #2]
 8009800:	4613      	mov	r3, r2
 8009802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009804:	787b      	ldrb	r3, [r7, #1]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d003      	beq.n	8009812 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800980a:	887a      	ldrh	r2, [r7, #2]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009810:	e003      	b.n	800981a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009812:	887b      	ldrh	r3, [r7, #2]
 8009814:	041a      	lsls	r2, r3, #16
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	619a      	str	r2, [r3, #24]
}
 800981a:	bf00      	nop
 800981c:	370c      	adds	r7, #12
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr

08009826 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009826:	b580      	push	{r7, lr}
 8009828:	b082      	sub	sp, #8
 800982a:	af00      	add	r7, sp, #0
 800982c:	4603      	mov	r3, r0
 800982e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8009830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009834:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009838:	88fb      	ldrh	r3, [r7, #6]
 800983a:	4013      	ands	r3, r2
 800983c:	2b00      	cmp	r3, #0
 800983e:	d008      	beq.n	8009852 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009840:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009844:	88fb      	ldrh	r3, [r7, #6]
 8009846:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800984a:	88fb      	ldrh	r3, [r7, #6]
 800984c:	4618      	mov	r0, r3
 800984e:	f7f8 fe5b 	bl	8002508 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8009852:	bf00      	nop
 8009854:	3708      	adds	r7, #8
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}

0800985a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800985a:	b580      	push	{r7, lr}
 800985c:	b086      	sub	sp, #24
 800985e:	af02      	add	r7, sp, #8
 8009860:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d101      	bne.n	800986c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009868:	2301      	movs	r3, #1
 800986a:	e0fe      	b.n	8009a6a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8009872:	b2db      	uxtb	r3, r3
 8009874:	2b00      	cmp	r3, #0
 8009876:	d106      	bne.n	8009886 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f7fa ffe7 	bl	8004854 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2203      	movs	r2, #3
 800988a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4618      	mov	r0, r3
 8009894:	f005 fc50 	bl	800f138 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6818      	ldr	r0, [r3, #0]
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	7c1a      	ldrb	r2, [r3, #16]
 80098a0:	f88d 2000 	strb.w	r2, [sp]
 80098a4:	3304      	adds	r3, #4
 80098a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80098a8:	f005 fbd4 	bl	800f054 <USB_CoreInit>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d005      	beq.n	80098be <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2202      	movs	r2, #2
 80098b6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	e0d5      	b.n	8009a6a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2100      	movs	r1, #0
 80098c4:	4618      	mov	r0, r3
 80098c6:	f005 fc48 	bl	800f15a <USB_SetCurrentMode>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d005      	beq.n	80098dc <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2202      	movs	r2, #2
 80098d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80098d8:	2301      	movs	r3, #1
 80098da:	e0c6      	b.n	8009a6a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098dc:	2300      	movs	r3, #0
 80098de:	73fb      	strb	r3, [r7, #15]
 80098e0:	e04a      	b.n	8009978 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80098e2:	7bfa      	ldrb	r2, [r7, #15]
 80098e4:	6879      	ldr	r1, [r7, #4]
 80098e6:	4613      	mov	r3, r2
 80098e8:	00db      	lsls	r3, r3, #3
 80098ea:	4413      	add	r3, r2
 80098ec:	009b      	lsls	r3, r3, #2
 80098ee:	440b      	add	r3, r1
 80098f0:	3315      	adds	r3, #21
 80098f2:	2201      	movs	r2, #1
 80098f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80098f6:	7bfa      	ldrb	r2, [r7, #15]
 80098f8:	6879      	ldr	r1, [r7, #4]
 80098fa:	4613      	mov	r3, r2
 80098fc:	00db      	lsls	r3, r3, #3
 80098fe:	4413      	add	r3, r2
 8009900:	009b      	lsls	r3, r3, #2
 8009902:	440b      	add	r3, r1
 8009904:	3314      	adds	r3, #20
 8009906:	7bfa      	ldrb	r2, [r7, #15]
 8009908:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800990a:	7bfa      	ldrb	r2, [r7, #15]
 800990c:	7bfb      	ldrb	r3, [r7, #15]
 800990e:	b298      	uxth	r0, r3
 8009910:	6879      	ldr	r1, [r7, #4]
 8009912:	4613      	mov	r3, r2
 8009914:	00db      	lsls	r3, r3, #3
 8009916:	4413      	add	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	440b      	add	r3, r1
 800991c:	332e      	adds	r3, #46	@ 0x2e
 800991e:	4602      	mov	r2, r0
 8009920:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009922:	7bfa      	ldrb	r2, [r7, #15]
 8009924:	6879      	ldr	r1, [r7, #4]
 8009926:	4613      	mov	r3, r2
 8009928:	00db      	lsls	r3, r3, #3
 800992a:	4413      	add	r3, r2
 800992c:	009b      	lsls	r3, r3, #2
 800992e:	440b      	add	r3, r1
 8009930:	3318      	adds	r3, #24
 8009932:	2200      	movs	r2, #0
 8009934:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009936:	7bfa      	ldrb	r2, [r7, #15]
 8009938:	6879      	ldr	r1, [r7, #4]
 800993a:	4613      	mov	r3, r2
 800993c:	00db      	lsls	r3, r3, #3
 800993e:	4413      	add	r3, r2
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	440b      	add	r3, r1
 8009944:	331c      	adds	r3, #28
 8009946:	2200      	movs	r2, #0
 8009948:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800994a:	7bfa      	ldrb	r2, [r7, #15]
 800994c:	6879      	ldr	r1, [r7, #4]
 800994e:	4613      	mov	r3, r2
 8009950:	00db      	lsls	r3, r3, #3
 8009952:	4413      	add	r3, r2
 8009954:	009b      	lsls	r3, r3, #2
 8009956:	440b      	add	r3, r1
 8009958:	3320      	adds	r3, #32
 800995a:	2200      	movs	r2, #0
 800995c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800995e:	7bfa      	ldrb	r2, [r7, #15]
 8009960:	6879      	ldr	r1, [r7, #4]
 8009962:	4613      	mov	r3, r2
 8009964:	00db      	lsls	r3, r3, #3
 8009966:	4413      	add	r3, r2
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	440b      	add	r3, r1
 800996c:	3324      	adds	r3, #36	@ 0x24
 800996e:	2200      	movs	r2, #0
 8009970:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009972:	7bfb      	ldrb	r3, [r7, #15]
 8009974:	3301      	adds	r3, #1
 8009976:	73fb      	strb	r3, [r7, #15]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	791b      	ldrb	r3, [r3, #4]
 800997c:	7bfa      	ldrb	r2, [r7, #15]
 800997e:	429a      	cmp	r2, r3
 8009980:	d3af      	bcc.n	80098e2 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009982:	2300      	movs	r3, #0
 8009984:	73fb      	strb	r3, [r7, #15]
 8009986:	e044      	b.n	8009a12 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009988:	7bfa      	ldrb	r2, [r7, #15]
 800998a:	6879      	ldr	r1, [r7, #4]
 800998c:	4613      	mov	r3, r2
 800998e:	00db      	lsls	r3, r3, #3
 8009990:	4413      	add	r3, r2
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	440b      	add	r3, r1
 8009996:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800999a:	2200      	movs	r2, #0
 800999c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800999e:	7bfa      	ldrb	r2, [r7, #15]
 80099a0:	6879      	ldr	r1, [r7, #4]
 80099a2:	4613      	mov	r3, r2
 80099a4:	00db      	lsls	r3, r3, #3
 80099a6:	4413      	add	r3, r2
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	440b      	add	r3, r1
 80099ac:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80099b0:	7bfa      	ldrb	r2, [r7, #15]
 80099b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80099b4:	7bfa      	ldrb	r2, [r7, #15]
 80099b6:	6879      	ldr	r1, [r7, #4]
 80099b8:	4613      	mov	r3, r2
 80099ba:	00db      	lsls	r3, r3, #3
 80099bc:	4413      	add	r3, r2
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	440b      	add	r3, r1
 80099c2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80099c6:	2200      	movs	r2, #0
 80099c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80099ca:	7bfa      	ldrb	r2, [r7, #15]
 80099cc:	6879      	ldr	r1, [r7, #4]
 80099ce:	4613      	mov	r3, r2
 80099d0:	00db      	lsls	r3, r3, #3
 80099d2:	4413      	add	r3, r2
 80099d4:	009b      	lsls	r3, r3, #2
 80099d6:	440b      	add	r3, r1
 80099d8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80099dc:	2200      	movs	r2, #0
 80099de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80099e0:	7bfa      	ldrb	r2, [r7, #15]
 80099e2:	6879      	ldr	r1, [r7, #4]
 80099e4:	4613      	mov	r3, r2
 80099e6:	00db      	lsls	r3, r3, #3
 80099e8:	4413      	add	r3, r2
 80099ea:	009b      	lsls	r3, r3, #2
 80099ec:	440b      	add	r3, r1
 80099ee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80099f2:	2200      	movs	r2, #0
 80099f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80099f6:	7bfa      	ldrb	r2, [r7, #15]
 80099f8:	6879      	ldr	r1, [r7, #4]
 80099fa:	4613      	mov	r3, r2
 80099fc:	00db      	lsls	r3, r3, #3
 80099fe:	4413      	add	r3, r2
 8009a00:	009b      	lsls	r3, r3, #2
 8009a02:	440b      	add	r3, r1
 8009a04:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009a08:	2200      	movs	r2, #0
 8009a0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009a0c:	7bfb      	ldrb	r3, [r7, #15]
 8009a0e:	3301      	adds	r3, #1
 8009a10:	73fb      	strb	r3, [r7, #15]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	791b      	ldrb	r3, [r3, #4]
 8009a16:	7bfa      	ldrb	r2, [r7, #15]
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d3b5      	bcc.n	8009988 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6818      	ldr	r0, [r3, #0]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	7c1a      	ldrb	r2, [r3, #16]
 8009a24:	f88d 2000 	strb.w	r2, [sp]
 8009a28:	3304      	adds	r3, #4
 8009a2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009a2c:	f005 fbe2 	bl	800f1f4 <USB_DevInit>
 8009a30:	4603      	mov	r3, r0
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d005      	beq.n	8009a42 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2202      	movs	r2, #2
 8009a3a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009a3e:	2301      	movs	r3, #1
 8009a40:	e013      	b.n	8009a6a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	7b1b      	ldrb	r3, [r3, #12]
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d102      	bne.n	8009a5e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f80b 	bl	8009a74 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4618      	mov	r0, r3
 8009a64:	f005 fd9d 	bl	800f5a2 <USB_DevDisconnect>

  return HAL_OK;
 8009a68:	2300      	movs	r3, #0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3710      	adds	r7, #16
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
	...

08009a74 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b085      	sub	sp, #20
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2201      	movs	r2, #1
 8009a86:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	699b      	ldr	r3, [r3, #24]
 8009a96:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009aa2:	4b05      	ldr	r3, [pc, #20]	@ (8009ab8 <HAL_PCDEx_ActivateLPM+0x44>)
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	68fa      	ldr	r2, [r7, #12]
 8009aa8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8009aaa:	2300      	movs	r3, #0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3714      	adds	r7, #20
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr
 8009ab8:	10000003 	.word	0x10000003

08009abc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009ac4:	4b19      	ldr	r3, [pc, #100]	@ (8009b2c <HAL_PWREx_ConfigSupply+0x70>)
 8009ac6:	68db      	ldr	r3, [r3, #12]
 8009ac8:	f003 0304 	and.w	r3, r3, #4
 8009acc:	2b04      	cmp	r3, #4
 8009ace:	d00a      	beq.n	8009ae6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009ad0:	4b16      	ldr	r3, [pc, #88]	@ (8009b2c <HAL_PWREx_ConfigSupply+0x70>)
 8009ad2:	68db      	ldr	r3, [r3, #12]
 8009ad4:	f003 0307 	and.w	r3, r3, #7
 8009ad8:	687a      	ldr	r2, [r7, #4]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d001      	beq.n	8009ae2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	e01f      	b.n	8009b22 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	e01d      	b.n	8009b22 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009ae6:	4b11      	ldr	r3, [pc, #68]	@ (8009b2c <HAL_PWREx_ConfigSupply+0x70>)
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	f023 0207 	bic.w	r2, r3, #7
 8009aee:	490f      	ldr	r1, [pc, #60]	@ (8009b2c <HAL_PWREx_ConfigSupply+0x70>)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	4313      	orrs	r3, r2
 8009af4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009af6:	f7fb f99f 	bl	8004e38 <HAL_GetTick>
 8009afa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009afc:	e009      	b.n	8009b12 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009afe:	f7fb f99b 	bl	8004e38 <HAL_GetTick>
 8009b02:	4602      	mov	r2, r0
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	1ad3      	subs	r3, r2, r3
 8009b08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009b0c:	d901      	bls.n	8009b12 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	e007      	b.n	8009b22 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009b12:	4b06      	ldr	r3, [pc, #24]	@ (8009b2c <HAL_PWREx_ConfigSupply+0x70>)
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b1e:	d1ee      	bne.n	8009afe <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009b20:	2300      	movs	r3, #0
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3710      	adds	r7, #16
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}
 8009b2a:	bf00      	nop
 8009b2c:	58024800 	.word	0x58024800

08009b30 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8009b30:	b480      	push	{r7}
 8009b32:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8009b34:	4b05      	ldr	r3, [pc, #20]	@ (8009b4c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	4a04      	ldr	r2, [pc, #16]	@ (8009b4c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009b3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b3e:	60d3      	str	r3, [r2, #12]
}
 8009b40:	bf00      	nop
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr
 8009b4a:	bf00      	nop
 8009b4c:	58024800 	.word	0x58024800

08009b50 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b08c      	sub	sp, #48	@ 0x30
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d101      	bne.n	8009b62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	e3c8      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f003 0301 	and.w	r3, r3, #1
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	f000 8087 	beq.w	8009c7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b70:	4b88      	ldr	r3, [pc, #544]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009b72:	691b      	ldr	r3, [r3, #16]
 8009b74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009b7a:	4b86      	ldr	r3, [pc, #536]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b82:	2b10      	cmp	r3, #16
 8009b84:	d007      	beq.n	8009b96 <HAL_RCC_OscConfig+0x46>
 8009b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b88:	2b18      	cmp	r3, #24
 8009b8a:	d110      	bne.n	8009bae <HAL_RCC_OscConfig+0x5e>
 8009b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b8e:	f003 0303 	and.w	r3, r3, #3
 8009b92:	2b02      	cmp	r3, #2
 8009b94:	d10b      	bne.n	8009bae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b96:	4b7f      	ldr	r3, [pc, #508]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d06c      	beq.n	8009c7c <HAL_RCC_OscConfig+0x12c>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	685b      	ldr	r3, [r3, #4]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d168      	bne.n	8009c7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8009baa:	2301      	movs	r3, #1
 8009bac:	e3a2      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bb6:	d106      	bne.n	8009bc6 <HAL_RCC_OscConfig+0x76>
 8009bb8:	4b76      	ldr	r3, [pc, #472]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a75      	ldr	r2, [pc, #468]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009bbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009bc2:	6013      	str	r3, [r2, #0]
 8009bc4:	e02e      	b.n	8009c24 <HAL_RCC_OscConfig+0xd4>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d10c      	bne.n	8009be8 <HAL_RCC_OscConfig+0x98>
 8009bce:	4b71      	ldr	r3, [pc, #452]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a70      	ldr	r2, [pc, #448]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009bd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009bd8:	6013      	str	r3, [r2, #0]
 8009bda:	4b6e      	ldr	r3, [pc, #440]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a6d      	ldr	r2, [pc, #436]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009be0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009be4:	6013      	str	r3, [r2, #0]
 8009be6:	e01d      	b.n	8009c24 <HAL_RCC_OscConfig+0xd4>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009bf0:	d10c      	bne.n	8009c0c <HAL_RCC_OscConfig+0xbc>
 8009bf2:	4b68      	ldr	r3, [pc, #416]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a67      	ldr	r2, [pc, #412]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009bf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009bfc:	6013      	str	r3, [r2, #0]
 8009bfe:	4b65      	ldr	r3, [pc, #404]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4a64      	ldr	r2, [pc, #400]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c08:	6013      	str	r3, [r2, #0]
 8009c0a:	e00b      	b.n	8009c24 <HAL_RCC_OscConfig+0xd4>
 8009c0c:	4b61      	ldr	r3, [pc, #388]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a60      	ldr	r2, [pc, #384]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c16:	6013      	str	r3, [r2, #0]
 8009c18:	4b5e      	ldr	r3, [pc, #376]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a5d      	ldr	r2, [pc, #372]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009c22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	685b      	ldr	r3, [r3, #4]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d013      	beq.n	8009c54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c2c:	f7fb f904 	bl	8004e38 <HAL_GetTick>
 8009c30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009c32:	e008      	b.n	8009c46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009c34:	f7fb f900 	bl	8004e38 <HAL_GetTick>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c3c:	1ad3      	subs	r3, r2, r3
 8009c3e:	2b64      	cmp	r3, #100	@ 0x64
 8009c40:	d901      	bls.n	8009c46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009c42:	2303      	movs	r3, #3
 8009c44:	e356      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009c46:	4b53      	ldr	r3, [pc, #332]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d0f0      	beq.n	8009c34 <HAL_RCC_OscConfig+0xe4>
 8009c52:	e014      	b.n	8009c7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c54:	f7fb f8f0 	bl	8004e38 <HAL_GetTick>
 8009c58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009c5a:	e008      	b.n	8009c6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009c5c:	f7fb f8ec 	bl	8004e38 <HAL_GetTick>
 8009c60:	4602      	mov	r2, r0
 8009c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c64:	1ad3      	subs	r3, r2, r3
 8009c66:	2b64      	cmp	r3, #100	@ 0x64
 8009c68:	d901      	bls.n	8009c6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8009c6a:	2303      	movs	r3, #3
 8009c6c:	e342      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009c6e:	4b49      	ldr	r3, [pc, #292]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d1f0      	bne.n	8009c5c <HAL_RCC_OscConfig+0x10c>
 8009c7a:	e000      	b.n	8009c7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f003 0302 	and.w	r3, r3, #2
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	f000 808c 	beq.w	8009da4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c8c:	4b41      	ldr	r3, [pc, #260]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c8e:	691b      	ldr	r3, [r3, #16]
 8009c90:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009c94:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009c96:	4b3f      	ldr	r3, [pc, #252]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c9a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009c9c:	6a3b      	ldr	r3, [r7, #32]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d007      	beq.n	8009cb2 <HAL_RCC_OscConfig+0x162>
 8009ca2:	6a3b      	ldr	r3, [r7, #32]
 8009ca4:	2b18      	cmp	r3, #24
 8009ca6:	d137      	bne.n	8009d18 <HAL_RCC_OscConfig+0x1c8>
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	f003 0303 	and.w	r3, r3, #3
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d132      	bne.n	8009d18 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009cb2:	4b38      	ldr	r3, [pc, #224]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f003 0304 	and.w	r3, r3, #4
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d005      	beq.n	8009cca <HAL_RCC_OscConfig+0x17a>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	68db      	ldr	r3, [r3, #12]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d101      	bne.n	8009cca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e314      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009cca:	4b32      	ldr	r3, [pc, #200]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f023 0219 	bic.w	r2, r3, #25
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	68db      	ldr	r3, [r3, #12]
 8009cd6:	492f      	ldr	r1, [pc, #188]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009cd8:	4313      	orrs	r3, r2
 8009cda:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cdc:	f7fb f8ac 	bl	8004e38 <HAL_GetTick>
 8009ce0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009ce2:	e008      	b.n	8009cf6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ce4:	f7fb f8a8 	bl	8004e38 <HAL_GetTick>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cec:	1ad3      	subs	r3, r2, r3
 8009cee:	2b02      	cmp	r3, #2
 8009cf0:	d901      	bls.n	8009cf6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8009cf2:	2303      	movs	r3, #3
 8009cf4:	e2fe      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009cf6:	4b27      	ldr	r3, [pc, #156]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f003 0304 	and.w	r3, r3, #4
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d0f0      	beq.n	8009ce4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d02:	4b24      	ldr	r3, [pc, #144]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	691b      	ldr	r3, [r3, #16]
 8009d0e:	061b      	lsls	r3, r3, #24
 8009d10:	4920      	ldr	r1, [pc, #128]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d12:	4313      	orrs	r3, r2
 8009d14:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009d16:	e045      	b.n	8009da4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d026      	beq.n	8009d6e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009d20:	4b1c      	ldr	r3, [pc, #112]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f023 0219 	bic.w	r2, r3, #25
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	68db      	ldr	r3, [r3, #12]
 8009d2c:	4919      	ldr	r1, [pc, #100]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d32:	f7fb f881 	bl	8004e38 <HAL_GetTick>
 8009d36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009d38:	e008      	b.n	8009d4c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009d3a:	f7fb f87d 	bl	8004e38 <HAL_GetTick>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d42:	1ad3      	subs	r3, r2, r3
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d901      	bls.n	8009d4c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009d48:	2303      	movs	r3, #3
 8009d4a:	e2d3      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009d4c:	4b11      	ldr	r3, [pc, #68]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f003 0304 	and.w	r3, r3, #4
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d0f0      	beq.n	8009d3a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d58:	4b0e      	ldr	r3, [pc, #56]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	691b      	ldr	r3, [r3, #16]
 8009d64:	061b      	lsls	r3, r3, #24
 8009d66:	490b      	ldr	r1, [pc, #44]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d68:	4313      	orrs	r3, r2
 8009d6a:	604b      	str	r3, [r1, #4]
 8009d6c:	e01a      	b.n	8009da4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009d6e:	4b09      	ldr	r3, [pc, #36]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a08      	ldr	r2, [pc, #32]	@ (8009d94 <HAL_RCC_OscConfig+0x244>)
 8009d74:	f023 0301 	bic.w	r3, r3, #1
 8009d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d7a:	f7fb f85d 	bl	8004e38 <HAL_GetTick>
 8009d7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009d80:	e00a      	b.n	8009d98 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009d82:	f7fb f859 	bl	8004e38 <HAL_GetTick>
 8009d86:	4602      	mov	r2, r0
 8009d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8a:	1ad3      	subs	r3, r2, r3
 8009d8c:	2b02      	cmp	r3, #2
 8009d8e:	d903      	bls.n	8009d98 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009d90:	2303      	movs	r3, #3
 8009d92:	e2af      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
 8009d94:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009d98:	4b96      	ldr	r3, [pc, #600]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f003 0304 	and.w	r3, r3, #4
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d1ee      	bne.n	8009d82 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f003 0310 	and.w	r3, r3, #16
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d06a      	beq.n	8009e86 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009db0:	4b90      	ldr	r3, [pc, #576]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009db2:	691b      	ldr	r3, [r3, #16]
 8009db4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009db8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009dba:	4b8e      	ldr	r3, [pc, #568]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dbe:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009dc0:	69bb      	ldr	r3, [r7, #24]
 8009dc2:	2b08      	cmp	r3, #8
 8009dc4:	d007      	beq.n	8009dd6 <HAL_RCC_OscConfig+0x286>
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	2b18      	cmp	r3, #24
 8009dca:	d11b      	bne.n	8009e04 <HAL_RCC_OscConfig+0x2b4>
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	f003 0303 	and.w	r3, r3, #3
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d116      	bne.n	8009e04 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009dd6:	4b87      	ldr	r3, [pc, #540]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d005      	beq.n	8009dee <HAL_RCC_OscConfig+0x29e>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	69db      	ldr	r3, [r3, #28]
 8009de6:	2b80      	cmp	r3, #128	@ 0x80
 8009de8:	d001      	beq.n	8009dee <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009dea:	2301      	movs	r3, #1
 8009dec:	e282      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009dee:	4b81      	ldr	r3, [pc, #516]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009df0:	68db      	ldr	r3, [r3, #12]
 8009df2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6a1b      	ldr	r3, [r3, #32]
 8009dfa:	061b      	lsls	r3, r3, #24
 8009dfc:	497d      	ldr	r1, [pc, #500]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009e02:	e040      	b.n	8009e86 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	69db      	ldr	r3, [r3, #28]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d023      	beq.n	8009e54 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009e0c:	4b79      	ldr	r3, [pc, #484]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a78      	ldr	r2, [pc, #480]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e18:	f7fb f80e 	bl	8004e38 <HAL_GetTick>
 8009e1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009e1e:	e008      	b.n	8009e32 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009e20:	f7fb f80a 	bl	8004e38 <HAL_GetTick>
 8009e24:	4602      	mov	r2, r0
 8009e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e28:	1ad3      	subs	r3, r2, r3
 8009e2a:	2b02      	cmp	r3, #2
 8009e2c:	d901      	bls.n	8009e32 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009e2e:	2303      	movs	r3, #3
 8009e30:	e260      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009e32:	4b70      	ldr	r3, [pc, #448]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d0f0      	beq.n	8009e20 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009e3e:	4b6d      	ldr	r3, [pc, #436]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e40:	68db      	ldr	r3, [r3, #12]
 8009e42:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6a1b      	ldr	r3, [r3, #32]
 8009e4a:	061b      	lsls	r3, r3, #24
 8009e4c:	4969      	ldr	r1, [pc, #420]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	60cb      	str	r3, [r1, #12]
 8009e52:	e018      	b.n	8009e86 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009e54:	4b67      	ldr	r3, [pc, #412]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a66      	ldr	r2, [pc, #408]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e60:	f7fa ffea 	bl	8004e38 <HAL_GetTick>
 8009e64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009e66:	e008      	b.n	8009e7a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009e68:	f7fa ffe6 	bl	8004e38 <HAL_GetTick>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e70:	1ad3      	subs	r3, r2, r3
 8009e72:	2b02      	cmp	r3, #2
 8009e74:	d901      	bls.n	8009e7a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8009e76:	2303      	movs	r3, #3
 8009e78:	e23c      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009e7a:	4b5e      	ldr	r3, [pc, #376]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d1f0      	bne.n	8009e68 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f003 0308 	and.w	r3, r3, #8
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d036      	beq.n	8009f00 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	695b      	ldr	r3, [r3, #20]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d019      	beq.n	8009ece <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e9a:	4b56      	ldr	r3, [pc, #344]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e9e:	4a55      	ldr	r2, [pc, #340]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009ea0:	f043 0301 	orr.w	r3, r3, #1
 8009ea4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ea6:	f7fa ffc7 	bl	8004e38 <HAL_GetTick>
 8009eaa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009eac:	e008      	b.n	8009ec0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009eae:	f7fa ffc3 	bl	8004e38 <HAL_GetTick>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb6:	1ad3      	subs	r3, r2, r3
 8009eb8:	2b02      	cmp	r3, #2
 8009eba:	d901      	bls.n	8009ec0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009ebc:	2303      	movs	r3, #3
 8009ebe:	e219      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009ec0:	4b4c      	ldr	r3, [pc, #304]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009ec2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ec4:	f003 0302 	and.w	r3, r3, #2
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d0f0      	beq.n	8009eae <HAL_RCC_OscConfig+0x35e>
 8009ecc:	e018      	b.n	8009f00 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009ece:	4b49      	ldr	r3, [pc, #292]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ed2:	4a48      	ldr	r2, [pc, #288]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009ed4:	f023 0301 	bic.w	r3, r3, #1
 8009ed8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009eda:	f7fa ffad 	bl	8004e38 <HAL_GetTick>
 8009ede:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009ee0:	e008      	b.n	8009ef4 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ee2:	f7fa ffa9 	bl	8004e38 <HAL_GetTick>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eea:	1ad3      	subs	r3, r2, r3
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d901      	bls.n	8009ef4 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8009ef0:	2303      	movs	r3, #3
 8009ef2:	e1ff      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009ef4:	4b3f      	ldr	r3, [pc, #252]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009ef6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ef8:	f003 0302 	and.w	r3, r3, #2
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d1f0      	bne.n	8009ee2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f003 0320 	and.w	r3, r3, #32
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d036      	beq.n	8009f7a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	699b      	ldr	r3, [r3, #24]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d019      	beq.n	8009f48 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009f14:	4b37      	ldr	r3, [pc, #220]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a36      	ldr	r2, [pc, #216]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009f1a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009f1e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009f20:	f7fa ff8a 	bl	8004e38 <HAL_GetTick>
 8009f24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009f26:	e008      	b.n	8009f3a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009f28:	f7fa ff86 	bl	8004e38 <HAL_GetTick>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f30:	1ad3      	subs	r3, r2, r3
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	d901      	bls.n	8009f3a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8009f36:	2303      	movs	r3, #3
 8009f38:	e1dc      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d0f0      	beq.n	8009f28 <HAL_RCC_OscConfig+0x3d8>
 8009f46:	e018      	b.n	8009f7a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009f48:	4b2a      	ldr	r3, [pc, #168]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4a29      	ldr	r2, [pc, #164]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009f4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f52:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009f54:	f7fa ff70 	bl	8004e38 <HAL_GetTick>
 8009f58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009f5a:	e008      	b.n	8009f6e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009f5c:	f7fa ff6c 	bl	8004e38 <HAL_GetTick>
 8009f60:	4602      	mov	r2, r0
 8009f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f64:	1ad3      	subs	r3, r2, r3
 8009f66:	2b02      	cmp	r3, #2
 8009f68:	d901      	bls.n	8009f6e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8009f6a:	2303      	movs	r3, #3
 8009f6c:	e1c2      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009f6e:	4b21      	ldr	r3, [pc, #132]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d1f0      	bne.n	8009f5c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f003 0304 	and.w	r3, r3, #4
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f000 8086 	beq.w	800a094 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009f88:	4b1b      	ldr	r3, [pc, #108]	@ (8009ff8 <HAL_RCC_OscConfig+0x4a8>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8009ff8 <HAL_RCC_OscConfig+0x4a8>)
 8009f8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f94:	f7fa ff50 	bl	8004e38 <HAL_GetTick>
 8009f98:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f9a:	e008      	b.n	8009fae <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f9c:	f7fa ff4c 	bl	8004e38 <HAL_GetTick>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa4:	1ad3      	subs	r3, r2, r3
 8009fa6:	2b64      	cmp	r3, #100	@ 0x64
 8009fa8:	d901      	bls.n	8009fae <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009faa:	2303      	movs	r3, #3
 8009fac:	e1a2      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009fae:	4b12      	ldr	r3, [pc, #72]	@ (8009ff8 <HAL_RCC_OscConfig+0x4a8>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d0f0      	beq.n	8009f9c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	2b01      	cmp	r3, #1
 8009fc0:	d106      	bne.n	8009fd0 <HAL_RCC_OscConfig+0x480>
 8009fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fc6:	4a0b      	ldr	r2, [pc, #44]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009fc8:	f043 0301 	orr.w	r3, r3, #1
 8009fcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8009fce:	e032      	b.n	800a036 <HAL_RCC_OscConfig+0x4e6>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	689b      	ldr	r3, [r3, #8]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d111      	bne.n	8009ffc <HAL_RCC_OscConfig+0x4ac>
 8009fd8:	4b06      	ldr	r3, [pc, #24]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fdc:	4a05      	ldr	r2, [pc, #20]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009fde:	f023 0301 	bic.w	r3, r3, #1
 8009fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8009fe4:	4b03      	ldr	r3, [pc, #12]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fe8:	4a02      	ldr	r2, [pc, #8]	@ (8009ff4 <HAL_RCC_OscConfig+0x4a4>)
 8009fea:	f023 0304 	bic.w	r3, r3, #4
 8009fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8009ff0:	e021      	b.n	800a036 <HAL_RCC_OscConfig+0x4e6>
 8009ff2:	bf00      	nop
 8009ff4:	58024400 	.word	0x58024400
 8009ff8:	58024800 	.word	0x58024800
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	2b05      	cmp	r3, #5
 800a002:	d10c      	bne.n	800a01e <HAL_RCC_OscConfig+0x4ce>
 800a004:	4b83      	ldr	r3, [pc, #524]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a008:	4a82      	ldr	r2, [pc, #520]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a00a:	f043 0304 	orr.w	r3, r3, #4
 800a00e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a010:	4b80      	ldr	r3, [pc, #512]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a014:	4a7f      	ldr	r2, [pc, #508]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a016:	f043 0301 	orr.w	r3, r3, #1
 800a01a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a01c:	e00b      	b.n	800a036 <HAL_RCC_OscConfig+0x4e6>
 800a01e:	4b7d      	ldr	r3, [pc, #500]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a022:	4a7c      	ldr	r2, [pc, #496]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a024:	f023 0301 	bic.w	r3, r3, #1
 800a028:	6713      	str	r3, [r2, #112]	@ 0x70
 800a02a:	4b7a      	ldr	r3, [pc, #488]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a02c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a02e:	4a79      	ldr	r2, [pc, #484]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a030:	f023 0304 	bic.w	r3, r3, #4
 800a034:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d015      	beq.n	800a06a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a03e:	f7fa fefb 	bl	8004e38 <HAL_GetTick>
 800a042:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a044:	e00a      	b.n	800a05c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a046:	f7fa fef7 	bl	8004e38 <HAL_GetTick>
 800a04a:	4602      	mov	r2, r0
 800a04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04e:	1ad3      	subs	r3, r2, r3
 800a050:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a054:	4293      	cmp	r3, r2
 800a056:	d901      	bls.n	800a05c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800a058:	2303      	movs	r3, #3
 800a05a:	e14b      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a05c:	4b6d      	ldr	r3, [pc, #436]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a05e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a060:	f003 0302 	and.w	r3, r3, #2
 800a064:	2b00      	cmp	r3, #0
 800a066:	d0ee      	beq.n	800a046 <HAL_RCC_OscConfig+0x4f6>
 800a068:	e014      	b.n	800a094 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a06a:	f7fa fee5 	bl	8004e38 <HAL_GetTick>
 800a06e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a070:	e00a      	b.n	800a088 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a072:	f7fa fee1 	bl	8004e38 <HAL_GetTick>
 800a076:	4602      	mov	r2, r0
 800a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07a:	1ad3      	subs	r3, r2, r3
 800a07c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a080:	4293      	cmp	r3, r2
 800a082:	d901      	bls.n	800a088 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800a084:	2303      	movs	r3, #3
 800a086:	e135      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a088:	4b62      	ldr	r3, [pc, #392]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a08a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a08c:	f003 0302 	and.w	r3, r3, #2
 800a090:	2b00      	cmp	r3, #0
 800a092:	d1ee      	bne.n	800a072 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a098:	2b00      	cmp	r3, #0
 800a09a:	f000 812a 	beq.w	800a2f2 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a09e:	4b5d      	ldr	r3, [pc, #372]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a0a0:	691b      	ldr	r3, [r3, #16]
 800a0a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a0a6:	2b18      	cmp	r3, #24
 800a0a8:	f000 80ba 	beq.w	800a220 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0b0:	2b02      	cmp	r3, #2
 800a0b2:	f040 8095 	bne.w	800a1e0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a0b6:	4b57      	ldr	r3, [pc, #348]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a56      	ldr	r2, [pc, #344]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a0bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a0c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0c2:	f7fa feb9 	bl	8004e38 <HAL_GetTick>
 800a0c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a0c8:	e008      	b.n	800a0dc <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0ca:	f7fa feb5 	bl	8004e38 <HAL_GetTick>
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d2:	1ad3      	subs	r3, r2, r3
 800a0d4:	2b02      	cmp	r3, #2
 800a0d6:	d901      	bls.n	800a0dc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800a0d8:	2303      	movs	r3, #3
 800a0da:	e10b      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a0dc:	4b4d      	ldr	r3, [pc, #308]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d1f0      	bne.n	800a0ca <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a0e8:	4b4a      	ldr	r3, [pc, #296]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a0ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a0ec:	4b4a      	ldr	r3, [pc, #296]	@ (800a218 <HAL_RCC_OscConfig+0x6c8>)
 800a0ee:	4013      	ands	r3, r2
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800a0f4:	687a      	ldr	r2, [r7, #4]
 800a0f6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a0f8:	0112      	lsls	r2, r2, #4
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	4945      	ldr	r1, [pc, #276]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a0fe:	4313      	orrs	r3, r2
 800a100:	628b      	str	r3, [r1, #40]	@ 0x28
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a106:	3b01      	subs	r3, #1
 800a108:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a110:	3b01      	subs	r3, #1
 800a112:	025b      	lsls	r3, r3, #9
 800a114:	b29b      	uxth	r3, r3
 800a116:	431a      	orrs	r2, r3
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a11c:	3b01      	subs	r3, #1
 800a11e:	041b      	lsls	r3, r3, #16
 800a120:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a124:	431a      	orrs	r2, r3
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a12a:	3b01      	subs	r3, #1
 800a12c:	061b      	lsls	r3, r3, #24
 800a12e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a132:	4938      	ldr	r1, [pc, #224]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a134:	4313      	orrs	r3, r2
 800a136:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a138:	4b36      	ldr	r3, [pc, #216]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a13a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a13c:	4a35      	ldr	r2, [pc, #212]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a13e:	f023 0301 	bic.w	r3, r3, #1
 800a142:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a144:	4b33      	ldr	r3, [pc, #204]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a146:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a148:	4b34      	ldr	r3, [pc, #208]	@ (800a21c <HAL_RCC_OscConfig+0x6cc>)
 800a14a:	4013      	ands	r3, r2
 800a14c:	687a      	ldr	r2, [r7, #4]
 800a14e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a150:	00d2      	lsls	r2, r2, #3
 800a152:	4930      	ldr	r1, [pc, #192]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a154:	4313      	orrs	r3, r2
 800a156:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a158:	4b2e      	ldr	r3, [pc, #184]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a15a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a15c:	f023 020c 	bic.w	r2, r3, #12
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a164:	492b      	ldr	r1, [pc, #172]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a166:	4313      	orrs	r3, r2
 800a168:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a16a:	4b2a      	ldr	r3, [pc, #168]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a16c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a16e:	f023 0202 	bic.w	r2, r3, #2
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a176:	4927      	ldr	r1, [pc, #156]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a178:	4313      	orrs	r3, r2
 800a17a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a17c:	4b25      	ldr	r3, [pc, #148]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a17e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a180:	4a24      	ldr	r2, [pc, #144]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a186:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a188:	4b22      	ldr	r3, [pc, #136]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a18a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a18c:	4a21      	ldr	r2, [pc, #132]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a18e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a192:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a194:	4b1f      	ldr	r3, [pc, #124]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a198:	4a1e      	ldr	r2, [pc, #120]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a19a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a19e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a1a0:	4b1c      	ldr	r3, [pc, #112]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a1a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a4:	4a1b      	ldr	r2, [pc, #108]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a1a6:	f043 0301 	orr.w	r3, r3, #1
 800a1aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a1ac:	4b19      	ldr	r3, [pc, #100]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4a18      	ldr	r2, [pc, #96]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a1b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a1b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1b8:	f7fa fe3e 	bl	8004e38 <HAL_GetTick>
 800a1bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a1be:	e008      	b.n	800a1d2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1c0:	f7fa fe3a 	bl	8004e38 <HAL_GetTick>
 800a1c4:	4602      	mov	r2, r0
 800a1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	2b02      	cmp	r3, #2
 800a1cc:	d901      	bls.n	800a1d2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800a1ce:	2303      	movs	r3, #3
 800a1d0:	e090      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a1d2:	4b10      	ldr	r3, [pc, #64]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d0f0      	beq.n	800a1c0 <HAL_RCC_OscConfig+0x670>
 800a1de:	e088      	b.n	800a2f2 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a1e0:	4b0c      	ldr	r3, [pc, #48]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a0b      	ldr	r2, [pc, #44]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a1e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a1ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1ec:	f7fa fe24 	bl	8004e38 <HAL_GetTick>
 800a1f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a1f2:	e008      	b.n	800a206 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1f4:	f7fa fe20 	bl	8004e38 <HAL_GetTick>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1fc:	1ad3      	subs	r3, r2, r3
 800a1fe:	2b02      	cmp	r3, #2
 800a200:	d901      	bls.n	800a206 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800a202:	2303      	movs	r3, #3
 800a204:	e076      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a206:	4b03      	ldr	r3, [pc, #12]	@ (800a214 <HAL_RCC_OscConfig+0x6c4>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d1f0      	bne.n	800a1f4 <HAL_RCC_OscConfig+0x6a4>
 800a212:	e06e      	b.n	800a2f2 <HAL_RCC_OscConfig+0x7a2>
 800a214:	58024400 	.word	0x58024400
 800a218:	fffffc0c 	.word	0xfffffc0c
 800a21c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a220:	4b36      	ldr	r3, [pc, #216]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a224:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a226:	4b35      	ldr	r3, [pc, #212]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a22a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a230:	2b01      	cmp	r3, #1
 800a232:	d031      	beq.n	800a298 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	f003 0203 	and.w	r2, r3, #3
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a23e:	429a      	cmp	r2, r3
 800a240:	d12a      	bne.n	800a298 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	091b      	lsrs	r3, r3, #4
 800a246:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a24e:	429a      	cmp	r2, r3
 800a250:	d122      	bne.n	800a298 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a25c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a25e:	429a      	cmp	r2, r3
 800a260:	d11a      	bne.n	800a298 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	0a5b      	lsrs	r3, r3, #9
 800a266:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a26e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a270:	429a      	cmp	r2, r3
 800a272:	d111      	bne.n	800a298 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	0c1b      	lsrs	r3, r3, #16
 800a278:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a280:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a282:	429a      	cmp	r2, r3
 800a284:	d108      	bne.n	800a298 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	0e1b      	lsrs	r3, r3, #24
 800a28a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a292:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a294:	429a      	cmp	r2, r3
 800a296:	d001      	beq.n	800a29c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	e02b      	b.n	800a2f4 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a29c:	4b17      	ldr	r3, [pc, #92]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a29e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2a0:	08db      	lsrs	r3, r3, #3
 800a2a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a2a6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2ac:	693a      	ldr	r2, [r7, #16]
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d01f      	beq.n	800a2f2 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a2b2:	4b12      	ldr	r3, [pc, #72]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a2b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2b6:	4a11      	ldr	r2, [pc, #68]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a2b8:	f023 0301 	bic.w	r3, r3, #1
 800a2bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a2be:	f7fa fdbb 	bl	8004e38 <HAL_GetTick>
 800a2c2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a2c4:	bf00      	nop
 800a2c6:	f7fa fdb7 	bl	8004e38 <HAL_GetTick>
 800a2ca:	4602      	mov	r2, r0
 800a2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d0f9      	beq.n	800a2c6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a2d2:	4b0a      	ldr	r3, [pc, #40]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a2d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a2d6:	4b0a      	ldr	r3, [pc, #40]	@ (800a300 <HAL_RCC_OscConfig+0x7b0>)
 800a2d8:	4013      	ands	r3, r2
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a2de:	00d2      	lsls	r2, r2, #3
 800a2e0:	4906      	ldr	r1, [pc, #24]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a2e6:	4b05      	ldr	r3, [pc, #20]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a2e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ea:	4a04      	ldr	r2, [pc, #16]	@ (800a2fc <HAL_RCC_OscConfig+0x7ac>)
 800a2ec:	f043 0301 	orr.w	r3, r3, #1
 800a2f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a2f2:	2300      	movs	r3, #0
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3730      	adds	r7, #48	@ 0x30
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}
 800a2fc:	58024400 	.word	0x58024400
 800a300:	ffff0007 	.word	0xffff0007

0800a304 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b086      	sub	sp, #24
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d101      	bne.n	800a318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a314:	2301      	movs	r3, #1
 800a316:	e19c      	b.n	800a652 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a318:	4b8a      	ldr	r3, [pc, #552]	@ (800a544 <HAL_RCC_ClockConfig+0x240>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f003 030f 	and.w	r3, r3, #15
 800a320:	683a      	ldr	r2, [r7, #0]
 800a322:	429a      	cmp	r2, r3
 800a324:	d910      	bls.n	800a348 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a326:	4b87      	ldr	r3, [pc, #540]	@ (800a544 <HAL_RCC_ClockConfig+0x240>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f023 020f 	bic.w	r2, r3, #15
 800a32e:	4985      	ldr	r1, [pc, #532]	@ (800a544 <HAL_RCC_ClockConfig+0x240>)
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	4313      	orrs	r3, r2
 800a334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a336:	4b83      	ldr	r3, [pc, #524]	@ (800a544 <HAL_RCC_ClockConfig+0x240>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f003 030f 	and.w	r3, r3, #15
 800a33e:	683a      	ldr	r2, [r7, #0]
 800a340:	429a      	cmp	r2, r3
 800a342:	d001      	beq.n	800a348 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a344:	2301      	movs	r3, #1
 800a346:	e184      	b.n	800a652 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f003 0304 	and.w	r3, r3, #4
 800a350:	2b00      	cmp	r3, #0
 800a352:	d010      	beq.n	800a376 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	691a      	ldr	r2, [r3, #16]
 800a358:	4b7b      	ldr	r3, [pc, #492]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a35a:	699b      	ldr	r3, [r3, #24]
 800a35c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a360:	429a      	cmp	r2, r3
 800a362:	d908      	bls.n	800a376 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a364:	4b78      	ldr	r3, [pc, #480]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a366:	699b      	ldr	r3, [r3, #24]
 800a368:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	691b      	ldr	r3, [r3, #16]
 800a370:	4975      	ldr	r1, [pc, #468]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a372:	4313      	orrs	r3, r2
 800a374:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f003 0308 	and.w	r3, r3, #8
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d010      	beq.n	800a3a4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	695a      	ldr	r2, [r3, #20]
 800a386:	4b70      	ldr	r3, [pc, #448]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a388:	69db      	ldr	r3, [r3, #28]
 800a38a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a38e:	429a      	cmp	r2, r3
 800a390:	d908      	bls.n	800a3a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a392:	4b6d      	ldr	r3, [pc, #436]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a394:	69db      	ldr	r3, [r3, #28]
 800a396:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	695b      	ldr	r3, [r3, #20]
 800a39e:	496a      	ldr	r1, [pc, #424]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f003 0310 	and.w	r3, r3, #16
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d010      	beq.n	800a3d2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	699a      	ldr	r2, [r3, #24]
 800a3b4:	4b64      	ldr	r3, [pc, #400]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a3b6:	69db      	ldr	r3, [r3, #28]
 800a3b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	d908      	bls.n	800a3d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a3c0:	4b61      	ldr	r3, [pc, #388]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a3c2:	69db      	ldr	r3, [r3, #28]
 800a3c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	699b      	ldr	r3, [r3, #24]
 800a3cc:	495e      	ldr	r1, [pc, #376]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f003 0320 	and.w	r3, r3, #32
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d010      	beq.n	800a400 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	69da      	ldr	r2, [r3, #28]
 800a3e2:	4b59      	ldr	r3, [pc, #356]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a3e4:	6a1b      	ldr	r3, [r3, #32]
 800a3e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a3ea:	429a      	cmp	r2, r3
 800a3ec:	d908      	bls.n	800a400 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a3ee:	4b56      	ldr	r3, [pc, #344]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a3f0:	6a1b      	ldr	r3, [r3, #32]
 800a3f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	69db      	ldr	r3, [r3, #28]
 800a3fa:	4953      	ldr	r1, [pc, #332]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f003 0302 	and.w	r3, r3, #2
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d010      	beq.n	800a42e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	68da      	ldr	r2, [r3, #12]
 800a410:	4b4d      	ldr	r3, [pc, #308]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a412:	699b      	ldr	r3, [r3, #24]
 800a414:	f003 030f 	and.w	r3, r3, #15
 800a418:	429a      	cmp	r2, r3
 800a41a:	d908      	bls.n	800a42e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a41c:	4b4a      	ldr	r3, [pc, #296]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a41e:	699b      	ldr	r3, [r3, #24]
 800a420:	f023 020f 	bic.w	r2, r3, #15
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	68db      	ldr	r3, [r3, #12]
 800a428:	4947      	ldr	r1, [pc, #284]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a42a:	4313      	orrs	r3, r2
 800a42c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f003 0301 	and.w	r3, r3, #1
 800a436:	2b00      	cmp	r3, #0
 800a438:	d055      	beq.n	800a4e6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a43a:	4b43      	ldr	r3, [pc, #268]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a43c:	699b      	ldr	r3, [r3, #24]
 800a43e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	689b      	ldr	r3, [r3, #8]
 800a446:	4940      	ldr	r1, [pc, #256]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a448:	4313      	orrs	r3, r2
 800a44a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	2b02      	cmp	r3, #2
 800a452:	d107      	bne.n	800a464 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a454:	4b3c      	ldr	r3, [pc, #240]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d121      	bne.n	800a4a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a460:	2301      	movs	r3, #1
 800a462:	e0f6      	b.n	800a652 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	2b03      	cmp	r3, #3
 800a46a:	d107      	bne.n	800a47c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a46c:	4b36      	ldr	r3, [pc, #216]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a474:	2b00      	cmp	r3, #0
 800a476:	d115      	bne.n	800a4a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a478:	2301      	movs	r3, #1
 800a47a:	e0ea      	b.n	800a652 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	685b      	ldr	r3, [r3, #4]
 800a480:	2b01      	cmp	r3, #1
 800a482:	d107      	bne.n	800a494 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a484:	4b30      	ldr	r3, [pc, #192]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d109      	bne.n	800a4a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a490:	2301      	movs	r3, #1
 800a492:	e0de      	b.n	800a652 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a494:	4b2c      	ldr	r3, [pc, #176]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f003 0304 	and.w	r3, r3, #4
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d101      	bne.n	800a4a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	e0d6      	b.n	800a652 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a4a4:	4b28      	ldr	r3, [pc, #160]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a4a6:	691b      	ldr	r3, [r3, #16]
 800a4a8:	f023 0207 	bic.w	r2, r3, #7
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	4925      	ldr	r1, [pc, #148]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4b6:	f7fa fcbf 	bl	8004e38 <HAL_GetTick>
 800a4ba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a4bc:	e00a      	b.n	800a4d4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a4be:	f7fa fcbb 	bl	8004e38 <HAL_GetTick>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	1ad3      	subs	r3, r2, r3
 800a4c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d901      	bls.n	800a4d4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a4d0:	2303      	movs	r3, #3
 800a4d2:	e0be      	b.n	800a652 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a4d4:	4b1c      	ldr	r3, [pc, #112]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	685b      	ldr	r3, [r3, #4]
 800a4e0:	00db      	lsls	r3, r3, #3
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d1eb      	bne.n	800a4be <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f003 0302 	and.w	r3, r3, #2
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d010      	beq.n	800a514 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	68da      	ldr	r2, [r3, #12]
 800a4f6:	4b14      	ldr	r3, [pc, #80]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a4f8:	699b      	ldr	r3, [r3, #24]
 800a4fa:	f003 030f 	and.w	r3, r3, #15
 800a4fe:	429a      	cmp	r2, r3
 800a500:	d208      	bcs.n	800a514 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a502:	4b11      	ldr	r3, [pc, #68]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a504:	699b      	ldr	r3, [r3, #24]
 800a506:	f023 020f 	bic.w	r2, r3, #15
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	68db      	ldr	r3, [r3, #12]
 800a50e:	490e      	ldr	r1, [pc, #56]	@ (800a548 <HAL_RCC_ClockConfig+0x244>)
 800a510:	4313      	orrs	r3, r2
 800a512:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a514:	4b0b      	ldr	r3, [pc, #44]	@ (800a544 <HAL_RCC_ClockConfig+0x240>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f003 030f 	and.w	r3, r3, #15
 800a51c:	683a      	ldr	r2, [r7, #0]
 800a51e:	429a      	cmp	r2, r3
 800a520:	d214      	bcs.n	800a54c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a522:	4b08      	ldr	r3, [pc, #32]	@ (800a544 <HAL_RCC_ClockConfig+0x240>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f023 020f 	bic.w	r2, r3, #15
 800a52a:	4906      	ldr	r1, [pc, #24]	@ (800a544 <HAL_RCC_ClockConfig+0x240>)
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	4313      	orrs	r3, r2
 800a530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a532:	4b04      	ldr	r3, [pc, #16]	@ (800a544 <HAL_RCC_ClockConfig+0x240>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f003 030f 	and.w	r3, r3, #15
 800a53a:	683a      	ldr	r2, [r7, #0]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d005      	beq.n	800a54c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a540:	2301      	movs	r3, #1
 800a542:	e086      	b.n	800a652 <HAL_RCC_ClockConfig+0x34e>
 800a544:	52002000 	.word	0x52002000
 800a548:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f003 0304 	and.w	r3, r3, #4
 800a554:	2b00      	cmp	r3, #0
 800a556:	d010      	beq.n	800a57a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	691a      	ldr	r2, [r3, #16]
 800a55c:	4b3f      	ldr	r3, [pc, #252]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a55e:	699b      	ldr	r3, [r3, #24]
 800a560:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a564:	429a      	cmp	r2, r3
 800a566:	d208      	bcs.n	800a57a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a568:	4b3c      	ldr	r3, [pc, #240]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a56a:	699b      	ldr	r3, [r3, #24]
 800a56c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	691b      	ldr	r3, [r3, #16]
 800a574:	4939      	ldr	r1, [pc, #228]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a576:	4313      	orrs	r3, r2
 800a578:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f003 0308 	and.w	r3, r3, #8
 800a582:	2b00      	cmp	r3, #0
 800a584:	d010      	beq.n	800a5a8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	695a      	ldr	r2, [r3, #20]
 800a58a:	4b34      	ldr	r3, [pc, #208]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a58c:	69db      	ldr	r3, [r3, #28]
 800a58e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a592:	429a      	cmp	r2, r3
 800a594:	d208      	bcs.n	800a5a8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a596:	4b31      	ldr	r3, [pc, #196]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a598:	69db      	ldr	r3, [r3, #28]
 800a59a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	695b      	ldr	r3, [r3, #20]
 800a5a2:	492e      	ldr	r1, [pc, #184]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f003 0310 	and.w	r3, r3, #16
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d010      	beq.n	800a5d6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	699a      	ldr	r2, [r3, #24]
 800a5b8:	4b28      	ldr	r3, [pc, #160]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a5ba:	69db      	ldr	r3, [r3, #28]
 800a5bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d208      	bcs.n	800a5d6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a5c4:	4b25      	ldr	r3, [pc, #148]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a5c6:	69db      	ldr	r3, [r3, #28]
 800a5c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	699b      	ldr	r3, [r3, #24]
 800a5d0:	4922      	ldr	r1, [pc, #136]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f003 0320 	and.w	r3, r3, #32
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d010      	beq.n	800a604 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	69da      	ldr	r2, [r3, #28]
 800a5e6:	4b1d      	ldr	r3, [pc, #116]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a5e8:	6a1b      	ldr	r3, [r3, #32]
 800a5ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	d208      	bcs.n	800a604 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a5f2:	4b1a      	ldr	r3, [pc, #104]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a5f4:	6a1b      	ldr	r3, [r3, #32]
 800a5f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	69db      	ldr	r3, [r3, #28]
 800a5fe:	4917      	ldr	r1, [pc, #92]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a600:	4313      	orrs	r3, r2
 800a602:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a604:	f000 f834 	bl	800a670 <HAL_RCC_GetSysClockFreq>
 800a608:	4602      	mov	r2, r0
 800a60a:	4b14      	ldr	r3, [pc, #80]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a60c:	699b      	ldr	r3, [r3, #24]
 800a60e:	0a1b      	lsrs	r3, r3, #8
 800a610:	f003 030f 	and.w	r3, r3, #15
 800a614:	4912      	ldr	r1, [pc, #72]	@ (800a660 <HAL_RCC_ClockConfig+0x35c>)
 800a616:	5ccb      	ldrb	r3, [r1, r3]
 800a618:	f003 031f 	and.w	r3, r3, #31
 800a61c:	fa22 f303 	lsr.w	r3, r2, r3
 800a620:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a622:	4b0e      	ldr	r3, [pc, #56]	@ (800a65c <HAL_RCC_ClockConfig+0x358>)
 800a624:	699b      	ldr	r3, [r3, #24]
 800a626:	f003 030f 	and.w	r3, r3, #15
 800a62a:	4a0d      	ldr	r2, [pc, #52]	@ (800a660 <HAL_RCC_ClockConfig+0x35c>)
 800a62c:	5cd3      	ldrb	r3, [r2, r3]
 800a62e:	f003 031f 	and.w	r3, r3, #31
 800a632:	693a      	ldr	r2, [r7, #16]
 800a634:	fa22 f303 	lsr.w	r3, r2, r3
 800a638:	4a0a      	ldr	r2, [pc, #40]	@ (800a664 <HAL_RCC_ClockConfig+0x360>)
 800a63a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a63c:	4a0a      	ldr	r2, [pc, #40]	@ (800a668 <HAL_RCC_ClockConfig+0x364>)
 800a63e:	693b      	ldr	r3, [r7, #16]
 800a640:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a642:	4b0a      	ldr	r3, [pc, #40]	@ (800a66c <HAL_RCC_ClockConfig+0x368>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4618      	mov	r0, r3
 800a648:	f7fa f942 	bl	80048d0 <HAL_InitTick>
 800a64c:	4603      	mov	r3, r0
 800a64e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a650:	7bfb      	ldrb	r3, [r7, #15]
}
 800a652:	4618      	mov	r0, r3
 800a654:	3718      	adds	r7, #24
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}
 800a65a:	bf00      	nop
 800a65c:	58024400 	.word	0x58024400
 800a660:	080180d0 	.word	0x080180d0
 800a664:	24000004 	.word	0x24000004
 800a668:	24000000 	.word	0x24000000
 800a66c:	24000008 	.word	0x24000008

0800a670 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a670:	b480      	push	{r7}
 800a672:	b089      	sub	sp, #36	@ 0x24
 800a674:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a676:	4bb3      	ldr	r3, [pc, #716]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a678:	691b      	ldr	r3, [r3, #16]
 800a67a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a67e:	2b18      	cmp	r3, #24
 800a680:	f200 8155 	bhi.w	800a92e <HAL_RCC_GetSysClockFreq+0x2be>
 800a684:	a201      	add	r2, pc, #4	@ (adr r2, 800a68c <HAL_RCC_GetSysClockFreq+0x1c>)
 800a686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a68a:	bf00      	nop
 800a68c:	0800a6f1 	.word	0x0800a6f1
 800a690:	0800a92f 	.word	0x0800a92f
 800a694:	0800a92f 	.word	0x0800a92f
 800a698:	0800a92f 	.word	0x0800a92f
 800a69c:	0800a92f 	.word	0x0800a92f
 800a6a0:	0800a92f 	.word	0x0800a92f
 800a6a4:	0800a92f 	.word	0x0800a92f
 800a6a8:	0800a92f 	.word	0x0800a92f
 800a6ac:	0800a717 	.word	0x0800a717
 800a6b0:	0800a92f 	.word	0x0800a92f
 800a6b4:	0800a92f 	.word	0x0800a92f
 800a6b8:	0800a92f 	.word	0x0800a92f
 800a6bc:	0800a92f 	.word	0x0800a92f
 800a6c0:	0800a92f 	.word	0x0800a92f
 800a6c4:	0800a92f 	.word	0x0800a92f
 800a6c8:	0800a92f 	.word	0x0800a92f
 800a6cc:	0800a71d 	.word	0x0800a71d
 800a6d0:	0800a92f 	.word	0x0800a92f
 800a6d4:	0800a92f 	.word	0x0800a92f
 800a6d8:	0800a92f 	.word	0x0800a92f
 800a6dc:	0800a92f 	.word	0x0800a92f
 800a6e0:	0800a92f 	.word	0x0800a92f
 800a6e4:	0800a92f 	.word	0x0800a92f
 800a6e8:	0800a92f 	.word	0x0800a92f
 800a6ec:	0800a723 	.word	0x0800a723
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a6f0:	4b94      	ldr	r3, [pc, #592]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f003 0320 	and.w	r3, r3, #32
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d009      	beq.n	800a710 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a6fc:	4b91      	ldr	r3, [pc, #580]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	08db      	lsrs	r3, r3, #3
 800a702:	f003 0303 	and.w	r3, r3, #3
 800a706:	4a90      	ldr	r2, [pc, #576]	@ (800a948 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a708:	fa22 f303 	lsr.w	r3, r2, r3
 800a70c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a70e:	e111      	b.n	800a934 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a710:	4b8d      	ldr	r3, [pc, #564]	@ (800a948 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a712:	61bb      	str	r3, [r7, #24]
      break;
 800a714:	e10e      	b.n	800a934 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a716:	4b8d      	ldr	r3, [pc, #564]	@ (800a94c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a718:	61bb      	str	r3, [r7, #24]
      break;
 800a71a:	e10b      	b.n	800a934 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a71c:	4b8c      	ldr	r3, [pc, #560]	@ (800a950 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a71e:	61bb      	str	r3, [r7, #24]
      break;
 800a720:	e108      	b.n	800a934 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a722:	4b88      	ldr	r3, [pc, #544]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a726:	f003 0303 	and.w	r3, r3, #3
 800a72a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a72c:	4b85      	ldr	r3, [pc, #532]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a72e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a730:	091b      	lsrs	r3, r3, #4
 800a732:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a736:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a738:	4b82      	ldr	r3, [pc, #520]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a73a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a73c:	f003 0301 	and.w	r3, r3, #1
 800a740:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a742:	4b80      	ldr	r3, [pc, #512]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a746:	08db      	lsrs	r3, r3, #3
 800a748:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a74c:	68fa      	ldr	r2, [r7, #12]
 800a74e:	fb02 f303 	mul.w	r3, r2, r3
 800a752:	ee07 3a90 	vmov	s15, r3
 800a756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a75a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	2b00      	cmp	r3, #0
 800a762:	f000 80e1 	beq.w	800a928 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	2b02      	cmp	r3, #2
 800a76a:	f000 8083 	beq.w	800a874 <HAL_RCC_GetSysClockFreq+0x204>
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	2b02      	cmp	r3, #2
 800a772:	f200 80a1 	bhi.w	800a8b8 <HAL_RCC_GetSysClockFreq+0x248>
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d003      	beq.n	800a784 <HAL_RCC_GetSysClockFreq+0x114>
 800a77c:	697b      	ldr	r3, [r7, #20]
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d056      	beq.n	800a830 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a782:	e099      	b.n	800a8b8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a784:	4b6f      	ldr	r3, [pc, #444]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f003 0320 	and.w	r3, r3, #32
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d02d      	beq.n	800a7ec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a790:	4b6c      	ldr	r3, [pc, #432]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	08db      	lsrs	r3, r3, #3
 800a796:	f003 0303 	and.w	r3, r3, #3
 800a79a:	4a6b      	ldr	r2, [pc, #428]	@ (800a948 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a79c:	fa22 f303 	lsr.w	r3, r2, r3
 800a7a0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	ee07 3a90 	vmov	s15, r3
 800a7a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	ee07 3a90 	vmov	s15, r3
 800a7b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7ba:	4b62      	ldr	r3, [pc, #392]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a7bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7c2:	ee07 3a90 	vmov	s15, r3
 800a7c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7ca:	ed97 6a02 	vldr	s12, [r7, #8]
 800a7ce:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a954 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a7d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a7de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a7e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7e6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a7ea:	e087      	b.n	800a8fc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	ee07 3a90 	vmov	s15, r3
 800a7f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7f6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a958 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a7fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7fe:	4b51      	ldr	r3, [pc, #324]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a806:	ee07 3a90 	vmov	s15, r3
 800a80a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a80e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a812:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a954 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a81a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a81e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a82a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a82e:	e065      	b.n	800a8fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	ee07 3a90 	vmov	s15, r3
 800a836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a83a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a95c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a83e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a842:	4b40      	ldr	r3, [pc, #256]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a84a:	ee07 3a90 	vmov	s15, r3
 800a84e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a852:	ed97 6a02 	vldr	s12, [r7, #8]
 800a856:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a954 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a85a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a85e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a86a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a86e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a872:	e043      	b.n	800a8fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a874:	693b      	ldr	r3, [r7, #16]
 800a876:	ee07 3a90 	vmov	s15, r3
 800a87a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a87e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a960 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a886:	4b2f      	ldr	r3, [pc, #188]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a88a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a88e:	ee07 3a90 	vmov	s15, r3
 800a892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a896:	ed97 6a02 	vldr	s12, [r7, #8]
 800a89a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a954 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a89e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a8aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a8b6:	e021      	b.n	800a8fc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	ee07 3a90 	vmov	s15, r3
 800a8be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8c2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a95c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a8c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8ca:	4b1e      	ldr	r3, [pc, #120]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a8cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8d2:	ee07 3a90 	vmov	s15, r3
 800a8d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a8da:	ed97 6a02 	vldr	s12, [r7, #8]
 800a8de:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a954 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a8e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a8e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a8ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a8ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a8f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a8fa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a8fc:	4b11      	ldr	r3, [pc, #68]	@ (800a944 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a8fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a900:	0a5b      	lsrs	r3, r3, #9
 800a902:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a906:	3301      	adds	r3, #1
 800a908:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	ee07 3a90 	vmov	s15, r3
 800a910:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a914:	edd7 6a07 	vldr	s13, [r7, #28]
 800a918:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a91c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a920:	ee17 3a90 	vmov	r3, s15
 800a924:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a926:	e005      	b.n	800a934 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a928:	2300      	movs	r3, #0
 800a92a:	61bb      	str	r3, [r7, #24]
      break;
 800a92c:	e002      	b.n	800a934 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a92e:	4b07      	ldr	r3, [pc, #28]	@ (800a94c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a930:	61bb      	str	r3, [r7, #24]
      break;
 800a932:	bf00      	nop
  }

  return sysclockfreq;
 800a934:	69bb      	ldr	r3, [r7, #24]
}
 800a936:	4618      	mov	r0, r3
 800a938:	3724      	adds	r7, #36	@ 0x24
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	58024400 	.word	0x58024400
 800a948:	03d09000 	.word	0x03d09000
 800a94c:	003d0900 	.word	0x003d0900
 800a950:	017d7840 	.word	0x017d7840
 800a954:	46000000 	.word	0x46000000
 800a958:	4c742400 	.word	0x4c742400
 800a95c:	4a742400 	.word	0x4a742400
 800a960:	4bbebc20 	.word	0x4bbebc20

0800a964 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b082      	sub	sp, #8
 800a968:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a96a:	f7ff fe81 	bl	800a670 <HAL_RCC_GetSysClockFreq>
 800a96e:	4602      	mov	r2, r0
 800a970:	4b10      	ldr	r3, [pc, #64]	@ (800a9b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800a972:	699b      	ldr	r3, [r3, #24]
 800a974:	0a1b      	lsrs	r3, r3, #8
 800a976:	f003 030f 	and.w	r3, r3, #15
 800a97a:	490f      	ldr	r1, [pc, #60]	@ (800a9b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800a97c:	5ccb      	ldrb	r3, [r1, r3]
 800a97e:	f003 031f 	and.w	r3, r3, #31
 800a982:	fa22 f303 	lsr.w	r3, r2, r3
 800a986:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a988:	4b0a      	ldr	r3, [pc, #40]	@ (800a9b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800a98a:	699b      	ldr	r3, [r3, #24]
 800a98c:	f003 030f 	and.w	r3, r3, #15
 800a990:	4a09      	ldr	r2, [pc, #36]	@ (800a9b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800a992:	5cd3      	ldrb	r3, [r2, r3]
 800a994:	f003 031f 	and.w	r3, r3, #31
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	fa22 f303 	lsr.w	r3, r2, r3
 800a99e:	4a07      	ldr	r2, [pc, #28]	@ (800a9bc <HAL_RCC_GetHCLKFreq+0x58>)
 800a9a0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a9a2:	4a07      	ldr	r2, [pc, #28]	@ (800a9c0 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a9a8:	4b04      	ldr	r3, [pc, #16]	@ (800a9bc <HAL_RCC_GetHCLKFreq+0x58>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
}
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	3708      	adds	r7, #8
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}
 800a9b4:	58024400 	.word	0x58024400
 800a9b8:	080180d0 	.word	0x080180d0
 800a9bc:	24000004 	.word	0x24000004
 800a9c0:	24000000 	.word	0x24000000

0800a9c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a9c8:	f7ff ffcc 	bl	800a964 <HAL_RCC_GetHCLKFreq>
 800a9cc:	4602      	mov	r2, r0
 800a9ce:	4b06      	ldr	r3, [pc, #24]	@ (800a9e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a9d0:	69db      	ldr	r3, [r3, #28]
 800a9d2:	091b      	lsrs	r3, r3, #4
 800a9d4:	f003 0307 	and.w	r3, r3, #7
 800a9d8:	4904      	ldr	r1, [pc, #16]	@ (800a9ec <HAL_RCC_GetPCLK1Freq+0x28>)
 800a9da:	5ccb      	ldrb	r3, [r1, r3]
 800a9dc:	f003 031f 	and.w	r3, r3, #31
 800a9e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	bd80      	pop	{r7, pc}
 800a9e8:	58024400 	.word	0x58024400
 800a9ec:	080180d0 	.word	0x080180d0

0800a9f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a9f4:	f7ff ffb6 	bl	800a964 <HAL_RCC_GetHCLKFreq>
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	4b06      	ldr	r3, [pc, #24]	@ (800aa14 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a9fc:	69db      	ldr	r3, [r3, #28]
 800a9fe:	0a1b      	lsrs	r3, r3, #8
 800aa00:	f003 0307 	and.w	r3, r3, #7
 800aa04:	4904      	ldr	r1, [pc, #16]	@ (800aa18 <HAL_RCC_GetPCLK2Freq+0x28>)
 800aa06:	5ccb      	ldrb	r3, [r1, r3]
 800aa08:	f003 031f 	and.w	r3, r3, #31
 800aa0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	bd80      	pop	{r7, pc}
 800aa14:	58024400 	.word	0x58024400
 800aa18:	080180d0 	.word	0x080180d0

0800aa1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	223f      	movs	r2, #63	@ 0x3f
 800aa2a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800aa2c:	4b1a      	ldr	r3, [pc, #104]	@ (800aa98 <HAL_RCC_GetClockConfig+0x7c>)
 800aa2e:	691b      	ldr	r3, [r3, #16]
 800aa30:	f003 0207 	and.w	r2, r3, #7
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800aa38:	4b17      	ldr	r3, [pc, #92]	@ (800aa98 <HAL_RCC_GetClockConfig+0x7c>)
 800aa3a:	699b      	ldr	r3, [r3, #24]
 800aa3c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800aa44:	4b14      	ldr	r3, [pc, #80]	@ (800aa98 <HAL_RCC_GetClockConfig+0x7c>)
 800aa46:	699b      	ldr	r3, [r3, #24]
 800aa48:	f003 020f 	and.w	r2, r3, #15
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800aa50:	4b11      	ldr	r3, [pc, #68]	@ (800aa98 <HAL_RCC_GetClockConfig+0x7c>)
 800aa52:	699b      	ldr	r3, [r3, #24]
 800aa54:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800aa5c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa98 <HAL_RCC_GetClockConfig+0x7c>)
 800aa5e:	69db      	ldr	r3, [r3, #28]
 800aa60:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800aa68:	4b0b      	ldr	r3, [pc, #44]	@ (800aa98 <HAL_RCC_GetClockConfig+0x7c>)
 800aa6a:	69db      	ldr	r3, [r3, #28]
 800aa6c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800aa74:	4b08      	ldr	r3, [pc, #32]	@ (800aa98 <HAL_RCC_GetClockConfig+0x7c>)
 800aa76:	6a1b      	ldr	r3, [r3, #32]
 800aa78:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800aa80:	4b06      	ldr	r3, [pc, #24]	@ (800aa9c <HAL_RCC_GetClockConfig+0x80>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f003 020f 	and.w	r2, r3, #15
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	601a      	str	r2, [r3, #0]
}
 800aa8c:	bf00      	nop
 800aa8e:	370c      	adds	r7, #12
 800aa90:	46bd      	mov	sp, r7
 800aa92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa96:	4770      	bx	lr
 800aa98:	58024400 	.word	0x58024400
 800aa9c:	52002000 	.word	0x52002000

0800aaa0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800aaa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aaa4:	b0c6      	sub	sp, #280	@ 0x118
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800aaac:	2300      	movs	r3, #0
 800aaae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800aab2:	2300      	movs	r3, #0
 800aab4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800aab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800aac4:	2500      	movs	r5, #0
 800aac6:	ea54 0305 	orrs.w	r3, r4, r5
 800aaca:	d049      	beq.n	800ab60 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800aacc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aad0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aad2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800aad6:	d02f      	beq.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800aad8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800aadc:	d828      	bhi.n	800ab30 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800aade:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aae2:	d01a      	beq.n	800ab1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800aae4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aae8:	d822      	bhi.n	800ab30 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d003      	beq.n	800aaf6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800aaee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aaf2:	d007      	beq.n	800ab04 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800aaf4:	e01c      	b.n	800ab30 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aaf6:	4bab      	ldr	r3, [pc, #684]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aaf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aafa:	4aaa      	ldr	r2, [pc, #680]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aafc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ab02:	e01a      	b.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ab04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab08:	3308      	adds	r3, #8
 800ab0a:	2102      	movs	r1, #2
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f002 fa49 	bl	800cfa4 <RCCEx_PLL2_Config>
 800ab12:	4603      	mov	r3, r0
 800ab14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ab18:	e00f      	b.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ab1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab1e:	3328      	adds	r3, #40	@ 0x28
 800ab20:	2102      	movs	r1, #2
 800ab22:	4618      	mov	r0, r3
 800ab24:	f002 faf0 	bl	800d108 <RCCEx_PLL3_Config>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ab2e:	e004      	b.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ab30:	2301      	movs	r3, #1
 800ab32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ab36:	e000      	b.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800ab38:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d10a      	bne.n	800ab58 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ab42:	4b98      	ldr	r3, [pc, #608]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ab44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab46:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800ab4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab50:	4a94      	ldr	r2, [pc, #592]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ab52:	430b      	orrs	r3, r1
 800ab54:	6513      	str	r3, [r2, #80]	@ 0x50
 800ab56:	e003      	b.n	800ab60 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ab60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab68:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800ab6c:	f04f 0900 	mov.w	r9, #0
 800ab70:	ea58 0309 	orrs.w	r3, r8, r9
 800ab74:	d047      	beq.n	800ac06 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800ab76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab7c:	2b04      	cmp	r3, #4
 800ab7e:	d82a      	bhi.n	800abd6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800ab80:	a201      	add	r2, pc, #4	@ (adr r2, 800ab88 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800ab82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab86:	bf00      	nop
 800ab88:	0800ab9d 	.word	0x0800ab9d
 800ab8c:	0800abab 	.word	0x0800abab
 800ab90:	0800abc1 	.word	0x0800abc1
 800ab94:	0800abdf 	.word	0x0800abdf
 800ab98:	0800abdf 	.word	0x0800abdf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab9c:	4b81      	ldr	r3, [pc, #516]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ab9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aba0:	4a80      	ldr	r2, [pc, #512]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aba2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aba6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aba8:	e01a      	b.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800abaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abae:	3308      	adds	r3, #8
 800abb0:	2100      	movs	r1, #0
 800abb2:	4618      	mov	r0, r3
 800abb4:	f002 f9f6 	bl	800cfa4 <RCCEx_PLL2_Config>
 800abb8:	4603      	mov	r3, r0
 800abba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800abbe:	e00f      	b.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800abc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abc4:	3328      	adds	r3, #40	@ 0x28
 800abc6:	2100      	movs	r1, #0
 800abc8:	4618      	mov	r0, r3
 800abca:	f002 fa9d 	bl	800d108 <RCCEx_PLL3_Config>
 800abce:	4603      	mov	r3, r0
 800abd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800abd4:	e004      	b.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800abd6:	2301      	movs	r3, #1
 800abd8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800abdc:	e000      	b.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800abde:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abe0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d10a      	bne.n	800abfe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800abe8:	4b6e      	ldr	r3, [pc, #440]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800abea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abec:	f023 0107 	bic.w	r1, r3, #7
 800abf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abf6:	4a6b      	ldr	r2, [pc, #428]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800abf8:	430b      	orrs	r3, r1
 800abfa:	6513      	str	r3, [r2, #80]	@ 0x50
 800abfc:	e003      	b.n	800ac06 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ac02:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ac06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac0e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800ac12:	f04f 0b00 	mov.w	fp, #0
 800ac16:	ea5a 030b 	orrs.w	r3, sl, fp
 800ac1a:	d05b      	beq.n	800acd4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800ac1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ac24:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800ac28:	d03b      	beq.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800ac2a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800ac2e:	d834      	bhi.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ac30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac34:	d037      	beq.n	800aca6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800ac36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac3a:	d82e      	bhi.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ac3c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ac40:	d033      	beq.n	800acaa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800ac42:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ac46:	d828      	bhi.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ac48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac4c:	d01a      	beq.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800ac4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac52:	d822      	bhi.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d003      	beq.n	800ac60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800ac58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac5c:	d007      	beq.n	800ac6e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800ac5e:	e01c      	b.n	800ac9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ac60:	4b50      	ldr	r3, [pc, #320]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ac62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac64:	4a4f      	ldr	r2, [pc, #316]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ac66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ac6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ac6c:	e01e      	b.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ac6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac72:	3308      	adds	r3, #8
 800ac74:	2100      	movs	r1, #0
 800ac76:	4618      	mov	r0, r3
 800ac78:	f002 f994 	bl	800cfa4 <RCCEx_PLL2_Config>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ac82:	e013      	b.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ac84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac88:	3328      	adds	r3, #40	@ 0x28
 800ac8a:	2100      	movs	r1, #0
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f002 fa3b 	bl	800d108 <RCCEx_PLL3_Config>
 800ac92:	4603      	mov	r3, r0
 800ac94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ac98:	e008      	b.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aca0:	e004      	b.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800aca2:	bf00      	nop
 800aca4:	e002      	b.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800aca6:	bf00      	nop
 800aca8:	e000      	b.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800acaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d10b      	bne.n	800accc <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800acb4:	4b3b      	ldr	r3, [pc, #236]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800acb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acb8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800acbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acc0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800acc4:	4a37      	ldr	r2, [pc, #220]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800acc6:	430b      	orrs	r3, r1
 800acc8:	6593      	str	r3, [r2, #88]	@ 0x58
 800acca:	e003      	b.n	800acd4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800accc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800acd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800acd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acdc:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800ace0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ace4:	2300      	movs	r3, #0
 800ace6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800acea:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800acee:	460b      	mov	r3, r1
 800acf0:	4313      	orrs	r3, r2
 800acf2:	d05d      	beq.n	800adb0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800acf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acf8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800acfc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ad00:	d03b      	beq.n	800ad7a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800ad02:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ad06:	d834      	bhi.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ad08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ad0c:	d037      	beq.n	800ad7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800ad0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ad12:	d82e      	bhi.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ad14:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ad18:	d033      	beq.n	800ad82 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800ad1a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ad1e:	d828      	bhi.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ad20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad24:	d01a      	beq.n	800ad5c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800ad26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad2a:	d822      	bhi.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d003      	beq.n	800ad38 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800ad30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad34:	d007      	beq.n	800ad46 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800ad36:	e01c      	b.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad38:	4b1a      	ldr	r3, [pc, #104]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ad3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad3c:	4a19      	ldr	r2, [pc, #100]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ad3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ad42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ad44:	e01e      	b.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ad46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad4a:	3308      	adds	r3, #8
 800ad4c:	2100      	movs	r1, #0
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f002 f928 	bl	800cfa4 <RCCEx_PLL2_Config>
 800ad54:	4603      	mov	r3, r0
 800ad56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ad5a:	e013      	b.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ad5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad60:	3328      	adds	r3, #40	@ 0x28
 800ad62:	2100      	movs	r1, #0
 800ad64:	4618      	mov	r0, r3
 800ad66:	f002 f9cf 	bl	800d108 <RCCEx_PLL3_Config>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ad70:	e008      	b.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ad72:	2301      	movs	r3, #1
 800ad74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ad78:	e004      	b.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ad7a:	bf00      	nop
 800ad7c:	e002      	b.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ad7e:	bf00      	nop
 800ad80:	e000      	b.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ad82:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d10d      	bne.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ad8c:	4b05      	ldr	r3, [pc, #20]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ad8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad90:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800ad94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad98:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ad9c:	4a01      	ldr	r2, [pc, #4]	@ (800ada4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ad9e:	430b      	orrs	r3, r1
 800ada0:	6593      	str	r3, [r2, #88]	@ 0x58
 800ada2:	e005      	b.n	800adb0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800ada4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ada8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800adac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800adb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800adbc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800adc0:	2300      	movs	r3, #0
 800adc2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800adc6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800adca:	460b      	mov	r3, r1
 800adcc:	4313      	orrs	r3, r2
 800adce:	d03a      	beq.n	800ae46 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800add0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800add4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800add6:	2b30      	cmp	r3, #48	@ 0x30
 800add8:	d01f      	beq.n	800ae1a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800adda:	2b30      	cmp	r3, #48	@ 0x30
 800addc:	d819      	bhi.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800adde:	2b20      	cmp	r3, #32
 800ade0:	d00c      	beq.n	800adfc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800ade2:	2b20      	cmp	r3, #32
 800ade4:	d815      	bhi.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d019      	beq.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800adea:	2b10      	cmp	r3, #16
 800adec:	d111      	bne.n	800ae12 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800adee:	4baa      	ldr	r3, [pc, #680]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800adf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf2:	4aa9      	ldr	r2, [pc, #676]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800adf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800adf8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800adfa:	e011      	b.n	800ae20 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800adfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae00:	3308      	adds	r3, #8
 800ae02:	2102      	movs	r1, #2
 800ae04:	4618      	mov	r0, r3
 800ae06:	f002 f8cd 	bl	800cfa4 <RCCEx_PLL2_Config>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ae10:	e006      	b.n	800ae20 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ae12:	2301      	movs	r3, #1
 800ae14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ae18:	e002      	b.n	800ae20 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ae1a:	bf00      	nop
 800ae1c:	e000      	b.n	800ae20 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ae1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d10a      	bne.n	800ae3e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ae28:	4b9b      	ldr	r3, [pc, #620]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ae2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae2c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800ae30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae36:	4a98      	ldr	r2, [pc, #608]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ae38:	430b      	orrs	r3, r1
 800ae3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ae3c:	e003      	b.n	800ae46 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae3e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae42:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ae46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae4e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ae52:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ae56:	2300      	movs	r3, #0
 800ae58:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ae5c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800ae60:	460b      	mov	r3, r1
 800ae62:	4313      	orrs	r3, r2
 800ae64:	d051      	beq.n	800af0a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ae66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ae70:	d035      	beq.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800ae72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ae76:	d82e      	bhi.n	800aed6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ae78:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ae7c:	d031      	beq.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800ae7e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ae82:	d828      	bhi.n	800aed6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ae84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae88:	d01a      	beq.n	800aec0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800ae8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae8e:	d822      	bhi.n	800aed6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d003      	beq.n	800ae9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800ae94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae98:	d007      	beq.n	800aeaa <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800ae9a:	e01c      	b.n	800aed6 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae9c:	4b7e      	ldr	r3, [pc, #504]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ae9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aea0:	4a7d      	ldr	r2, [pc, #500]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800aea2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aea6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800aea8:	e01c      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aeaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aeae:	3308      	adds	r3, #8
 800aeb0:	2100      	movs	r1, #0
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f002 f876 	bl	800cfa4 <RCCEx_PLL2_Config>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800aebe:	e011      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aec4:	3328      	adds	r3, #40	@ 0x28
 800aec6:	2100      	movs	r1, #0
 800aec8:	4618      	mov	r0, r3
 800aeca:	f002 f91d 	bl	800d108 <RCCEx_PLL3_Config>
 800aece:	4603      	mov	r3, r0
 800aed0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800aed4:	e006      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aed6:	2301      	movs	r3, #1
 800aed8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aedc:	e002      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800aede:	bf00      	nop
 800aee0:	e000      	b.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800aee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aee4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d10a      	bne.n	800af02 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800aeec:	4b6a      	ldr	r3, [pc, #424]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800aeee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aef0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800aef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aefa:	4a67      	ldr	r2, [pc, #412]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800aefc:	430b      	orrs	r3, r1
 800aefe:	6513      	str	r3, [r2, #80]	@ 0x50
 800af00:	e003      	b.n	800af0a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af06:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800af0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af12:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800af16:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800af1a:	2300      	movs	r3, #0
 800af1c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800af20:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800af24:	460b      	mov	r3, r1
 800af26:	4313      	orrs	r3, r2
 800af28:	d053      	beq.n	800afd2 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800af2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af34:	d033      	beq.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800af36:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800af3a:	d82c      	bhi.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800af3c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af40:	d02f      	beq.n	800afa2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800af42:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af46:	d826      	bhi.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800af48:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af4c:	d02b      	beq.n	800afa6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800af4e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800af52:	d820      	bhi.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800af54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af58:	d012      	beq.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800af5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af5e:	d81a      	bhi.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800af60:	2b00      	cmp	r3, #0
 800af62:	d022      	beq.n	800afaa <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800af64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af68:	d115      	bne.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800af6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af6e:	3308      	adds	r3, #8
 800af70:	2101      	movs	r1, #1
 800af72:	4618      	mov	r0, r3
 800af74:	f002 f816 	bl	800cfa4 <RCCEx_PLL2_Config>
 800af78:	4603      	mov	r3, r0
 800af7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800af7e:	e015      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800af80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af84:	3328      	adds	r3, #40	@ 0x28
 800af86:	2101      	movs	r1, #1
 800af88:	4618      	mov	r0, r3
 800af8a:	f002 f8bd 	bl	800d108 <RCCEx_PLL3_Config>
 800af8e:	4603      	mov	r3, r0
 800af90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800af94:	e00a      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af96:	2301      	movs	r3, #1
 800af98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800af9c:	e006      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800af9e:	bf00      	nop
 800afa0:	e004      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800afa2:	bf00      	nop
 800afa4:	e002      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800afa6:	bf00      	nop
 800afa8:	e000      	b.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800afaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800afac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d10a      	bne.n	800afca <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800afb4:	4b38      	ldr	r3, [pc, #224]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800afb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afb8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800afbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afc2:	4a35      	ldr	r2, [pc, #212]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800afc4:	430b      	orrs	r3, r1
 800afc6:	6513      	str	r3, [r2, #80]	@ 0x50
 800afc8:	e003      	b.n	800afd2 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800afce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800afd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afda:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800afde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800afe2:	2300      	movs	r3, #0
 800afe4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800afe8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800afec:	460b      	mov	r3, r1
 800afee:	4313      	orrs	r3, r2
 800aff0:	d058      	beq.n	800b0a4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800aff2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aff6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800affa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800affe:	d033      	beq.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800b000:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b004:	d82c      	bhi.n	800b060 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b006:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b00a:	d02f      	beq.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800b00c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b010:	d826      	bhi.n	800b060 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b012:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b016:	d02b      	beq.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800b018:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b01c:	d820      	bhi.n	800b060 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b01e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b022:	d012      	beq.n	800b04a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800b024:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b028:	d81a      	bhi.n	800b060 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d022      	beq.n	800b074 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b02e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b032:	d115      	bne.n	800b060 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b038:	3308      	adds	r3, #8
 800b03a:	2101      	movs	r1, #1
 800b03c:	4618      	mov	r0, r3
 800b03e:	f001 ffb1 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b042:	4603      	mov	r3, r0
 800b044:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b048:	e015      	b.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b04a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b04e:	3328      	adds	r3, #40	@ 0x28
 800b050:	2101      	movs	r1, #1
 800b052:	4618      	mov	r0, r3
 800b054:	f002 f858 	bl	800d108 <RCCEx_PLL3_Config>
 800b058:	4603      	mov	r3, r0
 800b05a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b05e:	e00a      	b.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b060:	2301      	movs	r3, #1
 800b062:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b066:	e006      	b.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b068:	bf00      	nop
 800b06a:	e004      	b.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b06c:	bf00      	nop
 800b06e:	e002      	b.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b070:	bf00      	nop
 800b072:	e000      	b.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b074:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b076:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d10e      	bne.n	800b09c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b07e:	4b06      	ldr	r3, [pc, #24]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b082:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b086:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b08a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b08e:	4a02      	ldr	r2, [pc, #8]	@ (800b098 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b090:	430b      	orrs	r3, r1
 800b092:	6593      	str	r3, [r2, #88]	@ 0x58
 800b094:	e006      	b.n	800b0a4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800b096:	bf00      	nop
 800b098:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b09c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b0a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b0a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ac:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b0b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b0ba:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b0be:	460b      	mov	r3, r1
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	d037      	beq.n	800b134 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b0c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0ce:	d00e      	beq.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800b0d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0d4:	d816      	bhi.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d018      	beq.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800b0da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b0de:	d111      	bne.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0e0:	4bc4      	ldr	r3, [pc, #784]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b0e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0e4:	4ac3      	ldr	r2, [pc, #780]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b0e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b0ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b0ec:	e00f      	b.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b0ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0f2:	3308      	adds	r3, #8
 800b0f4:	2101      	movs	r1, #1
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f001 ff54 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b102:	e004      	b.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b104:	2301      	movs	r3, #1
 800b106:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b10a:	e000      	b.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800b10c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b10e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b112:	2b00      	cmp	r3, #0
 800b114:	d10a      	bne.n	800b12c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b116:	4bb7      	ldr	r3, [pc, #732]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b118:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b11a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b11e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b122:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b124:	4ab3      	ldr	r2, [pc, #716]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b126:	430b      	orrs	r3, r1
 800b128:	6513      	str	r3, [r2, #80]	@ 0x50
 800b12a:	e003      	b.n	800b134 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b12c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b130:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800b140:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b144:	2300      	movs	r3, #0
 800b146:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b14a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800b14e:	460b      	mov	r3, r1
 800b150:	4313      	orrs	r3, r2
 800b152:	d039      	beq.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b15a:	2b03      	cmp	r3, #3
 800b15c:	d81c      	bhi.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800b15e:	a201      	add	r2, pc, #4	@ (adr r2, 800b164 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800b160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b164:	0800b1a1 	.word	0x0800b1a1
 800b168:	0800b175 	.word	0x0800b175
 800b16c:	0800b183 	.word	0x0800b183
 800b170:	0800b1a1 	.word	0x0800b1a1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b174:	4b9f      	ldr	r3, [pc, #636]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b178:	4a9e      	ldr	r2, [pc, #632]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b17a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b17e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b180:	e00f      	b.n	800b1a2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b186:	3308      	adds	r3, #8
 800b188:	2102      	movs	r1, #2
 800b18a:	4618      	mov	r0, r3
 800b18c:	f001 ff0a 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b190:	4603      	mov	r3, r0
 800b192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b196:	e004      	b.n	800b1a2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b198:	2301      	movs	r3, #1
 800b19a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b19e:	e000      	b.n	800b1a2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800b1a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d10a      	bne.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b1aa:	4b92      	ldr	r3, [pc, #584]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b1ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b1ae:	f023 0103 	bic.w	r1, r3, #3
 800b1b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1b8:	4a8e      	ldr	r2, [pc, #568]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b1ba:	430b      	orrs	r3, r1
 800b1bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b1be:	e003      	b.n	800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b1c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b1c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800b1d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b1d8:	2300      	movs	r3, #0
 800b1da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b1de:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b1e2:	460b      	mov	r3, r1
 800b1e4:	4313      	orrs	r3, r2
 800b1e6:	f000 8099 	beq.w	800b31c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b1ea:	4b83      	ldr	r3, [pc, #524]	@ (800b3f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	4a82      	ldr	r2, [pc, #520]	@ (800b3f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b1f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b1f6:	f7f9 fe1f 	bl	8004e38 <HAL_GetTick>
 800b1fa:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b1fe:	e00b      	b.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b200:	f7f9 fe1a 	bl	8004e38 <HAL_GetTick>
 800b204:	4602      	mov	r2, r0
 800b206:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800b20a:	1ad3      	subs	r3, r2, r3
 800b20c:	2b64      	cmp	r3, #100	@ 0x64
 800b20e:	d903      	bls.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800b210:	2303      	movs	r3, #3
 800b212:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b216:	e005      	b.n	800b224 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b218:	4b77      	ldr	r3, [pc, #476]	@ (800b3f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b220:	2b00      	cmp	r3, #0
 800b222:	d0ed      	beq.n	800b200 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800b224:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d173      	bne.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b22c:	4b71      	ldr	r3, [pc, #452]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b22e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b234:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b238:	4053      	eors	r3, r2
 800b23a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d015      	beq.n	800b26e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b242:	4b6c      	ldr	r3, [pc, #432]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b246:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b24a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b24e:	4b69      	ldr	r3, [pc, #420]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b252:	4a68      	ldr	r2, [pc, #416]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b258:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b25a:	4b66      	ldr	r3, [pc, #408]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b25c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b25e:	4a65      	ldr	r2, [pc, #404]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b260:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b264:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b266:	4a63      	ldr	r2, [pc, #396]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b268:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b26c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b26e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b272:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b27a:	d118      	bne.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b27c:	f7f9 fddc 	bl	8004e38 <HAL_GetTick>
 800b280:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b284:	e00d      	b.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b286:	f7f9 fdd7 	bl	8004e38 <HAL_GetTick>
 800b28a:	4602      	mov	r2, r0
 800b28c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800b290:	1ad2      	subs	r2, r2, r3
 800b292:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b296:	429a      	cmp	r2, r3
 800b298:	d903      	bls.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800b29a:	2303      	movs	r3, #3
 800b29c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800b2a0:	e005      	b.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b2a2:	4b54      	ldr	r3, [pc, #336]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b2a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2a6:	f003 0302 	and.w	r3, r3, #2
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d0eb      	beq.n	800b286 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800b2ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d129      	bne.n	800b30a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b2b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b2be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b2c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b2c6:	d10e      	bne.n	800b2e6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800b2c8:	4b4a      	ldr	r3, [pc, #296]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b2ca:	691b      	ldr	r3, [r3, #16]
 800b2cc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800b2d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b2d8:	091a      	lsrs	r2, r3, #4
 800b2da:	4b48      	ldr	r3, [pc, #288]	@ (800b3fc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800b2dc:	4013      	ands	r3, r2
 800b2de:	4a45      	ldr	r2, [pc, #276]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b2e0:	430b      	orrs	r3, r1
 800b2e2:	6113      	str	r3, [r2, #16]
 800b2e4:	e005      	b.n	800b2f2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800b2e6:	4b43      	ldr	r3, [pc, #268]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b2e8:	691b      	ldr	r3, [r3, #16]
 800b2ea:	4a42      	ldr	r2, [pc, #264]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b2ec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b2f0:	6113      	str	r3, [r2, #16]
 800b2f2:	4b40      	ldr	r3, [pc, #256]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b2f4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800b2f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b2fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b302:	4a3c      	ldr	r2, [pc, #240]	@ (800b3f4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b304:	430b      	orrs	r3, r1
 800b306:	6713      	str	r3, [r2, #112]	@ 0x70
 800b308:	e008      	b.n	800b31c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b30a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b30e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800b312:	e003      	b.n	800b31c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b314:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b318:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b31c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b324:	f002 0301 	and.w	r3, r2, #1
 800b328:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b32c:	2300      	movs	r3, #0
 800b32e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800b332:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800b336:	460b      	mov	r3, r1
 800b338:	4313      	orrs	r3, r2
 800b33a:	f000 808f 	beq.w	800b45c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b33e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b342:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b344:	2b28      	cmp	r3, #40	@ 0x28
 800b346:	d871      	bhi.n	800b42c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800b348:	a201      	add	r2, pc, #4	@ (adr r2, 800b350 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800b34a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b34e:	bf00      	nop
 800b350:	0800b435 	.word	0x0800b435
 800b354:	0800b42d 	.word	0x0800b42d
 800b358:	0800b42d 	.word	0x0800b42d
 800b35c:	0800b42d 	.word	0x0800b42d
 800b360:	0800b42d 	.word	0x0800b42d
 800b364:	0800b42d 	.word	0x0800b42d
 800b368:	0800b42d 	.word	0x0800b42d
 800b36c:	0800b42d 	.word	0x0800b42d
 800b370:	0800b401 	.word	0x0800b401
 800b374:	0800b42d 	.word	0x0800b42d
 800b378:	0800b42d 	.word	0x0800b42d
 800b37c:	0800b42d 	.word	0x0800b42d
 800b380:	0800b42d 	.word	0x0800b42d
 800b384:	0800b42d 	.word	0x0800b42d
 800b388:	0800b42d 	.word	0x0800b42d
 800b38c:	0800b42d 	.word	0x0800b42d
 800b390:	0800b417 	.word	0x0800b417
 800b394:	0800b42d 	.word	0x0800b42d
 800b398:	0800b42d 	.word	0x0800b42d
 800b39c:	0800b42d 	.word	0x0800b42d
 800b3a0:	0800b42d 	.word	0x0800b42d
 800b3a4:	0800b42d 	.word	0x0800b42d
 800b3a8:	0800b42d 	.word	0x0800b42d
 800b3ac:	0800b42d 	.word	0x0800b42d
 800b3b0:	0800b435 	.word	0x0800b435
 800b3b4:	0800b42d 	.word	0x0800b42d
 800b3b8:	0800b42d 	.word	0x0800b42d
 800b3bc:	0800b42d 	.word	0x0800b42d
 800b3c0:	0800b42d 	.word	0x0800b42d
 800b3c4:	0800b42d 	.word	0x0800b42d
 800b3c8:	0800b42d 	.word	0x0800b42d
 800b3cc:	0800b42d 	.word	0x0800b42d
 800b3d0:	0800b435 	.word	0x0800b435
 800b3d4:	0800b42d 	.word	0x0800b42d
 800b3d8:	0800b42d 	.word	0x0800b42d
 800b3dc:	0800b42d 	.word	0x0800b42d
 800b3e0:	0800b42d 	.word	0x0800b42d
 800b3e4:	0800b42d 	.word	0x0800b42d
 800b3e8:	0800b42d 	.word	0x0800b42d
 800b3ec:	0800b42d 	.word	0x0800b42d
 800b3f0:	0800b435 	.word	0x0800b435
 800b3f4:	58024400 	.word	0x58024400
 800b3f8:	58024800 	.word	0x58024800
 800b3fc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b404:	3308      	adds	r3, #8
 800b406:	2101      	movs	r1, #1
 800b408:	4618      	mov	r0, r3
 800b40a:	f001 fdcb 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b40e:	4603      	mov	r3, r0
 800b410:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b414:	e00f      	b.n	800b436 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b41a:	3328      	adds	r3, #40	@ 0x28
 800b41c:	2101      	movs	r1, #1
 800b41e:	4618      	mov	r0, r3
 800b420:	f001 fe72 	bl	800d108 <RCCEx_PLL3_Config>
 800b424:	4603      	mov	r3, r0
 800b426:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b42a:	e004      	b.n	800b436 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b42c:	2301      	movs	r3, #1
 800b42e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b432:	e000      	b.n	800b436 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800b434:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b436:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d10a      	bne.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b43e:	4bbf      	ldr	r3, [pc, #764]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b442:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800b446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b44a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b44c:	4abb      	ldr	r2, [pc, #748]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b44e:	430b      	orrs	r3, r1
 800b450:	6553      	str	r3, [r2, #84]	@ 0x54
 800b452:	e003      	b.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b454:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b458:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b45c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b464:	f002 0302 	and.w	r3, r2, #2
 800b468:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b46c:	2300      	movs	r3, #0
 800b46e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b472:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800b476:	460b      	mov	r3, r1
 800b478:	4313      	orrs	r3, r2
 800b47a:	d041      	beq.n	800b500 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b47c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b482:	2b05      	cmp	r3, #5
 800b484:	d824      	bhi.n	800b4d0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800b486:	a201      	add	r2, pc, #4	@ (adr r2, 800b48c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800b488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b48c:	0800b4d9 	.word	0x0800b4d9
 800b490:	0800b4a5 	.word	0x0800b4a5
 800b494:	0800b4bb 	.word	0x0800b4bb
 800b498:	0800b4d9 	.word	0x0800b4d9
 800b49c:	0800b4d9 	.word	0x0800b4d9
 800b4a0:	0800b4d9 	.word	0x0800b4d9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b4a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4a8:	3308      	adds	r3, #8
 800b4aa:	2101      	movs	r1, #1
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f001 fd79 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b4b8:	e00f      	b.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b4ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4be:	3328      	adds	r3, #40	@ 0x28
 800b4c0:	2101      	movs	r1, #1
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f001 fe20 	bl	800d108 <RCCEx_PLL3_Config>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b4ce:	e004      	b.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b4d6:	e000      	b.n	800b4da <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800b4d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d10a      	bne.n	800b4f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b4e2:	4b96      	ldr	r3, [pc, #600]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b4e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4e6:	f023 0107 	bic.w	r1, r3, #7
 800b4ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b4f0:	4a92      	ldr	r2, [pc, #584]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b4f2:	430b      	orrs	r3, r1
 800b4f4:	6553      	str	r3, [r2, #84]	@ 0x54
 800b4f6:	e003      	b.n	800b500 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b508:	f002 0304 	and.w	r3, r2, #4
 800b50c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b510:	2300      	movs	r3, #0
 800b512:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b516:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b51a:	460b      	mov	r3, r1
 800b51c:	4313      	orrs	r3, r2
 800b51e:	d044      	beq.n	800b5aa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b528:	2b05      	cmp	r3, #5
 800b52a:	d825      	bhi.n	800b578 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800b52c:	a201      	add	r2, pc, #4	@ (adr r2, 800b534 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800b52e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b532:	bf00      	nop
 800b534:	0800b581 	.word	0x0800b581
 800b538:	0800b54d 	.word	0x0800b54d
 800b53c:	0800b563 	.word	0x0800b563
 800b540:	0800b581 	.word	0x0800b581
 800b544:	0800b581 	.word	0x0800b581
 800b548:	0800b581 	.word	0x0800b581
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b54c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b550:	3308      	adds	r3, #8
 800b552:	2101      	movs	r1, #1
 800b554:	4618      	mov	r0, r3
 800b556:	f001 fd25 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b55a:	4603      	mov	r3, r0
 800b55c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b560:	e00f      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b566:	3328      	adds	r3, #40	@ 0x28
 800b568:	2101      	movs	r1, #1
 800b56a:	4618      	mov	r0, r3
 800b56c:	f001 fdcc 	bl	800d108 <RCCEx_PLL3_Config>
 800b570:	4603      	mov	r3, r0
 800b572:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b576:	e004      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b578:	2301      	movs	r3, #1
 800b57a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b57e:	e000      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800b580:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b582:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b586:	2b00      	cmp	r3, #0
 800b588:	d10b      	bne.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b58a:	4b6c      	ldr	r3, [pc, #432]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b58c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b58e:	f023 0107 	bic.w	r1, r3, #7
 800b592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b59a:	4a68      	ldr	r2, [pc, #416]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b59c:	430b      	orrs	r3, r1
 800b59e:	6593      	str	r3, [r2, #88]	@ 0x58
 800b5a0:	e003      	b.n	800b5aa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5a6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b5aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b2:	f002 0320 	and.w	r3, r2, #32
 800b5b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b5c0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	4313      	orrs	r3, r2
 800b5c8:	d055      	beq.n	800b676 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b5ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b5d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b5d6:	d033      	beq.n	800b640 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800b5d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b5dc:	d82c      	bhi.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b5de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5e2:	d02f      	beq.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800b5e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5e8:	d826      	bhi.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b5ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b5ee:	d02b      	beq.n	800b648 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800b5f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b5f4:	d820      	bhi.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b5f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5fa:	d012      	beq.n	800b622 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800b5fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b600:	d81a      	bhi.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b602:	2b00      	cmp	r3, #0
 800b604:	d022      	beq.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800b606:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b60a:	d115      	bne.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b60c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b610:	3308      	adds	r3, #8
 800b612:	2100      	movs	r1, #0
 800b614:	4618      	mov	r0, r3
 800b616:	f001 fcc5 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b61a:	4603      	mov	r3, r0
 800b61c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b620:	e015      	b.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b626:	3328      	adds	r3, #40	@ 0x28
 800b628:	2102      	movs	r1, #2
 800b62a:	4618      	mov	r0, r3
 800b62c:	f001 fd6c 	bl	800d108 <RCCEx_PLL3_Config>
 800b630:	4603      	mov	r3, r0
 800b632:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b636:	e00a      	b.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b638:	2301      	movs	r3, #1
 800b63a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b63e:	e006      	b.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b640:	bf00      	nop
 800b642:	e004      	b.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b644:	bf00      	nop
 800b646:	e002      	b.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b648:	bf00      	nop
 800b64a:	e000      	b.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b64c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b64e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b652:	2b00      	cmp	r3, #0
 800b654:	d10b      	bne.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b656:	4b39      	ldr	r3, [pc, #228]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b65a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b65e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b662:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b666:	4a35      	ldr	r2, [pc, #212]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b668:	430b      	orrs	r3, r1
 800b66a:	6553      	str	r3, [r2, #84]	@ 0x54
 800b66c:	e003      	b.n	800b676 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b66e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b672:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b676:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b67e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800b682:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b686:	2300      	movs	r3, #0
 800b688:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b68c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800b690:	460b      	mov	r3, r1
 800b692:	4313      	orrs	r3, r2
 800b694:	d058      	beq.n	800b748 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b696:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b69a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b69e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b6a2:	d033      	beq.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800b6a4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b6a8:	d82c      	bhi.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b6aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b6ae:	d02f      	beq.n	800b710 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800b6b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b6b4:	d826      	bhi.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b6b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b6ba:	d02b      	beq.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800b6bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b6c0:	d820      	bhi.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b6c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6c6:	d012      	beq.n	800b6ee <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800b6c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6cc:	d81a      	bhi.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d022      	beq.n	800b718 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800b6d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6d6:	d115      	bne.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6dc:	3308      	adds	r3, #8
 800b6de:	2100      	movs	r1, #0
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	f001 fc5f 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b6ec:	e015      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b6ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6f2:	3328      	adds	r3, #40	@ 0x28
 800b6f4:	2102      	movs	r1, #2
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f001 fd06 	bl	800d108 <RCCEx_PLL3_Config>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b702:	e00a      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b704:	2301      	movs	r3, #1
 800b706:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b70a:	e006      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b70c:	bf00      	nop
 800b70e:	e004      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b710:	bf00      	nop
 800b712:	e002      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b714:	bf00      	nop
 800b716:	e000      	b.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b71a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d10e      	bne.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b722:	4b06      	ldr	r3, [pc, #24]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b726:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800b72a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b72e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b732:	4a02      	ldr	r2, [pc, #8]	@ (800b73c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b734:	430b      	orrs	r3, r1
 800b736:	6593      	str	r3, [r2, #88]	@ 0x58
 800b738:	e006      	b.n	800b748 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800b73a:	bf00      	nop
 800b73c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b740:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b744:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b748:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b750:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800b754:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b758:	2300      	movs	r3, #0
 800b75a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b75e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800b762:	460b      	mov	r3, r1
 800b764:	4313      	orrs	r3, r2
 800b766:	d055      	beq.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b76c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b770:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b774:	d033      	beq.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800b776:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b77a:	d82c      	bhi.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b77c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b780:	d02f      	beq.n	800b7e2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800b782:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b786:	d826      	bhi.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b788:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b78c:	d02b      	beq.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b78e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b792:	d820      	bhi.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b794:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b798:	d012      	beq.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b79a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b79e:	d81a      	bhi.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d022      	beq.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b7a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b7a8:	d115      	bne.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b7aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7ae:	3308      	adds	r3, #8
 800b7b0:	2100      	movs	r1, #0
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f001 fbf6 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b7be:	e015      	b.n	800b7ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b7c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7c4:	3328      	adds	r3, #40	@ 0x28
 800b7c6:	2102      	movs	r1, #2
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f001 fc9d 	bl	800d108 <RCCEx_PLL3_Config>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b7d4:	e00a      	b.n	800b7ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b7dc:	e006      	b.n	800b7ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b7de:	bf00      	nop
 800b7e0:	e004      	b.n	800b7ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b7e2:	bf00      	nop
 800b7e4:	e002      	b.n	800b7ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b7e6:	bf00      	nop
 800b7e8:	e000      	b.n	800b7ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b7ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d10b      	bne.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b7f4:	4ba0      	ldr	r3, [pc, #640]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b7f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7f8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800b7fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b800:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b804:	4a9c      	ldr	r2, [pc, #624]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b806:	430b      	orrs	r3, r1
 800b808:	6593      	str	r3, [r2, #88]	@ 0x58
 800b80a:	e003      	b.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b80c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b810:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81c:	f002 0308 	and.w	r3, r2, #8
 800b820:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b824:	2300      	movs	r3, #0
 800b826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b82a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b82e:	460b      	mov	r3, r1
 800b830:	4313      	orrs	r3, r2
 800b832:	d01e      	beq.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b834:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b83c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b840:	d10c      	bne.n	800b85c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b846:	3328      	adds	r3, #40	@ 0x28
 800b848:	2102      	movs	r1, #2
 800b84a:	4618      	mov	r0, r3
 800b84c:	f001 fc5c 	bl	800d108 <RCCEx_PLL3_Config>
 800b850:	4603      	mov	r3, r0
 800b852:	2b00      	cmp	r3, #0
 800b854:	d002      	beq.n	800b85c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b856:	2301      	movs	r3, #1
 800b858:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b85c:	4b86      	ldr	r3, [pc, #536]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b85e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b860:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b86c:	4a82      	ldr	r2, [pc, #520]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b86e:	430b      	orrs	r3, r1
 800b870:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87a:	f002 0310 	and.w	r3, r2, #16
 800b87e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b882:	2300      	movs	r3, #0
 800b884:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b888:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b88c:	460b      	mov	r3, r1
 800b88e:	4313      	orrs	r3, r2
 800b890:	d01e      	beq.n	800b8d0 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b896:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b89a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b89e:	d10c      	bne.n	800b8ba <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b8a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8a4:	3328      	adds	r3, #40	@ 0x28
 800b8a6:	2102      	movs	r1, #2
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	f001 fc2d 	bl	800d108 <RCCEx_PLL3_Config>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d002      	beq.n	800b8ba <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b8ba:	4b6f      	ldr	r3, [pc, #444]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b8bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b8c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b8ca:	4a6b      	ldr	r2, [pc, #428]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b8cc:	430b      	orrs	r3, r1
 800b8ce:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b8d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b8dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b8de:	2300      	movs	r3, #0
 800b8e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b8e2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b8e6:	460b      	mov	r3, r1
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	d03e      	beq.n	800b96a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b8ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b8f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b8f8:	d022      	beq.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b8fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b8fe:	d81b      	bhi.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b900:	2b00      	cmp	r3, #0
 800b902:	d003      	beq.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b908:	d00b      	beq.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b90a:	e015      	b.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b90c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b910:	3308      	adds	r3, #8
 800b912:	2100      	movs	r1, #0
 800b914:	4618      	mov	r0, r3
 800b916:	f001 fb45 	bl	800cfa4 <RCCEx_PLL2_Config>
 800b91a:	4603      	mov	r3, r0
 800b91c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b920:	e00f      	b.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b922:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b926:	3328      	adds	r3, #40	@ 0x28
 800b928:	2102      	movs	r1, #2
 800b92a:	4618      	mov	r0, r3
 800b92c:	f001 fbec 	bl	800d108 <RCCEx_PLL3_Config>
 800b930:	4603      	mov	r3, r0
 800b932:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b936:	e004      	b.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b938:	2301      	movs	r3, #1
 800b93a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b93e:	e000      	b.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b940:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b942:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b946:	2b00      	cmp	r3, #0
 800b948:	d10b      	bne.n	800b962 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b94a:	4b4b      	ldr	r3, [pc, #300]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b94c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b94e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b952:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b956:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b95a:	4a47      	ldr	r2, [pc, #284]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b95c:	430b      	orrs	r3, r1
 800b95e:	6593      	str	r3, [r2, #88]	@ 0x58
 800b960:	e003      	b.n	800b96a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b962:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b966:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b96a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b972:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b976:	673b      	str	r3, [r7, #112]	@ 0x70
 800b978:	2300      	movs	r3, #0
 800b97a:	677b      	str	r3, [r7, #116]	@ 0x74
 800b97c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b980:	460b      	mov	r3, r1
 800b982:	4313      	orrs	r3, r2
 800b984:	d03b      	beq.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b986:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b98a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b98e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b992:	d01f      	beq.n	800b9d4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b994:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b998:	d818      	bhi.n	800b9cc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b99a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b99e:	d003      	beq.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b9a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b9a4:	d007      	beq.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b9a6:	e011      	b.n	800b9cc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9a8:	4b33      	ldr	r3, [pc, #204]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b9aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ac:	4a32      	ldr	r2, [pc, #200]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b9ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b9b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b9b4:	e00f      	b.n	800b9d6 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b9b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9ba:	3328      	adds	r3, #40	@ 0x28
 800b9bc:	2101      	movs	r1, #1
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f001 fba2 	bl	800d108 <RCCEx_PLL3_Config>
 800b9c4:	4603      	mov	r3, r0
 800b9c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b9ca:	e004      	b.n	800b9d6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b9d2:	e000      	b.n	800b9d6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b9d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d10b      	bne.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b9de:	4b26      	ldr	r3, [pc, #152]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b9e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9e2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b9e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9ee:	4a22      	ldr	r2, [pc, #136]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b9f0:	430b      	orrs	r3, r1
 800b9f2:	6553      	str	r3, [r2, #84]	@ 0x54
 800b9f4:	e003      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b9fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba06:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ba0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ba10:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ba14:	460b      	mov	r3, r1
 800ba16:	4313      	orrs	r3, r2
 800ba18:	d034      	beq.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ba1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d003      	beq.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800ba24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba28:	d007      	beq.n	800ba3a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800ba2a:	e011      	b.n	800ba50 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba2c:	4b12      	ldr	r3, [pc, #72]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ba2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba30:	4a11      	ldr	r2, [pc, #68]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ba32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ba38:	e00e      	b.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba3e:	3308      	adds	r3, #8
 800ba40:	2102      	movs	r1, #2
 800ba42:	4618      	mov	r0, r3
 800ba44:	f001 faae 	bl	800cfa4 <RCCEx_PLL2_Config>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ba4e:	e003      	b.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800ba50:	2301      	movs	r3, #1
 800ba52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ba56:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d10d      	bne.n	800ba7c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ba60:	4b05      	ldr	r3, [pc, #20]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ba62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba64:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ba68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba6e:	4a02      	ldr	r2, [pc, #8]	@ (800ba78 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ba70:	430b      	orrs	r3, r1
 800ba72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ba74:	e006      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800ba76:	bf00      	nop
 800ba78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ba84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba8c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800ba90:	663b      	str	r3, [r7, #96]	@ 0x60
 800ba92:	2300      	movs	r3, #0
 800ba94:	667b      	str	r3, [r7, #100]	@ 0x64
 800ba96:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800ba9a:	460b      	mov	r3, r1
 800ba9c:	4313      	orrs	r3, r2
 800ba9e:	d00c      	beq.n	800baba <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800baa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800baa4:	3328      	adds	r3, #40	@ 0x28
 800baa6:	2102      	movs	r1, #2
 800baa8:	4618      	mov	r0, r3
 800baaa:	f001 fb2d 	bl	800d108 <RCCEx_PLL3_Config>
 800baae:	4603      	mov	r3, r0
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d002      	beq.n	800baba <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800bab4:	2301      	movs	r3, #1
 800bab6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800baba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800babe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800bac6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bac8:	2300      	movs	r3, #0
 800baca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bacc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800bad0:	460b      	mov	r3, r1
 800bad2:	4313      	orrs	r3, r2
 800bad4:	d036      	beq.n	800bb44 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800bad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bada:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800badc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bae0:	d018      	beq.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800bae2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bae6:	d811      	bhi.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800bae8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800baec:	d014      	beq.n	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800baee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800baf2:	d80b      	bhi.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d011      	beq.n	800bb1c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800baf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bafc:	d106      	bne.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bafe:	4bb7      	ldr	r3, [pc, #732]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bb00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb02:	4ab6      	ldr	r2, [pc, #728]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bb04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bb08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800bb0a:	e008      	b.n	800bb1e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bb12:	e004      	b.n	800bb1e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800bb14:	bf00      	nop
 800bb16:	e002      	b.n	800bb1e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800bb18:	bf00      	nop
 800bb1a:	e000      	b.n	800bb1e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800bb1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d10a      	bne.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bb26:	4bad      	ldr	r3, [pc, #692]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bb28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb2a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800bb2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb34:	4aa9      	ldr	r2, [pc, #676]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bb36:	430b      	orrs	r3, r1
 800bb38:	6553      	str	r3, [r2, #84]	@ 0x54
 800bb3a:	e003      	b.n	800bb44 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bb40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bb44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb4c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800bb50:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb52:	2300      	movs	r3, #0
 800bb54:	657b      	str	r3, [r7, #84]	@ 0x54
 800bb56:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	d009      	beq.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bb60:	4b9e      	ldr	r3, [pc, #632]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bb62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb64:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bb68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb6e:	4a9b      	ldr	r2, [pc, #620]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bb70:	430b      	orrs	r3, r1
 800bb72:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bb74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800bb80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bb82:	2300      	movs	r3, #0
 800bb84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb86:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800bb8a:	460b      	mov	r3, r1
 800bb8c:	4313      	orrs	r3, r2
 800bb8e:	d009      	beq.n	800bba4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bb90:	4b92      	ldr	r3, [pc, #584]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bb92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb94:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800bb98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bb9e:	4a8f      	ldr	r2, [pc, #572]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bba0:	430b      	orrs	r3, r1
 800bba2:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800bba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbac:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800bbb0:	643b      	str	r3, [r7, #64]	@ 0x40
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	647b      	str	r3, [r7, #68]	@ 0x44
 800bbb6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800bbba:	460b      	mov	r3, r1
 800bbbc:	4313      	orrs	r3, r2
 800bbbe:	d00e      	beq.n	800bbde <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bbc0:	4b86      	ldr	r3, [pc, #536]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bbc2:	691b      	ldr	r3, [r3, #16]
 800bbc4:	4a85      	ldr	r2, [pc, #532]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bbc6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bbca:	6113      	str	r3, [r2, #16]
 800bbcc:	4b83      	ldr	r3, [pc, #524]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bbce:	6919      	ldr	r1, [r3, #16]
 800bbd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bbd4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bbd8:	4a80      	ldr	r2, [pc, #512]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bbda:	430b      	orrs	r3, r1
 800bbdc:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800bbde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800bbea:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bbec:	2300      	movs	r3, #0
 800bbee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bbf0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800bbf4:	460b      	mov	r3, r1
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	d009      	beq.n	800bc0e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800bbfa:	4b78      	ldr	r3, [pc, #480]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bbfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbfe:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800bc02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc08:	4a74      	ldr	r2, [pc, #464]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bc0a:	430b      	orrs	r3, r1
 800bc0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bc0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc16:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800bc1a:	633b      	str	r3, [r7, #48]	@ 0x30
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc20:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800bc24:	460b      	mov	r3, r1
 800bc26:	4313      	orrs	r3, r2
 800bc28:	d00a      	beq.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bc2a:	4b6c      	ldr	r3, [pc, #432]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bc2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc2e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800bc32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc3a:	4a68      	ldr	r2, [pc, #416]	@ (800bddc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800bc3c:	430b      	orrs	r3, r1
 800bc3e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800bc40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc48:	2100      	movs	r1, #0
 800bc4a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800bc4c:	f003 0301 	and.w	r3, r3, #1
 800bc50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bc52:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800bc56:	460b      	mov	r3, r1
 800bc58:	4313      	orrs	r3, r2
 800bc5a:	d011      	beq.n	800bc80 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc60:	3308      	adds	r3, #8
 800bc62:	2100      	movs	r1, #0
 800bc64:	4618      	mov	r0, r3
 800bc66:	f001 f99d 	bl	800cfa4 <RCCEx_PLL2_Config>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800bc70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d003      	beq.n	800bc80 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bc7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bc80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc88:	2100      	movs	r1, #0
 800bc8a:	6239      	str	r1, [r7, #32]
 800bc8c:	f003 0302 	and.w	r3, r3, #2
 800bc90:	627b      	str	r3, [r7, #36]	@ 0x24
 800bc92:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800bc96:	460b      	mov	r3, r1
 800bc98:	4313      	orrs	r3, r2
 800bc9a:	d011      	beq.n	800bcc0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bca0:	3308      	adds	r3, #8
 800bca2:	2101      	movs	r1, #1
 800bca4:	4618      	mov	r0, r3
 800bca6:	f001 f97d 	bl	800cfa4 <RCCEx_PLL2_Config>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800bcb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d003      	beq.n	800bcc0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bcbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bcc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bcc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc8:	2100      	movs	r1, #0
 800bcca:	61b9      	str	r1, [r7, #24]
 800bccc:	f003 0304 	and.w	r3, r3, #4
 800bcd0:	61fb      	str	r3, [r7, #28]
 800bcd2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800bcd6:	460b      	mov	r3, r1
 800bcd8:	4313      	orrs	r3, r2
 800bcda:	d011      	beq.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bcdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bce0:	3308      	adds	r3, #8
 800bce2:	2102      	movs	r1, #2
 800bce4:	4618      	mov	r0, r3
 800bce6:	f001 f95d 	bl	800cfa4 <RCCEx_PLL2_Config>
 800bcea:	4603      	mov	r3, r0
 800bcec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800bcf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d003      	beq.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcf8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bcfc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bd00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd08:	2100      	movs	r1, #0
 800bd0a:	6139      	str	r1, [r7, #16]
 800bd0c:	f003 0308 	and.w	r3, r3, #8
 800bd10:	617b      	str	r3, [r7, #20]
 800bd12:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800bd16:	460b      	mov	r3, r1
 800bd18:	4313      	orrs	r3, r2
 800bd1a:	d011      	beq.n	800bd40 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bd1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd20:	3328      	adds	r3, #40	@ 0x28
 800bd22:	2100      	movs	r1, #0
 800bd24:	4618      	mov	r0, r3
 800bd26:	f001 f9ef 	bl	800d108 <RCCEx_PLL3_Config>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800bd30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d003      	beq.n	800bd40 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bd3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bd40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd48:	2100      	movs	r1, #0
 800bd4a:	60b9      	str	r1, [r7, #8]
 800bd4c:	f003 0310 	and.w	r3, r3, #16
 800bd50:	60fb      	str	r3, [r7, #12]
 800bd52:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800bd56:	460b      	mov	r3, r1
 800bd58:	4313      	orrs	r3, r2
 800bd5a:	d011      	beq.n	800bd80 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd60:	3328      	adds	r3, #40	@ 0x28
 800bd62:	2101      	movs	r1, #1
 800bd64:	4618      	mov	r0, r3
 800bd66:	f001 f9cf 	bl	800d108 <RCCEx_PLL3_Config>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800bd70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d003      	beq.n	800bd80 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bd7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bd80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd88:	2100      	movs	r1, #0
 800bd8a:	6039      	str	r1, [r7, #0]
 800bd8c:	f003 0320 	and.w	r3, r3, #32
 800bd90:	607b      	str	r3, [r7, #4]
 800bd92:	e9d7 1200 	ldrd	r1, r2, [r7]
 800bd96:	460b      	mov	r3, r1
 800bd98:	4313      	orrs	r3, r2
 800bd9a:	d011      	beq.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bd9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bda0:	3328      	adds	r3, #40	@ 0x28
 800bda2:	2102      	movs	r1, #2
 800bda4:	4618      	mov	r0, r3
 800bda6:	f001 f9af 	bl	800d108 <RCCEx_PLL3_Config>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800bdb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d003      	beq.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bdbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800bdc0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d101      	bne.n	800bdcc <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	e000      	b.n	800bdce <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800bdcc:	2301      	movs	r3, #1
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bdda:	bf00      	nop
 800bddc:	58024400 	.word	0x58024400

0800bde0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b090      	sub	sp, #64	@ 0x40
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bdea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdee:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800bdf2:	430b      	orrs	r3, r1
 800bdf4:	f040 8094 	bne.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bdf8:	4b9b      	ldr	r3, [pc, #620]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bdfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bdfc:	f003 0307 	and.w	r3, r3, #7
 800be00:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800be02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be04:	2b04      	cmp	r3, #4
 800be06:	f200 8087 	bhi.w	800bf18 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800be0a:	a201      	add	r2, pc, #4	@ (adr r2, 800be10 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800be0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be10:	0800be25 	.word	0x0800be25
 800be14:	0800be4d 	.word	0x0800be4d
 800be18:	0800be75 	.word	0x0800be75
 800be1c:	0800bf11 	.word	0x0800bf11
 800be20:	0800be9d 	.word	0x0800be9d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800be24:	4b90      	ldr	r3, [pc, #576]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800be30:	d108      	bne.n	800be44 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800be32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be36:	4618      	mov	r0, r3
 800be38:	f000 ff62 	bl	800cd00 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800be3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be40:	f000 bc93 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be44:	2300      	movs	r3, #0
 800be46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be48:	f000 bc8f 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be4c:	4b86      	ldr	r3, [pc, #536]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be58:	d108      	bne.n	800be6c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be5a:	f107 0318 	add.w	r3, r7, #24
 800be5e:	4618      	mov	r0, r3
 800be60:	f000 fca6 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800be64:	69bb      	ldr	r3, [r7, #24]
 800be66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be68:	f000 bc7f 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be6c:	2300      	movs	r3, #0
 800be6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be70:	f000 bc7b 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800be74:	4b7c      	ldr	r3, [pc, #496]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be80:	d108      	bne.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be82:	f107 030c 	add.w	r3, r7, #12
 800be86:	4618      	mov	r0, r3
 800be88:	f000 fde6 	bl	800ca58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be90:	f000 bc6b 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be94:	2300      	movs	r3, #0
 800be96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be98:	f000 bc67 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be9c:	4b72      	ldr	r3, [pc, #456]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800be9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bea0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bea4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bea6:	4b70      	ldr	r3, [pc, #448]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f003 0304 	and.w	r3, r3, #4
 800beae:	2b04      	cmp	r3, #4
 800beb0:	d10c      	bne.n	800becc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800beb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d109      	bne.n	800becc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800beb8:	4b6b      	ldr	r3, [pc, #428]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	08db      	lsrs	r3, r3, #3
 800bebe:	f003 0303 	and.w	r3, r3, #3
 800bec2:	4a6a      	ldr	r2, [pc, #424]	@ (800c06c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bec4:	fa22 f303 	lsr.w	r3, r2, r3
 800bec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800beca:	e01f      	b.n	800bf0c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800becc:	4b66      	ldr	r3, [pc, #408]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bed4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bed8:	d106      	bne.n	800bee8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800beda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bedc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bee0:	d102      	bne.n	800bee8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bee2:	4b63      	ldr	r3, [pc, #396]	@ (800c070 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bee6:	e011      	b.n	800bf0c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bee8:	4b5f      	ldr	r3, [pc, #380]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bef0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bef4:	d106      	bne.n	800bf04 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800bef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bef8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800befc:	d102      	bne.n	800bf04 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800befe:	4b5d      	ldr	r3, [pc, #372]	@ (800c074 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf02:	e003      	b.n	800bf0c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bf04:	2300      	movs	r3, #0
 800bf06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bf08:	f000 bc2f 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bf0c:	f000 bc2d 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bf10:	4b59      	ldr	r3, [pc, #356]	@ (800c078 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bf12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf14:	f000 bc29 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bf18:	2300      	movs	r3, #0
 800bf1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf1c:	f000 bc25 	b.w	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bf20:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf24:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800bf28:	430b      	orrs	r3, r1
 800bf2a:	f040 80a7 	bne.w	800c07c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800bf2e:	4b4e      	ldr	r3, [pc, #312]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bf30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf32:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800bf36:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bf38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bf3e:	d054      	beq.n	800bfea <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800bf40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf42:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bf46:	f200 808b 	bhi.w	800c060 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bf4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf4c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bf50:	f000 8083 	beq.w	800c05a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800bf54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf56:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bf5a:	f200 8081 	bhi.w	800c060 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bf5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bf64:	d02f      	beq.n	800bfc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bf66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bf6c:	d878      	bhi.n	800c060 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bf6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d004      	beq.n	800bf7e <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800bf74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf76:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf7a:	d012      	beq.n	800bfa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800bf7c:	e070      	b.n	800c060 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf7e:	4b3a      	ldr	r3, [pc, #232]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf8a:	d107      	bne.n	800bf9c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf90:	4618      	mov	r0, r3
 800bf92:	f000 feb5 	bl	800cd00 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf9a:	e3e6      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfa0:	e3e3      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bfa2:	4b31      	ldr	r3, [pc, #196]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bfae:	d107      	bne.n	800bfc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bfb0:	f107 0318 	add.w	r3, r7, #24
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	f000 fbfb 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bfba:	69bb      	ldr	r3, [r7, #24]
 800bfbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfbe:	e3d4      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfc4:	e3d1      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bfc6:	4b28      	ldr	r3, [pc, #160]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bfce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bfd2:	d107      	bne.n	800bfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bfd4:	f107 030c 	add.w	r3, r7, #12
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f000 fd3d 	bl	800ca58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfe2:	e3c2      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfe8:	e3bf      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bfea:	4b1f      	ldr	r3, [pc, #124]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bfec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bfee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bff2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bff4:	4b1c      	ldr	r3, [pc, #112]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	f003 0304 	and.w	r3, r3, #4
 800bffc:	2b04      	cmp	r3, #4
 800bffe:	d10c      	bne.n	800c01a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800c000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c002:	2b00      	cmp	r3, #0
 800c004:	d109      	bne.n	800c01a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c006:	4b18      	ldr	r3, [pc, #96]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	08db      	lsrs	r3, r3, #3
 800c00c:	f003 0303 	and.w	r3, r3, #3
 800c010:	4a16      	ldr	r2, [pc, #88]	@ (800c06c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800c012:	fa22 f303 	lsr.w	r3, r2, r3
 800c016:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c018:	e01e      	b.n	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c01a:	4b13      	ldr	r3, [pc, #76]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c022:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c026:	d106      	bne.n	800c036 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800c028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c02a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c02e:	d102      	bne.n	800c036 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c030:	4b0f      	ldr	r3, [pc, #60]	@ (800c070 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800c032:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c034:	e010      	b.n	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c036:	4b0c      	ldr	r3, [pc, #48]	@ (800c068 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c03e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c042:	d106      	bne.n	800c052 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800c044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c046:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c04a:	d102      	bne.n	800c052 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c04c:	4b09      	ldr	r3, [pc, #36]	@ (800c074 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c04e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c050:	e002      	b.n	800c058 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c052:	2300      	movs	r3, #0
 800c054:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c056:	e388      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c058:	e387      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c05a:	4b07      	ldr	r3, [pc, #28]	@ (800c078 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c05c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c05e:	e384      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c060:	2300      	movs	r3, #0
 800c062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c064:	e381      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c066:	bf00      	nop
 800c068:	58024400 	.word	0x58024400
 800c06c:	03d09000 	.word	0x03d09000
 800c070:	003d0900 	.word	0x003d0900
 800c074:	017d7840 	.word	0x017d7840
 800c078:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c07c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c080:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800c084:	430b      	orrs	r3, r1
 800c086:	f040 809c 	bne.w	800c1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c08a:	4b9e      	ldr	r3, [pc, #632]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c08c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c08e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800c092:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c096:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c09a:	d054      	beq.n	800c146 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800c09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c09e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c0a2:	f200 808b 	bhi.w	800c1bc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800c0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c0ac:	f000 8083 	beq.w	800c1b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800c0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c0b6:	f200 8081 	bhi.w	800c1bc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800c0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c0c0:	d02f      	beq.n	800c122 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800c0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c0c8:	d878      	bhi.n	800c1bc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800c0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d004      	beq.n	800c0da <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800c0d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c0d6:	d012      	beq.n	800c0fe <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800c0d8:	e070      	b.n	800c1bc <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c0da:	4b8a      	ldr	r3, [pc, #552]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c0e6:	d107      	bne.n	800c0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c0e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	f000 fe07 	bl	800cd00 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c0f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0f6:	e338      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0fc:	e335      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0fe:	4b81      	ldr	r3, [pc, #516]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c106:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c10a:	d107      	bne.n	800c11c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c10c:	f107 0318 	add.w	r3, r7, #24
 800c110:	4618      	mov	r0, r3
 800c112:	f000 fb4d 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c116:	69bb      	ldr	r3, [r7, #24]
 800c118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c11a:	e326      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c11c:	2300      	movs	r3, #0
 800c11e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c120:	e323      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c122:	4b78      	ldr	r3, [pc, #480]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c12a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c12e:	d107      	bne.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c130:	f107 030c 	add.w	r3, r7, #12
 800c134:	4618      	mov	r0, r3
 800c136:	f000 fc8f 	bl	800ca58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c13e:	e314      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c140:	2300      	movs	r3, #0
 800c142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c144:	e311      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c146:	4b6f      	ldr	r3, [pc, #444]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c14a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c14e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c150:	4b6c      	ldr	r3, [pc, #432]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	f003 0304 	and.w	r3, r3, #4
 800c158:	2b04      	cmp	r3, #4
 800c15a:	d10c      	bne.n	800c176 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800c15c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d109      	bne.n	800c176 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c162:	4b68      	ldr	r3, [pc, #416]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	08db      	lsrs	r3, r3, #3
 800c168:	f003 0303 	and.w	r3, r3, #3
 800c16c:	4a66      	ldr	r2, [pc, #408]	@ (800c308 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800c16e:	fa22 f303 	lsr.w	r3, r2, r3
 800c172:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c174:	e01e      	b.n	800c1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c176:	4b63      	ldr	r3, [pc, #396]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c17e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c182:	d106      	bne.n	800c192 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800c184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c186:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c18a:	d102      	bne.n	800c192 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c18c:	4b5f      	ldr	r3, [pc, #380]	@ (800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800c18e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c190:	e010      	b.n	800c1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c192:	4b5c      	ldr	r3, [pc, #368]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c19a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c19e:	d106      	bne.n	800c1ae <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800c1a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c1a6:	d102      	bne.n	800c1ae <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c1a8:	4b59      	ldr	r3, [pc, #356]	@ (800c310 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c1aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c1ac:	e002      	b.n	800c1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c1b2:	e2da      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c1b4:	e2d9      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c1b6:	4b57      	ldr	r3, [pc, #348]	@ (800c314 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c1b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1ba:	e2d6      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1c0:	e2d3      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c1c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1c6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800c1ca:	430b      	orrs	r3, r1
 800c1cc:	f040 80a7 	bne.w	800c31e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c1d0:	4b4c      	ldr	r3, [pc, #304]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c1d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c1d4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800c1d8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1e0:	d055      	beq.n	800c28e <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800c1e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1e8:	f200 8096 	bhi.w	800c318 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800c1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c1f2:	f000 8084 	beq.w	800c2fe <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800c1f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c1fc:	f200 808c 	bhi.w	800c318 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800c200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c202:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c206:	d030      	beq.n	800c26a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800c208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c20a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c20e:	f200 8083 	bhi.w	800c318 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800c212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c214:	2b00      	cmp	r3, #0
 800c216:	d004      	beq.n	800c222 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800c218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c21a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c21e:	d012      	beq.n	800c246 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800c220:	e07a      	b.n	800c318 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c222:	4b38      	ldr	r3, [pc, #224]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c22a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c22e:	d107      	bne.n	800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c230:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c234:	4618      	mov	r0, r3
 800c236:	f000 fd63 	bl	800cd00 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c23c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c23e:	e294      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c240:	2300      	movs	r3, #0
 800c242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c244:	e291      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c246:	4b2f      	ldr	r3, [pc, #188]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c24e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c252:	d107      	bne.n	800c264 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c254:	f107 0318 	add.w	r3, r7, #24
 800c258:	4618      	mov	r0, r3
 800c25a:	f000 faa9 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c25e:	69bb      	ldr	r3, [r7, #24]
 800c260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c262:	e282      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c264:	2300      	movs	r3, #0
 800c266:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c268:	e27f      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c26a:	4b26      	ldr	r3, [pc, #152]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c272:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c276:	d107      	bne.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c278:	f107 030c 	add.w	r3, r7, #12
 800c27c:	4618      	mov	r0, r3
 800c27e:	f000 fbeb 	bl	800ca58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c286:	e270      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c288:	2300      	movs	r3, #0
 800c28a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c28c:	e26d      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c28e:	4b1d      	ldr	r3, [pc, #116]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c292:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c296:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c298:	4b1a      	ldr	r3, [pc, #104]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	f003 0304 	and.w	r3, r3, #4
 800c2a0:	2b04      	cmp	r3, #4
 800c2a2:	d10c      	bne.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800c2a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d109      	bne.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c2aa:	4b16      	ldr	r3, [pc, #88]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	08db      	lsrs	r3, r3, #3
 800c2b0:	f003 0303 	and.w	r3, r3, #3
 800c2b4:	4a14      	ldr	r2, [pc, #80]	@ (800c308 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800c2b6:	fa22 f303 	lsr.w	r3, r2, r3
 800c2ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c2bc:	e01e      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c2be:	4b11      	ldr	r3, [pc, #68]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c2c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c2ca:	d106      	bne.n	800c2da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800c2cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2d2:	d102      	bne.n	800c2da <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c2d4:	4b0d      	ldr	r3, [pc, #52]	@ (800c30c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800c2d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c2d8:	e010      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c2da:	4b0a      	ldr	r3, [pc, #40]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c2e6:	d106      	bne.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800c2e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c2ee:	d102      	bne.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c2f0:	4b07      	ldr	r3, [pc, #28]	@ (800c310 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c2f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c2f4:	e002      	b.n	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c2fa:	e236      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c2fc:	e235      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c2fe:	4b05      	ldr	r3, [pc, #20]	@ (800c314 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c302:	e232      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c304:	58024400 	.word	0x58024400
 800c308:	03d09000 	.word	0x03d09000
 800c30c:	003d0900 	.word	0x003d0900
 800c310:	017d7840 	.word	0x017d7840
 800c314:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800c318:	2300      	movs	r3, #0
 800c31a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c31c:	e225      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c31e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c322:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800c326:	430b      	orrs	r3, r1
 800c328:	f040 8085 	bne.w	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c32c:	4b9c      	ldr	r3, [pc, #624]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c32e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c330:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800c334:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800c336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c338:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c33c:	d06b      	beq.n	800c416 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800c33e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c340:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c344:	d874      	bhi.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c348:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c34c:	d056      	beq.n	800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800c34e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c350:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c354:	d86c      	bhi.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c358:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c35c:	d03b      	beq.n	800c3d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800c35e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c360:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c364:	d864      	bhi.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c368:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c36c:	d021      	beq.n	800c3b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800c36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c370:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c374:	d85c      	bhi.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d004      	beq.n	800c386 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800c37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c37e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c382:	d004      	beq.n	800c38e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800c384:	e054      	b.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c386:	f7fe fb1d 	bl	800a9c4 <HAL_RCC_GetPCLK1Freq>
 800c38a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c38c:	e1ed      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c38e:	4b84      	ldr	r3, [pc, #528]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c396:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c39a:	d107      	bne.n	800c3ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c39c:	f107 0318 	add.w	r3, r7, #24
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	f000 fa05 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c3a6:	69fb      	ldr	r3, [r7, #28]
 800c3a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3aa:	e1de      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3b0:	e1db      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c3b2:	4b7b      	ldr	r3, [pc, #492]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c3ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c3be:	d107      	bne.n	800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c3c0:	f107 030c 	add.w	r3, r7, #12
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	f000 fb47 	bl	800ca58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c3ca:	693b      	ldr	r3, [r7, #16]
 800c3cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3ce:	e1cc      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3d4:	e1c9      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c3d6:	4b72      	ldr	r3, [pc, #456]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	f003 0304 	and.w	r3, r3, #4
 800c3de:	2b04      	cmp	r3, #4
 800c3e0:	d109      	bne.n	800c3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3e2:	4b6f      	ldr	r3, [pc, #444]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	08db      	lsrs	r3, r3, #3
 800c3e8:	f003 0303 	and.w	r3, r3, #3
 800c3ec:	4a6d      	ldr	r2, [pc, #436]	@ (800c5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c3ee:	fa22 f303 	lsr.w	r3, r2, r3
 800c3f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3f4:	e1b9      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3fa:	e1b6      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c3fc:	4b68      	ldr	r3, [pc, #416]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c404:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c408:	d102      	bne.n	800c410 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800c40a:	4b67      	ldr	r3, [pc, #412]	@ (800c5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c40c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c40e:	e1ac      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c410:	2300      	movs	r3, #0
 800c412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c414:	e1a9      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c416:	4b62      	ldr	r3, [pc, #392]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c41e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c422:	d102      	bne.n	800c42a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800c424:	4b61      	ldr	r3, [pc, #388]	@ (800c5ac <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c428:	e19f      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c42a:	2300      	movs	r3, #0
 800c42c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c42e:	e19c      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c430:	2300      	movs	r3, #0
 800c432:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c434:	e199      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c436:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c43a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800c43e:	430b      	orrs	r3, r1
 800c440:	d173      	bne.n	800c52a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c442:	4b57      	ldr	r3, [pc, #348]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c446:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c44a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c44c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c44e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c452:	d02f      	beq.n	800c4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800c454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c456:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c45a:	d863      	bhi.n	800c524 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800c45c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d004      	beq.n	800c46c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800c462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c468:	d012      	beq.n	800c490 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800c46a:	e05b      	b.n	800c524 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c46c:	4b4c      	ldr	r3, [pc, #304]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c478:	d107      	bne.n	800c48a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c47a:	f107 0318 	add.w	r3, r7, #24
 800c47e:	4618      	mov	r0, r3
 800c480:	f000 f996 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c484:	69bb      	ldr	r3, [r7, #24]
 800c486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c488:	e16f      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c48a:	2300      	movs	r3, #0
 800c48c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c48e:	e16c      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c490:	4b43      	ldr	r3, [pc, #268]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c49c:	d107      	bne.n	800c4ae <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c49e:	f107 030c 	add.w	r3, r7, #12
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f000 fad8 	bl	800ca58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c4a8:	697b      	ldr	r3, [r7, #20]
 800c4aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4ac:	e15d      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4b2:	e15a      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c4b4:	4b3a      	ldr	r3, [pc, #232]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c4b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4b8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c4bc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c4be:	4b38      	ldr	r3, [pc, #224]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	f003 0304 	and.w	r3, r3, #4
 800c4c6:	2b04      	cmp	r3, #4
 800c4c8:	d10c      	bne.n	800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800c4ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d109      	bne.n	800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4d0:	4b33      	ldr	r3, [pc, #204]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	08db      	lsrs	r3, r3, #3
 800c4d6:	f003 0303 	and.w	r3, r3, #3
 800c4da:	4a32      	ldr	r2, [pc, #200]	@ (800c5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c4dc:	fa22 f303 	lsr.w	r3, r2, r3
 800c4e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c4e2:	e01e      	b.n	800c522 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c4e4:	4b2e      	ldr	r3, [pc, #184]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c4f0:	d106      	bne.n	800c500 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800c4f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c4f8:	d102      	bne.n	800c500 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c4fa:	4b2b      	ldr	r3, [pc, #172]	@ (800c5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c4fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c4fe:	e010      	b.n	800c522 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c500:	4b27      	ldr	r3, [pc, #156]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c508:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c50c:	d106      	bne.n	800c51c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800c50e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c510:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c514:	d102      	bne.n	800c51c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c516:	4b25      	ldr	r3, [pc, #148]	@ (800c5ac <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c518:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c51a:	e002      	b.n	800c522 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c51c:	2300      	movs	r3, #0
 800c51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c520:	e123      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c522:	e122      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c524:	2300      	movs	r3, #0
 800c526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c528:	e11f      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c52a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c52e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800c532:	430b      	orrs	r3, r1
 800c534:	d13c      	bne.n	800c5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c536:	4b1a      	ldr	r3, [pc, #104]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c53a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c53e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c542:	2b00      	cmp	r3, #0
 800c544:	d004      	beq.n	800c550 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800c546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c54c:	d012      	beq.n	800c574 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800c54e:	e023      	b.n	800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c550:	4b13      	ldr	r3, [pc, #76]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c558:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c55c:	d107      	bne.n	800c56e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c55e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c562:	4618      	mov	r0, r3
 800c564:	f000 fbcc 	bl	800cd00 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c56a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c56c:	e0fd      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c56e:	2300      	movs	r3, #0
 800c570:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c572:	e0fa      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c574:	4b0a      	ldr	r3, [pc, #40]	@ (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c57c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c580:	d107      	bne.n	800c592 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c582:	f107 0318 	add.w	r3, r7, #24
 800c586:	4618      	mov	r0, r3
 800c588:	f000 f912 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c58c:	6a3b      	ldr	r3, [r7, #32]
 800c58e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c590:	e0eb      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c592:	2300      	movs	r3, #0
 800c594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c596:	e0e8      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c598:	2300      	movs	r3, #0
 800c59a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c59c:	e0e5      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c59e:	bf00      	nop
 800c5a0:	58024400 	.word	0x58024400
 800c5a4:	03d09000 	.word	0x03d09000
 800c5a8:	003d0900 	.word	0x003d0900
 800c5ac:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c5b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5b4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800c5b8:	430b      	orrs	r3, r1
 800c5ba:	f040 8085 	bne.w	800c6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c5be:	4b6d      	ldr	r3, [pc, #436]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c5c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5c2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800c5c6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c5c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c5ce:	d06b      	beq.n	800c6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800c5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c5d6:	d874      	bhi.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5de:	d056      	beq.n	800c68e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800c5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5e6:	d86c      	bhi.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c5ee:	d03b      	beq.n	800c668 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800c5f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c5f6:	d864      	bhi.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c5f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c5fe:	d021      	beq.n	800c644 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800c600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c602:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c606:	d85c      	bhi.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d004      	beq.n	800c618 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800c60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c610:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c614:	d004      	beq.n	800c620 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800c616:	e054      	b.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c618:	f000 f8b4 	bl	800c784 <HAL_RCCEx_GetD3PCLK1Freq>
 800c61c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c61e:	e0a4      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c620:	4b54      	ldr	r3, [pc, #336]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c628:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c62c:	d107      	bne.n	800c63e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c62e:	f107 0318 	add.w	r3, r7, #24
 800c632:	4618      	mov	r0, r3
 800c634:	f000 f8bc 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c638:	69fb      	ldr	r3, [r7, #28]
 800c63a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c63c:	e095      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c63e:	2300      	movs	r3, #0
 800c640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c642:	e092      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c644:	4b4b      	ldr	r3, [pc, #300]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c64c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c650:	d107      	bne.n	800c662 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c652:	f107 030c 	add.w	r3, r7, #12
 800c656:	4618      	mov	r0, r3
 800c658:	f000 f9fe 	bl	800ca58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c65c:	693b      	ldr	r3, [r7, #16]
 800c65e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c660:	e083      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c662:	2300      	movs	r3, #0
 800c664:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c666:	e080      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c668:	4b42      	ldr	r3, [pc, #264]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	f003 0304 	and.w	r3, r3, #4
 800c670:	2b04      	cmp	r3, #4
 800c672:	d109      	bne.n	800c688 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c674:	4b3f      	ldr	r3, [pc, #252]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	08db      	lsrs	r3, r3, #3
 800c67a:	f003 0303 	and.w	r3, r3, #3
 800c67e:	4a3e      	ldr	r2, [pc, #248]	@ (800c778 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800c680:	fa22 f303 	lsr.w	r3, r2, r3
 800c684:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c686:	e070      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c688:	2300      	movs	r3, #0
 800c68a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c68c:	e06d      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c68e:	4b39      	ldr	r3, [pc, #228]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c696:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c69a:	d102      	bne.n	800c6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800c69c:	4b37      	ldr	r3, [pc, #220]	@ (800c77c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800c69e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6a0:	e063      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6a6:	e060      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c6a8:	4b32      	ldr	r3, [pc, #200]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c6b4:	d102      	bne.n	800c6bc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800c6b6:	4b32      	ldr	r3, [pc, #200]	@ (800c780 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c6b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6ba:	e056      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c6bc:	2300      	movs	r3, #0
 800c6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6c0:	e053      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6c6:	e050      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c6c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6cc:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800c6d0:	430b      	orrs	r3, r1
 800c6d2:	d148      	bne.n	800c766 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c6d4:	4b27      	ldr	r3, [pc, #156]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c6d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c6dc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c6de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6e4:	d02a      	beq.n	800c73c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800c6e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6ec:	d838      	bhi.n	800c760 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800c6ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d004      	beq.n	800c6fe <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800c6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c6fa:	d00d      	beq.n	800c718 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800c6fc:	e030      	b.n	800c760 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c6fe:	4b1d      	ldr	r3, [pc, #116]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c706:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c70a:	d102      	bne.n	800c712 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800c70c:	4b1c      	ldr	r3, [pc, #112]	@ (800c780 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c70e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c710:	e02b      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c712:	2300      	movs	r3, #0
 800c714:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c716:	e028      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c718:	4b16      	ldr	r3, [pc, #88]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c720:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c724:	d107      	bne.n	800c736 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c72a:	4618      	mov	r0, r3
 800c72c:	f000 fae8 	bl	800cd00 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c734:	e019      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c736:	2300      	movs	r3, #0
 800c738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c73a:	e016      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c73c:	4b0d      	ldr	r3, [pc, #52]	@ (800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c744:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c748:	d107      	bne.n	800c75a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c74a:	f107 0318 	add.w	r3, r7, #24
 800c74e:	4618      	mov	r0, r3
 800c750:	f000 f82e 	bl	800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c754:	69fb      	ldr	r3, [r7, #28]
 800c756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c758:	e007      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c75a:	2300      	movs	r3, #0
 800c75c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c75e:	e004      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c760:	2300      	movs	r3, #0
 800c762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c764:	e001      	b.n	800c76a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800c766:	2300      	movs	r3, #0
 800c768:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800c76a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3740      	adds	r7, #64	@ 0x40
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}
 800c774:	58024400 	.word	0x58024400
 800c778:	03d09000 	.word	0x03d09000
 800c77c:	003d0900 	.word	0x003d0900
 800c780:	017d7840 	.word	0x017d7840

0800c784 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c784:	b580      	push	{r7, lr}
 800c786:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c788:	f7fe f8ec 	bl	800a964 <HAL_RCC_GetHCLKFreq>
 800c78c:	4602      	mov	r2, r0
 800c78e:	4b06      	ldr	r3, [pc, #24]	@ (800c7a8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c790:	6a1b      	ldr	r3, [r3, #32]
 800c792:	091b      	lsrs	r3, r3, #4
 800c794:	f003 0307 	and.w	r3, r3, #7
 800c798:	4904      	ldr	r1, [pc, #16]	@ (800c7ac <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c79a:	5ccb      	ldrb	r3, [r1, r3]
 800c79c:	f003 031f 	and.w	r3, r3, #31
 800c7a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	bd80      	pop	{r7, pc}
 800c7a8:	58024400 	.word	0x58024400
 800c7ac:	080180d0 	.word	0x080180d0

0800c7b0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c7b0:	b480      	push	{r7}
 800c7b2:	b089      	sub	sp, #36	@ 0x24
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c7b8:	4ba1      	ldr	r3, [pc, #644]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7bc:	f003 0303 	and.w	r3, r3, #3
 800c7c0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c7c2:	4b9f      	ldr	r3, [pc, #636]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7c6:	0b1b      	lsrs	r3, r3, #12
 800c7c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c7cc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c7ce:	4b9c      	ldr	r3, [pc, #624]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7d2:	091b      	lsrs	r3, r3, #4
 800c7d4:	f003 0301 	and.w	r3, r3, #1
 800c7d8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c7da:	4b99      	ldr	r3, [pc, #612]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7de:	08db      	lsrs	r3, r3, #3
 800c7e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c7e4:	693a      	ldr	r2, [r7, #16]
 800c7e6:	fb02 f303 	mul.w	r3, r2, r3
 800c7ea:	ee07 3a90 	vmov	s15, r3
 800c7ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	f000 8111 	beq.w	800ca20 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c7fe:	69bb      	ldr	r3, [r7, #24]
 800c800:	2b02      	cmp	r3, #2
 800c802:	f000 8083 	beq.w	800c90c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c806:	69bb      	ldr	r3, [r7, #24]
 800c808:	2b02      	cmp	r3, #2
 800c80a:	f200 80a1 	bhi.w	800c950 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c80e:	69bb      	ldr	r3, [r7, #24]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d003      	beq.n	800c81c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	2b01      	cmp	r3, #1
 800c818:	d056      	beq.n	800c8c8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c81a:	e099      	b.n	800c950 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c81c:	4b88      	ldr	r3, [pc, #544]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f003 0320 	and.w	r3, r3, #32
 800c824:	2b00      	cmp	r3, #0
 800c826:	d02d      	beq.n	800c884 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c828:	4b85      	ldr	r3, [pc, #532]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	08db      	lsrs	r3, r3, #3
 800c82e:	f003 0303 	and.w	r3, r3, #3
 800c832:	4a84      	ldr	r2, [pc, #528]	@ (800ca44 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c834:	fa22 f303 	lsr.w	r3, r2, r3
 800c838:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	ee07 3a90 	vmov	s15, r3
 800c840:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	ee07 3a90 	vmov	s15, r3
 800c84a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c84e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c852:	4b7b      	ldr	r3, [pc, #492]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c85a:	ee07 3a90 	vmov	s15, r3
 800c85e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c862:	ed97 6a03 	vldr	s12, [r7, #12]
 800c866:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ca48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c86a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c86e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c87a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c87e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c882:	e087      	b.n	800c994 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c884:	697b      	ldr	r3, [r7, #20]
 800c886:	ee07 3a90 	vmov	s15, r3
 800c88a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c88e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ca4c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c896:	4b6a      	ldr	r3, [pc, #424]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c89a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c89e:	ee07 3a90 	vmov	s15, r3
 800c8a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8aa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ca48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c8ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c8ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8c6:	e065      	b.n	800c994 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c8c8:	697b      	ldr	r3, [r7, #20]
 800c8ca:	ee07 3a90 	vmov	s15, r3
 800c8ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8d2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ca50 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c8d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8da:	4b59      	ldr	r3, [pc, #356]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8e2:	ee07 3a90 	vmov	s15, r3
 800c8e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8ee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ca48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c8f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c8fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c902:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c906:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c90a:	e043      	b.n	800c994 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	ee07 3a90 	vmov	s15, r3
 800c912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c916:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ca54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c91a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c91e:	4b48      	ldr	r3, [pc, #288]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c926:	ee07 3a90 	vmov	s15, r3
 800c92a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c92e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c932:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ca48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c93a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c93e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c94a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c94e:	e021      	b.n	800c994 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	ee07 3a90 	vmov	s15, r3
 800c956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c95a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ca50 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c95e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c962:	4b37      	ldr	r3, [pc, #220]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c96a:	ee07 3a90 	vmov	s15, r3
 800c96e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c972:	ed97 6a03 	vldr	s12, [r7, #12]
 800c976:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ca48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c97a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c97e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c98a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c98e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c992:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c994:	4b2a      	ldr	r3, [pc, #168]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c998:	0a5b      	lsrs	r3, r3, #9
 800c99a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c99e:	ee07 3a90 	vmov	s15, r3
 800c9a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c9aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c9ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9ba:	ee17 2a90 	vmov	r2, s15
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c9c2:	4b1f      	ldr	r3, [pc, #124]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9c6:	0c1b      	lsrs	r3, r3, #16
 800c9c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9cc:	ee07 3a90 	vmov	s15, r3
 800c9d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c9d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c9dc:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9e8:	ee17 2a90 	vmov	r2, s15
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c9f0:	4b13      	ldr	r3, [pc, #76]	@ (800ca40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9f4:	0e1b      	lsrs	r3, r3, #24
 800c9f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9fa:	ee07 3a90 	vmov	s15, r3
 800c9fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ca06:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca0a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca16:	ee17 2a90 	vmov	r2, s15
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ca1e:	e008      	b.n	800ca32 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2200      	movs	r2, #0
 800ca24:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	609a      	str	r2, [r3, #8]
}
 800ca32:	bf00      	nop
 800ca34:	3724      	adds	r7, #36	@ 0x24
 800ca36:	46bd      	mov	sp, r7
 800ca38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3c:	4770      	bx	lr
 800ca3e:	bf00      	nop
 800ca40:	58024400 	.word	0x58024400
 800ca44:	03d09000 	.word	0x03d09000
 800ca48:	46000000 	.word	0x46000000
 800ca4c:	4c742400 	.word	0x4c742400
 800ca50:	4a742400 	.word	0x4a742400
 800ca54:	4bbebc20 	.word	0x4bbebc20

0800ca58 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b089      	sub	sp, #36	@ 0x24
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ca60:	4ba1      	ldr	r3, [pc, #644]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca64:	f003 0303 	and.w	r3, r3, #3
 800ca68:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ca6a:	4b9f      	ldr	r3, [pc, #636]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca6e:	0d1b      	lsrs	r3, r3, #20
 800ca70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca74:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ca76:	4b9c      	ldr	r3, [pc, #624]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca7a:	0a1b      	lsrs	r3, r3, #8
 800ca7c:	f003 0301 	and.w	r3, r3, #1
 800ca80:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ca82:	4b99      	ldr	r3, [pc, #612]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca86:	08db      	lsrs	r3, r3, #3
 800ca88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ca8c:	693a      	ldr	r2, [r7, #16]
 800ca8e:	fb02 f303 	mul.w	r3, r2, r3
 800ca92:	ee07 3a90 	vmov	s15, r3
 800ca96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca9a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ca9e:	697b      	ldr	r3, [r7, #20]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	f000 8111 	beq.w	800ccc8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800caa6:	69bb      	ldr	r3, [r7, #24]
 800caa8:	2b02      	cmp	r3, #2
 800caaa:	f000 8083 	beq.w	800cbb4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800caae:	69bb      	ldr	r3, [r7, #24]
 800cab0:	2b02      	cmp	r3, #2
 800cab2:	f200 80a1 	bhi.w	800cbf8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800cab6:	69bb      	ldr	r3, [r7, #24]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d003      	beq.n	800cac4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800cabc:	69bb      	ldr	r3, [r7, #24]
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	d056      	beq.n	800cb70 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800cac2:	e099      	b.n	800cbf8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cac4:	4b88      	ldr	r3, [pc, #544]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f003 0320 	and.w	r3, r3, #32
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d02d      	beq.n	800cb2c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cad0:	4b85      	ldr	r3, [pc, #532]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	08db      	lsrs	r3, r3, #3
 800cad6:	f003 0303 	and.w	r3, r3, #3
 800cada:	4a84      	ldr	r2, [pc, #528]	@ (800ccec <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800cadc:	fa22 f303 	lsr.w	r3, r2, r3
 800cae0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	ee07 3a90 	vmov	s15, r3
 800cae8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caec:	697b      	ldr	r3, [r7, #20]
 800caee:	ee07 3a90 	vmov	s15, r3
 800caf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cafa:	4b7b      	ldr	r3, [pc, #492]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cafc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cafe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb02:	ee07 3a90 	vmov	s15, r3
 800cb06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb0a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb0e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ccf0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb26:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cb2a:	e087      	b.n	800cc3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cb2c:	697b      	ldr	r3, [r7, #20]
 800cb2e:	ee07 3a90 	vmov	s15, r3
 800cb32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb36:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ccf4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cb3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb3e:	4b6a      	ldr	r3, [pc, #424]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb46:	ee07 3a90 	vmov	s15, r3
 800cb4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb4e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb52:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ccf0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb66:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb6e:	e065      	b.n	800cc3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	ee07 3a90 	vmov	s15, r3
 800cb76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb7a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ccf8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cb7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb82:	4b59      	ldr	r3, [pc, #356]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb8a:	ee07 3a90 	vmov	s15, r3
 800cb8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb92:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb96:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ccf0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cba2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbb2:	e043      	b.n	800cc3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cbb4:	697b      	ldr	r3, [r7, #20]
 800cbb6:	ee07 3a90 	vmov	s15, r3
 800cbba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbbe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ccfc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800cbc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbc6:	4b48      	ldr	r3, [pc, #288]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbce:	ee07 3a90 	vmov	s15, r3
 800cbd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbd6:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbda:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ccf0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cbde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbe2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbe6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbf6:	e021      	b.n	800cc3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cbf8:	697b      	ldr	r3, [r7, #20]
 800cbfa:	ee07 3a90 	vmov	s15, r3
 800cbfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc02:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ccf8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cc06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc0a:	4b37      	ldr	r3, [pc, #220]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc12:	ee07 3a90 	vmov	s15, r3
 800cc16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc1a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc1e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ccf0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cc22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cc2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc32:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc3a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800cc3c:	4b2a      	ldr	r3, [pc, #168]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc40:	0a5b      	lsrs	r3, r3, #9
 800cc42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc46:	ee07 3a90 	vmov	s15, r3
 800cc4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc52:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc56:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc62:	ee17 2a90 	vmov	r2, s15
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800cc6a:	4b1f      	ldr	r3, [pc, #124]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc6e:	0c1b      	lsrs	r3, r3, #16
 800cc70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc74:	ee07 3a90 	vmov	s15, r3
 800cc78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc7c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc80:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc84:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc90:	ee17 2a90 	vmov	r2, s15
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cc98:	4b13      	ldr	r3, [pc, #76]	@ (800cce8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc9c:	0e1b      	lsrs	r3, r3, #24
 800cc9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cca2:	ee07 3a90 	vmov	s15, r3
 800cca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccaa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ccae:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ccb2:	edd7 6a07 	vldr	s13, [r7, #28]
 800ccb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ccba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ccbe:	ee17 2a90 	vmov	r2, s15
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ccc6:	e008      	b.n	800ccda <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2200      	movs	r2, #0
 800cccc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	609a      	str	r2, [r3, #8]
}
 800ccda:	bf00      	nop
 800ccdc:	3724      	adds	r7, #36	@ 0x24
 800ccde:	46bd      	mov	sp, r7
 800cce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce4:	4770      	bx	lr
 800cce6:	bf00      	nop
 800cce8:	58024400 	.word	0x58024400
 800ccec:	03d09000 	.word	0x03d09000
 800ccf0:	46000000 	.word	0x46000000
 800ccf4:	4c742400 	.word	0x4c742400
 800ccf8:	4a742400 	.word	0x4a742400
 800ccfc:	4bbebc20 	.word	0x4bbebc20

0800cd00 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800cd00:	b480      	push	{r7}
 800cd02:	b089      	sub	sp, #36	@ 0x24
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cd08:	4ba0      	ldr	r3, [pc, #640]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd0c:	f003 0303 	and.w	r3, r3, #3
 800cd10:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800cd12:	4b9e      	ldr	r3, [pc, #632]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd16:	091b      	lsrs	r3, r3, #4
 800cd18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cd1c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800cd1e:	4b9b      	ldr	r3, [pc, #620]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd22:	f003 0301 	and.w	r3, r3, #1
 800cd26:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cd28:	4b98      	ldr	r3, [pc, #608]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd2c:	08db      	lsrs	r3, r3, #3
 800cd2e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cd32:	693a      	ldr	r2, [r7, #16]
 800cd34:	fb02 f303 	mul.w	r3, r2, r3
 800cd38:	ee07 3a90 	vmov	s15, r3
 800cd3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd40:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	f000 8111 	beq.w	800cf6e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800cd4c:	69bb      	ldr	r3, [r7, #24]
 800cd4e:	2b02      	cmp	r3, #2
 800cd50:	f000 8083 	beq.w	800ce5a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800cd54:	69bb      	ldr	r3, [r7, #24]
 800cd56:	2b02      	cmp	r3, #2
 800cd58:	f200 80a1 	bhi.w	800ce9e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800cd5c:	69bb      	ldr	r3, [r7, #24]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d003      	beq.n	800cd6a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800cd62:	69bb      	ldr	r3, [r7, #24]
 800cd64:	2b01      	cmp	r3, #1
 800cd66:	d056      	beq.n	800ce16 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800cd68:	e099      	b.n	800ce9e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cd6a:	4b88      	ldr	r3, [pc, #544]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f003 0320 	and.w	r3, r3, #32
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d02d      	beq.n	800cdd2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cd76:	4b85      	ldr	r3, [pc, #532]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	08db      	lsrs	r3, r3, #3
 800cd7c:	f003 0303 	and.w	r3, r3, #3
 800cd80:	4a83      	ldr	r2, [pc, #524]	@ (800cf90 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800cd82:	fa22 f303 	lsr.w	r3, r2, r3
 800cd86:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cd88:	68bb      	ldr	r3, [r7, #8]
 800cd8a:	ee07 3a90 	vmov	s15, r3
 800cd8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	ee07 3a90 	vmov	s15, r3
 800cd98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cda0:	4b7a      	ldr	r3, [pc, #488]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cda2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cda4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cda8:	ee07 3a90 	vmov	s15, r3
 800cdac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cdb0:	ed97 6a03 	vldr	s12, [r7, #12]
 800cdb4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800cf94 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cdb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cdbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cdc0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cdc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdcc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cdd0:	e087      	b.n	800cee2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	ee07 3a90 	vmov	s15, r3
 800cdd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cddc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800cf98 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cde0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cde4:	4b69      	ldr	r3, [pc, #420]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cde6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cde8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdec:	ee07 3a90 	vmov	s15, r3
 800cdf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cdf4:	ed97 6a03 	vldr	s12, [r7, #12]
 800cdf8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800cf94 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cdfc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce04:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ce08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce10:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce14:	e065      	b.n	800cee2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ce16:	697b      	ldr	r3, [r7, #20]
 800ce18:	ee07 3a90 	vmov	s15, r3
 800ce1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce20:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800cf9c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ce24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce28:	4b58      	ldr	r3, [pc, #352]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce30:	ee07 3a90 	vmov	s15, r3
 800ce34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce38:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce3c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800cf94 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ce40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ce4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce50:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce54:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce58:	e043      	b.n	800cee2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ce5a:	697b      	ldr	r3, [r7, #20]
 800ce5c:	ee07 3a90 	vmov	s15, r3
 800ce60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce64:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800cfa0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ce68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce6c:	4b47      	ldr	r3, [pc, #284]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce74:	ee07 3a90 	vmov	s15, r3
 800ce78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce7c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce80:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800cf94 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ce84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ce90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce94:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce98:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce9c:	e021      	b.n	800cee2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ce9e:	697b      	ldr	r3, [r7, #20]
 800cea0:	ee07 3a90 	vmov	s15, r3
 800cea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cea8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800cf98 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ceac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ceb0:	4b36      	ldr	r3, [pc, #216]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ceb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ceb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ceb8:	ee07 3a90 	vmov	s15, r3
 800cebc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cec0:	ed97 6a03 	vldr	s12, [r7, #12]
 800cec4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800cf94 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cec8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cecc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ced0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ced4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ced8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cedc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cee0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cee2:	4b2a      	ldr	r3, [pc, #168]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cee6:	0a5b      	lsrs	r3, r3, #9
 800cee8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ceec:	ee07 3a90 	vmov	s15, r3
 800cef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cef4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cef8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cefc:	edd7 6a07 	vldr	s13, [r7, #28]
 800cf00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cf08:	ee17 2a90 	vmov	r2, s15
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800cf10:	4b1e      	ldr	r3, [pc, #120]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cf12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf14:	0c1b      	lsrs	r3, r3, #16
 800cf16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf1a:	ee07 3a90 	vmov	s15, r3
 800cf1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cf26:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cf2a:	edd7 6a07 	vldr	s13, [r7, #28]
 800cf2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cf36:	ee17 2a90 	vmov	r2, s15
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cf3e:	4b13      	ldr	r3, [pc, #76]	@ (800cf8c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cf40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf42:	0e1b      	lsrs	r3, r3, #24
 800cf44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf48:	ee07 3a90 	vmov	s15, r3
 800cf4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf50:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cf54:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cf58:	edd7 6a07 	vldr	s13, [r7, #28]
 800cf5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cf64:	ee17 2a90 	vmov	r2, s15
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800cf6c:	e008      	b.n	800cf80 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2200      	movs	r2, #0
 800cf72:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	2200      	movs	r2, #0
 800cf78:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	609a      	str	r2, [r3, #8]
}
 800cf80:	bf00      	nop
 800cf82:	3724      	adds	r7, #36	@ 0x24
 800cf84:	46bd      	mov	sp, r7
 800cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8a:	4770      	bx	lr
 800cf8c:	58024400 	.word	0x58024400
 800cf90:	03d09000 	.word	0x03d09000
 800cf94:	46000000 	.word	0x46000000
 800cf98:	4c742400 	.word	0x4c742400
 800cf9c:	4a742400 	.word	0x4a742400
 800cfa0:	4bbebc20 	.word	0x4bbebc20

0800cfa4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b084      	sub	sp, #16
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
 800cfac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cfb2:	4b53      	ldr	r3, [pc, #332]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800cfb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfb6:	f003 0303 	and.w	r3, r3, #3
 800cfba:	2b03      	cmp	r3, #3
 800cfbc:	d101      	bne.n	800cfc2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	e099      	b.n	800d0f6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cfc2:	4b4f      	ldr	r3, [pc, #316]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	4a4e      	ldr	r2, [pc, #312]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800cfc8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cfcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cfce:	f7f7 ff33 	bl	8004e38 <HAL_GetTick>
 800cfd2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cfd4:	e008      	b.n	800cfe8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cfd6:	f7f7 ff2f 	bl	8004e38 <HAL_GetTick>
 800cfda:	4602      	mov	r2, r0
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	1ad3      	subs	r3, r2, r3
 800cfe0:	2b02      	cmp	r3, #2
 800cfe2:	d901      	bls.n	800cfe8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cfe4:	2303      	movs	r3, #3
 800cfe6:	e086      	b.n	800d0f6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cfe8:	4b45      	ldr	r3, [pc, #276]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d1f0      	bne.n	800cfd6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cff4:	4b42      	ldr	r3, [pc, #264]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800cff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cff8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	031b      	lsls	r3, r3, #12
 800d002:	493f      	ldr	r1, [pc, #252]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d004:	4313      	orrs	r3, r2
 800d006:	628b      	str	r3, [r1, #40]	@ 0x28
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	685b      	ldr	r3, [r3, #4]
 800d00c:	3b01      	subs	r3, #1
 800d00e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	689b      	ldr	r3, [r3, #8]
 800d016:	3b01      	subs	r3, #1
 800d018:	025b      	lsls	r3, r3, #9
 800d01a:	b29b      	uxth	r3, r3
 800d01c:	431a      	orrs	r2, r3
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	68db      	ldr	r3, [r3, #12]
 800d022:	3b01      	subs	r3, #1
 800d024:	041b      	lsls	r3, r3, #16
 800d026:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d02a:	431a      	orrs	r2, r3
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	691b      	ldr	r3, [r3, #16]
 800d030:	3b01      	subs	r3, #1
 800d032:	061b      	lsls	r3, r3, #24
 800d034:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d038:	4931      	ldr	r1, [pc, #196]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d03a:	4313      	orrs	r3, r2
 800d03c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d03e:	4b30      	ldr	r3, [pc, #192]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d042:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	695b      	ldr	r3, [r3, #20]
 800d04a:	492d      	ldr	r1, [pc, #180]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d04c:	4313      	orrs	r3, r2
 800d04e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d050:	4b2b      	ldr	r3, [pc, #172]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d054:	f023 0220 	bic.w	r2, r3, #32
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	699b      	ldr	r3, [r3, #24]
 800d05c:	4928      	ldr	r1, [pc, #160]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d05e:	4313      	orrs	r3, r2
 800d060:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d062:	4b27      	ldr	r3, [pc, #156]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d066:	4a26      	ldr	r2, [pc, #152]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d068:	f023 0310 	bic.w	r3, r3, #16
 800d06c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d06e:	4b24      	ldr	r3, [pc, #144]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d070:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d072:	4b24      	ldr	r3, [pc, #144]	@ (800d104 <RCCEx_PLL2_Config+0x160>)
 800d074:	4013      	ands	r3, r2
 800d076:	687a      	ldr	r2, [r7, #4]
 800d078:	69d2      	ldr	r2, [r2, #28]
 800d07a:	00d2      	lsls	r2, r2, #3
 800d07c:	4920      	ldr	r1, [pc, #128]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d07e:	4313      	orrs	r3, r2
 800d080:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d082:	4b1f      	ldr	r3, [pc, #124]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d086:	4a1e      	ldr	r2, [pc, #120]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d088:	f043 0310 	orr.w	r3, r3, #16
 800d08c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d106      	bne.n	800d0a2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d094:	4b1a      	ldr	r3, [pc, #104]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d098:	4a19      	ldr	r2, [pc, #100]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d09a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d09e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d0a0:	e00f      	b.n	800d0c2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d106      	bne.n	800d0b6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d0a8:	4b15      	ldr	r3, [pc, #84]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d0aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0ac:	4a14      	ldr	r2, [pc, #80]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d0ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d0b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d0b4:	e005      	b.n	800d0c2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d0b6:	4b12      	ldr	r3, [pc, #72]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0ba:	4a11      	ldr	r2, [pc, #68]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d0bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d0c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d0c2:	4b0f      	ldr	r3, [pc, #60]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	4a0e      	ldr	r2, [pc, #56]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d0c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d0cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d0ce:	f7f7 feb3 	bl	8004e38 <HAL_GetTick>
 800d0d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d0d4:	e008      	b.n	800d0e8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d0d6:	f7f7 feaf 	bl	8004e38 <HAL_GetTick>
 800d0da:	4602      	mov	r2, r0
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	1ad3      	subs	r3, r2, r3
 800d0e0:	2b02      	cmp	r3, #2
 800d0e2:	d901      	bls.n	800d0e8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d0e4:	2303      	movs	r3, #3
 800d0e6:	e006      	b.n	800d0f6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d0e8:	4b05      	ldr	r3, [pc, #20]	@ (800d100 <RCCEx_PLL2_Config+0x15c>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d0f0      	beq.n	800d0d6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d0f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3710      	adds	r7, #16
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	bd80      	pop	{r7, pc}
 800d0fe:	bf00      	nop
 800d100:	58024400 	.word	0x58024400
 800d104:	ffff0007 	.word	0xffff0007

0800d108 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b084      	sub	sp, #16
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d112:	2300      	movs	r3, #0
 800d114:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d116:	4b53      	ldr	r3, [pc, #332]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d11a:	f003 0303 	and.w	r3, r3, #3
 800d11e:	2b03      	cmp	r3, #3
 800d120:	d101      	bne.n	800d126 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d122:	2301      	movs	r3, #1
 800d124:	e099      	b.n	800d25a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d126:	4b4f      	ldr	r3, [pc, #316]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	4a4e      	ldr	r2, [pc, #312]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d12c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d130:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d132:	f7f7 fe81 	bl	8004e38 <HAL_GetTick>
 800d136:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d138:	e008      	b.n	800d14c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d13a:	f7f7 fe7d 	bl	8004e38 <HAL_GetTick>
 800d13e:	4602      	mov	r2, r0
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	1ad3      	subs	r3, r2, r3
 800d144:	2b02      	cmp	r3, #2
 800d146:	d901      	bls.n	800d14c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d148:	2303      	movs	r3, #3
 800d14a:	e086      	b.n	800d25a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d14c:	4b45      	ldr	r3, [pc, #276]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d154:	2b00      	cmp	r3, #0
 800d156:	d1f0      	bne.n	800d13a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d158:	4b42      	ldr	r3, [pc, #264]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d15a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d15c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	051b      	lsls	r3, r3, #20
 800d166:	493f      	ldr	r1, [pc, #252]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d168:	4313      	orrs	r3, r2
 800d16a:	628b      	str	r3, [r1, #40]	@ 0x28
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	685b      	ldr	r3, [r3, #4]
 800d170:	3b01      	subs	r3, #1
 800d172:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	689b      	ldr	r3, [r3, #8]
 800d17a:	3b01      	subs	r3, #1
 800d17c:	025b      	lsls	r3, r3, #9
 800d17e:	b29b      	uxth	r3, r3
 800d180:	431a      	orrs	r2, r3
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	68db      	ldr	r3, [r3, #12]
 800d186:	3b01      	subs	r3, #1
 800d188:	041b      	lsls	r3, r3, #16
 800d18a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d18e:	431a      	orrs	r2, r3
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	691b      	ldr	r3, [r3, #16]
 800d194:	3b01      	subs	r3, #1
 800d196:	061b      	lsls	r3, r3, #24
 800d198:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d19c:	4931      	ldr	r1, [pc, #196]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d19e:	4313      	orrs	r3, r2
 800d1a0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d1a2:	4b30      	ldr	r3, [pc, #192]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	695b      	ldr	r3, [r3, #20]
 800d1ae:	492d      	ldr	r1, [pc, #180]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1b0:	4313      	orrs	r3, r2
 800d1b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d1b4:	4b2b      	ldr	r3, [pc, #172]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1b8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	699b      	ldr	r3, [r3, #24]
 800d1c0:	4928      	ldr	r1, [pc, #160]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1c2:	4313      	orrs	r3, r2
 800d1c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d1c6:	4b27      	ldr	r3, [pc, #156]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1ca:	4a26      	ldr	r2, [pc, #152]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d1d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d1d2:	4b24      	ldr	r3, [pc, #144]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d1d6:	4b24      	ldr	r3, [pc, #144]	@ (800d268 <RCCEx_PLL3_Config+0x160>)
 800d1d8:	4013      	ands	r3, r2
 800d1da:	687a      	ldr	r2, [r7, #4]
 800d1dc:	69d2      	ldr	r2, [r2, #28]
 800d1de:	00d2      	lsls	r2, r2, #3
 800d1e0:	4920      	ldr	r1, [pc, #128]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1e2:	4313      	orrs	r3, r2
 800d1e4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d1e6:	4b1f      	ldr	r3, [pc, #124]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1ea:	4a1e      	ldr	r2, [pc, #120]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d1f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d1f2:	683b      	ldr	r3, [r7, #0]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d106      	bne.n	800d206 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d1f8:	4b1a      	ldr	r3, [pc, #104]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1fc:	4a19      	ldr	r2, [pc, #100]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d1fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800d202:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d204:	e00f      	b.n	800d226 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	2b01      	cmp	r3, #1
 800d20a:	d106      	bne.n	800d21a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d20c:	4b15      	ldr	r3, [pc, #84]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d20e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d210:	4a14      	ldr	r2, [pc, #80]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d212:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d216:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d218:	e005      	b.n	800d226 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d21a:	4b12      	ldr	r3, [pc, #72]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d21c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d21e:	4a11      	ldr	r2, [pc, #68]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d220:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d224:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d226:	4b0f      	ldr	r3, [pc, #60]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	4a0e      	ldr	r2, [pc, #56]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d22c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d230:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d232:	f7f7 fe01 	bl	8004e38 <HAL_GetTick>
 800d236:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d238:	e008      	b.n	800d24c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d23a:	f7f7 fdfd 	bl	8004e38 <HAL_GetTick>
 800d23e:	4602      	mov	r2, r0
 800d240:	68bb      	ldr	r3, [r7, #8]
 800d242:	1ad3      	subs	r3, r2, r3
 800d244:	2b02      	cmp	r3, #2
 800d246:	d901      	bls.n	800d24c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d248:	2303      	movs	r3, #3
 800d24a:	e006      	b.n	800d25a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d24c:	4b05      	ldr	r3, [pc, #20]	@ (800d264 <RCCEx_PLL3_Config+0x15c>)
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d254:	2b00      	cmp	r3, #0
 800d256:	d0f0      	beq.n	800d23a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d258:	7bfb      	ldrb	r3, [r7, #15]
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3710      	adds	r7, #16
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}
 800d262:	bf00      	nop
 800d264:	58024400 	.word	0x58024400
 800d268:	ffff0007 	.word	0xffff0007

0800d26c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b084      	sub	sp, #16
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d101      	bne.n	800d27e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d27a:	2301      	movs	r3, #1
 800d27c:	e10f      	b.n	800d49e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	2200      	movs	r2, #0
 800d282:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	4a87      	ldr	r2, [pc, #540]	@ (800d4a8 <HAL_SPI_Init+0x23c>)
 800d28a:	4293      	cmp	r3, r2
 800d28c:	d00f      	beq.n	800d2ae <HAL_SPI_Init+0x42>
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	4a86      	ldr	r2, [pc, #536]	@ (800d4ac <HAL_SPI_Init+0x240>)
 800d294:	4293      	cmp	r3, r2
 800d296:	d00a      	beq.n	800d2ae <HAL_SPI_Init+0x42>
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	4a84      	ldr	r2, [pc, #528]	@ (800d4b0 <HAL_SPI_Init+0x244>)
 800d29e:	4293      	cmp	r3, r2
 800d2a0:	d005      	beq.n	800d2ae <HAL_SPI_Init+0x42>
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	68db      	ldr	r3, [r3, #12]
 800d2a6:	2b0f      	cmp	r3, #15
 800d2a8:	d901      	bls.n	800d2ae <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800d2aa:	2301      	movs	r3, #1
 800d2ac:	e0f7      	b.n	800d49e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f001 f92e 	bl	800e510 <SPI_GetPacketSize>
 800d2b4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	4a7b      	ldr	r2, [pc, #492]	@ (800d4a8 <HAL_SPI_Init+0x23c>)
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d00c      	beq.n	800d2da <HAL_SPI_Init+0x6e>
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	4a79      	ldr	r2, [pc, #484]	@ (800d4ac <HAL_SPI_Init+0x240>)
 800d2c6:	4293      	cmp	r3, r2
 800d2c8:	d007      	beq.n	800d2da <HAL_SPI_Init+0x6e>
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	4a78      	ldr	r2, [pc, #480]	@ (800d4b0 <HAL_SPI_Init+0x244>)
 800d2d0:	4293      	cmp	r3, r2
 800d2d2:	d002      	beq.n	800d2da <HAL_SPI_Init+0x6e>
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	2b08      	cmp	r3, #8
 800d2d8:	d811      	bhi.n	800d2fe <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800d2de:	4a72      	ldr	r2, [pc, #456]	@ (800d4a8 <HAL_SPI_Init+0x23c>)
 800d2e0:	4293      	cmp	r3, r2
 800d2e2:	d009      	beq.n	800d2f8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	4a70      	ldr	r2, [pc, #448]	@ (800d4ac <HAL_SPI_Init+0x240>)
 800d2ea:	4293      	cmp	r3, r2
 800d2ec:	d004      	beq.n	800d2f8 <HAL_SPI_Init+0x8c>
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	4a6f      	ldr	r2, [pc, #444]	@ (800d4b0 <HAL_SPI_Init+0x244>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	d104      	bne.n	800d302 <HAL_SPI_Init+0x96>
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	2b10      	cmp	r3, #16
 800d2fc:	d901      	bls.n	800d302 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800d2fe:	2301      	movs	r3, #1
 800d300:	e0cd      	b.n	800d49e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d308:	b2db      	uxtb	r3, r3
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d106      	bne.n	800d31c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2200      	movs	r2, #0
 800d312:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f7f7 f80c 	bl	8004334 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2202      	movs	r2, #2
 800d320:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	681a      	ldr	r2, [r3, #0]
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	f022 0201 	bic.w	r2, r2, #1
 800d332:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	689b      	ldr	r3, [r3, #8]
 800d33a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800d33e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	699b      	ldr	r3, [r3, #24]
 800d344:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d348:	d119      	bne.n	800d37e <HAL_SPI_Init+0x112>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d352:	d103      	bne.n	800d35c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d008      	beq.n	800d36e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d360:	2b00      	cmp	r3, #0
 800d362:	d10c      	bne.n	800d37e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d368:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d36c:	d107      	bne.n	800d37e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	681a      	ldr	r2, [r3, #0]
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d37c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	685b      	ldr	r3, [r3, #4]
 800d382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d386:	2b00      	cmp	r3, #0
 800d388:	d00f      	beq.n	800d3aa <HAL_SPI_Init+0x13e>
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	68db      	ldr	r3, [r3, #12]
 800d38e:	2b06      	cmp	r3, #6
 800d390:	d90b      	bls.n	800d3aa <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	430a      	orrs	r2, r1
 800d3a6:	601a      	str	r2, [r3, #0]
 800d3a8:	e007      	b.n	800d3ba <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	681a      	ldr	r2, [r3, #0]
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d3b8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	69da      	ldr	r2, [r3, #28]
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3c2:	431a      	orrs	r2, r3
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	431a      	orrs	r2, r3
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3cc:	ea42 0103 	orr.w	r1, r2, r3
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	68da      	ldr	r2, [r3, #12]
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	430a      	orrs	r2, r1
 800d3da:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3e4:	431a      	orrs	r2, r3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3ea:	431a      	orrs	r2, r3
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	699b      	ldr	r3, [r3, #24]
 800d3f0:	431a      	orrs	r2, r3
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	691b      	ldr	r3, [r3, #16]
 800d3f6:	431a      	orrs	r2, r3
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	695b      	ldr	r3, [r3, #20]
 800d3fc:	431a      	orrs	r2, r3
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	6a1b      	ldr	r3, [r3, #32]
 800d402:	431a      	orrs	r2, r3
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	685b      	ldr	r3, [r3, #4]
 800d408:	431a      	orrs	r2, r3
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d40e:	431a      	orrs	r2, r3
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	689b      	ldr	r3, [r3, #8]
 800d414:	431a      	orrs	r2, r3
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d41a:	ea42 0103 	orr.w	r1, r2, r3
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	430a      	orrs	r2, r1
 800d428:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	685b      	ldr	r3, [r3, #4]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d113      	bne.n	800d45a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	689b      	ldr	r3, [r3, #8]
 800d438:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d444:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	689b      	ldr	r3, [r3, #8]
 800d44c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d458:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f022 0201 	bic.w	r2, r2, #1
 800d468:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	685b      	ldr	r3, [r3, #4]
 800d46e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d472:	2b00      	cmp	r3, #0
 800d474:	d00a      	beq.n	800d48c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	68db      	ldr	r3, [r3, #12]
 800d47c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	430a      	orrs	r2, r1
 800d48a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2200      	movs	r2, #0
 800d490:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	2201      	movs	r2, #1
 800d498:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800d49c:	2300      	movs	r3, #0
}
 800d49e:	4618      	mov	r0, r3
 800d4a0:	3710      	adds	r7, #16
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	bd80      	pop	{r7, pc}
 800d4a6:	bf00      	nop
 800d4a8:	40013000 	.word	0x40013000
 800d4ac:	40003800 	.word	0x40003800
 800d4b0:	40003c00 	.word	0x40003c00

0800d4b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b08e      	sub	sp, #56	@ 0x38
 800d4b8:	af02      	add	r7, sp, #8
 800d4ba:	60f8      	str	r0, [r7, #12]
 800d4bc:	60b9      	str	r1, [r7, #8]
 800d4be:	607a      	str	r2, [r7, #4]
 800d4c0:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	3320      	adds	r3, #32
 800d4c8:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	3330      	adds	r3, #48	@ 0x30
 800d4d0:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4d6:	095b      	lsrs	r3, r3, #5
 800d4d8:	b29b      	uxth	r3, r3
 800d4da:	3301      	adds	r3, #1
 800d4dc:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d4de:	f7f7 fcab 	bl	8004e38 <HAL_GetTick>
 800d4e2:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800d4e4:	887b      	ldrh	r3, [r7, #2]
 800d4e6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800d4e8:	887b      	ldrh	r3, [r7, #2]
 800d4ea:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d4f2:	b2db      	uxtb	r3, r3
 800d4f4:	2b01      	cmp	r3, #1
 800d4f6:	d001      	beq.n	800d4fc <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800d4f8:	2302      	movs	r3, #2
 800d4fa:	e310      	b.n	800db1e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800d4fc:	68bb      	ldr	r3, [r7, #8]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d005      	beq.n	800d50e <HAL_SPI_TransmitReceive+0x5a>
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d002      	beq.n	800d50e <HAL_SPI_TransmitReceive+0x5a>
 800d508:	887b      	ldrh	r3, [r7, #2]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d101      	bne.n	800d512 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800d50e:	2301      	movs	r3, #1
 800d510:	e305      	b.n	800db1e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d518:	2b01      	cmp	r3, #1
 800d51a:	d101      	bne.n	800d520 <HAL_SPI_TransmitReceive+0x6c>
 800d51c:	2302      	movs	r3, #2
 800d51e:	e2fe      	b.n	800db1e <HAL_SPI_TransmitReceive+0x66a>
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	2201      	movs	r2, #1
 800d524:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	2205      	movs	r2, #5
 800d52c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2200      	movs	r2, #0
 800d534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	687a      	ldr	r2, [r7, #4]
 800d53c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	887a      	ldrh	r2, [r7, #2]
 800d542:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	887a      	ldrh	r2, [r7, #2]
 800d54a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	68ba      	ldr	r2, [r7, #8]
 800d552:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	887a      	ldrh	r2, [r7, #2]
 800d558:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	887a      	ldrh	r2, [r7, #2]
 800d560:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	2200      	movs	r2, #0
 800d568:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	2200      	movs	r2, #0
 800d56e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	68da      	ldr	r2, [r3, #12]
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800d57e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	4a70      	ldr	r2, [pc, #448]	@ (800d748 <HAL_SPI_TransmitReceive+0x294>)
 800d586:	4293      	cmp	r3, r2
 800d588:	d009      	beq.n	800d59e <HAL_SPI_TransmitReceive+0xea>
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	4a6f      	ldr	r2, [pc, #444]	@ (800d74c <HAL_SPI_TransmitReceive+0x298>)
 800d590:	4293      	cmp	r3, r2
 800d592:	d004      	beq.n	800d59e <HAL_SPI_TransmitReceive+0xea>
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	4a6d      	ldr	r2, [pc, #436]	@ (800d750 <HAL_SPI_TransmitReceive+0x29c>)
 800d59a:	4293      	cmp	r3, r2
 800d59c:	d102      	bne.n	800d5a4 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800d59e:	2310      	movs	r3, #16
 800d5a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d5a2:	e001      	b.n	800d5a8 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800d5a4:	2308      	movs	r3, #8
 800d5a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	685a      	ldr	r2, [r3, #4]
 800d5ae:	4b69      	ldr	r3, [pc, #420]	@ (800d754 <HAL_SPI_TransmitReceive+0x2a0>)
 800d5b0:	4013      	ands	r3, r2
 800d5b2:	8879      	ldrh	r1, [r7, #2]
 800d5b4:	68fa      	ldr	r2, [r7, #12]
 800d5b6:	6812      	ldr	r2, [r2, #0]
 800d5b8:	430b      	orrs	r3, r1
 800d5ba:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	681a      	ldr	r2, [r3, #0]
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	f042 0201 	orr.w	r2, r2, #1
 800d5ca:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	685b      	ldr	r3, [r3, #4]
 800d5d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d5d4:	d107      	bne.n	800d5e6 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	681a      	ldr	r2, [r3, #0]
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d5e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	68db      	ldr	r3, [r3, #12]
 800d5ea:	2b0f      	cmp	r3, #15
 800d5ec:	f240 80a2 	bls.w	800d734 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800d5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f2:	089b      	lsrs	r3, r3, #2
 800d5f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d5f6:	e094      	b.n	800d722 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	695b      	ldr	r3, [r3, #20]
 800d5fe:	f003 0302 	and.w	r3, r3, #2
 800d602:	2b02      	cmp	r3, #2
 800d604:	d120      	bne.n	800d648 <HAL_SPI_TransmitReceive+0x194>
 800d606:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d01d      	beq.n	800d648 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d60c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d60e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d612:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d614:	429a      	cmp	r2, r3
 800d616:	d217      	bcs.n	800d648 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	6812      	ldr	r2, [r2, #0]
 800d622:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d628:	1d1a      	adds	r2, r3, #4
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d634:	b29b      	uxth	r3, r3
 800d636:	3b01      	subs	r3, #1
 800d638:	b29a      	uxth	r2, r3
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d646:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	695b      	ldr	r3, [r3, #20]
 800d64e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d650:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d652:	2b00      	cmp	r3, #0
 800d654:	d065      	beq.n	800d722 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	695b      	ldr	r3, [r3, #20]
 800d65c:	f003 0301 	and.w	r3, r3, #1
 800d660:	2b01      	cmp	r3, #1
 800d662:	d118      	bne.n	800d696 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	681a      	ldr	r2, [r3, #0]
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d66c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d66e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d674:	1d1a      	adds	r2, r3, #4
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d680:	b29b      	uxth	r3, r3
 800d682:	3b01      	subs	r3, #1
 800d684:	b29a      	uxth	r2, r3
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d692:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d694:	e045      	b.n	800d722 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d696:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d698:	8bfb      	ldrh	r3, [r7, #30]
 800d69a:	429a      	cmp	r2, r3
 800d69c:	d21d      	bcs.n	800d6da <HAL_SPI_TransmitReceive+0x226>
 800d69e:	697b      	ldr	r3, [r7, #20]
 800d6a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d018      	beq.n	800d6da <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	681a      	ldr	r2, [r3, #0]
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6b0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d6b2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6b8:	1d1a      	adds	r2, r3, #4
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d6c4:	b29b      	uxth	r3, r3
 800d6c6:	3b01      	subs	r3, #1
 800d6c8:	b29a      	uxth	r2, r3
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d6d6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d6d8:	e023      	b.n	800d722 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d6da:	f7f7 fbad 	bl	8004e38 <HAL_GetTick>
 800d6de:	4602      	mov	r2, r0
 800d6e0:	69bb      	ldr	r3, [r7, #24]
 800d6e2:	1ad3      	subs	r3, r2, r3
 800d6e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d6e6:	429a      	cmp	r2, r3
 800d6e8:	d803      	bhi.n	800d6f2 <HAL_SPI_TransmitReceive+0x23e>
 800d6ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d6f0:	d102      	bne.n	800d6f8 <HAL_SPI_TransmitReceive+0x244>
 800d6f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d114      	bne.n	800d722 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d6f8:	68f8      	ldr	r0, [r7, #12]
 800d6fa:	f000 fe3b 	bl	800e374 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d704:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	2201      	movs	r2, #1
 800d712:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	2200      	movs	r2, #0
 800d71a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d71e:	2303      	movs	r3, #3
 800d720:	e1fd      	b.n	800db1e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d722:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d724:	2b00      	cmp	r3, #0
 800d726:	f47f af67 	bne.w	800d5f8 <HAL_SPI_TransmitReceive+0x144>
 800d72a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	f47f af63 	bne.w	800d5f8 <HAL_SPI_TransmitReceive+0x144>
 800d732:	e1ce      	b.n	800dad2 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	68db      	ldr	r3, [r3, #12]
 800d738:	2b07      	cmp	r3, #7
 800d73a:	f240 81c2 	bls.w	800dac2 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800d73e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d740:	085b      	lsrs	r3, r3, #1
 800d742:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d744:	e0c9      	b.n	800d8da <HAL_SPI_TransmitReceive+0x426>
 800d746:	bf00      	nop
 800d748:	40013000 	.word	0x40013000
 800d74c:	40003800 	.word	0x40003800
 800d750:	40003c00 	.word	0x40003c00
 800d754:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	695b      	ldr	r3, [r3, #20]
 800d75e:	f003 0302 	and.w	r3, r3, #2
 800d762:	2b02      	cmp	r3, #2
 800d764:	d11f      	bne.n	800d7a6 <HAL_SPI_TransmitReceive+0x2f2>
 800d766:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d01c      	beq.n	800d7a6 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d76c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d76e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d772:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d774:	429a      	cmp	r2, r3
 800d776:	d216      	bcs.n	800d7a6 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d77c:	881a      	ldrh	r2, [r3, #0]
 800d77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d780:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d786:	1c9a      	adds	r2, r3, #2
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d792:	b29b      	uxth	r3, r3
 800d794:	3b01      	subs	r3, #1
 800d796:	b29a      	uxth	r2, r3
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d7a4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	695b      	ldr	r3, [r3, #20]
 800d7ac:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d7ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	f000 8092 	beq.w	800d8da <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	695b      	ldr	r3, [r3, #20]
 800d7bc:	f003 0301 	and.w	r3, r3, #1
 800d7c0:	2b01      	cmp	r3, #1
 800d7c2:	d118      	bne.n	800d7f6 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7c8:	6a3a      	ldr	r2, [r7, #32]
 800d7ca:	8812      	ldrh	r2, [r2, #0]
 800d7cc:	b292      	uxth	r2, r2
 800d7ce:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7d4:	1c9a      	adds	r2, r3, #2
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d7e0:	b29b      	uxth	r3, r3
 800d7e2:	3b01      	subs	r3, #1
 800d7e4:	b29a      	uxth	r2, r3
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d7f2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d7f4:	e071      	b.n	800d8da <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d7f6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d7f8:	8bfb      	ldrh	r3, [r7, #30]
 800d7fa:	429a      	cmp	r2, r3
 800d7fc:	d228      	bcs.n	800d850 <HAL_SPI_TransmitReceive+0x39c>
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d804:	2b00      	cmp	r3, #0
 800d806:	d023      	beq.n	800d850 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d80c:	6a3a      	ldr	r2, [r7, #32]
 800d80e:	8812      	ldrh	r2, [r2, #0]
 800d810:	b292      	uxth	r2, r2
 800d812:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d818:	1c9a      	adds	r2, r3, #2
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d822:	6a3a      	ldr	r2, [r7, #32]
 800d824:	8812      	ldrh	r2, [r2, #0]
 800d826:	b292      	uxth	r2, r2
 800d828:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d82e:	1c9a      	adds	r2, r3, #2
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d83a:	b29b      	uxth	r3, r3
 800d83c:	3b02      	subs	r3, #2
 800d83e:	b29a      	uxth	r2, r3
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d84c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d84e:	e044      	b.n	800d8da <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800d850:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d852:	2b01      	cmp	r3, #1
 800d854:	d11d      	bne.n	800d892 <HAL_SPI_TransmitReceive+0x3de>
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d018      	beq.n	800d892 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d864:	6a3a      	ldr	r2, [r7, #32]
 800d866:	8812      	ldrh	r2, [r2, #0]
 800d868:	b292      	uxth	r2, r2
 800d86a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d870:	1c9a      	adds	r2, r3, #2
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d87c:	b29b      	uxth	r3, r3
 800d87e:	3b01      	subs	r3, #1
 800d880:	b29a      	uxth	r2, r3
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d88e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d890:	e023      	b.n	800d8da <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d892:	f7f7 fad1 	bl	8004e38 <HAL_GetTick>
 800d896:	4602      	mov	r2, r0
 800d898:	69bb      	ldr	r3, [r7, #24]
 800d89a:	1ad3      	subs	r3, r2, r3
 800d89c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d89e:	429a      	cmp	r2, r3
 800d8a0:	d803      	bhi.n	800d8aa <HAL_SPI_TransmitReceive+0x3f6>
 800d8a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d8a8:	d102      	bne.n	800d8b0 <HAL_SPI_TransmitReceive+0x3fc>
 800d8aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d114      	bne.n	800d8da <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d8b0:	68f8      	ldr	r0, [r7, #12]
 800d8b2:	f000 fd5f 	bl	800e374 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	2201      	movs	r2, #1
 800d8ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d8d6:	2303      	movs	r3, #3
 800d8d8:	e121      	b.n	800db1e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d8da:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	f47f af3b 	bne.w	800d758 <HAL_SPI_TransmitReceive+0x2a4>
 800d8e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	f47f af37 	bne.w	800d758 <HAL_SPI_TransmitReceive+0x2a4>
 800d8ea:	e0f2      	b.n	800dad2 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	695b      	ldr	r3, [r3, #20]
 800d8f2:	f003 0302 	and.w	r3, r3, #2
 800d8f6:	2b02      	cmp	r3, #2
 800d8f8:	d121      	bne.n	800d93e <HAL_SPI_TransmitReceive+0x48a>
 800d8fa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d01e      	beq.n	800d93e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d900:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d902:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d906:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d908:	429a      	cmp	r2, r3
 800d90a:	d218      	bcs.n	800d93e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	3320      	adds	r3, #32
 800d916:	7812      	ldrb	r2, [r2, #0]
 800d918:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d91e:	1c5a      	adds	r2, r3, #1
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d92a:	b29b      	uxth	r3, r3
 800d92c:	3b01      	subs	r3, #1
 800d92e:	b29a      	uxth	r2, r3
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d93c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	695b      	ldr	r3, [r3, #20]
 800d944:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d946:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d948:	2b00      	cmp	r3, #0
 800d94a:	f000 80ba 	beq.w	800dac2 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	695b      	ldr	r3, [r3, #20]
 800d954:	f003 0301 	and.w	r3, r3, #1
 800d958:	2b01      	cmp	r3, #1
 800d95a:	d11b      	bne.n	800d994 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d968:	7812      	ldrb	r2, [r2, #0]
 800d96a:	b2d2      	uxtb	r2, r2
 800d96c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d972:	1c5a      	adds	r2, r3, #1
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d97e:	b29b      	uxth	r3, r3
 800d980:	3b01      	subs	r3, #1
 800d982:	b29a      	uxth	r2, r3
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d990:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d992:	e096      	b.n	800dac2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d994:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d996:	8bfb      	ldrh	r3, [r7, #30]
 800d998:	429a      	cmp	r2, r3
 800d99a:	d24a      	bcs.n	800da32 <HAL_SPI_TransmitReceive+0x57e>
 800d99c:	697b      	ldr	r3, [r7, #20]
 800d99e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d045      	beq.n	800da32 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9b2:	7812      	ldrb	r2, [r2, #0]
 800d9b4:	b2d2      	uxtb	r2, r2
 800d9b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9bc:	1c5a      	adds	r2, r3, #1
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9ce:	7812      	ldrb	r2, [r2, #0]
 800d9d0:	b2d2      	uxtb	r2, r2
 800d9d2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9d8:	1c5a      	adds	r2, r3, #1
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9ea:	7812      	ldrb	r2, [r2, #0]
 800d9ec:	b2d2      	uxtb	r2, r2
 800d9ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d9f4:	1c5a      	adds	r2, r3, #1
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da06:	7812      	ldrb	r2, [r2, #0]
 800da08:	b2d2      	uxtb	r2, r2
 800da0a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da10:	1c5a      	adds	r2, r3, #1
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800da1c:	b29b      	uxth	r3, r3
 800da1e:	3b04      	subs	r3, #4
 800da20:	b29a      	uxth	r2, r3
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800da2e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800da30:	e047      	b.n	800dac2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800da32:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800da34:	2b03      	cmp	r3, #3
 800da36:	d820      	bhi.n	800da7a <HAL_SPI_TransmitReceive+0x5c6>
 800da38:	697b      	ldr	r3, [r7, #20]
 800da3a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d01b      	beq.n	800da7a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da4e:	7812      	ldrb	r2, [r2, #0]
 800da50:	b2d2      	uxtb	r2, r2
 800da52:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da58:	1c5a      	adds	r2, r3, #1
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800da64:	b29b      	uxth	r3, r3
 800da66:	3b01      	subs	r3, #1
 800da68:	b29a      	uxth	r2, r3
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800da76:	853b      	strh	r3, [r7, #40]	@ 0x28
 800da78:	e023      	b.n	800dac2 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800da7a:	f7f7 f9dd 	bl	8004e38 <HAL_GetTick>
 800da7e:	4602      	mov	r2, r0
 800da80:	69bb      	ldr	r3, [r7, #24]
 800da82:	1ad3      	subs	r3, r2, r3
 800da84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800da86:	429a      	cmp	r2, r3
 800da88:	d803      	bhi.n	800da92 <HAL_SPI_TransmitReceive+0x5de>
 800da8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800da90:	d102      	bne.n	800da98 <HAL_SPI_TransmitReceive+0x5e4>
 800da92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da94:	2b00      	cmp	r3, #0
 800da96:	d114      	bne.n	800dac2 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800da98:	68f8      	ldr	r0, [r7, #12]
 800da9a:	f000 fc6b 	bl	800e374 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800daa4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	2201      	movs	r2, #1
 800dab2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2200      	movs	r2, #0
 800daba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800dabe:	2303      	movs	r3, #3
 800dac0:	e02d      	b.n	800db1e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800dac2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	f47f af11 	bne.w	800d8ec <HAL_SPI_TransmitReceive+0x438>
 800daca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800dacc:	2b00      	cmp	r3, #0
 800dace:	f47f af0d 	bne.w	800d8ec <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800dad2:	69bb      	ldr	r3, [r7, #24]
 800dad4:	9300      	str	r3, [sp, #0]
 800dad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad8:	2200      	movs	r2, #0
 800dada:	2108      	movs	r1, #8
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f000 fce9 	bl	800e4b4 <SPI_WaitOnFlagUntilTimeout>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d007      	beq.n	800daf8 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800daee:	f043 0220 	orr.w	r2, r3, #32
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800daf8:	68f8      	ldr	r0, [r7, #12]
 800dafa:	f000 fc3b 	bl	800e374 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	2201      	movs	r2, #1
 800db02:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	2200      	movs	r2, #0
 800db0a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800db14:	2b00      	cmp	r3, #0
 800db16:	d001      	beq.n	800db1c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800db18:	2301      	movs	r3, #1
 800db1a:	e000      	b.n	800db1e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800db1c:	2300      	movs	r3, #0
  }
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3730      	adds	r7, #48	@ 0x30
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}
 800db26:	bf00      	nop

0800db28 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b084      	sub	sp, #16
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	60f8      	str	r0, [r7, #12]
 800db30:	60b9      	str	r1, [r7, #8]
 800db32:	607a      	str	r2, [r7, #4]
 800db34:	807b      	strh	r3, [r7, #2]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800db3c:	b2db      	uxtb	r3, r3
 800db3e:	2b01      	cmp	r3, #1
 800db40:	d001      	beq.n	800db46 <HAL_SPI_TransmitReceive_DMA+0x1e>
  {
    return HAL_BUSY;
 800db42:	2302      	movs	r3, #2
 800db44:	e19c      	b.n	800de80 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800db46:	68bb      	ldr	r3, [r7, #8]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d005      	beq.n	800db58 <HAL_SPI_TransmitReceive_DMA+0x30>
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d002      	beq.n	800db58 <HAL_SPI_TransmitReceive_DMA+0x30>
 800db52:	887b      	ldrh	r3, [r7, #2]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d101      	bne.n	800db5c <HAL_SPI_TransmitReceive_DMA+0x34>
  {
    return HAL_ERROR;
 800db58:	2301      	movs	r3, #1
 800db5a:	e191      	b.n	800de80 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800db62:	2b01      	cmp	r3, #1
 800db64:	d101      	bne.n	800db6a <HAL_SPI_TransmitReceive_DMA+0x42>
 800db66:	2302      	movs	r3, #2
 800db68:	e18a      	b.n	800de80 <HAL_SPI_TransmitReceive_DMA+0x358>
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	2201      	movs	r2, #1
 800db6e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	2205      	movs	r2, #5
 800db76:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	2200      	movs	r2, #0
 800db7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	68ba      	ldr	r2, [r7, #8]
 800db86:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	887a      	ldrh	r2, [r7, #2]
 800db8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	887a      	ldrh	r2, [r7, #2]
 800db94:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	687a      	ldr	r2, [r7, #4]
 800db9c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	887a      	ldrh	r2, [r7, #2]
 800dba2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	887a      	ldrh	r2, [r7, #2]
 800dbaa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	68da      	ldr	r2, [r3, #12]
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800dbc8:	60da      	str	r2, [r3, #12]

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	689a      	ldr	r2, [r3, #8]
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800dbd8:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	68db      	ldr	r3, [r3, #12]
 800dbde:	2b0f      	cmp	r3, #15
 800dbe0:	d90b      	bls.n	800dbfa <HAL_SPI_TransmitReceive_DMA+0xd2>
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dbe6:	699b      	ldr	r3, [r3, #24]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 800dbe8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dbec:	d121      	bne.n	800dc32 <HAL_SPI_TransmitReceive_DMA+0x10a>
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dbf2:	699b      	ldr	r3, [r3, #24]
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 800dbf4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dbf8:	d11b      	bne.n	800dc32 <HAL_SPI_TransmitReceive_DMA+0x10a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	68db      	ldr	r3, [r3, #12]
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 800dbfe:	2b07      	cmp	r3, #7
 800dc00:	d91d      	bls.n	800dc3e <HAL_SPI_TransmitReceive_DMA+0x116>
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dc06:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 800dc08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dc0c:	d005      	beq.n	800dc1a <HAL_SPI_TransmitReceive_DMA+0xf2>
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dc12:	699b      	ldr	r3, [r3, #24]
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800dc14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dc18:	d10b      	bne.n	800dc32 <HAL_SPI_TransmitReceive_DMA+0x10a>
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc1e:	699b      	ldr	r3, [r3, #24]
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 800dc20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dc24:	d00b      	beq.n	800dc3e <HAL_SPI_TransmitReceive_DMA+0x116>
         (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)))))
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc2a:	699b      	ldr	r3, [r3, #24]
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800dc2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dc30:	d005      	beq.n	800dc3e <HAL_SPI_TransmitReceive_DMA+0x116>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	2200      	movs	r2, #0
 800dc36:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800dc3a:	2301      	movs	r3, #1
 800dc3c:	e120      	b.n	800de80 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	68db      	ldr	r3, [r3, #12]
 800dc42:	2b07      	cmp	r3, #7
 800dc44:	d840      	bhi.n	800dcc8 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc4a:	699b      	ldr	r3, [r3, #24]
 800dc4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dc50:	d109      	bne.n	800dc66 <HAL_SPI_TransmitReceive_DMA+0x13e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800dc58:	b29b      	uxth	r3, r3
 800dc5a:	3301      	adds	r3, #1
 800dc5c:	105b      	asrs	r3, r3, #1
 800dc5e:	b29a      	uxth	r2, r3
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc6a:	699b      	ldr	r3, [r3, #24]
 800dc6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dc70:	d109      	bne.n	800dc86 <HAL_SPI_TransmitReceive_DMA+0x15e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800dc78:	b29b      	uxth	r3, r3
 800dc7a:	3303      	adds	r3, #3
 800dc7c:	109b      	asrs	r3, r3, #2
 800dc7e:	b29a      	uxth	r2, r3
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dc8a:	699b      	ldr	r3, [r3, #24]
 800dc8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dc90:	d109      	bne.n	800dca6 <HAL_SPI_TransmitReceive_DMA+0x17e>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800dc98:	b29b      	uxth	r3, r3
 800dc9a:	3301      	adds	r3, #1
 800dc9c:	105b      	asrs	r3, r3, #1
 800dc9e:	b29a      	uxth	r2, r3
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dcaa:	699b      	ldr	r3, [r3, #24]
 800dcac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dcb0:	d12e      	bne.n	800dd10 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800dcb8:	b29b      	uxth	r3, r3
 800dcba:	3303      	adds	r3, #3
 800dcbc:	109b      	asrs	r3, r3, #2
 800dcbe:	b29a      	uxth	r2, r3
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800dcc6:	e023      	b.n	800dd10 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	68db      	ldr	r3, [r3, #12]
 800dccc:	2b0f      	cmp	r3, #15
 800dcce:	d81f      	bhi.n	800dd10 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dcd4:	699b      	ldr	r3, [r3, #24]
 800dcd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dcda:	d109      	bne.n	800dcf0 <HAL_SPI_TransmitReceive_DMA+0x1c8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800dce2:	b29b      	uxth	r3, r3
 800dce4:	3301      	adds	r3, #1
 800dce6:	105b      	asrs	r3, r3, #1
 800dce8:	b29a      	uxth	r2, r3
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dcf4:	699b      	ldr	r3, [r3, #24]
 800dcf6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dcfa:	d109      	bne.n	800dd10 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800dd02:	b29b      	uxth	r3, r3
 800dd04:	3301      	adds	r3, #1
 800dd06:	105b      	asrs	r3, r3, #1
 800dd08:	b29a      	uxth	r2, r3
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI Tx/Rx DMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dd14:	4a5c      	ldr	r2, [pc, #368]	@ (800de88 <HAL_SPI_TransmitReceive_DMA+0x360>)
 800dd16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dd1c:	4a5b      	ldr	r2, [pc, #364]	@ (800de8c <HAL_SPI_TransmitReceive_DMA+0x364>)
 800dd1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dd24:	4a5a      	ldr	r2, [pc, #360]	@ (800de90 <HAL_SPI_TransmitReceive_DMA+0x368>)
 800dd26:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	3330      	adds	r3, #48	@ 0x30
 800dd3a:	4619      	mov	r1, r3
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd40:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800dd48:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800dd4a:	f7f9 f8a7 	bl	8006e9c <HAL_DMA_Start_IT>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d011      	beq.n	800dd78 <HAL_SPI_TransmitReceive_DMA+0x250>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dd5a:	f043 0210 	orr.w	r2, r3, #16
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	2201      	movs	r2, #1
 800dd68:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	2200      	movs	r2, #0
 800dd70:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800dd74:	2301      	movs	r3, #1
 800dd76:	e083      	b.n	800de80 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	689a      	ldr	r2, [r3, #8]
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dd86:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dd94:	2200      	movs	r2, #0
 800dd96:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback    = SPI_DMAError;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dda4:	4a3a      	ldr	r2, [pc, #232]	@ (800de90 <HAL_SPI_TransmitReceive_DMA+0x368>)
 800dda6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ddb0:	4619      	mov	r1, r3
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	3320      	adds	r3, #32
 800ddb8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ddc0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800ddc2:	f7f9 f86b 	bl	8006e9c <HAL_DMA_Start_IT>
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d016      	beq.n	800ddfa <HAL_SPI_TransmitReceive_DMA+0x2d2>
  {
    /* Abort Rx DMA Channel already started */
    (void)HAL_DMA_Abort(hspi->hdmarx);
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	f7f9 facd 	bl	8007370 <HAL_DMA_Abort>

    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dddc:	f043 0210 	orr.w	r2, r3, #16
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	2201      	movs	r2, #1
 800ddea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	e042      	b.n	800de80 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ddfe:	69db      	ldr	r3, [r3, #28]
 800de00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de04:	d108      	bne.n	800de18 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	6859      	ldr	r1, [r3, #4]
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	681a      	ldr	r2, [r3, #0]
 800de10:	4b20      	ldr	r3, [pc, #128]	@ (800de94 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 800de12:	400b      	ands	r3, r1
 800de14:	6053      	str	r3, [r2, #4]
 800de16:	e009      	b.n	800de2c <HAL_SPI_TransmitReceive_DMA+0x304>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	685a      	ldr	r2, [r3, #4]
 800de1e:	4b1d      	ldr	r3, [pc, #116]	@ (800de94 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 800de20:	4013      	ands	r3, r2
 800de22:	8879      	ldrh	r1, [r7, #2]
 800de24:	68fa      	ldr	r2, [r7, #12]
 800de26:	6812      	ldr	r2, [r2, #0]
 800de28:	430b      	orrs	r3, r1
 800de2a:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	689a      	ldr	r2, [r3, #8]
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800de3a:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	691a      	ldr	r2, [r3, #16]
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	f442 7258 	orr.w	r2, r2, #864	@ 0x360
 800de4a:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	681a      	ldr	r2, [r3, #0]
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f042 0201 	orr.w	r2, r2, #1
 800de5a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	685b      	ldr	r3, [r3, #4]
 800de60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800de64:	d107      	bne.n	800de76 <HAL_SPI_TransmitReceive_DMA+0x34e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	681a      	ldr	r2, [r3, #0]
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800de74:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	2200      	movs	r2, #0
 800de7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800de7e:	2300      	movs	r3, #0
}
 800de80:	4618      	mov	r0, r3
 800de82:	3710      	adds	r7, #16
 800de84:	46bd      	mov	sp, r7
 800de86:	bd80      	pop	{r7, pc}
 800de88:	0800e2df 	.word	0x0800e2df
 800de8c:	0800e299 	.word	0x0800e299
 800de90:	0800e2fb 	.word	0x0800e2fb
 800de94:	ffff0000 	.word	0xffff0000

0800de98 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	b08a      	sub	sp, #40	@ 0x28
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	691b      	ldr	r3, [r3, #16]
 800dea6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	695b      	ldr	r3, [r3, #20]
 800deae:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800deb0:	6a3a      	ldr	r2, [r7, #32]
 800deb2:	69fb      	ldr	r3, [r7, #28]
 800deb4:	4013      	ands	r3, r2
 800deb6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	689b      	ldr	r3, [r3, #8]
 800debe:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800dec0:	2300      	movs	r3, #0
 800dec2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800deca:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	3330      	adds	r3, #48	@ 0x30
 800ded2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800ded4:	69fb      	ldr	r3, [r7, #28]
 800ded6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d010      	beq.n	800df00 <HAL_SPI_IRQHandler+0x68>
 800dede:	6a3b      	ldr	r3, [r7, #32]
 800dee0:	f003 0308 	and.w	r3, r3, #8
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d00b      	beq.n	800df00 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	699a      	ldr	r2, [r3, #24]
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800def6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800def8:	6878      	ldr	r0, [r7, #4]
 800defa:	f000 f9c3 	bl	800e284 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800defe:	e192      	b.n	800e226 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800df00:	69bb      	ldr	r3, [r7, #24]
 800df02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df06:	2b00      	cmp	r3, #0
 800df08:	d113      	bne.n	800df32 <HAL_SPI_IRQHandler+0x9a>
 800df0a:	69bb      	ldr	r3, [r7, #24]
 800df0c:	f003 0320 	and.w	r3, r3, #32
 800df10:	2b00      	cmp	r3, #0
 800df12:	d10e      	bne.n	800df32 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800df14:	69bb      	ldr	r3, [r7, #24]
 800df16:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d009      	beq.n	800df32 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	4798      	blx	r3
    hspi->RxISR(hspi);
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	4798      	blx	r3
    handled = 1UL;
 800df2e:	2301      	movs	r3, #1
 800df30:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800df32:	69bb      	ldr	r3, [r7, #24]
 800df34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d10f      	bne.n	800df5c <HAL_SPI_IRQHandler+0xc4>
 800df3c:	69bb      	ldr	r3, [r7, #24]
 800df3e:	f003 0301 	and.w	r3, r3, #1
 800df42:	2b00      	cmp	r3, #0
 800df44:	d00a      	beq.n	800df5c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800df46:	69bb      	ldr	r3, [r7, #24]
 800df48:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d105      	bne.n	800df5c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df54:	6878      	ldr	r0, [r7, #4]
 800df56:	4798      	blx	r3
    handled = 1UL;
 800df58:	2301      	movs	r3, #1
 800df5a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800df5c:	69bb      	ldr	r3, [r7, #24]
 800df5e:	f003 0320 	and.w	r3, r3, #32
 800df62:	2b00      	cmp	r3, #0
 800df64:	d10f      	bne.n	800df86 <HAL_SPI_IRQHandler+0xee>
 800df66:	69bb      	ldr	r3, [r7, #24]
 800df68:	f003 0302 	and.w	r3, r3, #2
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d00a      	beq.n	800df86 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800df70:	69bb      	ldr	r3, [r7, #24]
 800df72:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800df76:	2b00      	cmp	r3, #0
 800df78:	d105      	bne.n	800df86 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df7e:	6878      	ldr	r0, [r7, #4]
 800df80:	4798      	blx	r3
    handled = 1UL;
 800df82:	2301      	movs	r3, #1
 800df84:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800df86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df88:	2b00      	cmp	r3, #0
 800df8a:	f040 8147 	bne.w	800e21c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800df8e:	69bb      	ldr	r3, [r7, #24]
 800df90:	f003 0308 	and.w	r3, r3, #8
 800df94:	2b00      	cmp	r3, #0
 800df96:	f000 808b 	beq.w	800e0b0 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	699a      	ldr	r2, [r3, #24]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	f042 0208 	orr.w	r2, r2, #8
 800dfa8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	699a      	ldr	r2, [r3, #24]
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	f042 0210 	orr.w	r2, r2, #16
 800dfb8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	699a      	ldr	r2, [r3, #24]
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dfc8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	691a      	ldr	r2, [r3, #16]
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	f022 0208 	bic.w	r2, r2, #8
 800dfd8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	689b      	ldr	r3, [r3, #8]
 800dfe0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d13d      	bne.n	800e064 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800dfe8:	e036      	b.n	800e058 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	68db      	ldr	r3, [r3, #12]
 800dfee:	2b0f      	cmp	r3, #15
 800dff0:	d90b      	bls.n	800e00a <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	681a      	ldr	r2, [r3, #0]
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dffa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800dffc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e002:	1d1a      	adds	r2, r3, #4
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	665a      	str	r2, [r3, #100]	@ 0x64
 800e008:	e01d      	b.n	800e046 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	68db      	ldr	r3, [r3, #12]
 800e00e:	2b07      	cmp	r3, #7
 800e010:	d90b      	bls.n	800e02a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e016:	68fa      	ldr	r2, [r7, #12]
 800e018:	8812      	ldrh	r2, [r2, #0]
 800e01a:	b292      	uxth	r2, r2
 800e01c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e022:	1c9a      	adds	r2, r3, #2
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	665a      	str	r2, [r3, #100]	@ 0x64
 800e028:	e00d      	b.n	800e046 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e036:	7812      	ldrb	r2, [r2, #0]
 800e038:	b2d2      	uxtb	r2, r2
 800e03a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e040:	1c5a      	adds	r2, r3, #1
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e04c:	b29b      	uxth	r3, r3
 800e04e:	3b01      	subs	r3, #1
 800e050:	b29a      	uxth	r2, r3
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e05e:	b29b      	uxth	r3, r3
 800e060:	2b00      	cmp	r3, #0
 800e062:	d1c2      	bne.n	800dfea <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800e064:	6878      	ldr	r0, [r7, #4]
 800e066:	f000 f985 	bl	800e374 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2201      	movs	r2, #1
 800e06e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d003      	beq.n	800e084 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800e07c:	6878      	ldr	r0, [r7, #4]
 800e07e:	f7f4 f9e7 	bl	8002450 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800e082:	e0d0      	b.n	800e226 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800e084:	7cfb      	ldrb	r3, [r7, #19]
 800e086:	2b05      	cmp	r3, #5
 800e088:	d103      	bne.n	800e092 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800e08a:	6878      	ldr	r0, [r7, #4]
 800e08c:	f000 f8e6 	bl	800e25c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800e090:	e0c6      	b.n	800e220 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800e092:	7cfb      	ldrb	r3, [r7, #19]
 800e094:	2b04      	cmp	r3, #4
 800e096:	d103      	bne.n	800e0a0 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800e098:	6878      	ldr	r0, [r7, #4]
 800e09a:	f000 f8d5 	bl	800e248 <HAL_SPI_RxCpltCallback>
    return;
 800e09e:	e0bf      	b.n	800e220 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800e0a0:	7cfb      	ldrb	r3, [r7, #19]
 800e0a2:	2b03      	cmp	r3, #3
 800e0a4:	f040 80bc 	bne.w	800e220 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800e0a8:	6878      	ldr	r0, [r7, #4]
 800e0aa:	f000 f8c3 	bl	800e234 <HAL_SPI_TxCpltCallback>
    return;
 800e0ae:	e0b7      	b.n	800e220 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800e0b0:	69bb      	ldr	r3, [r7, #24]
 800e0b2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	f000 80b5 	beq.w	800e226 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800e0bc:	69bb      	ldr	r3, [r7, #24]
 800e0be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d00f      	beq.n	800e0e6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e0cc:	f043 0204 	orr.w	r2, r3, #4
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	699a      	ldr	r2, [r3, #24]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e0e4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800e0e6:	69bb      	ldr	r3, [r7, #24]
 800e0e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d00f      	beq.n	800e110 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e0f6:	f043 0201 	orr.w	r2, r3, #1
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	699a      	ldr	r2, [r3, #24]
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e10e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800e110:	69bb      	ldr	r3, [r7, #24]
 800e112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e116:	2b00      	cmp	r3, #0
 800e118:	d00f      	beq.n	800e13a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e120:	f043 0208 	orr.w	r2, r3, #8
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	699a      	ldr	r2, [r3, #24]
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e138:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800e13a:	69bb      	ldr	r3, [r7, #24]
 800e13c:	f003 0320 	and.w	r3, r3, #32
 800e140:	2b00      	cmp	r3, #0
 800e142:	d00f      	beq.n	800e164 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e14a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	699a      	ldr	r2, [r3, #24]
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	f042 0220 	orr.w	r2, r2, #32
 800e162:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d05a      	beq.n	800e224 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	681a      	ldr	r2, [r3, #0]
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	f022 0201 	bic.w	r2, r2, #1
 800e17c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	6919      	ldr	r1, [r3, #16]
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	681a      	ldr	r2, [r3, #0]
 800e188:	4b28      	ldr	r3, [pc, #160]	@ (800e22c <HAL_SPI_IRQHandler+0x394>)
 800e18a:	400b      	ands	r3, r1
 800e18c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800e18e:	697b      	ldr	r3, [r7, #20]
 800e190:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800e194:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800e198:	d138      	bne.n	800e20c <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	689a      	ldr	r2, [r3, #8]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e1a8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d013      	beq.n	800e1da <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e1b6:	4a1e      	ldr	r2, [pc, #120]	@ (800e230 <HAL_SPI_IRQHandler+0x398>)
 800e1b8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e1be:	4618      	mov	r0, r3
 800e1c0:	f7f9 fbf4 	bl	80079ac <HAL_DMA_Abort_IT>
 800e1c4:	4603      	mov	r3, r0
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d007      	beq.n	800e1da <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e1d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d020      	beq.n	800e224 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e1e6:	4a12      	ldr	r2, [pc, #72]	@ (800e230 <HAL_SPI_IRQHandler+0x398>)
 800e1e8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f7f9 fbdc 	bl	80079ac <HAL_DMA_Abort_IT>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d014      	beq.n	800e224 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e200:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800e20a:	e00b      	b.n	800e224 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	2201      	movs	r2, #1
 800e210:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800e214:	6878      	ldr	r0, [r7, #4]
 800e216:	f7f4 f91b 	bl	8002450 <HAL_SPI_ErrorCallback>
    return;
 800e21a:	e003      	b.n	800e224 <HAL_SPI_IRQHandler+0x38c>
    return;
 800e21c:	bf00      	nop
 800e21e:	e002      	b.n	800e226 <HAL_SPI_IRQHandler+0x38e>
    return;
 800e220:	bf00      	nop
 800e222:	e000      	b.n	800e226 <HAL_SPI_IRQHandler+0x38e>
    return;
 800e224:	bf00      	nop
  }
}
 800e226:	3728      	adds	r7, #40	@ 0x28
 800e228:	46bd      	mov	sp, r7
 800e22a:	bd80      	pop	{r7, pc}
 800e22c:	fffffc94 	.word	0xfffffc94
 800e230:	0800e341 	.word	0x0800e341

0800e234 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e234:	b480      	push	{r7}
 800e236:	b083      	sub	sp, #12
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800e23c:	bf00      	nop
 800e23e:	370c      	adds	r7, #12
 800e240:	46bd      	mov	sp, r7
 800e242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e246:	4770      	bx	lr

0800e248 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e248:	b480      	push	{r7}
 800e24a:	b083      	sub	sp, #12
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800e250:	bf00      	nop
 800e252:	370c      	adds	r7, #12
 800e254:	46bd      	mov	sp, r7
 800e256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25a:	4770      	bx	lr

0800e25c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e25c:	b480      	push	{r7}
 800e25e:	b083      	sub	sp, #12
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800e264:	bf00      	nop
 800e266:	370c      	adds	r7, #12
 800e268:	46bd      	mov	sp, r7
 800e26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26e:	4770      	bx	lr

0800e270 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e270:	b480      	push	{r7}
 800e272:	b083      	sub	sp, #12
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800e278:	bf00      	nop
 800e27a:	370c      	adds	r7, #12
 800e27c:	46bd      	mov	sp, r7
 800e27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e282:	4770      	bx	lr

0800e284 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e284:	b480      	push	{r7}
 800e286:	b083      	sub	sp, #12
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800e28c:	bf00      	nop
 800e28e:	370c      	adds	r7, #12
 800e290:	46bd      	mov	sp, r7
 800e292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e296:	4770      	bx	lr

0800e298 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b084      	sub	sp, #16
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2a4:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e2ac:	b2db      	uxtb	r3, r3
 800e2ae:	2b07      	cmp	r3, #7
 800e2b0:	d011      	beq.n	800e2d6 <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e2b6:	69db      	ldr	r3, [r3, #28]
 800e2b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e2bc:	d103      	bne.n	800e2c6 <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 800e2be:	68f8      	ldr	r0, [r7, #12]
 800e2c0:	f7ff ffcc 	bl	800e25c <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800e2c4:	e007      	b.n	800e2d6 <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	691a      	ldr	r2, [r3, #16]
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	f042 0208 	orr.w	r2, r2, #8
 800e2d4:	611a      	str	r2, [r3, #16]
}
 800e2d6:	bf00      	nop
 800e2d8:	3710      	adds	r7, #16
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd80      	pop	{r7, pc}

0800e2de <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800e2de:	b580      	push	{r7, lr}
 800e2e0:	b084      	sub	sp, #16
 800e2e2:	af00      	add	r7, sp, #0
 800e2e4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2ea:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800e2ec:	68f8      	ldr	r0, [r7, #12]
 800e2ee:	f7ff ffbf 	bl	800e270 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e2f2:	bf00      	nop
 800e2f4:	3710      	adds	r7, #16
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}

0800e2fa <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800e2fa:	b580      	push	{r7, lr}
 800e2fc:	b084      	sub	sp, #16
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e306:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f7fa fcbf 	bl	8008c8c <HAL_DMA_GetError>
 800e30e:	4603      	mov	r3, r0
 800e310:	2b02      	cmp	r3, #2
 800e312:	d011      	beq.n	800e338 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800e314:	68f8      	ldr	r0, [r7, #12]
 800e316:	f000 f82d 	bl	800e374 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e320:	f043 0210 	orr.w	r2, r3, #16
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	2201      	movs	r2, #1
 800e32e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800e332:	68f8      	ldr	r0, [r7, #12]
 800e334:	f7f4 f88c 	bl	8002450 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800e338:	bf00      	nop
 800e33a:	3710      	adds	r7, #16
 800e33c:	46bd      	mov	sp, r7
 800e33e:	bd80      	pop	{r7, pc}

0800e340 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b084      	sub	sp, #16
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e34c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	2200      	movs	r2, #0
 800e352:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	2200      	movs	r2, #0
 800e35a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	2201      	movs	r2, #1
 800e362:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800e366:	68f8      	ldr	r0, [r7, #12]
 800e368:	f7f4 f872 	bl	8002450 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e36c:	bf00      	nop
 800e36e:	3710      	adds	r7, #16
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}

0800e374 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e374:	b480      	push	{r7}
 800e376:	b085      	sub	sp, #20
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	695b      	ldr	r3, [r3, #20]
 800e382:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	699a      	ldr	r2, [r3, #24]
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	f042 0208 	orr.w	r2, r2, #8
 800e392:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	699a      	ldr	r2, [r3, #24]
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	f042 0210 	orr.w	r2, r2, #16
 800e3a2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	681a      	ldr	r2, [r3, #0]
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	f022 0201 	bic.w	r2, r2, #1
 800e3b2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	6919      	ldr	r1, [r3, #16]
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	681a      	ldr	r2, [r3, #0]
 800e3be:	4b3c      	ldr	r3, [pc, #240]	@ (800e4b0 <SPI_CloseTransfer+0x13c>)
 800e3c0:	400b      	ands	r3, r1
 800e3c2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	689a      	ldr	r2, [r3, #8]
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e3d2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e3da:	b2db      	uxtb	r3, r3
 800e3dc:	2b04      	cmp	r3, #4
 800e3de:	d014      	beq.n	800e40a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	f003 0320 	and.w	r3, r3, #32
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d00f      	beq.n	800e40a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e3f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	699a      	ldr	r2, [r3, #24]
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	f042 0220 	orr.w	r2, r2, #32
 800e408:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e410:	b2db      	uxtb	r3, r3
 800e412:	2b03      	cmp	r3, #3
 800e414:	d014      	beq.n	800e440 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d00f      	beq.n	800e440 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e426:	f043 0204 	orr.w	r2, r3, #4
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	699a      	ldr	r2, [r3, #24]
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e43e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e446:	2b00      	cmp	r3, #0
 800e448:	d00f      	beq.n	800e46a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e450:	f043 0201 	orr.w	r2, r3, #1
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	699a      	ldr	r2, [r3, #24]
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e468:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e470:	2b00      	cmp	r3, #0
 800e472:	d00f      	beq.n	800e494 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e47a:	f043 0208 	orr.w	r2, r3, #8
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	699a      	ldr	r2, [r3, #24]
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e492:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	2200      	movs	r2, #0
 800e498:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	2200      	movs	r2, #0
 800e4a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800e4a4:	bf00      	nop
 800e4a6:	3714      	adds	r7, #20
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ae:	4770      	bx	lr
 800e4b0:	fffffc90 	.word	0xfffffc90

0800e4b4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b084      	sub	sp, #16
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	60f8      	str	r0, [r7, #12]
 800e4bc:	60b9      	str	r1, [r7, #8]
 800e4be:	603b      	str	r3, [r7, #0]
 800e4c0:	4613      	mov	r3, r2
 800e4c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e4c4:	e010      	b.n	800e4e8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e4c6:	f7f6 fcb7 	bl	8004e38 <HAL_GetTick>
 800e4ca:	4602      	mov	r2, r0
 800e4cc:	69bb      	ldr	r3, [r7, #24]
 800e4ce:	1ad3      	subs	r3, r2, r3
 800e4d0:	683a      	ldr	r2, [r7, #0]
 800e4d2:	429a      	cmp	r2, r3
 800e4d4:	d803      	bhi.n	800e4de <SPI_WaitOnFlagUntilTimeout+0x2a>
 800e4d6:	683b      	ldr	r3, [r7, #0]
 800e4d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e4dc:	d102      	bne.n	800e4e4 <SPI_WaitOnFlagUntilTimeout+0x30>
 800e4de:	683b      	ldr	r3, [r7, #0]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d101      	bne.n	800e4e8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800e4e4:	2303      	movs	r3, #3
 800e4e6:	e00f      	b.n	800e508 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	695a      	ldr	r2, [r3, #20]
 800e4ee:	68bb      	ldr	r3, [r7, #8]
 800e4f0:	4013      	ands	r3, r2
 800e4f2:	68ba      	ldr	r2, [r7, #8]
 800e4f4:	429a      	cmp	r2, r3
 800e4f6:	bf0c      	ite	eq
 800e4f8:	2301      	moveq	r3, #1
 800e4fa:	2300      	movne	r3, #0
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	461a      	mov	r2, r3
 800e500:	79fb      	ldrb	r3, [r7, #7]
 800e502:	429a      	cmp	r2, r3
 800e504:	d0df      	beq.n	800e4c6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800e506:	2300      	movs	r3, #0
}
 800e508:	4618      	mov	r0, r3
 800e50a:	3710      	adds	r7, #16
 800e50c:	46bd      	mov	sp, r7
 800e50e:	bd80      	pop	{r7, pc}

0800e510 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800e510:	b480      	push	{r7}
 800e512:	b085      	sub	sp, #20
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e51c:	095b      	lsrs	r3, r3, #5
 800e51e:	3301      	adds	r3, #1
 800e520:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	68db      	ldr	r3, [r3, #12]
 800e526:	3301      	adds	r3, #1
 800e528:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	3307      	adds	r3, #7
 800e52e:	08db      	lsrs	r3, r3, #3
 800e530:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	68fa      	ldr	r2, [r7, #12]
 800e536:	fb02 f303 	mul.w	r3, r2, r3
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3714      	adds	r7, #20
 800e53e:	46bd      	mov	sp, r7
 800e540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e544:	4770      	bx	lr

0800e546 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e546:	b580      	push	{r7, lr}
 800e548:	b082      	sub	sp, #8
 800e54a:	af00      	add	r7, sp, #0
 800e54c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d101      	bne.n	800e558 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e554:	2301      	movs	r3, #1
 800e556:	e049      	b.n	800e5ec <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e55e:	b2db      	uxtb	r3, r3
 800e560:	2b00      	cmp	r3, #0
 800e562:	d106      	bne.n	800e572 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	2200      	movs	r2, #0
 800e568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e56c:	6878      	ldr	r0, [r7, #4]
 800e56e:	f7f6 f8fd 	bl	800476c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	2202      	movs	r2, #2
 800e576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	681a      	ldr	r2, [r3, #0]
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	3304      	adds	r3, #4
 800e582:	4619      	mov	r1, r3
 800e584:	4610      	mov	r0, r2
 800e586:	f000 fb61 	bl	800ec4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	2201      	movs	r2, #1
 800e58e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	2201      	movs	r2, #1
 800e596:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	2201      	movs	r2, #1
 800e59e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	2201      	movs	r2, #1
 800e5a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	2201      	movs	r2, #1
 800e5ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2201      	movs	r2, #1
 800e5b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	2201      	movs	r2, #1
 800e5be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	2201      	movs	r2, #1
 800e5c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	2201      	movs	r2, #1
 800e5d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2201      	movs	r2, #1
 800e5de:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	2201      	movs	r2, #1
 800e5e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e5ea:	2300      	movs	r3, #0
}
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	3708      	adds	r7, #8
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd80      	pop	{r7, pc}

0800e5f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b085      	sub	sp, #20
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e602:	b2db      	uxtb	r3, r3
 800e604:	2b01      	cmp	r3, #1
 800e606:	d001      	beq.n	800e60c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e608:	2301      	movs	r3, #1
 800e60a:	e056      	b.n	800e6ba <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	2202      	movs	r2, #2
 800e610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	4a2b      	ldr	r2, [pc, #172]	@ (800e6c8 <HAL_TIM_Base_Start+0xd4>)
 800e61a:	4293      	cmp	r3, r2
 800e61c:	d02c      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e626:	d027      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a27      	ldr	r2, [pc, #156]	@ (800e6cc <HAL_TIM_Base_Start+0xd8>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d022      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	4a26      	ldr	r2, [pc, #152]	@ (800e6d0 <HAL_TIM_Base_Start+0xdc>)
 800e638:	4293      	cmp	r3, r2
 800e63a:	d01d      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	4a24      	ldr	r2, [pc, #144]	@ (800e6d4 <HAL_TIM_Base_Start+0xe0>)
 800e642:	4293      	cmp	r3, r2
 800e644:	d018      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	4a23      	ldr	r2, [pc, #140]	@ (800e6d8 <HAL_TIM_Base_Start+0xe4>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d013      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	4a21      	ldr	r2, [pc, #132]	@ (800e6dc <HAL_TIM_Base_Start+0xe8>)
 800e656:	4293      	cmp	r3, r2
 800e658:	d00e      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	4a20      	ldr	r2, [pc, #128]	@ (800e6e0 <HAL_TIM_Base_Start+0xec>)
 800e660:	4293      	cmp	r3, r2
 800e662:	d009      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	4a1e      	ldr	r2, [pc, #120]	@ (800e6e4 <HAL_TIM_Base_Start+0xf0>)
 800e66a:	4293      	cmp	r3, r2
 800e66c:	d004      	beq.n	800e678 <HAL_TIM_Base_Start+0x84>
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	4a1d      	ldr	r2, [pc, #116]	@ (800e6e8 <HAL_TIM_Base_Start+0xf4>)
 800e674:	4293      	cmp	r3, r2
 800e676:	d115      	bne.n	800e6a4 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	689a      	ldr	r2, [r3, #8]
 800e67e:	4b1b      	ldr	r3, [pc, #108]	@ (800e6ec <HAL_TIM_Base_Start+0xf8>)
 800e680:	4013      	ands	r3, r2
 800e682:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2b06      	cmp	r3, #6
 800e688:	d015      	beq.n	800e6b6 <HAL_TIM_Base_Start+0xc2>
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e690:	d011      	beq.n	800e6b6 <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	681a      	ldr	r2, [r3, #0]
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	f042 0201 	orr.w	r2, r2, #1
 800e6a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6a2:	e008      	b.n	800e6b6 <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	681a      	ldr	r2, [r3, #0]
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	f042 0201 	orr.w	r2, r2, #1
 800e6b2:	601a      	str	r2, [r3, #0]
 800e6b4:	e000      	b.n	800e6b8 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e6b8:	2300      	movs	r3, #0
}
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	3714      	adds	r7, #20
 800e6be:	46bd      	mov	sp, r7
 800e6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c4:	4770      	bx	lr
 800e6c6:	bf00      	nop
 800e6c8:	40010000 	.word	0x40010000
 800e6cc:	40000400 	.word	0x40000400
 800e6d0:	40000800 	.word	0x40000800
 800e6d4:	40000c00 	.word	0x40000c00
 800e6d8:	40010400 	.word	0x40010400
 800e6dc:	40001800 	.word	0x40001800
 800e6e0:	40014000 	.word	0x40014000
 800e6e4:	4000e000 	.word	0x4000e000
 800e6e8:	4000e400 	.word	0x4000e400
 800e6ec:	00010007 	.word	0x00010007

0800e6f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	b085      	sub	sp, #20
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e6fe:	b2db      	uxtb	r3, r3
 800e700:	2b01      	cmp	r3, #1
 800e702:	d001      	beq.n	800e708 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e704:	2301      	movs	r3, #1
 800e706:	e05e      	b.n	800e7c6 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	2202      	movs	r2, #2
 800e70c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	68da      	ldr	r2, [r3, #12]
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	f042 0201 	orr.w	r2, r2, #1
 800e71e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	4a2b      	ldr	r2, [pc, #172]	@ (800e7d4 <HAL_TIM_Base_Start_IT+0xe4>)
 800e726:	4293      	cmp	r3, r2
 800e728:	d02c      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e732:	d027      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	4a27      	ldr	r2, [pc, #156]	@ (800e7d8 <HAL_TIM_Base_Start_IT+0xe8>)
 800e73a:	4293      	cmp	r3, r2
 800e73c:	d022      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	4a26      	ldr	r2, [pc, #152]	@ (800e7dc <HAL_TIM_Base_Start_IT+0xec>)
 800e744:	4293      	cmp	r3, r2
 800e746:	d01d      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	4a24      	ldr	r2, [pc, #144]	@ (800e7e0 <HAL_TIM_Base_Start_IT+0xf0>)
 800e74e:	4293      	cmp	r3, r2
 800e750:	d018      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	4a23      	ldr	r2, [pc, #140]	@ (800e7e4 <HAL_TIM_Base_Start_IT+0xf4>)
 800e758:	4293      	cmp	r3, r2
 800e75a:	d013      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4a21      	ldr	r2, [pc, #132]	@ (800e7e8 <HAL_TIM_Base_Start_IT+0xf8>)
 800e762:	4293      	cmp	r3, r2
 800e764:	d00e      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	4a20      	ldr	r2, [pc, #128]	@ (800e7ec <HAL_TIM_Base_Start_IT+0xfc>)
 800e76c:	4293      	cmp	r3, r2
 800e76e:	d009      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	4a1e      	ldr	r2, [pc, #120]	@ (800e7f0 <HAL_TIM_Base_Start_IT+0x100>)
 800e776:	4293      	cmp	r3, r2
 800e778:	d004      	beq.n	800e784 <HAL_TIM_Base_Start_IT+0x94>
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	4a1d      	ldr	r2, [pc, #116]	@ (800e7f4 <HAL_TIM_Base_Start_IT+0x104>)
 800e780:	4293      	cmp	r3, r2
 800e782:	d115      	bne.n	800e7b0 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	689a      	ldr	r2, [r3, #8]
 800e78a:	4b1b      	ldr	r3, [pc, #108]	@ (800e7f8 <HAL_TIM_Base_Start_IT+0x108>)
 800e78c:	4013      	ands	r3, r2
 800e78e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	2b06      	cmp	r3, #6
 800e794:	d015      	beq.n	800e7c2 <HAL_TIM_Base_Start_IT+0xd2>
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e79c:	d011      	beq.n	800e7c2 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	681a      	ldr	r2, [r3, #0]
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	f042 0201 	orr.w	r2, r2, #1
 800e7ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e7ae:	e008      	b.n	800e7c2 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	681a      	ldr	r2, [r3, #0]
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	f042 0201 	orr.w	r2, r2, #1
 800e7be:	601a      	str	r2, [r3, #0]
 800e7c0:	e000      	b.n	800e7c4 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e7c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e7c4:	2300      	movs	r3, #0
}
 800e7c6:	4618      	mov	r0, r3
 800e7c8:	3714      	adds	r7, #20
 800e7ca:	46bd      	mov	sp, r7
 800e7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d0:	4770      	bx	lr
 800e7d2:	bf00      	nop
 800e7d4:	40010000 	.word	0x40010000
 800e7d8:	40000400 	.word	0x40000400
 800e7dc:	40000800 	.word	0x40000800
 800e7e0:	40000c00 	.word	0x40000c00
 800e7e4:	40010400 	.word	0x40010400
 800e7e8:	40001800 	.word	0x40001800
 800e7ec:	40014000 	.word	0x40014000
 800e7f0:	4000e000 	.word	0x4000e000
 800e7f4:	4000e400 	.word	0x4000e400
 800e7f8:	00010007 	.word	0x00010007

0800e7fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b084      	sub	sp, #16
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	68db      	ldr	r3, [r3, #12]
 800e80a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	691b      	ldr	r3, [r3, #16]
 800e812:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e814:	68bb      	ldr	r3, [r7, #8]
 800e816:	f003 0302 	and.w	r3, r3, #2
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d020      	beq.n	800e860 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	f003 0302 	and.w	r3, r3, #2
 800e824:	2b00      	cmp	r3, #0
 800e826:	d01b      	beq.n	800e860 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	f06f 0202 	mvn.w	r2, #2
 800e830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	2201      	movs	r2, #1
 800e836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	699b      	ldr	r3, [r3, #24]
 800e83e:	f003 0303 	and.w	r3, r3, #3
 800e842:	2b00      	cmp	r3, #0
 800e844:	d003      	beq.n	800e84e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e846:	6878      	ldr	r0, [r7, #4]
 800e848:	f000 f9e2 	bl	800ec10 <HAL_TIM_IC_CaptureCallback>
 800e84c:	e005      	b.n	800e85a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e84e:	6878      	ldr	r0, [r7, #4]
 800e850:	f000 f9d4 	bl	800ebfc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e854:	6878      	ldr	r0, [r7, #4]
 800e856:	f000 f9e5 	bl	800ec24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2200      	movs	r2, #0
 800e85e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	f003 0304 	and.w	r3, r3, #4
 800e866:	2b00      	cmp	r3, #0
 800e868:	d020      	beq.n	800e8ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	f003 0304 	and.w	r3, r3, #4
 800e870:	2b00      	cmp	r3, #0
 800e872:	d01b      	beq.n	800e8ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	f06f 0204 	mvn.w	r2, #4
 800e87c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	2202      	movs	r2, #2
 800e882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	699b      	ldr	r3, [r3, #24]
 800e88a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d003      	beq.n	800e89a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e892:	6878      	ldr	r0, [r7, #4]
 800e894:	f000 f9bc 	bl	800ec10 <HAL_TIM_IC_CaptureCallback>
 800e898:	e005      	b.n	800e8a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e89a:	6878      	ldr	r0, [r7, #4]
 800e89c:	f000 f9ae 	bl	800ebfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e8a0:	6878      	ldr	r0, [r7, #4]
 800e8a2:	f000 f9bf 	bl	800ec24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2200      	movs	r2, #0
 800e8aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	f003 0308 	and.w	r3, r3, #8
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d020      	beq.n	800e8f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	f003 0308 	and.w	r3, r3, #8
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d01b      	beq.n	800e8f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	f06f 0208 	mvn.w	r2, #8
 800e8c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	2204      	movs	r2, #4
 800e8ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	69db      	ldr	r3, [r3, #28]
 800e8d6:	f003 0303 	and.w	r3, r3, #3
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d003      	beq.n	800e8e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e8de:	6878      	ldr	r0, [r7, #4]
 800e8e0:	f000 f996 	bl	800ec10 <HAL_TIM_IC_CaptureCallback>
 800e8e4:	e005      	b.n	800e8f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e8e6:	6878      	ldr	r0, [r7, #4]
 800e8e8:	f000 f988 	bl	800ebfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e8ec:	6878      	ldr	r0, [r7, #4]
 800e8ee:	f000 f999 	bl	800ec24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	2200      	movs	r2, #0
 800e8f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	f003 0310 	and.w	r3, r3, #16
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d020      	beq.n	800e944 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	f003 0310 	and.w	r3, r3, #16
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d01b      	beq.n	800e944 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	f06f 0210 	mvn.w	r2, #16
 800e914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	2208      	movs	r2, #8
 800e91a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	69db      	ldr	r3, [r3, #28]
 800e922:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e926:	2b00      	cmp	r3, #0
 800e928:	d003      	beq.n	800e932 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f000 f970 	bl	800ec10 <HAL_TIM_IC_CaptureCallback>
 800e930:	e005      	b.n	800e93e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f000 f962 	bl	800ebfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e938:	6878      	ldr	r0, [r7, #4]
 800e93a:	f000 f973 	bl	800ec24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2200      	movs	r2, #0
 800e942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e944:	68bb      	ldr	r3, [r7, #8]
 800e946:	f003 0301 	and.w	r3, r3, #1
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d00c      	beq.n	800e968 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	f003 0301 	and.w	r3, r3, #1
 800e954:	2b00      	cmp	r3, #0
 800e956:	d007      	beq.n	800e968 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	f06f 0201 	mvn.w	r2, #1
 800e960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e962:	6878      	ldr	r0, [r7, #4]
 800e964:	f7f5 fbd4 	bl	8004110 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e968:	68bb      	ldr	r3, [r7, #8]
 800e96a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d104      	bne.n	800e97c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d00c      	beq.n	800e996 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e982:	2b00      	cmp	r3, #0
 800e984:	d007      	beq.n	800e996 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e98e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e990:	6878      	ldr	r0, [r7, #4]
 800e992:	f000 fb4b 	bl	800f02c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d00c      	beq.n	800e9ba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d007      	beq.n	800e9ba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e9b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e9b4:	6878      	ldr	r0, [r7, #4]
 800e9b6:	f000 fb43 	bl	800f040 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e9ba:	68bb      	ldr	r3, [r7, #8]
 800e9bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d00c      	beq.n	800e9de <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d007      	beq.n	800e9de <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e9d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e9d8:	6878      	ldr	r0, [r7, #4]
 800e9da:	f000 f92d 	bl	800ec38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e9de:	68bb      	ldr	r3, [r7, #8]
 800e9e0:	f003 0320 	and.w	r3, r3, #32
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d00c      	beq.n	800ea02 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	f003 0320 	and.w	r3, r3, #32
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d007      	beq.n	800ea02 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	f06f 0220 	mvn.w	r2, #32
 800e9fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e9fc:	6878      	ldr	r0, [r7, #4]
 800e9fe:	f000 fb0b 	bl	800f018 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ea02:	bf00      	nop
 800ea04:	3710      	adds	r7, #16
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}
	...

0800ea0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b084      	sub	sp, #16
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
 800ea14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ea16:	2300      	movs	r3, #0
 800ea18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ea20:	2b01      	cmp	r3, #1
 800ea22:	d101      	bne.n	800ea28 <HAL_TIM_ConfigClockSource+0x1c>
 800ea24:	2302      	movs	r3, #2
 800ea26:	e0dc      	b.n	800ebe2 <HAL_TIM_ConfigClockSource+0x1d6>
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2201      	movs	r2, #1
 800ea2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2202      	movs	r2, #2
 800ea34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	689b      	ldr	r3, [r3, #8]
 800ea3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ea40:	68ba      	ldr	r2, [r7, #8]
 800ea42:	4b6a      	ldr	r3, [pc, #424]	@ (800ebec <HAL_TIM_ConfigClockSource+0x1e0>)
 800ea44:	4013      	ands	r3, r2
 800ea46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ea4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	68ba      	ldr	r2, [r7, #8]
 800ea56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ea58:	683b      	ldr	r3, [r7, #0]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	4a64      	ldr	r2, [pc, #400]	@ (800ebf0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ea5e:	4293      	cmp	r3, r2
 800ea60:	f000 80a9 	beq.w	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ea64:	4a62      	ldr	r2, [pc, #392]	@ (800ebf0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ea66:	4293      	cmp	r3, r2
 800ea68:	f200 80ae 	bhi.w	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ea6c:	4a61      	ldr	r2, [pc, #388]	@ (800ebf4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ea6e:	4293      	cmp	r3, r2
 800ea70:	f000 80a1 	beq.w	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ea74:	4a5f      	ldr	r2, [pc, #380]	@ (800ebf4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ea76:	4293      	cmp	r3, r2
 800ea78:	f200 80a6 	bhi.w	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ea7c:	4a5e      	ldr	r2, [pc, #376]	@ (800ebf8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ea7e:	4293      	cmp	r3, r2
 800ea80:	f000 8099 	beq.w	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ea84:	4a5c      	ldr	r2, [pc, #368]	@ (800ebf8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ea86:	4293      	cmp	r3, r2
 800ea88:	f200 809e 	bhi.w	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ea8c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ea90:	f000 8091 	beq.w	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800ea94:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ea98:	f200 8096 	bhi.w	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ea9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eaa0:	f000 8089 	beq.w	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800eaa4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eaa8:	f200 808e 	bhi.w	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800eaac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eab0:	d03e      	beq.n	800eb30 <HAL_TIM_ConfigClockSource+0x124>
 800eab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eab6:	f200 8087 	bhi.w	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800eaba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eabe:	f000 8086 	beq.w	800ebce <HAL_TIM_ConfigClockSource+0x1c2>
 800eac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eac6:	d87f      	bhi.n	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800eac8:	2b70      	cmp	r3, #112	@ 0x70
 800eaca:	d01a      	beq.n	800eb02 <HAL_TIM_ConfigClockSource+0xf6>
 800eacc:	2b70      	cmp	r3, #112	@ 0x70
 800eace:	d87b      	bhi.n	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ead0:	2b60      	cmp	r3, #96	@ 0x60
 800ead2:	d050      	beq.n	800eb76 <HAL_TIM_ConfigClockSource+0x16a>
 800ead4:	2b60      	cmp	r3, #96	@ 0x60
 800ead6:	d877      	bhi.n	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800ead8:	2b50      	cmp	r3, #80	@ 0x50
 800eada:	d03c      	beq.n	800eb56 <HAL_TIM_ConfigClockSource+0x14a>
 800eadc:	2b50      	cmp	r3, #80	@ 0x50
 800eade:	d873      	bhi.n	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800eae0:	2b40      	cmp	r3, #64	@ 0x40
 800eae2:	d058      	beq.n	800eb96 <HAL_TIM_ConfigClockSource+0x18a>
 800eae4:	2b40      	cmp	r3, #64	@ 0x40
 800eae6:	d86f      	bhi.n	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800eae8:	2b30      	cmp	r3, #48	@ 0x30
 800eaea:	d064      	beq.n	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800eaec:	2b30      	cmp	r3, #48	@ 0x30
 800eaee:	d86b      	bhi.n	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800eaf0:	2b20      	cmp	r3, #32
 800eaf2:	d060      	beq.n	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800eaf4:	2b20      	cmp	r3, #32
 800eaf6:	d867      	bhi.n	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d05c      	beq.n	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800eafc:	2b10      	cmp	r3, #16
 800eafe:	d05a      	beq.n	800ebb6 <HAL_TIM_ConfigClockSource+0x1aa>
 800eb00:	e062      	b.n	800ebc8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eb06:	683b      	ldr	r3, [r7, #0]
 800eb08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eb0e:	683b      	ldr	r3, [r7, #0]
 800eb10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eb12:	f000 f9c5 	bl	800eea0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	689b      	ldr	r3, [r3, #8]
 800eb1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800eb1e:	68bb      	ldr	r3, [r7, #8]
 800eb20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800eb24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	68ba      	ldr	r2, [r7, #8]
 800eb2c:	609a      	str	r2, [r3, #8]
      break;
 800eb2e:	e04f      	b.n	800ebd0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eb3c:	683b      	ldr	r3, [r7, #0]
 800eb3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eb40:	f000 f9ae 	bl	800eea0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	689a      	ldr	r2, [r3, #8]
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800eb52:	609a      	str	r2, [r3, #8]
      break;
 800eb54:	e03c      	b.n	800ebd0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb5e:	683b      	ldr	r3, [r7, #0]
 800eb60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb62:	461a      	mov	r2, r3
 800eb64:	f000 f91e 	bl	800eda4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	2150      	movs	r1, #80	@ 0x50
 800eb6e:	4618      	mov	r0, r3
 800eb70:	f000 f978 	bl	800ee64 <TIM_ITRx_SetConfig>
      break;
 800eb74:	e02c      	b.n	800ebd0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb7a:	683b      	ldr	r3, [r7, #0]
 800eb7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb7e:	683b      	ldr	r3, [r7, #0]
 800eb80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800eb82:	461a      	mov	r2, r3
 800eb84:	f000 f93d 	bl	800ee02 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	2160      	movs	r1, #96	@ 0x60
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f000 f968 	bl	800ee64 <TIM_ITRx_SetConfig>
      break;
 800eb94:	e01c      	b.n	800ebd0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb9e:	683b      	ldr	r3, [r7, #0]
 800eba0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eba2:	461a      	mov	r2, r3
 800eba4:	f000 f8fe 	bl	800eda4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	2140      	movs	r1, #64	@ 0x40
 800ebae:	4618      	mov	r0, r3
 800ebb0:	f000 f958 	bl	800ee64 <TIM_ITRx_SetConfig>
      break;
 800ebb4:	e00c      	b.n	800ebd0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	681a      	ldr	r2, [r3, #0]
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	4619      	mov	r1, r3
 800ebc0:	4610      	mov	r0, r2
 800ebc2:	f000 f94f 	bl	800ee64 <TIM_ITRx_SetConfig>
      break;
 800ebc6:	e003      	b.n	800ebd0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800ebc8:	2301      	movs	r3, #1
 800ebca:	73fb      	strb	r3, [r7, #15]
      break;
 800ebcc:	e000      	b.n	800ebd0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800ebce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	2201      	movs	r2, #1
 800ebd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2200      	movs	r2, #0
 800ebdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ebe0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	3710      	adds	r7, #16
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	bd80      	pop	{r7, pc}
 800ebea:	bf00      	nop
 800ebec:	ffceff88 	.word	0xffceff88
 800ebf0:	00100040 	.word	0x00100040
 800ebf4:	00100030 	.word	0x00100030
 800ebf8:	00100020 	.word	0x00100020

0800ebfc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ebfc:	b480      	push	{r7}
 800ebfe:	b083      	sub	sp, #12
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ec04:	bf00      	nop
 800ec06:	370c      	adds	r7, #12
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0e:	4770      	bx	lr

0800ec10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ec10:	b480      	push	{r7}
 800ec12:	b083      	sub	sp, #12
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ec18:	bf00      	nop
 800ec1a:	370c      	adds	r7, #12
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec22:	4770      	bx	lr

0800ec24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ec24:	b480      	push	{r7}
 800ec26:	b083      	sub	sp, #12
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ec2c:	bf00      	nop
 800ec2e:	370c      	adds	r7, #12
 800ec30:	46bd      	mov	sp, r7
 800ec32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec36:	4770      	bx	lr

0800ec38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ec38:	b480      	push	{r7}
 800ec3a:	b083      	sub	sp, #12
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ec40:	bf00      	nop
 800ec42:	370c      	adds	r7, #12
 800ec44:	46bd      	mov	sp, r7
 800ec46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4a:	4770      	bx	lr

0800ec4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ec4c:	b480      	push	{r7}
 800ec4e:	b085      	sub	sp, #20
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
 800ec54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	4a47      	ldr	r2, [pc, #284]	@ (800ed7c <TIM_Base_SetConfig+0x130>)
 800ec60:	4293      	cmp	r3, r2
 800ec62:	d013      	beq.n	800ec8c <TIM_Base_SetConfig+0x40>
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec6a:	d00f      	beq.n	800ec8c <TIM_Base_SetConfig+0x40>
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	4a44      	ldr	r2, [pc, #272]	@ (800ed80 <TIM_Base_SetConfig+0x134>)
 800ec70:	4293      	cmp	r3, r2
 800ec72:	d00b      	beq.n	800ec8c <TIM_Base_SetConfig+0x40>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	4a43      	ldr	r2, [pc, #268]	@ (800ed84 <TIM_Base_SetConfig+0x138>)
 800ec78:	4293      	cmp	r3, r2
 800ec7a:	d007      	beq.n	800ec8c <TIM_Base_SetConfig+0x40>
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	4a42      	ldr	r2, [pc, #264]	@ (800ed88 <TIM_Base_SetConfig+0x13c>)
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d003      	beq.n	800ec8c <TIM_Base_SetConfig+0x40>
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	4a41      	ldr	r2, [pc, #260]	@ (800ed8c <TIM_Base_SetConfig+0x140>)
 800ec88:	4293      	cmp	r3, r2
 800ec8a:	d108      	bne.n	800ec9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	685b      	ldr	r3, [r3, #4]
 800ec98:	68fa      	ldr	r2, [r7, #12]
 800ec9a:	4313      	orrs	r3, r2
 800ec9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	4a36      	ldr	r2, [pc, #216]	@ (800ed7c <TIM_Base_SetConfig+0x130>)
 800eca2:	4293      	cmp	r3, r2
 800eca4:	d027      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecac:	d023      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	4a33      	ldr	r2, [pc, #204]	@ (800ed80 <TIM_Base_SetConfig+0x134>)
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d01f      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	4a32      	ldr	r2, [pc, #200]	@ (800ed84 <TIM_Base_SetConfig+0x138>)
 800ecba:	4293      	cmp	r3, r2
 800ecbc:	d01b      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	4a31      	ldr	r2, [pc, #196]	@ (800ed88 <TIM_Base_SetConfig+0x13c>)
 800ecc2:	4293      	cmp	r3, r2
 800ecc4:	d017      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	4a30      	ldr	r2, [pc, #192]	@ (800ed8c <TIM_Base_SetConfig+0x140>)
 800ecca:	4293      	cmp	r3, r2
 800eccc:	d013      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	4a2f      	ldr	r2, [pc, #188]	@ (800ed90 <TIM_Base_SetConfig+0x144>)
 800ecd2:	4293      	cmp	r3, r2
 800ecd4:	d00f      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	4a2e      	ldr	r2, [pc, #184]	@ (800ed94 <TIM_Base_SetConfig+0x148>)
 800ecda:	4293      	cmp	r3, r2
 800ecdc:	d00b      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	4a2d      	ldr	r2, [pc, #180]	@ (800ed98 <TIM_Base_SetConfig+0x14c>)
 800ece2:	4293      	cmp	r3, r2
 800ece4:	d007      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	4a2c      	ldr	r2, [pc, #176]	@ (800ed9c <TIM_Base_SetConfig+0x150>)
 800ecea:	4293      	cmp	r3, r2
 800ecec:	d003      	beq.n	800ecf6 <TIM_Base_SetConfig+0xaa>
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	4a2b      	ldr	r2, [pc, #172]	@ (800eda0 <TIM_Base_SetConfig+0x154>)
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	d108      	bne.n	800ed08 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ecfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	68db      	ldr	r3, [r3, #12]
 800ed02:	68fa      	ldr	r2, [r7, #12]
 800ed04:	4313      	orrs	r3, r2
 800ed06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ed0e:	683b      	ldr	r3, [r7, #0]
 800ed10:	695b      	ldr	r3, [r3, #20]
 800ed12:	4313      	orrs	r3, r2
 800ed14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	689a      	ldr	r2, [r3, #8]
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ed1e:	683b      	ldr	r3, [r7, #0]
 800ed20:	681a      	ldr	r2, [r3, #0]
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	4a14      	ldr	r2, [pc, #80]	@ (800ed7c <TIM_Base_SetConfig+0x130>)
 800ed2a:	4293      	cmp	r3, r2
 800ed2c:	d00f      	beq.n	800ed4e <TIM_Base_SetConfig+0x102>
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	4a16      	ldr	r2, [pc, #88]	@ (800ed8c <TIM_Base_SetConfig+0x140>)
 800ed32:	4293      	cmp	r3, r2
 800ed34:	d00b      	beq.n	800ed4e <TIM_Base_SetConfig+0x102>
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	4a15      	ldr	r2, [pc, #84]	@ (800ed90 <TIM_Base_SetConfig+0x144>)
 800ed3a:	4293      	cmp	r3, r2
 800ed3c:	d007      	beq.n	800ed4e <TIM_Base_SetConfig+0x102>
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	4a14      	ldr	r2, [pc, #80]	@ (800ed94 <TIM_Base_SetConfig+0x148>)
 800ed42:	4293      	cmp	r3, r2
 800ed44:	d003      	beq.n	800ed4e <TIM_Base_SetConfig+0x102>
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	4a13      	ldr	r2, [pc, #76]	@ (800ed98 <TIM_Base_SetConfig+0x14c>)
 800ed4a:	4293      	cmp	r3, r2
 800ed4c:	d103      	bne.n	800ed56 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ed4e:	683b      	ldr	r3, [r7, #0]
 800ed50:	691a      	ldr	r2, [r3, #16]
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	f043 0204 	orr.w	r2, r3, #4
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	2201      	movs	r2, #1
 800ed66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	68fa      	ldr	r2, [r7, #12]
 800ed6c:	601a      	str	r2, [r3, #0]
}
 800ed6e:	bf00      	nop
 800ed70:	3714      	adds	r7, #20
 800ed72:	46bd      	mov	sp, r7
 800ed74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed78:	4770      	bx	lr
 800ed7a:	bf00      	nop
 800ed7c:	40010000 	.word	0x40010000
 800ed80:	40000400 	.word	0x40000400
 800ed84:	40000800 	.word	0x40000800
 800ed88:	40000c00 	.word	0x40000c00
 800ed8c:	40010400 	.word	0x40010400
 800ed90:	40014000 	.word	0x40014000
 800ed94:	40014400 	.word	0x40014400
 800ed98:	40014800 	.word	0x40014800
 800ed9c:	4000e000 	.word	0x4000e000
 800eda0:	4000e400 	.word	0x4000e400

0800eda4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eda4:	b480      	push	{r7}
 800eda6:	b087      	sub	sp, #28
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	60f8      	str	r0, [r7, #12]
 800edac:	60b9      	str	r1, [r7, #8]
 800edae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	6a1b      	ldr	r3, [r3, #32]
 800edb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	6a1b      	ldr	r3, [r3, #32]
 800edba:	f023 0201 	bic.w	r2, r3, #1
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	699b      	ldr	r3, [r3, #24]
 800edc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800edc8:	693b      	ldr	r3, [r7, #16]
 800edca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800edce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	011b      	lsls	r3, r3, #4
 800edd4:	693a      	ldr	r2, [r7, #16]
 800edd6:	4313      	orrs	r3, r2
 800edd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800edda:	697b      	ldr	r3, [r7, #20]
 800eddc:	f023 030a 	bic.w	r3, r3, #10
 800ede0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ede2:	697a      	ldr	r2, [r7, #20]
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	4313      	orrs	r3, r2
 800ede8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	693a      	ldr	r2, [r7, #16]
 800edee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	697a      	ldr	r2, [r7, #20]
 800edf4:	621a      	str	r2, [r3, #32]
}
 800edf6:	bf00      	nop
 800edf8:	371c      	adds	r7, #28
 800edfa:	46bd      	mov	sp, r7
 800edfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee00:	4770      	bx	lr

0800ee02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ee02:	b480      	push	{r7}
 800ee04:	b087      	sub	sp, #28
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	60f8      	str	r0, [r7, #12]
 800ee0a:	60b9      	str	r1, [r7, #8]
 800ee0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	6a1b      	ldr	r3, [r3, #32]
 800ee12:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	6a1b      	ldr	r3, [r3, #32]
 800ee18:	f023 0210 	bic.w	r2, r3, #16
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	699b      	ldr	r3, [r3, #24]
 800ee24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ee26:	693b      	ldr	r3, [r7, #16]
 800ee28:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ee2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	031b      	lsls	r3, r3, #12
 800ee32:	693a      	ldr	r2, [r7, #16]
 800ee34:	4313      	orrs	r3, r2
 800ee36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ee38:	697b      	ldr	r3, [r7, #20]
 800ee3a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ee3e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ee40:	68bb      	ldr	r3, [r7, #8]
 800ee42:	011b      	lsls	r3, r3, #4
 800ee44:	697a      	ldr	r2, [r7, #20]
 800ee46:	4313      	orrs	r3, r2
 800ee48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	693a      	ldr	r2, [r7, #16]
 800ee4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	697a      	ldr	r2, [r7, #20]
 800ee54:	621a      	str	r2, [r3, #32]
}
 800ee56:	bf00      	nop
 800ee58:	371c      	adds	r7, #28
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee60:	4770      	bx	lr
	...

0800ee64 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ee64:	b480      	push	{r7}
 800ee66:	b085      	sub	sp, #20
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
 800ee6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	689b      	ldr	r3, [r3, #8]
 800ee72:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ee74:	68fa      	ldr	r2, [r7, #12]
 800ee76:	4b09      	ldr	r3, [pc, #36]	@ (800ee9c <TIM_ITRx_SetConfig+0x38>)
 800ee78:	4013      	ands	r3, r2
 800ee7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ee7c:	683a      	ldr	r2, [r7, #0]
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	4313      	orrs	r3, r2
 800ee82:	f043 0307 	orr.w	r3, r3, #7
 800ee86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	68fa      	ldr	r2, [r7, #12]
 800ee8c:	609a      	str	r2, [r3, #8]
}
 800ee8e:	bf00      	nop
 800ee90:	3714      	adds	r7, #20
 800ee92:	46bd      	mov	sp, r7
 800ee94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee98:	4770      	bx	lr
 800ee9a:	bf00      	nop
 800ee9c:	ffcfff8f 	.word	0xffcfff8f

0800eea0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800eea0:	b480      	push	{r7}
 800eea2:	b087      	sub	sp, #28
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	60f8      	str	r0, [r7, #12]
 800eea8:	60b9      	str	r1, [r7, #8]
 800eeaa:	607a      	str	r2, [r7, #4]
 800eeac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	689b      	ldr	r3, [r3, #8]
 800eeb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800eeba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	021a      	lsls	r2, r3, #8
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	431a      	orrs	r2, r3
 800eec4:	68bb      	ldr	r3, [r7, #8]
 800eec6:	4313      	orrs	r3, r2
 800eec8:	697a      	ldr	r2, [r7, #20]
 800eeca:	4313      	orrs	r3, r2
 800eecc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	697a      	ldr	r2, [r7, #20]
 800eed2:	609a      	str	r2, [r3, #8]
}
 800eed4:	bf00      	nop
 800eed6:	371c      	adds	r7, #28
 800eed8:	46bd      	mov	sp, r7
 800eeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eede:	4770      	bx	lr

0800eee0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b085      	sub	sp, #20
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eef0:	2b01      	cmp	r3, #1
 800eef2:	d101      	bne.n	800eef8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800eef4:	2302      	movs	r3, #2
 800eef6:	e077      	b.n	800efe8 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	2201      	movs	r2, #1
 800eefc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2202      	movs	r2, #2
 800ef04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	685b      	ldr	r3, [r3, #4]
 800ef0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	689b      	ldr	r3, [r3, #8]
 800ef16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	4a35      	ldr	r2, [pc, #212]	@ (800eff4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ef1e:	4293      	cmp	r3, r2
 800ef20:	d004      	beq.n	800ef2c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	4a34      	ldr	r2, [pc, #208]	@ (800eff8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ef28:	4293      	cmp	r3, r2
 800ef2a:	d108      	bne.n	800ef3e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ef32:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	685b      	ldr	r3, [r3, #4]
 800ef38:	68fa      	ldr	r2, [r7, #12]
 800ef3a:	4313      	orrs	r3, r2
 800ef3c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef44:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ef46:	683b      	ldr	r3, [r7, #0]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	68fa      	ldr	r2, [r7, #12]
 800ef4c:	4313      	orrs	r3, r2
 800ef4e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	68fa      	ldr	r2, [r7, #12]
 800ef56:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	4a25      	ldr	r2, [pc, #148]	@ (800eff4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ef5e:	4293      	cmp	r3, r2
 800ef60:	d02c      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef6a:	d027      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	4a22      	ldr	r2, [pc, #136]	@ (800effc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ef72:	4293      	cmp	r3, r2
 800ef74:	d022      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	4a21      	ldr	r2, [pc, #132]	@ (800f000 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ef7c:	4293      	cmp	r3, r2
 800ef7e:	d01d      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	4a1f      	ldr	r2, [pc, #124]	@ (800f004 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ef86:	4293      	cmp	r3, r2
 800ef88:	d018      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	4a1a      	ldr	r2, [pc, #104]	@ (800eff8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ef90:	4293      	cmp	r3, r2
 800ef92:	d013      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	4a1b      	ldr	r2, [pc, #108]	@ (800f008 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ef9a:	4293      	cmp	r3, r2
 800ef9c:	d00e      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	4a1a      	ldr	r2, [pc, #104]	@ (800f00c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800efa4:	4293      	cmp	r3, r2
 800efa6:	d009      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	4a18      	ldr	r2, [pc, #96]	@ (800f010 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800efae:	4293      	cmp	r3, r2
 800efb0:	d004      	beq.n	800efbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	4a17      	ldr	r2, [pc, #92]	@ (800f014 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800efb8:	4293      	cmp	r3, r2
 800efba:	d10c      	bne.n	800efd6 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800efbc:	68bb      	ldr	r3, [r7, #8]
 800efbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800efc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	689b      	ldr	r3, [r3, #8]
 800efc8:	68ba      	ldr	r2, [r7, #8]
 800efca:	4313      	orrs	r3, r2
 800efcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	68ba      	ldr	r2, [r7, #8]
 800efd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	2201      	movs	r2, #1
 800efda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	2200      	movs	r2, #0
 800efe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800efe6:	2300      	movs	r3, #0
}
 800efe8:	4618      	mov	r0, r3
 800efea:	3714      	adds	r7, #20
 800efec:	46bd      	mov	sp, r7
 800efee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff2:	4770      	bx	lr
 800eff4:	40010000 	.word	0x40010000
 800eff8:	40010400 	.word	0x40010400
 800effc:	40000400 	.word	0x40000400
 800f000:	40000800 	.word	0x40000800
 800f004:	40000c00 	.word	0x40000c00
 800f008:	40001800 	.word	0x40001800
 800f00c:	40014000 	.word	0x40014000
 800f010:	4000e000 	.word	0x4000e000
 800f014:	4000e400 	.word	0x4000e400

0800f018 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f018:	b480      	push	{r7}
 800f01a:	b083      	sub	sp, #12
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f020:	bf00      	nop
 800f022:	370c      	adds	r7, #12
 800f024:	46bd      	mov	sp, r7
 800f026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f02a:	4770      	bx	lr

0800f02c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f02c:	b480      	push	{r7}
 800f02e:	b083      	sub	sp, #12
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f034:	bf00      	nop
 800f036:	370c      	adds	r7, #12
 800f038:	46bd      	mov	sp, r7
 800f03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03e:	4770      	bx	lr

0800f040 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f040:	b480      	push	{r7}
 800f042:	b083      	sub	sp, #12
 800f044:	af00      	add	r7, sp, #0
 800f046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f048:	bf00      	nop
 800f04a:	370c      	adds	r7, #12
 800f04c:	46bd      	mov	sp, r7
 800f04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f052:	4770      	bx	lr

0800f054 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f054:	b084      	sub	sp, #16
 800f056:	b580      	push	{r7, lr}
 800f058:	b084      	sub	sp, #16
 800f05a:	af00      	add	r7, sp, #0
 800f05c:	6078      	str	r0, [r7, #4]
 800f05e:	f107 001c 	add.w	r0, r7, #28
 800f062:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f066:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800f06a:	2b01      	cmp	r3, #1
 800f06c:	d121      	bne.n	800f0b2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f072:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	68da      	ldr	r2, [r3, #12]
 800f07e:	4b2c      	ldr	r3, [pc, #176]	@ (800f130 <USB_CoreInit+0xdc>)
 800f080:	4013      	ands	r3, r2
 800f082:	687a      	ldr	r2, [r7, #4]
 800f084:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	68db      	ldr	r3, [r3, #12]
 800f08a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f092:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f096:	2b01      	cmp	r3, #1
 800f098:	d105      	bne.n	800f0a6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	68db      	ldr	r3, [r3, #12]
 800f09e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f000 faaa 	bl	800f600 <USB_CoreReset>
 800f0ac:	4603      	mov	r3, r0
 800f0ae:	73fb      	strb	r3, [r7, #15]
 800f0b0:	e01b      	b.n	800f0ea <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	68db      	ldr	r3, [r3, #12]
 800f0b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f0be:	6878      	ldr	r0, [r7, #4]
 800f0c0:	f000 fa9e 	bl	800f600 <USB_CoreReset>
 800f0c4:	4603      	mov	r3, r0
 800f0c6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f0c8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d106      	bne.n	800f0de <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0d4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	639a      	str	r2, [r3, #56]	@ 0x38
 800f0dc:	e005      	b.n	800f0ea <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0e2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f0ea:	7fbb      	ldrb	r3, [r7, #30]
 800f0ec:	2b01      	cmp	r3, #1
 800f0ee:	d116      	bne.n	800f11e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f0f4:	b29a      	uxth	r2, r3
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800f0fe:	4b0d      	ldr	r3, [pc, #52]	@ (800f134 <USB_CoreInit+0xe0>)
 800f100:	4313      	orrs	r3, r2
 800f102:	687a      	ldr	r2, [r7, #4]
 800f104:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	689b      	ldr	r3, [r3, #8]
 800f10a:	f043 0206 	orr.w	r2, r3, #6
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	689b      	ldr	r3, [r3, #8]
 800f116:	f043 0220 	orr.w	r2, r3, #32
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f11e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f120:	4618      	mov	r0, r3
 800f122:	3710      	adds	r7, #16
 800f124:	46bd      	mov	sp, r7
 800f126:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f12a:	b004      	add	sp, #16
 800f12c:	4770      	bx	lr
 800f12e:	bf00      	nop
 800f130:	ffbdffbf 	.word	0xffbdffbf
 800f134:	03ee0000 	.word	0x03ee0000

0800f138 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f138:	b480      	push	{r7}
 800f13a:	b083      	sub	sp, #12
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	689b      	ldr	r3, [r3, #8]
 800f144:	f023 0201 	bic.w	r2, r3, #1
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f14c:	2300      	movs	r3, #0
}
 800f14e:	4618      	mov	r0, r3
 800f150:	370c      	adds	r7, #12
 800f152:	46bd      	mov	sp, r7
 800f154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f158:	4770      	bx	lr

0800f15a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f15a:	b580      	push	{r7, lr}
 800f15c:	b084      	sub	sp, #16
 800f15e:	af00      	add	r7, sp, #0
 800f160:	6078      	str	r0, [r7, #4]
 800f162:	460b      	mov	r3, r1
 800f164:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f166:	2300      	movs	r3, #0
 800f168:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	68db      	ldr	r3, [r3, #12]
 800f16e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f176:	78fb      	ldrb	r3, [r7, #3]
 800f178:	2b01      	cmp	r3, #1
 800f17a:	d115      	bne.n	800f1a8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	68db      	ldr	r3, [r3, #12]
 800f180:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800f188:	200a      	movs	r0, #10
 800f18a:	f7f5 fe61 	bl	8004e50 <HAL_Delay>
      ms += 10U;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	330a      	adds	r3, #10
 800f192:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800f194:	6878      	ldr	r0, [r7, #4]
 800f196:	f000 fa25 	bl	800f5e4 <USB_GetMode>
 800f19a:	4603      	mov	r3, r0
 800f19c:	2b01      	cmp	r3, #1
 800f19e:	d01e      	beq.n	800f1de <USB_SetCurrentMode+0x84>
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	2bc7      	cmp	r3, #199	@ 0xc7
 800f1a4:	d9f0      	bls.n	800f188 <USB_SetCurrentMode+0x2e>
 800f1a6:	e01a      	b.n	800f1de <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f1a8:	78fb      	ldrb	r3, [r7, #3]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d115      	bne.n	800f1da <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	68db      	ldr	r3, [r3, #12]
 800f1b2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800f1ba:	200a      	movs	r0, #10
 800f1bc:	f7f5 fe48 	bl	8004e50 <HAL_Delay>
      ms += 10U;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	330a      	adds	r3, #10
 800f1c4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800f1c6:	6878      	ldr	r0, [r7, #4]
 800f1c8:	f000 fa0c 	bl	800f5e4 <USB_GetMode>
 800f1cc:	4603      	mov	r3, r0
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d005      	beq.n	800f1de <USB_SetCurrentMode+0x84>
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	2bc7      	cmp	r3, #199	@ 0xc7
 800f1d6:	d9f0      	bls.n	800f1ba <USB_SetCurrentMode+0x60>
 800f1d8:	e001      	b.n	800f1de <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f1da:	2301      	movs	r3, #1
 800f1dc:	e005      	b.n	800f1ea <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	2bc8      	cmp	r3, #200	@ 0xc8
 800f1e2:	d101      	bne.n	800f1e8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f1e4:	2301      	movs	r3, #1
 800f1e6:	e000      	b.n	800f1ea <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f1e8:	2300      	movs	r3, #0
}
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	3710      	adds	r7, #16
 800f1ee:	46bd      	mov	sp, r7
 800f1f0:	bd80      	pop	{r7, pc}
	...

0800f1f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f1f4:	b084      	sub	sp, #16
 800f1f6:	b580      	push	{r7, lr}
 800f1f8:	b086      	sub	sp, #24
 800f1fa:	af00      	add	r7, sp, #0
 800f1fc:	6078      	str	r0, [r7, #4]
 800f1fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800f202:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f206:	2300      	movs	r3, #0
 800f208:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f20e:	2300      	movs	r3, #0
 800f210:	613b      	str	r3, [r7, #16]
 800f212:	e009      	b.n	800f228 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f214:	687a      	ldr	r2, [r7, #4]
 800f216:	693b      	ldr	r3, [r7, #16]
 800f218:	3340      	adds	r3, #64	@ 0x40
 800f21a:	009b      	lsls	r3, r3, #2
 800f21c:	4413      	add	r3, r2
 800f21e:	2200      	movs	r2, #0
 800f220:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f222:	693b      	ldr	r3, [r7, #16]
 800f224:	3301      	adds	r3, #1
 800f226:	613b      	str	r3, [r7, #16]
 800f228:	693b      	ldr	r3, [r7, #16]
 800f22a:	2b0e      	cmp	r3, #14
 800f22c:	d9f2      	bls.n	800f214 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f22e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f232:	2b00      	cmp	r3, #0
 800f234:	d11c      	bne.n	800f270 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f23c:	685b      	ldr	r3, [r3, #4]
 800f23e:	68fa      	ldr	r2, [r7, #12]
 800f240:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f244:	f043 0302 	orr.w	r3, r3, #2
 800f248:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f24e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	601a      	str	r2, [r3, #0]
 800f26e:	e005      	b.n	800f27c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f274:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f282:	461a      	mov	r2, r3
 800f284:	2300      	movs	r3, #0
 800f286:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f288:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f28c:	2b01      	cmp	r3, #1
 800f28e:	d10d      	bne.n	800f2ac <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f294:	2b00      	cmp	r3, #0
 800f296:	d104      	bne.n	800f2a2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f298:	2100      	movs	r1, #0
 800f29a:	6878      	ldr	r0, [r7, #4]
 800f29c:	f000 f968 	bl	800f570 <USB_SetDevSpeed>
 800f2a0:	e008      	b.n	800f2b4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f2a2:	2101      	movs	r1, #1
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f000 f963 	bl	800f570 <USB_SetDevSpeed>
 800f2aa:	e003      	b.n	800f2b4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f2ac:	2103      	movs	r1, #3
 800f2ae:	6878      	ldr	r0, [r7, #4]
 800f2b0:	f000 f95e 	bl	800f570 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f2b4:	2110      	movs	r1, #16
 800f2b6:	6878      	ldr	r0, [r7, #4]
 800f2b8:	f000 f8fa 	bl	800f4b0 <USB_FlushTxFifo>
 800f2bc:	4603      	mov	r3, r0
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d001      	beq.n	800f2c6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800f2c2:	2301      	movs	r3, #1
 800f2c4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f2c6:	6878      	ldr	r0, [r7, #4]
 800f2c8:	f000 f924 	bl	800f514 <USB_FlushRxFifo>
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d001      	beq.n	800f2d6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800f2d2:	2301      	movs	r3, #1
 800f2d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2dc:	461a      	mov	r2, r3
 800f2de:	2300      	movs	r3, #0
 800f2e0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2e8:	461a      	mov	r2, r3
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2f4:	461a      	mov	r2, r3
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f2fa:	2300      	movs	r3, #0
 800f2fc:	613b      	str	r3, [r7, #16]
 800f2fe:	e043      	b.n	800f388 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f300:	693b      	ldr	r3, [r7, #16]
 800f302:	015a      	lsls	r2, r3, #5
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	4413      	add	r3, r2
 800f308:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f312:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f316:	d118      	bne.n	800f34a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800f318:	693b      	ldr	r3, [r7, #16]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d10a      	bne.n	800f334 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f31e:	693b      	ldr	r3, [r7, #16]
 800f320:	015a      	lsls	r2, r3, #5
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	4413      	add	r3, r2
 800f326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f32a:	461a      	mov	r2, r3
 800f32c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f330:	6013      	str	r3, [r2, #0]
 800f332:	e013      	b.n	800f35c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f334:	693b      	ldr	r3, [r7, #16]
 800f336:	015a      	lsls	r2, r3, #5
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	4413      	add	r3, r2
 800f33c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f340:	461a      	mov	r2, r3
 800f342:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800f346:	6013      	str	r3, [r2, #0]
 800f348:	e008      	b.n	800f35c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f34a:	693b      	ldr	r3, [r7, #16]
 800f34c:	015a      	lsls	r2, r3, #5
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	4413      	add	r3, r2
 800f352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f356:	461a      	mov	r2, r3
 800f358:	2300      	movs	r3, #0
 800f35a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f35c:	693b      	ldr	r3, [r7, #16]
 800f35e:	015a      	lsls	r2, r3, #5
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	4413      	add	r3, r2
 800f364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f368:	461a      	mov	r2, r3
 800f36a:	2300      	movs	r3, #0
 800f36c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f36e:	693b      	ldr	r3, [r7, #16]
 800f370:	015a      	lsls	r2, r3, #5
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	4413      	add	r3, r2
 800f376:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f37a:	461a      	mov	r2, r3
 800f37c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800f380:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f382:	693b      	ldr	r3, [r7, #16]
 800f384:	3301      	adds	r3, #1
 800f386:	613b      	str	r3, [r7, #16]
 800f388:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f38c:	461a      	mov	r2, r3
 800f38e:	693b      	ldr	r3, [r7, #16]
 800f390:	4293      	cmp	r3, r2
 800f392:	d3b5      	bcc.n	800f300 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f394:	2300      	movs	r3, #0
 800f396:	613b      	str	r3, [r7, #16]
 800f398:	e043      	b.n	800f422 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f39a:	693b      	ldr	r3, [r7, #16]
 800f39c:	015a      	lsls	r2, r3, #5
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	4413      	add	r3, r2
 800f3a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f3ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f3b0:	d118      	bne.n	800f3e4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800f3b2:	693b      	ldr	r3, [r7, #16]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d10a      	bne.n	800f3ce <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f3b8:	693b      	ldr	r3, [r7, #16]
 800f3ba:	015a      	lsls	r2, r3, #5
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	4413      	add	r3, r2
 800f3c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3c4:	461a      	mov	r2, r3
 800f3c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f3ca:	6013      	str	r3, [r2, #0]
 800f3cc:	e013      	b.n	800f3f6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f3ce:	693b      	ldr	r3, [r7, #16]
 800f3d0:	015a      	lsls	r2, r3, #5
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	4413      	add	r3, r2
 800f3d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3da:	461a      	mov	r2, r3
 800f3dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800f3e0:	6013      	str	r3, [r2, #0]
 800f3e2:	e008      	b.n	800f3f6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f3e4:	693b      	ldr	r3, [r7, #16]
 800f3e6:	015a      	lsls	r2, r3, #5
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	4413      	add	r3, r2
 800f3ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3f0:	461a      	mov	r2, r3
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f3f6:	693b      	ldr	r3, [r7, #16]
 800f3f8:	015a      	lsls	r2, r3, #5
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	4413      	add	r3, r2
 800f3fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f402:	461a      	mov	r2, r3
 800f404:	2300      	movs	r3, #0
 800f406:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f408:	693b      	ldr	r3, [r7, #16]
 800f40a:	015a      	lsls	r2, r3, #5
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	4413      	add	r3, r2
 800f410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f414:	461a      	mov	r2, r3
 800f416:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800f41a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f41c:	693b      	ldr	r3, [r7, #16]
 800f41e:	3301      	adds	r3, #1
 800f420:	613b      	str	r3, [r7, #16]
 800f422:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f426:	461a      	mov	r2, r3
 800f428:	693b      	ldr	r3, [r7, #16]
 800f42a:	4293      	cmp	r3, r2
 800f42c:	d3b5      	bcc.n	800f39a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f434:	691b      	ldr	r3, [r3, #16]
 800f436:	68fa      	ldr	r2, [r7, #12]
 800f438:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f43c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f440:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2200      	movs	r2, #0
 800f446:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800f44e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f450:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f454:	2b00      	cmp	r3, #0
 800f456:	d105      	bne.n	800f464 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	699b      	ldr	r3, [r3, #24]
 800f45c:	f043 0210 	orr.w	r2, r3, #16
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	699a      	ldr	r2, [r3, #24]
 800f468:	4b0f      	ldr	r3, [pc, #60]	@ (800f4a8 <USB_DevInit+0x2b4>)
 800f46a:	4313      	orrs	r3, r2
 800f46c:	687a      	ldr	r2, [r7, #4]
 800f46e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f470:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f474:	2b00      	cmp	r3, #0
 800f476:	d005      	beq.n	800f484 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	699b      	ldr	r3, [r3, #24]
 800f47c:	f043 0208 	orr.w	r2, r3, #8
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f484:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f488:	2b01      	cmp	r3, #1
 800f48a:	d105      	bne.n	800f498 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	699a      	ldr	r2, [r3, #24]
 800f490:	4b06      	ldr	r3, [pc, #24]	@ (800f4ac <USB_DevInit+0x2b8>)
 800f492:	4313      	orrs	r3, r2
 800f494:	687a      	ldr	r2, [r7, #4]
 800f496:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f498:	7dfb      	ldrb	r3, [r7, #23]
}
 800f49a:	4618      	mov	r0, r3
 800f49c:	3718      	adds	r7, #24
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f4a4:	b004      	add	sp, #16
 800f4a6:	4770      	bx	lr
 800f4a8:	803c3800 	.word	0x803c3800
 800f4ac:	40000004 	.word	0x40000004

0800f4b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f4b0:	b480      	push	{r7}
 800f4b2:	b085      	sub	sp, #20
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
 800f4b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	3301      	adds	r3, #1
 800f4c2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f4ca:	d901      	bls.n	800f4d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800f4cc:	2303      	movs	r3, #3
 800f4ce:	e01b      	b.n	800f508 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	691b      	ldr	r3, [r3, #16]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	daf2      	bge.n	800f4be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800f4d8:	2300      	movs	r3, #0
 800f4da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f4dc:	683b      	ldr	r3, [r7, #0]
 800f4de:	019b      	lsls	r3, r3, #6
 800f4e0:	f043 0220 	orr.w	r2, r3, #32
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	3301      	adds	r3, #1
 800f4ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f4f4:	d901      	bls.n	800f4fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800f4f6:	2303      	movs	r3, #3
 800f4f8:	e006      	b.n	800f508 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	691b      	ldr	r3, [r3, #16]
 800f4fe:	f003 0320 	and.w	r3, r3, #32
 800f502:	2b20      	cmp	r3, #32
 800f504:	d0f0      	beq.n	800f4e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800f506:	2300      	movs	r3, #0
}
 800f508:	4618      	mov	r0, r3
 800f50a:	3714      	adds	r7, #20
 800f50c:	46bd      	mov	sp, r7
 800f50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f512:	4770      	bx	lr

0800f514 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f514:	b480      	push	{r7}
 800f516:	b085      	sub	sp, #20
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f51c:	2300      	movs	r3, #0
 800f51e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	3301      	adds	r3, #1
 800f524:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f52c:	d901      	bls.n	800f532 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800f52e:	2303      	movs	r3, #3
 800f530:	e018      	b.n	800f564 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	691b      	ldr	r3, [r3, #16]
 800f536:	2b00      	cmp	r3, #0
 800f538:	daf2      	bge.n	800f520 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800f53a:	2300      	movs	r3, #0
 800f53c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	2210      	movs	r2, #16
 800f542:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	3301      	adds	r3, #1
 800f548:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f550:	d901      	bls.n	800f556 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800f552:	2303      	movs	r3, #3
 800f554:	e006      	b.n	800f564 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	691b      	ldr	r3, [r3, #16]
 800f55a:	f003 0310 	and.w	r3, r3, #16
 800f55e:	2b10      	cmp	r3, #16
 800f560:	d0f0      	beq.n	800f544 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800f562:	2300      	movs	r3, #0
}
 800f564:	4618      	mov	r0, r3
 800f566:	3714      	adds	r7, #20
 800f568:	46bd      	mov	sp, r7
 800f56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56e:	4770      	bx	lr

0800f570 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f570:	b480      	push	{r7}
 800f572:	b085      	sub	sp, #20
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
 800f578:	460b      	mov	r3, r1
 800f57a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f586:	681a      	ldr	r2, [r3, #0]
 800f588:	78fb      	ldrb	r3, [r7, #3]
 800f58a:	68f9      	ldr	r1, [r7, #12]
 800f58c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f590:	4313      	orrs	r3, r2
 800f592:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f594:	2300      	movs	r3, #0
}
 800f596:	4618      	mov	r0, r3
 800f598:	3714      	adds	r7, #20
 800f59a:	46bd      	mov	sp, r7
 800f59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a0:	4770      	bx	lr

0800f5a2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f5a2:	b480      	push	{r7}
 800f5a4:	b085      	sub	sp, #20
 800f5a6:	af00      	add	r7, sp, #0
 800f5a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	68fa      	ldr	r2, [r7, #12]
 800f5b8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f5bc:	f023 0303 	bic.w	r3, r3, #3
 800f5c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f5c8:	685b      	ldr	r3, [r3, #4]
 800f5ca:	68fa      	ldr	r2, [r7, #12]
 800f5cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f5d0:	f043 0302 	orr.w	r3, r3, #2
 800f5d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f5d6:	2300      	movs	r3, #0
}
 800f5d8:	4618      	mov	r0, r3
 800f5da:	3714      	adds	r7, #20
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e2:	4770      	bx	lr

0800f5e4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800f5e4:	b480      	push	{r7}
 800f5e6:	b083      	sub	sp, #12
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	695b      	ldr	r3, [r3, #20]
 800f5f0:	f003 0301 	and.w	r3, r3, #1
}
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	370c      	adds	r7, #12
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5fe:	4770      	bx	lr

0800f600 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f600:	b480      	push	{r7}
 800f602:	b085      	sub	sp, #20
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f608:	2300      	movs	r3, #0
 800f60a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	3301      	adds	r3, #1
 800f610:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f618:	d901      	bls.n	800f61e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f61a:	2303      	movs	r3, #3
 800f61c:	e01b      	b.n	800f656 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	691b      	ldr	r3, [r3, #16]
 800f622:	2b00      	cmp	r3, #0
 800f624:	daf2      	bge.n	800f60c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f626:	2300      	movs	r3, #0
 800f628:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	691b      	ldr	r3, [r3, #16]
 800f62e:	f043 0201 	orr.w	r2, r3, #1
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	3301      	adds	r3, #1
 800f63a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f642:	d901      	bls.n	800f648 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f644:	2303      	movs	r3, #3
 800f646:	e006      	b.n	800f656 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	691b      	ldr	r3, [r3, #16]
 800f64c:	f003 0301 	and.w	r3, r3, #1
 800f650:	2b01      	cmp	r3, #1
 800f652:	d0f0      	beq.n	800f636 <USB_CoreReset+0x36>

  return HAL_OK;
 800f654:	2300      	movs	r3, #0
}
 800f656:	4618      	mov	r0, r3
 800f658:	3714      	adds	r7, #20
 800f65a:	46bd      	mov	sp, r7
 800f65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f660:	4770      	bx	lr
	...

0800f664 <__NVIC_SetPriority>:
{
 800f664:	b480      	push	{r7}
 800f666:	b083      	sub	sp, #12
 800f668:	af00      	add	r7, sp, #0
 800f66a:	4603      	mov	r3, r0
 800f66c:	6039      	str	r1, [r7, #0]
 800f66e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800f670:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f674:	2b00      	cmp	r3, #0
 800f676:	db0a      	blt.n	800f68e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	b2da      	uxtb	r2, r3
 800f67c:	490c      	ldr	r1, [pc, #48]	@ (800f6b0 <__NVIC_SetPriority+0x4c>)
 800f67e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f682:	0112      	lsls	r2, r2, #4
 800f684:	b2d2      	uxtb	r2, r2
 800f686:	440b      	add	r3, r1
 800f688:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800f68c:	e00a      	b.n	800f6a4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f68e:	683b      	ldr	r3, [r7, #0]
 800f690:	b2da      	uxtb	r2, r3
 800f692:	4908      	ldr	r1, [pc, #32]	@ (800f6b4 <__NVIC_SetPriority+0x50>)
 800f694:	88fb      	ldrh	r3, [r7, #6]
 800f696:	f003 030f 	and.w	r3, r3, #15
 800f69a:	3b04      	subs	r3, #4
 800f69c:	0112      	lsls	r2, r2, #4
 800f69e:	b2d2      	uxtb	r2, r2
 800f6a0:	440b      	add	r3, r1
 800f6a2:	761a      	strb	r2, [r3, #24]
}
 800f6a4:	bf00      	nop
 800f6a6:	370c      	adds	r7, #12
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ae:	4770      	bx	lr
 800f6b0:	e000e100 	.word	0xe000e100
 800f6b4:	e000ed00 	.word	0xe000ed00

0800f6b8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800f6bc:	4b05      	ldr	r3, [pc, #20]	@ (800f6d4 <SysTick_Handler+0x1c>)
 800f6be:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f6c0:	f001 ff3a 	bl	8011538 <xTaskGetSchedulerState>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	2b01      	cmp	r3, #1
 800f6c8:	d001      	beq.n	800f6ce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800f6ca:	f002 fe35 	bl	8012338 <xPortSysTickHandler>
  }
}
 800f6ce:	bf00      	nop
 800f6d0:	bd80      	pop	{r7, pc}
 800f6d2:	bf00      	nop
 800f6d4:	e000e010 	.word	0xe000e010

0800f6d8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f6d8:	b580      	push	{r7, lr}
 800f6da:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f6dc:	2100      	movs	r1, #0
 800f6de:	f06f 0004 	mvn.w	r0, #4
 800f6e2:	f7ff ffbf 	bl	800f664 <__NVIC_SetPriority>
#endif
}
 800f6e6:	bf00      	nop
 800f6e8:	bd80      	pop	{r7, pc}
	...

0800f6ec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f6ec:	b480      	push	{r7}
 800f6ee:	b083      	sub	sp, #12
 800f6f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f6f2:	f3ef 8305 	mrs	r3, IPSR
 800f6f6:	603b      	str	r3, [r7, #0]
  return(result);
 800f6f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d003      	beq.n	800f706 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f6fe:	f06f 0305 	mvn.w	r3, #5
 800f702:	607b      	str	r3, [r7, #4]
 800f704:	e00c      	b.n	800f720 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f706:	4b0a      	ldr	r3, [pc, #40]	@ (800f730 <osKernelInitialize+0x44>)
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d105      	bne.n	800f71a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f70e:	4b08      	ldr	r3, [pc, #32]	@ (800f730 <osKernelInitialize+0x44>)
 800f710:	2201      	movs	r2, #1
 800f712:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f714:	2300      	movs	r3, #0
 800f716:	607b      	str	r3, [r7, #4]
 800f718:	e002      	b.n	800f720 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800f71a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f71e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f720:	687b      	ldr	r3, [r7, #4]
}
 800f722:	4618      	mov	r0, r3
 800f724:	370c      	adds	r7, #12
 800f726:	46bd      	mov	sp, r7
 800f728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f72c:	4770      	bx	lr
 800f72e:	bf00      	nop
 800f730:	24001d84 	.word	0x24001d84

0800f734 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f734:	b580      	push	{r7, lr}
 800f736:	b082      	sub	sp, #8
 800f738:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f73a:	f3ef 8305 	mrs	r3, IPSR
 800f73e:	603b      	str	r3, [r7, #0]
  return(result);
 800f740:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f742:	2b00      	cmp	r3, #0
 800f744:	d003      	beq.n	800f74e <osKernelStart+0x1a>
    stat = osErrorISR;
 800f746:	f06f 0305 	mvn.w	r3, #5
 800f74a:	607b      	str	r3, [r7, #4]
 800f74c:	e010      	b.n	800f770 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f74e:	4b0b      	ldr	r3, [pc, #44]	@ (800f77c <osKernelStart+0x48>)
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	2b01      	cmp	r3, #1
 800f754:	d109      	bne.n	800f76a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f756:	f7ff ffbf 	bl	800f6d8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f75a:	4b08      	ldr	r3, [pc, #32]	@ (800f77c <osKernelStart+0x48>)
 800f75c:	2202      	movs	r2, #2
 800f75e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f760:	f001 fa86 	bl	8010c70 <vTaskStartScheduler>
      stat = osOK;
 800f764:	2300      	movs	r3, #0
 800f766:	607b      	str	r3, [r7, #4]
 800f768:	e002      	b.n	800f770 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f76a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f76e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f770:	687b      	ldr	r3, [r7, #4]
}
 800f772:	4618      	mov	r0, r3
 800f774:	3708      	adds	r7, #8
 800f776:	46bd      	mov	sp, r7
 800f778:	bd80      	pop	{r7, pc}
 800f77a:	bf00      	nop
 800f77c:	24001d84 	.word	0x24001d84

0800f780 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f780:	b580      	push	{r7, lr}
 800f782:	b08e      	sub	sp, #56	@ 0x38
 800f784:	af04      	add	r7, sp, #16
 800f786:	60f8      	str	r0, [r7, #12]
 800f788:	60b9      	str	r1, [r7, #8]
 800f78a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f78c:	2300      	movs	r3, #0
 800f78e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f790:	f3ef 8305 	mrs	r3, IPSR
 800f794:	617b      	str	r3, [r7, #20]
  return(result);
 800f796:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d17e      	bne.n	800f89a <osThreadNew+0x11a>
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d07b      	beq.n	800f89a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f7a2:	2380      	movs	r3, #128	@ 0x80
 800f7a4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f7a6:	2318      	movs	r3, #24
 800f7a8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800f7ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f7b2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d045      	beq.n	800f846 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d002      	beq.n	800f7c8 <osThreadNew+0x48>
        name = attr->name;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	699b      	ldr	r3, [r3, #24]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d002      	beq.n	800f7d6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	699b      	ldr	r3, [r3, #24]
 800f7d4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f7d6:	69fb      	ldr	r3, [r7, #28]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d008      	beq.n	800f7ee <osThreadNew+0x6e>
 800f7dc:	69fb      	ldr	r3, [r7, #28]
 800f7de:	2b38      	cmp	r3, #56	@ 0x38
 800f7e0:	d805      	bhi.n	800f7ee <osThreadNew+0x6e>
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	685b      	ldr	r3, [r3, #4]
 800f7e6:	f003 0301 	and.w	r3, r3, #1
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d001      	beq.n	800f7f2 <osThreadNew+0x72>
        return (NULL);
 800f7ee:	2300      	movs	r3, #0
 800f7f0:	e054      	b.n	800f89c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	695b      	ldr	r3, [r3, #20]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d003      	beq.n	800f802 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	695b      	ldr	r3, [r3, #20]
 800f7fe:	089b      	lsrs	r3, r3, #2
 800f800:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	689b      	ldr	r3, [r3, #8]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d00e      	beq.n	800f828 <osThreadNew+0xa8>
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	68db      	ldr	r3, [r3, #12]
 800f80e:	2ba7      	cmp	r3, #167	@ 0xa7
 800f810:	d90a      	bls.n	800f828 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f816:	2b00      	cmp	r3, #0
 800f818:	d006      	beq.n	800f828 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	695b      	ldr	r3, [r3, #20]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d002      	beq.n	800f828 <osThreadNew+0xa8>
        mem = 1;
 800f822:	2301      	movs	r3, #1
 800f824:	61bb      	str	r3, [r7, #24]
 800f826:	e010      	b.n	800f84a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	689b      	ldr	r3, [r3, #8]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d10c      	bne.n	800f84a <osThreadNew+0xca>
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	68db      	ldr	r3, [r3, #12]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d108      	bne.n	800f84a <osThreadNew+0xca>
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	691b      	ldr	r3, [r3, #16]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d104      	bne.n	800f84a <osThreadNew+0xca>
          mem = 0;
 800f840:	2300      	movs	r3, #0
 800f842:	61bb      	str	r3, [r7, #24]
 800f844:	e001      	b.n	800f84a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f846:	2300      	movs	r3, #0
 800f848:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f84a:	69bb      	ldr	r3, [r7, #24]
 800f84c:	2b01      	cmp	r3, #1
 800f84e:	d110      	bne.n	800f872 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f854:	687a      	ldr	r2, [r7, #4]
 800f856:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f858:	9202      	str	r2, [sp, #8]
 800f85a:	9301      	str	r3, [sp, #4]
 800f85c:	69fb      	ldr	r3, [r7, #28]
 800f85e:	9300      	str	r3, [sp, #0]
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	6a3a      	ldr	r2, [r7, #32]
 800f864:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f866:	68f8      	ldr	r0, [r7, #12]
 800f868:	f001 f80e 	bl	8010888 <xTaskCreateStatic>
 800f86c:	4603      	mov	r3, r0
 800f86e:	613b      	str	r3, [r7, #16]
 800f870:	e013      	b.n	800f89a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f872:	69bb      	ldr	r3, [r7, #24]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d110      	bne.n	800f89a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f878:	6a3b      	ldr	r3, [r7, #32]
 800f87a:	b29a      	uxth	r2, r3
 800f87c:	f107 0310 	add.w	r3, r7, #16
 800f880:	9301      	str	r3, [sp, #4]
 800f882:	69fb      	ldr	r3, [r7, #28]
 800f884:	9300      	str	r3, [sp, #0]
 800f886:	68bb      	ldr	r3, [r7, #8]
 800f888:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f88a:	68f8      	ldr	r0, [r7, #12]
 800f88c:	f001 f85c 	bl	8010948 <xTaskCreate>
 800f890:	4603      	mov	r3, r0
 800f892:	2b01      	cmp	r3, #1
 800f894:	d001      	beq.n	800f89a <osThreadNew+0x11a>
            hTask = NULL;
 800f896:	2300      	movs	r3, #0
 800f898:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f89a:	693b      	ldr	r3, [r7, #16]
}
 800f89c:	4618      	mov	r0, r3
 800f89e:	3728      	adds	r7, #40	@ 0x28
 800f8a0:	46bd      	mov	sp, r7
 800f8a2:	bd80      	pop	{r7, pc}

0800f8a4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f8a4:	b580      	push	{r7, lr}
 800f8a6:	b084      	sub	sp, #16
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f8ac:	f3ef 8305 	mrs	r3, IPSR
 800f8b0:	60bb      	str	r3, [r7, #8]
  return(result);
 800f8b2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d003      	beq.n	800f8c0 <osDelay+0x1c>
    stat = osErrorISR;
 800f8b8:	f06f 0305 	mvn.w	r3, #5
 800f8bc:	60fb      	str	r3, [r7, #12]
 800f8be:	e007      	b.n	800f8d0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f8c0:	2300      	movs	r3, #0
 800f8c2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d002      	beq.n	800f8d0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800f8ca:	6878      	ldr	r0, [r7, #4]
 800f8cc:	f001 f99a 	bl	8010c04 <vTaskDelay>
    }
  }

  return (stat);
 800f8d0:	68fb      	ldr	r3, [r7, #12]
}
 800f8d2:	4618      	mov	r0, r3
 800f8d4:	3710      	adds	r7, #16
 800f8d6:	46bd      	mov	sp, r7
 800f8d8:	bd80      	pop	{r7, pc}
	...

0800f8dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f8dc:	b480      	push	{r7}
 800f8de:	b085      	sub	sp, #20
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	60f8      	str	r0, [r7, #12]
 800f8e4:	60b9      	str	r1, [r7, #8]
 800f8e6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	4a07      	ldr	r2, [pc, #28]	@ (800f908 <vApplicationGetIdleTaskMemory+0x2c>)
 800f8ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f8ee:	68bb      	ldr	r3, [r7, #8]
 800f8f0:	4a06      	ldr	r2, [pc, #24]	@ (800f90c <vApplicationGetIdleTaskMemory+0x30>)
 800f8f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	2280      	movs	r2, #128	@ 0x80
 800f8f8:	601a      	str	r2, [r3, #0]
}
 800f8fa:	bf00      	nop
 800f8fc:	3714      	adds	r7, #20
 800f8fe:	46bd      	mov	sp, r7
 800f900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f904:	4770      	bx	lr
 800f906:	bf00      	nop
 800f908:	24001d88 	.word	0x24001d88
 800f90c:	24001e30 	.word	0x24001e30

0800f910 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f910:	b480      	push	{r7}
 800f912:	b085      	sub	sp, #20
 800f914:	af00      	add	r7, sp, #0
 800f916:	60f8      	str	r0, [r7, #12]
 800f918:	60b9      	str	r1, [r7, #8]
 800f91a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	4a07      	ldr	r2, [pc, #28]	@ (800f93c <vApplicationGetTimerTaskMemory+0x2c>)
 800f920:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f922:	68bb      	ldr	r3, [r7, #8]
 800f924:	4a06      	ldr	r2, [pc, #24]	@ (800f940 <vApplicationGetTimerTaskMemory+0x30>)
 800f926:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f92e:	601a      	str	r2, [r3, #0]
}
 800f930:	bf00      	nop
 800f932:	3714      	adds	r7, #20
 800f934:	46bd      	mov	sp, r7
 800f936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93a:	4770      	bx	lr
 800f93c:	24002030 	.word	0x24002030
 800f940:	240020d8 	.word	0x240020d8

0800f944 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f944:	b480      	push	{r7}
 800f946:	b083      	sub	sp, #12
 800f948:	af00      	add	r7, sp, #0
 800f94a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	f103 0208 	add.w	r2, r3, #8
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f95c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	f103 0208 	add.w	r2, r3, #8
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	f103 0208 	add.w	r2, r3, #8
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	2200      	movs	r2, #0
 800f976:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f978:	bf00      	nop
 800f97a:	370c      	adds	r7, #12
 800f97c:	46bd      	mov	sp, r7
 800f97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f982:	4770      	bx	lr

0800f984 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f984:	b480      	push	{r7}
 800f986:	b083      	sub	sp, #12
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2200      	movs	r2, #0
 800f990:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f992:	bf00      	nop
 800f994:	370c      	adds	r7, #12
 800f996:	46bd      	mov	sp, r7
 800f998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99c:	4770      	bx	lr

0800f99e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f99e:	b480      	push	{r7}
 800f9a0:	b085      	sub	sp, #20
 800f9a2:	af00      	add	r7, sp, #0
 800f9a4:	6078      	str	r0, [r7, #4]
 800f9a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	685b      	ldr	r3, [r3, #4]
 800f9ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	68fa      	ldr	r2, [r7, #12]
 800f9b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	689a      	ldr	r2, [r3, #8]
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	689b      	ldr	r3, [r3, #8]
 800f9c0:	683a      	ldr	r2, [r7, #0]
 800f9c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	683a      	ldr	r2, [r7, #0]
 800f9c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	687a      	ldr	r2, [r7, #4]
 800f9ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	1c5a      	adds	r2, r3, #1
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	601a      	str	r2, [r3, #0]
}
 800f9da:	bf00      	nop
 800f9dc:	3714      	adds	r7, #20
 800f9de:	46bd      	mov	sp, r7
 800f9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e4:	4770      	bx	lr

0800f9e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f9e6:	b480      	push	{r7}
 800f9e8:	b085      	sub	sp, #20
 800f9ea:	af00      	add	r7, sp, #0
 800f9ec:	6078      	str	r0, [r7, #4]
 800f9ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f9f6:	68bb      	ldr	r3, [r7, #8]
 800f9f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f9fc:	d103      	bne.n	800fa06 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	691b      	ldr	r3, [r3, #16]
 800fa02:	60fb      	str	r3, [r7, #12]
 800fa04:	e00c      	b.n	800fa20 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	3308      	adds	r3, #8
 800fa0a:	60fb      	str	r3, [r7, #12]
 800fa0c:	e002      	b.n	800fa14 <vListInsert+0x2e>
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	685b      	ldr	r3, [r3, #4]
 800fa12:	60fb      	str	r3, [r7, #12]
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	685b      	ldr	r3, [r3, #4]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	68ba      	ldr	r2, [r7, #8]
 800fa1c:	429a      	cmp	r2, r3
 800fa1e:	d2f6      	bcs.n	800fa0e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	685a      	ldr	r2, [r3, #4]
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fa28:	683b      	ldr	r3, [r7, #0]
 800fa2a:	685b      	ldr	r3, [r3, #4]
 800fa2c:	683a      	ldr	r2, [r7, #0]
 800fa2e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	68fa      	ldr	r2, [r7, #12]
 800fa34:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	683a      	ldr	r2, [r7, #0]
 800fa3a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fa3c:	683b      	ldr	r3, [r7, #0]
 800fa3e:	687a      	ldr	r2, [r7, #4]
 800fa40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	1c5a      	adds	r2, r3, #1
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	601a      	str	r2, [r3, #0]
}
 800fa4c:	bf00      	nop
 800fa4e:	3714      	adds	r7, #20
 800fa50:	46bd      	mov	sp, r7
 800fa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa56:	4770      	bx	lr

0800fa58 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fa58:	b480      	push	{r7}
 800fa5a:	b085      	sub	sp, #20
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	691b      	ldr	r3, [r3, #16]
 800fa64:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	685b      	ldr	r3, [r3, #4]
 800fa6a:	687a      	ldr	r2, [r7, #4]
 800fa6c:	6892      	ldr	r2, [r2, #8]
 800fa6e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	689b      	ldr	r3, [r3, #8]
 800fa74:	687a      	ldr	r2, [r7, #4]
 800fa76:	6852      	ldr	r2, [r2, #4]
 800fa78:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	685b      	ldr	r3, [r3, #4]
 800fa7e:	687a      	ldr	r2, [r7, #4]
 800fa80:	429a      	cmp	r2, r3
 800fa82:	d103      	bne.n	800fa8c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	689a      	ldr	r2, [r3, #8]
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	2200      	movs	r2, #0
 800fa90:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	1e5a      	subs	r2, r3, #1
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	681b      	ldr	r3, [r3, #0]
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	3714      	adds	r7, #20
 800faa4:	46bd      	mov	sp, r7
 800faa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faaa:	4770      	bx	lr

0800faac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800faac:	b580      	push	{r7, lr}
 800faae:	b084      	sub	sp, #16
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	6078      	str	r0, [r7, #4]
 800fab4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d10b      	bne.n	800fad8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fac4:	f383 8811 	msr	BASEPRI, r3
 800fac8:	f3bf 8f6f 	isb	sy
 800facc:	f3bf 8f4f 	dsb	sy
 800fad0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fad2:	bf00      	nop
 800fad4:	bf00      	nop
 800fad6:	e7fd      	b.n	800fad4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fad8:	f002 fb9e 	bl	8012218 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	681a      	ldr	r2, [r3, #0]
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fae4:	68f9      	ldr	r1, [r7, #12]
 800fae6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fae8:	fb01 f303 	mul.w	r3, r1, r3
 800faec:	441a      	add	r2, r3
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	2200      	movs	r2, #0
 800faf6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	681a      	ldr	r2, [r3, #0]
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	681a      	ldr	r2, [r3, #0]
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb08:	3b01      	subs	r3, #1
 800fb0a:	68f9      	ldr	r1, [r7, #12]
 800fb0c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fb0e:	fb01 f303 	mul.w	r3, r1, r3
 800fb12:	441a      	add	r2, r3
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	22ff      	movs	r2, #255	@ 0xff
 800fb1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	22ff      	movs	r2, #255	@ 0xff
 800fb24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800fb28:	683b      	ldr	r3, [r7, #0]
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d114      	bne.n	800fb58 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	691b      	ldr	r3, [r3, #16]
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d01a      	beq.n	800fb6c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	3310      	adds	r3, #16
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	f001 fb36 	bl	80111ac <xTaskRemoveFromEventList>
 800fb40:	4603      	mov	r3, r0
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d012      	beq.n	800fb6c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fb46:	4b0d      	ldr	r3, [pc, #52]	@ (800fb7c <xQueueGenericReset+0xd0>)
 800fb48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb4c:	601a      	str	r2, [r3, #0]
 800fb4e:	f3bf 8f4f 	dsb	sy
 800fb52:	f3bf 8f6f 	isb	sy
 800fb56:	e009      	b.n	800fb6c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	3310      	adds	r3, #16
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f7ff fef1 	bl	800f944 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	3324      	adds	r3, #36	@ 0x24
 800fb66:	4618      	mov	r0, r3
 800fb68:	f7ff feec 	bl	800f944 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fb6c:	f002 fb86 	bl	801227c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fb70:	2301      	movs	r3, #1
}
 800fb72:	4618      	mov	r0, r3
 800fb74:	3710      	adds	r7, #16
 800fb76:	46bd      	mov	sp, r7
 800fb78:	bd80      	pop	{r7, pc}
 800fb7a:	bf00      	nop
 800fb7c:	e000ed04 	.word	0xe000ed04

0800fb80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b08e      	sub	sp, #56	@ 0x38
 800fb84:	af02      	add	r7, sp, #8
 800fb86:	60f8      	str	r0, [r7, #12]
 800fb88:	60b9      	str	r1, [r7, #8]
 800fb8a:	607a      	str	r2, [r7, #4]
 800fb8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d10b      	bne.n	800fbac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800fb94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb98:	f383 8811 	msr	BASEPRI, r3
 800fb9c:	f3bf 8f6f 	isb	sy
 800fba0:	f3bf 8f4f 	dsb	sy
 800fba4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fba6:	bf00      	nop
 800fba8:	bf00      	nop
 800fbaa:	e7fd      	b.n	800fba8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fbac:	683b      	ldr	r3, [r7, #0]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d10b      	bne.n	800fbca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800fbb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbb6:	f383 8811 	msr	BASEPRI, r3
 800fbba:	f3bf 8f6f 	isb	sy
 800fbbe:	f3bf 8f4f 	dsb	sy
 800fbc2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fbc4:	bf00      	nop
 800fbc6:	bf00      	nop
 800fbc8:	e7fd      	b.n	800fbc6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d002      	beq.n	800fbd6 <xQueueGenericCreateStatic+0x56>
 800fbd0:	68bb      	ldr	r3, [r7, #8]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d001      	beq.n	800fbda <xQueueGenericCreateStatic+0x5a>
 800fbd6:	2301      	movs	r3, #1
 800fbd8:	e000      	b.n	800fbdc <xQueueGenericCreateStatic+0x5c>
 800fbda:	2300      	movs	r3, #0
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d10b      	bne.n	800fbf8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800fbe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbe4:	f383 8811 	msr	BASEPRI, r3
 800fbe8:	f3bf 8f6f 	isb	sy
 800fbec:	f3bf 8f4f 	dsb	sy
 800fbf0:	623b      	str	r3, [r7, #32]
}
 800fbf2:	bf00      	nop
 800fbf4:	bf00      	nop
 800fbf6:	e7fd      	b.n	800fbf4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d102      	bne.n	800fc04 <xQueueGenericCreateStatic+0x84>
 800fbfe:	68bb      	ldr	r3, [r7, #8]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d101      	bne.n	800fc08 <xQueueGenericCreateStatic+0x88>
 800fc04:	2301      	movs	r3, #1
 800fc06:	e000      	b.n	800fc0a <xQueueGenericCreateStatic+0x8a>
 800fc08:	2300      	movs	r3, #0
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d10b      	bne.n	800fc26 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800fc0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc12:	f383 8811 	msr	BASEPRI, r3
 800fc16:	f3bf 8f6f 	isb	sy
 800fc1a:	f3bf 8f4f 	dsb	sy
 800fc1e:	61fb      	str	r3, [r7, #28]
}
 800fc20:	bf00      	nop
 800fc22:	bf00      	nop
 800fc24:	e7fd      	b.n	800fc22 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fc26:	2350      	movs	r3, #80	@ 0x50
 800fc28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fc2a:	697b      	ldr	r3, [r7, #20]
 800fc2c:	2b50      	cmp	r3, #80	@ 0x50
 800fc2e:	d00b      	beq.n	800fc48 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800fc30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc34:	f383 8811 	msr	BASEPRI, r3
 800fc38:	f3bf 8f6f 	isb	sy
 800fc3c:	f3bf 8f4f 	dsb	sy
 800fc40:	61bb      	str	r3, [r7, #24]
}
 800fc42:	bf00      	nop
 800fc44:	bf00      	nop
 800fc46:	e7fd      	b.n	800fc44 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fc48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fc4a:	683b      	ldr	r3, [r7, #0]
 800fc4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800fc4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d00d      	beq.n	800fc70 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fc54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc56:	2201      	movs	r2, #1
 800fc58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fc5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800fc60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc62:	9300      	str	r3, [sp, #0]
 800fc64:	4613      	mov	r3, r2
 800fc66:	687a      	ldr	r2, [r7, #4]
 800fc68:	68b9      	ldr	r1, [r7, #8]
 800fc6a:	68f8      	ldr	r0, [r7, #12]
 800fc6c:	f000 f840 	bl	800fcf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fc70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800fc72:	4618      	mov	r0, r3
 800fc74:	3730      	adds	r7, #48	@ 0x30
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}

0800fc7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fc7a:	b580      	push	{r7, lr}
 800fc7c:	b08a      	sub	sp, #40	@ 0x28
 800fc7e:	af02      	add	r7, sp, #8
 800fc80:	60f8      	str	r0, [r7, #12]
 800fc82:	60b9      	str	r1, [r7, #8]
 800fc84:	4613      	mov	r3, r2
 800fc86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d10b      	bne.n	800fca6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800fc8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc92:	f383 8811 	msr	BASEPRI, r3
 800fc96:	f3bf 8f6f 	isb	sy
 800fc9a:	f3bf 8f4f 	dsb	sy
 800fc9e:	613b      	str	r3, [r7, #16]
}
 800fca0:	bf00      	nop
 800fca2:	bf00      	nop
 800fca4:	e7fd      	b.n	800fca2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	68ba      	ldr	r2, [r7, #8]
 800fcaa:	fb02 f303 	mul.w	r3, r2, r3
 800fcae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fcb0:	69fb      	ldr	r3, [r7, #28]
 800fcb2:	3350      	adds	r3, #80	@ 0x50
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	f002 fbd1 	bl	801245c <pvPortMalloc>
 800fcba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fcbc:	69bb      	ldr	r3, [r7, #24]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d011      	beq.n	800fce6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fcc2:	69bb      	ldr	r3, [r7, #24]
 800fcc4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fcc6:	697b      	ldr	r3, [r7, #20]
 800fcc8:	3350      	adds	r3, #80	@ 0x50
 800fcca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fccc:	69bb      	ldr	r3, [r7, #24]
 800fcce:	2200      	movs	r2, #0
 800fcd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fcd4:	79fa      	ldrb	r2, [r7, #7]
 800fcd6:	69bb      	ldr	r3, [r7, #24]
 800fcd8:	9300      	str	r3, [sp, #0]
 800fcda:	4613      	mov	r3, r2
 800fcdc:	697a      	ldr	r2, [r7, #20]
 800fcde:	68b9      	ldr	r1, [r7, #8]
 800fce0:	68f8      	ldr	r0, [r7, #12]
 800fce2:	f000 f805 	bl	800fcf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fce6:	69bb      	ldr	r3, [r7, #24]
	}
 800fce8:	4618      	mov	r0, r3
 800fcea:	3720      	adds	r7, #32
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bd80      	pop	{r7, pc}

0800fcf0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b084      	sub	sp, #16
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	60f8      	str	r0, [r7, #12]
 800fcf8:	60b9      	str	r1, [r7, #8]
 800fcfa:	607a      	str	r2, [r7, #4]
 800fcfc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fcfe:	68bb      	ldr	r3, [r7, #8]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d103      	bne.n	800fd0c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fd04:	69bb      	ldr	r3, [r7, #24]
 800fd06:	69ba      	ldr	r2, [r7, #24]
 800fd08:	601a      	str	r2, [r3, #0]
 800fd0a:	e002      	b.n	800fd12 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fd0c:	69bb      	ldr	r3, [r7, #24]
 800fd0e:	687a      	ldr	r2, [r7, #4]
 800fd10:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fd12:	69bb      	ldr	r3, [r7, #24]
 800fd14:	68fa      	ldr	r2, [r7, #12]
 800fd16:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fd18:	69bb      	ldr	r3, [r7, #24]
 800fd1a:	68ba      	ldr	r2, [r7, #8]
 800fd1c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fd1e:	2101      	movs	r1, #1
 800fd20:	69b8      	ldr	r0, [r7, #24]
 800fd22:	f7ff fec3 	bl	800faac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800fd26:	69bb      	ldr	r3, [r7, #24]
 800fd28:	78fa      	ldrb	r2, [r7, #3]
 800fd2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fd2e:	bf00      	nop
 800fd30:	3710      	adds	r7, #16
 800fd32:	46bd      	mov	sp, r7
 800fd34:	bd80      	pop	{r7, pc}
	...

0800fd38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fd38:	b580      	push	{r7, lr}
 800fd3a:	b08e      	sub	sp, #56	@ 0x38
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	60f8      	str	r0, [r7, #12]
 800fd40:	60b9      	str	r1, [r7, #8]
 800fd42:	607a      	str	r2, [r7, #4]
 800fd44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fd46:	2300      	movs	r3, #0
 800fd48:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fd4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d10b      	bne.n	800fd6c <xQueueGenericSend+0x34>
	__asm volatile
 800fd54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd58:	f383 8811 	msr	BASEPRI, r3
 800fd5c:	f3bf 8f6f 	isb	sy
 800fd60:	f3bf 8f4f 	dsb	sy
 800fd64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fd66:	bf00      	nop
 800fd68:	bf00      	nop
 800fd6a:	e7fd      	b.n	800fd68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d103      	bne.n	800fd7a <xQueueGenericSend+0x42>
 800fd72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d101      	bne.n	800fd7e <xQueueGenericSend+0x46>
 800fd7a:	2301      	movs	r3, #1
 800fd7c:	e000      	b.n	800fd80 <xQueueGenericSend+0x48>
 800fd7e:	2300      	movs	r3, #0
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d10b      	bne.n	800fd9c <xQueueGenericSend+0x64>
	__asm volatile
 800fd84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd88:	f383 8811 	msr	BASEPRI, r3
 800fd8c:	f3bf 8f6f 	isb	sy
 800fd90:	f3bf 8f4f 	dsb	sy
 800fd94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fd96:	bf00      	nop
 800fd98:	bf00      	nop
 800fd9a:	e7fd      	b.n	800fd98 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fd9c:	683b      	ldr	r3, [r7, #0]
 800fd9e:	2b02      	cmp	r3, #2
 800fda0:	d103      	bne.n	800fdaa <xQueueGenericSend+0x72>
 800fda2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fda4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fda6:	2b01      	cmp	r3, #1
 800fda8:	d101      	bne.n	800fdae <xQueueGenericSend+0x76>
 800fdaa:	2301      	movs	r3, #1
 800fdac:	e000      	b.n	800fdb0 <xQueueGenericSend+0x78>
 800fdae:	2300      	movs	r3, #0
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d10b      	bne.n	800fdcc <xQueueGenericSend+0x94>
	__asm volatile
 800fdb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdb8:	f383 8811 	msr	BASEPRI, r3
 800fdbc:	f3bf 8f6f 	isb	sy
 800fdc0:	f3bf 8f4f 	dsb	sy
 800fdc4:	623b      	str	r3, [r7, #32]
}
 800fdc6:	bf00      	nop
 800fdc8:	bf00      	nop
 800fdca:	e7fd      	b.n	800fdc8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fdcc:	f001 fbb4 	bl	8011538 <xTaskGetSchedulerState>
 800fdd0:	4603      	mov	r3, r0
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d102      	bne.n	800fddc <xQueueGenericSend+0xa4>
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d101      	bne.n	800fde0 <xQueueGenericSend+0xa8>
 800fddc:	2301      	movs	r3, #1
 800fdde:	e000      	b.n	800fde2 <xQueueGenericSend+0xaa>
 800fde0:	2300      	movs	r3, #0
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d10b      	bne.n	800fdfe <xQueueGenericSend+0xc6>
	__asm volatile
 800fde6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdea:	f383 8811 	msr	BASEPRI, r3
 800fdee:	f3bf 8f6f 	isb	sy
 800fdf2:	f3bf 8f4f 	dsb	sy
 800fdf6:	61fb      	str	r3, [r7, #28]
}
 800fdf8:	bf00      	nop
 800fdfa:	bf00      	nop
 800fdfc:	e7fd      	b.n	800fdfa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fdfe:	f002 fa0b 	bl	8012218 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fe02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe0a:	429a      	cmp	r2, r3
 800fe0c:	d302      	bcc.n	800fe14 <xQueueGenericSend+0xdc>
 800fe0e:	683b      	ldr	r3, [r7, #0]
 800fe10:	2b02      	cmp	r3, #2
 800fe12:	d129      	bne.n	800fe68 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fe14:	683a      	ldr	r2, [r7, #0]
 800fe16:	68b9      	ldr	r1, [r7, #8]
 800fe18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fe1a:	f000 fbc7 	bl	80105ac <prvCopyDataToQueue>
 800fe1e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fe20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d010      	beq.n	800fe4a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fe28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe2a:	3324      	adds	r3, #36	@ 0x24
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	f001 f9bd 	bl	80111ac <xTaskRemoveFromEventList>
 800fe32:	4603      	mov	r3, r0
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d013      	beq.n	800fe60 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fe38:	4b3f      	ldr	r3, [pc, #252]	@ (800ff38 <xQueueGenericSend+0x200>)
 800fe3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fe3e:	601a      	str	r2, [r3, #0]
 800fe40:	f3bf 8f4f 	dsb	sy
 800fe44:	f3bf 8f6f 	isb	sy
 800fe48:	e00a      	b.n	800fe60 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fe4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d007      	beq.n	800fe60 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fe50:	4b39      	ldr	r3, [pc, #228]	@ (800ff38 <xQueueGenericSend+0x200>)
 800fe52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fe56:	601a      	str	r2, [r3, #0]
 800fe58:	f3bf 8f4f 	dsb	sy
 800fe5c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fe60:	f002 fa0c 	bl	801227c <vPortExitCritical>
				return pdPASS;
 800fe64:	2301      	movs	r3, #1
 800fe66:	e063      	b.n	800ff30 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d103      	bne.n	800fe76 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fe6e:	f002 fa05 	bl	801227c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fe72:	2300      	movs	r3, #0
 800fe74:	e05c      	b.n	800ff30 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fe76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d106      	bne.n	800fe8a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fe7c:	f107 0314 	add.w	r3, r7, #20
 800fe80:	4618      	mov	r0, r3
 800fe82:	f001 f9f7 	bl	8011274 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fe86:	2301      	movs	r3, #1
 800fe88:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fe8a:	f002 f9f7 	bl	801227c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fe8e:	f000 ff5f 	bl	8010d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fe92:	f002 f9c1 	bl	8012218 <vPortEnterCritical>
 800fe96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fe9c:	b25b      	sxtb	r3, r3
 800fe9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fea2:	d103      	bne.n	800feac <xQueueGenericSend+0x174>
 800fea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fea6:	2200      	movs	r2, #0
 800fea8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800feac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800feb2:	b25b      	sxtb	r3, r3
 800feb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800feb8:	d103      	bne.n	800fec2 <xQueueGenericSend+0x18a>
 800feba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800febc:	2200      	movs	r2, #0
 800febe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fec2:	f002 f9db 	bl	801227c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fec6:	1d3a      	adds	r2, r7, #4
 800fec8:	f107 0314 	add.w	r3, r7, #20
 800fecc:	4611      	mov	r1, r2
 800fece:	4618      	mov	r0, r3
 800fed0:	f001 f9e6 	bl	80112a0 <xTaskCheckForTimeOut>
 800fed4:	4603      	mov	r3, r0
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d124      	bne.n	800ff24 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800feda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fedc:	f000 fc5e 	bl	801079c <prvIsQueueFull>
 800fee0:	4603      	mov	r3, r0
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d018      	beq.n	800ff18 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fee8:	3310      	adds	r3, #16
 800feea:	687a      	ldr	r2, [r7, #4]
 800feec:	4611      	mov	r1, r2
 800feee:	4618      	mov	r0, r3
 800fef0:	f001 f90a 	bl	8011108 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fef4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fef6:	f000 fbe9 	bl	80106cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fefa:	f000 ff37 	bl	8010d6c <xTaskResumeAll>
 800fefe:	4603      	mov	r3, r0
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	f47f af7c 	bne.w	800fdfe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ff06:	4b0c      	ldr	r3, [pc, #48]	@ (800ff38 <xQueueGenericSend+0x200>)
 800ff08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff0c:	601a      	str	r2, [r3, #0]
 800ff0e:	f3bf 8f4f 	dsb	sy
 800ff12:	f3bf 8f6f 	isb	sy
 800ff16:	e772      	b.n	800fdfe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ff18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ff1a:	f000 fbd7 	bl	80106cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ff1e:	f000 ff25 	bl	8010d6c <xTaskResumeAll>
 800ff22:	e76c      	b.n	800fdfe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ff24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ff26:	f000 fbd1 	bl	80106cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ff2a:	f000 ff1f 	bl	8010d6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ff2e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ff30:	4618      	mov	r0, r3
 800ff32:	3738      	adds	r7, #56	@ 0x38
 800ff34:	46bd      	mov	sp, r7
 800ff36:	bd80      	pop	{r7, pc}
 800ff38:	e000ed04 	.word	0xe000ed04

0800ff3c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b090      	sub	sp, #64	@ 0x40
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	60f8      	str	r0, [r7, #12]
 800ff44:	60b9      	str	r1, [r7, #8]
 800ff46:	607a      	str	r2, [r7, #4]
 800ff48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ff4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d10b      	bne.n	800ff6c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ff54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff58:	f383 8811 	msr	BASEPRI, r3
 800ff5c:	f3bf 8f6f 	isb	sy
 800ff60:	f3bf 8f4f 	dsb	sy
 800ff64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ff66:	bf00      	nop
 800ff68:	bf00      	nop
 800ff6a:	e7fd      	b.n	800ff68 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ff6c:	68bb      	ldr	r3, [r7, #8]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d103      	bne.n	800ff7a <xQueueGenericSendFromISR+0x3e>
 800ff72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d101      	bne.n	800ff7e <xQueueGenericSendFromISR+0x42>
 800ff7a:	2301      	movs	r3, #1
 800ff7c:	e000      	b.n	800ff80 <xQueueGenericSendFromISR+0x44>
 800ff7e:	2300      	movs	r3, #0
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d10b      	bne.n	800ff9c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ff84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff88:	f383 8811 	msr	BASEPRI, r3
 800ff8c:	f3bf 8f6f 	isb	sy
 800ff90:	f3bf 8f4f 	dsb	sy
 800ff94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ff96:	bf00      	nop
 800ff98:	bf00      	nop
 800ff9a:	e7fd      	b.n	800ff98 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ff9c:	683b      	ldr	r3, [r7, #0]
 800ff9e:	2b02      	cmp	r3, #2
 800ffa0:	d103      	bne.n	800ffaa <xQueueGenericSendFromISR+0x6e>
 800ffa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ffa6:	2b01      	cmp	r3, #1
 800ffa8:	d101      	bne.n	800ffae <xQueueGenericSendFromISR+0x72>
 800ffaa:	2301      	movs	r3, #1
 800ffac:	e000      	b.n	800ffb0 <xQueueGenericSendFromISR+0x74>
 800ffae:	2300      	movs	r3, #0
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d10b      	bne.n	800ffcc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ffb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffb8:	f383 8811 	msr	BASEPRI, r3
 800ffbc:	f3bf 8f6f 	isb	sy
 800ffc0:	f3bf 8f4f 	dsb	sy
 800ffc4:	623b      	str	r3, [r7, #32]
}
 800ffc6:	bf00      	nop
 800ffc8:	bf00      	nop
 800ffca:	e7fd      	b.n	800ffc8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ffcc:	f002 fa04 	bl	80123d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ffd0:	f3ef 8211 	mrs	r2, BASEPRI
 800ffd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffd8:	f383 8811 	msr	BASEPRI, r3
 800ffdc:	f3bf 8f6f 	isb	sy
 800ffe0:	f3bf 8f4f 	dsb	sy
 800ffe4:	61fa      	str	r2, [r7, #28]
 800ffe6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ffe8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ffea:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ffec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fff4:	429a      	cmp	r2, r3
 800fff6:	d302      	bcc.n	800fffe <xQueueGenericSendFromISR+0xc2>
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	2b02      	cmp	r3, #2
 800fffc:	d12f      	bne.n	801005e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010000:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010004:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801000a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801000c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801000e:	683a      	ldr	r2, [r7, #0]
 8010010:	68b9      	ldr	r1, [r7, #8]
 8010012:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010014:	f000 faca 	bl	80105ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010018:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 801001c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010020:	d112      	bne.n	8010048 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010026:	2b00      	cmp	r3, #0
 8010028:	d016      	beq.n	8010058 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801002a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801002c:	3324      	adds	r3, #36	@ 0x24
 801002e:	4618      	mov	r0, r3
 8010030:	f001 f8bc 	bl	80111ac <xTaskRemoveFromEventList>
 8010034:	4603      	mov	r3, r0
 8010036:	2b00      	cmp	r3, #0
 8010038:	d00e      	beq.n	8010058 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d00b      	beq.n	8010058 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	2201      	movs	r2, #1
 8010044:	601a      	str	r2, [r3, #0]
 8010046:	e007      	b.n	8010058 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010048:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801004c:	3301      	adds	r3, #1
 801004e:	b2db      	uxtb	r3, r3
 8010050:	b25a      	sxtb	r2, r3
 8010052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010054:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010058:	2301      	movs	r3, #1
 801005a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 801005c:	e001      	b.n	8010062 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801005e:	2300      	movs	r3, #0
 8010060:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010064:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010066:	697b      	ldr	r3, [r7, #20]
 8010068:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801006c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801006e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010070:	4618      	mov	r0, r3
 8010072:	3740      	adds	r7, #64	@ 0x40
 8010074:	46bd      	mov	sp, r7
 8010076:	bd80      	pop	{r7, pc}

08010078 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010078:	b580      	push	{r7, lr}
 801007a:	b08e      	sub	sp, #56	@ 0x38
 801007c:	af00      	add	r7, sp, #0
 801007e:	6078      	str	r0, [r7, #4]
 8010080:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010088:	2b00      	cmp	r3, #0
 801008a:	d10b      	bne.n	80100a4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 801008c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010090:	f383 8811 	msr	BASEPRI, r3
 8010094:	f3bf 8f6f 	isb	sy
 8010098:	f3bf 8f4f 	dsb	sy
 801009c:	623b      	str	r3, [r7, #32]
}
 801009e:	bf00      	nop
 80100a0:	bf00      	nop
 80100a2:	e7fd      	b.n	80100a0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80100a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d00b      	beq.n	80100c4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80100ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100b0:	f383 8811 	msr	BASEPRI, r3
 80100b4:	f3bf 8f6f 	isb	sy
 80100b8:	f3bf 8f4f 	dsb	sy
 80100bc:	61fb      	str	r3, [r7, #28]
}
 80100be:	bf00      	nop
 80100c0:	bf00      	nop
 80100c2:	e7fd      	b.n	80100c0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80100c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d103      	bne.n	80100d4 <xQueueGiveFromISR+0x5c>
 80100cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ce:	689b      	ldr	r3, [r3, #8]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d101      	bne.n	80100d8 <xQueueGiveFromISR+0x60>
 80100d4:	2301      	movs	r3, #1
 80100d6:	e000      	b.n	80100da <xQueueGiveFromISR+0x62>
 80100d8:	2300      	movs	r3, #0
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d10b      	bne.n	80100f6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80100de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100e2:	f383 8811 	msr	BASEPRI, r3
 80100e6:	f3bf 8f6f 	isb	sy
 80100ea:	f3bf 8f4f 	dsb	sy
 80100ee:	61bb      	str	r3, [r7, #24]
}
 80100f0:	bf00      	nop
 80100f2:	bf00      	nop
 80100f4:	e7fd      	b.n	80100f2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80100f6:	f002 f96f 	bl	80123d8 <vPortValidateInterruptPriority>
	__asm volatile
 80100fa:	f3ef 8211 	mrs	r2, BASEPRI
 80100fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010102:	f383 8811 	msr	BASEPRI, r3
 8010106:	f3bf 8f6f 	isb	sy
 801010a:	f3bf 8f4f 	dsb	sy
 801010e:	617a      	str	r2, [r7, #20]
 8010110:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010112:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010114:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801011a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801011c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801011e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010120:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010122:	429a      	cmp	r2, r3
 8010124:	d22b      	bcs.n	801017e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010128:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801012c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010132:	1c5a      	adds	r2, r3, #1
 8010134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010136:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010138:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801013c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010140:	d112      	bne.n	8010168 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010146:	2b00      	cmp	r3, #0
 8010148:	d016      	beq.n	8010178 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801014a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801014c:	3324      	adds	r3, #36	@ 0x24
 801014e:	4618      	mov	r0, r3
 8010150:	f001 f82c 	bl	80111ac <xTaskRemoveFromEventList>
 8010154:	4603      	mov	r3, r0
 8010156:	2b00      	cmp	r3, #0
 8010158:	d00e      	beq.n	8010178 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801015a:	683b      	ldr	r3, [r7, #0]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d00b      	beq.n	8010178 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010160:	683b      	ldr	r3, [r7, #0]
 8010162:	2201      	movs	r2, #1
 8010164:	601a      	str	r2, [r3, #0]
 8010166:	e007      	b.n	8010178 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010168:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801016c:	3301      	adds	r3, #1
 801016e:	b2db      	uxtb	r3, r3
 8010170:	b25a      	sxtb	r2, r3
 8010172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010174:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010178:	2301      	movs	r3, #1
 801017a:	637b      	str	r3, [r7, #52]	@ 0x34
 801017c:	e001      	b.n	8010182 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801017e:	2300      	movs	r3, #0
 8010180:	637b      	str	r3, [r7, #52]	@ 0x34
 8010182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010184:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	f383 8811 	msr	BASEPRI, r3
}
 801018c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801018e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010190:	4618      	mov	r0, r3
 8010192:	3738      	adds	r7, #56	@ 0x38
 8010194:	46bd      	mov	sp, r7
 8010196:	bd80      	pop	{r7, pc}

08010198 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b08c      	sub	sp, #48	@ 0x30
 801019c:	af00      	add	r7, sp, #0
 801019e:	60f8      	str	r0, [r7, #12]
 80101a0:	60b9      	str	r1, [r7, #8]
 80101a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80101a4:	2300      	movs	r3, #0
 80101a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80101ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d10b      	bne.n	80101ca <xQueueReceive+0x32>
	__asm volatile
 80101b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101b6:	f383 8811 	msr	BASEPRI, r3
 80101ba:	f3bf 8f6f 	isb	sy
 80101be:	f3bf 8f4f 	dsb	sy
 80101c2:	623b      	str	r3, [r7, #32]
}
 80101c4:	bf00      	nop
 80101c6:	bf00      	nop
 80101c8:	e7fd      	b.n	80101c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80101ca:	68bb      	ldr	r3, [r7, #8]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d103      	bne.n	80101d8 <xQueueReceive+0x40>
 80101d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d101      	bne.n	80101dc <xQueueReceive+0x44>
 80101d8:	2301      	movs	r3, #1
 80101da:	e000      	b.n	80101de <xQueueReceive+0x46>
 80101dc:	2300      	movs	r3, #0
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d10b      	bne.n	80101fa <xQueueReceive+0x62>
	__asm volatile
 80101e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101e6:	f383 8811 	msr	BASEPRI, r3
 80101ea:	f3bf 8f6f 	isb	sy
 80101ee:	f3bf 8f4f 	dsb	sy
 80101f2:	61fb      	str	r3, [r7, #28]
}
 80101f4:	bf00      	nop
 80101f6:	bf00      	nop
 80101f8:	e7fd      	b.n	80101f6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80101fa:	f001 f99d 	bl	8011538 <xTaskGetSchedulerState>
 80101fe:	4603      	mov	r3, r0
 8010200:	2b00      	cmp	r3, #0
 8010202:	d102      	bne.n	801020a <xQueueReceive+0x72>
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d101      	bne.n	801020e <xQueueReceive+0x76>
 801020a:	2301      	movs	r3, #1
 801020c:	e000      	b.n	8010210 <xQueueReceive+0x78>
 801020e:	2300      	movs	r3, #0
 8010210:	2b00      	cmp	r3, #0
 8010212:	d10b      	bne.n	801022c <xQueueReceive+0x94>
	__asm volatile
 8010214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010218:	f383 8811 	msr	BASEPRI, r3
 801021c:	f3bf 8f6f 	isb	sy
 8010220:	f3bf 8f4f 	dsb	sy
 8010224:	61bb      	str	r3, [r7, #24]
}
 8010226:	bf00      	nop
 8010228:	bf00      	nop
 801022a:	e7fd      	b.n	8010228 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801022c:	f001 fff4 	bl	8012218 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010234:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010238:	2b00      	cmp	r3, #0
 801023a:	d01f      	beq.n	801027c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801023c:	68b9      	ldr	r1, [r7, #8]
 801023e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010240:	f000 fa1e 	bl	8010680 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010246:	1e5a      	subs	r2, r3, #1
 8010248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801024a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801024c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801024e:	691b      	ldr	r3, [r3, #16]
 8010250:	2b00      	cmp	r3, #0
 8010252:	d00f      	beq.n	8010274 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010256:	3310      	adds	r3, #16
 8010258:	4618      	mov	r0, r3
 801025a:	f000 ffa7 	bl	80111ac <xTaskRemoveFromEventList>
 801025e:	4603      	mov	r3, r0
 8010260:	2b00      	cmp	r3, #0
 8010262:	d007      	beq.n	8010274 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010264:	4b3c      	ldr	r3, [pc, #240]	@ (8010358 <xQueueReceive+0x1c0>)
 8010266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801026a:	601a      	str	r2, [r3, #0]
 801026c:	f3bf 8f4f 	dsb	sy
 8010270:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010274:	f002 f802 	bl	801227c <vPortExitCritical>
				return pdPASS;
 8010278:	2301      	movs	r3, #1
 801027a:	e069      	b.n	8010350 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	2b00      	cmp	r3, #0
 8010280:	d103      	bne.n	801028a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010282:	f001 fffb 	bl	801227c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010286:	2300      	movs	r3, #0
 8010288:	e062      	b.n	8010350 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801028a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801028c:	2b00      	cmp	r3, #0
 801028e:	d106      	bne.n	801029e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010290:	f107 0310 	add.w	r3, r7, #16
 8010294:	4618      	mov	r0, r3
 8010296:	f000 ffed 	bl	8011274 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801029a:	2301      	movs	r3, #1
 801029c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801029e:	f001 ffed 	bl	801227c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80102a2:	f000 fd55 	bl	8010d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80102a6:	f001 ffb7 	bl	8012218 <vPortEnterCritical>
 80102aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80102b0:	b25b      	sxtb	r3, r3
 80102b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80102b6:	d103      	bne.n	80102c0 <xQueueReceive+0x128>
 80102b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102ba:	2200      	movs	r2, #0
 80102bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80102c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80102c6:	b25b      	sxtb	r3, r3
 80102c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80102cc:	d103      	bne.n	80102d6 <xQueueReceive+0x13e>
 80102ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102d0:	2200      	movs	r2, #0
 80102d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80102d6:	f001 ffd1 	bl	801227c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80102da:	1d3a      	adds	r2, r7, #4
 80102dc:	f107 0310 	add.w	r3, r7, #16
 80102e0:	4611      	mov	r1, r2
 80102e2:	4618      	mov	r0, r3
 80102e4:	f000 ffdc 	bl	80112a0 <xTaskCheckForTimeOut>
 80102e8:	4603      	mov	r3, r0
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d123      	bne.n	8010336 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80102ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80102f0:	f000 fa3e 	bl	8010770 <prvIsQueueEmpty>
 80102f4:	4603      	mov	r3, r0
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d017      	beq.n	801032a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80102fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102fc:	3324      	adds	r3, #36	@ 0x24
 80102fe:	687a      	ldr	r2, [r7, #4]
 8010300:	4611      	mov	r1, r2
 8010302:	4618      	mov	r0, r3
 8010304:	f000 ff00 	bl	8011108 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010308:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801030a:	f000 f9df 	bl	80106cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801030e:	f000 fd2d 	bl	8010d6c <xTaskResumeAll>
 8010312:	4603      	mov	r3, r0
 8010314:	2b00      	cmp	r3, #0
 8010316:	d189      	bne.n	801022c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010318:	4b0f      	ldr	r3, [pc, #60]	@ (8010358 <xQueueReceive+0x1c0>)
 801031a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801031e:	601a      	str	r2, [r3, #0]
 8010320:	f3bf 8f4f 	dsb	sy
 8010324:	f3bf 8f6f 	isb	sy
 8010328:	e780      	b.n	801022c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801032a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801032c:	f000 f9ce 	bl	80106cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010330:	f000 fd1c 	bl	8010d6c <xTaskResumeAll>
 8010334:	e77a      	b.n	801022c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010336:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010338:	f000 f9c8 	bl	80106cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801033c:	f000 fd16 	bl	8010d6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010340:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010342:	f000 fa15 	bl	8010770 <prvIsQueueEmpty>
 8010346:	4603      	mov	r3, r0
 8010348:	2b00      	cmp	r3, #0
 801034a:	f43f af6f 	beq.w	801022c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801034e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010350:	4618      	mov	r0, r3
 8010352:	3730      	adds	r7, #48	@ 0x30
 8010354:	46bd      	mov	sp, r7
 8010356:	bd80      	pop	{r7, pc}
 8010358:	e000ed04 	.word	0xe000ed04

0801035c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801035c:	b580      	push	{r7, lr}
 801035e:	b08e      	sub	sp, #56	@ 0x38
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
 8010364:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010366:	2300      	movs	r3, #0
 8010368:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801036e:	2300      	movs	r3, #0
 8010370:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010374:	2b00      	cmp	r3, #0
 8010376:	d10b      	bne.n	8010390 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801037c:	f383 8811 	msr	BASEPRI, r3
 8010380:	f3bf 8f6f 	isb	sy
 8010384:	f3bf 8f4f 	dsb	sy
 8010388:	623b      	str	r3, [r7, #32]
}
 801038a:	bf00      	nop
 801038c:	bf00      	nop
 801038e:	e7fd      	b.n	801038c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010394:	2b00      	cmp	r3, #0
 8010396:	d00b      	beq.n	80103b0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8010398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801039c:	f383 8811 	msr	BASEPRI, r3
 80103a0:	f3bf 8f6f 	isb	sy
 80103a4:	f3bf 8f4f 	dsb	sy
 80103a8:	61fb      	str	r3, [r7, #28]
}
 80103aa:	bf00      	nop
 80103ac:	bf00      	nop
 80103ae:	e7fd      	b.n	80103ac <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80103b0:	f001 f8c2 	bl	8011538 <xTaskGetSchedulerState>
 80103b4:	4603      	mov	r3, r0
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d102      	bne.n	80103c0 <xQueueSemaphoreTake+0x64>
 80103ba:	683b      	ldr	r3, [r7, #0]
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d101      	bne.n	80103c4 <xQueueSemaphoreTake+0x68>
 80103c0:	2301      	movs	r3, #1
 80103c2:	e000      	b.n	80103c6 <xQueueSemaphoreTake+0x6a>
 80103c4:	2300      	movs	r3, #0
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d10b      	bne.n	80103e2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80103ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103ce:	f383 8811 	msr	BASEPRI, r3
 80103d2:	f3bf 8f6f 	isb	sy
 80103d6:	f3bf 8f4f 	dsb	sy
 80103da:	61bb      	str	r3, [r7, #24]
}
 80103dc:	bf00      	nop
 80103de:	bf00      	nop
 80103e0:	e7fd      	b.n	80103de <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80103e2:	f001 ff19 	bl	8012218 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80103e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103ea:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80103ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d024      	beq.n	801043c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80103f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103f4:	1e5a      	subs	r2, r3, #1
 80103f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103f8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80103fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d104      	bne.n	801040c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010402:	f001 fa13 	bl	801182c <pvTaskIncrementMutexHeldCount>
 8010406:	4602      	mov	r2, r0
 8010408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801040a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801040c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801040e:	691b      	ldr	r3, [r3, #16]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d00f      	beq.n	8010434 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010416:	3310      	adds	r3, #16
 8010418:	4618      	mov	r0, r3
 801041a:	f000 fec7 	bl	80111ac <xTaskRemoveFromEventList>
 801041e:	4603      	mov	r3, r0
 8010420:	2b00      	cmp	r3, #0
 8010422:	d007      	beq.n	8010434 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010424:	4b54      	ldr	r3, [pc, #336]	@ (8010578 <xQueueSemaphoreTake+0x21c>)
 8010426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801042a:	601a      	str	r2, [r3, #0]
 801042c:	f3bf 8f4f 	dsb	sy
 8010430:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010434:	f001 ff22 	bl	801227c <vPortExitCritical>
				return pdPASS;
 8010438:	2301      	movs	r3, #1
 801043a:	e098      	b.n	801056e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801043c:	683b      	ldr	r3, [r7, #0]
 801043e:	2b00      	cmp	r3, #0
 8010440:	d112      	bne.n	8010468 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010444:	2b00      	cmp	r3, #0
 8010446:	d00b      	beq.n	8010460 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801044c:	f383 8811 	msr	BASEPRI, r3
 8010450:	f3bf 8f6f 	isb	sy
 8010454:	f3bf 8f4f 	dsb	sy
 8010458:	617b      	str	r3, [r7, #20]
}
 801045a:	bf00      	nop
 801045c:	bf00      	nop
 801045e:	e7fd      	b.n	801045c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010460:	f001 ff0c 	bl	801227c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010464:	2300      	movs	r3, #0
 8010466:	e082      	b.n	801056e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801046a:	2b00      	cmp	r3, #0
 801046c:	d106      	bne.n	801047c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801046e:	f107 030c 	add.w	r3, r7, #12
 8010472:	4618      	mov	r0, r3
 8010474:	f000 fefe 	bl	8011274 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010478:	2301      	movs	r3, #1
 801047a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801047c:	f001 fefe 	bl	801227c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010480:	f000 fc66 	bl	8010d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010484:	f001 fec8 	bl	8012218 <vPortEnterCritical>
 8010488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801048a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801048e:	b25b      	sxtb	r3, r3
 8010490:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010494:	d103      	bne.n	801049e <xQueueSemaphoreTake+0x142>
 8010496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010498:	2200      	movs	r2, #0
 801049a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801049e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80104a4:	b25b      	sxtb	r3, r3
 80104a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80104aa:	d103      	bne.n	80104b4 <xQueueSemaphoreTake+0x158>
 80104ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104ae:	2200      	movs	r2, #0
 80104b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80104b4:	f001 fee2 	bl	801227c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80104b8:	463a      	mov	r2, r7
 80104ba:	f107 030c 	add.w	r3, r7, #12
 80104be:	4611      	mov	r1, r2
 80104c0:	4618      	mov	r0, r3
 80104c2:	f000 feed 	bl	80112a0 <xTaskCheckForTimeOut>
 80104c6:	4603      	mov	r3, r0
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d132      	bne.n	8010532 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80104cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80104ce:	f000 f94f 	bl	8010770 <prvIsQueueEmpty>
 80104d2:	4603      	mov	r3, r0
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d026      	beq.n	8010526 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80104d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d109      	bne.n	80104f4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80104e0:	f001 fe9a 	bl	8012218 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80104e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104e6:	689b      	ldr	r3, [r3, #8]
 80104e8:	4618      	mov	r0, r3
 80104ea:	f001 f843 	bl	8011574 <xTaskPriorityInherit>
 80104ee:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80104f0:	f001 fec4 	bl	801227c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80104f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104f6:	3324      	adds	r3, #36	@ 0x24
 80104f8:	683a      	ldr	r2, [r7, #0]
 80104fa:	4611      	mov	r1, r2
 80104fc:	4618      	mov	r0, r3
 80104fe:	f000 fe03 	bl	8011108 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010502:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010504:	f000 f8e2 	bl	80106cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010508:	f000 fc30 	bl	8010d6c <xTaskResumeAll>
 801050c:	4603      	mov	r3, r0
 801050e:	2b00      	cmp	r3, #0
 8010510:	f47f af67 	bne.w	80103e2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8010514:	4b18      	ldr	r3, [pc, #96]	@ (8010578 <xQueueSemaphoreTake+0x21c>)
 8010516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801051a:	601a      	str	r2, [r3, #0]
 801051c:	f3bf 8f4f 	dsb	sy
 8010520:	f3bf 8f6f 	isb	sy
 8010524:	e75d      	b.n	80103e2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010526:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010528:	f000 f8d0 	bl	80106cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801052c:	f000 fc1e 	bl	8010d6c <xTaskResumeAll>
 8010530:	e757      	b.n	80103e2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010532:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010534:	f000 f8ca 	bl	80106cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010538:	f000 fc18 	bl	8010d6c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801053c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801053e:	f000 f917 	bl	8010770 <prvIsQueueEmpty>
 8010542:	4603      	mov	r3, r0
 8010544:	2b00      	cmp	r3, #0
 8010546:	f43f af4c 	beq.w	80103e2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801054a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801054c:	2b00      	cmp	r3, #0
 801054e:	d00d      	beq.n	801056c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010550:	f001 fe62 	bl	8012218 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010554:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010556:	f000 f811 	bl	801057c <prvGetDisinheritPriorityAfterTimeout>
 801055a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801055c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801055e:	689b      	ldr	r3, [r3, #8]
 8010560:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010562:	4618      	mov	r0, r3
 8010564:	f001 f8de 	bl	8011724 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010568:	f001 fe88 	bl	801227c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801056c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801056e:	4618      	mov	r0, r3
 8010570:	3738      	adds	r7, #56	@ 0x38
 8010572:	46bd      	mov	sp, r7
 8010574:	bd80      	pop	{r7, pc}
 8010576:	bf00      	nop
 8010578:	e000ed04 	.word	0xe000ed04

0801057c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801057c:	b480      	push	{r7}
 801057e:	b085      	sub	sp, #20
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010588:	2b00      	cmp	r3, #0
 801058a:	d006      	beq.n	801059a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8010596:	60fb      	str	r3, [r7, #12]
 8010598:	e001      	b.n	801059e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801059a:	2300      	movs	r3, #0
 801059c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801059e:	68fb      	ldr	r3, [r7, #12]
	}
 80105a0:	4618      	mov	r0, r3
 80105a2:	3714      	adds	r7, #20
 80105a4:	46bd      	mov	sp, r7
 80105a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105aa:	4770      	bx	lr

080105ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b086      	sub	sp, #24
 80105b0:	af00      	add	r7, sp, #0
 80105b2:	60f8      	str	r0, [r7, #12]
 80105b4:	60b9      	str	r1, [r7, #8]
 80105b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80105b8:	2300      	movs	r3, #0
 80105ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d10d      	bne.n	80105e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d14d      	bne.n	801066e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	689b      	ldr	r3, [r3, #8]
 80105d6:	4618      	mov	r0, r3
 80105d8:	f001 f834 	bl	8011644 <xTaskPriorityDisinherit>
 80105dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	2200      	movs	r2, #0
 80105e2:	609a      	str	r2, [r3, #8]
 80105e4:	e043      	b.n	801066e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d119      	bne.n	8010620 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	6858      	ldr	r0, [r3, #4]
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105f4:	461a      	mov	r2, r3
 80105f6:	68b9      	ldr	r1, [r7, #8]
 80105f8:	f005 fc2a 	bl	8015e50 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	685a      	ldr	r2, [r3, #4]
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010604:	441a      	add	r2, r3
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	685a      	ldr	r2, [r3, #4]
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	689b      	ldr	r3, [r3, #8]
 8010612:	429a      	cmp	r2, r3
 8010614:	d32b      	bcc.n	801066e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010616:	68fb      	ldr	r3, [r7, #12]
 8010618:	681a      	ldr	r2, [r3, #0]
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	605a      	str	r2, [r3, #4]
 801061e:	e026      	b.n	801066e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	68d8      	ldr	r0, [r3, #12]
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010628:	461a      	mov	r2, r3
 801062a:	68b9      	ldr	r1, [r7, #8]
 801062c:	f005 fc10 	bl	8015e50 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	68da      	ldr	r2, [r3, #12]
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010638:	425b      	negs	r3, r3
 801063a:	441a      	add	r2, r3
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	68da      	ldr	r2, [r3, #12]
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	429a      	cmp	r2, r3
 801064a:	d207      	bcs.n	801065c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	689a      	ldr	r2, [r3, #8]
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010654:	425b      	negs	r3, r3
 8010656:	441a      	add	r2, r3
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2b02      	cmp	r3, #2
 8010660:	d105      	bne.n	801066e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010662:	693b      	ldr	r3, [r7, #16]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d002      	beq.n	801066e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010668:	693b      	ldr	r3, [r7, #16]
 801066a:	3b01      	subs	r3, #1
 801066c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801066e:	693b      	ldr	r3, [r7, #16]
 8010670:	1c5a      	adds	r2, r3, #1
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010676:	697b      	ldr	r3, [r7, #20]
}
 8010678:	4618      	mov	r0, r3
 801067a:	3718      	adds	r7, #24
 801067c:	46bd      	mov	sp, r7
 801067e:	bd80      	pop	{r7, pc}

08010680 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b082      	sub	sp, #8
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
 8010688:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801068e:	2b00      	cmp	r3, #0
 8010690:	d018      	beq.n	80106c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	68da      	ldr	r2, [r3, #12]
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801069a:	441a      	add	r2, r3
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	68da      	ldr	r2, [r3, #12]
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	689b      	ldr	r3, [r3, #8]
 80106a8:	429a      	cmp	r2, r3
 80106aa:	d303      	bcc.n	80106b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	681a      	ldr	r2, [r3, #0]
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	68d9      	ldr	r1, [r3, #12]
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106bc:	461a      	mov	r2, r3
 80106be:	6838      	ldr	r0, [r7, #0]
 80106c0:	f005 fbc6 	bl	8015e50 <memcpy>
	}
}
 80106c4:	bf00      	nop
 80106c6:	3708      	adds	r7, #8
 80106c8:	46bd      	mov	sp, r7
 80106ca:	bd80      	pop	{r7, pc}

080106cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80106cc:	b580      	push	{r7, lr}
 80106ce:	b084      	sub	sp, #16
 80106d0:	af00      	add	r7, sp, #0
 80106d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80106d4:	f001 fda0 	bl	8012218 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80106de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80106e0:	e011      	b.n	8010706 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d012      	beq.n	8010710 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	3324      	adds	r3, #36	@ 0x24
 80106ee:	4618      	mov	r0, r3
 80106f0:	f000 fd5c 	bl	80111ac <xTaskRemoveFromEventList>
 80106f4:	4603      	mov	r3, r0
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d001      	beq.n	80106fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80106fa:	f000 fe35 	bl	8011368 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80106fe:	7bfb      	ldrb	r3, [r7, #15]
 8010700:	3b01      	subs	r3, #1
 8010702:	b2db      	uxtb	r3, r3
 8010704:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801070a:	2b00      	cmp	r3, #0
 801070c:	dce9      	bgt.n	80106e2 <prvUnlockQueue+0x16>
 801070e:	e000      	b.n	8010712 <prvUnlockQueue+0x46>
					break;
 8010710:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	22ff      	movs	r2, #255	@ 0xff
 8010716:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801071a:	f001 fdaf 	bl	801227c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801071e:	f001 fd7b 	bl	8012218 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010728:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801072a:	e011      	b.n	8010750 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	691b      	ldr	r3, [r3, #16]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d012      	beq.n	801075a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	3310      	adds	r3, #16
 8010738:	4618      	mov	r0, r3
 801073a:	f000 fd37 	bl	80111ac <xTaskRemoveFromEventList>
 801073e:	4603      	mov	r3, r0
 8010740:	2b00      	cmp	r3, #0
 8010742:	d001      	beq.n	8010748 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010744:	f000 fe10 	bl	8011368 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010748:	7bbb      	ldrb	r3, [r7, #14]
 801074a:	3b01      	subs	r3, #1
 801074c:	b2db      	uxtb	r3, r3
 801074e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010750:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010754:	2b00      	cmp	r3, #0
 8010756:	dce9      	bgt.n	801072c <prvUnlockQueue+0x60>
 8010758:	e000      	b.n	801075c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801075a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	22ff      	movs	r2, #255	@ 0xff
 8010760:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010764:	f001 fd8a 	bl	801227c <vPortExitCritical>
}
 8010768:	bf00      	nop
 801076a:	3710      	adds	r7, #16
 801076c:	46bd      	mov	sp, r7
 801076e:	bd80      	pop	{r7, pc}

08010770 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b084      	sub	sp, #16
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010778:	f001 fd4e 	bl	8012218 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010780:	2b00      	cmp	r3, #0
 8010782:	d102      	bne.n	801078a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010784:	2301      	movs	r3, #1
 8010786:	60fb      	str	r3, [r7, #12]
 8010788:	e001      	b.n	801078e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801078a:	2300      	movs	r3, #0
 801078c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801078e:	f001 fd75 	bl	801227c <vPortExitCritical>

	return xReturn;
 8010792:	68fb      	ldr	r3, [r7, #12]
}
 8010794:	4618      	mov	r0, r3
 8010796:	3710      	adds	r7, #16
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}

0801079c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b084      	sub	sp, #16
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80107a4:	f001 fd38 	bl	8012218 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80107b0:	429a      	cmp	r2, r3
 80107b2:	d102      	bne.n	80107ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80107b4:	2301      	movs	r3, #1
 80107b6:	60fb      	str	r3, [r7, #12]
 80107b8:	e001      	b.n	80107be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80107ba:	2300      	movs	r3, #0
 80107bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80107be:	f001 fd5d 	bl	801227c <vPortExitCritical>

	return xReturn;
 80107c2:	68fb      	ldr	r3, [r7, #12]
}
 80107c4:	4618      	mov	r0, r3
 80107c6:	3710      	adds	r7, #16
 80107c8:	46bd      	mov	sp, r7
 80107ca:	bd80      	pop	{r7, pc}

080107cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80107cc:	b480      	push	{r7}
 80107ce:	b085      	sub	sp, #20
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	6078      	str	r0, [r7, #4]
 80107d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80107d6:	2300      	movs	r3, #0
 80107d8:	60fb      	str	r3, [r7, #12]
 80107da:	e014      	b.n	8010806 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80107dc:	4a0f      	ldr	r2, [pc, #60]	@ (801081c <vQueueAddToRegistry+0x50>)
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d10b      	bne.n	8010800 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80107e8:	490c      	ldr	r1, [pc, #48]	@ (801081c <vQueueAddToRegistry+0x50>)
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	683a      	ldr	r2, [r7, #0]
 80107ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80107f2:	4a0a      	ldr	r2, [pc, #40]	@ (801081c <vQueueAddToRegistry+0x50>)
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	00db      	lsls	r3, r3, #3
 80107f8:	4413      	add	r3, r2
 80107fa:	687a      	ldr	r2, [r7, #4]
 80107fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80107fe:	e006      	b.n	801080e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	3301      	adds	r3, #1
 8010804:	60fb      	str	r3, [r7, #12]
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	2b07      	cmp	r3, #7
 801080a:	d9e7      	bls.n	80107dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801080c:	bf00      	nop
 801080e:	bf00      	nop
 8010810:	3714      	adds	r7, #20
 8010812:	46bd      	mov	sp, r7
 8010814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010818:	4770      	bx	lr
 801081a:	bf00      	nop
 801081c:	240024d8 	.word	0x240024d8

08010820 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010820:	b580      	push	{r7, lr}
 8010822:	b086      	sub	sp, #24
 8010824:	af00      	add	r7, sp, #0
 8010826:	60f8      	str	r0, [r7, #12]
 8010828:	60b9      	str	r1, [r7, #8]
 801082a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010830:	f001 fcf2 	bl	8012218 <vPortEnterCritical>
 8010834:	697b      	ldr	r3, [r7, #20]
 8010836:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801083a:	b25b      	sxtb	r3, r3
 801083c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010840:	d103      	bne.n	801084a <vQueueWaitForMessageRestricted+0x2a>
 8010842:	697b      	ldr	r3, [r7, #20]
 8010844:	2200      	movs	r2, #0
 8010846:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801084a:	697b      	ldr	r3, [r7, #20]
 801084c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010850:	b25b      	sxtb	r3, r3
 8010852:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010856:	d103      	bne.n	8010860 <vQueueWaitForMessageRestricted+0x40>
 8010858:	697b      	ldr	r3, [r7, #20]
 801085a:	2200      	movs	r2, #0
 801085c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010860:	f001 fd0c 	bl	801227c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010864:	697b      	ldr	r3, [r7, #20]
 8010866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010868:	2b00      	cmp	r3, #0
 801086a:	d106      	bne.n	801087a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 801086c:	697b      	ldr	r3, [r7, #20]
 801086e:	3324      	adds	r3, #36	@ 0x24
 8010870:	687a      	ldr	r2, [r7, #4]
 8010872:	68b9      	ldr	r1, [r7, #8]
 8010874:	4618      	mov	r0, r3
 8010876:	f000 fc6d 	bl	8011154 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801087a:	6978      	ldr	r0, [r7, #20]
 801087c:	f7ff ff26 	bl	80106cc <prvUnlockQueue>
	}
 8010880:	bf00      	nop
 8010882:	3718      	adds	r7, #24
 8010884:	46bd      	mov	sp, r7
 8010886:	bd80      	pop	{r7, pc}

08010888 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010888:	b580      	push	{r7, lr}
 801088a:	b08e      	sub	sp, #56	@ 0x38
 801088c:	af04      	add	r7, sp, #16
 801088e:	60f8      	str	r0, [r7, #12]
 8010890:	60b9      	str	r1, [r7, #8]
 8010892:	607a      	str	r2, [r7, #4]
 8010894:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010898:	2b00      	cmp	r3, #0
 801089a:	d10b      	bne.n	80108b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 801089c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108a0:	f383 8811 	msr	BASEPRI, r3
 80108a4:	f3bf 8f6f 	isb	sy
 80108a8:	f3bf 8f4f 	dsb	sy
 80108ac:	623b      	str	r3, [r7, #32]
}
 80108ae:	bf00      	nop
 80108b0:	bf00      	nop
 80108b2:	e7fd      	b.n	80108b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80108b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d10b      	bne.n	80108d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80108ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108be:	f383 8811 	msr	BASEPRI, r3
 80108c2:	f3bf 8f6f 	isb	sy
 80108c6:	f3bf 8f4f 	dsb	sy
 80108ca:	61fb      	str	r3, [r7, #28]
}
 80108cc:	bf00      	nop
 80108ce:	bf00      	nop
 80108d0:	e7fd      	b.n	80108ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80108d2:	23a8      	movs	r3, #168	@ 0xa8
 80108d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80108d6:	693b      	ldr	r3, [r7, #16]
 80108d8:	2ba8      	cmp	r3, #168	@ 0xa8
 80108da:	d00b      	beq.n	80108f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80108dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108e0:	f383 8811 	msr	BASEPRI, r3
 80108e4:	f3bf 8f6f 	isb	sy
 80108e8:	f3bf 8f4f 	dsb	sy
 80108ec:	61bb      	str	r3, [r7, #24]
}
 80108ee:	bf00      	nop
 80108f0:	bf00      	nop
 80108f2:	e7fd      	b.n	80108f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80108f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80108f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d01e      	beq.n	801093a <xTaskCreateStatic+0xb2>
 80108fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d01b      	beq.n	801093a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010904:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010908:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801090a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801090c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801090e:	2202      	movs	r2, #2
 8010910:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010914:	2300      	movs	r3, #0
 8010916:	9303      	str	r3, [sp, #12]
 8010918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801091a:	9302      	str	r3, [sp, #8]
 801091c:	f107 0314 	add.w	r3, r7, #20
 8010920:	9301      	str	r3, [sp, #4]
 8010922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010924:	9300      	str	r3, [sp, #0]
 8010926:	683b      	ldr	r3, [r7, #0]
 8010928:	687a      	ldr	r2, [r7, #4]
 801092a:	68b9      	ldr	r1, [r7, #8]
 801092c:	68f8      	ldr	r0, [r7, #12]
 801092e:	f000 f851 	bl	80109d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010932:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010934:	f000 f8f6 	bl	8010b24 <prvAddNewTaskToReadyList>
 8010938:	e001      	b.n	801093e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801093a:	2300      	movs	r3, #0
 801093c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801093e:	697b      	ldr	r3, [r7, #20]
	}
 8010940:	4618      	mov	r0, r3
 8010942:	3728      	adds	r7, #40	@ 0x28
 8010944:	46bd      	mov	sp, r7
 8010946:	bd80      	pop	{r7, pc}

08010948 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010948:	b580      	push	{r7, lr}
 801094a:	b08c      	sub	sp, #48	@ 0x30
 801094c:	af04      	add	r7, sp, #16
 801094e:	60f8      	str	r0, [r7, #12]
 8010950:	60b9      	str	r1, [r7, #8]
 8010952:	603b      	str	r3, [r7, #0]
 8010954:	4613      	mov	r3, r2
 8010956:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010958:	88fb      	ldrh	r3, [r7, #6]
 801095a:	009b      	lsls	r3, r3, #2
 801095c:	4618      	mov	r0, r3
 801095e:	f001 fd7d 	bl	801245c <pvPortMalloc>
 8010962:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010964:	697b      	ldr	r3, [r7, #20]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d00e      	beq.n	8010988 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801096a:	20a8      	movs	r0, #168	@ 0xa8
 801096c:	f001 fd76 	bl	801245c <pvPortMalloc>
 8010970:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010972:	69fb      	ldr	r3, [r7, #28]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d003      	beq.n	8010980 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010978:	69fb      	ldr	r3, [r7, #28]
 801097a:	697a      	ldr	r2, [r7, #20]
 801097c:	631a      	str	r2, [r3, #48]	@ 0x30
 801097e:	e005      	b.n	801098c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010980:	6978      	ldr	r0, [r7, #20]
 8010982:	f001 fe39 	bl	80125f8 <vPortFree>
 8010986:	e001      	b.n	801098c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010988:	2300      	movs	r3, #0
 801098a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801098c:	69fb      	ldr	r3, [r7, #28]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d017      	beq.n	80109c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010992:	69fb      	ldr	r3, [r7, #28]
 8010994:	2200      	movs	r2, #0
 8010996:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801099a:	88fa      	ldrh	r2, [r7, #6]
 801099c:	2300      	movs	r3, #0
 801099e:	9303      	str	r3, [sp, #12]
 80109a0:	69fb      	ldr	r3, [r7, #28]
 80109a2:	9302      	str	r3, [sp, #8]
 80109a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109a6:	9301      	str	r3, [sp, #4]
 80109a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109aa:	9300      	str	r3, [sp, #0]
 80109ac:	683b      	ldr	r3, [r7, #0]
 80109ae:	68b9      	ldr	r1, [r7, #8]
 80109b0:	68f8      	ldr	r0, [r7, #12]
 80109b2:	f000 f80f 	bl	80109d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80109b6:	69f8      	ldr	r0, [r7, #28]
 80109b8:	f000 f8b4 	bl	8010b24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80109bc:	2301      	movs	r3, #1
 80109be:	61bb      	str	r3, [r7, #24]
 80109c0:	e002      	b.n	80109c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80109c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80109c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80109c8:	69bb      	ldr	r3, [r7, #24]
	}
 80109ca:	4618      	mov	r0, r3
 80109cc:	3720      	adds	r7, #32
 80109ce:	46bd      	mov	sp, r7
 80109d0:	bd80      	pop	{r7, pc}
	...

080109d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b088      	sub	sp, #32
 80109d8:	af00      	add	r7, sp, #0
 80109da:	60f8      	str	r0, [r7, #12]
 80109dc:	60b9      	str	r1, [r7, #8]
 80109de:	607a      	str	r2, [r7, #4]
 80109e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80109e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109e4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	009b      	lsls	r3, r3, #2
 80109ea:	461a      	mov	r2, r3
 80109ec:	21a5      	movs	r1, #165	@ 0xa5
 80109ee:	f005 f943 	bl	8015c78 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80109f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80109f6:	6879      	ldr	r1, [r7, #4]
 80109f8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80109fc:	440b      	add	r3, r1
 80109fe:	009b      	lsls	r3, r3, #2
 8010a00:	4413      	add	r3, r2
 8010a02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010a04:	69bb      	ldr	r3, [r7, #24]
 8010a06:	f023 0307 	bic.w	r3, r3, #7
 8010a0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010a0c:	69bb      	ldr	r3, [r7, #24]
 8010a0e:	f003 0307 	and.w	r3, r3, #7
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d00b      	beq.n	8010a2e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8010a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a1a:	f383 8811 	msr	BASEPRI, r3
 8010a1e:	f3bf 8f6f 	isb	sy
 8010a22:	f3bf 8f4f 	dsb	sy
 8010a26:	617b      	str	r3, [r7, #20]
}
 8010a28:	bf00      	nop
 8010a2a:	bf00      	nop
 8010a2c:	e7fd      	b.n	8010a2a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010a2e:	68bb      	ldr	r3, [r7, #8]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d01f      	beq.n	8010a74 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010a34:	2300      	movs	r3, #0
 8010a36:	61fb      	str	r3, [r7, #28]
 8010a38:	e012      	b.n	8010a60 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010a3a:	68ba      	ldr	r2, [r7, #8]
 8010a3c:	69fb      	ldr	r3, [r7, #28]
 8010a3e:	4413      	add	r3, r2
 8010a40:	7819      	ldrb	r1, [r3, #0]
 8010a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a44:	69fb      	ldr	r3, [r7, #28]
 8010a46:	4413      	add	r3, r2
 8010a48:	3334      	adds	r3, #52	@ 0x34
 8010a4a:	460a      	mov	r2, r1
 8010a4c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010a4e:	68ba      	ldr	r2, [r7, #8]
 8010a50:	69fb      	ldr	r3, [r7, #28]
 8010a52:	4413      	add	r3, r2
 8010a54:	781b      	ldrb	r3, [r3, #0]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d006      	beq.n	8010a68 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010a5a:	69fb      	ldr	r3, [r7, #28]
 8010a5c:	3301      	adds	r3, #1
 8010a5e:	61fb      	str	r3, [r7, #28]
 8010a60:	69fb      	ldr	r3, [r7, #28]
 8010a62:	2b0f      	cmp	r3, #15
 8010a64:	d9e9      	bls.n	8010a3a <prvInitialiseNewTask+0x66>
 8010a66:	e000      	b.n	8010a6a <prvInitialiseNewTask+0x96>
			{
				break;
 8010a68:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010a72:	e003      	b.n	8010a7c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a76:	2200      	movs	r2, #0
 8010a78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a7e:	2b37      	cmp	r3, #55	@ 0x37
 8010a80:	d901      	bls.n	8010a86 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010a82:	2337      	movs	r3, #55	@ 0x37
 8010a84:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010a8a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010a90:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a94:	2200      	movs	r2, #0
 8010a96:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a9a:	3304      	adds	r3, #4
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	f7fe ff71 	bl	800f984 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aa4:	3318      	adds	r3, #24
 8010aa6:	4618      	mov	r0, r3
 8010aa8:	f7fe ff6c 	bl	800f984 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ab0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ab4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010abe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ac0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ac4:	2200      	movs	r2, #0
 8010ac6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010acc:	2200      	movs	r2, #0
 8010ace:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ad4:	3354      	adds	r3, #84	@ 0x54
 8010ad6:	224c      	movs	r2, #76	@ 0x4c
 8010ad8:	2100      	movs	r1, #0
 8010ada:	4618      	mov	r0, r3
 8010adc:	f005 f8cc 	bl	8015c78 <memset>
 8010ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ae2:	4a0d      	ldr	r2, [pc, #52]	@ (8010b18 <prvInitialiseNewTask+0x144>)
 8010ae4:	659a      	str	r2, [r3, #88]	@ 0x58
 8010ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ae8:	4a0c      	ldr	r2, [pc, #48]	@ (8010b1c <prvInitialiseNewTask+0x148>)
 8010aea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aee:	4a0c      	ldr	r2, [pc, #48]	@ (8010b20 <prvInitialiseNewTask+0x14c>)
 8010af0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010af2:	683a      	ldr	r2, [r7, #0]
 8010af4:	68f9      	ldr	r1, [r7, #12]
 8010af6:	69b8      	ldr	r0, [r7, #24]
 8010af8:	f001 fa5a 	bl	8011fb0 <pxPortInitialiseStack>
 8010afc:	4602      	mov	r2, r0
 8010afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d002      	beq.n	8010b0e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010b0e:	bf00      	nop
 8010b10:	3720      	adds	r7, #32
 8010b12:	46bd      	mov	sp, r7
 8010b14:	bd80      	pop	{r7, pc}
 8010b16:	bf00      	nop
 8010b18:	2400aba8 	.word	0x2400aba8
 8010b1c:	2400ac10 	.word	0x2400ac10
 8010b20:	2400ac78 	.word	0x2400ac78

08010b24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	b082      	sub	sp, #8
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010b2c:	f001 fb74 	bl	8012218 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010b30:	4b2d      	ldr	r3, [pc, #180]	@ (8010be8 <prvAddNewTaskToReadyList+0xc4>)
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	3301      	adds	r3, #1
 8010b36:	4a2c      	ldr	r2, [pc, #176]	@ (8010be8 <prvAddNewTaskToReadyList+0xc4>)
 8010b38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010b3a:	4b2c      	ldr	r3, [pc, #176]	@ (8010bec <prvAddNewTaskToReadyList+0xc8>)
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d109      	bne.n	8010b56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010b42:	4a2a      	ldr	r2, [pc, #168]	@ (8010bec <prvAddNewTaskToReadyList+0xc8>)
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010b48:	4b27      	ldr	r3, [pc, #156]	@ (8010be8 <prvAddNewTaskToReadyList+0xc4>)
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	2b01      	cmp	r3, #1
 8010b4e:	d110      	bne.n	8010b72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010b50:	f000 fc2e 	bl	80113b0 <prvInitialiseTaskLists>
 8010b54:	e00d      	b.n	8010b72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010b56:	4b26      	ldr	r3, [pc, #152]	@ (8010bf0 <prvAddNewTaskToReadyList+0xcc>)
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d109      	bne.n	8010b72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010b5e:	4b23      	ldr	r3, [pc, #140]	@ (8010bec <prvAddNewTaskToReadyList+0xc8>)
 8010b60:	681b      	ldr	r3, [r3, #0]
 8010b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b68:	429a      	cmp	r2, r3
 8010b6a:	d802      	bhi.n	8010b72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010b6c:	4a1f      	ldr	r2, [pc, #124]	@ (8010bec <prvAddNewTaskToReadyList+0xc8>)
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010b72:	4b20      	ldr	r3, [pc, #128]	@ (8010bf4 <prvAddNewTaskToReadyList+0xd0>)
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	3301      	adds	r3, #1
 8010b78:	4a1e      	ldr	r2, [pc, #120]	@ (8010bf4 <prvAddNewTaskToReadyList+0xd0>)
 8010b7a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8010bf4 <prvAddNewTaskToReadyList+0xd0>)
 8010b7e:	681a      	ldr	r2, [r3, #0]
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b88:	4b1b      	ldr	r3, [pc, #108]	@ (8010bf8 <prvAddNewTaskToReadyList+0xd4>)
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	429a      	cmp	r2, r3
 8010b8e:	d903      	bls.n	8010b98 <prvAddNewTaskToReadyList+0x74>
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b94:	4a18      	ldr	r2, [pc, #96]	@ (8010bf8 <prvAddNewTaskToReadyList+0xd4>)
 8010b96:	6013      	str	r3, [r2, #0]
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b9c:	4613      	mov	r3, r2
 8010b9e:	009b      	lsls	r3, r3, #2
 8010ba0:	4413      	add	r3, r2
 8010ba2:	009b      	lsls	r3, r3, #2
 8010ba4:	4a15      	ldr	r2, [pc, #84]	@ (8010bfc <prvAddNewTaskToReadyList+0xd8>)
 8010ba6:	441a      	add	r2, r3
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	3304      	adds	r3, #4
 8010bac:	4619      	mov	r1, r3
 8010bae:	4610      	mov	r0, r2
 8010bb0:	f7fe fef5 	bl	800f99e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010bb4:	f001 fb62 	bl	801227c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8010bf0 <prvAddNewTaskToReadyList+0xcc>)
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d00e      	beq.n	8010bde <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8010bec <prvAddNewTaskToReadyList+0xc8>)
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bca:	429a      	cmp	r2, r3
 8010bcc:	d207      	bcs.n	8010bde <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010bce:	4b0c      	ldr	r3, [pc, #48]	@ (8010c00 <prvAddNewTaskToReadyList+0xdc>)
 8010bd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010bd4:	601a      	str	r2, [r3, #0]
 8010bd6:	f3bf 8f4f 	dsb	sy
 8010bda:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010bde:	bf00      	nop
 8010be0:	3708      	adds	r7, #8
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}
 8010be6:	bf00      	nop
 8010be8:	240029ec 	.word	0x240029ec
 8010bec:	24002518 	.word	0x24002518
 8010bf0:	240029f8 	.word	0x240029f8
 8010bf4:	24002a08 	.word	0x24002a08
 8010bf8:	240029f4 	.word	0x240029f4
 8010bfc:	2400251c 	.word	0x2400251c
 8010c00:	e000ed04 	.word	0xe000ed04

08010c04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010c04:	b580      	push	{r7, lr}
 8010c06:	b084      	sub	sp, #16
 8010c08:	af00      	add	r7, sp, #0
 8010c0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d018      	beq.n	8010c48 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010c16:	4b14      	ldr	r3, [pc, #80]	@ (8010c68 <vTaskDelay+0x64>)
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d00b      	beq.n	8010c36 <vTaskDelay+0x32>
	__asm volatile
 8010c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c22:	f383 8811 	msr	BASEPRI, r3
 8010c26:	f3bf 8f6f 	isb	sy
 8010c2a:	f3bf 8f4f 	dsb	sy
 8010c2e:	60bb      	str	r3, [r7, #8]
}
 8010c30:	bf00      	nop
 8010c32:	bf00      	nop
 8010c34:	e7fd      	b.n	8010c32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010c36:	f000 f88b 	bl	8010d50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010c3a:	2100      	movs	r1, #0
 8010c3c:	6878      	ldr	r0, [r7, #4]
 8010c3e:	f000 fe09 	bl	8011854 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010c42:	f000 f893 	bl	8010d6c <xTaskResumeAll>
 8010c46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d107      	bne.n	8010c5e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010c4e:	4b07      	ldr	r3, [pc, #28]	@ (8010c6c <vTaskDelay+0x68>)
 8010c50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c54:	601a      	str	r2, [r3, #0]
 8010c56:	f3bf 8f4f 	dsb	sy
 8010c5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010c5e:	bf00      	nop
 8010c60:	3710      	adds	r7, #16
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}
 8010c66:	bf00      	nop
 8010c68:	24002a14 	.word	0x24002a14
 8010c6c:	e000ed04 	.word	0xe000ed04

08010c70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010c70:	b580      	push	{r7, lr}
 8010c72:	b08a      	sub	sp, #40	@ 0x28
 8010c74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010c76:	2300      	movs	r3, #0
 8010c78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010c7e:	463a      	mov	r2, r7
 8010c80:	1d39      	adds	r1, r7, #4
 8010c82:	f107 0308 	add.w	r3, r7, #8
 8010c86:	4618      	mov	r0, r3
 8010c88:	f7fe fe28 	bl	800f8dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010c8c:	6839      	ldr	r1, [r7, #0]
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	68ba      	ldr	r2, [r7, #8]
 8010c92:	9202      	str	r2, [sp, #8]
 8010c94:	9301      	str	r3, [sp, #4]
 8010c96:	2300      	movs	r3, #0
 8010c98:	9300      	str	r3, [sp, #0]
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	460a      	mov	r2, r1
 8010c9e:	4924      	ldr	r1, [pc, #144]	@ (8010d30 <vTaskStartScheduler+0xc0>)
 8010ca0:	4824      	ldr	r0, [pc, #144]	@ (8010d34 <vTaskStartScheduler+0xc4>)
 8010ca2:	f7ff fdf1 	bl	8010888 <xTaskCreateStatic>
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	4a23      	ldr	r2, [pc, #140]	@ (8010d38 <vTaskStartScheduler+0xc8>)
 8010caa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010cac:	4b22      	ldr	r3, [pc, #136]	@ (8010d38 <vTaskStartScheduler+0xc8>)
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d002      	beq.n	8010cba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010cb4:	2301      	movs	r3, #1
 8010cb6:	617b      	str	r3, [r7, #20]
 8010cb8:	e001      	b.n	8010cbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010cbe:	697b      	ldr	r3, [r7, #20]
 8010cc0:	2b01      	cmp	r3, #1
 8010cc2:	d102      	bne.n	8010cca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010cc4:	f000 fe1a 	bl	80118fc <xTimerCreateTimerTask>
 8010cc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010cca:	697b      	ldr	r3, [r7, #20]
 8010ccc:	2b01      	cmp	r3, #1
 8010cce:	d11b      	bne.n	8010d08 <vTaskStartScheduler+0x98>
	__asm volatile
 8010cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cd4:	f383 8811 	msr	BASEPRI, r3
 8010cd8:	f3bf 8f6f 	isb	sy
 8010cdc:	f3bf 8f4f 	dsb	sy
 8010ce0:	613b      	str	r3, [r7, #16]
}
 8010ce2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010ce4:	4b15      	ldr	r3, [pc, #84]	@ (8010d3c <vTaskStartScheduler+0xcc>)
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	3354      	adds	r3, #84	@ 0x54
 8010cea:	4a15      	ldr	r2, [pc, #84]	@ (8010d40 <vTaskStartScheduler+0xd0>)
 8010cec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010cee:	4b15      	ldr	r3, [pc, #84]	@ (8010d44 <vTaskStartScheduler+0xd4>)
 8010cf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010cf4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010cf6:	4b14      	ldr	r3, [pc, #80]	@ (8010d48 <vTaskStartScheduler+0xd8>)
 8010cf8:	2201      	movs	r2, #1
 8010cfa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010cfc:	4b13      	ldr	r3, [pc, #76]	@ (8010d4c <vTaskStartScheduler+0xdc>)
 8010cfe:	2200      	movs	r2, #0
 8010d00:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010d02:	f001 f9e5 	bl	80120d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010d06:	e00f      	b.n	8010d28 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010d08:	697b      	ldr	r3, [r7, #20]
 8010d0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010d0e:	d10b      	bne.n	8010d28 <vTaskStartScheduler+0xb8>
	__asm volatile
 8010d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d14:	f383 8811 	msr	BASEPRI, r3
 8010d18:	f3bf 8f6f 	isb	sy
 8010d1c:	f3bf 8f4f 	dsb	sy
 8010d20:	60fb      	str	r3, [r7, #12]
}
 8010d22:	bf00      	nop
 8010d24:	bf00      	nop
 8010d26:	e7fd      	b.n	8010d24 <vTaskStartScheduler+0xb4>
}
 8010d28:	bf00      	nop
 8010d2a:	3718      	adds	r7, #24
 8010d2c:	46bd      	mov	sp, r7
 8010d2e:	bd80      	pop	{r7, pc}
 8010d30:	08017e5c 	.word	0x08017e5c
 8010d34:	08011381 	.word	0x08011381
 8010d38:	24002a10 	.word	0x24002a10
 8010d3c:	24002518 	.word	0x24002518
 8010d40:	24000030 	.word	0x24000030
 8010d44:	24002a0c 	.word	0x24002a0c
 8010d48:	240029f8 	.word	0x240029f8
 8010d4c:	240029f0 	.word	0x240029f0

08010d50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010d50:	b480      	push	{r7}
 8010d52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010d54:	4b04      	ldr	r3, [pc, #16]	@ (8010d68 <vTaskSuspendAll+0x18>)
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	3301      	adds	r3, #1
 8010d5a:	4a03      	ldr	r2, [pc, #12]	@ (8010d68 <vTaskSuspendAll+0x18>)
 8010d5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010d5e:	bf00      	nop
 8010d60:	46bd      	mov	sp, r7
 8010d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d66:	4770      	bx	lr
 8010d68:	24002a14 	.word	0x24002a14

08010d6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010d6c:	b580      	push	{r7, lr}
 8010d6e:	b084      	sub	sp, #16
 8010d70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010d72:	2300      	movs	r3, #0
 8010d74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010d76:	2300      	movs	r3, #0
 8010d78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010d7a:	4b42      	ldr	r3, [pc, #264]	@ (8010e84 <xTaskResumeAll+0x118>)
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d10b      	bne.n	8010d9a <xTaskResumeAll+0x2e>
	__asm volatile
 8010d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d86:	f383 8811 	msr	BASEPRI, r3
 8010d8a:	f3bf 8f6f 	isb	sy
 8010d8e:	f3bf 8f4f 	dsb	sy
 8010d92:	603b      	str	r3, [r7, #0]
}
 8010d94:	bf00      	nop
 8010d96:	bf00      	nop
 8010d98:	e7fd      	b.n	8010d96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010d9a:	f001 fa3d 	bl	8012218 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010d9e:	4b39      	ldr	r3, [pc, #228]	@ (8010e84 <xTaskResumeAll+0x118>)
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	3b01      	subs	r3, #1
 8010da4:	4a37      	ldr	r2, [pc, #220]	@ (8010e84 <xTaskResumeAll+0x118>)
 8010da6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010da8:	4b36      	ldr	r3, [pc, #216]	@ (8010e84 <xTaskResumeAll+0x118>)
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d162      	bne.n	8010e76 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010db0:	4b35      	ldr	r3, [pc, #212]	@ (8010e88 <xTaskResumeAll+0x11c>)
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d05e      	beq.n	8010e76 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010db8:	e02f      	b.n	8010e1a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010dba:	4b34      	ldr	r3, [pc, #208]	@ (8010e8c <xTaskResumeAll+0x120>)
 8010dbc:	68db      	ldr	r3, [r3, #12]
 8010dbe:	68db      	ldr	r3, [r3, #12]
 8010dc0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	3318      	adds	r3, #24
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	f7fe fe46 	bl	800fa58 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	3304      	adds	r3, #4
 8010dd0:	4618      	mov	r0, r3
 8010dd2:	f7fe fe41 	bl	800fa58 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010dda:	4b2d      	ldr	r3, [pc, #180]	@ (8010e90 <xTaskResumeAll+0x124>)
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	429a      	cmp	r2, r3
 8010de0:	d903      	bls.n	8010dea <xTaskResumeAll+0x7e>
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010de6:	4a2a      	ldr	r2, [pc, #168]	@ (8010e90 <xTaskResumeAll+0x124>)
 8010de8:	6013      	str	r3, [r2, #0]
 8010dea:	68fb      	ldr	r3, [r7, #12]
 8010dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010dee:	4613      	mov	r3, r2
 8010df0:	009b      	lsls	r3, r3, #2
 8010df2:	4413      	add	r3, r2
 8010df4:	009b      	lsls	r3, r3, #2
 8010df6:	4a27      	ldr	r2, [pc, #156]	@ (8010e94 <xTaskResumeAll+0x128>)
 8010df8:	441a      	add	r2, r3
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	3304      	adds	r3, #4
 8010dfe:	4619      	mov	r1, r3
 8010e00:	4610      	mov	r0, r2
 8010e02:	f7fe fdcc 	bl	800f99e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e0a:	4b23      	ldr	r3, [pc, #140]	@ (8010e98 <xTaskResumeAll+0x12c>)
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e10:	429a      	cmp	r2, r3
 8010e12:	d302      	bcc.n	8010e1a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8010e14:	4b21      	ldr	r3, [pc, #132]	@ (8010e9c <xTaskResumeAll+0x130>)
 8010e16:	2201      	movs	r2, #1
 8010e18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8010e8c <xTaskResumeAll+0x120>)
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d1cb      	bne.n	8010dba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d001      	beq.n	8010e2c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010e28:	f000 fb66 	bl	80114f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8010ea0 <xTaskResumeAll+0x134>)
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d010      	beq.n	8010e5a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010e38:	f000 f846 	bl	8010ec8 <xTaskIncrementTick>
 8010e3c:	4603      	mov	r3, r0
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d002      	beq.n	8010e48 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8010e42:	4b16      	ldr	r3, [pc, #88]	@ (8010e9c <xTaskResumeAll+0x130>)
 8010e44:	2201      	movs	r2, #1
 8010e46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	3b01      	subs	r3, #1
 8010e4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d1f1      	bne.n	8010e38 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8010e54:	4b12      	ldr	r3, [pc, #72]	@ (8010ea0 <xTaskResumeAll+0x134>)
 8010e56:	2200      	movs	r2, #0
 8010e58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010e5a:	4b10      	ldr	r3, [pc, #64]	@ (8010e9c <xTaskResumeAll+0x130>)
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d009      	beq.n	8010e76 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010e62:	2301      	movs	r3, #1
 8010e64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010e66:	4b0f      	ldr	r3, [pc, #60]	@ (8010ea4 <xTaskResumeAll+0x138>)
 8010e68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e6c:	601a      	str	r2, [r3, #0]
 8010e6e:	f3bf 8f4f 	dsb	sy
 8010e72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010e76:	f001 fa01 	bl	801227c <vPortExitCritical>

	return xAlreadyYielded;
 8010e7a:	68bb      	ldr	r3, [r7, #8]
}
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	3710      	adds	r7, #16
 8010e80:	46bd      	mov	sp, r7
 8010e82:	bd80      	pop	{r7, pc}
 8010e84:	24002a14 	.word	0x24002a14
 8010e88:	240029ec 	.word	0x240029ec
 8010e8c:	240029ac 	.word	0x240029ac
 8010e90:	240029f4 	.word	0x240029f4
 8010e94:	2400251c 	.word	0x2400251c
 8010e98:	24002518 	.word	0x24002518
 8010e9c:	24002a00 	.word	0x24002a00
 8010ea0:	240029fc 	.word	0x240029fc
 8010ea4:	e000ed04 	.word	0xe000ed04

08010ea8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010ea8:	b480      	push	{r7}
 8010eaa:	b083      	sub	sp, #12
 8010eac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010eae:	4b05      	ldr	r3, [pc, #20]	@ (8010ec4 <xTaskGetTickCount+0x1c>)
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010eb4:	687b      	ldr	r3, [r7, #4]
}
 8010eb6:	4618      	mov	r0, r3
 8010eb8:	370c      	adds	r7, #12
 8010eba:	46bd      	mov	sp, r7
 8010ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec0:	4770      	bx	lr
 8010ec2:	bf00      	nop
 8010ec4:	240029f0 	.word	0x240029f0

08010ec8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b086      	sub	sp, #24
 8010ecc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010ece:	2300      	movs	r3, #0
 8010ed0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010ed2:	4b4f      	ldr	r3, [pc, #316]	@ (8011010 <xTaskIncrementTick+0x148>)
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	f040 8090 	bne.w	8010ffc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010edc:	4b4d      	ldr	r3, [pc, #308]	@ (8011014 <xTaskIncrementTick+0x14c>)
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	3301      	adds	r3, #1
 8010ee2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010ee4:	4a4b      	ldr	r2, [pc, #300]	@ (8011014 <xTaskIncrementTick+0x14c>)
 8010ee6:	693b      	ldr	r3, [r7, #16]
 8010ee8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010eea:	693b      	ldr	r3, [r7, #16]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d121      	bne.n	8010f34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010ef0:	4b49      	ldr	r3, [pc, #292]	@ (8011018 <xTaskIncrementTick+0x150>)
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d00b      	beq.n	8010f12 <xTaskIncrementTick+0x4a>
	__asm volatile
 8010efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010efe:	f383 8811 	msr	BASEPRI, r3
 8010f02:	f3bf 8f6f 	isb	sy
 8010f06:	f3bf 8f4f 	dsb	sy
 8010f0a:	603b      	str	r3, [r7, #0]
}
 8010f0c:	bf00      	nop
 8010f0e:	bf00      	nop
 8010f10:	e7fd      	b.n	8010f0e <xTaskIncrementTick+0x46>
 8010f12:	4b41      	ldr	r3, [pc, #260]	@ (8011018 <xTaskIncrementTick+0x150>)
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	60fb      	str	r3, [r7, #12]
 8010f18:	4b40      	ldr	r3, [pc, #256]	@ (801101c <xTaskIncrementTick+0x154>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	4a3e      	ldr	r2, [pc, #248]	@ (8011018 <xTaskIncrementTick+0x150>)
 8010f1e:	6013      	str	r3, [r2, #0]
 8010f20:	4a3e      	ldr	r2, [pc, #248]	@ (801101c <xTaskIncrementTick+0x154>)
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	6013      	str	r3, [r2, #0]
 8010f26:	4b3e      	ldr	r3, [pc, #248]	@ (8011020 <xTaskIncrementTick+0x158>)
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	3301      	adds	r3, #1
 8010f2c:	4a3c      	ldr	r2, [pc, #240]	@ (8011020 <xTaskIncrementTick+0x158>)
 8010f2e:	6013      	str	r3, [r2, #0]
 8010f30:	f000 fae2 	bl	80114f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010f34:	4b3b      	ldr	r3, [pc, #236]	@ (8011024 <xTaskIncrementTick+0x15c>)
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	693a      	ldr	r2, [r7, #16]
 8010f3a:	429a      	cmp	r2, r3
 8010f3c:	d349      	bcc.n	8010fd2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010f3e:	4b36      	ldr	r3, [pc, #216]	@ (8011018 <xTaskIncrementTick+0x150>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d104      	bne.n	8010f52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f48:	4b36      	ldr	r3, [pc, #216]	@ (8011024 <xTaskIncrementTick+0x15c>)
 8010f4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010f4e:	601a      	str	r2, [r3, #0]
					break;
 8010f50:	e03f      	b.n	8010fd2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f52:	4b31      	ldr	r3, [pc, #196]	@ (8011018 <xTaskIncrementTick+0x150>)
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	68db      	ldr	r3, [r3, #12]
 8010f58:	68db      	ldr	r3, [r3, #12]
 8010f5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010f5c:	68bb      	ldr	r3, [r7, #8]
 8010f5e:	685b      	ldr	r3, [r3, #4]
 8010f60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010f62:	693a      	ldr	r2, [r7, #16]
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	429a      	cmp	r2, r3
 8010f68:	d203      	bcs.n	8010f72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010f6a:	4a2e      	ldr	r2, [pc, #184]	@ (8011024 <xTaskIncrementTick+0x15c>)
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010f70:	e02f      	b.n	8010fd2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f72:	68bb      	ldr	r3, [r7, #8]
 8010f74:	3304      	adds	r3, #4
 8010f76:	4618      	mov	r0, r3
 8010f78:	f7fe fd6e 	bl	800fa58 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010f7c:	68bb      	ldr	r3, [r7, #8]
 8010f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d004      	beq.n	8010f8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010f84:	68bb      	ldr	r3, [r7, #8]
 8010f86:	3318      	adds	r3, #24
 8010f88:	4618      	mov	r0, r3
 8010f8a:	f7fe fd65 	bl	800fa58 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010f8e:	68bb      	ldr	r3, [r7, #8]
 8010f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f92:	4b25      	ldr	r3, [pc, #148]	@ (8011028 <xTaskIncrementTick+0x160>)
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	429a      	cmp	r2, r3
 8010f98:	d903      	bls.n	8010fa2 <xTaskIncrementTick+0xda>
 8010f9a:	68bb      	ldr	r3, [r7, #8]
 8010f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f9e:	4a22      	ldr	r2, [pc, #136]	@ (8011028 <xTaskIncrementTick+0x160>)
 8010fa0:	6013      	str	r3, [r2, #0]
 8010fa2:	68bb      	ldr	r3, [r7, #8]
 8010fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fa6:	4613      	mov	r3, r2
 8010fa8:	009b      	lsls	r3, r3, #2
 8010faa:	4413      	add	r3, r2
 8010fac:	009b      	lsls	r3, r3, #2
 8010fae:	4a1f      	ldr	r2, [pc, #124]	@ (801102c <xTaskIncrementTick+0x164>)
 8010fb0:	441a      	add	r2, r3
 8010fb2:	68bb      	ldr	r3, [r7, #8]
 8010fb4:	3304      	adds	r3, #4
 8010fb6:	4619      	mov	r1, r3
 8010fb8:	4610      	mov	r0, r2
 8010fba:	f7fe fcf0 	bl	800f99e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010fbe:	68bb      	ldr	r3, [r7, #8]
 8010fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8011030 <xTaskIncrementTick+0x168>)
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fc8:	429a      	cmp	r2, r3
 8010fca:	d3b8      	bcc.n	8010f3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010fcc:	2301      	movs	r3, #1
 8010fce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010fd0:	e7b5      	b.n	8010f3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010fd2:	4b17      	ldr	r3, [pc, #92]	@ (8011030 <xTaskIncrementTick+0x168>)
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fd8:	4914      	ldr	r1, [pc, #80]	@ (801102c <xTaskIncrementTick+0x164>)
 8010fda:	4613      	mov	r3, r2
 8010fdc:	009b      	lsls	r3, r3, #2
 8010fde:	4413      	add	r3, r2
 8010fe0:	009b      	lsls	r3, r3, #2
 8010fe2:	440b      	add	r3, r1
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	2b01      	cmp	r3, #1
 8010fe8:	d901      	bls.n	8010fee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8010fea:	2301      	movs	r3, #1
 8010fec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010fee:	4b11      	ldr	r3, [pc, #68]	@ (8011034 <xTaskIncrementTick+0x16c>)
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d007      	beq.n	8011006 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8010ff6:	2301      	movs	r3, #1
 8010ff8:	617b      	str	r3, [r7, #20]
 8010ffa:	e004      	b.n	8011006 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8011038 <xTaskIncrementTick+0x170>)
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	3301      	adds	r3, #1
 8011002:	4a0d      	ldr	r2, [pc, #52]	@ (8011038 <xTaskIncrementTick+0x170>)
 8011004:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011006:	697b      	ldr	r3, [r7, #20]
}
 8011008:	4618      	mov	r0, r3
 801100a:	3718      	adds	r7, #24
 801100c:	46bd      	mov	sp, r7
 801100e:	bd80      	pop	{r7, pc}
 8011010:	24002a14 	.word	0x24002a14
 8011014:	240029f0 	.word	0x240029f0
 8011018:	240029a4 	.word	0x240029a4
 801101c:	240029a8 	.word	0x240029a8
 8011020:	24002a04 	.word	0x24002a04
 8011024:	24002a0c 	.word	0x24002a0c
 8011028:	240029f4 	.word	0x240029f4
 801102c:	2400251c 	.word	0x2400251c
 8011030:	24002518 	.word	0x24002518
 8011034:	24002a00 	.word	0x24002a00
 8011038:	240029fc 	.word	0x240029fc

0801103c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801103c:	b480      	push	{r7}
 801103e:	b085      	sub	sp, #20
 8011040:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011042:	4b2b      	ldr	r3, [pc, #172]	@ (80110f0 <vTaskSwitchContext+0xb4>)
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d003      	beq.n	8011052 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801104a:	4b2a      	ldr	r3, [pc, #168]	@ (80110f4 <vTaskSwitchContext+0xb8>)
 801104c:	2201      	movs	r2, #1
 801104e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011050:	e047      	b.n	80110e2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8011052:	4b28      	ldr	r3, [pc, #160]	@ (80110f4 <vTaskSwitchContext+0xb8>)
 8011054:	2200      	movs	r2, #0
 8011056:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011058:	4b27      	ldr	r3, [pc, #156]	@ (80110f8 <vTaskSwitchContext+0xbc>)
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	60fb      	str	r3, [r7, #12]
 801105e:	e011      	b.n	8011084 <vTaskSwitchContext+0x48>
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d10b      	bne.n	801107e <vTaskSwitchContext+0x42>
	__asm volatile
 8011066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801106a:	f383 8811 	msr	BASEPRI, r3
 801106e:	f3bf 8f6f 	isb	sy
 8011072:	f3bf 8f4f 	dsb	sy
 8011076:	607b      	str	r3, [r7, #4]
}
 8011078:	bf00      	nop
 801107a:	bf00      	nop
 801107c:	e7fd      	b.n	801107a <vTaskSwitchContext+0x3e>
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	3b01      	subs	r3, #1
 8011082:	60fb      	str	r3, [r7, #12]
 8011084:	491d      	ldr	r1, [pc, #116]	@ (80110fc <vTaskSwitchContext+0xc0>)
 8011086:	68fa      	ldr	r2, [r7, #12]
 8011088:	4613      	mov	r3, r2
 801108a:	009b      	lsls	r3, r3, #2
 801108c:	4413      	add	r3, r2
 801108e:	009b      	lsls	r3, r3, #2
 8011090:	440b      	add	r3, r1
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d0e3      	beq.n	8011060 <vTaskSwitchContext+0x24>
 8011098:	68fa      	ldr	r2, [r7, #12]
 801109a:	4613      	mov	r3, r2
 801109c:	009b      	lsls	r3, r3, #2
 801109e:	4413      	add	r3, r2
 80110a0:	009b      	lsls	r3, r3, #2
 80110a2:	4a16      	ldr	r2, [pc, #88]	@ (80110fc <vTaskSwitchContext+0xc0>)
 80110a4:	4413      	add	r3, r2
 80110a6:	60bb      	str	r3, [r7, #8]
 80110a8:	68bb      	ldr	r3, [r7, #8]
 80110aa:	685b      	ldr	r3, [r3, #4]
 80110ac:	685a      	ldr	r2, [r3, #4]
 80110ae:	68bb      	ldr	r3, [r7, #8]
 80110b0:	605a      	str	r2, [r3, #4]
 80110b2:	68bb      	ldr	r3, [r7, #8]
 80110b4:	685a      	ldr	r2, [r3, #4]
 80110b6:	68bb      	ldr	r3, [r7, #8]
 80110b8:	3308      	adds	r3, #8
 80110ba:	429a      	cmp	r2, r3
 80110bc:	d104      	bne.n	80110c8 <vTaskSwitchContext+0x8c>
 80110be:	68bb      	ldr	r3, [r7, #8]
 80110c0:	685b      	ldr	r3, [r3, #4]
 80110c2:	685a      	ldr	r2, [r3, #4]
 80110c4:	68bb      	ldr	r3, [r7, #8]
 80110c6:	605a      	str	r2, [r3, #4]
 80110c8:	68bb      	ldr	r3, [r7, #8]
 80110ca:	685b      	ldr	r3, [r3, #4]
 80110cc:	68db      	ldr	r3, [r3, #12]
 80110ce:	4a0c      	ldr	r2, [pc, #48]	@ (8011100 <vTaskSwitchContext+0xc4>)
 80110d0:	6013      	str	r3, [r2, #0]
 80110d2:	4a09      	ldr	r2, [pc, #36]	@ (80110f8 <vTaskSwitchContext+0xbc>)
 80110d4:	68fb      	ldr	r3, [r7, #12]
 80110d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80110d8:	4b09      	ldr	r3, [pc, #36]	@ (8011100 <vTaskSwitchContext+0xc4>)
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	3354      	adds	r3, #84	@ 0x54
 80110de:	4a09      	ldr	r2, [pc, #36]	@ (8011104 <vTaskSwitchContext+0xc8>)
 80110e0:	6013      	str	r3, [r2, #0]
}
 80110e2:	bf00      	nop
 80110e4:	3714      	adds	r7, #20
 80110e6:	46bd      	mov	sp, r7
 80110e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ec:	4770      	bx	lr
 80110ee:	bf00      	nop
 80110f0:	24002a14 	.word	0x24002a14
 80110f4:	24002a00 	.word	0x24002a00
 80110f8:	240029f4 	.word	0x240029f4
 80110fc:	2400251c 	.word	0x2400251c
 8011100:	24002518 	.word	0x24002518
 8011104:	24000030 	.word	0x24000030

08011108 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011108:	b580      	push	{r7, lr}
 801110a:	b084      	sub	sp, #16
 801110c:	af00      	add	r7, sp, #0
 801110e:	6078      	str	r0, [r7, #4]
 8011110:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	2b00      	cmp	r3, #0
 8011116:	d10b      	bne.n	8011130 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8011118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801111c:	f383 8811 	msr	BASEPRI, r3
 8011120:	f3bf 8f6f 	isb	sy
 8011124:	f3bf 8f4f 	dsb	sy
 8011128:	60fb      	str	r3, [r7, #12]
}
 801112a:	bf00      	nop
 801112c:	bf00      	nop
 801112e:	e7fd      	b.n	801112c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011130:	4b07      	ldr	r3, [pc, #28]	@ (8011150 <vTaskPlaceOnEventList+0x48>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	3318      	adds	r3, #24
 8011136:	4619      	mov	r1, r3
 8011138:	6878      	ldr	r0, [r7, #4]
 801113a:	f7fe fc54 	bl	800f9e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801113e:	2101      	movs	r1, #1
 8011140:	6838      	ldr	r0, [r7, #0]
 8011142:	f000 fb87 	bl	8011854 <prvAddCurrentTaskToDelayedList>
}
 8011146:	bf00      	nop
 8011148:	3710      	adds	r7, #16
 801114a:	46bd      	mov	sp, r7
 801114c:	bd80      	pop	{r7, pc}
 801114e:	bf00      	nop
 8011150:	24002518 	.word	0x24002518

08011154 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011154:	b580      	push	{r7, lr}
 8011156:	b086      	sub	sp, #24
 8011158:	af00      	add	r7, sp, #0
 801115a:	60f8      	str	r0, [r7, #12]
 801115c:	60b9      	str	r1, [r7, #8]
 801115e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d10b      	bne.n	801117e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8011166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801116a:	f383 8811 	msr	BASEPRI, r3
 801116e:	f3bf 8f6f 	isb	sy
 8011172:	f3bf 8f4f 	dsb	sy
 8011176:	617b      	str	r3, [r7, #20]
}
 8011178:	bf00      	nop
 801117a:	bf00      	nop
 801117c:	e7fd      	b.n	801117a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801117e:	4b0a      	ldr	r3, [pc, #40]	@ (80111a8 <vTaskPlaceOnEventListRestricted+0x54>)
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	3318      	adds	r3, #24
 8011184:	4619      	mov	r1, r3
 8011186:	68f8      	ldr	r0, [r7, #12]
 8011188:	f7fe fc09 	bl	800f99e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d002      	beq.n	8011198 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8011192:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011196:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011198:	6879      	ldr	r1, [r7, #4]
 801119a:	68b8      	ldr	r0, [r7, #8]
 801119c:	f000 fb5a 	bl	8011854 <prvAddCurrentTaskToDelayedList>
	}
 80111a0:	bf00      	nop
 80111a2:	3718      	adds	r7, #24
 80111a4:	46bd      	mov	sp, r7
 80111a6:	bd80      	pop	{r7, pc}
 80111a8:	24002518 	.word	0x24002518

080111ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b086      	sub	sp, #24
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	68db      	ldr	r3, [r3, #12]
 80111b8:	68db      	ldr	r3, [r3, #12]
 80111ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80111bc:	693b      	ldr	r3, [r7, #16]
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d10b      	bne.n	80111da <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80111c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111c6:	f383 8811 	msr	BASEPRI, r3
 80111ca:	f3bf 8f6f 	isb	sy
 80111ce:	f3bf 8f4f 	dsb	sy
 80111d2:	60fb      	str	r3, [r7, #12]
}
 80111d4:	bf00      	nop
 80111d6:	bf00      	nop
 80111d8:	e7fd      	b.n	80111d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80111da:	693b      	ldr	r3, [r7, #16]
 80111dc:	3318      	adds	r3, #24
 80111de:	4618      	mov	r0, r3
 80111e0:	f7fe fc3a 	bl	800fa58 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80111e4:	4b1d      	ldr	r3, [pc, #116]	@ (801125c <xTaskRemoveFromEventList+0xb0>)
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d11d      	bne.n	8011228 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80111ec:	693b      	ldr	r3, [r7, #16]
 80111ee:	3304      	adds	r3, #4
 80111f0:	4618      	mov	r0, r3
 80111f2:	f7fe fc31 	bl	800fa58 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80111f6:	693b      	ldr	r3, [r7, #16]
 80111f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111fa:	4b19      	ldr	r3, [pc, #100]	@ (8011260 <xTaskRemoveFromEventList+0xb4>)
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	429a      	cmp	r2, r3
 8011200:	d903      	bls.n	801120a <xTaskRemoveFromEventList+0x5e>
 8011202:	693b      	ldr	r3, [r7, #16]
 8011204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011206:	4a16      	ldr	r2, [pc, #88]	@ (8011260 <xTaskRemoveFromEventList+0xb4>)
 8011208:	6013      	str	r3, [r2, #0]
 801120a:	693b      	ldr	r3, [r7, #16]
 801120c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801120e:	4613      	mov	r3, r2
 8011210:	009b      	lsls	r3, r3, #2
 8011212:	4413      	add	r3, r2
 8011214:	009b      	lsls	r3, r3, #2
 8011216:	4a13      	ldr	r2, [pc, #76]	@ (8011264 <xTaskRemoveFromEventList+0xb8>)
 8011218:	441a      	add	r2, r3
 801121a:	693b      	ldr	r3, [r7, #16]
 801121c:	3304      	adds	r3, #4
 801121e:	4619      	mov	r1, r3
 8011220:	4610      	mov	r0, r2
 8011222:	f7fe fbbc 	bl	800f99e <vListInsertEnd>
 8011226:	e005      	b.n	8011234 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011228:	693b      	ldr	r3, [r7, #16]
 801122a:	3318      	adds	r3, #24
 801122c:	4619      	mov	r1, r3
 801122e:	480e      	ldr	r0, [pc, #56]	@ (8011268 <xTaskRemoveFromEventList+0xbc>)
 8011230:	f7fe fbb5 	bl	800f99e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011234:	693b      	ldr	r3, [r7, #16]
 8011236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011238:	4b0c      	ldr	r3, [pc, #48]	@ (801126c <xTaskRemoveFromEventList+0xc0>)
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801123e:	429a      	cmp	r2, r3
 8011240:	d905      	bls.n	801124e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011242:	2301      	movs	r3, #1
 8011244:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011246:	4b0a      	ldr	r3, [pc, #40]	@ (8011270 <xTaskRemoveFromEventList+0xc4>)
 8011248:	2201      	movs	r2, #1
 801124a:	601a      	str	r2, [r3, #0]
 801124c:	e001      	b.n	8011252 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801124e:	2300      	movs	r3, #0
 8011250:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011252:	697b      	ldr	r3, [r7, #20]
}
 8011254:	4618      	mov	r0, r3
 8011256:	3718      	adds	r7, #24
 8011258:	46bd      	mov	sp, r7
 801125a:	bd80      	pop	{r7, pc}
 801125c:	24002a14 	.word	0x24002a14
 8011260:	240029f4 	.word	0x240029f4
 8011264:	2400251c 	.word	0x2400251c
 8011268:	240029ac 	.word	0x240029ac
 801126c:	24002518 	.word	0x24002518
 8011270:	24002a00 	.word	0x24002a00

08011274 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011274:	b480      	push	{r7}
 8011276:	b083      	sub	sp, #12
 8011278:	af00      	add	r7, sp, #0
 801127a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801127c:	4b06      	ldr	r3, [pc, #24]	@ (8011298 <vTaskInternalSetTimeOutState+0x24>)
 801127e:	681a      	ldr	r2, [r3, #0]
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011284:	4b05      	ldr	r3, [pc, #20]	@ (801129c <vTaskInternalSetTimeOutState+0x28>)
 8011286:	681a      	ldr	r2, [r3, #0]
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	605a      	str	r2, [r3, #4]
}
 801128c:	bf00      	nop
 801128e:	370c      	adds	r7, #12
 8011290:	46bd      	mov	sp, r7
 8011292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011296:	4770      	bx	lr
 8011298:	24002a04 	.word	0x24002a04
 801129c:	240029f0 	.word	0x240029f0

080112a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80112a0:	b580      	push	{r7, lr}
 80112a2:	b088      	sub	sp, #32
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
 80112a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d10b      	bne.n	80112c8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80112b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112b4:	f383 8811 	msr	BASEPRI, r3
 80112b8:	f3bf 8f6f 	isb	sy
 80112bc:	f3bf 8f4f 	dsb	sy
 80112c0:	613b      	str	r3, [r7, #16]
}
 80112c2:	bf00      	nop
 80112c4:	bf00      	nop
 80112c6:	e7fd      	b.n	80112c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80112c8:	683b      	ldr	r3, [r7, #0]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d10b      	bne.n	80112e6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80112ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112d2:	f383 8811 	msr	BASEPRI, r3
 80112d6:	f3bf 8f6f 	isb	sy
 80112da:	f3bf 8f4f 	dsb	sy
 80112de:	60fb      	str	r3, [r7, #12]
}
 80112e0:	bf00      	nop
 80112e2:	bf00      	nop
 80112e4:	e7fd      	b.n	80112e2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80112e6:	f000 ff97 	bl	8012218 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80112ea:	4b1d      	ldr	r3, [pc, #116]	@ (8011360 <xTaskCheckForTimeOut+0xc0>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	685b      	ldr	r3, [r3, #4]
 80112f4:	69ba      	ldr	r2, [r7, #24]
 80112f6:	1ad3      	subs	r3, r2, r3
 80112f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80112fa:	683b      	ldr	r3, [r7, #0]
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011302:	d102      	bne.n	801130a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011304:	2300      	movs	r3, #0
 8011306:	61fb      	str	r3, [r7, #28]
 8011308:	e023      	b.n	8011352 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	681a      	ldr	r2, [r3, #0]
 801130e:	4b15      	ldr	r3, [pc, #84]	@ (8011364 <xTaskCheckForTimeOut+0xc4>)
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	429a      	cmp	r2, r3
 8011314:	d007      	beq.n	8011326 <xTaskCheckForTimeOut+0x86>
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	685b      	ldr	r3, [r3, #4]
 801131a:	69ba      	ldr	r2, [r7, #24]
 801131c:	429a      	cmp	r2, r3
 801131e:	d302      	bcc.n	8011326 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011320:	2301      	movs	r3, #1
 8011322:	61fb      	str	r3, [r7, #28]
 8011324:	e015      	b.n	8011352 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	697a      	ldr	r2, [r7, #20]
 801132c:	429a      	cmp	r2, r3
 801132e:	d20b      	bcs.n	8011348 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011330:	683b      	ldr	r3, [r7, #0]
 8011332:	681a      	ldr	r2, [r3, #0]
 8011334:	697b      	ldr	r3, [r7, #20]
 8011336:	1ad2      	subs	r2, r2, r3
 8011338:	683b      	ldr	r3, [r7, #0]
 801133a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801133c:	6878      	ldr	r0, [r7, #4]
 801133e:	f7ff ff99 	bl	8011274 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011342:	2300      	movs	r3, #0
 8011344:	61fb      	str	r3, [r7, #28]
 8011346:	e004      	b.n	8011352 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011348:	683b      	ldr	r3, [r7, #0]
 801134a:	2200      	movs	r2, #0
 801134c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801134e:	2301      	movs	r3, #1
 8011350:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011352:	f000 ff93 	bl	801227c <vPortExitCritical>

	return xReturn;
 8011356:	69fb      	ldr	r3, [r7, #28]
}
 8011358:	4618      	mov	r0, r3
 801135a:	3720      	adds	r7, #32
 801135c:	46bd      	mov	sp, r7
 801135e:	bd80      	pop	{r7, pc}
 8011360:	240029f0 	.word	0x240029f0
 8011364:	24002a04 	.word	0x24002a04

08011368 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011368:	b480      	push	{r7}
 801136a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801136c:	4b03      	ldr	r3, [pc, #12]	@ (801137c <vTaskMissedYield+0x14>)
 801136e:	2201      	movs	r2, #1
 8011370:	601a      	str	r2, [r3, #0]
}
 8011372:	bf00      	nop
 8011374:	46bd      	mov	sp, r7
 8011376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137a:	4770      	bx	lr
 801137c:	24002a00 	.word	0x24002a00

08011380 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011380:	b580      	push	{r7, lr}
 8011382:	b082      	sub	sp, #8
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011388:	f000 f852 	bl	8011430 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801138c:	4b06      	ldr	r3, [pc, #24]	@ (80113a8 <prvIdleTask+0x28>)
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	2b01      	cmp	r3, #1
 8011392:	d9f9      	bls.n	8011388 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011394:	4b05      	ldr	r3, [pc, #20]	@ (80113ac <prvIdleTask+0x2c>)
 8011396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801139a:	601a      	str	r2, [r3, #0]
 801139c:	f3bf 8f4f 	dsb	sy
 80113a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80113a4:	e7f0      	b.n	8011388 <prvIdleTask+0x8>
 80113a6:	bf00      	nop
 80113a8:	2400251c 	.word	0x2400251c
 80113ac:	e000ed04 	.word	0xe000ed04

080113b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80113b0:	b580      	push	{r7, lr}
 80113b2:	b082      	sub	sp, #8
 80113b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80113b6:	2300      	movs	r3, #0
 80113b8:	607b      	str	r3, [r7, #4]
 80113ba:	e00c      	b.n	80113d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80113bc:	687a      	ldr	r2, [r7, #4]
 80113be:	4613      	mov	r3, r2
 80113c0:	009b      	lsls	r3, r3, #2
 80113c2:	4413      	add	r3, r2
 80113c4:	009b      	lsls	r3, r3, #2
 80113c6:	4a12      	ldr	r2, [pc, #72]	@ (8011410 <prvInitialiseTaskLists+0x60>)
 80113c8:	4413      	add	r3, r2
 80113ca:	4618      	mov	r0, r3
 80113cc:	f7fe faba 	bl	800f944 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	3301      	adds	r3, #1
 80113d4:	607b      	str	r3, [r7, #4]
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	2b37      	cmp	r3, #55	@ 0x37
 80113da:	d9ef      	bls.n	80113bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80113dc:	480d      	ldr	r0, [pc, #52]	@ (8011414 <prvInitialiseTaskLists+0x64>)
 80113de:	f7fe fab1 	bl	800f944 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80113e2:	480d      	ldr	r0, [pc, #52]	@ (8011418 <prvInitialiseTaskLists+0x68>)
 80113e4:	f7fe faae 	bl	800f944 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80113e8:	480c      	ldr	r0, [pc, #48]	@ (801141c <prvInitialiseTaskLists+0x6c>)
 80113ea:	f7fe faab 	bl	800f944 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80113ee:	480c      	ldr	r0, [pc, #48]	@ (8011420 <prvInitialiseTaskLists+0x70>)
 80113f0:	f7fe faa8 	bl	800f944 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80113f4:	480b      	ldr	r0, [pc, #44]	@ (8011424 <prvInitialiseTaskLists+0x74>)
 80113f6:	f7fe faa5 	bl	800f944 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80113fa:	4b0b      	ldr	r3, [pc, #44]	@ (8011428 <prvInitialiseTaskLists+0x78>)
 80113fc:	4a05      	ldr	r2, [pc, #20]	@ (8011414 <prvInitialiseTaskLists+0x64>)
 80113fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011400:	4b0a      	ldr	r3, [pc, #40]	@ (801142c <prvInitialiseTaskLists+0x7c>)
 8011402:	4a05      	ldr	r2, [pc, #20]	@ (8011418 <prvInitialiseTaskLists+0x68>)
 8011404:	601a      	str	r2, [r3, #0]
}
 8011406:	bf00      	nop
 8011408:	3708      	adds	r7, #8
 801140a:	46bd      	mov	sp, r7
 801140c:	bd80      	pop	{r7, pc}
 801140e:	bf00      	nop
 8011410:	2400251c 	.word	0x2400251c
 8011414:	2400297c 	.word	0x2400297c
 8011418:	24002990 	.word	0x24002990
 801141c:	240029ac 	.word	0x240029ac
 8011420:	240029c0 	.word	0x240029c0
 8011424:	240029d8 	.word	0x240029d8
 8011428:	240029a4 	.word	0x240029a4
 801142c:	240029a8 	.word	0x240029a8

08011430 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011430:	b580      	push	{r7, lr}
 8011432:	b082      	sub	sp, #8
 8011434:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011436:	e019      	b.n	801146c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011438:	f000 feee 	bl	8012218 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801143c:	4b10      	ldr	r3, [pc, #64]	@ (8011480 <prvCheckTasksWaitingTermination+0x50>)
 801143e:	68db      	ldr	r3, [r3, #12]
 8011440:	68db      	ldr	r3, [r3, #12]
 8011442:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	3304      	adds	r3, #4
 8011448:	4618      	mov	r0, r3
 801144a:	f7fe fb05 	bl	800fa58 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801144e:	4b0d      	ldr	r3, [pc, #52]	@ (8011484 <prvCheckTasksWaitingTermination+0x54>)
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	3b01      	subs	r3, #1
 8011454:	4a0b      	ldr	r2, [pc, #44]	@ (8011484 <prvCheckTasksWaitingTermination+0x54>)
 8011456:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011458:	4b0b      	ldr	r3, [pc, #44]	@ (8011488 <prvCheckTasksWaitingTermination+0x58>)
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	3b01      	subs	r3, #1
 801145e:	4a0a      	ldr	r2, [pc, #40]	@ (8011488 <prvCheckTasksWaitingTermination+0x58>)
 8011460:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011462:	f000 ff0b 	bl	801227c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011466:	6878      	ldr	r0, [r7, #4]
 8011468:	f000 f810 	bl	801148c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801146c:	4b06      	ldr	r3, [pc, #24]	@ (8011488 <prvCheckTasksWaitingTermination+0x58>)
 801146e:	681b      	ldr	r3, [r3, #0]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d1e1      	bne.n	8011438 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011474:	bf00      	nop
 8011476:	bf00      	nop
 8011478:	3708      	adds	r7, #8
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}
 801147e:	bf00      	nop
 8011480:	240029c0 	.word	0x240029c0
 8011484:	240029ec 	.word	0x240029ec
 8011488:	240029d4 	.word	0x240029d4

0801148c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801148c:	b580      	push	{r7, lr}
 801148e:	b084      	sub	sp, #16
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	3354      	adds	r3, #84	@ 0x54
 8011498:	4618      	mov	r0, r3
 801149a:	f004 fc7b 	bl	8015d94 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d108      	bne.n	80114ba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80114ac:	4618      	mov	r0, r3
 80114ae:	f001 f8a3 	bl	80125f8 <vPortFree>
				vPortFree( pxTCB );
 80114b2:	6878      	ldr	r0, [r7, #4]
 80114b4:	f001 f8a0 	bl	80125f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80114b8:	e019      	b.n	80114ee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80114c0:	2b01      	cmp	r3, #1
 80114c2:	d103      	bne.n	80114cc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80114c4:	6878      	ldr	r0, [r7, #4]
 80114c6:	f001 f897 	bl	80125f8 <vPortFree>
	}
 80114ca:	e010      	b.n	80114ee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80114d2:	2b02      	cmp	r3, #2
 80114d4:	d00b      	beq.n	80114ee <prvDeleteTCB+0x62>
	__asm volatile
 80114d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114da:	f383 8811 	msr	BASEPRI, r3
 80114de:	f3bf 8f6f 	isb	sy
 80114e2:	f3bf 8f4f 	dsb	sy
 80114e6:	60fb      	str	r3, [r7, #12]
}
 80114e8:	bf00      	nop
 80114ea:	bf00      	nop
 80114ec:	e7fd      	b.n	80114ea <prvDeleteTCB+0x5e>
	}
 80114ee:	bf00      	nop
 80114f0:	3710      	adds	r7, #16
 80114f2:	46bd      	mov	sp, r7
 80114f4:	bd80      	pop	{r7, pc}
	...

080114f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80114f8:	b480      	push	{r7}
 80114fa:	b083      	sub	sp, #12
 80114fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80114fe:	4b0c      	ldr	r3, [pc, #48]	@ (8011530 <prvResetNextTaskUnblockTime+0x38>)
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	2b00      	cmp	r3, #0
 8011506:	d104      	bne.n	8011512 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011508:	4b0a      	ldr	r3, [pc, #40]	@ (8011534 <prvResetNextTaskUnblockTime+0x3c>)
 801150a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801150e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011510:	e008      	b.n	8011524 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011512:	4b07      	ldr	r3, [pc, #28]	@ (8011530 <prvResetNextTaskUnblockTime+0x38>)
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	68db      	ldr	r3, [r3, #12]
 8011518:	68db      	ldr	r3, [r3, #12]
 801151a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	685b      	ldr	r3, [r3, #4]
 8011520:	4a04      	ldr	r2, [pc, #16]	@ (8011534 <prvResetNextTaskUnblockTime+0x3c>)
 8011522:	6013      	str	r3, [r2, #0]
}
 8011524:	bf00      	nop
 8011526:	370c      	adds	r7, #12
 8011528:	46bd      	mov	sp, r7
 801152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801152e:	4770      	bx	lr
 8011530:	240029a4 	.word	0x240029a4
 8011534:	24002a0c 	.word	0x24002a0c

08011538 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011538:	b480      	push	{r7}
 801153a:	b083      	sub	sp, #12
 801153c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801153e:	4b0b      	ldr	r3, [pc, #44]	@ (801156c <xTaskGetSchedulerState+0x34>)
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d102      	bne.n	801154c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011546:	2301      	movs	r3, #1
 8011548:	607b      	str	r3, [r7, #4]
 801154a:	e008      	b.n	801155e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801154c:	4b08      	ldr	r3, [pc, #32]	@ (8011570 <xTaskGetSchedulerState+0x38>)
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	2b00      	cmp	r3, #0
 8011552:	d102      	bne.n	801155a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011554:	2302      	movs	r3, #2
 8011556:	607b      	str	r3, [r7, #4]
 8011558:	e001      	b.n	801155e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801155a:	2300      	movs	r3, #0
 801155c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801155e:	687b      	ldr	r3, [r7, #4]
	}
 8011560:	4618      	mov	r0, r3
 8011562:	370c      	adds	r7, #12
 8011564:	46bd      	mov	sp, r7
 8011566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801156a:	4770      	bx	lr
 801156c:	240029f8 	.word	0x240029f8
 8011570:	24002a14 	.word	0x24002a14

08011574 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011574:	b580      	push	{r7, lr}
 8011576:	b084      	sub	sp, #16
 8011578:	af00      	add	r7, sp, #0
 801157a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011580:	2300      	movs	r3, #0
 8011582:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d051      	beq.n	801162e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801158a:	68bb      	ldr	r3, [r7, #8]
 801158c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801158e:	4b2a      	ldr	r3, [pc, #168]	@ (8011638 <xTaskPriorityInherit+0xc4>)
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011594:	429a      	cmp	r2, r3
 8011596:	d241      	bcs.n	801161c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011598:	68bb      	ldr	r3, [r7, #8]
 801159a:	699b      	ldr	r3, [r3, #24]
 801159c:	2b00      	cmp	r3, #0
 801159e:	db06      	blt.n	80115ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80115a0:	4b25      	ldr	r3, [pc, #148]	@ (8011638 <xTaskPriorityInherit+0xc4>)
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80115aa:	68bb      	ldr	r3, [r7, #8]
 80115ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80115ae:	68bb      	ldr	r3, [r7, #8]
 80115b0:	6959      	ldr	r1, [r3, #20]
 80115b2:	68bb      	ldr	r3, [r7, #8]
 80115b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115b6:	4613      	mov	r3, r2
 80115b8:	009b      	lsls	r3, r3, #2
 80115ba:	4413      	add	r3, r2
 80115bc:	009b      	lsls	r3, r3, #2
 80115be:	4a1f      	ldr	r2, [pc, #124]	@ (801163c <xTaskPriorityInherit+0xc8>)
 80115c0:	4413      	add	r3, r2
 80115c2:	4299      	cmp	r1, r3
 80115c4:	d122      	bne.n	801160c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80115c6:	68bb      	ldr	r3, [r7, #8]
 80115c8:	3304      	adds	r3, #4
 80115ca:	4618      	mov	r0, r3
 80115cc:	f7fe fa44 	bl	800fa58 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80115d0:	4b19      	ldr	r3, [pc, #100]	@ (8011638 <xTaskPriorityInherit+0xc4>)
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115d6:	68bb      	ldr	r3, [r7, #8]
 80115d8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80115da:	68bb      	ldr	r3, [r7, #8]
 80115dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115de:	4b18      	ldr	r3, [pc, #96]	@ (8011640 <xTaskPriorityInherit+0xcc>)
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	429a      	cmp	r2, r3
 80115e4:	d903      	bls.n	80115ee <xTaskPriorityInherit+0x7a>
 80115e6:	68bb      	ldr	r3, [r7, #8]
 80115e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115ea:	4a15      	ldr	r2, [pc, #84]	@ (8011640 <xTaskPriorityInherit+0xcc>)
 80115ec:	6013      	str	r3, [r2, #0]
 80115ee:	68bb      	ldr	r3, [r7, #8]
 80115f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115f2:	4613      	mov	r3, r2
 80115f4:	009b      	lsls	r3, r3, #2
 80115f6:	4413      	add	r3, r2
 80115f8:	009b      	lsls	r3, r3, #2
 80115fa:	4a10      	ldr	r2, [pc, #64]	@ (801163c <xTaskPriorityInherit+0xc8>)
 80115fc:	441a      	add	r2, r3
 80115fe:	68bb      	ldr	r3, [r7, #8]
 8011600:	3304      	adds	r3, #4
 8011602:	4619      	mov	r1, r3
 8011604:	4610      	mov	r0, r2
 8011606:	f7fe f9ca 	bl	800f99e <vListInsertEnd>
 801160a:	e004      	b.n	8011616 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801160c:	4b0a      	ldr	r3, [pc, #40]	@ (8011638 <xTaskPriorityInherit+0xc4>)
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011616:	2301      	movs	r3, #1
 8011618:	60fb      	str	r3, [r7, #12]
 801161a:	e008      	b.n	801162e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801161c:	68bb      	ldr	r3, [r7, #8]
 801161e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011620:	4b05      	ldr	r3, [pc, #20]	@ (8011638 <xTaskPriorityInherit+0xc4>)
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011626:	429a      	cmp	r2, r3
 8011628:	d201      	bcs.n	801162e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801162a:	2301      	movs	r3, #1
 801162c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801162e:	68fb      	ldr	r3, [r7, #12]
	}
 8011630:	4618      	mov	r0, r3
 8011632:	3710      	adds	r7, #16
 8011634:	46bd      	mov	sp, r7
 8011636:	bd80      	pop	{r7, pc}
 8011638:	24002518 	.word	0x24002518
 801163c:	2400251c 	.word	0x2400251c
 8011640:	240029f4 	.word	0x240029f4

08011644 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011644:	b580      	push	{r7, lr}
 8011646:	b086      	sub	sp, #24
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011650:	2300      	movs	r3, #0
 8011652:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d058      	beq.n	801170c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801165a:	4b2f      	ldr	r3, [pc, #188]	@ (8011718 <xTaskPriorityDisinherit+0xd4>)
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	693a      	ldr	r2, [r7, #16]
 8011660:	429a      	cmp	r2, r3
 8011662:	d00b      	beq.n	801167c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8011664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011668:	f383 8811 	msr	BASEPRI, r3
 801166c:	f3bf 8f6f 	isb	sy
 8011670:	f3bf 8f4f 	dsb	sy
 8011674:	60fb      	str	r3, [r7, #12]
}
 8011676:	bf00      	nop
 8011678:	bf00      	nop
 801167a:	e7fd      	b.n	8011678 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801167c:	693b      	ldr	r3, [r7, #16]
 801167e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011680:	2b00      	cmp	r3, #0
 8011682:	d10b      	bne.n	801169c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8011684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011688:	f383 8811 	msr	BASEPRI, r3
 801168c:	f3bf 8f6f 	isb	sy
 8011690:	f3bf 8f4f 	dsb	sy
 8011694:	60bb      	str	r3, [r7, #8]
}
 8011696:	bf00      	nop
 8011698:	bf00      	nop
 801169a:	e7fd      	b.n	8011698 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801169c:	693b      	ldr	r3, [r7, #16]
 801169e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80116a0:	1e5a      	subs	r2, r3, #1
 80116a2:	693b      	ldr	r3, [r7, #16]
 80116a4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80116a6:	693b      	ldr	r3, [r7, #16]
 80116a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116aa:	693b      	ldr	r3, [r7, #16]
 80116ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80116ae:	429a      	cmp	r2, r3
 80116b0:	d02c      	beq.n	801170c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80116b2:	693b      	ldr	r3, [r7, #16]
 80116b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d128      	bne.n	801170c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	3304      	adds	r3, #4
 80116be:	4618      	mov	r0, r3
 80116c0:	f7fe f9ca 	bl	800fa58 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80116c4:	693b      	ldr	r3, [r7, #16]
 80116c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80116c8:	693b      	ldr	r3, [r7, #16]
 80116ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80116cc:	693b      	ldr	r3, [r7, #16]
 80116ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116d0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80116d4:	693b      	ldr	r3, [r7, #16]
 80116d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80116d8:	693b      	ldr	r3, [r7, #16]
 80116da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116dc:	4b0f      	ldr	r3, [pc, #60]	@ (801171c <xTaskPriorityDisinherit+0xd8>)
 80116de:	681b      	ldr	r3, [r3, #0]
 80116e0:	429a      	cmp	r2, r3
 80116e2:	d903      	bls.n	80116ec <xTaskPriorityDisinherit+0xa8>
 80116e4:	693b      	ldr	r3, [r7, #16]
 80116e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116e8:	4a0c      	ldr	r2, [pc, #48]	@ (801171c <xTaskPriorityDisinherit+0xd8>)
 80116ea:	6013      	str	r3, [r2, #0]
 80116ec:	693b      	ldr	r3, [r7, #16]
 80116ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116f0:	4613      	mov	r3, r2
 80116f2:	009b      	lsls	r3, r3, #2
 80116f4:	4413      	add	r3, r2
 80116f6:	009b      	lsls	r3, r3, #2
 80116f8:	4a09      	ldr	r2, [pc, #36]	@ (8011720 <xTaskPriorityDisinherit+0xdc>)
 80116fa:	441a      	add	r2, r3
 80116fc:	693b      	ldr	r3, [r7, #16]
 80116fe:	3304      	adds	r3, #4
 8011700:	4619      	mov	r1, r3
 8011702:	4610      	mov	r0, r2
 8011704:	f7fe f94b 	bl	800f99e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011708:	2301      	movs	r3, #1
 801170a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801170c:	697b      	ldr	r3, [r7, #20]
	}
 801170e:	4618      	mov	r0, r3
 8011710:	3718      	adds	r7, #24
 8011712:	46bd      	mov	sp, r7
 8011714:	bd80      	pop	{r7, pc}
 8011716:	bf00      	nop
 8011718:	24002518 	.word	0x24002518
 801171c:	240029f4 	.word	0x240029f4
 8011720:	2400251c 	.word	0x2400251c

08011724 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011724:	b580      	push	{r7, lr}
 8011726:	b088      	sub	sp, #32
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
 801172c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011732:	2301      	movs	r3, #1
 8011734:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d06c      	beq.n	8011816 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801173c:	69bb      	ldr	r3, [r7, #24]
 801173e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011740:	2b00      	cmp	r3, #0
 8011742:	d10b      	bne.n	801175c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8011744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011748:	f383 8811 	msr	BASEPRI, r3
 801174c:	f3bf 8f6f 	isb	sy
 8011750:	f3bf 8f4f 	dsb	sy
 8011754:	60fb      	str	r3, [r7, #12]
}
 8011756:	bf00      	nop
 8011758:	bf00      	nop
 801175a:	e7fd      	b.n	8011758 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801175c:	69bb      	ldr	r3, [r7, #24]
 801175e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011760:	683a      	ldr	r2, [r7, #0]
 8011762:	429a      	cmp	r2, r3
 8011764:	d902      	bls.n	801176c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011766:	683b      	ldr	r3, [r7, #0]
 8011768:	61fb      	str	r3, [r7, #28]
 801176a:	e002      	b.n	8011772 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801176c:	69bb      	ldr	r3, [r7, #24]
 801176e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011770:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011772:	69bb      	ldr	r3, [r7, #24]
 8011774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011776:	69fa      	ldr	r2, [r7, #28]
 8011778:	429a      	cmp	r2, r3
 801177a:	d04c      	beq.n	8011816 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801177c:	69bb      	ldr	r3, [r7, #24]
 801177e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011780:	697a      	ldr	r2, [r7, #20]
 8011782:	429a      	cmp	r2, r3
 8011784:	d147      	bne.n	8011816 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011786:	4b26      	ldr	r3, [pc, #152]	@ (8011820 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	69ba      	ldr	r2, [r7, #24]
 801178c:	429a      	cmp	r2, r3
 801178e:	d10b      	bne.n	80117a8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8011790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011794:	f383 8811 	msr	BASEPRI, r3
 8011798:	f3bf 8f6f 	isb	sy
 801179c:	f3bf 8f4f 	dsb	sy
 80117a0:	60bb      	str	r3, [r7, #8]
}
 80117a2:	bf00      	nop
 80117a4:	bf00      	nop
 80117a6:	e7fd      	b.n	80117a4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80117a8:	69bb      	ldr	r3, [r7, #24]
 80117aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117ac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80117ae:	69bb      	ldr	r3, [r7, #24]
 80117b0:	69fa      	ldr	r2, [r7, #28]
 80117b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80117b4:	69bb      	ldr	r3, [r7, #24]
 80117b6:	699b      	ldr	r3, [r3, #24]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	db04      	blt.n	80117c6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80117bc:	69fb      	ldr	r3, [r7, #28]
 80117be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80117c2:	69bb      	ldr	r3, [r7, #24]
 80117c4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80117c6:	69bb      	ldr	r3, [r7, #24]
 80117c8:	6959      	ldr	r1, [r3, #20]
 80117ca:	693a      	ldr	r2, [r7, #16]
 80117cc:	4613      	mov	r3, r2
 80117ce:	009b      	lsls	r3, r3, #2
 80117d0:	4413      	add	r3, r2
 80117d2:	009b      	lsls	r3, r3, #2
 80117d4:	4a13      	ldr	r2, [pc, #76]	@ (8011824 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80117d6:	4413      	add	r3, r2
 80117d8:	4299      	cmp	r1, r3
 80117da:	d11c      	bne.n	8011816 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80117dc:	69bb      	ldr	r3, [r7, #24]
 80117de:	3304      	adds	r3, #4
 80117e0:	4618      	mov	r0, r3
 80117e2:	f7fe f939 	bl	800fa58 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80117e6:	69bb      	ldr	r3, [r7, #24]
 80117e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80117ea:	4b0f      	ldr	r3, [pc, #60]	@ (8011828 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	429a      	cmp	r2, r3
 80117f0:	d903      	bls.n	80117fa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80117f2:	69bb      	ldr	r3, [r7, #24]
 80117f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117f6:	4a0c      	ldr	r2, [pc, #48]	@ (8011828 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80117f8:	6013      	str	r3, [r2, #0]
 80117fa:	69bb      	ldr	r3, [r7, #24]
 80117fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80117fe:	4613      	mov	r3, r2
 8011800:	009b      	lsls	r3, r3, #2
 8011802:	4413      	add	r3, r2
 8011804:	009b      	lsls	r3, r3, #2
 8011806:	4a07      	ldr	r2, [pc, #28]	@ (8011824 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011808:	441a      	add	r2, r3
 801180a:	69bb      	ldr	r3, [r7, #24]
 801180c:	3304      	adds	r3, #4
 801180e:	4619      	mov	r1, r3
 8011810:	4610      	mov	r0, r2
 8011812:	f7fe f8c4 	bl	800f99e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011816:	bf00      	nop
 8011818:	3720      	adds	r7, #32
 801181a:	46bd      	mov	sp, r7
 801181c:	bd80      	pop	{r7, pc}
 801181e:	bf00      	nop
 8011820:	24002518 	.word	0x24002518
 8011824:	2400251c 	.word	0x2400251c
 8011828:	240029f4 	.word	0x240029f4

0801182c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801182c:	b480      	push	{r7}
 801182e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011830:	4b07      	ldr	r3, [pc, #28]	@ (8011850 <pvTaskIncrementMutexHeldCount+0x24>)
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	2b00      	cmp	r3, #0
 8011836:	d004      	beq.n	8011842 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011838:	4b05      	ldr	r3, [pc, #20]	@ (8011850 <pvTaskIncrementMutexHeldCount+0x24>)
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801183e:	3201      	adds	r2, #1
 8011840:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8011842:	4b03      	ldr	r3, [pc, #12]	@ (8011850 <pvTaskIncrementMutexHeldCount+0x24>)
 8011844:	681b      	ldr	r3, [r3, #0]
	}
 8011846:	4618      	mov	r0, r3
 8011848:	46bd      	mov	sp, r7
 801184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184e:	4770      	bx	lr
 8011850:	24002518 	.word	0x24002518

08011854 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011854:	b580      	push	{r7, lr}
 8011856:	b084      	sub	sp, #16
 8011858:	af00      	add	r7, sp, #0
 801185a:	6078      	str	r0, [r7, #4]
 801185c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801185e:	4b21      	ldr	r3, [pc, #132]	@ (80118e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011864:	4b20      	ldr	r3, [pc, #128]	@ (80118e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	3304      	adds	r3, #4
 801186a:	4618      	mov	r0, r3
 801186c:	f7fe f8f4 	bl	800fa58 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011876:	d10a      	bne.n	801188e <prvAddCurrentTaskToDelayedList+0x3a>
 8011878:	683b      	ldr	r3, [r7, #0]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d007      	beq.n	801188e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801187e:	4b1a      	ldr	r3, [pc, #104]	@ (80118e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	3304      	adds	r3, #4
 8011884:	4619      	mov	r1, r3
 8011886:	4819      	ldr	r0, [pc, #100]	@ (80118ec <prvAddCurrentTaskToDelayedList+0x98>)
 8011888:	f7fe f889 	bl	800f99e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801188c:	e026      	b.n	80118dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801188e:	68fa      	ldr	r2, [r7, #12]
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	4413      	add	r3, r2
 8011894:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011896:	4b14      	ldr	r3, [pc, #80]	@ (80118e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	68ba      	ldr	r2, [r7, #8]
 801189c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801189e:	68ba      	ldr	r2, [r7, #8]
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	429a      	cmp	r2, r3
 80118a4:	d209      	bcs.n	80118ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80118a6:	4b12      	ldr	r3, [pc, #72]	@ (80118f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80118a8:	681a      	ldr	r2, [r3, #0]
 80118aa:	4b0f      	ldr	r3, [pc, #60]	@ (80118e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	3304      	adds	r3, #4
 80118b0:	4619      	mov	r1, r3
 80118b2:	4610      	mov	r0, r2
 80118b4:	f7fe f897 	bl	800f9e6 <vListInsert>
}
 80118b8:	e010      	b.n	80118dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80118ba:	4b0e      	ldr	r3, [pc, #56]	@ (80118f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80118bc:	681a      	ldr	r2, [r3, #0]
 80118be:	4b0a      	ldr	r3, [pc, #40]	@ (80118e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	3304      	adds	r3, #4
 80118c4:	4619      	mov	r1, r3
 80118c6:	4610      	mov	r0, r2
 80118c8:	f7fe f88d 	bl	800f9e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80118cc:	4b0a      	ldr	r3, [pc, #40]	@ (80118f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	68ba      	ldr	r2, [r7, #8]
 80118d2:	429a      	cmp	r2, r3
 80118d4:	d202      	bcs.n	80118dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80118d6:	4a08      	ldr	r2, [pc, #32]	@ (80118f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80118d8:	68bb      	ldr	r3, [r7, #8]
 80118da:	6013      	str	r3, [r2, #0]
}
 80118dc:	bf00      	nop
 80118de:	3710      	adds	r7, #16
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bd80      	pop	{r7, pc}
 80118e4:	240029f0 	.word	0x240029f0
 80118e8:	24002518 	.word	0x24002518
 80118ec:	240029d8 	.word	0x240029d8
 80118f0:	240029a8 	.word	0x240029a8
 80118f4:	240029a4 	.word	0x240029a4
 80118f8:	24002a0c 	.word	0x24002a0c

080118fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b08a      	sub	sp, #40	@ 0x28
 8011900:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011902:	2300      	movs	r3, #0
 8011904:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011906:	f000 fb13 	bl	8011f30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801190a:	4b1d      	ldr	r3, [pc, #116]	@ (8011980 <xTimerCreateTimerTask+0x84>)
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	2b00      	cmp	r3, #0
 8011910:	d021      	beq.n	8011956 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011912:	2300      	movs	r3, #0
 8011914:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011916:	2300      	movs	r3, #0
 8011918:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801191a:	1d3a      	adds	r2, r7, #4
 801191c:	f107 0108 	add.w	r1, r7, #8
 8011920:	f107 030c 	add.w	r3, r7, #12
 8011924:	4618      	mov	r0, r3
 8011926:	f7fd fff3 	bl	800f910 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801192a:	6879      	ldr	r1, [r7, #4]
 801192c:	68bb      	ldr	r3, [r7, #8]
 801192e:	68fa      	ldr	r2, [r7, #12]
 8011930:	9202      	str	r2, [sp, #8]
 8011932:	9301      	str	r3, [sp, #4]
 8011934:	2302      	movs	r3, #2
 8011936:	9300      	str	r3, [sp, #0]
 8011938:	2300      	movs	r3, #0
 801193a:	460a      	mov	r2, r1
 801193c:	4911      	ldr	r1, [pc, #68]	@ (8011984 <xTimerCreateTimerTask+0x88>)
 801193e:	4812      	ldr	r0, [pc, #72]	@ (8011988 <xTimerCreateTimerTask+0x8c>)
 8011940:	f7fe ffa2 	bl	8010888 <xTaskCreateStatic>
 8011944:	4603      	mov	r3, r0
 8011946:	4a11      	ldr	r2, [pc, #68]	@ (801198c <xTimerCreateTimerTask+0x90>)
 8011948:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801194a:	4b10      	ldr	r3, [pc, #64]	@ (801198c <xTimerCreateTimerTask+0x90>)
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d001      	beq.n	8011956 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011952:	2301      	movs	r3, #1
 8011954:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011956:	697b      	ldr	r3, [r7, #20]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d10b      	bne.n	8011974 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801195c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011960:	f383 8811 	msr	BASEPRI, r3
 8011964:	f3bf 8f6f 	isb	sy
 8011968:	f3bf 8f4f 	dsb	sy
 801196c:	613b      	str	r3, [r7, #16]
}
 801196e:	bf00      	nop
 8011970:	bf00      	nop
 8011972:	e7fd      	b.n	8011970 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011974:	697b      	ldr	r3, [r7, #20]
}
 8011976:	4618      	mov	r0, r3
 8011978:	3718      	adds	r7, #24
 801197a:	46bd      	mov	sp, r7
 801197c:	bd80      	pop	{r7, pc}
 801197e:	bf00      	nop
 8011980:	24002a48 	.word	0x24002a48
 8011984:	08017e64 	.word	0x08017e64
 8011988:	08011ac9 	.word	0x08011ac9
 801198c:	24002a4c 	.word	0x24002a4c

08011990 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011990:	b580      	push	{r7, lr}
 8011992:	b08a      	sub	sp, #40	@ 0x28
 8011994:	af00      	add	r7, sp, #0
 8011996:	60f8      	str	r0, [r7, #12]
 8011998:	60b9      	str	r1, [r7, #8]
 801199a:	607a      	str	r2, [r7, #4]
 801199c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801199e:	2300      	movs	r3, #0
 80119a0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d10b      	bne.n	80119c0 <xTimerGenericCommand+0x30>
	__asm volatile
 80119a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ac:	f383 8811 	msr	BASEPRI, r3
 80119b0:	f3bf 8f6f 	isb	sy
 80119b4:	f3bf 8f4f 	dsb	sy
 80119b8:	623b      	str	r3, [r7, #32]
}
 80119ba:	bf00      	nop
 80119bc:	bf00      	nop
 80119be:	e7fd      	b.n	80119bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80119c0:	4b19      	ldr	r3, [pc, #100]	@ (8011a28 <xTimerGenericCommand+0x98>)
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d02a      	beq.n	8011a1e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80119c8:	68bb      	ldr	r3, [r7, #8]
 80119ca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80119d4:	68bb      	ldr	r3, [r7, #8]
 80119d6:	2b05      	cmp	r3, #5
 80119d8:	dc18      	bgt.n	8011a0c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80119da:	f7ff fdad 	bl	8011538 <xTaskGetSchedulerState>
 80119de:	4603      	mov	r3, r0
 80119e0:	2b02      	cmp	r3, #2
 80119e2:	d109      	bne.n	80119f8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80119e4:	4b10      	ldr	r3, [pc, #64]	@ (8011a28 <xTimerGenericCommand+0x98>)
 80119e6:	6818      	ldr	r0, [r3, #0]
 80119e8:	f107 0110 	add.w	r1, r7, #16
 80119ec:	2300      	movs	r3, #0
 80119ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80119f0:	f7fe f9a2 	bl	800fd38 <xQueueGenericSend>
 80119f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80119f6:	e012      	b.n	8011a1e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80119f8:	4b0b      	ldr	r3, [pc, #44]	@ (8011a28 <xTimerGenericCommand+0x98>)
 80119fa:	6818      	ldr	r0, [r3, #0]
 80119fc:	f107 0110 	add.w	r1, r7, #16
 8011a00:	2300      	movs	r3, #0
 8011a02:	2200      	movs	r2, #0
 8011a04:	f7fe f998 	bl	800fd38 <xQueueGenericSend>
 8011a08:	6278      	str	r0, [r7, #36]	@ 0x24
 8011a0a:	e008      	b.n	8011a1e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011a0c:	4b06      	ldr	r3, [pc, #24]	@ (8011a28 <xTimerGenericCommand+0x98>)
 8011a0e:	6818      	ldr	r0, [r3, #0]
 8011a10:	f107 0110 	add.w	r1, r7, #16
 8011a14:	2300      	movs	r3, #0
 8011a16:	683a      	ldr	r2, [r7, #0]
 8011a18:	f7fe fa90 	bl	800ff3c <xQueueGenericSendFromISR>
 8011a1c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011a20:	4618      	mov	r0, r3
 8011a22:	3728      	adds	r7, #40	@ 0x28
 8011a24:	46bd      	mov	sp, r7
 8011a26:	bd80      	pop	{r7, pc}
 8011a28:	24002a48 	.word	0x24002a48

08011a2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011a2c:	b580      	push	{r7, lr}
 8011a2e:	b088      	sub	sp, #32
 8011a30:	af02      	add	r7, sp, #8
 8011a32:	6078      	str	r0, [r7, #4]
 8011a34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011a36:	4b23      	ldr	r3, [pc, #140]	@ (8011ac4 <prvProcessExpiredTimer+0x98>)
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	68db      	ldr	r3, [r3, #12]
 8011a3c:	68db      	ldr	r3, [r3, #12]
 8011a3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011a40:	697b      	ldr	r3, [r7, #20]
 8011a42:	3304      	adds	r3, #4
 8011a44:	4618      	mov	r0, r3
 8011a46:	f7fe f807 	bl	800fa58 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011a4a:	697b      	ldr	r3, [r7, #20]
 8011a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011a50:	f003 0304 	and.w	r3, r3, #4
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d023      	beq.n	8011aa0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011a58:	697b      	ldr	r3, [r7, #20]
 8011a5a:	699a      	ldr	r2, [r3, #24]
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	18d1      	adds	r1, r2, r3
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	683a      	ldr	r2, [r7, #0]
 8011a64:	6978      	ldr	r0, [r7, #20]
 8011a66:	f000 f8d5 	bl	8011c14 <prvInsertTimerInActiveList>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d020      	beq.n	8011ab2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011a70:	2300      	movs	r3, #0
 8011a72:	9300      	str	r3, [sp, #0]
 8011a74:	2300      	movs	r3, #0
 8011a76:	687a      	ldr	r2, [r7, #4]
 8011a78:	2100      	movs	r1, #0
 8011a7a:	6978      	ldr	r0, [r7, #20]
 8011a7c:	f7ff ff88 	bl	8011990 <xTimerGenericCommand>
 8011a80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011a82:	693b      	ldr	r3, [r7, #16]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d114      	bne.n	8011ab2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8011a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a8c:	f383 8811 	msr	BASEPRI, r3
 8011a90:	f3bf 8f6f 	isb	sy
 8011a94:	f3bf 8f4f 	dsb	sy
 8011a98:	60fb      	str	r3, [r7, #12]
}
 8011a9a:	bf00      	nop
 8011a9c:	bf00      	nop
 8011a9e:	e7fd      	b.n	8011a9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011aa0:	697b      	ldr	r3, [r7, #20]
 8011aa2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011aa6:	f023 0301 	bic.w	r3, r3, #1
 8011aaa:	b2da      	uxtb	r2, r3
 8011aac:	697b      	ldr	r3, [r7, #20]
 8011aae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011ab2:	697b      	ldr	r3, [r7, #20]
 8011ab4:	6a1b      	ldr	r3, [r3, #32]
 8011ab6:	6978      	ldr	r0, [r7, #20]
 8011ab8:	4798      	blx	r3
}
 8011aba:	bf00      	nop
 8011abc:	3718      	adds	r7, #24
 8011abe:	46bd      	mov	sp, r7
 8011ac0:	bd80      	pop	{r7, pc}
 8011ac2:	bf00      	nop
 8011ac4:	24002a40 	.word	0x24002a40

08011ac8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b084      	sub	sp, #16
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011ad0:	f107 0308 	add.w	r3, r7, #8
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	f000 f859 	bl	8011b8c <prvGetNextExpireTime>
 8011ada:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011adc:	68bb      	ldr	r3, [r7, #8]
 8011ade:	4619      	mov	r1, r3
 8011ae0:	68f8      	ldr	r0, [r7, #12]
 8011ae2:	f000 f805 	bl	8011af0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011ae6:	f000 f8d7 	bl	8011c98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011aea:	bf00      	nop
 8011aec:	e7f0      	b.n	8011ad0 <prvTimerTask+0x8>
	...

08011af0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011af0:	b580      	push	{r7, lr}
 8011af2:	b084      	sub	sp, #16
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	6078      	str	r0, [r7, #4]
 8011af8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011afa:	f7ff f929 	bl	8010d50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011afe:	f107 0308 	add.w	r3, r7, #8
 8011b02:	4618      	mov	r0, r3
 8011b04:	f000 f866 	bl	8011bd4 <prvSampleTimeNow>
 8011b08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011b0a:	68bb      	ldr	r3, [r7, #8]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d130      	bne.n	8011b72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011b10:	683b      	ldr	r3, [r7, #0]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d10a      	bne.n	8011b2c <prvProcessTimerOrBlockTask+0x3c>
 8011b16:	687a      	ldr	r2, [r7, #4]
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	429a      	cmp	r2, r3
 8011b1c:	d806      	bhi.n	8011b2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011b1e:	f7ff f925 	bl	8010d6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011b22:	68f9      	ldr	r1, [r7, #12]
 8011b24:	6878      	ldr	r0, [r7, #4]
 8011b26:	f7ff ff81 	bl	8011a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011b2a:	e024      	b.n	8011b76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011b2c:	683b      	ldr	r3, [r7, #0]
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d008      	beq.n	8011b44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011b32:	4b13      	ldr	r3, [pc, #76]	@ (8011b80 <prvProcessTimerOrBlockTask+0x90>)
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d101      	bne.n	8011b40 <prvProcessTimerOrBlockTask+0x50>
 8011b3c:	2301      	movs	r3, #1
 8011b3e:	e000      	b.n	8011b42 <prvProcessTimerOrBlockTask+0x52>
 8011b40:	2300      	movs	r3, #0
 8011b42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011b44:	4b0f      	ldr	r3, [pc, #60]	@ (8011b84 <prvProcessTimerOrBlockTask+0x94>)
 8011b46:	6818      	ldr	r0, [r3, #0]
 8011b48:	687a      	ldr	r2, [r7, #4]
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	1ad3      	subs	r3, r2, r3
 8011b4e:	683a      	ldr	r2, [r7, #0]
 8011b50:	4619      	mov	r1, r3
 8011b52:	f7fe fe65 	bl	8010820 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011b56:	f7ff f909 	bl	8010d6c <xTaskResumeAll>
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d10a      	bne.n	8011b76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011b60:	4b09      	ldr	r3, [pc, #36]	@ (8011b88 <prvProcessTimerOrBlockTask+0x98>)
 8011b62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b66:	601a      	str	r2, [r3, #0]
 8011b68:	f3bf 8f4f 	dsb	sy
 8011b6c:	f3bf 8f6f 	isb	sy
}
 8011b70:	e001      	b.n	8011b76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011b72:	f7ff f8fb 	bl	8010d6c <xTaskResumeAll>
}
 8011b76:	bf00      	nop
 8011b78:	3710      	adds	r7, #16
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	bf00      	nop
 8011b80:	24002a44 	.word	0x24002a44
 8011b84:	24002a48 	.word	0x24002a48
 8011b88:	e000ed04 	.word	0xe000ed04

08011b8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011b8c:	b480      	push	{r7}
 8011b8e:	b085      	sub	sp, #20
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011b94:	4b0e      	ldr	r3, [pc, #56]	@ (8011bd0 <prvGetNextExpireTime+0x44>)
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d101      	bne.n	8011ba2 <prvGetNextExpireTime+0x16>
 8011b9e:	2201      	movs	r2, #1
 8011ba0:	e000      	b.n	8011ba4 <prvGetNextExpireTime+0x18>
 8011ba2:	2200      	movs	r2, #0
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d105      	bne.n	8011bbc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011bb0:	4b07      	ldr	r3, [pc, #28]	@ (8011bd0 <prvGetNextExpireTime+0x44>)
 8011bb2:	681b      	ldr	r3, [r3, #0]
 8011bb4:	68db      	ldr	r3, [r3, #12]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	60fb      	str	r3, [r7, #12]
 8011bba:	e001      	b.n	8011bc0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011bbc:	2300      	movs	r3, #0
 8011bbe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011bc0:	68fb      	ldr	r3, [r7, #12]
}
 8011bc2:	4618      	mov	r0, r3
 8011bc4:	3714      	adds	r7, #20
 8011bc6:	46bd      	mov	sp, r7
 8011bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bcc:	4770      	bx	lr
 8011bce:	bf00      	nop
 8011bd0:	24002a40 	.word	0x24002a40

08011bd4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	b084      	sub	sp, #16
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011bdc:	f7ff f964 	bl	8010ea8 <xTaskGetTickCount>
 8011be0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011be2:	4b0b      	ldr	r3, [pc, #44]	@ (8011c10 <prvSampleTimeNow+0x3c>)
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	68fa      	ldr	r2, [r7, #12]
 8011be8:	429a      	cmp	r2, r3
 8011bea:	d205      	bcs.n	8011bf8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011bec:	f000 f93a 	bl	8011e64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	2201      	movs	r2, #1
 8011bf4:	601a      	str	r2, [r3, #0]
 8011bf6:	e002      	b.n	8011bfe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011bfe:	4a04      	ldr	r2, [pc, #16]	@ (8011c10 <prvSampleTimeNow+0x3c>)
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011c04:	68fb      	ldr	r3, [r7, #12]
}
 8011c06:	4618      	mov	r0, r3
 8011c08:	3710      	adds	r7, #16
 8011c0a:	46bd      	mov	sp, r7
 8011c0c:	bd80      	pop	{r7, pc}
 8011c0e:	bf00      	nop
 8011c10:	24002a50 	.word	0x24002a50

08011c14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b086      	sub	sp, #24
 8011c18:	af00      	add	r7, sp, #0
 8011c1a:	60f8      	str	r0, [r7, #12]
 8011c1c:	60b9      	str	r1, [r7, #8]
 8011c1e:	607a      	str	r2, [r7, #4]
 8011c20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011c22:	2300      	movs	r3, #0
 8011c24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	68ba      	ldr	r2, [r7, #8]
 8011c2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	68fa      	ldr	r2, [r7, #12]
 8011c30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011c32:	68ba      	ldr	r2, [r7, #8]
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	429a      	cmp	r2, r3
 8011c38:	d812      	bhi.n	8011c60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011c3a:	687a      	ldr	r2, [r7, #4]
 8011c3c:	683b      	ldr	r3, [r7, #0]
 8011c3e:	1ad2      	subs	r2, r2, r3
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	699b      	ldr	r3, [r3, #24]
 8011c44:	429a      	cmp	r2, r3
 8011c46:	d302      	bcc.n	8011c4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011c48:	2301      	movs	r3, #1
 8011c4a:	617b      	str	r3, [r7, #20]
 8011c4c:	e01b      	b.n	8011c86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011c4e:	4b10      	ldr	r3, [pc, #64]	@ (8011c90 <prvInsertTimerInActiveList+0x7c>)
 8011c50:	681a      	ldr	r2, [r3, #0]
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	3304      	adds	r3, #4
 8011c56:	4619      	mov	r1, r3
 8011c58:	4610      	mov	r0, r2
 8011c5a:	f7fd fec4 	bl	800f9e6 <vListInsert>
 8011c5e:	e012      	b.n	8011c86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011c60:	687a      	ldr	r2, [r7, #4]
 8011c62:	683b      	ldr	r3, [r7, #0]
 8011c64:	429a      	cmp	r2, r3
 8011c66:	d206      	bcs.n	8011c76 <prvInsertTimerInActiveList+0x62>
 8011c68:	68ba      	ldr	r2, [r7, #8]
 8011c6a:	683b      	ldr	r3, [r7, #0]
 8011c6c:	429a      	cmp	r2, r3
 8011c6e:	d302      	bcc.n	8011c76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011c70:	2301      	movs	r3, #1
 8011c72:	617b      	str	r3, [r7, #20]
 8011c74:	e007      	b.n	8011c86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011c76:	4b07      	ldr	r3, [pc, #28]	@ (8011c94 <prvInsertTimerInActiveList+0x80>)
 8011c78:	681a      	ldr	r2, [r3, #0]
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	3304      	adds	r3, #4
 8011c7e:	4619      	mov	r1, r3
 8011c80:	4610      	mov	r0, r2
 8011c82:	f7fd feb0 	bl	800f9e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011c86:	697b      	ldr	r3, [r7, #20]
}
 8011c88:	4618      	mov	r0, r3
 8011c8a:	3718      	adds	r7, #24
 8011c8c:	46bd      	mov	sp, r7
 8011c8e:	bd80      	pop	{r7, pc}
 8011c90:	24002a44 	.word	0x24002a44
 8011c94:	24002a40 	.word	0x24002a40

08011c98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	b08e      	sub	sp, #56	@ 0x38
 8011c9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011c9e:	e0ce      	b.n	8011e3e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	da19      	bge.n	8011cda <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011ca6:	1d3b      	adds	r3, r7, #4
 8011ca8:	3304      	adds	r3, #4
 8011caa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d10b      	bne.n	8011cca <prvProcessReceivedCommands+0x32>
	__asm volatile
 8011cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cb6:	f383 8811 	msr	BASEPRI, r3
 8011cba:	f3bf 8f6f 	isb	sy
 8011cbe:	f3bf 8f4f 	dsb	sy
 8011cc2:	61fb      	str	r3, [r7, #28]
}
 8011cc4:	bf00      	nop
 8011cc6:	bf00      	nop
 8011cc8:	e7fd      	b.n	8011cc6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011cd0:	6850      	ldr	r0, [r2, #4]
 8011cd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011cd4:	6892      	ldr	r2, [r2, #8]
 8011cd6:	4611      	mov	r1, r2
 8011cd8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	f2c0 80ae 	blt.w	8011e3e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ce8:	695b      	ldr	r3, [r3, #20]
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d004      	beq.n	8011cf8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cf0:	3304      	adds	r3, #4
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	f7fd feb0 	bl	800fa58 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011cf8:	463b      	mov	r3, r7
 8011cfa:	4618      	mov	r0, r3
 8011cfc:	f7ff ff6a 	bl	8011bd4 <prvSampleTimeNow>
 8011d00:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	2b09      	cmp	r3, #9
 8011d06:	f200 8097 	bhi.w	8011e38 <prvProcessReceivedCommands+0x1a0>
 8011d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8011d10 <prvProcessReceivedCommands+0x78>)
 8011d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d10:	08011d39 	.word	0x08011d39
 8011d14:	08011d39 	.word	0x08011d39
 8011d18:	08011d39 	.word	0x08011d39
 8011d1c:	08011daf 	.word	0x08011daf
 8011d20:	08011dc3 	.word	0x08011dc3
 8011d24:	08011e0f 	.word	0x08011e0f
 8011d28:	08011d39 	.word	0x08011d39
 8011d2c:	08011d39 	.word	0x08011d39
 8011d30:	08011daf 	.word	0x08011daf
 8011d34:	08011dc3 	.word	0x08011dc3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011d3e:	f043 0301 	orr.w	r3, r3, #1
 8011d42:	b2da      	uxtb	r2, r3
 8011d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011d4a:	68ba      	ldr	r2, [r7, #8]
 8011d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d4e:	699b      	ldr	r3, [r3, #24]
 8011d50:	18d1      	adds	r1, r2, r3
 8011d52:	68bb      	ldr	r3, [r7, #8]
 8011d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011d56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011d58:	f7ff ff5c 	bl	8011c14 <prvInsertTimerInActiveList>
 8011d5c:	4603      	mov	r3, r0
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d06c      	beq.n	8011e3c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d64:	6a1b      	ldr	r3, [r3, #32]
 8011d66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011d68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011d70:	f003 0304 	and.w	r3, r3, #4
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d061      	beq.n	8011e3c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011d78:	68ba      	ldr	r2, [r7, #8]
 8011d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d7c:	699b      	ldr	r3, [r3, #24]
 8011d7e:	441a      	add	r2, r3
 8011d80:	2300      	movs	r3, #0
 8011d82:	9300      	str	r3, [sp, #0]
 8011d84:	2300      	movs	r3, #0
 8011d86:	2100      	movs	r1, #0
 8011d88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011d8a:	f7ff fe01 	bl	8011990 <xTimerGenericCommand>
 8011d8e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011d90:	6a3b      	ldr	r3, [r7, #32]
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d152      	bne.n	8011e3c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8011d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d9a:	f383 8811 	msr	BASEPRI, r3
 8011d9e:	f3bf 8f6f 	isb	sy
 8011da2:	f3bf 8f4f 	dsb	sy
 8011da6:	61bb      	str	r3, [r7, #24]
}
 8011da8:	bf00      	nop
 8011daa:	bf00      	nop
 8011dac:	e7fd      	b.n	8011daa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011db0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011db4:	f023 0301 	bic.w	r3, r3, #1
 8011db8:	b2da      	uxtb	r2, r3
 8011dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dbc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011dc0:	e03d      	b.n	8011e3e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011dc8:	f043 0301 	orr.w	r3, r3, #1
 8011dcc:	b2da      	uxtb	r2, r3
 8011dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dd0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011dd4:	68ba      	ldr	r2, [r7, #8]
 8011dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dd8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ddc:	699b      	ldr	r3, [r3, #24]
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d10b      	bne.n	8011dfa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8011de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011de6:	f383 8811 	msr	BASEPRI, r3
 8011dea:	f3bf 8f6f 	isb	sy
 8011dee:	f3bf 8f4f 	dsb	sy
 8011df2:	617b      	str	r3, [r7, #20]
}
 8011df4:	bf00      	nop
 8011df6:	bf00      	nop
 8011df8:	e7fd      	b.n	8011df6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dfc:	699a      	ldr	r2, [r3, #24]
 8011dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e00:	18d1      	adds	r1, r2, r3
 8011e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011e06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011e08:	f7ff ff04 	bl	8011c14 <prvInsertTimerInActiveList>
					break;
 8011e0c:	e017      	b.n	8011e3e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011e14:	f003 0302 	and.w	r3, r3, #2
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d103      	bne.n	8011e24 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8011e1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011e1e:	f000 fbeb 	bl	80125f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011e22:	e00c      	b.n	8011e3e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011e2a:	f023 0301 	bic.w	r3, r3, #1
 8011e2e:	b2da      	uxtb	r2, r3
 8011e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011e36:	e002      	b.n	8011e3e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8011e38:	bf00      	nop
 8011e3a:	e000      	b.n	8011e3e <prvProcessReceivedCommands+0x1a6>
					break;
 8011e3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011e3e:	4b08      	ldr	r3, [pc, #32]	@ (8011e60 <prvProcessReceivedCommands+0x1c8>)
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	1d39      	adds	r1, r7, #4
 8011e44:	2200      	movs	r2, #0
 8011e46:	4618      	mov	r0, r3
 8011e48:	f7fe f9a6 	bl	8010198 <xQueueReceive>
 8011e4c:	4603      	mov	r3, r0
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	f47f af26 	bne.w	8011ca0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8011e54:	bf00      	nop
 8011e56:	bf00      	nop
 8011e58:	3730      	adds	r7, #48	@ 0x30
 8011e5a:	46bd      	mov	sp, r7
 8011e5c:	bd80      	pop	{r7, pc}
 8011e5e:	bf00      	nop
 8011e60:	24002a48 	.word	0x24002a48

08011e64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011e64:	b580      	push	{r7, lr}
 8011e66:	b088      	sub	sp, #32
 8011e68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011e6a:	e049      	b.n	8011f00 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011e6c:	4b2e      	ldr	r3, [pc, #184]	@ (8011f28 <prvSwitchTimerLists+0xc4>)
 8011e6e:	681b      	ldr	r3, [r3, #0]
 8011e70:	68db      	ldr	r3, [r3, #12]
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e76:	4b2c      	ldr	r3, [pc, #176]	@ (8011f28 <prvSwitchTimerLists+0xc4>)
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	68db      	ldr	r3, [r3, #12]
 8011e7c:	68db      	ldr	r3, [r3, #12]
 8011e7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	3304      	adds	r3, #4
 8011e84:	4618      	mov	r0, r3
 8011e86:	f7fd fde7 	bl	800fa58 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	6a1b      	ldr	r3, [r3, #32]
 8011e8e:	68f8      	ldr	r0, [r7, #12]
 8011e90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011e92:	68fb      	ldr	r3, [r7, #12]
 8011e94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011e98:	f003 0304 	and.w	r3, r3, #4
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d02f      	beq.n	8011f00 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011ea0:	68fb      	ldr	r3, [r7, #12]
 8011ea2:	699b      	ldr	r3, [r3, #24]
 8011ea4:	693a      	ldr	r2, [r7, #16]
 8011ea6:	4413      	add	r3, r2
 8011ea8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011eaa:	68ba      	ldr	r2, [r7, #8]
 8011eac:	693b      	ldr	r3, [r7, #16]
 8011eae:	429a      	cmp	r2, r3
 8011eb0:	d90e      	bls.n	8011ed0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	68ba      	ldr	r2, [r7, #8]
 8011eb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011eb8:	68fb      	ldr	r3, [r7, #12]
 8011eba:	68fa      	ldr	r2, [r7, #12]
 8011ebc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8011f28 <prvSwitchTimerLists+0xc4>)
 8011ec0:	681a      	ldr	r2, [r3, #0]
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	3304      	adds	r3, #4
 8011ec6:	4619      	mov	r1, r3
 8011ec8:	4610      	mov	r0, r2
 8011eca:	f7fd fd8c 	bl	800f9e6 <vListInsert>
 8011ece:	e017      	b.n	8011f00 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	9300      	str	r3, [sp, #0]
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	693a      	ldr	r2, [r7, #16]
 8011ed8:	2100      	movs	r1, #0
 8011eda:	68f8      	ldr	r0, [r7, #12]
 8011edc:	f7ff fd58 	bl	8011990 <xTimerGenericCommand>
 8011ee0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d10b      	bne.n	8011f00 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8011ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eec:	f383 8811 	msr	BASEPRI, r3
 8011ef0:	f3bf 8f6f 	isb	sy
 8011ef4:	f3bf 8f4f 	dsb	sy
 8011ef8:	603b      	str	r3, [r7, #0]
}
 8011efa:	bf00      	nop
 8011efc:	bf00      	nop
 8011efe:	e7fd      	b.n	8011efc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011f00:	4b09      	ldr	r3, [pc, #36]	@ (8011f28 <prvSwitchTimerLists+0xc4>)
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d1b0      	bne.n	8011e6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011f0a:	4b07      	ldr	r3, [pc, #28]	@ (8011f28 <prvSwitchTimerLists+0xc4>)
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011f10:	4b06      	ldr	r3, [pc, #24]	@ (8011f2c <prvSwitchTimerLists+0xc8>)
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	4a04      	ldr	r2, [pc, #16]	@ (8011f28 <prvSwitchTimerLists+0xc4>)
 8011f16:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011f18:	4a04      	ldr	r2, [pc, #16]	@ (8011f2c <prvSwitchTimerLists+0xc8>)
 8011f1a:	697b      	ldr	r3, [r7, #20]
 8011f1c:	6013      	str	r3, [r2, #0]
}
 8011f1e:	bf00      	nop
 8011f20:	3718      	adds	r7, #24
 8011f22:	46bd      	mov	sp, r7
 8011f24:	bd80      	pop	{r7, pc}
 8011f26:	bf00      	nop
 8011f28:	24002a40 	.word	0x24002a40
 8011f2c:	24002a44 	.word	0x24002a44

08011f30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b082      	sub	sp, #8
 8011f34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011f36:	f000 f96f 	bl	8012218 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011f3a:	4b15      	ldr	r3, [pc, #84]	@ (8011f90 <prvCheckForValidListAndQueue+0x60>)
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d120      	bne.n	8011f84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011f42:	4814      	ldr	r0, [pc, #80]	@ (8011f94 <prvCheckForValidListAndQueue+0x64>)
 8011f44:	f7fd fcfe 	bl	800f944 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011f48:	4813      	ldr	r0, [pc, #76]	@ (8011f98 <prvCheckForValidListAndQueue+0x68>)
 8011f4a:	f7fd fcfb 	bl	800f944 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011f4e:	4b13      	ldr	r3, [pc, #76]	@ (8011f9c <prvCheckForValidListAndQueue+0x6c>)
 8011f50:	4a10      	ldr	r2, [pc, #64]	@ (8011f94 <prvCheckForValidListAndQueue+0x64>)
 8011f52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011f54:	4b12      	ldr	r3, [pc, #72]	@ (8011fa0 <prvCheckForValidListAndQueue+0x70>)
 8011f56:	4a10      	ldr	r2, [pc, #64]	@ (8011f98 <prvCheckForValidListAndQueue+0x68>)
 8011f58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011f5a:	2300      	movs	r3, #0
 8011f5c:	9300      	str	r3, [sp, #0]
 8011f5e:	4b11      	ldr	r3, [pc, #68]	@ (8011fa4 <prvCheckForValidListAndQueue+0x74>)
 8011f60:	4a11      	ldr	r2, [pc, #68]	@ (8011fa8 <prvCheckForValidListAndQueue+0x78>)
 8011f62:	2110      	movs	r1, #16
 8011f64:	200a      	movs	r0, #10
 8011f66:	f7fd fe0b 	bl	800fb80 <xQueueGenericCreateStatic>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	4a08      	ldr	r2, [pc, #32]	@ (8011f90 <prvCheckForValidListAndQueue+0x60>)
 8011f6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011f70:	4b07      	ldr	r3, [pc, #28]	@ (8011f90 <prvCheckForValidListAndQueue+0x60>)
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d005      	beq.n	8011f84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011f78:	4b05      	ldr	r3, [pc, #20]	@ (8011f90 <prvCheckForValidListAndQueue+0x60>)
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	490b      	ldr	r1, [pc, #44]	@ (8011fac <prvCheckForValidListAndQueue+0x7c>)
 8011f7e:	4618      	mov	r0, r3
 8011f80:	f7fe fc24 	bl	80107cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011f84:	f000 f97a 	bl	801227c <vPortExitCritical>
}
 8011f88:	bf00      	nop
 8011f8a:	46bd      	mov	sp, r7
 8011f8c:	bd80      	pop	{r7, pc}
 8011f8e:	bf00      	nop
 8011f90:	24002a48 	.word	0x24002a48
 8011f94:	24002a18 	.word	0x24002a18
 8011f98:	24002a2c 	.word	0x24002a2c
 8011f9c:	24002a40 	.word	0x24002a40
 8011fa0:	24002a44 	.word	0x24002a44
 8011fa4:	24002af4 	.word	0x24002af4
 8011fa8:	24002a54 	.word	0x24002a54
 8011fac:	08017e6c 	.word	0x08017e6c

08011fb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011fb0:	b480      	push	{r7}
 8011fb2:	b085      	sub	sp, #20
 8011fb4:	af00      	add	r7, sp, #0
 8011fb6:	60f8      	str	r0, [r7, #12]
 8011fb8:	60b9      	str	r1, [r7, #8]
 8011fba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	3b04      	subs	r3, #4
 8011fc0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011fc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	3b04      	subs	r3, #4
 8011fce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011fd0:	68bb      	ldr	r3, [r7, #8]
 8011fd2:	f023 0201 	bic.w	r2, r3, #1
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	3b04      	subs	r3, #4
 8011fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011fe0:	4a0c      	ldr	r2, [pc, #48]	@ (8012014 <pxPortInitialiseStack+0x64>)
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	3b14      	subs	r3, #20
 8011fea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011fec:	687a      	ldr	r2, [r7, #4]
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	3b04      	subs	r3, #4
 8011ff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	f06f 0202 	mvn.w	r2, #2
 8011ffe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	3b20      	subs	r3, #32
 8012004:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012006:	68fb      	ldr	r3, [r7, #12]
}
 8012008:	4618      	mov	r0, r3
 801200a:	3714      	adds	r7, #20
 801200c:	46bd      	mov	sp, r7
 801200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012012:	4770      	bx	lr
 8012014:	08012019 	.word	0x08012019

08012018 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012018:	b480      	push	{r7}
 801201a:	b085      	sub	sp, #20
 801201c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801201e:	2300      	movs	r3, #0
 8012020:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012022:	4b13      	ldr	r3, [pc, #76]	@ (8012070 <prvTaskExitError+0x58>)
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801202a:	d00b      	beq.n	8012044 <prvTaskExitError+0x2c>
	__asm volatile
 801202c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012030:	f383 8811 	msr	BASEPRI, r3
 8012034:	f3bf 8f6f 	isb	sy
 8012038:	f3bf 8f4f 	dsb	sy
 801203c:	60fb      	str	r3, [r7, #12]
}
 801203e:	bf00      	nop
 8012040:	bf00      	nop
 8012042:	e7fd      	b.n	8012040 <prvTaskExitError+0x28>
	__asm volatile
 8012044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012048:	f383 8811 	msr	BASEPRI, r3
 801204c:	f3bf 8f6f 	isb	sy
 8012050:	f3bf 8f4f 	dsb	sy
 8012054:	60bb      	str	r3, [r7, #8]
}
 8012056:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012058:	bf00      	nop
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d0fc      	beq.n	801205a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012060:	bf00      	nop
 8012062:	bf00      	nop
 8012064:	3714      	adds	r7, #20
 8012066:	46bd      	mov	sp, r7
 8012068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801206c:	4770      	bx	lr
 801206e:	bf00      	nop
 8012070:	24000010 	.word	0x24000010
	...

08012080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012080:	4b07      	ldr	r3, [pc, #28]	@ (80120a0 <pxCurrentTCBConst2>)
 8012082:	6819      	ldr	r1, [r3, #0]
 8012084:	6808      	ldr	r0, [r1, #0]
 8012086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801208a:	f380 8809 	msr	PSP, r0
 801208e:	f3bf 8f6f 	isb	sy
 8012092:	f04f 0000 	mov.w	r0, #0
 8012096:	f380 8811 	msr	BASEPRI, r0
 801209a:	4770      	bx	lr
 801209c:	f3af 8000 	nop.w

080120a0 <pxCurrentTCBConst2>:
 80120a0:	24002518 	.word	0x24002518
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80120a4:	bf00      	nop
 80120a6:	bf00      	nop

080120a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80120a8:	4808      	ldr	r0, [pc, #32]	@ (80120cc <prvPortStartFirstTask+0x24>)
 80120aa:	6800      	ldr	r0, [r0, #0]
 80120ac:	6800      	ldr	r0, [r0, #0]
 80120ae:	f380 8808 	msr	MSP, r0
 80120b2:	f04f 0000 	mov.w	r0, #0
 80120b6:	f380 8814 	msr	CONTROL, r0
 80120ba:	b662      	cpsie	i
 80120bc:	b661      	cpsie	f
 80120be:	f3bf 8f4f 	dsb	sy
 80120c2:	f3bf 8f6f 	isb	sy
 80120c6:	df00      	svc	0
 80120c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80120ca:	bf00      	nop
 80120cc:	e000ed08 	.word	0xe000ed08

080120d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b086      	sub	sp, #24
 80120d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80120d6:	4b47      	ldr	r3, [pc, #284]	@ (80121f4 <xPortStartScheduler+0x124>)
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	4a47      	ldr	r2, [pc, #284]	@ (80121f8 <xPortStartScheduler+0x128>)
 80120dc:	4293      	cmp	r3, r2
 80120de:	d10b      	bne.n	80120f8 <xPortStartScheduler+0x28>
	__asm volatile
 80120e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120e4:	f383 8811 	msr	BASEPRI, r3
 80120e8:	f3bf 8f6f 	isb	sy
 80120ec:	f3bf 8f4f 	dsb	sy
 80120f0:	60fb      	str	r3, [r7, #12]
}
 80120f2:	bf00      	nop
 80120f4:	bf00      	nop
 80120f6:	e7fd      	b.n	80120f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80120f8:	4b3e      	ldr	r3, [pc, #248]	@ (80121f4 <xPortStartScheduler+0x124>)
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	4a3f      	ldr	r2, [pc, #252]	@ (80121fc <xPortStartScheduler+0x12c>)
 80120fe:	4293      	cmp	r3, r2
 8012100:	d10b      	bne.n	801211a <xPortStartScheduler+0x4a>
	__asm volatile
 8012102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012106:	f383 8811 	msr	BASEPRI, r3
 801210a:	f3bf 8f6f 	isb	sy
 801210e:	f3bf 8f4f 	dsb	sy
 8012112:	613b      	str	r3, [r7, #16]
}
 8012114:	bf00      	nop
 8012116:	bf00      	nop
 8012118:	e7fd      	b.n	8012116 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801211a:	4b39      	ldr	r3, [pc, #228]	@ (8012200 <xPortStartScheduler+0x130>)
 801211c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801211e:	697b      	ldr	r3, [r7, #20]
 8012120:	781b      	ldrb	r3, [r3, #0]
 8012122:	b2db      	uxtb	r3, r3
 8012124:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012126:	697b      	ldr	r3, [r7, #20]
 8012128:	22ff      	movs	r2, #255	@ 0xff
 801212a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801212c:	697b      	ldr	r3, [r7, #20]
 801212e:	781b      	ldrb	r3, [r3, #0]
 8012130:	b2db      	uxtb	r3, r3
 8012132:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012134:	78fb      	ldrb	r3, [r7, #3]
 8012136:	b2db      	uxtb	r3, r3
 8012138:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801213c:	b2da      	uxtb	r2, r3
 801213e:	4b31      	ldr	r3, [pc, #196]	@ (8012204 <xPortStartScheduler+0x134>)
 8012140:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8012142:	4b31      	ldr	r3, [pc, #196]	@ (8012208 <xPortStartScheduler+0x138>)
 8012144:	2207      	movs	r2, #7
 8012146:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012148:	e009      	b.n	801215e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801214a:	4b2f      	ldr	r3, [pc, #188]	@ (8012208 <xPortStartScheduler+0x138>)
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	3b01      	subs	r3, #1
 8012150:	4a2d      	ldr	r2, [pc, #180]	@ (8012208 <xPortStartScheduler+0x138>)
 8012152:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012154:	78fb      	ldrb	r3, [r7, #3]
 8012156:	b2db      	uxtb	r3, r3
 8012158:	005b      	lsls	r3, r3, #1
 801215a:	b2db      	uxtb	r3, r3
 801215c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801215e:	78fb      	ldrb	r3, [r7, #3]
 8012160:	b2db      	uxtb	r3, r3
 8012162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012166:	2b80      	cmp	r3, #128	@ 0x80
 8012168:	d0ef      	beq.n	801214a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801216a:	4b27      	ldr	r3, [pc, #156]	@ (8012208 <xPortStartScheduler+0x138>)
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	f1c3 0307 	rsb	r3, r3, #7
 8012172:	2b04      	cmp	r3, #4
 8012174:	d00b      	beq.n	801218e <xPortStartScheduler+0xbe>
	__asm volatile
 8012176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801217a:	f383 8811 	msr	BASEPRI, r3
 801217e:	f3bf 8f6f 	isb	sy
 8012182:	f3bf 8f4f 	dsb	sy
 8012186:	60bb      	str	r3, [r7, #8]
}
 8012188:	bf00      	nop
 801218a:	bf00      	nop
 801218c:	e7fd      	b.n	801218a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801218e:	4b1e      	ldr	r3, [pc, #120]	@ (8012208 <xPortStartScheduler+0x138>)
 8012190:	681b      	ldr	r3, [r3, #0]
 8012192:	021b      	lsls	r3, r3, #8
 8012194:	4a1c      	ldr	r2, [pc, #112]	@ (8012208 <xPortStartScheduler+0x138>)
 8012196:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012198:	4b1b      	ldr	r3, [pc, #108]	@ (8012208 <xPortStartScheduler+0x138>)
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80121a0:	4a19      	ldr	r2, [pc, #100]	@ (8012208 <xPortStartScheduler+0x138>)
 80121a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	b2da      	uxtb	r2, r3
 80121a8:	697b      	ldr	r3, [r7, #20]
 80121aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80121ac:	4b17      	ldr	r3, [pc, #92]	@ (801220c <xPortStartScheduler+0x13c>)
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	4a16      	ldr	r2, [pc, #88]	@ (801220c <xPortStartScheduler+0x13c>)
 80121b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80121b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80121b8:	4b14      	ldr	r3, [pc, #80]	@ (801220c <xPortStartScheduler+0x13c>)
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	4a13      	ldr	r2, [pc, #76]	@ (801220c <xPortStartScheduler+0x13c>)
 80121be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80121c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80121c4:	f000 f8da 	bl	801237c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80121c8:	4b11      	ldr	r3, [pc, #68]	@ (8012210 <xPortStartScheduler+0x140>)
 80121ca:	2200      	movs	r2, #0
 80121cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80121ce:	f000 f8f9 	bl	80123c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80121d2:	4b10      	ldr	r3, [pc, #64]	@ (8012214 <xPortStartScheduler+0x144>)
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	4a0f      	ldr	r2, [pc, #60]	@ (8012214 <xPortStartScheduler+0x144>)
 80121d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80121dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80121de:	f7ff ff63 	bl	80120a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80121e2:	f7fe ff2b 	bl	801103c <vTaskSwitchContext>
	prvTaskExitError();
 80121e6:	f7ff ff17 	bl	8012018 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80121ea:	2300      	movs	r3, #0
}
 80121ec:	4618      	mov	r0, r3
 80121ee:	3718      	adds	r7, #24
 80121f0:	46bd      	mov	sp, r7
 80121f2:	bd80      	pop	{r7, pc}
 80121f4:	e000ed00 	.word	0xe000ed00
 80121f8:	410fc271 	.word	0x410fc271
 80121fc:	410fc270 	.word	0x410fc270
 8012200:	e000e400 	.word	0xe000e400
 8012204:	24002b44 	.word	0x24002b44
 8012208:	24002b48 	.word	0x24002b48
 801220c:	e000ed20 	.word	0xe000ed20
 8012210:	24000010 	.word	0x24000010
 8012214:	e000ef34 	.word	0xe000ef34

08012218 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012218:	b480      	push	{r7}
 801221a:	b083      	sub	sp, #12
 801221c:	af00      	add	r7, sp, #0
	__asm volatile
 801221e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012222:	f383 8811 	msr	BASEPRI, r3
 8012226:	f3bf 8f6f 	isb	sy
 801222a:	f3bf 8f4f 	dsb	sy
 801222e:	607b      	str	r3, [r7, #4]
}
 8012230:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8012232:	4b10      	ldr	r3, [pc, #64]	@ (8012274 <vPortEnterCritical+0x5c>)
 8012234:	681b      	ldr	r3, [r3, #0]
 8012236:	3301      	adds	r3, #1
 8012238:	4a0e      	ldr	r2, [pc, #56]	@ (8012274 <vPortEnterCritical+0x5c>)
 801223a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801223c:	4b0d      	ldr	r3, [pc, #52]	@ (8012274 <vPortEnterCritical+0x5c>)
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	2b01      	cmp	r3, #1
 8012242:	d110      	bne.n	8012266 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012244:	4b0c      	ldr	r3, [pc, #48]	@ (8012278 <vPortEnterCritical+0x60>)
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	b2db      	uxtb	r3, r3
 801224a:	2b00      	cmp	r3, #0
 801224c:	d00b      	beq.n	8012266 <vPortEnterCritical+0x4e>
	__asm volatile
 801224e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012252:	f383 8811 	msr	BASEPRI, r3
 8012256:	f3bf 8f6f 	isb	sy
 801225a:	f3bf 8f4f 	dsb	sy
 801225e:	603b      	str	r3, [r7, #0]
}
 8012260:	bf00      	nop
 8012262:	bf00      	nop
 8012264:	e7fd      	b.n	8012262 <vPortEnterCritical+0x4a>
	}
}
 8012266:	bf00      	nop
 8012268:	370c      	adds	r7, #12
 801226a:	46bd      	mov	sp, r7
 801226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012270:	4770      	bx	lr
 8012272:	bf00      	nop
 8012274:	24000010 	.word	0x24000010
 8012278:	e000ed04 	.word	0xe000ed04

0801227c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801227c:	b480      	push	{r7}
 801227e:	b083      	sub	sp, #12
 8012280:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8012282:	4b12      	ldr	r3, [pc, #72]	@ (80122cc <vPortExitCritical+0x50>)
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	2b00      	cmp	r3, #0
 8012288:	d10b      	bne.n	80122a2 <vPortExitCritical+0x26>
	__asm volatile
 801228a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801228e:	f383 8811 	msr	BASEPRI, r3
 8012292:	f3bf 8f6f 	isb	sy
 8012296:	f3bf 8f4f 	dsb	sy
 801229a:	607b      	str	r3, [r7, #4]
}
 801229c:	bf00      	nop
 801229e:	bf00      	nop
 80122a0:	e7fd      	b.n	801229e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80122a2:	4b0a      	ldr	r3, [pc, #40]	@ (80122cc <vPortExitCritical+0x50>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	3b01      	subs	r3, #1
 80122a8:	4a08      	ldr	r2, [pc, #32]	@ (80122cc <vPortExitCritical+0x50>)
 80122aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80122ac:	4b07      	ldr	r3, [pc, #28]	@ (80122cc <vPortExitCritical+0x50>)
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d105      	bne.n	80122c0 <vPortExitCritical+0x44>
 80122b4:	2300      	movs	r3, #0
 80122b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80122b8:	683b      	ldr	r3, [r7, #0]
 80122ba:	f383 8811 	msr	BASEPRI, r3
}
 80122be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80122c0:	bf00      	nop
 80122c2:	370c      	adds	r7, #12
 80122c4:	46bd      	mov	sp, r7
 80122c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ca:	4770      	bx	lr
 80122cc:	24000010 	.word	0x24000010

080122d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80122d0:	f3ef 8009 	mrs	r0, PSP
 80122d4:	f3bf 8f6f 	isb	sy
 80122d8:	4b15      	ldr	r3, [pc, #84]	@ (8012330 <pxCurrentTCBConst>)
 80122da:	681a      	ldr	r2, [r3, #0]
 80122dc:	f01e 0f10 	tst.w	lr, #16
 80122e0:	bf08      	it	eq
 80122e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80122e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122ea:	6010      	str	r0, [r2, #0]
 80122ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80122f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80122f4:	f380 8811 	msr	BASEPRI, r0
 80122f8:	f3bf 8f4f 	dsb	sy
 80122fc:	f3bf 8f6f 	isb	sy
 8012300:	f7fe fe9c 	bl	801103c <vTaskSwitchContext>
 8012304:	f04f 0000 	mov.w	r0, #0
 8012308:	f380 8811 	msr	BASEPRI, r0
 801230c:	bc09      	pop	{r0, r3}
 801230e:	6819      	ldr	r1, [r3, #0]
 8012310:	6808      	ldr	r0, [r1, #0]
 8012312:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012316:	f01e 0f10 	tst.w	lr, #16
 801231a:	bf08      	it	eq
 801231c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012320:	f380 8809 	msr	PSP, r0
 8012324:	f3bf 8f6f 	isb	sy
 8012328:	4770      	bx	lr
 801232a:	bf00      	nop
 801232c:	f3af 8000 	nop.w

08012330 <pxCurrentTCBConst>:
 8012330:	24002518 	.word	0x24002518
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012334:	bf00      	nop
 8012336:	bf00      	nop

08012338 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012338:	b580      	push	{r7, lr}
 801233a:	b082      	sub	sp, #8
 801233c:	af00      	add	r7, sp, #0
	__asm volatile
 801233e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012342:	f383 8811 	msr	BASEPRI, r3
 8012346:	f3bf 8f6f 	isb	sy
 801234a:	f3bf 8f4f 	dsb	sy
 801234e:	607b      	str	r3, [r7, #4]
}
 8012350:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012352:	f7fe fdb9 	bl	8010ec8 <xTaskIncrementTick>
 8012356:	4603      	mov	r3, r0
 8012358:	2b00      	cmp	r3, #0
 801235a:	d003      	beq.n	8012364 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801235c:	4b06      	ldr	r3, [pc, #24]	@ (8012378 <xPortSysTickHandler+0x40>)
 801235e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012362:	601a      	str	r2, [r3, #0]
 8012364:	2300      	movs	r3, #0
 8012366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012368:	683b      	ldr	r3, [r7, #0]
 801236a:	f383 8811 	msr	BASEPRI, r3
}
 801236e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012370:	bf00      	nop
 8012372:	3708      	adds	r7, #8
 8012374:	46bd      	mov	sp, r7
 8012376:	bd80      	pop	{r7, pc}
 8012378:	e000ed04 	.word	0xe000ed04

0801237c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801237c:	b480      	push	{r7}
 801237e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012380:	4b0b      	ldr	r3, [pc, #44]	@ (80123b0 <vPortSetupTimerInterrupt+0x34>)
 8012382:	2200      	movs	r2, #0
 8012384:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012386:	4b0b      	ldr	r3, [pc, #44]	@ (80123b4 <vPortSetupTimerInterrupt+0x38>)
 8012388:	2200      	movs	r2, #0
 801238a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801238c:	4b0a      	ldr	r3, [pc, #40]	@ (80123b8 <vPortSetupTimerInterrupt+0x3c>)
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	4a0a      	ldr	r2, [pc, #40]	@ (80123bc <vPortSetupTimerInterrupt+0x40>)
 8012392:	fba2 2303 	umull	r2, r3, r2, r3
 8012396:	099b      	lsrs	r3, r3, #6
 8012398:	4a09      	ldr	r2, [pc, #36]	@ (80123c0 <vPortSetupTimerInterrupt+0x44>)
 801239a:	3b01      	subs	r3, #1
 801239c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801239e:	4b04      	ldr	r3, [pc, #16]	@ (80123b0 <vPortSetupTimerInterrupt+0x34>)
 80123a0:	2207      	movs	r2, #7
 80123a2:	601a      	str	r2, [r3, #0]
}
 80123a4:	bf00      	nop
 80123a6:	46bd      	mov	sp, r7
 80123a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ac:	4770      	bx	lr
 80123ae:	bf00      	nop
 80123b0:	e000e010 	.word	0xe000e010
 80123b4:	e000e018 	.word	0xe000e018
 80123b8:	24000000 	.word	0x24000000
 80123bc:	10624dd3 	.word	0x10624dd3
 80123c0:	e000e014 	.word	0xe000e014

080123c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80123c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80123d4 <vPortEnableVFP+0x10>
 80123c8:	6801      	ldr	r1, [r0, #0]
 80123ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80123ce:	6001      	str	r1, [r0, #0]
 80123d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80123d2:	bf00      	nop
 80123d4:	e000ed88 	.word	0xe000ed88

080123d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80123d8:	b480      	push	{r7}
 80123da:	b085      	sub	sp, #20
 80123dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80123de:	f3ef 8305 	mrs	r3, IPSR
 80123e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	2b0f      	cmp	r3, #15
 80123e8:	d915      	bls.n	8012416 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80123ea:	4a18      	ldr	r2, [pc, #96]	@ (801244c <vPortValidateInterruptPriority+0x74>)
 80123ec:	68fb      	ldr	r3, [r7, #12]
 80123ee:	4413      	add	r3, r2
 80123f0:	781b      	ldrb	r3, [r3, #0]
 80123f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80123f4:	4b16      	ldr	r3, [pc, #88]	@ (8012450 <vPortValidateInterruptPriority+0x78>)
 80123f6:	781b      	ldrb	r3, [r3, #0]
 80123f8:	7afa      	ldrb	r2, [r7, #11]
 80123fa:	429a      	cmp	r2, r3
 80123fc:	d20b      	bcs.n	8012416 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80123fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012402:	f383 8811 	msr	BASEPRI, r3
 8012406:	f3bf 8f6f 	isb	sy
 801240a:	f3bf 8f4f 	dsb	sy
 801240e:	607b      	str	r3, [r7, #4]
}
 8012410:	bf00      	nop
 8012412:	bf00      	nop
 8012414:	e7fd      	b.n	8012412 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012416:	4b0f      	ldr	r3, [pc, #60]	@ (8012454 <vPortValidateInterruptPriority+0x7c>)
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801241e:	4b0e      	ldr	r3, [pc, #56]	@ (8012458 <vPortValidateInterruptPriority+0x80>)
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	429a      	cmp	r2, r3
 8012424:	d90b      	bls.n	801243e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8012426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801242a:	f383 8811 	msr	BASEPRI, r3
 801242e:	f3bf 8f6f 	isb	sy
 8012432:	f3bf 8f4f 	dsb	sy
 8012436:	603b      	str	r3, [r7, #0]
}
 8012438:	bf00      	nop
 801243a:	bf00      	nop
 801243c:	e7fd      	b.n	801243a <vPortValidateInterruptPriority+0x62>
	}
 801243e:	bf00      	nop
 8012440:	3714      	adds	r7, #20
 8012442:	46bd      	mov	sp, r7
 8012444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012448:	4770      	bx	lr
 801244a:	bf00      	nop
 801244c:	e000e3f0 	.word	0xe000e3f0
 8012450:	24002b44 	.word	0x24002b44
 8012454:	e000ed0c 	.word	0xe000ed0c
 8012458:	24002b48 	.word	0x24002b48

0801245c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801245c:	b580      	push	{r7, lr}
 801245e:	b08a      	sub	sp, #40	@ 0x28
 8012460:	af00      	add	r7, sp, #0
 8012462:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012464:	2300      	movs	r3, #0
 8012466:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012468:	f7fe fc72 	bl	8010d50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801246c:	4b5c      	ldr	r3, [pc, #368]	@ (80125e0 <pvPortMalloc+0x184>)
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d101      	bne.n	8012478 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012474:	f000 f930 	bl	80126d8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012478:	4b5a      	ldr	r3, [pc, #360]	@ (80125e4 <pvPortMalloc+0x188>)
 801247a:	681a      	ldr	r2, [r3, #0]
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	4013      	ands	r3, r2
 8012480:	2b00      	cmp	r3, #0
 8012482:	f040 8095 	bne.w	80125b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d01e      	beq.n	80124ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801248c:	2208      	movs	r2, #8
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	4413      	add	r3, r2
 8012492:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	f003 0307 	and.w	r3, r3, #7
 801249a:	2b00      	cmp	r3, #0
 801249c:	d015      	beq.n	80124ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	f023 0307 	bic.w	r3, r3, #7
 80124a4:	3308      	adds	r3, #8
 80124a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	f003 0307 	and.w	r3, r3, #7
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d00b      	beq.n	80124ca <pvPortMalloc+0x6e>
	__asm volatile
 80124b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124b6:	f383 8811 	msr	BASEPRI, r3
 80124ba:	f3bf 8f6f 	isb	sy
 80124be:	f3bf 8f4f 	dsb	sy
 80124c2:	617b      	str	r3, [r7, #20]
}
 80124c4:	bf00      	nop
 80124c6:	bf00      	nop
 80124c8:	e7fd      	b.n	80124c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d06f      	beq.n	80125b0 <pvPortMalloc+0x154>
 80124d0:	4b45      	ldr	r3, [pc, #276]	@ (80125e8 <pvPortMalloc+0x18c>)
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	687a      	ldr	r2, [r7, #4]
 80124d6:	429a      	cmp	r2, r3
 80124d8:	d86a      	bhi.n	80125b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80124da:	4b44      	ldr	r3, [pc, #272]	@ (80125ec <pvPortMalloc+0x190>)
 80124dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80124de:	4b43      	ldr	r3, [pc, #268]	@ (80125ec <pvPortMalloc+0x190>)
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80124e4:	e004      	b.n	80124f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80124e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80124ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80124f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124f2:	685b      	ldr	r3, [r3, #4]
 80124f4:	687a      	ldr	r2, [r7, #4]
 80124f6:	429a      	cmp	r2, r3
 80124f8:	d903      	bls.n	8012502 <pvPortMalloc+0xa6>
 80124fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d1f1      	bne.n	80124e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012502:	4b37      	ldr	r3, [pc, #220]	@ (80125e0 <pvPortMalloc+0x184>)
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012508:	429a      	cmp	r2, r3
 801250a:	d051      	beq.n	80125b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801250c:	6a3b      	ldr	r3, [r7, #32]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	2208      	movs	r2, #8
 8012512:	4413      	add	r3, r2
 8012514:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012518:	681a      	ldr	r2, [r3, #0]
 801251a:	6a3b      	ldr	r3, [r7, #32]
 801251c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012520:	685a      	ldr	r2, [r3, #4]
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	1ad2      	subs	r2, r2, r3
 8012526:	2308      	movs	r3, #8
 8012528:	005b      	lsls	r3, r3, #1
 801252a:	429a      	cmp	r2, r3
 801252c:	d920      	bls.n	8012570 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801252e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	4413      	add	r3, r2
 8012534:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012536:	69bb      	ldr	r3, [r7, #24]
 8012538:	f003 0307 	and.w	r3, r3, #7
 801253c:	2b00      	cmp	r3, #0
 801253e:	d00b      	beq.n	8012558 <pvPortMalloc+0xfc>
	__asm volatile
 8012540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012544:	f383 8811 	msr	BASEPRI, r3
 8012548:	f3bf 8f6f 	isb	sy
 801254c:	f3bf 8f4f 	dsb	sy
 8012550:	613b      	str	r3, [r7, #16]
}
 8012552:	bf00      	nop
 8012554:	bf00      	nop
 8012556:	e7fd      	b.n	8012554 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801255a:	685a      	ldr	r2, [r3, #4]
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	1ad2      	subs	r2, r2, r3
 8012560:	69bb      	ldr	r3, [r7, #24]
 8012562:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012566:	687a      	ldr	r2, [r7, #4]
 8012568:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801256a:	69b8      	ldr	r0, [r7, #24]
 801256c:	f000 f916 	bl	801279c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012570:	4b1d      	ldr	r3, [pc, #116]	@ (80125e8 <pvPortMalloc+0x18c>)
 8012572:	681a      	ldr	r2, [r3, #0]
 8012574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012576:	685b      	ldr	r3, [r3, #4]
 8012578:	1ad3      	subs	r3, r2, r3
 801257a:	4a1b      	ldr	r2, [pc, #108]	@ (80125e8 <pvPortMalloc+0x18c>)
 801257c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801257e:	4b1a      	ldr	r3, [pc, #104]	@ (80125e8 <pvPortMalloc+0x18c>)
 8012580:	681a      	ldr	r2, [r3, #0]
 8012582:	4b1b      	ldr	r3, [pc, #108]	@ (80125f0 <pvPortMalloc+0x194>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	429a      	cmp	r2, r3
 8012588:	d203      	bcs.n	8012592 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801258a:	4b17      	ldr	r3, [pc, #92]	@ (80125e8 <pvPortMalloc+0x18c>)
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	4a18      	ldr	r2, [pc, #96]	@ (80125f0 <pvPortMalloc+0x194>)
 8012590:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012594:	685a      	ldr	r2, [r3, #4]
 8012596:	4b13      	ldr	r3, [pc, #76]	@ (80125e4 <pvPortMalloc+0x188>)
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	431a      	orrs	r2, r3
 801259c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801259e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80125a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125a2:	2200      	movs	r2, #0
 80125a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80125a6:	4b13      	ldr	r3, [pc, #76]	@ (80125f4 <pvPortMalloc+0x198>)
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	3301      	adds	r3, #1
 80125ac:	4a11      	ldr	r2, [pc, #68]	@ (80125f4 <pvPortMalloc+0x198>)
 80125ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80125b0:	f7fe fbdc 	bl	8010d6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80125b4:	69fb      	ldr	r3, [r7, #28]
 80125b6:	f003 0307 	and.w	r3, r3, #7
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d00b      	beq.n	80125d6 <pvPortMalloc+0x17a>
	__asm volatile
 80125be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125c2:	f383 8811 	msr	BASEPRI, r3
 80125c6:	f3bf 8f6f 	isb	sy
 80125ca:	f3bf 8f4f 	dsb	sy
 80125ce:	60fb      	str	r3, [r7, #12]
}
 80125d0:	bf00      	nop
 80125d2:	bf00      	nop
 80125d4:	e7fd      	b.n	80125d2 <pvPortMalloc+0x176>
	return pvReturn;
 80125d6:	69fb      	ldr	r3, [r7, #28]
}
 80125d8:	4618      	mov	r0, r3
 80125da:	3728      	adds	r7, #40	@ 0x28
 80125dc:	46bd      	mov	sp, r7
 80125de:	bd80      	pop	{r7, pc}
 80125e0:	2400ab54 	.word	0x2400ab54
 80125e4:	2400ab68 	.word	0x2400ab68
 80125e8:	2400ab58 	.word	0x2400ab58
 80125ec:	2400ab4c 	.word	0x2400ab4c
 80125f0:	2400ab5c 	.word	0x2400ab5c
 80125f4:	2400ab60 	.word	0x2400ab60

080125f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80125f8:	b580      	push	{r7, lr}
 80125fa:	b086      	sub	sp, #24
 80125fc:	af00      	add	r7, sp, #0
 80125fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d04f      	beq.n	80126aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801260a:	2308      	movs	r3, #8
 801260c:	425b      	negs	r3, r3
 801260e:	697a      	ldr	r2, [r7, #20]
 8012610:	4413      	add	r3, r2
 8012612:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012614:	697b      	ldr	r3, [r7, #20]
 8012616:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012618:	693b      	ldr	r3, [r7, #16]
 801261a:	685a      	ldr	r2, [r3, #4]
 801261c:	4b25      	ldr	r3, [pc, #148]	@ (80126b4 <vPortFree+0xbc>)
 801261e:	681b      	ldr	r3, [r3, #0]
 8012620:	4013      	ands	r3, r2
 8012622:	2b00      	cmp	r3, #0
 8012624:	d10b      	bne.n	801263e <vPortFree+0x46>
	__asm volatile
 8012626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801262a:	f383 8811 	msr	BASEPRI, r3
 801262e:	f3bf 8f6f 	isb	sy
 8012632:	f3bf 8f4f 	dsb	sy
 8012636:	60fb      	str	r3, [r7, #12]
}
 8012638:	bf00      	nop
 801263a:	bf00      	nop
 801263c:	e7fd      	b.n	801263a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801263e:	693b      	ldr	r3, [r7, #16]
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	2b00      	cmp	r3, #0
 8012644:	d00b      	beq.n	801265e <vPortFree+0x66>
	__asm volatile
 8012646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801264a:	f383 8811 	msr	BASEPRI, r3
 801264e:	f3bf 8f6f 	isb	sy
 8012652:	f3bf 8f4f 	dsb	sy
 8012656:	60bb      	str	r3, [r7, #8]
}
 8012658:	bf00      	nop
 801265a:	bf00      	nop
 801265c:	e7fd      	b.n	801265a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801265e:	693b      	ldr	r3, [r7, #16]
 8012660:	685a      	ldr	r2, [r3, #4]
 8012662:	4b14      	ldr	r3, [pc, #80]	@ (80126b4 <vPortFree+0xbc>)
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	4013      	ands	r3, r2
 8012668:	2b00      	cmp	r3, #0
 801266a:	d01e      	beq.n	80126aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801266c:	693b      	ldr	r3, [r7, #16]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d11a      	bne.n	80126aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012674:	693b      	ldr	r3, [r7, #16]
 8012676:	685a      	ldr	r2, [r3, #4]
 8012678:	4b0e      	ldr	r3, [pc, #56]	@ (80126b4 <vPortFree+0xbc>)
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	43db      	mvns	r3, r3
 801267e:	401a      	ands	r2, r3
 8012680:	693b      	ldr	r3, [r7, #16]
 8012682:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012684:	f7fe fb64 	bl	8010d50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012688:	693b      	ldr	r3, [r7, #16]
 801268a:	685a      	ldr	r2, [r3, #4]
 801268c:	4b0a      	ldr	r3, [pc, #40]	@ (80126b8 <vPortFree+0xc0>)
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	4413      	add	r3, r2
 8012692:	4a09      	ldr	r2, [pc, #36]	@ (80126b8 <vPortFree+0xc0>)
 8012694:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012696:	6938      	ldr	r0, [r7, #16]
 8012698:	f000 f880 	bl	801279c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801269c:	4b07      	ldr	r3, [pc, #28]	@ (80126bc <vPortFree+0xc4>)
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	3301      	adds	r3, #1
 80126a2:	4a06      	ldr	r2, [pc, #24]	@ (80126bc <vPortFree+0xc4>)
 80126a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80126a6:	f7fe fb61 	bl	8010d6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80126aa:	bf00      	nop
 80126ac:	3718      	adds	r7, #24
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}
 80126b2:	bf00      	nop
 80126b4:	2400ab68 	.word	0x2400ab68
 80126b8:	2400ab58 	.word	0x2400ab58
 80126bc:	2400ab64 	.word	0x2400ab64

080126c0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80126c0:	b480      	push	{r7}
 80126c2:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 80126c4:	4b03      	ldr	r3, [pc, #12]	@ (80126d4 <xPortGetFreeHeapSize+0x14>)
 80126c6:	681b      	ldr	r3, [r3, #0]
}
 80126c8:	4618      	mov	r0, r3
 80126ca:	46bd      	mov	sp, r7
 80126cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d0:	4770      	bx	lr
 80126d2:	bf00      	nop
 80126d4:	2400ab58 	.word	0x2400ab58

080126d8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80126d8:	b480      	push	{r7}
 80126da:	b085      	sub	sp, #20
 80126dc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80126de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80126e2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80126e4:	4b27      	ldr	r3, [pc, #156]	@ (8012784 <prvHeapInit+0xac>)
 80126e6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	f003 0307 	and.w	r3, r3, #7
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d00c      	beq.n	801270c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	3307      	adds	r3, #7
 80126f6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	f023 0307 	bic.w	r3, r3, #7
 80126fe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012700:	68ba      	ldr	r2, [r7, #8]
 8012702:	68fb      	ldr	r3, [r7, #12]
 8012704:	1ad3      	subs	r3, r2, r3
 8012706:	4a1f      	ldr	r2, [pc, #124]	@ (8012784 <prvHeapInit+0xac>)
 8012708:	4413      	add	r3, r2
 801270a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012710:	4a1d      	ldr	r2, [pc, #116]	@ (8012788 <prvHeapInit+0xb0>)
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012716:	4b1c      	ldr	r3, [pc, #112]	@ (8012788 <prvHeapInit+0xb0>)
 8012718:	2200      	movs	r2, #0
 801271a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	68ba      	ldr	r2, [r7, #8]
 8012720:	4413      	add	r3, r2
 8012722:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012724:	2208      	movs	r2, #8
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	1a9b      	subs	r3, r3, r2
 801272a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	f023 0307 	bic.w	r3, r3, #7
 8012732:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	4a15      	ldr	r2, [pc, #84]	@ (801278c <prvHeapInit+0xb4>)
 8012738:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801273a:	4b14      	ldr	r3, [pc, #80]	@ (801278c <prvHeapInit+0xb4>)
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	2200      	movs	r2, #0
 8012740:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012742:	4b12      	ldr	r3, [pc, #72]	@ (801278c <prvHeapInit+0xb4>)
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	2200      	movs	r2, #0
 8012748:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801274e:	683b      	ldr	r3, [r7, #0]
 8012750:	68fa      	ldr	r2, [r7, #12]
 8012752:	1ad2      	subs	r2, r2, r3
 8012754:	683b      	ldr	r3, [r7, #0]
 8012756:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012758:	4b0c      	ldr	r3, [pc, #48]	@ (801278c <prvHeapInit+0xb4>)
 801275a:	681a      	ldr	r2, [r3, #0]
 801275c:	683b      	ldr	r3, [r7, #0]
 801275e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012760:	683b      	ldr	r3, [r7, #0]
 8012762:	685b      	ldr	r3, [r3, #4]
 8012764:	4a0a      	ldr	r2, [pc, #40]	@ (8012790 <prvHeapInit+0xb8>)
 8012766:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012768:	683b      	ldr	r3, [r7, #0]
 801276a:	685b      	ldr	r3, [r3, #4]
 801276c:	4a09      	ldr	r2, [pc, #36]	@ (8012794 <prvHeapInit+0xbc>)
 801276e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012770:	4b09      	ldr	r3, [pc, #36]	@ (8012798 <prvHeapInit+0xc0>)
 8012772:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8012776:	601a      	str	r2, [r3, #0]
}
 8012778:	bf00      	nop
 801277a:	3714      	adds	r7, #20
 801277c:	46bd      	mov	sp, r7
 801277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012782:	4770      	bx	lr
 8012784:	24002b4c 	.word	0x24002b4c
 8012788:	2400ab4c 	.word	0x2400ab4c
 801278c:	2400ab54 	.word	0x2400ab54
 8012790:	2400ab5c 	.word	0x2400ab5c
 8012794:	2400ab58 	.word	0x2400ab58
 8012798:	2400ab68 	.word	0x2400ab68

0801279c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801279c:	b480      	push	{r7}
 801279e:	b085      	sub	sp, #20
 80127a0:	af00      	add	r7, sp, #0
 80127a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80127a4:	4b28      	ldr	r3, [pc, #160]	@ (8012848 <prvInsertBlockIntoFreeList+0xac>)
 80127a6:	60fb      	str	r3, [r7, #12]
 80127a8:	e002      	b.n	80127b0 <prvInsertBlockIntoFreeList+0x14>
 80127aa:	68fb      	ldr	r3, [r7, #12]
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	60fb      	str	r3, [r7, #12]
 80127b0:	68fb      	ldr	r3, [r7, #12]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	687a      	ldr	r2, [r7, #4]
 80127b6:	429a      	cmp	r2, r3
 80127b8:	d8f7      	bhi.n	80127aa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80127ba:	68fb      	ldr	r3, [r7, #12]
 80127bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80127be:	68fb      	ldr	r3, [r7, #12]
 80127c0:	685b      	ldr	r3, [r3, #4]
 80127c2:	68ba      	ldr	r2, [r7, #8]
 80127c4:	4413      	add	r3, r2
 80127c6:	687a      	ldr	r2, [r7, #4]
 80127c8:	429a      	cmp	r2, r3
 80127ca:	d108      	bne.n	80127de <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	685a      	ldr	r2, [r3, #4]
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	685b      	ldr	r3, [r3, #4]
 80127d4:	441a      	add	r2, r3
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80127da:	68fb      	ldr	r3, [r7, #12]
 80127dc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	685b      	ldr	r3, [r3, #4]
 80127e6:	68ba      	ldr	r2, [r7, #8]
 80127e8:	441a      	add	r2, r3
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	429a      	cmp	r2, r3
 80127f0:	d118      	bne.n	8012824 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	681a      	ldr	r2, [r3, #0]
 80127f6:	4b15      	ldr	r3, [pc, #84]	@ (801284c <prvInsertBlockIntoFreeList+0xb0>)
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	429a      	cmp	r2, r3
 80127fc:	d00d      	beq.n	801281a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	685a      	ldr	r2, [r3, #4]
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	685b      	ldr	r3, [r3, #4]
 8012808:	441a      	add	r2, r3
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	681a      	ldr	r2, [r3, #0]
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	601a      	str	r2, [r3, #0]
 8012818:	e008      	b.n	801282c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801281a:	4b0c      	ldr	r3, [pc, #48]	@ (801284c <prvInsertBlockIntoFreeList+0xb0>)
 801281c:	681a      	ldr	r2, [r3, #0]
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	601a      	str	r2, [r3, #0]
 8012822:	e003      	b.n	801282c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	681a      	ldr	r2, [r3, #0]
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801282c:	68fa      	ldr	r2, [r7, #12]
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	429a      	cmp	r2, r3
 8012832:	d002      	beq.n	801283a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012834:	68fb      	ldr	r3, [r7, #12]
 8012836:	687a      	ldr	r2, [r7, #4]
 8012838:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801283a:	bf00      	nop
 801283c:	3714      	adds	r7, #20
 801283e:	46bd      	mov	sp, r7
 8012840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012844:	4770      	bx	lr
 8012846:	bf00      	nop
 8012848:	2400ab4c 	.word	0x2400ab4c
 801284c:	2400ab54 	.word	0x2400ab54

08012850 <_ZL8CN_Delayv>:
{
 8012850:	b480      	push	{r7}
 8012852:	b085      	sub	sp, #20
 8012854:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8012856:	2300      	movs	r3, #0
 8012858:	60bb      	str	r3, [r7, #8]
 801285a:	e00e      	b.n	801287a <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 801285c:	2300      	movs	r3, #0
 801285e:	607b      	str	r3, [r7, #4]
 8012860:	e005      	b.n	801286e <_ZL8CN_Delayv+0x1e>
			++cnt;
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	3301      	adds	r3, #1
 8012866:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	3301      	adds	r3, #1
 801286c:	607b      	str	r3, [r7, #4]
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	2b09      	cmp	r3, #9
 8012872:	d9f6      	bls.n	8012862 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8012874:	68bb      	ldr	r3, [r7, #8]
 8012876:	3301      	adds	r3, #1
 8012878:	60bb      	str	r3, [r7, #8]
 801287a:	68bb      	ldr	r3, [r7, #8]
 801287c:	4a04      	ldr	r2, [pc, #16]	@ (8012890 <_ZL8CN_Delayv+0x40>)
 801287e:	4293      	cmp	r3, r2
 8012880:	d9ec      	bls.n	801285c <_ZL8CN_Delayv+0xc>
}
 8012882:	bf00      	nop
 8012884:	bf00      	nop
 8012886:	3714      	adds	r7, #20
 8012888:	46bd      	mov	sp, r7
 801288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801288e:	4770      	bx	lr
 8012890:	000f423f 	.word	0x000f423f

08012894 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8012894:	b580      	push	{r7, lr}
 8012896:	b084      	sub	sp, #16
 8012898:	af00      	add	r7, sp, #0
 801289a:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 801289c:	f7fe fa58 	bl	8010d50 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	f003 0301 	and.w	r3, r3, #1
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d005      	beq.n	80128ba <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80128ae:	2200      	movs	r2, #0
 80128b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80128b4:	481a      	ldr	r0, [pc, #104]	@ (8012920 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80128b6:	f7f6 ff9d 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 80128ba:	68fb      	ldr	r3, [r7, #12]
 80128bc:	f003 0302 	and.w	r3, r3, #2
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d005      	beq.n	80128d0 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80128c4:	2200      	movs	r2, #0
 80128c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80128ca:	4815      	ldr	r0, [pc, #84]	@ (8012920 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80128cc:	f7f6 ff92 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	f003 0304 	and.w	r3, r3, #4
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d005      	beq.n	80128e6 <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 80128da:	2200      	movs	r2, #0
 80128dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80128e0:	4810      	ldr	r0, [pc, #64]	@ (8012924 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 80128e2:	f7f6 ff87 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	f003 0308 	and.w	r3, r3, #8
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d005      	beq.n	80128fc <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 80128f0:	2200      	movs	r2, #0
 80128f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80128f6:	480b      	ldr	r0, [pc, #44]	@ (8012924 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 80128f8:	f7f6 ff7c 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 80128fc:	f7ff ffa8 	bl	8012850 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8012900:	2201      	movs	r2, #1
 8012902:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8012906:	4806      	ldr	r0, [pc, #24]	@ (8012920 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8012908:	f7f6 ff74 	bl	80097f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 801290c:	2201      	movs	r2, #1
 801290e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8012912:	4804      	ldr	r0, [pc, #16]	@ (8012924 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8012914:	f7f6 ff6e 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8012918:	f7ff ff9a 	bl	8012850 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 801291c:	e7c2      	b.n	80128a4 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 801291e:	bf00      	nop
 8012920:	58020400 	.word	0x58020400
 8012924:	58021400 	.word	0x58021400

08012928 <_ZN12CasualNoises14tADSR_SettingsC1Ev>:
	float		holdTime2		{ 0.0f };
	float		decayTime		{ 0.0f };
	float		sustainLevel	{ 0.0f };
	float		releaseTime		{ 0.0f };
	float		cycleTime		{ 0.0f };
} tADSR_Settings;
 8012928:	b480      	push	{r7}
 801292a:	b083      	sub	sp, #12
 801292c:	af00      	add	r7, sp, #0
 801292e:	6078      	str	r0, [r7, #4]
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	2201      	movs	r2, #1
 8012934:	601a      	str	r2, [r3, #0]
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	f04f 0200 	mov.w	r2, #0
 801293c:	605a      	str	r2, [r3, #4]
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	f04f 0200 	mov.w	r2, #0
 8012944:	609a      	str	r2, [r3, #8]
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	f04f 0200 	mov.w	r2, #0
 801294c:	60da      	str	r2, [r3, #12]
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	f04f 0200 	mov.w	r2, #0
 8012954:	611a      	str	r2, [r3, #16]
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	f04f 0200 	mov.w	r2, #0
 801295c:	615a      	str	r2, [r3, #20]
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	f04f 0200 	mov.w	r2, #0
 8012964:	619a      	str	r2, [r3, #24]
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	f04f 0200 	mov.w	r2, #0
 801296c:	61da      	str	r2, [r3, #28]
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	4618      	mov	r0, r3
 8012972:	370c      	adds	r7, #12
 8012974:	46bd      	mov	sp, r7
 8012976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801297a:	4770      	bx	lr

0801297c <_ZN12CasualNoises4ADSRC1Ef>:
	//==============================================================================
	//          ADSR()
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	ADSR(float sampleRate)
 801297c:	b580      	push	{r7, lr}
 801297e:	b082      	sub	sp, #8
 8012980:	af00      	add	r7, sp, #0
 8012982:	6078      	str	r0, [r7, #4]
 8012984:	ed87 0a00 	vstr	s0, [r7]
	: mSampleRate (sampleRate)
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	683a      	ldr	r2, [r7, #0]
 801298c:	601a      	str	r2, [r3, #0]
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	2201      	movs	r2, #1
 8012992:	605a      	str	r2, [r3, #4]
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	2201      	movs	r2, #1
 8012998:	609a      	str	r2, [r3, #8]
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	2200      	movs	r2, #0
 801299e:	60da      	str	r2, [r3, #12]
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	2200      	movs	r2, #0
 80129a4:	611a      	str	r2, [r3, #16]
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	2200      	movs	r2, #0
 80129aa:	615a      	str	r2, [r3, #20]
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	2200      	movs	r2, #0
 80129b0:	619a      	str	r2, [r3, #24]
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	f04f 0200 	mov.w	r2, #0
 80129b8:	61da      	str	r2, [r3, #28]
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	2200      	movs	r2, #0
 80129be:	621a      	str	r2, [r3, #32]
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	2200      	movs	r2, #0
 80129c4:	625a      	str	r2, [r3, #36]	@ 0x24
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	2200      	movs	r2, #0
 80129ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	332c      	adds	r3, #44	@ 0x2c
 80129d0:	4618      	mov	r0, r3
 80129d2:	f7ff ffa9 	bl	8012928 <_ZN12CasualNoises14tADSR_SettingsC1Ev>
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	2200      	movs	r2, #0
 80129da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	2200      	movs	r2, #0
 80129e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	2200      	movs	r2, #0
 80129ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	2200      	movs	r2, #0
 80129f2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	f04f 0200 	mov.w	r2, #0
 80129fc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	f04f 0200 	mov.w	r2, #0
 8012a06:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	{
		mStateTable[0] = eADSR_State::waiting;
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	2201      	movs	r2, #1
 8012a0e:	64da      	str	r2, [r3, #76]	@ 0x4c

	};
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	4618      	mov	r0, r3
 8012a14:	3708      	adds	r7, #8
 8012a16:	46bd      	mov	sp, r7
 8012a18:	bd80      	pop	{r7, pc}
	...

08012a1c <_ZN12CasualNoises4ADSR13handleTriggerEv>:
	//==============================================================================
	//          handleTrigger()
	//
	//  CasualNoises    25/07/2025  First implementation
	//==============================================================================
	void handleTrigger() noexcept
 8012a1c:	b480      	push	{r7}
 8012a1e:	b083      	sub	sp, #12
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]
	{

		// When waiting, just start...
		if ( mADSR_State == eADSR_State::waiting )
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	689b      	ldr	r3, [r3, #8]
 8012a28:	2b01      	cmp	r3, #1
 8012a2a:	d104      	bne.n	8012a36 <_ZN12CasualNoises4ADSR13handleTriggerEv+0x1a>
		{
			mResetCycle = true;
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	2201      	movs	r2, #1
 8012a30:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
			return;
 8012a34:	e069      	b.n	8012b0a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
		}

		// Else, act according the envelop type
		switch ( mADSR_Type )
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	685b      	ldr	r3, [r3, #4]
 8012a3a:	2b03      	cmp	r3, #3
 8012a3c:	d865      	bhi.n	8012b0a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
 8012a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8012a44 <_ZN12CasualNoises4ADSR13handleTriggerEv+0x28>)
 8012a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a44:	08012a55 	.word	0x08012a55
 8012a48:	08012a95 	.word	0x08012a95
 8012a4c:	08012b03 	.word	0x08012b03
 8012a50:	08012a55 	.word	0x08012a55
		{
		case eADSR_Type::cyclic:
		case eADSR_Type::oneShot:
			if ( mADSR_State == eADSR_State::waiting )
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	689b      	ldr	r3, [r3, #8]
 8012a58:	2b01      	cmp	r3, #1
 8012a5a:	d110      	bne.n	8012a7e <_ZN12CasualNoises4ADSR13handleTriggerEv+0x62>
			{
				mADSR_State		= mStateTable[0];
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	609a      	str	r2, [r3, #8]
				mValueIncrement = mValueIncrementTable[0];
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				mStateCountDown = mFirstStateCountDown;
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012a74:	461a      	mov	r2, r3
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
			}
			else
			{
				mValueIncrement += 0;						// Why do we come here???
			}
			break;
 8012a7c:	e045      	b.n	8012b0a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
				mValueIncrement += 0;						// Why do we come here???
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8012a84:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8012b14 <_ZN12CasualNoises4ADSR13handleTriggerEv+0xf8>
 8012a88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
			break;
 8012a92:	e03a      	b.n	8012b0a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
		case eADSR_Type::triggerOff:
			if (mADSR_State == eADSR_State::sustain)
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	689b      	ldr	r3, [r3, #8]
 8012a98:	2b06      	cmp	r3, #6
 8012a9a:	d118      	bne.n	8012ace <_ZN12CasualNoises4ADSR13handleTriggerEv+0xb2>
			{
				mCurrentStateIndex += 1;
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012aa2:	1c5a      	adds	r2, r3, #1
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
				mValueIncrement = mValueIncrementTable[mCurrentStateIndex];
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ab0:	687a      	ldr	r2, [r7, #4]
 8012ab2:	331a      	adds	r3, #26
 8012ab4:	009b      	lsls	r3, r3, #2
 8012ab6:	4413      	add	r3, r2
 8012ab8:	681a      	ldr	r2, [r3, #0]
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				mStateCountDown = mReleaseTime;
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ac4:	461a      	mov	r2, r3
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8012acc:	e003      	b.n	8012ad6 <_ZN12CasualNoises4ADSR13handleTriggerEv+0xba>
			}
			else										// ToDo what to do on a trigger when not in sustain state???
			{
				mResetCycle = true;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	2201      	movs	r2, #1
 8012ad2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
			}
			mADSR_State 	= mStateTable[mCurrentStateIndex];
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012adc:	687a      	ldr	r2, [r7, #4]
 8012ade:	3312      	adds	r3, #18
 8012ae0:	009b      	lsls	r3, r3, #2
 8012ae2:	4413      	add	r3, r2
 8012ae4:	685a      	ldr	r2, [r3, #4]
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	609a      	str	r2, [r3, #8]
			mValueIncrement	= mValueIncrementTable[mCurrentStateIndex];
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012af0:	687a      	ldr	r2, [r7, #4]
 8012af2:	331a      	adds	r3, #26
 8012af4:	009b      	lsls	r3, r3, #2
 8012af6:	4413      	add	r3, r2
 8012af8:	681a      	ldr	r2, [r3, #0]
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			break;
 8012b00:	e003      	b.n	8012b0a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
		case eADSR_Type::retrigger:
			mCurrentStateIndex = 0;
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	2200      	movs	r2, #0
 8012b06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

		}
	}
 8012b0a:	370c      	adds	r7, #12
 8012b0c:	46bd      	mov	sp, r7
 8012b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b12:	4770      	bx	lr
 8012b14:	00000000 	.word	0x00000000

08012b18 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE>:
	//==============================================================================
	//          updateSettings()
	//
	//  CasualNoises    25/07/2025  First implementation
	//==============================================================================
	void updateSettings(tADSR_Settings* settings) noexcept
 8012b18:	b4b0      	push	{r4, r5, r7}
 8012b1a:	b085      	sub	sp, #20
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
 8012b20:	6039      	str	r1, [r7, #0]
	{
		mADSR_Type		= settings->type;
 8012b22:	683b      	ldr	r3, [r7, #0]
 8012b24:	681a      	ldr	r2, [r3, #0]
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	605a      	str	r2, [r3, #4]
		mHoldTime1		= settings->holdTime1 	 * mSampleRate;
 8012b2a:	683b      	ldr	r3, [r7, #0]
 8012b2c:	ed93 7a01 	vldr	s14, [r3, #4]
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	edd3 7a00 	vldr	s15, [r3]
 8012b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012b3e:	ee17 2a90 	vmov	r2, s15
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	60da      	str	r2, [r3, #12]
		mAttackTime		= settings->attackTime	 * mSampleRate;
 8012b46:	683b      	ldr	r3, [r7, #0]
 8012b48:	ed93 7a02 	vldr	s14, [r3, #8]
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	edd3 7a00 	vldr	s15, [r3]
 8012b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012b5a:	ee17 2a90 	vmov	r2, s15
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	611a      	str	r2, [r3, #16]
		mHoldTime2		= settings->holdTime2	 * mSampleRate;
 8012b62:	683b      	ldr	r3, [r7, #0]
 8012b64:	ed93 7a03 	vldr	s14, [r3, #12]
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	edd3 7a00 	vldr	s15, [r3]
 8012b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012b76:	ee17 2a90 	vmov	r2, s15
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	615a      	str	r2, [r3, #20]
		mDecayTime		= settings->decayTime	 * mSampleRate;
 8012b7e:	683b      	ldr	r3, [r7, #0]
 8012b80:	ed93 7a04 	vldr	s14, [r3, #16]
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	edd3 7a00 	vldr	s15, [r3]
 8012b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012b92:	ee17 2a90 	vmov	r2, s15
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	619a      	str	r2, [r3, #24]
		mSustainLevel	= settings->sustainLevel;
 8012b9a:	683b      	ldr	r3, [r7, #0]
 8012b9c:	695a      	ldr	r2, [r3, #20]
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	61da      	str	r2, [r3, #28]
		mReleaseTime	= settings->releaseTime	 * mSampleRate;
 8012ba2:	683b      	ldr	r3, [r7, #0]
 8012ba4:	ed93 7a06 	vldr	s14, [r3, #24]
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	edd3 7a00 	vldr	s15, [r3]
 8012bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012bb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012bb6:	ee17 2a90 	vmov	r2, s15
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	625a      	str	r2, [r3, #36]	@ 0x24
		mCycleTime		= settings->cycleTime	 * mSampleRate;
 8012bbe:	683b      	ldr	r3, [r7, #0]
 8012bc0:	ed93 7a07 	vldr	s14, [r3, #28]
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	edd3 7a00 	vldr	s15, [r3]
 8012bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012bce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012bd2:	ee17 2a90 	vmov	r2, s15
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	629a      	str	r2, [r3, #40]	@ 0x28
		mSettings		= *settings;
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	683a      	ldr	r2, [r7, #0]
 8012bde:	f103 042c 	add.w	r4, r3, #44	@ 0x2c
 8012be2:	4615      	mov	r5, r2
 8012be4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012be6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012be8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8012bec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		// Calculate sustain time
		uint32_t sum = mHoldTime1 + mAttackTime + mHoldTime2 + mDecayTime + mReleaseTime;
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	68da      	ldr	r2, [r3, #12]
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	691b      	ldr	r3, [r3, #16]
 8012bf8:	441a      	add	r2, r3
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	695b      	ldr	r3, [r3, #20]
 8012bfe:	441a      	add	r2, r3
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	699b      	ldr	r3, [r3, #24]
 8012c04:	441a      	add	r2, r3
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c0a:	4413      	add	r3, r2
 8012c0c:	60fb      	str	r3, [r7, #12]
		if (sum >= mCycleTime)
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c12:	68fa      	ldr	r2, [r7, #12]
 8012c14:	429a      	cmp	r2, r3
 8012c16:	d303      	bcc.n	8012c20 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x108>
		{
			mSustainTime = 0;
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	2200      	movs	r2, #0
 8012c1c:	621a      	str	r2, [r3, #32]
 8012c1e:	e01a      	b.n	8012c56 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x13e>
		} else if ((mADSR_Type == eADSR_Type::cyclic) || (mADSR_Type == eADSR_Type::oneShot))
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	685b      	ldr	r3, [r3, #4]
 8012c24:	2b03      	cmp	r3, #3
 8012c26:	d003      	beq.n	8012c30 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x118>
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	685b      	ldr	r3, [r3, #4]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	d10e      	bne.n	8012c4e <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x136>
		{
			if (mSustainLevel > 0.0f)
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	edd3 7a07 	vldr	s15, [r3, #28]
 8012c36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c3e:	dd0a      	ble.n	8012c56 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x13e>
				mSustainTime = mCycleTime - sum;
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	1ad2      	subs	r2, r2, r3
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	621a      	str	r2, [r3, #32]
			if (mSustainLevel > 0.0f)
 8012c4c:	e003      	b.n	8012c56 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x13e>
		} else
		{
			mSustainTime = 0xffffffff;
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012c54:	621a      	str	r2, [r3, #32]
		}

		if (mReleaseTime == 0.0f)
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c5a:	ee07 3a90 	vmov	s15, r3
 8012c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012c62:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c6a:	d129      	bne.n	8012cc0 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x1a8>
		{
			mReleaseTime += 0.01f * mSampleRate;
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c70:	ee07 3a90 	vmov	s15, r3
 8012c74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	edd3 7a00 	vldr	s15, [r3]
 8012c7e:	eddf 6aac 	vldr	s13, [pc, #688]	@ 8012f30 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x418>
 8012c82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012c8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012c8e:	ee17 2a90 	vmov	r2, s15
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	625a      	str	r2, [r3, #36]	@ 0x24
			mSustainTime -= 0.01f * mSampleRate;
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	6a1b      	ldr	r3, [r3, #32]
 8012c9a:	ee07 3a90 	vmov	s15, r3
 8012c9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	edd3 7a00 	vldr	s15, [r3]
 8012ca8:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8012f30 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x418>
 8012cac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012cb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012cb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012cb8:	ee17 2a90 	vmov	r2, s15
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	621a      	str	r2, [r3, #32]
		}

		// Recalculate state table
		mFirstStateCountDown = 0;
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	2200      	movs	r2, #0
 8012cc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		mCurrentStateIndex = 0;
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	2200      	movs	r2, #0
 8012ccc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		if (mHoldTime1 > 0)
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	68db      	ldr	r3, [r3, #12]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d01e      	beq.n	8012d16 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x1fe>
		{
			mStateTable[mCurrentStateIndex]     = eADSR_State::hold1;
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012cde:	687a      	ldr	r2, [r7, #4]
 8012ce0:	3312      	adds	r3, #18
 8012ce2:	009b      	lsls	r3, r3, #2
 8012ce4:	4413      	add	r3, r2
 8012ce6:	2202      	movs	r2, #2
 8012ce8:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = 0.0f;
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012cf0:	687a      	ldr	r2, [r7, #4]
 8012cf2:	331a      	adds	r3, #26
 8012cf4:	009b      	lsls	r3, r3, #2
 8012cf6:	4413      	add	r3, r2
 8012cf8:	f04f 0200 	mov.w	r2, #0
 8012cfc:	601a      	str	r2, [r3, #0]
			mFirstStateCountDown = mHoldTime1;
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	68da      	ldr	r2, [r3, #12]
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012d0e:	1c5a      	adds	r2, r3, #1
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mAttackTime > 0)
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	691b      	ldr	r3, [r3, #16]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d02c      	beq.n	8012d78 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x260>
		{
			mStateTable[mCurrentStateIndex]     = eADSR_State::attack;
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012d24:	687a      	ldr	r2, [r7, #4]
 8012d26:	3312      	adds	r3, #18
 8012d28:	009b      	lsls	r3, r3, #2
 8012d2a:	4413      	add	r3, r2
 8012d2c:	2203      	movs	r2, #3
 8012d2e:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = 1.0f / mAttackTime;
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	691b      	ldr	r3, [r3, #16]
 8012d34:	ee07 3a90 	vmov	s15, r3
 8012d38:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012d42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012d46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012d4a:	687a      	ldr	r2, [r7, #4]
 8012d4c:	331a      	adds	r3, #26
 8012d4e:	009b      	lsls	r3, r3, #2
 8012d50:	4413      	add	r3, r2
 8012d52:	edc3 7a00 	vstr	s15, [r3]
			if (mFirstStateCountDown == 0)
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d104      	bne.n	8012d6a <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x252>
				mFirstStateCountDown = mAttackTime;
 8012d60:	687b      	ldr	r3, [r7, #4]
 8012d62:	691a      	ldr	r2, [r3, #16]
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012d70:	1c5a      	adds	r2, r3, #1
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mHoldTime2 > 0)
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	695b      	ldr	r3, [r3, #20]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d023      	beq.n	8012dc8 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x2b0>
		{
			mStateTable[mCurrentStateIndex] 	= eADSR_State::hold2;
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012d86:	687a      	ldr	r2, [r7, #4]
 8012d88:	3312      	adds	r3, #18
 8012d8a:	009b      	lsls	r3, r3, #2
 8012d8c:	4413      	add	r3, r2
 8012d8e:	2204      	movs	r2, #4
 8012d90:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = 0.0f ;
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012d98:	687a      	ldr	r2, [r7, #4]
 8012d9a:	331a      	adds	r3, #26
 8012d9c:	009b      	lsls	r3, r3, #2
 8012d9e:	4413      	add	r3, r2
 8012da0:	f04f 0200 	mov.w	r2, #0
 8012da4:	601a      	str	r2, [r3, #0]
			if (mFirstStateCountDown == 0)
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d104      	bne.n	8012dba <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x2a2>
				mFirstStateCountDown = mHoldTime2;
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	695a      	ldr	r2, [r3, #20]
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012dc0:	1c5a      	adds	r2, r3, #1
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mDecayTime > 0)
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	699b      	ldr	r3, [r3, #24]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d031      	beq.n	8012e34 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x31c>
		{
			mStateTable[mCurrentStateIndex] = eADSR_State::decay;
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012dd6:	687a      	ldr	r2, [r7, #4]
 8012dd8:	3312      	adds	r3, #18
 8012dda:	009b      	lsls	r3, r3, #2
 8012ddc:	4413      	add	r3, r2
 8012dde:	2205      	movs	r2, #5
 8012de0:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = (mSustainLevel - 1.0f) / mDecayTime;
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	edd3 7a07 	vldr	s15, [r3, #28]
 8012de8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012dec:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	699b      	ldr	r3, [r3, #24]
 8012df4:	ee07 3a90 	vmov	s15, r3
 8012df8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012e06:	687a      	ldr	r2, [r7, #4]
 8012e08:	331a      	adds	r3, #26
 8012e0a:	009b      	lsls	r3, r3, #2
 8012e0c:	4413      	add	r3, r2
 8012e0e:	edc3 7a00 	vstr	s15, [r3]
			if (mFirstStateCountDown == 0)
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d104      	bne.n	8012e26 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x30e>
				mFirstStateCountDown = mDecayTime;
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	699a      	ldr	r2, [r3, #24]
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e2c:	1c5a      	adds	r2, r3, #1
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mSustainTime > 0)
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	6a1b      	ldr	r3, [r3, #32]
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d023      	beq.n	8012e84 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x36c>
		{
			mStateTable[mCurrentStateIndex] = eADSR_State::sustain;
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e42:	687a      	ldr	r2, [r7, #4]
 8012e44:	3312      	adds	r3, #18
 8012e46:	009b      	lsls	r3, r3, #2
 8012e48:	4413      	add	r3, r2
 8012e4a:	2206      	movs	r2, #6
 8012e4c:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = 0.0f ;
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e54:	687a      	ldr	r2, [r7, #4]
 8012e56:	331a      	adds	r3, #26
 8012e58:	009b      	lsls	r3, r3, #2
 8012e5a:	4413      	add	r3, r2
 8012e5c:	f04f 0200 	mov.w	r2, #0
 8012e60:	601a      	str	r2, [r3, #0]
			if (mFirstStateCountDown == 0)
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d104      	bne.n	8012e76 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x35e>
				mFirstStateCountDown = mSustainTime;
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	6a1a      	ldr	r2, [r3, #32]
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e7c:	1c5a      	adds	r2, r3, #1
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mReleaseTime > 0)
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d02f      	beq.n	8012eec <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x3d4>
		{
			mStateTable[mCurrentStateIndex] = eADSR_State::release;
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012e92:	687a      	ldr	r2, [r7, #4]
 8012e94:	3312      	adds	r3, #18
 8012e96:	009b      	lsls	r3, r3, #2
 8012e98:	4413      	add	r3, r2
 8012e9a:	2207      	movs	r2, #7
 8012e9c:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = (mSustainLevel / mReleaseTime) * -1.0f;
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	edd3 6a07 	vldr	s13, [r3, #28]
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ea8:	ee07 3a90 	vmov	s15, r3
 8012eac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012eb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012eba:	eef1 7a67 	vneg.f32	s15, s15
 8012ebe:	687a      	ldr	r2, [r7, #4]
 8012ec0:	331a      	adds	r3, #26
 8012ec2:	009b      	lsls	r3, r3, #2
 8012ec4:	4413      	add	r3, r2
 8012ec6:	edc3 7a00 	vstr	s15, [r3]
			if (mFirstStateCountDown == 0)
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d104      	bne.n	8012ede <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x3c6>
				mFirstStateCountDown = mReleaseTime;
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ee4:	1c5a      	adds	r2, r3, #1
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		mStateTable[mCurrentStateIndex] = eADSR_State::waiting;
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ef2:	687a      	ldr	r2, [r7, #4]
 8012ef4:	3312      	adds	r3, #18
 8012ef6:	009b      	lsls	r3, r3, #2
 8012ef8:	4413      	add	r3, r2
 8012efa:	2201      	movs	r2, #1
 8012efc:	605a      	str	r2, [r3, #4]
		mValueIncrementTable[mCurrentStateIndex] = 0.0f;
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012f04:	687a      	ldr	r2, [r7, #4]
 8012f06:	331a      	adds	r3, #26
 8012f08:	009b      	lsls	r3, r3, #2
 8012f0a:	4413      	add	r3, r2
 8012f0c:	f04f 0200 	mov.w	r2, #0
 8012f10:	601a      	str	r2, [r3, #0]
		mCurrentStateIndex	= 0;
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	2200      	movs	r2, #0
 8012f16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		mCurrentValue		= 0.0f;
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	f04f 0200 	mov.w	r2, #0
 8012f20:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

	}
 8012f24:	bf00      	nop
 8012f26:	3714      	adds	r7, #20
 8012f28:	46bd      	mov	sp, r7
 8012f2a:	bcb0      	pop	{r4, r5, r7}
 8012f2c:	4770      	bx	lr
 8012f2e:	bf00      	nop
 8012f30:	3c23d70a 	.word	0x3c23d70a

08012f34 <_ZN12CasualNoises14AudioProcessorC1Ev>:
namespace CasualNoises
{

class AudioBuffer;

class AudioProcessor
 8012f34:	b480      	push	{r7}
 8012f36:	b083      	sub	sp, #12
 8012f38:	af00      	add	r7, sp, #0
 8012f3a:	6078      	str	r0, [r7, #4]
 8012f3c:	4a04      	ldr	r2, [pc, #16]	@ (8012f50 <_ZN12CasualNoises14AudioProcessorC1Ev+0x1c>)
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	601a      	str	r2, [r3, #0]
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	4618      	mov	r0, r3
 8012f46:	370c      	adds	r7, #12
 8012f48:	46bd      	mov	sp, r7
 8012f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f4e:	4770      	bx	lr
 8012f50:	08018108 	.word	0x08018108

08012f54 <_ZN12CasualNoises17PulsarSynthEngineC1Ev>:
class PulsarSynth;
class Wavetable_LFO;
class PulsarSynthEngine : public AudioProcessor
{
public:
	 PulsarSynthEngine() = default;
 8012f54:	b580      	push	{r7, lr}
 8012f56:	b082      	sub	sp, #8
 8012f58:	af00      	add	r7, sp, #0
 8012f5a:	6078      	str	r0, [r7, #4]
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	4618      	mov	r0, r3
 8012f60:	f7ff ffe8 	bl	8012f34 <_ZN12CasualNoises14AudioProcessorC1Ev>
 8012f64:	4a0a      	ldr	r2, [pc, #40]	@ (8012f90 <_ZN12CasualNoises17PulsarSynthEngineC1Ev+0x3c>)
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	601a      	str	r2, [r3, #0]
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	f04f 0200 	mov.w	r2, #0
 8012f70:	605a      	str	r2, [r3, #4]
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	2200      	movs	r2, #0
 8012f76:	609a      	str	r2, [r3, #8]
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	60da      	str	r2, [r3, #12]
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	2200      	movs	r2, #0
 8012f82:	611a      	str	r2, [r3, #16]
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	4618      	mov	r0, r3
 8012f88:	3708      	adds	r7, #8
 8012f8a:	46bd      	mov	sp, r7
 8012f8c:	bd80      	pop	{r7, pc}
 8012f8e:	bf00      	nop
 8012f90:	0801815c 	.word	0x0801815c

08012f94 <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv>:
//==============================================================================
void SouthSideAudioProcessor::prepareToPlay (
		float sampleRate,
		uint32_t maximumExpectedSamplesPerBlock,
		void* inSynthParams)
{
 8012f94:	b590      	push	{r4, r7, lr}
 8012f96:	b08d      	sub	sp, #52	@ 0x34
 8012f98:	af00      	add	r7, sp, #0
 8012f9a:	60f8      	str	r0, [r7, #12]
 8012f9c:	ed87 0a02 	vstr	s0, [r7, #8]
 8012fa0:	6079      	str	r1, [r7, #4]
 8012fa2:	603a      	str	r2, [r7, #0]

	mPulsarSynthEnginePtr = new PulsarSynthEngine;
 8012fa4:	2014      	movs	r0, #20
 8012fa6:	f001 fb9c 	bl	80146e2 <_Znwj>
 8012faa:	4603      	mov	r3, r0
 8012fac:	461c      	mov	r4, r3
 8012fae:	4620      	mov	r0, r4
 8012fb0:	f7ff ffd0 	bl	8012f54 <_ZN12CasualNoises17PulsarSynthEngineC1Ev>
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	605c      	str	r4, [r3, #4]
	mPulsarSynthEnginePtr->prepareToPlay(sampleRate, maximumExpectedSamplesPerBlock, inSynthParams);
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	6858      	ldr	r0, [r3, #4]
 8012fbc:	68fb      	ldr	r3, [r7, #12]
 8012fbe:	685b      	ldr	r3, [r3, #4]
 8012fc0:	681b      	ldr	r3, [r3, #0]
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	683a      	ldr	r2, [r7, #0]
 8012fc6:	6879      	ldr	r1, [r7, #4]
 8012fc8:	ed97 0a02 	vldr	s0, [r7, #8]
 8012fcc:	4798      	blx	r3

	mADSR_Ptr = new ADSR(sampleRate);
 8012fce:	209c      	movs	r0, #156	@ 0x9c
 8012fd0:	f001 fb87 	bl	80146e2 <_Znwj>
 8012fd4:	4603      	mov	r3, r0
 8012fd6:	461c      	mov	r4, r3
 8012fd8:	ed97 0a02 	vldr	s0, [r7, #8]
 8012fdc:	4620      	mov	r0, r4
 8012fde:	f7ff fccd 	bl	801297c <_ZN12CasualNoises4ADSRC1Ef>
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	609c      	str	r4, [r3, #8]
	tADSR_Settings adsrSettings;
 8012fe6:	f107 0310 	add.w	r3, r7, #16
 8012fea:	2220      	movs	r2, #32
 8012fec:	2100      	movs	r1, #0
 8012fee:	4618      	mov	r0, r3
 8012ff0:	f002 fe42 	bl	8015c78 <memset>
 8012ff4:	2301      	movs	r3, #1
 8012ff6:	613b      	str	r3, [r7, #16]
	adsrSettings.type 		  = eADSR_Type::oneShot;
 8012ff8:	2300      	movs	r3, #0
 8012ffa:	613b      	str	r3, [r7, #16]
	adsrSettings.holdTime1	  = 0.0f;
 8012ffc:	f04f 0300 	mov.w	r3, #0
 8013000:	617b      	str	r3, [r7, #20]
	adsrSettings.attackTime	  = 0.05f;
 8013002:	4b0c      	ldr	r3, [pc, #48]	@ (8013034 <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa0>)
 8013004:	61bb      	str	r3, [r7, #24]
	adsrSettings.holdTime2	  = 0.02f;
 8013006:	4b0c      	ldr	r3, [pc, #48]	@ (8013038 <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa4>)
 8013008:	61fb      	str	r3, [r7, #28]
	adsrSettings.decayTime	  = 0.05f;
 801300a:	4b0a      	ldr	r3, [pc, #40]	@ (8013034 <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa0>)
 801300c:	623b      	str	r3, [r7, #32]
	adsrSettings.sustainLevel = 0.1f;
 801300e:	4b0b      	ldr	r3, [pc, #44]	@ (801303c <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa8>)
 8013010:	627b      	str	r3, [r7, #36]	@ 0x24
	adsrSettings.releaseTime  = 0.0f;
 8013012:	f04f 0300 	mov.w	r3, #0
 8013016:	62bb      	str	r3, [r7, #40]	@ 0x28
	adsrSettings.cycleTime	  = 0.1f;
 8013018:	4b08      	ldr	r3, [pc, #32]	@ (801303c <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa8>)
 801301a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	mADSR_Ptr->updateSettings(&adsrSettings);
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	689b      	ldr	r3, [r3, #8]
 8013020:	f107 0210 	add.w	r2, r7, #16
 8013024:	4611      	mov	r1, r2
 8013026:	4618      	mov	r0, r3
 8013028:	f7ff fd76 	bl	8012b18 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE>

}
 801302c:	bf00      	nop
 801302e:	3734      	adds	r7, #52	@ 0x34
 8013030:	46bd      	mov	sp, r7
 8013032:	bd90      	pop	{r4, r7, pc}
 8013034:	3d4ccccd 	.word	0x3d4ccccd
 8013038:	3ca3d70a 	.word	0x3ca3d70a
 801303c:	3dcccccd 	.word	0x3dcccccd

08013040 <_ZN12CasualNoises23SouthSideAudioProcessor16releaseResourcesEv>:
// This method is called after the last call to processBlock()
//
//  CasualNoises    13/07/2025  First implementation
//==============================================================================
void SouthSideAudioProcessor::releaseResources()
{
 8013040:	b580      	push	{r7, lr}
 8013042:	b082      	sub	sp, #8
 8013044:	af00      	add	r7, sp, #0
 8013046:	6078      	str	r0, [r7, #4]
	mPulsarSynthEnginePtr->releaseResources();
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	685a      	ldr	r2, [r3, #4]
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	685b      	ldr	r3, [r3, #4]
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	3304      	adds	r3, #4
 8013054:	681b      	ldr	r3, [r3, #0]
 8013056:	4610      	mov	r0, r2
 8013058:	4798      	blx	r3
}
 801305a:	bf00      	nop
 801305c:	3708      	adds	r7, #8
 801305e:	46bd      	mov	sp, r7
 8013060:	bd80      	pop	{r7, pc}
	...

08013064 <__tcf_0>:
//==============================================================================
void SouthSideAudioProcessor::process_ADC_data ( uint16_t* ptr )
{

	// Update pitch
	static Average<uint32_t> pitchAverage(10);
 8013064:	b580      	push	{r7, lr}
 8013066:	af00      	add	r7, sp, #0
 8013068:	4801      	ldr	r0, [pc, #4]	@ (8013070 <__tcf_0+0xc>)
 801306a:	f000 f9d8 	bl	801341e <_ZN12CasualNoises7AverageImED1Ev>
 801306e:	bd80      	pop	{r7, pc}
 8013070:	2400ab70 	.word	0x2400ab70

08013074 <__tcf_1>:
	float voltage = cn_map<float>((float)pa, 0.0f, 63200.0f, 0.0f, 10.0f);
	float frequency = 8.1758 * pow(2.0, voltage);
	setFrequency(frequency * pow(2.0, 4));

	// CV1 -> trigger adsr
	static Average<uint32_t> cv1_Average(10);
 8013074:	b580      	push	{r7, lr}
 8013076:	af00      	add	r7, sp, #0
 8013078:	4801      	ldr	r0, [pc, #4]	@ (8013080 <__tcf_1+0xc>)
 801307a:	f000 f9d0 	bl	801341e <_ZN12CasualNoises7AverageImED1Ev>
 801307e:	bd80      	pop	{r7, pc}
 8013080:	2400ab84 	.word	0x2400ab84
 8013084:	00000000 	.word	0x00000000

08013088 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt>:
{
 8013088:	b580      	push	{r7, lr}
 801308a:	ed2d 8b02 	vpush	{d8}
 801308e:	b088      	sub	sp, #32
 8013090:	af00      	add	r7, sp, #0
 8013092:	6078      	str	r0, [r7, #4]
 8013094:	6039      	str	r1, [r7, #0]
	static Average<uint32_t> pitchAverage(10);
 8013096:	4b5c      	ldr	r3, [pc, #368]	@ (8013208 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x180>)
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	f3bf 8f5b 	dmb	ish
 801309e:	f003 0301 	and.w	r3, r3, #1
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	bf0c      	ite	eq
 80130a6:	2301      	moveq	r3, #1
 80130a8:	2300      	movne	r3, #0
 80130aa:	b2db      	uxtb	r3, r3
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d014      	beq.n	80130da <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x52>
 80130b0:	4855      	ldr	r0, [pc, #340]	@ (8013208 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x180>)
 80130b2:	f001 fb07 	bl	80146c4 <__cxa_guard_acquire>
 80130b6:	4603      	mov	r3, r0
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	bf14      	ite	ne
 80130bc:	2301      	movne	r3, #1
 80130be:	2300      	moveq	r3, #0
 80130c0:	b2db      	uxtb	r3, r3
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d009      	beq.n	80130da <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x52>
 80130c6:	210a      	movs	r1, #10
 80130c8:	4850      	ldr	r0, [pc, #320]	@ (801320c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x184>)
 80130ca:	f000 f96f 	bl	80133ac <_ZN12CasualNoises7AverageImEC1Em>
 80130ce:	4850      	ldr	r0, [pc, #320]	@ (8013210 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x188>)
 80130d0:	f001 ffc8 	bl	8015064 <atexit>
 80130d4:	484c      	ldr	r0, [pc, #304]	@ (8013208 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x180>)
 80130d6:	f001 fb01 	bl	80146dc <__cxa_guard_release>
	uint32_t pitch = (uint32_t)ptr[0];
 80130da:	683b      	ldr	r3, [r7, #0]
 80130dc:	881b      	ldrh	r3, [r3, #0]
 80130de:	61fb      	str	r3, [r7, #28]
	uint32_t pa = pitchAverage.nextAverage(pitch);
 80130e0:	69f9      	ldr	r1, [r7, #28]
 80130e2:	484a      	ldr	r0, [pc, #296]	@ (801320c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x184>)
 80130e4:	f000 f9ac 	bl	8013440 <_ZN12CasualNoises7AverageImE11nextAverageEm>
 80130e8:	61b8      	str	r0, [r7, #24]
	float voltage = cn_map<float>((float)pa, 0.0f, 63200.0f, 0.0f, 10.0f);
 80130ea:	69bb      	ldr	r3, [r7, #24]
 80130ec:	ee07 3a90 	vmov	s15, r3
 80130f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80130f4:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80130f8:	eddf 1a46 	vldr	s3, [pc, #280]	@ 8013214 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x18c>
 80130fc:	ed9f 1a46 	vldr	s2, [pc, #280]	@ 8013218 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x190>
 8013100:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8013214 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x18c>
 8013104:	eeb0 0a67 	vmov.f32	s0, s15
 8013108:	f7ed fc9a 	bl	8000a40 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 801310c:	ed87 0a05 	vstr	s0, [r7, #20]
	float frequency = 8.1758 * pow(2.0, voltage);
 8013110:	ed97 1a05 	vldr	s2, [r7, #20]
 8013114:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8013118:	f000 f9c9 	bl	80134ae <_ZSt3powIdfEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 801311c:	eeb0 7b40 	vmov.f64	d7, d0
 8013120:	ed9f 6b37 	vldr	d6, [pc, #220]	@ 8013200 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x178>
 8013124:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013128:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 801312c:	edc7 7a04 	vstr	s15, [r7, #16]
	setFrequency(frequency * pow(2.0, 4));
 8013130:	edd7 7a04 	vldr	s15, [r7, #16]
 8013134:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8013138:	2004      	movs	r0, #4
 801313a:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 801313e:	f000 f9ce 	bl	80134de <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8013142:	eeb0 7b40 	vmov.f64	d7, d0
 8013146:	ee28 7b07 	vmul.f64	d7, d8, d7
 801314a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 801314e:	eeb0 0a67 	vmov.f32	s0, s15
 8013152:	6878      	ldr	r0, [r7, #4]
 8013154:	f000 f919 	bl	801338a <_ZN12CasualNoises23SouthSideAudioProcessor12setFrequencyEf>
	static Average<uint32_t> cv1_Average(10);
 8013158:	4b30      	ldr	r3, [pc, #192]	@ (801321c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x194>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	f3bf 8f5b 	dmb	ish
 8013160:	f003 0301 	and.w	r3, r3, #1
 8013164:	2b00      	cmp	r3, #0
 8013166:	bf0c      	ite	eq
 8013168:	2301      	moveq	r3, #1
 801316a:	2300      	movne	r3, #0
 801316c:	b2db      	uxtb	r3, r3
 801316e:	2b00      	cmp	r3, #0
 8013170:	d014      	beq.n	801319c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x114>
 8013172:	482a      	ldr	r0, [pc, #168]	@ (801321c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x194>)
 8013174:	f001 faa6 	bl	80146c4 <__cxa_guard_acquire>
 8013178:	4603      	mov	r3, r0
 801317a:	2b00      	cmp	r3, #0
 801317c:	bf14      	ite	ne
 801317e:	2301      	movne	r3, #1
 8013180:	2300      	moveq	r3, #0
 8013182:	b2db      	uxtb	r3, r3
 8013184:	2b00      	cmp	r3, #0
 8013186:	d009      	beq.n	801319c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x114>
 8013188:	210a      	movs	r1, #10
 801318a:	4825      	ldr	r0, [pc, #148]	@ (8013220 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x198>)
 801318c:	f000 f90e 	bl	80133ac <_ZN12CasualNoises7AverageImEC1Em>
 8013190:	4824      	ldr	r0, [pc, #144]	@ (8013224 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x19c>)
 8013192:	f001 ff67 	bl	8015064 <atexit>
 8013196:	4821      	ldr	r0, [pc, #132]	@ (801321c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x194>)
 8013198:	f001 faa0 	bl	80146dc <__cxa_guard_release>
	uint32_t cv_1 = (uint32_t)ptr[1];
 801319c:	683b      	ldr	r3, [r7, #0]
 801319e:	3302      	adds	r3, #2
 80131a0:	881b      	ldrh	r3, [r3, #0]
 80131a2:	60fb      	str	r3, [r7, #12]
	uint32_t cv_1a = cv1_Average.nextAverage(cv_1);
 80131a4:	68f9      	ldr	r1, [r7, #12]
 80131a6:	481e      	ldr	r0, [pc, #120]	@ (8013220 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x198>)
 80131a8:	f000 f94a 	bl	8013440 <_ZN12CasualNoises7AverageImE11nextAverageEm>
 80131ac:	60b8      	str	r0, [r7, #8]

	static bool waitTriggerOn 	= true;
	static bool waitTriggerOff	= false;
	if (waitTriggerOn && (cv_1a < 0x4000))
 80131ae:	4b1e      	ldr	r3, [pc, #120]	@ (8013228 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a0>)
 80131b0:	781b      	ldrb	r3, [r3, #0]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d00e      	beq.n	80131d4 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x14c>
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80131bc:	d20a      	bcs.n	80131d4 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x14c>
	{
		waitTriggerOn	= false;
 80131be:	4b1a      	ldr	r3, [pc, #104]	@ (8013228 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a0>)
 80131c0:	2200      	movs	r2, #0
 80131c2:	701a      	strb	r2, [r3, #0]
		waitTriggerOff	= true;
 80131c4:	4b19      	ldr	r3, [pc, #100]	@ (801322c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a4>)
 80131c6:	2201      	movs	r2, #1
 80131c8:	701a      	strb	r2, [r3, #0]
		mADSR_Ptr->handleTrigger();
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	689b      	ldr	r3, [r3, #8]
 80131ce:	4618      	mov	r0, r3
 80131d0:	f7ff fc24 	bl	8012a1c <_ZN12CasualNoises4ADSR13handleTriggerEv>
	}
	if (waitTriggerOff && (cv_1a > 0x8000))
 80131d4:	4b15      	ldr	r3, [pc, #84]	@ (801322c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a4>)
 80131d6:	781b      	ldrb	r3, [r3, #0]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d009      	beq.n	80131f0 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x168>
 80131dc:	68bb      	ldr	r3, [r7, #8]
 80131de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80131e2:	d905      	bls.n	80131f0 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x168>
	{
		waitTriggerOn	= true;
 80131e4:	4b10      	ldr	r3, [pc, #64]	@ (8013228 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a0>)
 80131e6:	2201      	movs	r2, #1
 80131e8:	701a      	strb	r2, [r3, #0]
		waitTriggerOff	= false;
 80131ea:	4b10      	ldr	r3, [pc, #64]	@ (801322c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a4>)
 80131ec:	2200      	movs	r2, #0
 80131ee:	701a      	strb	r2, [r3, #0]
	}

}
 80131f0:	bf00      	nop
 80131f2:	3720      	adds	r7, #32
 80131f4:	46bd      	mov	sp, r7
 80131f6:	ecbd 8b02 	vpop	{d8}
 80131fa:	bd80      	pop	{r7, pc}
 80131fc:	f3af 8000 	nop.w
 8013200:	7525460b 	.word	0x7525460b
 8013204:	40205a02 	.word	0x40205a02
 8013208:	2400ab80 	.word	0x2400ab80
 801320c:	2400ab70 	.word	0x2400ab70
 8013210:	08013065 	.word	0x08013065
 8013214:	00000000 	.word	0x00000000
 8013218:	4776e000 	.word	0x4776e000
 801321c:	2400ab94 	.word	0x2400ab94
 8013220:	2400ab84 	.word	0x2400ab84
 8013224:	08013075 	.word	0x08013075
 8013228:	24000020 	.word	0x24000020
 801322c:	2400ab98 	.word	0x2400ab98

08013230 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh>:
// Process incoming NerveNet data
//
//  CasualNoises    20/07/2025  First implementation
//==============================================================================
void SouthSideAudioProcessor::processNerveNetData(uint32_t threadNo, uint32_t size, uint8_t* ptr)
{
 8013230:	b590      	push	{r4, r7, lr}
 8013232:	b089      	sub	sp, #36	@ 0x24
 8013234:	af00      	add	r7, sp, #0
 8013236:	60f8      	str	r0, [r7, #12]
 8013238:	60b9      	str	r1, [r7, #8]
 801323a:	607a      	str	r2, [r7, #4]
 801323c:	603b      	str	r3, [r7, #0]

//	CasualNoises::NerveNetSlaveThread* threadPtr = gNerveNetSlaveThreadPtr[threadNo];


	// Handle all events
	while (size > 0)
 801323e:	e043      	b.n	80132c8 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x98>
	{

		tNerveNetMessageHeader* headerPtr	  = (tNerveNetMessageHeader*)ptr;
 8013240:	683b      	ldr	r3, [r7, #0]
 8013242:	61fb      	str	r3, [r7, #28]
		eSynthEngineMessageType messageType   = (eSynthEngineMessageType)headerPtr->messageTag;
 8013244:	69fb      	ldr	r3, [r7, #28]
 8013246:	681b      	ldr	r3, [r3, #0]
 8013248:	61bb      	str	r3, [r7, #24]
		uint32_t				messageLength = headerPtr->messageLength;
 801324a:	69fb      	ldr	r3, [r7, #28]
 801324c:	685b      	ldr	r3, [r3, #4]
 801324e:	617b      	str	r3, [r7, #20]

		switch ( messageType )
 8013250:	69bb      	ldr	r3, [r7, #24]
 8013252:	3b01      	subs	r3, #1
 8013254:	2b06      	cmp	r3, #6
 8013256:	d82a      	bhi.n	80132ae <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x7e>
 8013258:	a201      	add	r2, pc, #4	@ (adr r2, 8013260 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x30>)
 801325a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801325e:	bf00      	nop
 8013260:	080132b7 	.word	0x080132b7
 8013264:	0801327d 	.word	0x0801327d
 8013268:	080132af 	.word	0x080132af
 801326c:	0801327d 	.word	0x0801327d
 8013270:	0801327d 	.word	0x0801327d
 8013274:	08013295 	.word	0x08013295
 8013278:	080132a3 	.word	0x080132a3
		case eSynthEngineMessageType::initSynthEngine:		// Ignore initSynthEngine messages
			break;
		case eSynthEngineMessageType::requestSetupInfo:		// Set-up info request
		case eSynthEngineMessageType::setFrequency:			// Set oscillator frequency
		case eSynthEngineMessageType::potentiometerValue:	// Update potentiometer values
			mPulsarSynthEnginePtr->processNerveNetData ( threadNo, messageLength, ptr );
 801327c:	68fb      	ldr	r3, [r7, #12]
 801327e:	6858      	ldr	r0, [r3, #4]
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	685b      	ldr	r3, [r3, #4]
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	3308      	adds	r3, #8
 8013288:	681c      	ldr	r4, [r3, #0]
 801328a:	683b      	ldr	r3, [r7, #0]
 801328c:	697a      	ldr	r2, [r7, #20]
 801328e:	68b9      	ldr	r1, [r7, #8]
 8013290:	47a0      	blx	r4
			break;
 8013292:	e011      	b.n	80132b8 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x88>
		case eSynthEngineMessageType::ADC_Value:			// ADC values
			process_ADC_data( (uint16_t*)( (uint32_t)ptr + sizeof(tNerveNetMessageHeader) ) );
 8013294:	683b      	ldr	r3, [r7, #0]
 8013296:	3308      	adds	r3, #8
 8013298:	4619      	mov	r1, r3
 801329a:	68f8      	ldr	r0, [r7, #12]
 801329c:	f7ff fef4 	bl	8013088 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt>
			break;
 80132a0:	e00a      	b.n	80132b8 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x88>
		case eSynthEngineMessageType::triggerEvent:
			mADSR_Ptr->handleTrigger();
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	689b      	ldr	r3, [r3, #8]
 80132a6:	4618      	mov	r0, r3
 80132a8:	f7ff fbb8 	bl	8012a1c <_ZN12CasualNoises4ADSR13handleTriggerEv>
			break;
 80132ac:	e004      	b.n	80132b8 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x88>
		default:
			CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 80132ae:	2004      	movs	r0, #4
 80132b0:	f7ff faf0 	bl	8012894 <_ZL14CN_ReportFault11eErrorCodes>
 80132b4:	e000      	b.n	80132b8 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x88>
			break;
 80132b6:	bf00      	nop
		}

		size -= messageLength;
 80132b8:	687a      	ldr	r2, [r7, #4]
 80132ba:	697b      	ldr	r3, [r7, #20]
 80132bc:	1ad3      	subs	r3, r2, r3
 80132be:	607b      	str	r3, [r7, #4]
		ptr  += messageLength;
 80132c0:	683a      	ldr	r2, [r7, #0]
 80132c2:	697b      	ldr	r3, [r7, #20]
 80132c4:	4413      	add	r3, r2
 80132c6:	603b      	str	r3, [r7, #0]
	while (size > 0)
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d1b8      	bne.n	8013240 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x10>

	}

}
 80132ce:	bf00      	nop
 80132d0:	bf00      	nop
 80132d2:	3724      	adds	r7, #36	@ 0x24
 80132d4:	46bd      	mov	sp, r7
 80132d6:	bd90      	pop	{r4, r7, pc}

080132d8 <_ZN12CasualNoises23SouthSideAudioProcessor12processBlockERNS_11AudioBufferES2_>:
// This method is called each time a new audio block needs to be processed
//
//  CasualNoises    13/07/2025  First implementation
//==============================================================================
void SouthSideAudioProcessor::processBlock (AudioBuffer& buffer, AudioBuffer& NN_buffer)
{
 80132d8:	b580      	push	{r7, lr}
 80132da:	b08c      	sub	sp, #48	@ 0x30
 80132dc:	af00      	add	r7, sp, #0
 80132de:	60f8      	str	r0, [r7, #12]
 80132e0:	60b9      	str	r1, [r7, #8]
 80132e2:	607a      	str	r2, [r7, #4]
	setTimeMarker_4();
 80132e4:	f7ef fdc0 	bl	8002e68 <setTimeMarker_4>

	mPulsarSynthEnginePtr->processBlock(buffer, NN_buffer);
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	6858      	ldr	r0, [r3, #4]
 80132ec:	68fb      	ldr	r3, [r7, #12]
 80132ee:	685b      	ldr	r3, [r3, #4]
 80132f0:	681b      	ldr	r3, [r3, #0]
 80132f2:	330c      	adds	r3, #12
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	687a      	ldr	r2, [r7, #4]
 80132f8:	68b9      	ldr	r1, [r7, #8]
 80132fa:	4798      	blx	r3

	uint32_t numSamples = NN_buffer.getNumSamples();
 80132fc:	6878      	ldr	r0, [r7, #4]
 80132fe:	f7ed fa1b 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 8013302:	61b8      	str	r0, [r7, #24]
	const float* rptr0 = NN_buffer.getReadPointer(0);
 8013304:	2100      	movs	r1, #0
 8013306:	6878      	ldr	r0, [r7, #4]
 8013308:	f7ed fa2e 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 801330c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	const float* rptr1 = NN_buffer.getReadPointer(1);
 801330e:	2101      	movs	r1, #1
 8013310:	6878      	ldr	r0, [r7, #4]
 8013312:	f7ed fa29 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8013316:	62b8      	str	r0, [r7, #40]	@ 0x28
	float* wptr0 = NN_buffer.getWritePointer(0);
 8013318:	2100      	movs	r1, #0
 801331a:	6878      	ldr	r0, [r7, #4]
 801331c:	f7ed fa34 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 8013320:	6278      	str	r0, [r7, #36]	@ 0x24
	float* wptr1 = NN_buffer.getWritePointer(1);
 8013322:	2101      	movs	r1, #1
 8013324:	6878      	ldr	r0, [r7, #4]
 8013326:	f7ed fa2f 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 801332a:	6238      	str	r0, [r7, #32]
	for (uint32_t i = 0; i < numSamples; ++i)
 801332c:	2300      	movs	r3, #0
 801332e:	61fb      	str	r3, [r7, #28]
 8013330:	e021      	b.n	8013376 <_ZN12CasualNoises23SouthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x9e>
	{
//		float gain = mADSR_Ptr->nextValue();					// ToDo: add adsr back in
		float gain = 1.0f;
 8013332:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8013336:	617b      	str	r3, [r7, #20]
		*wptr0++ = *rptr0++ * gain;
 8013338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801333a:	1d1a      	adds	r2, r3, #4
 801333c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801333e:	ed93 7a00 	vldr	s14, [r3]
 8013342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013344:	1d1a      	adds	r2, r3, #4
 8013346:	627a      	str	r2, [r7, #36]	@ 0x24
 8013348:	edd7 7a05 	vldr	s15, [r7, #20]
 801334c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013350:	edc3 7a00 	vstr	s15, [r3]
		*wptr1++ = *rptr1++ * gain;
 8013354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013356:	1d1a      	adds	r2, r3, #4
 8013358:	62ba      	str	r2, [r7, #40]	@ 0x28
 801335a:	ed93 7a00 	vldr	s14, [r3]
 801335e:	6a3b      	ldr	r3, [r7, #32]
 8013360:	1d1a      	adds	r2, r3, #4
 8013362:	623a      	str	r2, [r7, #32]
 8013364:	edd7 7a05 	vldr	s15, [r7, #20]
 8013368:	ee67 7a27 	vmul.f32	s15, s14, s15
 801336c:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < numSamples; ++i)
 8013370:	69fb      	ldr	r3, [r7, #28]
 8013372:	3301      	adds	r3, #1
 8013374:	61fb      	str	r3, [r7, #28]
 8013376:	69fa      	ldr	r2, [r7, #28]
 8013378:	69bb      	ldr	r3, [r7, #24]
 801337a:	429a      	cmp	r2, r3
 801337c:	d3d9      	bcc.n	8013332 <_ZN12CasualNoises23SouthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x5a>
	}

	resetTimeMarker_4();
 801337e:	f7ef fd7f 	bl	8002e80 <resetTimeMarker_4>
}
 8013382:	bf00      	nop
 8013384:	3730      	adds	r7, #48	@ 0x30
 8013386:	46bd      	mov	sp, r7
 8013388:	bd80      	pop	{r7, pc}

0801338a <_ZN12CasualNoises23SouthSideAudioProcessor12setFrequencyEf>:
// Set frequency of all parts
//
//  CasualNoises    28/07/2025  First implementation
//==============================================================================
void SouthSideAudioProcessor::setFrequency(float frequency)
{
 801338a:	b580      	push	{r7, lr}
 801338c:	b082      	sub	sp, #8
 801338e:	af00      	add	r7, sp, #0
 8013390:	6078      	str	r0, [r7, #4]
 8013392:	ed87 0a00 	vstr	s0, [r7]
	mPulsarSynthEnginePtr->setFrequency(frequency);
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	685b      	ldr	r3, [r3, #4]
 801339a:	ed97 0a00 	vldr	s0, [r7]
 801339e:	4618      	mov	r0, r3
 80133a0:	f001 f949 	bl	8014636 <_ZN12CasualNoises17PulsarSynthEngine12setFrequencyEf>
}
 80133a4:	bf00      	nop
 80133a6:	3708      	adds	r7, #8
 80133a8:	46bd      	mov	sp, r7
 80133aa:	bd80      	pop	{r7, pc}

080133ac <_ZN12CasualNoises7AverageImEC1Em>:
template <typename T>
class Average {
public:
	 Average() = delete;

	 Average(uint32_t width)
 80133ac:	b580      	push	{r7, lr}
 80133ae:	b084      	sub	sp, #16
 80133b0:	af00      	add	r7, sp, #0
 80133b2:	6078      	str	r0, [r7, #4]
 80133b4:	6039      	str	r1, [r7, #0]
	 : mWidth (width)
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	683a      	ldr	r2, [r7, #0]
 80133ba:	601a      	str	r2, [r3, #0]
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	2200      	movs	r2, #0
 80133c0:	605a      	str	r2, [r3, #4]
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	2200      	movs	r2, #0
 80133c6:	609a      	str	r2, [r3, #8]
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	2200      	movs	r2, #0
 80133cc:	60da      	str	r2, [r3, #12]
	 {
		 mValues = new T[mWidth];
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	681b      	ldr	r3, [r3, #0]
 80133d2:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80133d6:	4293      	cmp	r3, r2
 80133d8:	d201      	bcs.n	80133de <_ZN12CasualNoises7AverageImEC1Em+0x32>
 80133da:	009b      	lsls	r3, r3, #2
 80133dc:	e001      	b.n	80133e2 <_ZN12CasualNoises7AverageImEC1Em+0x36>
 80133de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80133e2:	4618      	mov	r0, r3
 80133e4:	f001 f98e 	bl	8014704 <_Znaj>
 80133e8:	4603      	mov	r3, r0
 80133ea:	461a      	mov	r2, r3
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	605a      	str	r2, [r3, #4]
		 for (uint32_t i = 0; i < mWidth; ++i)
 80133f0:	2300      	movs	r3, #0
 80133f2:	60fb      	str	r3, [r7, #12]
 80133f4:	e009      	b.n	801340a <_ZN12CasualNoises7AverageImEC1Em+0x5e>
			 mValues[i] = 0.0f;
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	685a      	ldr	r2, [r3, #4]
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	009b      	lsls	r3, r3, #2
 80133fe:	4413      	add	r3, r2
 8013400:	2200      	movs	r2, #0
 8013402:	601a      	str	r2, [r3, #0]
		 for (uint32_t i = 0; i < mWidth; ++i)
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	3301      	adds	r3, #1
 8013408:	60fb      	str	r3, [r7, #12]
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	68fa      	ldr	r2, [r7, #12]
 8013410:	429a      	cmp	r2, r3
 8013412:	d3f0      	bcc.n	80133f6 <_ZN12CasualNoises7AverageImEC1Em+0x4a>
	 }
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	4618      	mov	r0, r3
 8013418:	3710      	adds	r7, #16
 801341a:	46bd      	mov	sp, r7
 801341c:	bd80      	pop	{r7, pc}

0801341e <_ZN12CasualNoises7AverageImED1Ev>:

	~Average()
 801341e:	b580      	push	{r7, lr}
 8013420:	b082      	sub	sp, #8
 8013422:	af00      	add	r7, sp, #0
 8013424:	6078      	str	r0, [r7, #4]
	{
		delete mValues;
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	685b      	ldr	r3, [r3, #4]
 801342a:	2b00      	cmp	r3, #0
 801342c:	d003      	beq.n	8013436 <_ZN12CasualNoises7AverageImED1Ev+0x18>
 801342e:	2104      	movs	r1, #4
 8013430:	4618      	mov	r0, r3
 8013432:	f001 f945 	bl	80146c0 <_ZdlPvj>
	}
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	4618      	mov	r0, r3
 801343a:	3708      	adds	r7, #8
 801343c:	46bd      	mov	sp, r7
 801343e:	bd80      	pop	{r7, pc}

08013440 <_ZN12CasualNoises7AverageImE11nextAverageEm>:

	T nextAverage(T value)
 8013440:	b480      	push	{r7}
 8013442:	b083      	sub	sp, #12
 8013444:	af00      	add	r7, sp, #0
 8013446:	6078      	str	r0, [r7, #4]
 8013448:	6039      	str	r1, [r7, #0]
	{
		mSum -= mValues[mIndex];
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	68da      	ldr	r2, [r3, #12]
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	6859      	ldr	r1, [r3, #4]
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	689b      	ldr	r3, [r3, #8]
 8013456:	009b      	lsls	r3, r3, #2
 8013458:	440b      	add	r3, r1
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	1ad2      	subs	r2, r2, r3
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	60da      	str	r2, [r3, #12]
		mSum += value;
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	68da      	ldr	r2, [r3, #12]
 8013466:	683b      	ldr	r3, [r7, #0]
 8013468:	441a      	add	r2, r3
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	60da      	str	r2, [r3, #12]
		mValues[mIndex++] = value;
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	685a      	ldr	r2, [r3, #4]
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	689b      	ldr	r3, [r3, #8]
 8013476:	1c58      	adds	r0, r3, #1
 8013478:	6879      	ldr	r1, [r7, #4]
 801347a:	6088      	str	r0, [r1, #8]
 801347c:	009b      	lsls	r3, r3, #2
 801347e:	4413      	add	r3, r2
 8013480:	683a      	ldr	r2, [r7, #0]
 8013482:	601a      	str	r2, [r3, #0]
		if (mIndex >= mWidth)
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	689a      	ldr	r2, [r3, #8]
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	429a      	cmp	r2, r3
 801348e:	d302      	bcc.n	8013496 <_ZN12CasualNoises7AverageImE11nextAverageEm+0x56>
			mIndex = 0;
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	2200      	movs	r2, #0
 8013494:	609a      	str	r2, [r3, #8]
		return mSum / mWidth;
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	68da      	ldr	r2, [r3, #12]
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	fbb2 f3f3 	udiv	r3, r2, r3
	}
 80134a2:	4618      	mov	r0, r3
 80134a4:	370c      	adds	r7, #12
 80134a6:	46bd      	mov	sp, r7
 80134a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ac:	4770      	bx	lr

080134ae <_ZSt3powIdfEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    }

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80134ae:	b580      	push	{r7, lr}
 80134b0:	b084      	sub	sp, #16
 80134b2:	af00      	add	r7, sp, #0
 80134b4:	ed87 0b02 	vstr	d0, [r7, #8]
 80134b8:	ed87 1a01 	vstr	s2, [r7, #4]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 80134bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80134c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80134c4:	eeb0 1b47 	vmov.f64	d1, d7
 80134c8:	ed97 0b02 	vldr	d0, [r7, #8]
 80134cc:	f001 fa5c 	bl	8014988 <pow>
 80134d0:	eeb0 7b40 	vmov.f64	d7, d0
    }
 80134d4:	eeb0 0b47 	vmov.f64	d0, d7
 80134d8:	3710      	adds	r7, #16
 80134da:	46bd      	mov	sp, r7
 80134dc:	bd80      	pop	{r7, pc}

080134de <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 80134de:	b580      	push	{r7, lr}
 80134e0:	b084      	sub	sp, #16
 80134e2:	af00      	add	r7, sp, #0
 80134e4:	ed87 0b02 	vstr	d0, [r7, #8]
 80134e8:	6078      	str	r0, [r7, #4]
      return pow(__type(__x), __type(__y));
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	ee07 3a90 	vmov	s15, r3
 80134f0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80134f4:	eeb0 1b47 	vmov.f64	d1, d7
 80134f8:	ed97 0b02 	vldr	d0, [r7, #8]
 80134fc:	f001 fa44 	bl	8014988 <pow>
 8013500:	eeb0 7b40 	vmov.f64	d7, d0
    }
 8013504:	eeb0 0b47 	vmov.f64	d0, d7
 8013508:	3710      	adds	r7, #16
 801350a:	46bd      	mov	sp, r7
 801350c:	bd80      	pop	{r7, pc}

0801350e <_ZSt5floorf>:
  { return __builtin_floorf(__x); }
 801350e:	b480      	push	{r7}
 8013510:	b083      	sub	sp, #12
 8013512:	af00      	add	r7, sp, #0
 8013514:	ed87 0a01 	vstr	s0, [r7, #4]
 8013518:	edd7 7a01 	vldr	s15, [r7, #4]
 801351c:	fefb 7a67 	vrintm.f32	s15, s15
 8013520:	eeb0 0a67 	vmov.f32	s0, s15
 8013524:	370c      	adds	r7, #12
 8013526:	46bd      	mov	sp, r7
 8013528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801352c:	4770      	bx	lr

0801352e <_ZSt4fmodff>:
  { return __builtin_fmodf(__x, __y); }
 801352e:	b580      	push	{r7, lr}
 8013530:	b082      	sub	sp, #8
 8013532:	af00      	add	r7, sp, #0
 8013534:	ed87 0a01 	vstr	s0, [r7, #4]
 8013538:	edc7 0a00 	vstr	s1, [r7]
 801353c:	edd7 0a00 	vldr	s1, [r7]
 8013540:	ed97 0a01 	vldr	s0, [r7, #4]
 8013544:	f001 f8ea 	bl	801471c <fmodf>
 8013548:	eef0 7a40 	vmov.f32	s15, s0
 801354c:	eeb0 0a67 	vmov.f32	s0, s15
 8013550:	3708      	adds	r7, #8
 8013552:	46bd      	mov	sp, r7
 8013554:	bd80      	pop	{r7, pc}
	...

08013558 <_ZL8CN_Delayv>:
{
 8013558:	b480      	push	{r7}
 801355a:	b085      	sub	sp, #20
 801355c:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 801355e:	2300      	movs	r3, #0
 8013560:	60bb      	str	r3, [r7, #8]
 8013562:	e00e      	b.n	8013582 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8013564:	2300      	movs	r3, #0
 8013566:	607b      	str	r3, [r7, #4]
 8013568:	e005      	b.n	8013576 <_ZL8CN_Delayv+0x1e>
			++cnt;
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	3301      	adds	r3, #1
 801356e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	3301      	adds	r3, #1
 8013574:	607b      	str	r3, [r7, #4]
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	2b09      	cmp	r3, #9
 801357a:	d9f6      	bls.n	801356a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 801357c:	68bb      	ldr	r3, [r7, #8]
 801357e:	3301      	adds	r3, #1
 8013580:	60bb      	str	r3, [r7, #8]
 8013582:	68bb      	ldr	r3, [r7, #8]
 8013584:	4a04      	ldr	r2, [pc, #16]	@ (8013598 <_ZL8CN_Delayv+0x40>)
 8013586:	4293      	cmp	r3, r2
 8013588:	d9ec      	bls.n	8013564 <_ZL8CN_Delayv+0xc>
}
 801358a:	bf00      	nop
 801358c:	bf00      	nop
 801358e:	3714      	adds	r7, #20
 8013590:	46bd      	mov	sp, r7
 8013592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013596:	4770      	bx	lr
 8013598:	000f423f 	.word	0x000f423f

0801359c <_ZL14CN_ReportFault11eErrorCodes>:
{
 801359c:	b580      	push	{r7, lr}
 801359e:	b084      	sub	sp, #16
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80135a4:	f7fd fbd4 	bl	8010d50 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	f003 0301 	and.w	r3, r3, #1
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	d005      	beq.n	80135c2 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80135b6:	2200      	movs	r2, #0
 80135b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80135bc:	481a      	ldr	r0, [pc, #104]	@ (8013628 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80135be:	f7f6 f919 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	f003 0302 	and.w	r3, r3, #2
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d005      	beq.n	80135d8 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80135cc:	2200      	movs	r2, #0
 80135ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80135d2:	4815      	ldr	r0, [pc, #84]	@ (8013628 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80135d4:	f7f6 f90e 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 80135d8:	68fb      	ldr	r3, [r7, #12]
 80135da:	f003 0304 	and.w	r3, r3, #4
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d005      	beq.n	80135ee <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 80135e2:	2200      	movs	r2, #0
 80135e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80135e8:	4810      	ldr	r0, [pc, #64]	@ (801362c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 80135ea:	f7f6 f903 	bl	80097f4 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	f003 0308 	and.w	r3, r3, #8
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d005      	beq.n	8013604 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 80135f8:	2200      	movs	r2, #0
 80135fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80135fe:	480b      	ldr	r0, [pc, #44]	@ (801362c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8013600:	f7f6 f8f8 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8013604:	f7ff ffa8 	bl	8013558 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8013608:	2201      	movs	r2, #1
 801360a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 801360e:	4806      	ldr	r0, [pc, #24]	@ (8013628 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8013610:	f7f6 f8f0 	bl	80097f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8013614:	2201      	movs	r2, #1
 8013616:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 801361a:	4804      	ldr	r0, [pc, #16]	@ (801362c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 801361c:	f7f6 f8ea 	bl	80097f4 <HAL_GPIO_WritePin>
		CN_Delay();
 8013620:	f7ff ff9a 	bl	8013558 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8013624:	e7c2      	b.n	80135ac <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8013626:	bf00      	nop
 8013628:	58020400 	.word	0x58020400
 801362c:	58021400 	.word	0x58021400

08013630 <_ZN12CasualNoises13Wavetable_LFOC1Eff>:
	//==============================================================================
	//          Wavetable_LFO
	//
	//  CasualNoises    06/12/2024  First implementation
	//==============================================================================
	Wavetable_LFO(float sampleRate, float frequency)
 8013630:	b580      	push	{r7, lr}
 8013632:	b084      	sub	sp, #16
 8013634:	af00      	add	r7, sp, #0
 8013636:	60f8      	str	r0, [r7, #12]
 8013638:	ed87 0a02 	vstr	s0, [r7, #8]
 801363c:	edc7 0a01 	vstr	s1, [r7, #4]
	: mWaveIndex ( 0.0f ),
	  mSampleRate ( sampleRate ),
	  mFrequency ( frequency )
 8013640:	4a20      	ldr	r2, [pc, #128]	@ (80136c4 <_ZN12CasualNoises13Wavetable_LFOC1Eff+0x94>)
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	601a      	str	r2, [r3, #0]
	: mWaveIndex ( 0.0f ),
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	f04f 0200 	mov.w	r2, #0
 801364c:	605a      	str	r2, [r3, #4]
	  mFrequency ( frequency )
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	f04f 0200 	mov.w	r2, #0
 8013654:	609a      	str	r2, [r3, #8]
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801365c:	60da      	str	r2, [r3, #12]
 801365e:	68fb      	ldr	r3, [r7, #12]
 8013660:	2204      	movs	r2, #4
 8013662:	611a      	str	r2, [r3, #16]
 8013664:	68fb      	ldr	r3, [r7, #12]
 8013666:	2209      	movs	r2, #9
 8013668:	615a      	str	r2, [r3, #20]
	  mSampleRate ( sampleRate ),
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	68ba      	ldr	r2, [r7, #8]
 801366e:	619a      	str	r2, [r3, #24]
	  mFrequency ( frequency )
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	687a      	ldr	r2, [r7, #4]
 8013674:	61da      	str	r2, [r3, #28]
 8013676:	68fb      	ldr	r3, [r7, #12]
 8013678:	4a13      	ldr	r2, [pc, #76]	@ (80136c8 <_ZN12CasualNoises13Wavetable_LFOC1Eff+0x98>)
 801367a:	621a      	str	r2, [r3, #32]
 801367c:	68fb      	ldr	r3, [r7, #12]
 801367e:	2200      	movs	r2, #0
 8013680:	625a      	str	r2, [r3, #36]	@ 0x24
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	2200      	movs	r2, #0
 8013686:	629a      	str	r2, [r3, #40]	@ 0x28
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	f04f 0200 	mov.w	r2, #0
 801368e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	f04f 0200 	mov.w	r2, #0
 8013696:	631a      	str	r2, [r3, #48]	@ 0x30
	{
		setFrequency(mFrequency);
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	edd3 7a07 	vldr	s15, [r3, #28]
 801369e:	eeb0 0a67 	vmov.f32	s0, s15
 80136a2:	68f8      	ldr	r0, [r7, #12]
 80136a4:	f000 f814 	bl	80136d0 <_ZN12CasualNoises13Wavetable_LFO12setFrequencyEf>
		setMorphFactor(0.0f);
 80136a8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80136cc <_ZN12CasualNoises13Wavetable_LFOC1Eff+0x9c>
 80136ac:	68f8      	ldr	r0, [r7, #12]
 80136ae:	f000 f831 	bl	8013714 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf>
		createWaveTable();
 80136b2:	68f8      	ldr	r0, [r7, #12]
 80136b4:	f000 f9dc 	bl	8013a70 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv>
	};
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	4618      	mov	r0, r3
 80136bc:	3710      	adds	r7, #16
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}
 80136c2:	bf00      	nop
 80136c4:	08018148 	.word	0x08018148
 80136c8:	bf800000 	.word	0xbf800000
 80136cc:	00000000 	.word	0x00000000

080136d0 <_ZN12CasualNoises13Wavetable_LFO12setFrequencyEf>:
	//==============================================================================
	//          setFrequency
	//
	//  CasualNoises    06/12/2024  First implementation
	//==============================================================================
	virtual void setFrequency(float frequency) noexcept
 80136d0:	b480      	push	{r7}
 80136d2:	b083      	sub	sp, #12
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	6078      	str	r0, [r7, #4]
 80136d8:	ed87 0a00 	vstr	s0, [r7]
	{
		mFrequency	= frequency;
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	683a      	ldr	r2, [r7, #0]
 80136e0:	61da      	str	r2, [r3, #28]
		mStep 		= (mFrequency / mSampleRate) * mWaveLength;
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	edd3 6a07 	vldr	s13, [r3, #28]
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	edd3 7a06 	vldr	s15, [r3, #24]
 80136ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	68db      	ldr	r3, [r3, #12]
 80136f6:	ee07 3a90 	vmov	s15, r3
 80136fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80136fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	edc3 7a02 	vstr	s15, [r3, #8]
	}
 8013708:	bf00      	nop
 801370a:	370c      	adds	r7, #12
 801370c:	46bd      	mov	sp, r7
 801370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013712:	4770      	bx	lr

08013714 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf>:
	//
	// factor:	0.0f -> 1.0f
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	virtual void setMorphFactor(float morph) noexcept
 8013714:	b580      	push	{r7, lr}
 8013716:	b084      	sub	sp, #16
 8013718:	af00      	add	r7, sp, #0
 801371a:	6078      	str	r0, [r7, #4]
 801371c:	ed87 0a00 	vstr	s0, [r7]
	{

		if (morph != mMorphAmount)
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	edd3 7a08 	vldr	s15, [r3, #32]
 8013726:	ed97 7a00 	vldr	s14, [r7]
 801372a:	eeb4 7a67 	vcmp.f32	s14, s15
 801372e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013732:	d04e      	beq.n	80137d2 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf+0xbe>
		{

			// Limit morph amount
			mMorphAmount = morph;
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	683a      	ldr	r2, [r7, #0]
 8013738:	621a      	str	r2, [r3, #32]
			mMorphAmount = cn_limit(mMorphAmount, 0.0f, 1.0f);
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	edd3 7a08 	vldr	s15, [r3, #32]
 8013740:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013744:	eddf 0a25 	vldr	s1, [pc, #148]	@ 80137dc <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf+0xc8>
 8013748:	eeb0 0a67 	vmov.f32	s0, s15
 801374c:	f000 ff8e 	bl	801466c <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>
 8013750:	eef0 7a40 	vmov.f32	s15, s0
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	edc3 7a08 	vstr	s15, [r3, #32]

			// Get wave index into the wave table
			float indx = mMorphAmount * (mWavetableCount - 1);
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	ed93 7a08 	vldr	s14, [r3, #32]
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	695b      	ldr	r3, [r3, #20]
 8013764:	3b01      	subs	r3, #1
 8013766:	ee07 3a90 	vmov	s15, r3
 801376a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801376e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013772:	edc7 7a03 	vstr	s15, [r7, #12]
			mIndexTable1 = static_cast<uint32_t>(std::floor(indx));
 8013776:	ed97 0a03 	vldr	s0, [r7, #12]
 801377a:	f7ff fec8 	bl	801350e <_ZSt5floorf>
 801377e:	eef0 7a40 	vmov.f32	s15, s0
 8013782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013786:	ee17 2a90 	vmov	r2, s15
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	625a      	str	r2, [r3, #36]	@ 0x24
			mIndexTable2 = mIndexTable1 + 1;
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013792:	1c5a      	adds	r2, r3, #1
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	629a      	str	r2, [r3, #40]	@ 0x28
			if (mIndexTable2 >= mWavetableCount)
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	695b      	ldr	r3, [r3, #20]
 80137a0:	429a      	cmp	r2, r3
 80137a2:	d302      	bcc.n	80137aa <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf+0x96>
			{
				mIndexTable2 = 0;
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	2200      	movs	r2, #0
 80137a8:	629a      	str	r2, [r3, #40]	@ 0x28
			}

			// Calculate scaling for both waves
			float fac = fmod(indx, 1.0f);
 80137aa:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80137ae:	ed97 0a03 	vldr	s0, [r7, #12]
 80137b2:	f7ff febc 	bl	801352e <_ZSt4fmodff>
 80137b6:	ed87 0a02 	vstr	s0, [r7, #8]
			mScale1 = 1.0f - fac;
 80137ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80137be:	edd7 7a02 	vldr	s15, [r7, #8]
 80137c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
			mScale2 = fac;
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	68ba      	ldr	r2, [r7, #8]
 80137d0:	631a      	str	r2, [r3, #48]	@ 0x30

		}

	}
 80137d2:	bf00      	nop
 80137d4:	3710      	adds	r7, #16
 80137d6:	46bd      	mov	sp, r7
 80137d8:	bd80      	pop	{r7, pc}
 80137da:	bf00      	nop
 80137dc:	00000000 	.word	0x00000000

080137e0 <_ZNK12CasualNoises13Wavetable_LFO14getMorphFactorEv>:
	//==============================================================================
	//          getMorphFactor
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	inline float getMorphFactor() const noexcept
 80137e0:	b480      	push	{r7}
 80137e2:	b083      	sub	sp, #12
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	6078      	str	r0, [r7, #4]
	{
		return mMorphAmount;
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	6a1b      	ldr	r3, [r3, #32]
 80137ec:	ee07 3a90 	vmov	s15, r3
	}
 80137f0:	eeb0 0a67 	vmov.f32	s0, s15
 80137f4:	370c      	adds	r7, #12
 80137f6:	46bd      	mov	sp, r7
 80137f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137fc:	4770      	bx	lr
	...

08013800 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv>:
	//==============================================================================
	//          nextSample
	//
	//  CasualNoises    06/12/2024  First implementation
	//==============================================================================
	virtual float nextSample() noexcept
 8013800:	b480      	push	{r7}
 8013802:	b08d      	sub	sp, #52	@ 0x34
 8013804:	af00      	add	r7, sp, #0
 8013806:	6078      	str	r0, [r7, #4]
	{
		float nextWaveIndex = mWaveIndex + mStep;
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	ed93 7a01 	vldr	s14, [r3, #4]
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	edd3 7a02 	vldr	s15, [r3, #8]
 8013814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013818:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		if (nextWaveIndex >= mWaveLength)
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	68db      	ldr	r3, [r3, #12]
 8013820:	ee07 3a90 	vmov	s15, r3
 8013824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013828:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 801382c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013834:	db0b      	blt.n	801384e <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x4e>
			nextWaveIndex -= mWaveLength;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	68db      	ldr	r3, [r3, #12]
 801383a:	ee07 3a90 	vmov	s15, r3
 801383e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013842:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8013846:	ee77 7a67 	vsub.f32	s15, s14, s15
 801384a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		uint32_t integerPart1 = static_cast<uint32_t>(mWaveIndex);
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	edd3 7a01 	vldr	s15, [r3, #4]
 8013854:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013858:	ee17 3a90 	vmov	r3, s15
 801385c:	62bb      	str	r3, [r7, #40]	@ 0x28
		int integerPart2 = static_cast<int>(nextWaveIndex);
 801385e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8013862:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013866:	ee17 3a90 	vmov	r3, s15
 801386a:	627b      	str	r3, [r7, #36]	@ 0x24
		float fraction = mWaveIndex - static_cast<float>(integerPart1);
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	ed93 7a01 	vldr	s14, [r3, #4]
 8013872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013874:	ee07 3a90 	vmov	s15, r3
 8013878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801387c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013880:	edc7 7a08 	vstr	s15, [r7, #32]

		float sample1 = (mWavetable[mIndexTable1][integerPart1] * (1.0f - fraction)) + (mWavetable[mIndexTable1][integerPart2] * fraction);
 8013884:	4b3b      	ldr	r3, [pc, #236]	@ (8013974 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x174>)
 8013886:	681a      	ldr	r2, [r3, #0]
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801388c:	009b      	lsls	r3, r3, #2
 801388e:	4413      	add	r3, r2
 8013890:	681a      	ldr	r2, [r3, #0]
 8013892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013894:	009b      	lsls	r3, r3, #2
 8013896:	4413      	add	r3, r2
 8013898:	ed93 7a00 	vldr	s14, [r3]
 801389c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80138a0:	edd7 7a08 	vldr	s15, [r7, #32]
 80138a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80138a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80138ac:	4b31      	ldr	r3, [pc, #196]	@ (8013974 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x174>)
 80138ae:	681a      	ldr	r2, [r3, #0]
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138b4:	009b      	lsls	r3, r3, #2
 80138b6:	4413      	add	r3, r2
 80138b8:	681a      	ldr	r2, [r3, #0]
 80138ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138bc:	009b      	lsls	r3, r3, #2
 80138be:	4413      	add	r3, r2
 80138c0:	edd3 6a00 	vldr	s13, [r3]
 80138c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80138c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80138cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80138d0:	edc7 7a07 	vstr	s15, [r7, #28]
		float p1 = sample1 * mScale1;
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80138da:	ed97 7a07 	vldr	s14, [r7, #28]
 80138de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80138e2:	edc7 7a06 	vstr	s15, [r7, #24]
		float sample2 = (mWavetable[mIndexTable2][integerPart1] * (1.0f - fraction)) + (mWavetable[mIndexTable2][integerPart2] * fraction);
 80138e6:	4b23      	ldr	r3, [pc, #140]	@ (8013974 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x174>)
 80138e8:	681a      	ldr	r2, [r3, #0]
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80138ee:	009b      	lsls	r3, r3, #2
 80138f0:	4413      	add	r3, r2
 80138f2:	681a      	ldr	r2, [r3, #0]
 80138f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138f6:	009b      	lsls	r3, r3, #2
 80138f8:	4413      	add	r3, r2
 80138fa:	ed93 7a00 	vldr	s14, [r3]
 80138fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013902:	edd7 7a08 	vldr	s15, [r7, #32]
 8013906:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801390a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801390e:	4b19      	ldr	r3, [pc, #100]	@ (8013974 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x174>)
 8013910:	681a      	ldr	r2, [r3, #0]
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013916:	009b      	lsls	r3, r3, #2
 8013918:	4413      	add	r3, r2
 801391a:	681a      	ldr	r2, [r3, #0]
 801391c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801391e:	009b      	lsls	r3, r3, #2
 8013920:	4413      	add	r3, r2
 8013922:	edd3 6a00 	vldr	s13, [r3]
 8013926:	edd7 7a08 	vldr	s15, [r7, #32]
 801392a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801392e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013932:	edc7 7a05 	vstr	s15, [r7, #20]
		float p2 = sample2 * mScale2;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 801393c:	ed97 7a05 	vldr	s14, [r7, #20]
 8013940:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013944:	edc7 7a04 	vstr	s15, [r7, #16]
		float sample = p1 + p2;
 8013948:	ed97 7a06 	vldr	s14, [r7, #24]
 801394c:	edd7 7a04 	vldr	s15, [r7, #16]
 8013950:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013954:	edc7 7a03 	vstr	s15, [r7, #12]

		mWaveIndex = nextWaveIndex;
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801395c:	605a      	str	r2, [r3, #4]

		return sample;
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	ee07 3a90 	vmov	s15, r3
	}
 8013964:	eeb0 0a67 	vmov.f32	s0, s15
 8013968:	3734      	adds	r7, #52	@ 0x34
 801396a:	46bd      	mov	sp, r7
 801396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013970:	4770      	bx	lr
 8013972:	bf00      	nop
 8013974:	24001220 	.word	0x24001220

08013978 <_ZN12CasualNoises13Wavetable_LFO5resetEv>:
	//==============================================================================
	//          reset()
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	void reset() noexcept
 8013978:	b480      	push	{r7}
 801397a:	b083      	sub	sp, #12
 801397c:	af00      	add	r7, sp, #0
 801397e:	6078      	str	r0, [r7, #4]
	{
		mWaveIndex = 0.0f;
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	f04f 0200 	mov.w	r2, #0
 8013986:	605a      	str	r2, [r3, #4]
	}
 8013988:	bf00      	nop
 801398a:	370c      	adds	r7, #12
 801398c:	46bd      	mov	sp, r7
 801398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013992:	4770      	bx	lr

08013994 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE>:
	//
	// Fill an audio buffer with one cycle of the lfo
	//
	//  CasualNoises    28/02/2025  First implementation
	//==============================================================================
	void fillAudioBuffer(AudioBuffer& audioBuffer) noexcept
 8013994:	b580      	push	{r7, lr}
 8013996:	b08a      	sub	sp, #40	@ 0x28
 8013998:	af00      	add	r7, sp, #0
 801399a:	6078      	str	r0, [r7, #4]
 801399c:	6039      	str	r1, [r7, #0]
	{

		// Save current state
		float curSampleRate = mSampleRate;
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	699b      	ldr	r3, [r3, #24]
 80139a2:	61bb      	str	r3, [r7, #24]
		float curFrequency  = mFrequency;
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	69db      	ldr	r3, [r3, #28]
 80139a8:	617b      	str	r3, [r7, #20]
		float curStep		= mStep;
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	689b      	ldr	r3, [r3, #8]
 80139ae:	613b      	str	r3, [r7, #16]
		float waveIndex     = mWaveIndex;
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	685b      	ldr	r3, [r3, #4]
 80139b4:	60fb      	str	r3, [r7, #12]

		mSampleRate = (float)audioBuffer.getNumSamples();
 80139b6:	6838      	ldr	r0, [r7, #0]
 80139b8:	f7ec febe 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 80139bc:	ee07 0a90 	vmov	s15, r0
 80139c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	edc3 7a06 	vstr	s15, [r3, #24]
		setFrequency(1.0f);
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	681b      	ldr	r3, [r3, #0]
 80139d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80139d4:	6878      	ldr	r0, [r7, #4]
 80139d6:	4798      	blx	r3
		float* wptr1 = audioBuffer.getWritePointer(0);
 80139d8:	2100      	movs	r1, #0
 80139da:	6838      	ldr	r0, [r7, #0]
 80139dc:	f7ec fed4 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80139e0:	6278      	str	r0, [r7, #36]	@ 0x24
		float* wptr2 = nullptr;
 80139e2:	2300      	movs	r3, #0
 80139e4:	623b      	str	r3, [r7, #32]
		if (audioBuffer.getNumChannels() > 1)
 80139e6:	6838      	ldr	r0, [r7, #0]
 80139e8:	f7ec feb2 	bl	8000750 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>
 80139ec:	4603      	mov	r3, r0
 80139ee:	2b01      	cmp	r3, #1
 80139f0:	bf8c      	ite	hi
 80139f2:	2301      	movhi	r3, #1
 80139f4:	2300      	movls	r3, #0
 80139f6:	b2db      	uxtb	r3, r3
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d004      	beq.n	8013a06 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE+0x72>
			wptr2 = audioBuffer.getWritePointer(1);
 80139fc:	2101      	movs	r1, #1
 80139fe:	6838      	ldr	r0, [r7, #0]
 8013a00:	f7ec fec2 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 8013a04:	6238      	str	r0, [r7, #32]
		for (uint32_t i = 0; i < mSampleRate; ++i)
 8013a06:	2300      	movs	r3, #0
 8013a08:	61fb      	str	r3, [r7, #28]
 8013a0a:	e014      	b.n	8013a36 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE+0xa2>
		{
			float sample = Wavetable_LFO::nextSample();
 8013a0c:	6878      	ldr	r0, [r7, #4]
 8013a0e:	f7ff fef7 	bl	8013800 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv>
 8013a12:	ed87 0a02 	vstr	s0, [r7, #8]
			*wptr1++ = sample;
 8013a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a18:	1d1a      	adds	r2, r3, #4
 8013a1a:	627a      	str	r2, [r7, #36]	@ 0x24
 8013a1c:	68ba      	ldr	r2, [r7, #8]
 8013a1e:	601a      	str	r2, [r3, #0]
			if (wptr2 != nullptr)
 8013a20:	6a3b      	ldr	r3, [r7, #32]
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d004      	beq.n	8013a30 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE+0x9c>
				*wptr2++ = sample;
 8013a26:	6a3b      	ldr	r3, [r7, #32]
 8013a28:	1d1a      	adds	r2, r3, #4
 8013a2a:	623a      	str	r2, [r7, #32]
 8013a2c:	68ba      	ldr	r2, [r7, #8]
 8013a2e:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < mSampleRate; ++i)
 8013a30:	69fb      	ldr	r3, [r7, #28]
 8013a32:	3301      	adds	r3, #1
 8013a34:	61fb      	str	r3, [r7, #28]
 8013a36:	69fb      	ldr	r3, [r7, #28]
 8013a38:	ee07 3a90 	vmov	s15, r3
 8013a3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	edd3 7a06 	vldr	s15, [r3, #24]
 8013a46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a4e:	d4dd      	bmi.n	8013a0c <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE+0x78>
		}

		// Restore lfo state
		mSampleRate = curSampleRate;
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	69ba      	ldr	r2, [r7, #24]
 8013a54:	619a      	str	r2, [r3, #24]
		mFrequency  = curFrequency;
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	697a      	ldr	r2, [r7, #20]
 8013a5a:	61da      	str	r2, [r3, #28]
		mStep		= curStep;
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	693a      	ldr	r2, [r7, #16]
 8013a60:	609a      	str	r2, [r3, #8]
		mWaveIndex  = waveIndex;
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	68fa      	ldr	r2, [r7, #12]
 8013a66:	605a      	str	r2, [r3, #4]

	}
 8013a68:	bf00      	nop
 8013a6a:	3728      	adds	r7, #40	@ 0x28
 8013a6c:	46bd      	mov	sp, r7
 8013a6e:	bd80      	pop	{r7, pc}

08013a70 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv>:
	//
	//  CasualNoises    06/12/2024  First implementation
	//  CasualNoises    22/07/2024  Saw wave starts at 0.0f now to avoid the need for
	//									normalisation of the morphed result
	//==============================================================================
	void createWaveTable()
 8013a70:	b590      	push	{r4, r7, lr}
 8013a72:	b08d      	sub	sp, #52	@ 0x34
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	6078      	str	r0, [r7, #4]
	{

		// Do we already have a wavetable?
		if (mWavetable != nullptr)
 8013a78:	4ba0      	ldr	r3, [pc, #640]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	f040 8169 	bne.w	8013d54 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2e4>
			return;

		// Allocate memory for the wave table and it's waves
		mWavetable = new float*[mWavetableCount];
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	695b      	ldr	r3, [r3, #20]
 8013a86:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8013a8a:	4293      	cmp	r3, r2
 8013a8c:	d203      	bcs.n	8013a96 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x26>
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	695b      	ldr	r3, [r3, #20]
 8013a92:	009b      	lsls	r3, r3, #2
 8013a94:	e001      	b.n	8013a9a <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2a>
 8013a96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013a9a:	4618      	mov	r0, r3
 8013a9c:	f000 fe32 	bl	8014704 <_Znaj>
 8013aa0:	4603      	mov	r3, r0
 8013aa2:	461a      	mov	r2, r3
 8013aa4:	4b95      	ldr	r3, [pc, #596]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013aa6:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < mNoOfWavesToCalculate; ++i)
 8013aa8:	2300      	movs	r3, #0
 8013aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013aac:	e018      	b.n	8013ae0 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x70>
		{
			mWavetable[i] = new float[mWaveLength];
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	68db      	ldr	r3, [r3, #12]
 8013ab2:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8013ab6:	4293      	cmp	r3, r2
 8013ab8:	d203      	bcs.n	8013ac2 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x52>
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	68db      	ldr	r3, [r3, #12]
 8013abe:	009b      	lsls	r3, r3, #2
 8013ac0:	e001      	b.n	8013ac6 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x56>
 8013ac2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013ac6:	4a8d      	ldr	r2, [pc, #564]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013ac8:	6811      	ldr	r1, [r2, #0]
 8013aca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013acc:	0092      	lsls	r2, r2, #2
 8013ace:	188c      	adds	r4, r1, r2
 8013ad0:	4618      	mov	r0, r3
 8013ad2:	f000 fe17 	bl	8014704 <_Znaj>
 8013ad6:	4603      	mov	r3, r0
 8013ad8:	6023      	str	r3, [r4, #0]
		for (uint32_t i = 0; i < mNoOfWavesToCalculate; ++i)
 8013ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013adc:	3301      	adds	r3, #1
 8013ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	691b      	ldr	r3, [r3, #16]
 8013ae4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013ae6:	429a      	cmp	r2, r3
 8013ae8:	d3e1      	bcc.n	8013aae <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x3e>
		}
		mWavetable[4] = mWavetable[0];
 8013aea:	4b84      	ldr	r3, [pc, #528]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013aec:	681a      	ldr	r2, [r3, #0]
 8013aee:	4b83      	ldr	r3, [pc, #524]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013af0:	681b      	ldr	r3, [r3, #0]
 8013af2:	3310      	adds	r3, #16
 8013af4:	6812      	ldr	r2, [r2, #0]
 8013af6:	601a      	str	r2, [r3, #0]
		mWavetable[5] = mWavetable[2];
 8013af8:	4b80      	ldr	r3, [pc, #512]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013afa:	681a      	ldr	r2, [r3, #0]
 8013afc:	4b7f      	ldr	r3, [pc, #508]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013afe:	681b      	ldr	r3, [r3, #0]
 8013b00:	3314      	adds	r3, #20
 8013b02:	6892      	ldr	r2, [r2, #8]
 8013b04:	601a      	str	r2, [r3, #0]
		mWavetable[6] = mWavetable[1];
 8013b06:	4b7d      	ldr	r3, [pc, #500]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013b08:	681a      	ldr	r2, [r3, #0]
 8013b0a:	4b7c      	ldr	r3, [pc, #496]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	3318      	adds	r3, #24
 8013b10:	6852      	ldr	r2, [r2, #4]
 8013b12:	601a      	str	r2, [r3, #0]
		mWavetable[7] = mWavetable[3];
 8013b14:	4b79      	ldr	r3, [pc, #484]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013b16:	681a      	ldr	r2, [r3, #0]
 8013b18:	4b78      	ldr	r3, [pc, #480]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	331c      	adds	r3, #28
 8013b1e:	68d2      	ldr	r2, [r2, #12]
 8013b20:	601a      	str	r2, [r3, #0]
		mWavetable[8] = mWavetable[0];
 8013b22:	4b76      	ldr	r3, [pc, #472]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013b24:	681a      	ldr	r2, [r3, #0]
 8013b26:	4b75      	ldr	r3, [pc, #468]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	3320      	adds	r3, #32
 8013b2c:	6812      	ldr	r2, [r2, #0]
 8013b2e:	601a      	str	r2, [r3, #0]

		// Calculate sine wave, this is also the default wave
		float angle = 0.0f;
 8013b30:	f04f 0300 	mov.w	r3, #0
 8013b34:	62bb      	str	r3, [r7, #40]	@ 0x28
		float step  = (2 * pi) / mWaveLength;
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	68db      	ldr	r3, [r3, #12]
 8013b3a:	ee07 3a90 	vmov	s15, r3
 8013b3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013b42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8013d00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x290>
 8013b46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013b4a:	edc7 7a02 	vstr	s15, [r7, #8]
		for (uint32_t i = 0; i < mWaveLength; ++i)
 8013b4e:	2300      	movs	r3, #0
 8013b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8013b52:	e018      	b.n	8013b86 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x116>
		{
			mWavetable[0][i] = sin(angle);
 8013b54:	4b69      	ldr	r3, [pc, #420]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	681a      	ldr	r2, [r3, #0]
 8013b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b5c:	009b      	lsls	r3, r3, #2
 8013b5e:	18d4      	adds	r4, r2, r3
 8013b60:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8013b64:	f7ed f82e 	bl	8000bc4 <_ZSt3sinf>
 8013b68:	eef0 7a40 	vmov.f32	s15, s0
 8013b6c:	edc4 7a00 	vstr	s15, [r4]
			angle += step;
 8013b70:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8013b74:	edd7 7a02 	vldr	s15, [r7, #8]
 8013b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013b7c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		for (uint32_t i = 0; i < mWaveLength; ++i)
 8013b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b82:	3301      	adds	r3, #1
 8013b84:	627b      	str	r3, [r7, #36]	@ 0x24
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	68db      	ldr	r3, [r3, #12]
 8013b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013b8c:	429a      	cmp	r2, r3
 8013b8e:	d3e1      	bcc.n	8013b54 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0xe4>
		}

		// Calculate triangle wave
		step = 1.0f / static_cast<float>(mWaveLength / 4);
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	68db      	ldr	r3, [r3, #12]
 8013b94:	089b      	lsrs	r3, r3, #2
 8013b96:	ee07 3a90 	vmov	s15, r3
 8013b9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013b9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013ba2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013ba6:	edc7 7a02 	vstr	s15, [r7, #8]
		uint32_t i = 0;
 8013baa:	2300      	movs	r3, #0
 8013bac:	623b      	str	r3, [r7, #32]
		for (float v = 0.0f; i < (mWaveLength / 4); ++i, v += step)
 8013bae:	f04f 0300 	mov.w	r3, #0
 8013bb2:	61fb      	str	r3, [r7, #28]
 8013bb4:	e013      	b.n	8013bde <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x16e>
		{
			mWavetable[1][i] = v;
 8013bb6:	4b51      	ldr	r3, [pc, #324]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	3304      	adds	r3, #4
 8013bbc:	681a      	ldr	r2, [r3, #0]
 8013bbe:	6a3b      	ldr	r3, [r7, #32]
 8013bc0:	009b      	lsls	r3, r3, #2
 8013bc2:	4413      	add	r3, r2
 8013bc4:	69fa      	ldr	r2, [r7, #28]
 8013bc6:	601a      	str	r2, [r3, #0]
		for (float v = 0.0f; i < (mWaveLength / 4); ++i, v += step)
 8013bc8:	6a3b      	ldr	r3, [r7, #32]
 8013bca:	3301      	adds	r3, #1
 8013bcc:	623b      	str	r3, [r7, #32]
 8013bce:	ed97 7a07 	vldr	s14, [r7, #28]
 8013bd2:	edd7 7a02 	vldr	s15, [r7, #8]
 8013bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013bda:	edc7 7a07 	vstr	s15, [r7, #28]
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	68db      	ldr	r3, [r3, #12]
 8013be2:	089b      	lsrs	r3, r3, #2
 8013be4:	6a3a      	ldr	r2, [r7, #32]
 8013be6:	429a      	cmp	r2, r3
 8013be8:	d3e5      	bcc.n	8013bb6 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x146>
		}
		for (float v = 1.0f; i < (mWaveLength / 4) + (mWaveLength / 2); ++i, v -= step)
 8013bea:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8013bee:	61bb      	str	r3, [r7, #24]
 8013bf0:	e013      	b.n	8013c1a <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x1aa>
		{
			mWavetable[1][i] = v;
 8013bf2:	4b42      	ldr	r3, [pc, #264]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	3304      	adds	r3, #4
 8013bf8:	681a      	ldr	r2, [r3, #0]
 8013bfa:	6a3b      	ldr	r3, [r7, #32]
 8013bfc:	009b      	lsls	r3, r3, #2
 8013bfe:	4413      	add	r3, r2
 8013c00:	69ba      	ldr	r2, [r7, #24]
 8013c02:	601a      	str	r2, [r3, #0]
		for (float v = 1.0f; i < (mWaveLength / 4) + (mWaveLength / 2); ++i, v -= step)
 8013c04:	6a3b      	ldr	r3, [r7, #32]
 8013c06:	3301      	adds	r3, #1
 8013c08:	623b      	str	r3, [r7, #32]
 8013c0a:	ed97 7a06 	vldr	s14, [r7, #24]
 8013c0e:	edd7 7a02 	vldr	s15, [r7, #8]
 8013c12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013c16:	edc7 7a06 	vstr	s15, [r7, #24]
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	68db      	ldr	r3, [r3, #12]
 8013c1e:	089a      	lsrs	r2, r3, #2
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	68db      	ldr	r3, [r3, #12]
 8013c24:	085b      	lsrs	r3, r3, #1
 8013c26:	4413      	add	r3, r2
 8013c28:	6a3a      	ldr	r2, [r7, #32]
 8013c2a:	429a      	cmp	r2, r3
 8013c2c:	d3e1      	bcc.n	8013bf2 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x182>
		}
		for (float v = -1.0f; i < mWaveLength; ++i, v += step)
 8013c2e:	4b35      	ldr	r3, [pc, #212]	@ (8013d04 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x294>)
 8013c30:	617b      	str	r3, [r7, #20]
 8013c32:	e013      	b.n	8013c5c <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x1ec>
		{
			mWavetable[1][i] = v;
 8013c34:	4b31      	ldr	r3, [pc, #196]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	3304      	adds	r3, #4
 8013c3a:	681a      	ldr	r2, [r3, #0]
 8013c3c:	6a3b      	ldr	r3, [r7, #32]
 8013c3e:	009b      	lsls	r3, r3, #2
 8013c40:	4413      	add	r3, r2
 8013c42:	697a      	ldr	r2, [r7, #20]
 8013c44:	601a      	str	r2, [r3, #0]
		for (float v = -1.0f; i < mWaveLength; ++i, v += step)
 8013c46:	6a3b      	ldr	r3, [r7, #32]
 8013c48:	3301      	adds	r3, #1
 8013c4a:	623b      	str	r3, [r7, #32]
 8013c4c:	ed97 7a05 	vldr	s14, [r7, #20]
 8013c50:	edd7 7a02 	vldr	s15, [r7, #8]
 8013c54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013c58:	edc7 7a05 	vstr	s15, [r7, #20]
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	68db      	ldr	r3, [r3, #12]
 8013c60:	6a3a      	ldr	r2, [r7, #32]
 8013c62:	429a      	cmp	r2, r3
 8013c64:	d3e6      	bcc.n	8013c34 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x1c4>
		}

		// Calculate sawtooth wave
		step = 2.0f / static_cast<float>(mWaveLength);
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	68db      	ldr	r3, [r3, #12]
 8013c6a:	ee07 3a90 	vmov	s15, r3
 8013c6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013c72:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8013c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013c7a:	edc7 7a02 	vstr	s15, [r7, #8]
		i = 0;
 8013c7e:	2300      	movs	r3, #0
 8013c80:	623b      	str	r3, [r7, #32]
		for (float v = 0.0f; i < (mWaveLength / 2); ++i, v += step)
 8013c82:	f04f 0300 	mov.w	r3, #0
 8013c86:	613b      	str	r3, [r7, #16]
 8013c88:	e013      	b.n	8013cb2 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x242>
		{
			mWavetable[2][i] = v;
 8013c8a:	4b1c      	ldr	r3, [pc, #112]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	3308      	adds	r3, #8
 8013c90:	681a      	ldr	r2, [r3, #0]
 8013c92:	6a3b      	ldr	r3, [r7, #32]
 8013c94:	009b      	lsls	r3, r3, #2
 8013c96:	4413      	add	r3, r2
 8013c98:	693a      	ldr	r2, [r7, #16]
 8013c9a:	601a      	str	r2, [r3, #0]
		for (float v = 0.0f; i < (mWaveLength / 2); ++i, v += step)
 8013c9c:	6a3b      	ldr	r3, [r7, #32]
 8013c9e:	3301      	adds	r3, #1
 8013ca0:	623b      	str	r3, [r7, #32]
 8013ca2:	ed97 7a04 	vldr	s14, [r7, #16]
 8013ca6:	edd7 7a02 	vldr	s15, [r7, #8]
 8013caa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013cae:	edc7 7a04 	vstr	s15, [r7, #16]
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	68db      	ldr	r3, [r3, #12]
 8013cb6:	085b      	lsrs	r3, r3, #1
 8013cb8:	6a3a      	ldr	r2, [r7, #32]
 8013cba:	429a      	cmp	r2, r3
 8013cbc:	d3e5      	bcc.n	8013c8a <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x21a>
		}
		for (float v = -1.0f; i < mWaveLength; ++i, v += step)
 8013cbe:	4b11      	ldr	r3, [pc, #68]	@ (8013d04 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x294>)
 8013cc0:	60fb      	str	r3, [r7, #12]
 8013cc2:	e013      	b.n	8013cec <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x27c>
		{
			mWavetable[2][i] = v;
 8013cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8013cfc <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	3308      	adds	r3, #8
 8013cca:	681a      	ldr	r2, [r3, #0]
 8013ccc:	6a3b      	ldr	r3, [r7, #32]
 8013cce:	009b      	lsls	r3, r3, #2
 8013cd0:	4413      	add	r3, r2
 8013cd2:	68fa      	ldr	r2, [r7, #12]
 8013cd4:	601a      	str	r2, [r3, #0]
		for (float v = -1.0f; i < mWaveLength; ++i, v += step)
 8013cd6:	6a3b      	ldr	r3, [r7, #32]
 8013cd8:	3301      	adds	r3, #1
 8013cda:	623b      	str	r3, [r7, #32]
 8013cdc:	ed97 7a03 	vldr	s14, [r7, #12]
 8013ce0:	edd7 7a02 	vldr	s15, [r7, #8]
 8013ce4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013ce8:	edc7 7a03 	vstr	s15, [r7, #12]
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	68db      	ldr	r3, [r3, #12]
 8013cf0:	6a3a      	ldr	r2, [r7, #32]
 8013cf2:	429a      	cmp	r2, r3
 8013cf4:	d3e6      	bcc.n	8013cc4 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x254>
		}

		// Calculate square wave
		i = 0;
 8013cf6:	2300      	movs	r3, #0
 8013cf8:	623b      	str	r3, [r7, #32]
		for ( ; i < (mWaveLength / 2); ++i)
 8013cfa:	e012      	b.n	8013d22 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2b2>
 8013cfc:	24001220 	.word	0x24001220
 8013d00:	40c90fdb 	.word	0x40c90fdb
 8013d04:	bf800000 	.word	0xbf800000
		{
			mWavetable[3][i] = 1.0f;
 8013d08:	4b14      	ldr	r3, [pc, #80]	@ (8013d5c <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2ec>)
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	330c      	adds	r3, #12
 8013d0e:	681a      	ldr	r2, [r3, #0]
 8013d10:	6a3b      	ldr	r3, [r7, #32]
 8013d12:	009b      	lsls	r3, r3, #2
 8013d14:	4413      	add	r3, r2
 8013d16:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8013d1a:	601a      	str	r2, [r3, #0]
		for ( ; i < (mWaveLength / 2); ++i)
 8013d1c:	6a3b      	ldr	r3, [r7, #32]
 8013d1e:	3301      	adds	r3, #1
 8013d20:	623b      	str	r3, [r7, #32]
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	68db      	ldr	r3, [r3, #12]
 8013d26:	085b      	lsrs	r3, r3, #1
 8013d28:	6a3a      	ldr	r2, [r7, #32]
 8013d2a:	429a      	cmp	r2, r3
 8013d2c:	d3ec      	bcc.n	8013d08 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x298>
		}
		for ( ; i < mWaveLength; ++i)
 8013d2e:	e00b      	b.n	8013d48 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2d8>
		{
			mWavetable[3][i] = -1.0f;
 8013d30:	4b0a      	ldr	r3, [pc, #40]	@ (8013d5c <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2ec>)
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	330c      	adds	r3, #12
 8013d36:	681a      	ldr	r2, [r3, #0]
 8013d38:	6a3b      	ldr	r3, [r7, #32]
 8013d3a:	009b      	lsls	r3, r3, #2
 8013d3c:	4413      	add	r3, r2
 8013d3e:	4a08      	ldr	r2, [pc, #32]	@ (8013d60 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2f0>)
 8013d40:	601a      	str	r2, [r3, #0]
		for ( ; i < mWaveLength; ++i)
 8013d42:	6a3b      	ldr	r3, [r7, #32]
 8013d44:	3301      	adds	r3, #1
 8013d46:	623b      	str	r3, [r7, #32]
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	68db      	ldr	r3, [r3, #12]
 8013d4c:	6a3a      	ldr	r2, [r7, #32]
 8013d4e:	429a      	cmp	r2, r3
 8013d50:	d3ee      	bcc.n	8013d30 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2c0>
 8013d52:	e000      	b.n	8013d56 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2e6>
			return;
 8013d54:	bf00      	nop
		}

	}
 8013d56:	3734      	adds	r7, #52	@ 0x34
 8013d58:	46bd      	mov	sp, r7
 8013d5a:	bd90      	pop	{r4, r7, pc}
 8013d5c:	24001220 	.word	0x24001220
 8013d60:	bf800000 	.word	0xbf800000

08013d64 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff>:
	//==============================================================================
	//          CachedWavetable_LFO
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	CachedWavetable_LFO(float sampleRate, float frequency)
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b08a      	sub	sp, #40	@ 0x28
 8013d68:	af00      	add	r7, sp, #0
 8013d6a:	60f8      	str	r0, [r7, #12]
 8013d6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8013d70:	edc7 0a01 	vstr	s1, [r7, #4]
	: Wavetable_LFO(sampleRate, frequency)
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	edd7 0a01 	vldr	s1, [r7, #4]
 8013d7a:	ed97 0a02 	vldr	s0, [r7, #8]
 8013d7e:	4618      	mov	r0, r3
 8013d80:	f7ff fc56 	bl	8013630 <_ZN12CasualNoises13Wavetable_LFOC1Eff>
 8013d84:	4a2b      	ldr	r2, [pc, #172]	@ (8013e34 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0xd0>)
 8013d86:	68fb      	ldr	r3, [r7, #12]
 8013d88:	601a      	str	r2, [r3, #0]
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	2200      	movs	r2, #0
 8013d8e:	635a      	str	r2, [r3, #52]	@ 0x34
	{
		mWavetablePtr = new float[mWaveLength];
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	68db      	ldr	r3, [r3, #12]
 8013d94:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8013d98:	4293      	cmp	r3, r2
 8013d9a:	d203      	bcs.n	8013da4 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0x40>
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	68db      	ldr	r3, [r3, #12]
 8013da0:	009b      	lsls	r3, r3, #2
 8013da2:	e001      	b.n	8013da8 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0x44>
 8013da4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013da8:	4618      	mov	r0, r3
 8013daa:	f000 fcab 	bl	8014704 <_Znaj>
 8013dae:	4603      	mov	r3, r0
 8013db0:	461a      	mov	r2, r3
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	635a      	str	r2, [r3, #52]	@ 0x34
		reset();
 8013db6:	68fb      	ldr	r3, [r7, #12]
 8013db8:	4618      	mov	r0, r3
 8013dba:	f7ff fddd 	bl	8013978 <_ZN12CasualNoises13Wavetable_LFO5resetEv>
		AudioBuffer audioBuffer = AudioBuffer(mWaveLength, 1);
 8013dbe:	68fb      	ldr	r3, [r7, #12]
 8013dc0:	68d9      	ldr	r1, [r3, #12]
 8013dc2:	f107 0310 	add.w	r3, r7, #16
 8013dc6:	2201      	movs	r2, #1
 8013dc8:	4618      	mov	r0, r3
 8013dca:	f7ec fda1 	bl	8000910 <_ZN12CasualNoises11AudioBufferC1Emm>
		fillAudioBuffer(audioBuffer);
 8013dce:	68fb      	ldr	r3, [r7, #12]
 8013dd0:	f107 0210 	add.w	r2, r7, #16
 8013dd4:	4611      	mov	r1, r2
 8013dd6:	4618      	mov	r0, r3
 8013dd8:	f7ff fddc 	bl	8013994 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE>
		const float* rptr = audioBuffer.getReadPointer(0);
 8013ddc:	f107 0310 	add.w	r3, r7, #16
 8013de0:	2100      	movs	r1, #0
 8013de2:	4618      	mov	r0, r3
 8013de4:	f7ec fcc0 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8013de8:	6278      	str	r0, [r7, #36]	@ 0x24
		for (uint32_t i = 0; i < mWaveLength; ++i)
 8013dea:	2300      	movs	r3, #0
 8013dec:	623b      	str	r3, [r7, #32]
 8013dee:	e00c      	b.n	8013e0a <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0xa6>
		{
			mWavetablePtr[i] = *rptr++;
 8013df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013df2:	1d1a      	adds	r2, r3, #4
 8013df4:	627a      	str	r2, [r7, #36]	@ 0x24
 8013df6:	68fa      	ldr	r2, [r7, #12]
 8013df8:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8013dfa:	6a3a      	ldr	r2, [r7, #32]
 8013dfc:	0092      	lsls	r2, r2, #2
 8013dfe:	440a      	add	r2, r1
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	6013      	str	r3, [r2, #0]
		for (uint32_t i = 0; i < mWaveLength; ++i)
 8013e04:	6a3b      	ldr	r3, [r7, #32]
 8013e06:	3301      	adds	r3, #1
 8013e08:	623b      	str	r3, [r7, #32]
 8013e0a:	68fb      	ldr	r3, [r7, #12]
 8013e0c:	68db      	ldr	r3, [r3, #12]
 8013e0e:	6a3a      	ldr	r2, [r7, #32]
 8013e10:	429a      	cmp	r2, r3
 8013e12:	d3ed      	bcc.n	8013df0 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0x8c>
		}
		setMorphFactor(0.0f);
 8013e14:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8013e38 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0xd4>
 8013e18:	68f8      	ldr	r0, [r7, #12]
 8013e1a:	f000 f80f 	bl	8013e3c <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf>
	};
 8013e1e:	f107 0310 	add.w	r3, r7, #16
 8013e22:	4618      	mov	r0, r3
 8013e24:	f7ec fdac 	bl	8000980 <_ZN12CasualNoises11AudioBufferD1Ev>
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	3728      	adds	r7, #40	@ 0x28
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}
 8013e32:	bf00      	nop
 8013e34:	08018134 	.word	0x08018134
 8013e38:	00000000 	.word	0x00000000

08013e3c <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf>:
	// factor:	0.0f -> 1.0f
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	// note: takes around 1.6msec on an 550MHz STM32H723
	virtual void setMorphFactor(float morph) noexcept override
 8013e3c:	b580      	push	{r7, lr}
 8013e3e:	b08c      	sub	sp, #48	@ 0x30
 8013e40:	af00      	add	r7, sp, #0
 8013e42:	6078      	str	r0, [r7, #4]
 8013e44:	ed87 0a00 	vstr	s0, [r7]
	{

		if (morph != getMorphFactor())
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	4618      	mov	r0, r3
 8013e4c:	f7ff fcc8 	bl	80137e0 <_ZNK12CasualNoises13Wavetable_LFO14getMorphFactorEv>
 8013e50:	eeb0 7a40 	vmov.f32	s14, s0
 8013e54:	edd7 7a00 	vldr	s15, [r7]
 8013e58:	eef4 7a47 	vcmp.f32	s15, s14
 8013e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e60:	bf14      	ite	ne
 8013e62:	2301      	movne	r3, #1
 8013e64:	2300      	moveq	r3, #0
 8013e66:	b2db      	uxtb	r3, r3
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d052      	beq.n	8013f12 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0xd6>
		{

			// Update wave table morpfh factor
			Wavetable_LFO::setMorphFactor(morph);
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	ed97 0a00 	vldr	s0, [r7]
 8013e72:	4618      	mov	r0, r3
 8013e74:	f7ff fc4e 	bl	8013714 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf>

			// Fill wave table buffer
			float max = -1.0f;
 8013e78:	4b28      	ldr	r3, [pc, #160]	@ (8013f1c <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0xe0>)
 8013e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			float min =  1.0f;
 8013e7c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8013e80:	62bb      	str	r3, [r7, #40]	@ 0x28
			AudioBuffer audioBuffer = AudioBuffer(mWaveLength, 1);
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	68d9      	ldr	r1, [r3, #12]
 8013e86:	f107 030c 	add.w	r3, r7, #12
 8013e8a:	2201      	movs	r2, #1
 8013e8c:	4618      	mov	r0, r3
 8013e8e:	f7ec fd3f 	bl	8000910 <_ZN12CasualNoises11AudioBufferC1Emm>
			fillAudioBuffer(audioBuffer);
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	f107 020c 	add.w	r2, r7, #12
 8013e98:	4611      	mov	r1, r2
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	f7ff fd7a 	bl	8013994 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE>
			const float* rptr = audioBuffer.getReadPointer(0);
 8013ea0:	f107 030c 	add.w	r3, r7, #12
 8013ea4:	2100      	movs	r1, #0
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	f7ec fc5e 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8013eac:	6278      	str	r0, [r7, #36]	@ 0x24
			for (uint32_t i = 0; i < mWaveLength; ++i)
 8013eae:	2300      	movs	r3, #0
 8013eb0:	623b      	str	r3, [r7, #32]
 8013eb2:	e024      	b.n	8013efe <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0xc2>
			{
				float sample = *rptr++;
 8013eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013eb6:	1d1a      	adds	r2, r3, #4
 8013eb8:	627a      	str	r2, [r7, #36]	@ 0x24
 8013eba:	681b      	ldr	r3, [r3, #0]
 8013ebc:	61fb      	str	r3, [r7, #28]
				if (sample > max)
 8013ebe:	ed97 7a07 	vldr	s14, [r7, #28]
 8013ec2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8013ec6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ece:	dd01      	ble.n	8013ed4 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0x98>
					max = sample;
 8013ed0:	69fb      	ldr	r3, [r7, #28]
 8013ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if (sample < min)
 8013ed4:	ed97 7a07 	vldr	s14, [r7, #28]
 8013ed8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8013edc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ee4:	d501      	bpl.n	8013eea <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0xae>
					min = sample;
 8013ee6:	69fb      	ldr	r3, [r7, #28]
 8013ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
				mWavetablePtr[i] = sample;
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013eee:	6a3b      	ldr	r3, [r7, #32]
 8013ef0:	009b      	lsls	r3, r3, #2
 8013ef2:	4413      	add	r3, r2
 8013ef4:	69fa      	ldr	r2, [r7, #28]
 8013ef6:	601a      	str	r2, [r3, #0]
			for (uint32_t i = 0; i < mWaveLength; ++i)
 8013ef8:	6a3b      	ldr	r3, [r7, #32]
 8013efa:	3301      	adds	r3, #1
 8013efc:	623b      	str	r3, [r7, #32]
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	68db      	ldr	r3, [r3, #12]
 8013f02:	6a3a      	ldr	r2, [r7, #32]
 8013f04:	429a      	cmp	r2, r3
 8013f06:	d3d5      	bcc.n	8013eb4 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0x78>
			}

		}
 8013f08:	f107 030c 	add.w	r3, r7, #12
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	f7ec fd37 	bl	8000980 <_ZN12CasualNoises11AudioBufferD1Ev>

	}
 8013f12:	bf00      	nop
 8013f14:	3730      	adds	r7, #48	@ 0x30
 8013f16:	46bd      	mov	sp, r7
 8013f18:	bd80      	pop	{r7, pc}
 8013f1a:	bf00      	nop
 8013f1c:	bf800000 	.word	0xbf800000

08013f20 <_ZN12CasualNoises19CachedWavetable_LFO10nextSampleEv>:
	//==============================================================================
	//          nextSample
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	float nextSample() noexcept override
 8013f20:	b480      	push	{r7}
 8013f22:	b085      	sub	sp, #20
 8013f24:	af00      	add	r7, sp, #0
 8013f26:	6078      	str	r0, [r7, #4]
	{

		float nextWaveIndex = mWaveIndex + mStep;
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	ed93 7a01 	vldr	s14, [r3, #4]
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	edd3 7a02 	vldr	s15, [r3, #8]
 8013f34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013f38:	edc7 7a03 	vstr	s15, [r7, #12]
		if (nextWaveIndex >= mWaveLength)
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	68db      	ldr	r3, [r3, #12]
 8013f40:	ee07 3a90 	vmov	s15, r3
 8013f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013f48:	ed97 7a03 	vldr	s14, [r7, #12]
 8013f4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f54:	db0b      	blt.n	8013f6e <_ZN12CasualNoises19CachedWavetable_LFO10nextSampleEv+0x4e>
			nextWaveIndex -= mWaveLength;
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	68db      	ldr	r3, [r3, #12]
 8013f5a:	ee07 3a90 	vmov	s15, r3
 8013f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013f62:	ed97 7a03 	vldr	s14, [r7, #12]
 8013f66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013f6a:	edc7 7a03 	vstr	s15, [r7, #12]

		float sample = mWavetablePtr[static_cast<uint32_t>(mWaveIndex)];
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	edd3 7a01 	vldr	s15, [r3, #4]
 8013f78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013f7c:	ee17 3a90 	vmov	r3, s15
 8013f80:	009b      	lsls	r3, r3, #2
 8013f82:	4413      	add	r3, r2
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	60bb      	str	r3, [r7, #8]

		mWaveIndex = nextWaveIndex;
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	68fa      	ldr	r2, [r7, #12]
 8013f8c:	605a      	str	r2, [r3, #4]

		return sample;
 8013f8e:	68bb      	ldr	r3, [r7, #8]
 8013f90:	ee07 3a90 	vmov	s15, r3

	}
 8013f94:	eeb0 0a67 	vmov.f32	s0, s15
 8013f98:	3714      	adds	r7, #20
 8013f9a:	46bd      	mov	sp, r7
 8013f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fa0:	4770      	bx	lr
	...

08013fa4 <_ZN12CasualNoises11PulsarSynthC1Eff>:
	//==============================================================================
	//          PulsarSynth
	//
	//  CasualNoises    06/12/2024  First implementation
	//==============================================================================
	 PulsarSynth(float sampleRate, float frequency)
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b086      	sub	sp, #24
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	60f8      	str	r0, [r7, #12]
 8013fac:	ed87 0a02 	vstr	s0, [r7, #8]
 8013fb0:	edc7 0a01 	vstr	s1, [r7, #4]
	: CachedWavetable_LFO(sampleRate, frequency)
 8013fb4:	68fb      	ldr	r3, [r7, #12]
 8013fb6:	edd7 0a01 	vldr	s1, [r7, #4]
 8013fba:	ed97 0a02 	vldr	s0, [r7, #8]
 8013fbe:	4618      	mov	r0, r3
 8013fc0:	f7ff fed0 	bl	8013d64 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff>
 8013fc4:	4a2a      	ldr	r2, [pc, #168]	@ (8014070 <_ZN12CasualNoises11PulsarSynthC1Eff+0xcc>)
 8013fc6:	68fb      	ldr	r3, [r7, #12]
 8013fc8:	601a      	str	r2, [r3, #0]
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	f04f 0200 	mov.w	r2, #0
 8013fd0:	639a      	str	r2, [r3, #56]	@ 0x38
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	2200      	movs	r2, #0
 8013fd6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	f04f 0200 	mov.w	r2, #0
 8013fde:	641a      	str	r2, [r3, #64]	@ 0x40
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	f04f 0200 	mov.w	r2, #0
 8013fe6:	645a      	str	r2, [r3, #68]	@ 0x44
 8013fe8:	68fb      	ldr	r3, [r7, #12]
 8013fea:	f04f 0200 	mov.w	r2, #0
 8013fee:	649a      	str	r2, [r3, #72]	@ 0x48
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8013ff6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8013ffe:	651a      	str	r2, [r3, #80]	@ 0x50
	{

		 // Calculate initial pulsar curve
		 mPulsarCurvePtr = new float[mWaveLength];
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	68db      	ldr	r3, [r3, #12]
 8014004:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8014008:	4293      	cmp	r3, r2
 801400a:	d203      	bcs.n	8014014 <_ZN12CasualNoises11PulsarSynthC1Eff+0x70>
 801400c:	68fb      	ldr	r3, [r7, #12]
 801400e:	68db      	ldr	r3, [r3, #12]
 8014010:	009b      	lsls	r3, r3, #2
 8014012:	e001      	b.n	8014018 <_ZN12CasualNoises11PulsarSynthC1Eff+0x74>
 8014014:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014018:	4618      	mov	r0, r3
 801401a:	f000 fb73 	bl	8014704 <_Znaj>
 801401e:	4603      	mov	r3, r0
 8014020:	461a      	mov	r2, r3
 8014022:	68fb      	ldr	r3, [r7, #12]
 8014024:	63da      	str	r2, [r3, #60]	@ 0x3c
		 for (uint32_t i = 0; i < mWaveLength; ++i)
 8014026:	2300      	movs	r3, #0
 8014028:	617b      	str	r3, [r7, #20]
 801402a:	e00e      	b.n	801404a <_ZN12CasualNoises11PulsarSynthC1Eff+0xa6>
			 mPulsarCurvePtr[i] = i;
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014030:	697b      	ldr	r3, [r7, #20]
 8014032:	009b      	lsls	r3, r3, #2
 8014034:	4413      	add	r3, r2
 8014036:	697a      	ldr	r2, [r7, #20]
 8014038:	ee07 2a90 	vmov	s15, r2
 801403c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014040:	edc3 7a00 	vstr	s15, [r3]
		 for (uint32_t i = 0; i < mWaveLength; ++i)
 8014044:	697b      	ldr	r3, [r7, #20]
 8014046:	3301      	adds	r3, #1
 8014048:	617b      	str	r3, [r7, #20]
 801404a:	68fb      	ldr	r3, [r7, #12]
 801404c:	68db      	ldr	r3, [r3, #12]
 801404e:	697a      	ldr	r2, [r7, #20]
 8014050:	429a      	cmp	r2, r3
 8014052:	d3eb      	bcc.n	801402c <_ZN12CasualNoises11PulsarSynthC1Eff+0x88>

		 // Sync with CachedWavetable_LFO
		 mPulsarStep = mStep;
 8014054:	68fb      	ldr	r3, [r7, #12]
 8014056:	689a      	ldr	r2, [r3, #8]
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	645a      	str	r2, [r3, #68]	@ 0x44

		 // Update pulsar curve
		 setFormant(0.0f);
 801405c:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8014074 <_ZN12CasualNoises11PulsarSynthC1Eff+0xd0>
 8014060:	68f8      	ldr	r0, [r7, #12]
 8014062:	f000 f8a5 	bl	80141b0 <_ZN12CasualNoises11PulsarSynth10setFormantEf>

	};
 8014066:	68fb      	ldr	r3, [r7, #12]
 8014068:	4618      	mov	r0, r3
 801406a:	3718      	adds	r7, #24
 801406c:	46bd      	mov	sp, r7
 801406e:	bd80      	pop	{r7, pc}
 8014070:	08018120 	.word	0x08018120
 8014074:	00000000 	.word	0x00000000

08014078 <_ZN12CasualNoises11PulsarSynth10nextSampleEv>:
	//==============================================================================
	//          nextSample
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	float nextSample() noexcept override
 8014078:	b580      	push	{r7, lr}
 801407a:	b084      	sub	sp, #16
 801407c:	af00      	add	r7, sp, #0
 801407e:	6078      	str	r0, [r7, #4]
	{

		// Calculate next sample
		float sample = 0.0f;
 8014080:	f04f 0300 	mov.w	r3, #0
 8014084:	60fb      	str	r3, [r7, #12]
		int32_t idx = static_cast<int32_t>( mPulsarWaveIndex );
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 801408c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014090:	ee17 3a90 	vmov	r3, s15
 8014094:	60bb      	str	r3, [r7, #8]
		if ( mPulsarCurvePtr[idx] >= 0.0f )
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801409a:	68bb      	ldr	r3, [r7, #8]
 801409c:	009b      	lsls	r3, r3, #2
 801409e:	4413      	add	r3, r2
 80140a0:	edd3 7a00 	vldr	s15, [r3]
 80140a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80140a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140ac:	db18      	blt.n	80140e0 <_ZN12CasualNoises11PulsarSynth10nextSampleEv+0x68>
		{
			CachedWavetable_LFO::mWaveIndex = mPulsarCurvePtr[idx];
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80140b2:	68bb      	ldr	r3, [r7, #8]
 80140b4:	009b      	lsls	r3, r3, #2
 80140b6:	4413      	add	r3, r2
 80140b8:	681a      	ldr	r2, [r3, #0]
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	605a      	str	r2, [r3, #4]
			sample = CachedWavetable_LFO::nextSample();
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	4618      	mov	r0, r3
 80140c2:	f7ff ff2d 	bl	8013f20 <_ZN12CasualNoises19CachedWavetable_LFO10nextSampleEv>
 80140c6:	ed87 0a03 	vstr	s0, [r7, #12]
			sample = fold(sample, mWaveFold);
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80140d0:	eef0 0a67 	vmov.f32	s1, s15
 80140d4:	ed97 0a03 	vldr	s0, [r7, #12]
 80140d8:	f7ec fd22 	bl	8000b20 <_ZN12CasualNoises4foldEff>
 80140dc:	ed87 0a03 	vstr	s0, [r7, #12]
		}

		// Increase index, on next cycle update morph amount to avoid clicks
		//      also update pulsar curve
		mPulsarWaveIndex += mPulsarStep;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80140ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
		if ( mPulsarWaveIndex >= mWaveLength )
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	68db      	ldr	r3, [r3, #12]
 8014100:	ee07 3a90 	vmov	s15, r3
 8014104:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014108:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801410c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014110:	db1d      	blt.n	801414e <_ZN12CasualNoises11PulsarSynth10nextSampleEv+0xd6>
		{
			setTimeMarker_1();												// ToDo remove this
 8014112:	f7ee fe79 	bl	8002e08 <setTimeMarker_1>
			mPulsarWaveIndex -= mWaveLength;
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	68db      	ldr	r3, [r3, #12]
 8014120:	ee07 3a90 	vmov	s15, r3
 8014124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014128:	ee77 7a67 	vsub.f32	s15, s14, s15
 801412c:	687b      	ldr	r3, [r7, #4]
 801412e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
			CachedWavetable_LFO::setMorphFactor ( mMorph );
 8014132:	687a      	ldr	r2, [r7, #4]
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 801413a:	eeb0 0a67 	vmov.f32	s0, s15
 801413e:	4610      	mov	r0, r2
 8014140:	f7ff fe7c 	bl	8013e3c <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf>
			refresh();
 8014144:	6878      	ldr	r0, [r7, #4]
 8014146:	f000 f8e1 	bl	801430c <_ZN12CasualNoises11PulsarSynth7refreshEv>
			resetTimeMarker_1();											// ToDo remove this
 801414a:	f7ee fe69 	bl	8002e20 <resetTimeMarker_1>
		}

		return sample;
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	ee07 3a90 	vmov	s15, r3

	}
 8014154:	eeb0 0a67 	vmov.f32	s0, s15
 8014158:	3710      	adds	r7, #16
 801415a:	46bd      	mov	sp, r7
 801415c:	bd80      	pop	{r7, pc}
	...

08014160 <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf>:
	//
	// factor:	0.0f -> 1.0f
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	void setMorphFactor(float morph) noexcept
 8014160:	b580      	push	{r7, lr}
 8014162:	b082      	sub	sp, #8
 8014164:	af00      	add	r7, sp, #0
 8014166:	6078      	str	r0, [r7, #4]
 8014168:	ed87 0a00 	vstr	s0, [r7]
	{
		if (morph != mMorph)
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8014172:	ed97 7a00 	vldr	s14, [r7]
 8014176:	eeb4 7a67 	vcmp.f32	s14, s15
 801417a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801417e:	d010      	beq.n	80141a2 <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf+0x42>
		{
			// Only use part of the wave table
			mMorph = cn_map(morph, 0.0f, 1.0f, 0.0f, (float)(1.0f / 8.0f) * 3.0f);
 8014180:	eeb5 2a08 	vmov.f32	s4, #88	@ 0x3ec00000  0.375
 8014184:	eddf 1a09 	vldr	s3, [pc, #36]	@ 80141ac <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf+0x4c>
 8014188:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 801418c:	eddf 0a07 	vldr	s1, [pc, #28]	@ 80141ac <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf+0x4c>
 8014190:	ed97 0a00 	vldr	s0, [r7]
 8014194:	f7ec fc54 	bl	8000a40 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 8014198:	eef0 7a40 	vmov.f32	s15, s0
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
		}
	}
 80141a2:	bf00      	nop
 80141a4:	3708      	adds	r7, #8
 80141a6:	46bd      	mov	sp, r7
 80141a8:	bd80      	pop	{r7, pc}
 80141aa:	bf00      	nop
 80141ac:	00000000 	.word	0x00000000

080141b0 <_ZN12CasualNoises11PulsarSynth10setFormantEf>:
	//
	// Set formant value, refresh is postponed until start of next wave cycle
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	void setFormant(float formant) noexcept
 80141b0:	b580      	push	{r7, lr}
 80141b2:	b082      	sub	sp, #8
 80141b4:	af00      	add	r7, sp, #0
 80141b6:	6078      	str	r0, [r7, #4]
 80141b8:	ed87 0a00 	vstr	s0, [r7]
	{

		mFormant = cn_limit(formant, 0.0f, 1.0f);
 80141bc:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80141c0:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8014228 <_ZN12CasualNoises11PulsarSynth10setFormantEf+0x78>
 80141c4:	ed97 0a00 	vldr	s0, [r7]
 80141c8:	f000 fa50 	bl	801466c <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>
 80141cc:	eef0 7a40 	vmov.f32	s15, s0
 80141d0:	687b      	ldr	r3, [r7, #4]
 80141d2:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
		mFormant = cn_map((float)mFormant, 0.0f, 1.0f, (float)mWaveLength, (float)(mWaveLength / 8.0f));
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	68db      	ldr	r3, [r3, #12]
 80141e0:	ee07 3a90 	vmov	s15, r3
 80141e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	68db      	ldr	r3, [r3, #12]
 80141ec:	ee07 3a90 	vmov	s15, r3
 80141f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80141f4:	eef2 5a00 	vmov.f32	s11, #32	@ 0x41000000  8.0
 80141f8:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80141fc:	eeb0 2a46 	vmov.f32	s4, s12
 8014200:	eef0 1a66 	vmov.f32	s3, s13
 8014204:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8014208:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8014228 <_ZN12CasualNoises11PulsarSynth10setFormantEf+0x78>
 801420c:	eeb0 0a47 	vmov.f32	s0, s14
 8014210:	f7ec fc16 	bl	8000a40 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 8014214:	eef0 7a40 	vmov.f32	s15, s0
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	}
 801421e:	bf00      	nop
 8014220:	3708      	adds	r7, #8
 8014222:	46bd      	mov	sp, r7
 8014224:	bd80      	pop	{r7, pc}
 8014226:	bf00      	nop
 8014228:	00000000 	.word	0x00000000

0801422c <_ZN12CasualNoises11PulsarSynth10setClusterEf>:
	//
	// Set cluster value, refresh is postponed until start of next wave cycle
	//
	//  CasualNoises    22/07/2025  First implementation
	//==============================================================================
	void setCluster(float cluster) noexcept
 801422c:	b580      	push	{r7, lr}
 801422e:	b082      	sub	sp, #8
 8014230:	af00      	add	r7, sp, #0
 8014232:	6078      	str	r0, [r7, #4]
 8014234:	ed87 0a00 	vstr	s0, [r7]
	{

		mCluster = cn_limit(cluster, 0.0f, 1.0f);
 8014238:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 801423c:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8014284 <_ZN12CasualNoises11PulsarSynth10setClusterEf+0x58>
 8014240:	ed97 0a00 	vldr	s0, [r7]
 8014244:	f000 fa12 	bl	801466c <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>
 8014248:	eef0 7a40 	vmov.f32	s15, s0
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		mCluster = cn_map((float)mCluster, 0.0f, 1.0f, 1.0f, 5.0f);
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8014258:	eeb1 2a04 	vmov.f32	s4, #20	@ 0x40a00000  5.0
 801425c:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 8014260:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8014264:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8014284 <_ZN12CasualNoises11PulsarSynth10setClusterEf+0x58>
 8014268:	eeb0 0a67 	vmov.f32	s0, s15
 801426c:	f7ec fbe8 	bl	8000a40 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 8014270:	eef0 7a40 	vmov.f32	s15, s0
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	}
 801427a:	bf00      	nop
 801427c:	3708      	adds	r7, #8
 801427e:	46bd      	mov	sp, r7
 8014280:	bd80      	pop	{r7, pc}
 8014282:	bf00      	nop
 8014284:	00000000 	.word	0x00000000

08014288 <_ZN12CasualNoises11PulsarSynth13setWaveFolderEf>:
	//
	// Set wave folder value
	//
	//  CasualNoises    22/07/2025  First implementation
	//==============================================================================
	void setWaveFolder(float fold) noexcept
 8014288:	b580      	push	{r7, lr}
 801428a:	b082      	sub	sp, #8
 801428c:	af00      	add	r7, sp, #0
 801428e:	6078      	str	r0, [r7, #4]
 8014290:	ed87 0a00 	vstr	s0, [r7]
	{
		mWaveFold = cn_limit(fold, 0.0f, 1.0f);
 8014294:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8014298:	eddf 0a11 	vldr	s1, [pc, #68]	@ 80142e0 <_ZN12CasualNoises11PulsarSynth13setWaveFolderEf+0x58>
 801429c:	ed97 0a00 	vldr	s0, [r7]
 80142a0:	f000 f9e4 	bl	801466c <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>
 80142a4:	eef0 7a40 	vmov.f32	s15, s0
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		mWaveFold = cn_map((float)mWaveFold, 0.0f, 1.0f, 1.0f, 10.0f);
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80142b4:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80142b8:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 80142bc:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80142c0:	eddf 0a07 	vldr	s1, [pc, #28]	@ 80142e0 <_ZN12CasualNoises11PulsarSynth13setWaveFolderEf+0x58>
 80142c4:	eeb0 0a67 	vmov.f32	s0, s15
 80142c8:	f7ec fbba 	bl	8000a40 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 80142cc:	eef0 7a40 	vmov.f32	s15, s0
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	}
 80142d6:	bf00      	nop
 80142d8:	3708      	adds	r7, #8
 80142da:	46bd      	mov	sp, r7
 80142dc:	bd80      	pop	{r7, pc}
 80142de:	bf00      	nop
 80142e0:	00000000 	.word	0x00000000

080142e4 <_ZN12CasualNoises11PulsarSynth12setFrequencyEf>:
	//==============================================================================
	//          setFrequency
	//
	//  CasualNoises    28/07/2025  First implementation
	//==============================================================================
	virtual void setFrequency(float frequency) noexcept
 80142e4:	b580      	push	{r7, lr}
 80142e6:	b082      	sub	sp, #8
 80142e8:	af00      	add	r7, sp, #0
 80142ea:	6078      	str	r0, [r7, #4]
 80142ec:	ed87 0a00 	vstr	s0, [r7]
	{
		CachedWavetable_LFO::setFrequency(frequency);
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	ed97 0a00 	vldr	s0, [r7]
 80142f6:	4618      	mov	r0, r3
 80142f8:	f7ff f9ea 	bl	80136d0 <_ZN12CasualNoises13Wavetable_LFO12setFrequencyEf>
		mPulsarStep = mStep;
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	689a      	ldr	r2, [r3, #8]
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	645a      	str	r2, [r3, #68]	@ 0x44
	}
 8014304:	bf00      	nop
 8014306:	3708      	adds	r7, #8
 8014308:	46bd      	mov	sp, r7
 801430a:	bd80      	pop	{r7, pc}

0801430c <_ZN12CasualNoises11PulsarSynth7refreshEv>:
	//
	// Update pulsar curve
	//
	//  CasualNoises    22/07/2025  First implementation
	//==============================================================================
	void refresh() noexcept
 801430c:	b480      	push	{r7}
 801430e:	b087      	sub	sp, #28
 8014310:	af00      	add	r7, sp, #0
 8014312:	6078      	str	r0, [r7, #4]
	{

		uint32_t i = 0;
 8014314:	2300      	movs	r3, #0
 8014316:	617b      	str	r3, [r7, #20]
		float fw = mFormant;
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801431c:	60fb      	str	r3, [r7, #12]
		float cw = fw / mCluster;
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8014324:	edd7 6a03 	vldr	s13, [r7, #12]
 8014328:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801432c:	edc7 7a02 	vstr	s15, [r7, #8]
		for (; i < fw; )
 8014330:	e034      	b.n	801439c <_ZN12CasualNoises11PulsarSynth7refreshEv+0x90>
		{
			for  (uint32_t j = 0; (j < cw) && (i < fw); ++j, ++i)
 8014332:	2300      	movs	r3, #0
 8014334:	613b      	str	r3, [r7, #16]
 8014336:	e019      	b.n	801436c <_ZN12CasualNoises11PulsarSynth7refreshEv+0x60>
			{
				mPulsarCurvePtr[i] = (j * mWaveLength) / cw;
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	68db      	ldr	r3, [r3, #12]
 801433c:	693a      	ldr	r2, [r7, #16]
 801433e:	fb02 f303 	mul.w	r3, r2, r3
 8014342:	ee07 3a90 	vmov	s15, r3
 8014346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801434e:	697b      	ldr	r3, [r7, #20]
 8014350:	009b      	lsls	r3, r3, #2
 8014352:	4413      	add	r3, r2
 8014354:	ed97 7a02 	vldr	s14, [r7, #8]
 8014358:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801435c:	edc3 7a00 	vstr	s15, [r3]
			for  (uint32_t j = 0; (j < cw) && (i < fw); ++j, ++i)
 8014360:	693b      	ldr	r3, [r7, #16]
 8014362:	3301      	adds	r3, #1
 8014364:	613b      	str	r3, [r7, #16]
 8014366:	697b      	ldr	r3, [r7, #20]
 8014368:	3301      	adds	r3, #1
 801436a:	617b      	str	r3, [r7, #20]
 801436c:	693b      	ldr	r3, [r7, #16]
 801436e:	ee07 3a90 	vmov	s15, r3
 8014372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014376:	ed97 7a02 	vldr	s14, [r7, #8]
 801437a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801437e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014382:	dd0b      	ble.n	801439c <_ZN12CasualNoises11PulsarSynth7refreshEv+0x90>
 8014384:	697b      	ldr	r3, [r7, #20]
 8014386:	ee07 3a90 	vmov	s15, r3
 801438a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801438e:	ed97 7a03 	vldr	s14, [r7, #12]
 8014392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801439a:	dccd      	bgt.n	8014338 <_ZN12CasualNoises11PulsarSynth7refreshEv+0x2c>
		for (; i < fw; )
 801439c:	697b      	ldr	r3, [r7, #20]
 801439e:	ee07 3a90 	vmov	s15, r3
 80143a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80143a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80143aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80143ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143b2:	dcbe      	bgt.n	8014332 <_ZN12CasualNoises11PulsarSynth7refreshEv+0x26>
			}
		}
		for (; i < mWaveLength; ++i)
 80143b4:	e009      	b.n	80143ca <_ZN12CasualNoises11PulsarSynth7refreshEv+0xbe>
			mPulsarCurvePtr[i] = -1.0f;
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80143ba:	697b      	ldr	r3, [r7, #20]
 80143bc:	009b      	lsls	r3, r3, #2
 80143be:	4413      	add	r3, r2
 80143c0:	4a08      	ldr	r2, [pc, #32]	@ (80143e4 <_ZN12CasualNoises11PulsarSynth7refreshEv+0xd8>)
 80143c2:	601a      	str	r2, [r3, #0]
		for (; i < mWaveLength; ++i)
 80143c4:	697b      	ldr	r3, [r7, #20]
 80143c6:	3301      	adds	r3, #1
 80143c8:	617b      	str	r3, [r7, #20]
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	68db      	ldr	r3, [r3, #12]
 80143ce:	697a      	ldr	r2, [r7, #20]
 80143d0:	429a      	cmp	r2, r3
 80143d2:	d3f0      	bcc.n	80143b6 <_ZN12CasualNoises11PulsarSynth7refreshEv+0xaa>

	}
 80143d4:	bf00      	nop
 80143d6:	bf00      	nop
 80143d8:	371c      	adds	r7, #28
 80143da:	46bd      	mov	sp, r7
 80143dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143e0:	4770      	bx	lr
 80143e2:	bf00      	nop
 80143e4:	bf800000 	.word	0xbf800000

080143e8 <_ZN12CasualNoises17PulsarSynthEngine13prepareToPlayEfmPv>:
//==============================================================================
void PulsarSynthEngine::prepareToPlay (
		float sampleRate,
		uint32_t maximumExpectedSamplesPerBlock,
		void* inSynthParams)
{
 80143e8:	b590      	push	{r4, r7, lr}
 80143ea:	b087      	sub	sp, #28
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	60f8      	str	r0, [r7, #12]
 80143f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80143f4:	6079      	str	r1, [r7, #4]
 80143f6:	603a      	str	r2, [r7, #0]

	// store settings
	mSampleRate 					    = sampleRate;
 80143f8:	68fb      	ldr	r3, [r7, #12]
 80143fa:	68ba      	ldr	r2, [r7, #8]
 80143fc:	605a      	str	r2, [r3, #4]
	mMaximumExpectedSamplesPerBlock     = maximumExpectedSamplesPerBlock;
 80143fe:	68fb      	ldr	r3, [r7, #12]
 8014400:	687a      	ldr	r2, [r7, #4]
 8014402:	609a      	str	r2, [r3, #8]
	sSynthesiserParams*	synthParamsPtr	= (sSynthesiserParams*)inSynthParams;
 8014404:	683b      	ldr	r3, [r7, #0]
 8014406:	617b      	str	r3, [r7, #20]
	float frequency						= synthParamsPtr->frequency;
 8014408:	697b      	ldr	r3, [r7, #20]
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	613b      	str	r3, [r7, #16]

	mPulsarSynthPtr	  = new PulsarSynth(mSampleRate, frequency);
 801440e:	2054      	movs	r0, #84	@ 0x54
 8014410:	f000 f967 	bl	80146e2 <_Znwj>
 8014414:	4603      	mov	r3, r0
 8014416:	461c      	mov	r4, r3
 8014418:	68fb      	ldr	r3, [r7, #12]
 801441a:	edd3 7a01 	vldr	s15, [r3, #4]
 801441e:	edd7 0a04 	vldr	s1, [r7, #16]
 8014422:	eeb0 0a67 	vmov.f32	s0, s15
 8014426:	4620      	mov	r0, r4
 8014428:	f7ff fdbc 	bl	8013fa4 <_ZN12CasualNoises11PulsarSynthC1Eff>
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	60dc      	str	r4, [r3, #12]
	mWavetable_LFOPtr = new Wavetable_LFO(mSampleRate, frequency);
 8014430:	2034      	movs	r0, #52	@ 0x34
 8014432:	f000 f956 	bl	80146e2 <_Znwj>
 8014436:	4603      	mov	r3, r0
 8014438:	461c      	mov	r4, r3
 801443a:	68fb      	ldr	r3, [r7, #12]
 801443c:	edd3 7a01 	vldr	s15, [r3, #4]
 8014440:	edd7 0a04 	vldr	s1, [r7, #16]
 8014444:	eeb0 0a67 	vmov.f32	s0, s15
 8014448:	4620      	mov	r0, r4
 801444a:	f7ff f8f1 	bl	8013630 <_ZN12CasualNoises13Wavetable_LFOC1Eff>
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	611c      	str	r4, [r3, #16]
	mPulsarSynthPtr->setMorphFactor(0.0f / 100.0f);								// ToDo remove default settings
	mPulsarSynthPtr->setFormant(42.0f / 100.0f);
	mPulsarSynthPtr->setCluster(11.0f / 100.0f);
	mPulsarSynthPtr->setWaveFolder(4 / 100.0f);
*/
}
 8014452:	bf00      	nop
 8014454:	371c      	adds	r7, #28
 8014456:	46bd      	mov	sp, r7
 8014458:	bd90      	pop	{r4, r7, pc}

0801445a <_ZN12CasualNoises17PulsarSynthEngine16releaseResourcesEv>:
// This method is called after the last call to processBlock()
//
//  CasualNoises    24/07/2025  First implementation
//==============================================================================
void PulsarSynthEngine::releaseResources()
{
 801445a:	b580      	push	{r7, lr}
 801445c:	b082      	sub	sp, #8
 801445e:	af00      	add	r7, sp, #0
 8014460:	6078      	str	r0, [r7, #4]
	CN_ReportFault(eErrorCodes::runtimeError);			// Not implemented yet
 8014462:	2003      	movs	r0, #3
 8014464:	f7ff f89a 	bl	801359c <_ZL14CN_ReportFault11eErrorCodes>
}
 8014468:	bf00      	nop
 801446a:	3708      	adds	r7, #8
 801446c:	46bd      	mov	sp, r7
 801446e:	bd80      	pop	{r7, pc}

08014470 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh>:
// Process incoming NerveNet data
//
//  CasualNoises    24/07/2025  First implementation
//==============================================================================
void PulsarSynthEngine::processNerveNetData(uint32_t threadNo, uint32_t size, uint8_t* ptr)
{
 8014470:	b580      	push	{r7, lr}
 8014472:	b092      	sub	sp, #72	@ 0x48
 8014474:	af00      	add	r7, sp, #0
 8014476:	60f8      	str	r0, [r7, #12]
 8014478:	60b9      	str	r1, [r7, #8]
 801447a:	607a      	str	r2, [r7, #4]
 801447c:	603b      	str	r3, [r7, #0]
	CasualNoises::NerveNetSlaveThread* threadPtr = gNerveNetSlaveThreadPtr[threadNo];
 801447e:	4a4c      	ldr	r2, [pc, #304]	@ (80145b0 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x140>)
 8014480:	68bb      	ldr	r3, [r7, #8]
 8014482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014486:	647b      	str	r3, [r7, #68]	@ 0x44

	// Handle all event
	tNerveNetMessageHeader* headerPtr	  = (tNerveNetMessageHeader*)ptr;
 8014488:	683b      	ldr	r3, [r7, #0]
 801448a:	643b      	str	r3, [r7, #64]	@ 0x40
	eSynthEngineMessageType messageType   = (eSynthEngineMessageType)headerPtr->messageTag;
 801448c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801448e:	681b      	ldr	r3, [r3, #0]
 8014490:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t				messageLength = headerPtr->messageLength;
 8014492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014494:	685b      	ldr	r3, [r3, #4]
 8014496:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (messageLength != size)
 8014498:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	429a      	cmp	r2, r3
 801449e:	d002      	beq.n	80144a6 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x36>
		CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 80144a0:	2004      	movs	r0, #4
 80144a2:	f7ff f87b 	bl	801359c <_ZL14CN_ReportFault11eErrorCodes>

	switch (messageType)
 80144a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144a8:	2b05      	cmp	r3, #5
 80144aa:	d029      	beq.n	8014500 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x90>
 80144ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144ae:	2b05      	cmp	r3, #5
 80144b0:	dc76      	bgt.n	80145a0 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x130>
 80144b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144b4:	2b02      	cmp	r3, #2
 80144b6:	d003      	beq.n	80144c0 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x50>
 80144b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80144ba:	2b04      	cmp	r3, #4
 80144bc:	d013      	beq.n	80144e6 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x76>
 80144be:	e06f      	b.n	80145a0 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x130>
	{
	case eSynthEngineMessageType::requestSetupInfo:		// Set-up info request
	{
		tSetupInfoReplyMessageData reply;
		reply.header.messageTag = (uint32_t)eSynthEngineMessageType::setupInfoReply;
 80144c0:	2303      	movs	r3, #3
 80144c2:	613b      	str	r3, [r7, #16]
		reply.header.messageLength = sizeof(tSetupInfoReplyMessageData);
 80144c4:	2318      	movs	r3, #24
 80144c6:	617b      	str	r3, [r7, #20]
		sprintf(reply.setupName, "Pulsar");
 80144c8:	f107 0310 	add.w	r3, r7, #16
 80144cc:	3308      	adds	r3, #8
 80144ce:	4939      	ldr	r1, [pc, #228]	@ (80145b4 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x144>)
 80144d0:	4618      	mov	r0, r3
 80144d2:	f001 fac1 	bl	8015a58 <siprintf>
		threadPtr->sendMessage((void*)&reply, sizeof(tSetupInfoReplyMessageData));
 80144d6:	f107 0310 	add.w	r3, r7, #16
 80144da:	2218      	movs	r2, #24
 80144dc:	4619      	mov	r1, r3
 80144de:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80144e0:	f7ed fbbc 	bl	8001c5c <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm>
	}
		break;
 80144e4:	e060      	b.n	80145a8 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x138>
	case eSynthEngineMessageType::setFrequency:			// Set oscillator frequency
	{
		tSetFrequencyMessage* messagePtr = (tSetFrequencyMessage*)ptr;
 80144e6:	683b      	ldr	r3, [r7, #0]
 80144e8:	62bb      	str	r3, [r7, #40]	@ 0x28
		mPulsarSynthPtr->setFrequency(messagePtr->frequency);
 80144ea:	68fb      	ldr	r3, [r7, #12]
 80144ec:	68da      	ldr	r2, [r3, #12]
 80144ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144f0:	edd3 7a00 	vldr	s15, [r3]
 80144f4:	eeb0 0a67 	vmov.f32	s0, s15
 80144f8:	4610      	mov	r0, r2
 80144fa:	f7ff fef3 	bl	80142e4 <_ZN12CasualNoises11PulsarSynth12setFrequencyEf>
	}
		break;
 80144fe:	e053      	b.n	80145a8 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x138>
	case eSynthEngineMessageType::potentiometerValue:	// Update potentiometer values
	{
		tPotValueMessage* messagePtr = (tPotValueMessage*)ptr;
 8014500:	683b      	ldr	r3, [r7, #0]
 8014502:	637b      	str	r3, [r7, #52]	@ 0x34
		uint32_t potId = messagePtr->potId;
 8014504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	633b      	str	r3, [r7, #48]	@ 0x30
		float potValue = messagePtr->potValue;
 801450a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801450c:	685b      	ldr	r3, [r3, #4]
 801450e:	62fb      	str	r3, [r7, #44]	@ 0x2c
																		//	ToDo put code back in
		switch (potId)
 8014510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014512:	2b03      	cmp	r3, #3
 8014514:	d842      	bhi.n	801459c <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12c>
 8014516:	a201      	add	r2, pc, #4	@ (adr r2, 801451c <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0xac>)
 8014518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801451c:	0801452d 	.word	0x0801452d
 8014520:	08014581 	.word	0x08014581
 8014524:	08014549 	.word	0x08014549
 8014528:	08014565 	.word	0x08014565
		{
		case 0:
			mPulsarSynthPtr->setMorphFactor(potValue / 100.0f);
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	68db      	ldr	r3, [r3, #12]
 8014530:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8014534:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80145b8 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x148>
 8014538:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801453c:	eeb0 0a47 	vmov.f32	s0, s14
 8014540:	4618      	mov	r0, r3
 8014542:	f7ff fe0d 	bl	8014160 <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf>
			break;
 8014546:	e02a      	b.n	801459e <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12e>
		case 2:
			mPulsarSynthPtr->setFormant(potValue / 100.0f);
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	68db      	ldr	r3, [r3, #12]
 801454c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8014550:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80145b8 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x148>
 8014554:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8014558:	eeb0 0a47 	vmov.f32	s0, s14
 801455c:	4618      	mov	r0, r3
 801455e:	f7ff fe27 	bl	80141b0 <_ZN12CasualNoises11PulsarSynth10setFormantEf>
			break;
 8014562:	e01c      	b.n	801459e <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12e>
		case 3:
			mPulsarSynthPtr->setCluster(potValue / 100.0f);
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	68db      	ldr	r3, [r3, #12]
 8014568:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 801456c:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80145b8 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x148>
 8014570:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8014574:	eeb0 0a47 	vmov.f32	s0, s14
 8014578:	4618      	mov	r0, r3
 801457a:	f7ff fe57 	bl	801422c <_ZN12CasualNoises11PulsarSynth10setClusterEf>
			break;
 801457e:	e00e      	b.n	801459e <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12e>
		case 1:
			mPulsarSynthPtr->setWaveFolder(potValue / 100.0f);
 8014580:	68fb      	ldr	r3, [r7, #12]
 8014582:	68db      	ldr	r3, [r3, #12]
 8014584:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8014588:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80145b8 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x148>
 801458c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8014590:	eeb0 0a47 	vmov.f32	s0, s14
 8014594:	4618      	mov	r0, r3
 8014596:	f7ff fe77 	bl	8014288 <_ZN12CasualNoises11PulsarSynth13setWaveFolderEf>
			break;
 801459a:	e000      	b.n	801459e <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12e>
		default:
			break;
 801459c:	bf00      	nop
		}

	}
		break;
 801459e:	e003      	b.n	80145a8 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x138>
	default:
		CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 80145a0:	2004      	movs	r0, #4
 80145a2:	f7fe fffb 	bl	801359c <_ZL14CN_ReportFault11eErrorCodes>
	}

}
 80145a6:	bf00      	nop
 80145a8:	bf00      	nop
 80145aa:	3748      	adds	r7, #72	@ 0x48
 80145ac:	46bd      	mov	sp, r7
 80145ae:	bd80      	pop	{r7, pc}
 80145b0:	24001210 	.word	0x24001210
 80145b4:	08017e74 	.word	0x08017e74
 80145b8:	42c80000 	.word	0x42c80000

080145bc <_ZN12CasualNoises17PulsarSynthEngine12processBlockERNS_11AudioBufferES2_>:
// This method is called each time a new audio block needs to be processed
//
//  CasualNoises    24/07/2025  First implementation
//==============================================================================
void PulsarSynthEngine::processBlock ( AudioBuffer& buffer, AudioBuffer& NN_buffer )
{
 80145bc:	b580      	push	{r7, lr}
 80145be:	b08a      	sub	sp, #40	@ 0x28
 80145c0:	af00      	add	r7, sp, #0
 80145c2:	60f8      	str	r0, [r7, #12]
 80145c4:	60b9      	str	r1, [r7, #8]
 80145c6:	607a      	str	r2, [r7, #4]

	float* lwptr = NN_buffer.getWritePointer(0);
 80145c8:	2100      	movs	r1, #0
 80145ca:	6878      	ldr	r0, [r7, #4]
 80145cc:	f7ec f8dc 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80145d0:	6278      	str	r0, [r7, #36]	@ 0x24
	float* rwptr = NN_buffer.getWritePointer(1);
 80145d2:	2101      	movs	r1, #1
 80145d4:	6878      	ldr	r0, [r7, #4]
 80145d6:	f7ec f8d7 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80145da:	6238      	str	r0, [r7, #32]

	uint32_t noSamples = NN_buffer.getNumSamples();
 80145dc:	6878      	ldr	r0, [r7, #4]
 80145de:	f7ec f8ab 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 80145e2:	61b8      	str	r0, [r7, #24]

	for ( uint32_t i = 0; i < noSamples; ++i )
 80145e4:	2300      	movs	r3, #0
 80145e6:	61fb      	str	r3, [r7, #28]
 80145e8:	e01c      	b.n	8014624 <_ZN12CasualNoises17PulsarSynthEngine12processBlockERNS_11AudioBufferES2_+0x68>
	{
		float gain = 1.0f;
 80145ea:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80145ee:	617b      	str	r3, [r7, #20]
		float sample_1 = mPulsarSynthPtr->nextSample () * gain;
 80145f0:	68fb      	ldr	r3, [r7, #12]
 80145f2:	68db      	ldr	r3, [r3, #12]
 80145f4:	4618      	mov	r0, r3
 80145f6:	f7ff fd3f 	bl	8014078 <_ZN12CasualNoises11PulsarSynth10nextSampleEv>
 80145fa:	eeb0 7a40 	vmov.f32	s14, s0
 80145fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8014602:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014606:	edc7 7a04 	vstr	s15, [r7, #16]
		*lwptr++ = sample_1;
 801460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801460c:	1d1a      	adds	r2, r3, #4
 801460e:	627a      	str	r2, [r7, #36]	@ 0x24
 8014610:	693a      	ldr	r2, [r7, #16]
 8014612:	601a      	str	r2, [r3, #0]
		*rwptr++ = sample_1;
 8014614:	6a3b      	ldr	r3, [r7, #32]
 8014616:	1d1a      	adds	r2, r3, #4
 8014618:	623a      	str	r2, [r7, #32]
 801461a:	693a      	ldr	r2, [r7, #16]
 801461c:	601a      	str	r2, [r3, #0]
	for ( uint32_t i = 0; i < noSamples; ++i )
 801461e:	69fb      	ldr	r3, [r7, #28]
 8014620:	3301      	adds	r3, #1
 8014622:	61fb      	str	r3, [r7, #28]
 8014624:	69fa      	ldr	r2, [r7, #28]
 8014626:	69bb      	ldr	r3, [r7, #24]
 8014628:	429a      	cmp	r2, r3
 801462a:	d3de      	bcc.n	80145ea <_ZN12CasualNoises17PulsarSynthEngine12processBlockERNS_11AudioBufferES2_+0x2e>
//		float sample_2 = mWavetable_LFOPtr->nextSample () * gain;
//		*rwptr++ = sample_2;
	}

}
 801462c:	bf00      	nop
 801462e:	bf00      	nop
 8014630:	3728      	adds	r7, #40	@ 0x28
 8014632:	46bd      	mov	sp, r7
 8014634:	bd80      	pop	{r7, pc}

08014636 <_ZN12CasualNoises17PulsarSynthEngine12setFrequencyEf>:
// Set freuency of all parts
//
//  CasualNoises    28/07/2025  First implementation
//==============================================================================
void PulsarSynthEngine::setFrequency(float frequency)
{
 8014636:	b580      	push	{r7, lr}
 8014638:	b082      	sub	sp, #8
 801463a:	af00      	add	r7, sp, #0
 801463c:	6078      	str	r0, [r7, #4]
 801463e:	ed87 0a00 	vstr	s0, [r7]
	mPulsarSynthPtr->setFrequency(frequency);
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	68db      	ldr	r3, [r3, #12]
 8014646:	ed97 0a00 	vldr	s0, [r7]
 801464a:	4618      	mov	r0, r3
 801464c:	f7ff fe4a 	bl	80142e4 <_ZN12CasualNoises11PulsarSynth12setFrequencyEf>
	mWavetable_LFOPtr->setFrequency(frequency);
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	691a      	ldr	r2, [r3, #16]
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	691b      	ldr	r3, [r3, #16]
 8014658:	681b      	ldr	r3, [r3, #0]
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	ed97 0a00 	vldr	s0, [r7]
 8014660:	4610      	mov	r0, r2
 8014662:	4798      	blx	r3
}
 8014664:	bf00      	nop
 8014666:	3708      	adds	r7, #8
 8014668:	46bd      	mov	sp, r7
 801466a:	bd80      	pop	{r7, pc}

0801466c <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>:

/** Limits a value to a given range. */
template <typename Type>
Type cn_limit (Type sourceValue, Type rangeMin, Type rangeMax)
 801466c:	b480      	push	{r7}
 801466e:	b085      	sub	sp, #20
 8014670:	af00      	add	r7, sp, #0
 8014672:	ed87 0a03 	vstr	s0, [r7, #12]
 8014676:	edc7 0a02 	vstr	s1, [r7, #8]
 801467a:	ed87 1a01 	vstr	s2, [r7, #4]
{
	if (sourceValue < rangeMin)
 801467e:	ed97 7a03 	vldr	s14, [r7, #12]
 8014682:	edd7 7a02 	vldr	s15, [r7, #8]
 8014686:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801468a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801468e:	d502      	bpl.n	8014696 <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_+0x2a>
		sourceValue = rangeMin;
 8014690:	68bb      	ldr	r3, [r7, #8]
 8014692:	60fb      	str	r3, [r7, #12]
 8014694:	e00a      	b.n	80146ac <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_+0x40>
	else if (sourceValue > rangeMax)
 8014696:	ed97 7a03 	vldr	s14, [r7, #12]
 801469a:	edd7 7a01 	vldr	s15, [r7, #4]
 801469e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80146a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146a6:	dd01      	ble.n	80146ac <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_+0x40>
		sourceValue = rangeMax;
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	60fb      	str	r3, [r7, #12]
	return sourceValue;
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	ee07 3a90 	vmov	s15, r3
}
 80146b2:	eeb0 0a67 	vmov.f32	s0, s15
 80146b6:	3714      	adds	r7, #20
 80146b8:	46bd      	mov	sp, r7
 80146ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146be:	4770      	bx	lr

080146c0 <_ZdlPvj>:
 80146c0:	f000 b822 	b.w	8014708 <_ZdlPv>

080146c4 <__cxa_guard_acquire>:
 80146c4:	6802      	ldr	r2, [r0, #0]
 80146c6:	07d2      	lsls	r2, r2, #31
 80146c8:	4603      	mov	r3, r0
 80146ca:	d405      	bmi.n	80146d8 <__cxa_guard_acquire+0x14>
 80146cc:	7842      	ldrb	r2, [r0, #1]
 80146ce:	b102      	cbz	r2, 80146d2 <__cxa_guard_acquire+0xe>
 80146d0:	deff      	udf	#255	@ 0xff
 80146d2:	2001      	movs	r0, #1
 80146d4:	7058      	strb	r0, [r3, #1]
 80146d6:	4770      	bx	lr
 80146d8:	2000      	movs	r0, #0
 80146da:	4770      	bx	lr

080146dc <__cxa_guard_release>:
 80146dc:	2301      	movs	r3, #1
 80146de:	6003      	str	r3, [r0, #0]
 80146e0:	4770      	bx	lr

080146e2 <_Znwj>:
 80146e2:	2801      	cmp	r0, #1
 80146e4:	bf38      	it	cc
 80146e6:	2001      	movcc	r0, #1
 80146e8:	b510      	push	{r4, lr}
 80146ea:	4604      	mov	r4, r0
 80146ec:	4620      	mov	r0, r4
 80146ee:	f000 ff69 	bl	80155c4 <malloc>
 80146f2:	b100      	cbz	r0, 80146f6 <_Znwj+0x14>
 80146f4:	bd10      	pop	{r4, pc}
 80146f6:	f000 f809 	bl	801470c <_ZSt15get_new_handlerv>
 80146fa:	b908      	cbnz	r0, 8014700 <_Znwj+0x1e>
 80146fc:	f000 fc8c 	bl	8015018 <abort>
 8014700:	4780      	blx	r0
 8014702:	e7f3      	b.n	80146ec <_Znwj+0xa>

08014704 <_Znaj>:
 8014704:	f7ff bfed 	b.w	80146e2 <_Znwj>

08014708 <_ZdlPv>:
 8014708:	f000 bf64 	b.w	80155d4 <free>

0801470c <_ZSt15get_new_handlerv>:
 801470c:	4b02      	ldr	r3, [pc, #8]	@ (8014718 <_ZSt15get_new_handlerv+0xc>)
 801470e:	6818      	ldr	r0, [r3, #0]
 8014710:	f3bf 8f5b 	dmb	ish
 8014714:	4770      	bx	lr
 8014716:	bf00      	nop
 8014718:	2400ab9c 	.word	0x2400ab9c

0801471c <fmodf>:
 801471c:	b508      	push	{r3, lr}
 801471e:	ed2d 8b02 	vpush	{d8}
 8014722:	eef0 8a40 	vmov.f32	s17, s0
 8014726:	eeb0 8a60 	vmov.f32	s16, s1
 801472a:	f000 fb7d 	bl	8014e28 <__ieee754_fmodf>
 801472e:	eef4 8a48 	vcmp.f32	s17, s16
 8014732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014736:	d60c      	bvs.n	8014752 <fmodf+0x36>
 8014738:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8014758 <fmodf+0x3c>
 801473c:	eeb4 8a68 	vcmp.f32	s16, s17
 8014740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014744:	d105      	bne.n	8014752 <fmodf+0x36>
 8014746:	f001 faf3 	bl	8015d30 <__errno>
 801474a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801474e:	2321      	movs	r3, #33	@ 0x21
 8014750:	6003      	str	r3, [r0, #0]
 8014752:	ecbd 8b02 	vpop	{d8}
 8014756:	bd08      	pop	{r3, pc}
 8014758:	00000000 	.word	0x00000000

0801475c <sinf_poly>:
 801475c:	07cb      	lsls	r3, r1, #31
 801475e:	d412      	bmi.n	8014786 <sinf_poly+0x2a>
 8014760:	ee21 5b00 	vmul.f64	d5, d1, d0
 8014764:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8014768:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 801476c:	eea6 7b01 	vfma.f64	d7, d6, d1
 8014770:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8014774:	ee21 1b05 	vmul.f64	d1, d1, d5
 8014778:	eea6 0b05 	vfma.f64	d0, d6, d5
 801477c:	eea7 0b01 	vfma.f64	d0, d7, d1
 8014780:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8014784:	4770      	bx	lr
 8014786:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 801478a:	ee21 5b01 	vmul.f64	d5, d1, d1
 801478e:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8014792:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8014796:	eea1 7b06 	vfma.f64	d7, d1, d6
 801479a:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 801479e:	eea1 0b06 	vfma.f64	d0, d1, d6
 80147a2:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 80147a6:	ee21 1b05 	vmul.f64	d1, d1, d5
 80147aa:	eea5 0b06 	vfma.f64	d0, d5, d6
 80147ae:	e7e5      	b.n	801477c <sinf_poly+0x20>

080147b0 <sinf>:
 80147b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80147b2:	ee10 4a10 	vmov	r4, s0
 80147b6:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80147ba:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 80147be:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 80147c2:	eef0 7a40 	vmov.f32	s15, s0
 80147c6:	d218      	bcs.n	80147fa <sinf+0x4a>
 80147c8:	ee26 1b06 	vmul.f64	d1, d6, d6
 80147cc:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 80147d0:	d20a      	bcs.n	80147e8 <sinf+0x38>
 80147d2:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80147d6:	d103      	bne.n	80147e0 <sinf+0x30>
 80147d8:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 80147dc:	ed8d 1a01 	vstr	s2, [sp, #4]
 80147e0:	eeb0 0a67 	vmov.f32	s0, s15
 80147e4:	b003      	add	sp, #12
 80147e6:	bd30      	pop	{r4, r5, pc}
 80147e8:	483b      	ldr	r0, [pc, #236]	@ (80148d8 <sinf+0x128>)
 80147ea:	eeb0 0b46 	vmov.f64	d0, d6
 80147ee:	2100      	movs	r1, #0
 80147f0:	b003      	add	sp, #12
 80147f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80147f6:	f7ff bfb1 	b.w	801475c <sinf_poly>
 80147fa:	f240 422e 	movw	r2, #1070	@ 0x42e
 80147fe:	4293      	cmp	r3, r2
 8014800:	d824      	bhi.n	801484c <sinf+0x9c>
 8014802:	4b35      	ldr	r3, [pc, #212]	@ (80148d8 <sinf+0x128>)
 8014804:	ed93 7b08 	vldr	d7, [r3, #32]
 8014808:	ee26 7b07 	vmul.f64	d7, d6, d7
 801480c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8014810:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8014814:	ee17 1a90 	vmov	r1, s15
 8014818:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801481c:	1609      	asrs	r1, r1, #24
 801481e:	ee07 1a90 	vmov	s15, r1
 8014822:	f001 0203 	and.w	r2, r1, #3
 8014826:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801482a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801482e:	ed92 0b00 	vldr	d0, [r2]
 8014832:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8014836:	f011 0f02 	tst.w	r1, #2
 801483a:	eea5 6b47 	vfms.f64	d6, d5, d7
 801483e:	bf08      	it	eq
 8014840:	4618      	moveq	r0, r3
 8014842:	ee26 1b06 	vmul.f64	d1, d6, d6
 8014846:	ee20 0b06 	vmul.f64	d0, d0, d6
 801484a:	e7d1      	b.n	80147f0 <sinf+0x40>
 801484c:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8014850:	d237      	bcs.n	80148c2 <sinf+0x112>
 8014852:	4922      	ldr	r1, [pc, #136]	@ (80148dc <sinf+0x12c>)
 8014854:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8014858:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801485c:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8014860:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8014864:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014868:	6a10      	ldr	r0, [r2, #32]
 801486a:	6912      	ldr	r2, [r2, #16]
 801486c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8014870:	40ab      	lsls	r3, r5
 8014872:	fba0 5003 	umull	r5, r0, r0, r3
 8014876:	4359      	muls	r1, r3
 8014878:	fbe3 0102 	umlal	r0, r1, r3, r2
 801487c:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8014880:	0f9d      	lsrs	r5, r3, #30
 8014882:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8014886:	1ac9      	subs	r1, r1, r3
 8014888:	f7eb ff28 	bl	80006dc <__aeabi_l2d>
 801488c:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8014890:	4b11      	ldr	r3, [pc, #68]	@ (80148d8 <sinf+0x128>)
 8014892:	f004 0203 	and.w	r2, r4, #3
 8014896:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801489a:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 80148d0 <sinf+0x120>
 801489e:	ed92 0b00 	vldr	d0, [r2]
 80148a2:	ec41 0b17 	vmov	d7, r0, r1
 80148a6:	f014 0f02 	tst.w	r4, #2
 80148aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80148ae:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80148b2:	4629      	mov	r1, r5
 80148b4:	bf08      	it	eq
 80148b6:	4618      	moveq	r0, r3
 80148b8:	ee27 1b07 	vmul.f64	d1, d7, d7
 80148bc:	ee20 0b07 	vmul.f64	d0, d0, d7
 80148c0:	e796      	b.n	80147f0 <sinf+0x40>
 80148c2:	b003      	add	sp, #12
 80148c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80148c8:	f000 b818 	b.w	80148fc <__math_invalidf>
 80148cc:	f3af 8000 	nop.w
 80148d0:	54442d18 	.word	0x54442d18
 80148d4:	3c1921fb 	.word	0x3c1921fb
 80148d8:	080181d0 	.word	0x080181d0
 80148dc:	0801816c 	.word	0x0801816c

080148e0 <with_errnof>:
 80148e0:	b510      	push	{r4, lr}
 80148e2:	ed2d 8b02 	vpush	{d8}
 80148e6:	eeb0 8a40 	vmov.f32	s16, s0
 80148ea:	4604      	mov	r4, r0
 80148ec:	f001 fa20 	bl	8015d30 <__errno>
 80148f0:	eeb0 0a48 	vmov.f32	s0, s16
 80148f4:	ecbd 8b02 	vpop	{d8}
 80148f8:	6004      	str	r4, [r0, #0]
 80148fa:	bd10      	pop	{r4, pc}

080148fc <__math_invalidf>:
 80148fc:	eef0 7a40 	vmov.f32	s15, s0
 8014900:	ee30 7a40 	vsub.f32	s14, s0, s0
 8014904:	eef4 7a67 	vcmp.f32	s15, s15
 8014908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801490c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8014910:	d602      	bvs.n	8014918 <__math_invalidf+0x1c>
 8014912:	2021      	movs	r0, #33	@ 0x21
 8014914:	f7ff bfe4 	b.w	80148e0 <with_errnof>
 8014918:	4770      	bx	lr

0801491a <checkint>:
 801491a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801491e:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 8014922:	429a      	cmp	r2, r3
 8014924:	b570      	push	{r4, r5, r6, lr}
 8014926:	dd2a      	ble.n	801497e <checkint+0x64>
 8014928:	f240 4333 	movw	r3, #1075	@ 0x433
 801492c:	429a      	cmp	r2, r3
 801492e:	dc24      	bgt.n	801497a <checkint+0x60>
 8014930:	1a9b      	subs	r3, r3, r2
 8014932:	f1a3 0620 	sub.w	r6, r3, #32
 8014936:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801493a:	fa02 f403 	lsl.w	r4, r2, r3
 801493e:	fa02 f606 	lsl.w	r6, r2, r6
 8014942:	f1c3 0520 	rsb	r5, r3, #32
 8014946:	fa22 f505 	lsr.w	r5, r2, r5
 801494a:	4334      	orrs	r4, r6
 801494c:	432c      	orrs	r4, r5
 801494e:	409a      	lsls	r2, r3
 8014950:	ea20 0202 	bic.w	r2, r0, r2
 8014954:	ea21 0404 	bic.w	r4, r1, r4
 8014958:	4322      	orrs	r2, r4
 801495a:	f1a3 0420 	sub.w	r4, r3, #32
 801495e:	f1c3 0220 	rsb	r2, r3, #32
 8014962:	d10c      	bne.n	801497e <checkint+0x64>
 8014964:	40d8      	lsrs	r0, r3
 8014966:	fa01 f302 	lsl.w	r3, r1, r2
 801496a:	4318      	orrs	r0, r3
 801496c:	40e1      	lsrs	r1, r4
 801496e:	4308      	orrs	r0, r1
 8014970:	f000 0001 	and.w	r0, r0, #1
 8014974:	f1d0 0002 	rsbs	r0, r0, #2
 8014978:	bd70      	pop	{r4, r5, r6, pc}
 801497a:	2002      	movs	r0, #2
 801497c:	e7fc      	b.n	8014978 <checkint+0x5e>
 801497e:	2000      	movs	r0, #0
 8014980:	e7fa      	b.n	8014978 <checkint+0x5e>
 8014982:	0000      	movs	r0, r0
 8014984:	0000      	movs	r0, r0
	...

08014988 <pow>:
 8014988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801498c:	ee10 4a90 	vmov	r4, s1
 8014990:	ed2d 8b0a 	vpush	{d8-d12}
 8014994:	ea4f 5814 	mov.w	r8, r4, lsr #20
 8014998:	ee11 aa90 	vmov	sl, s3
 801499c:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 80149a0:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 80149a4:	429a      	cmp	r2, r3
 80149a6:	ee10 5a10 	vmov	r5, s0
 80149aa:	ee11 0a10 	vmov	r0, s2
 80149ae:	b087      	sub	sp, #28
 80149b0:	46c4      	mov	ip, r8
 80149b2:	ea4f 561a 	mov.w	r6, sl, lsr #20
 80149b6:	d806      	bhi.n	80149c6 <pow+0x3e>
 80149b8:	f3c6 030a 	ubfx	r3, r6, #0, #11
 80149bc:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 80149c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80149c2:	f240 8157 	bls.w	8014c74 <pow+0x2ec>
 80149c6:	1802      	adds	r2, r0, r0
 80149c8:	eb4a 010a 	adc.w	r1, sl, sl
 80149cc:	f06f 0b01 	mvn.w	fp, #1
 80149d0:	1e57      	subs	r7, r2, #1
 80149d2:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 80149d6:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 80149da:	45bb      	cmp	fp, r7
 80149dc:	eb7e 0303 	sbcs.w	r3, lr, r3
 80149e0:	d242      	bcs.n	8014a68 <pow+0xe0>
 80149e2:	ea52 0301 	orrs.w	r3, r2, r1
 80149e6:	f04f 0300 	mov.w	r3, #0
 80149ea:	d10c      	bne.n	8014a06 <pow+0x7e>
 80149ec:	196d      	adds	r5, r5, r5
 80149ee:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 80149f2:	4164      	adcs	r4, r4
 80149f4:	42ab      	cmp	r3, r5
 80149f6:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80149fa:	41a3      	sbcs	r3, r4
 80149fc:	f0c0 808f 	bcc.w	8014b1e <pow+0x196>
 8014a00:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8014a04:	e02b      	b.n	8014a5e <pow+0xd6>
 8014a06:	4ed4      	ldr	r6, [pc, #848]	@ (8014d58 <pow+0x3d0>)
 8014a08:	42b4      	cmp	r4, r6
 8014a0a:	bf08      	it	eq
 8014a0c:	429d      	cmpeq	r5, r3
 8014a0e:	d109      	bne.n	8014a24 <pow+0x9c>
 8014a10:	1800      	adds	r0, r0, r0
 8014a12:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 8014a16:	eb4a 0a0a 	adc.w	sl, sl, sl
 8014a1a:	4283      	cmp	r3, r0
 8014a1c:	4bcf      	ldr	r3, [pc, #828]	@ (8014d5c <pow+0x3d4>)
 8014a1e:	eb73 030a 	sbcs.w	r3, r3, sl
 8014a22:	e7eb      	b.n	80149fc <pow+0x74>
 8014a24:	196d      	adds	r5, r5, r5
 8014a26:	48ce      	ldr	r0, [pc, #824]	@ (8014d60 <pow+0x3d8>)
 8014a28:	4164      	adcs	r4, r4
 8014a2a:	42ab      	cmp	r3, r5
 8014a2c:	eb70 0604 	sbcs.w	r6, r0, r4
 8014a30:	d375      	bcc.n	8014b1e <pow+0x196>
 8014a32:	4281      	cmp	r1, r0
 8014a34:	bf08      	it	eq
 8014a36:	429a      	cmpeq	r2, r3
 8014a38:	d171      	bne.n	8014b1e <pow+0x196>
 8014a3a:	4aca      	ldr	r2, [pc, #808]	@ (8014d64 <pow+0x3dc>)
 8014a3c:	4294      	cmp	r4, r2
 8014a3e:	bf08      	it	eq
 8014a40:	429d      	cmpeq	r5, r3
 8014a42:	d0dd      	beq.n	8014a00 <pow+0x78>
 8014a44:	4294      	cmp	r4, r2
 8014a46:	ea6f 0a0a 	mvn.w	sl, sl
 8014a4a:	bf34      	ite	cc
 8014a4c:	2400      	movcc	r4, #0
 8014a4e:	2401      	movcs	r4, #1
 8014a50:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 8014a54:	4554      	cmp	r4, sl
 8014a56:	f040 81dc 	bne.w	8014e12 <pow+0x48a>
 8014a5a:	ee21 0b01 	vmul.f64	d0, d1, d1
 8014a5e:	b007      	add	sp, #28
 8014a60:	ecbd 8b0a 	vpop	{d8-d12}
 8014a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a68:	196f      	adds	r7, r5, r5
 8014a6a:	eb44 0904 	adc.w	r9, r4, r4
 8014a6e:	1e7a      	subs	r2, r7, #1
 8014a70:	f169 0300 	sbc.w	r3, r9, #0
 8014a74:	4593      	cmp	fp, r2
 8014a76:	eb7e 0303 	sbcs.w	r3, lr, r3
 8014a7a:	d225      	bcs.n	8014ac8 <pow+0x140>
 8014a7c:	ee20 0b00 	vmul.f64	d0, d0, d0
 8014a80:	2c00      	cmp	r4, #0
 8014a82:	da13      	bge.n	8014aac <pow+0x124>
 8014a84:	4651      	mov	r1, sl
 8014a86:	f7ff ff48 	bl	801491a <checkint>
 8014a8a:	2801      	cmp	r0, #1
 8014a8c:	d10e      	bne.n	8014aac <pow+0x124>
 8014a8e:	eeb1 0b40 	vneg.f64	d0, d0
 8014a92:	ea57 0909 	orrs.w	r9, r7, r9
 8014a96:	d10b      	bne.n	8014ab0 <pow+0x128>
 8014a98:	f1ba 0f00 	cmp.w	sl, #0
 8014a9c:	dadf      	bge.n	8014a5e <pow+0xd6>
 8014a9e:	b007      	add	sp, #28
 8014aa0:	ecbd 8b0a 	vpop	{d8-d12}
 8014aa4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aa8:	f000 ba72 	b.w	8014f90 <__math_divzero>
 8014aac:	2000      	movs	r0, #0
 8014aae:	e7f0      	b.n	8014a92 <pow+0x10a>
 8014ab0:	f1ba 0f00 	cmp.w	sl, #0
 8014ab4:	dad3      	bge.n	8014a5e <pow+0xd6>
 8014ab6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8014aba:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8014abe:	ed8d 7b00 	vstr	d7, [sp]
 8014ac2:	ed9d 0b00 	vldr	d0, [sp]
 8014ac6:	e7ca      	b.n	8014a5e <pow+0xd6>
 8014ac8:	2c00      	cmp	r4, #0
 8014aca:	da2b      	bge.n	8014b24 <pow+0x19c>
 8014acc:	4651      	mov	r1, sl
 8014ace:	f7ff ff24 	bl	801491a <checkint>
 8014ad2:	b930      	cbnz	r0, 8014ae2 <pow+0x15a>
 8014ad4:	b007      	add	sp, #28
 8014ad6:	ecbd 8b0a 	vpop	{d8-d12}
 8014ada:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ade:	f000 ba6f 	b.w	8014fc0 <__math_invalid>
 8014ae2:	1e41      	subs	r1, r0, #1
 8014ae4:	4248      	negs	r0, r1
 8014ae6:	4148      	adcs	r0, r1
 8014ae8:	0480      	lsls	r0, r0, #18
 8014aea:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8014aee:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 8014af2:	f3c6 020a 	ubfx	r2, r6, #0, #11
 8014af6:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 8014afa:	2b7f      	cmp	r3, #127	@ 0x7f
 8014afc:	d92d      	bls.n	8014b5a <pow+0x1d2>
 8014afe:	4b96      	ldr	r3, [pc, #600]	@ (8014d58 <pow+0x3d0>)
 8014b00:	2000      	movs	r0, #0
 8014b02:	429c      	cmp	r4, r3
 8014b04:	bf08      	it	eq
 8014b06:	4285      	cmpeq	r5, r0
 8014b08:	f43f af7a 	beq.w	8014a00 <pow+0x78>
 8014b0c:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8014b10:	428a      	cmp	r2, r1
 8014b12:	d80c      	bhi.n	8014b2e <pow+0x1a6>
 8014b14:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8014b18:	42a8      	cmp	r0, r5
 8014b1a:	41a3      	sbcs	r3, r4
 8014b1c:	d204      	bcs.n	8014b28 <pow+0x1a0>
 8014b1e:	ee31 0b00 	vadd.f64	d0, d1, d0
 8014b22:	e79c      	b.n	8014a5e <pow+0xd6>
 8014b24:	2000      	movs	r0, #0
 8014b26:	e7e4      	b.n	8014af2 <pow+0x16a>
 8014b28:	ee30 0b41 	vsub.f64	d0, d0, d1
 8014b2c:	e797      	b.n	8014a5e <pow+0xd6>
 8014b2e:	2d01      	cmp	r5, #1
 8014b30:	eb74 0303 	sbcs.w	r3, r4, r3
 8014b34:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8014b38:	bf34      	ite	cc
 8014b3a:	2301      	movcc	r3, #1
 8014b3c:	2300      	movcs	r3, #0
 8014b3e:	4296      	cmp	r6, r2
 8014b40:	bf8c      	ite	hi
 8014b42:	2600      	movhi	r6, #0
 8014b44:	2601      	movls	r6, #1
 8014b46:	42b3      	cmp	r3, r6
 8014b48:	f000 809c 	beq.w	8014c84 <pow+0x2fc>
 8014b4c:	b007      	add	sp, #28
 8014b4e:	ecbd 8b0a 	vpop	{d8-d12}
 8014b52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b56:	f000 ba13 	b.w	8014f80 <__math_oflow>
 8014b5a:	f1bc 0f00 	cmp.w	ip, #0
 8014b5e:	d10a      	bne.n	8014b76 <pow+0x1ee>
 8014b60:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 8014d48 <pow+0x3c0>
 8014b64:	ee20 7b07 	vmul.f64	d7, d0, d7
 8014b68:	ec53 2b17 	vmov	r2, r3, d7
 8014b6c:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8014b70:	4615      	mov	r5, r2
 8014b72:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 8014b76:	4a7c      	ldr	r2, [pc, #496]	@ (8014d68 <pow+0x3e0>)
 8014b78:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8014b7c:	4422      	add	r2, r4
 8014b7e:	1513      	asrs	r3, r2, #20
 8014b80:	ee03 3a10 	vmov	s6, r3
 8014b84:	4b79      	ldr	r3, [pc, #484]	@ (8014d6c <pow+0x3e4>)
 8014b86:	f3c2 3146 	ubfx	r1, r2, #13, #7
 8014b8a:	f36f 0213 	bfc	r2, #0, #20
 8014b8e:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 8014b92:	1aa7      	subs	r7, r4, r2
 8014b94:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 8014b98:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 8014b9c:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 8014ba0:	1e2e      	subs	r6, r5, #0
 8014ba2:	ec47 6b14 	vmov	d4, r6, r7
 8014ba6:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 8014baa:	eea4 6b05 	vfma.f64	d6, d4, d5
 8014bae:	ed93 5b00 	vldr	d5, [r3]
 8014bb2:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 8014bb6:	eea3 2b05 	vfma.f64	d2, d3, d5
 8014bba:	ed93 5b02 	vldr	d5, [r3, #8]
 8014bbe:	ee36 4b02 	vadd.f64	d4, d6, d2
 8014bc2:	ee32 2b44 	vsub.f64	d2, d2, d4
 8014bc6:	eea3 7b05 	vfma.f64	d7, d3, d5
 8014bca:	ed93 5b04 	vldr	d5, [r3, #16]
 8014bce:	ee32 2b06 	vadd.f64	d2, d2, d6
 8014bd2:	ee37 7b02 	vadd.f64	d7, d7, d2
 8014bd6:	ee26 5b05 	vmul.f64	d5, d6, d5
 8014bda:	ee26 0b05 	vmul.f64	d0, d6, d5
 8014bde:	ee34 8b00 	vadd.f64	d8, d4, d0
 8014be2:	eeb0 9b40 	vmov.f64	d9, d0
 8014be6:	ee34 4b48 	vsub.f64	d4, d4, d8
 8014bea:	ee96 9b05 	vfnms.f64	d9, d6, d5
 8014bee:	ee34 ab00 	vadd.f64	d10, d4, d0
 8014bf2:	ed93 5b06 	vldr	d5, [r3, #24]
 8014bf6:	ee26 bb00 	vmul.f64	d11, d6, d0
 8014bfa:	ee37 7b09 	vadd.f64	d7, d7, d9
 8014bfe:	ed93 4b08 	vldr	d4, [r3, #32]
 8014c02:	ee37 7b0a 	vadd.f64	d7, d7, d10
 8014c06:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 8014c0a:	eea6 5b04 	vfma.f64	d5, d6, d4
 8014c0e:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 8014c12:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 8014c16:	eea6 4b03 	vfma.f64	d4, d6, d3
 8014c1a:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 8014c1e:	eea6 3b0c 	vfma.f64	d3, d6, d12
 8014c22:	eea0 4b03 	vfma.f64	d4, d0, d3
 8014c26:	eea0 5b04 	vfma.f64	d5, d0, d4
 8014c2a:	eeab 7b05 	vfma.f64	d7, d11, d5
 8014c2e:	ee38 4b07 	vadd.f64	d4, d8, d7
 8014c32:	ee21 6b04 	vmul.f64	d6, d1, d4
 8014c36:	ee16 3a90 	vmov	r3, s13
 8014c3a:	eeb0 5b46 	vmov.f64	d5, d6
 8014c3e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8014c42:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 8014c46:	18b2      	adds	r2, r6, r2
 8014c48:	2a3e      	cmp	r2, #62	@ 0x3e
 8014c4a:	ee91 5b04 	vfnms.f64	d5, d1, d4
 8014c4e:	ee38 8b44 	vsub.f64	d8, d8, d4
 8014c52:	ee38 8b07 	vadd.f64	d8, d8, d7
 8014c56:	eea1 5b08 	vfma.f64	d5, d1, d8
 8014c5a:	d91b      	bls.n	8014c94 <pow+0x30c>
 8014c5c:	2a00      	cmp	r2, #0
 8014c5e:	da0b      	bge.n	8014c78 <pow+0x2f0>
 8014c60:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8014c64:	ee36 0b00 	vadd.f64	d0, d6, d0
 8014c68:	2800      	cmp	r0, #0
 8014c6a:	f43f aef8 	beq.w	8014a5e <pow+0xd6>
 8014c6e:	eeb1 0b40 	vneg.f64	d0, d0
 8014c72:	e6f4      	b.n	8014a5e <pow+0xd6>
 8014c74:	2000      	movs	r0, #0
 8014c76:	e77e      	b.n	8014b76 <pow+0x1ee>
 8014c78:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 8014c7c:	d909      	bls.n	8014c92 <pow+0x30a>
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	f6bf af64 	bge.w	8014b4c <pow+0x1c4>
 8014c84:	b007      	add	sp, #28
 8014c86:	ecbd 8b0a 	vpop	{d8-d12}
 8014c8a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c8e:	f000 b96f 	b.w	8014f70 <__math_uflow>
 8014c92:	2600      	movs	r6, #0
 8014c94:	4936      	ldr	r1, [pc, #216]	@ (8014d70 <pow+0x3e8>)
 8014c96:	ed91 4b02 	vldr	d4, [r1, #8]
 8014c9a:	ed91 3b00 	vldr	d3, [r1]
 8014c9e:	eeb0 7b44 	vmov.f64	d7, d4
 8014ca2:	eea6 7b03 	vfma.f64	d7, d6, d3
 8014ca6:	ee17 5a10 	vmov	r5, s14
 8014caa:	ee37 7b44 	vsub.f64	d7, d7, d4
 8014cae:	ed91 4b04 	vldr	d4, [r1, #16]
 8014cb2:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 8014cb6:	eea7 6b04 	vfma.f64	d6, d7, d4
 8014cba:	ed91 4b06 	vldr	d4, [r1, #24]
 8014cbe:	18dc      	adds	r4, r3, r3
 8014cc0:	f104 030f 	add.w	r3, r4, #15
 8014cc4:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8014cc8:	eea7 6b04 	vfma.f64	d6, d7, d4
 8014ccc:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8014cd0:	ee35 5b06 	vadd.f64	d5, d5, d6
 8014cd4:	ee25 6b05 	vmul.f64	d6, d5, d5
 8014cd8:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 8014cdc:	ed91 4b08 	vldr	d4, [r1, #32]
 8014ce0:	ee35 7b07 	vadd.f64	d7, d5, d7
 8014ce4:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8014ce8:	eea5 4b03 	vfma.f64	d4, d5, d3
 8014cec:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8014cf0:	eea6 7b04 	vfma.f64	d7, d6, d4
 8014cf4:	ee26 6b06 	vmul.f64	d6, d6, d6
 8014cf8:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 8014cfc:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8014d00:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8014d04:	eea5 4b03 	vfma.f64	d4, d5, d3
 8014d08:	1940      	adds	r0, r0, r5
 8014d0a:	2700      	movs	r7, #0
 8014d0c:	eb17 020c 	adds.w	r2, r7, ip
 8014d10:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 8014d14:	eea6 7b04 	vfma.f64	d7, d6, d4
 8014d18:	2e00      	cmp	r6, #0
 8014d1a:	d175      	bne.n	8014e08 <pow+0x480>
 8014d1c:	42bd      	cmp	r5, r7
 8014d1e:	db29      	blt.n	8014d74 <pow+0x3ec>
 8014d20:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 8014d24:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 8014d28:	4610      	mov	r0, r2
 8014d2a:	ec41 0b10 	vmov	d0, r0, r1
 8014d2e:	eea7 0b00 	vfma.f64	d0, d7, d0
 8014d32:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8014d50 <pow+0x3c8>
 8014d36:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014d3a:	b007      	add	sp, #28
 8014d3c:	ecbd 8b0a 	vpop	{d8-d12}
 8014d40:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d44:	f000 b954 	b.w	8014ff0 <__math_check_oflow>
 8014d48:	00000000 	.word	0x00000000
 8014d4c:	43300000 	.word	0x43300000
 8014d50:	00000000 	.word	0x00000000
 8014d54:	7f000000 	.word	0x7f000000
 8014d58:	3ff00000 	.word	0x3ff00000
 8014d5c:	fff00000 	.word	0xfff00000
 8014d60:	ffe00000 	.word	0xffe00000
 8014d64:	7fe00000 	.word	0x7fe00000
 8014d68:	c0196aab 	.word	0xc0196aab
 8014d6c:	080182b0 	.word	0x080182b0
 8014d70:	08019300 	.word	0x08019300
 8014d74:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8014d78:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8014d7c:	4610      	mov	r0, r2
 8014d7e:	ec41 0b15 	vmov	d5, r0, r1
 8014d82:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 8014d86:	ee27 6b05 	vmul.f64	d6, d7, d5
 8014d8a:	ee35 7b06 	vadd.f64	d7, d5, d6
 8014d8e:	eeb0 4bc7 	vabs.f64	d4, d7
 8014d92:	eeb4 4bc3 	vcmpe.f64	d4, d3
 8014d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d9a:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 8014e18 <pow+0x490>
 8014d9e:	d52a      	bpl.n	8014df6 <pow+0x46e>
 8014da0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8014da4:	ee35 5b47 	vsub.f64	d5, d5, d7
 8014da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dac:	ee35 5b06 	vadd.f64	d5, d5, d6
 8014db0:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 8014db4:	bf58      	it	pl
 8014db6:	eeb0 4b43 	vmovpl.f64	d4, d3
 8014dba:	ee37 3b04 	vadd.f64	d3, d7, d4
 8014dbe:	ee34 6b43 	vsub.f64	d6, d4, d3
 8014dc2:	ee36 6b07 	vadd.f64	d6, d6, d7
 8014dc6:	ee36 6b05 	vadd.f64	d6, d6, d5
 8014dca:	ee36 6b03 	vadd.f64	d6, d6, d3
 8014dce:	ee36 7b44 	vsub.f64	d7, d6, d4
 8014dd2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dda:	d104      	bne.n	8014de6 <pow+0x45e>
 8014ddc:	4632      	mov	r2, r6
 8014dde:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8014de2:	ec43 2b17 	vmov	d7, r2, r3
 8014de6:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014dea:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014dee:	ee26 6b00 	vmul.f64	d6, d6, d0
 8014df2:	ed8d 6b04 	vstr	d6, [sp, #16]
 8014df6:	ee27 0b00 	vmul.f64	d0, d7, d0
 8014dfa:	b007      	add	sp, #28
 8014dfc:	ecbd 8b0a 	vpop	{d8-d12}
 8014e00:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e04:	f000 b8eb 	b.w	8014fde <__math_check_uflow>
 8014e08:	ec43 2b10 	vmov	d0, r2, r3
 8014e0c:	eea7 0b00 	vfma.f64	d0, d7, d0
 8014e10:	e625      	b.n	8014a5e <pow+0xd6>
 8014e12:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 8014e20 <pow+0x498>
 8014e16:	e622      	b.n	8014a5e <pow+0xd6>
 8014e18:	00000000 	.word	0x00000000
 8014e1c:	00100000 	.word	0x00100000
	...

08014e28 <__ieee754_fmodf>:
 8014e28:	b570      	push	{r4, r5, r6, lr}
 8014e2a:	ee10 6a90 	vmov	r6, s1
 8014e2e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8014e32:	1e5a      	subs	r2, r3, #1
 8014e34:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8014e38:	d206      	bcs.n	8014e48 <__ieee754_fmodf+0x20>
 8014e3a:	ee10 4a10 	vmov	r4, s0
 8014e3e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8014e42:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014e46:	d304      	bcc.n	8014e52 <__ieee754_fmodf+0x2a>
 8014e48:	ee60 0a20 	vmul.f32	s1, s0, s1
 8014e4c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8014e50:	bd70      	pop	{r4, r5, r6, pc}
 8014e52:	4299      	cmp	r1, r3
 8014e54:	dbfc      	blt.n	8014e50 <__ieee754_fmodf+0x28>
 8014e56:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8014e5a:	d105      	bne.n	8014e68 <__ieee754_fmodf+0x40>
 8014e5c:	4b32      	ldr	r3, [pc, #200]	@ (8014f28 <__ieee754_fmodf+0x100>)
 8014e5e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8014e62:	ed93 0a00 	vldr	s0, [r3]
 8014e66:	e7f3      	b.n	8014e50 <__ieee754_fmodf+0x28>
 8014e68:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8014e6c:	d146      	bne.n	8014efc <__ieee754_fmodf+0xd4>
 8014e6e:	020a      	lsls	r2, r1, #8
 8014e70:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8014e74:	2a00      	cmp	r2, #0
 8014e76:	dc3e      	bgt.n	8014ef6 <__ieee754_fmodf+0xce>
 8014e78:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8014e7c:	bf01      	itttt	eq
 8014e7e:	021a      	lsleq	r2, r3, #8
 8014e80:	fab2 f282 	clzeq	r2, r2
 8014e84:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8014e88:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8014e8c:	bf16      	itet	ne
 8014e8e:	15da      	asrne	r2, r3, #23
 8014e90:	3282      	addeq	r2, #130	@ 0x82
 8014e92:	3a7f      	subne	r2, #127	@ 0x7f
 8014e94:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8014e98:	bfbb      	ittet	lt
 8014e9a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8014e9e:	1a24      	sublt	r4, r4, r0
 8014ea0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8014ea4:	40a1      	lsllt	r1, r4
 8014ea6:	bfa8      	it	ge
 8014ea8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8014eac:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8014eb0:	bfb5      	itete	lt
 8014eb2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8014eb6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8014eba:	1aa4      	sublt	r4, r4, r2
 8014ebc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8014ec0:	bfb8      	it	lt
 8014ec2:	fa03 f404 	lsllt.w	r4, r3, r4
 8014ec6:	1a80      	subs	r0, r0, r2
 8014ec8:	1b0b      	subs	r3, r1, r4
 8014eca:	b9d0      	cbnz	r0, 8014f02 <__ieee754_fmodf+0xda>
 8014ecc:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8014ed0:	bf28      	it	cs
 8014ed2:	460b      	movcs	r3, r1
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d0c1      	beq.n	8014e5c <__ieee754_fmodf+0x34>
 8014ed8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014edc:	db19      	blt.n	8014f12 <__ieee754_fmodf+0xea>
 8014ede:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8014ee2:	db19      	blt.n	8014f18 <__ieee754_fmodf+0xf0>
 8014ee4:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8014ee8:	327f      	adds	r2, #127	@ 0x7f
 8014eea:	432b      	orrs	r3, r5
 8014eec:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8014ef0:	ee00 3a10 	vmov	s0, r3
 8014ef4:	e7ac      	b.n	8014e50 <__ieee754_fmodf+0x28>
 8014ef6:	3801      	subs	r0, #1
 8014ef8:	0052      	lsls	r2, r2, #1
 8014efa:	e7bb      	b.n	8014e74 <__ieee754_fmodf+0x4c>
 8014efc:	15c8      	asrs	r0, r1, #23
 8014efe:	387f      	subs	r0, #127	@ 0x7f
 8014f00:	e7ba      	b.n	8014e78 <__ieee754_fmodf+0x50>
 8014f02:	2b00      	cmp	r3, #0
 8014f04:	da02      	bge.n	8014f0c <__ieee754_fmodf+0xe4>
 8014f06:	0049      	lsls	r1, r1, #1
 8014f08:	3801      	subs	r0, #1
 8014f0a:	e7dd      	b.n	8014ec8 <__ieee754_fmodf+0xa0>
 8014f0c:	d0a6      	beq.n	8014e5c <__ieee754_fmodf+0x34>
 8014f0e:	0059      	lsls	r1, r3, #1
 8014f10:	e7fa      	b.n	8014f08 <__ieee754_fmodf+0xe0>
 8014f12:	005b      	lsls	r3, r3, #1
 8014f14:	3a01      	subs	r2, #1
 8014f16:	e7df      	b.n	8014ed8 <__ieee754_fmodf+0xb0>
 8014f18:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8014f1c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8014f20:	3282      	adds	r2, #130	@ 0x82
 8014f22:	4113      	asrs	r3, r2
 8014f24:	432b      	orrs	r3, r5
 8014f26:	e7e3      	b.n	8014ef0 <__ieee754_fmodf+0xc8>
 8014f28:	080192f8 	.word	0x080192f8

08014f2c <with_errno>:
 8014f2c:	b510      	push	{r4, lr}
 8014f2e:	ed2d 8b02 	vpush	{d8}
 8014f32:	eeb0 8b40 	vmov.f64	d8, d0
 8014f36:	4604      	mov	r4, r0
 8014f38:	f000 fefa 	bl	8015d30 <__errno>
 8014f3c:	eeb0 0b48 	vmov.f64	d0, d8
 8014f40:	ecbd 8b02 	vpop	{d8}
 8014f44:	6004      	str	r4, [r0, #0]
 8014f46:	bd10      	pop	{r4, pc}

08014f48 <xflow>:
 8014f48:	b082      	sub	sp, #8
 8014f4a:	b158      	cbz	r0, 8014f64 <xflow+0x1c>
 8014f4c:	eeb1 7b40 	vneg.f64	d7, d0
 8014f50:	ed8d 7b00 	vstr	d7, [sp]
 8014f54:	ed9d 7b00 	vldr	d7, [sp]
 8014f58:	2022      	movs	r0, #34	@ 0x22
 8014f5a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014f5e:	b002      	add	sp, #8
 8014f60:	f7ff bfe4 	b.w	8014f2c <with_errno>
 8014f64:	eeb0 7b40 	vmov.f64	d7, d0
 8014f68:	e7f2      	b.n	8014f50 <xflow+0x8>
 8014f6a:	0000      	movs	r0, r0
 8014f6c:	0000      	movs	r0, r0
	...

08014f70 <__math_uflow>:
 8014f70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014f78 <__math_uflow+0x8>
 8014f74:	f7ff bfe8 	b.w	8014f48 <xflow>
 8014f78:	00000000 	.word	0x00000000
 8014f7c:	10000000 	.word	0x10000000

08014f80 <__math_oflow>:
 8014f80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014f88 <__math_oflow+0x8>
 8014f84:	f7ff bfe0 	b.w	8014f48 <xflow>
 8014f88:	00000000 	.word	0x00000000
 8014f8c:	70000000 	.word	0x70000000

08014f90 <__math_divzero>:
 8014f90:	b082      	sub	sp, #8
 8014f92:	2800      	cmp	r0, #0
 8014f94:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8014f98:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8014f9c:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8014fa0:	ed8d 7b00 	vstr	d7, [sp]
 8014fa4:	ed9d 0b00 	vldr	d0, [sp]
 8014fa8:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8014fb8 <__math_divzero+0x28>
 8014fac:	2022      	movs	r0, #34	@ 0x22
 8014fae:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8014fb2:	b002      	add	sp, #8
 8014fb4:	f7ff bfba 	b.w	8014f2c <with_errno>
	...

08014fc0 <__math_invalid>:
 8014fc0:	eeb0 7b40 	vmov.f64	d7, d0
 8014fc4:	eeb4 7b47 	vcmp.f64	d7, d7
 8014fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fcc:	ee30 6b40 	vsub.f64	d6, d0, d0
 8014fd0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8014fd4:	d602      	bvs.n	8014fdc <__math_invalid+0x1c>
 8014fd6:	2021      	movs	r0, #33	@ 0x21
 8014fd8:	f7ff bfa8 	b.w	8014f2c <with_errno>
 8014fdc:	4770      	bx	lr

08014fde <__math_check_uflow>:
 8014fde:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8014fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fe6:	d102      	bne.n	8014fee <__math_check_uflow+0x10>
 8014fe8:	2022      	movs	r0, #34	@ 0x22
 8014fea:	f7ff bf9f 	b.w	8014f2c <with_errno>
 8014fee:	4770      	bx	lr

08014ff0 <__math_check_oflow>:
 8014ff0:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8015010 <__math_check_oflow+0x20>
 8014ff4:	eeb0 7bc0 	vabs.f64	d7, d0
 8014ff8:	eeb4 7b46 	vcmp.f64	d7, d6
 8014ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015000:	dd02      	ble.n	8015008 <__math_check_oflow+0x18>
 8015002:	2022      	movs	r0, #34	@ 0x22
 8015004:	f7ff bf92 	b.w	8014f2c <with_errno>
 8015008:	4770      	bx	lr
 801500a:	bf00      	nop
 801500c:	f3af 8000 	nop.w
 8015010:	ffffffff 	.word	0xffffffff
 8015014:	7fefffff 	.word	0x7fefffff

08015018 <abort>:
 8015018:	b508      	push	{r3, lr}
 801501a:	2006      	movs	r0, #6
 801501c:	f000 fe5c 	bl	8015cd8 <raise>
 8015020:	2001      	movs	r0, #1
 8015022:	f7ef fd37 	bl	8004a94 <_exit>
	...

08015028 <__assert_func>:
 8015028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801502a:	4614      	mov	r4, r2
 801502c:	461a      	mov	r2, r3
 801502e:	4b09      	ldr	r3, [pc, #36]	@ (8015054 <__assert_func+0x2c>)
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	4605      	mov	r5, r0
 8015034:	68d8      	ldr	r0, [r3, #12]
 8015036:	b14c      	cbz	r4, 801504c <__assert_func+0x24>
 8015038:	4b07      	ldr	r3, [pc, #28]	@ (8015058 <__assert_func+0x30>)
 801503a:	9100      	str	r1, [sp, #0]
 801503c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015040:	4906      	ldr	r1, [pc, #24]	@ (801505c <__assert_func+0x34>)
 8015042:	462b      	mov	r3, r5
 8015044:	f000 fdce 	bl	8015be4 <fiprintf>
 8015048:	f7ff ffe6 	bl	8015018 <abort>
 801504c:	4b04      	ldr	r3, [pc, #16]	@ (8015060 <__assert_func+0x38>)
 801504e:	461c      	mov	r4, r3
 8015050:	e7f3      	b.n	801503a <__assert_func+0x12>
 8015052:	bf00      	nop
 8015054:	24000030 	.word	0x24000030
 8015058:	08019b70 	.word	0x08019b70
 801505c:	08019b7d 	.word	0x08019b7d
 8015060:	08019bab 	.word	0x08019bab

08015064 <atexit>:
 8015064:	2300      	movs	r3, #0
 8015066:	4601      	mov	r1, r0
 8015068:	461a      	mov	r2, r3
 801506a:	4618      	mov	r0, r3
 801506c:	f000 befe 	b.w	8015e6c <__register_exitproc>

08015070 <__cvt>:
 8015070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015072:	ed2d 8b02 	vpush	{d8}
 8015076:	eeb0 8b40 	vmov.f64	d8, d0
 801507a:	b085      	sub	sp, #20
 801507c:	4617      	mov	r7, r2
 801507e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8015080:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015082:	ee18 2a90 	vmov	r2, s17
 8015086:	f025 0520 	bic.w	r5, r5, #32
 801508a:	2a00      	cmp	r2, #0
 801508c:	bfb6      	itet	lt
 801508e:	222d      	movlt	r2, #45	@ 0x2d
 8015090:	2200      	movge	r2, #0
 8015092:	eeb1 8b40 	vneglt.f64	d8, d0
 8015096:	2d46      	cmp	r5, #70	@ 0x46
 8015098:	460c      	mov	r4, r1
 801509a:	701a      	strb	r2, [r3, #0]
 801509c:	d004      	beq.n	80150a8 <__cvt+0x38>
 801509e:	2d45      	cmp	r5, #69	@ 0x45
 80150a0:	d100      	bne.n	80150a4 <__cvt+0x34>
 80150a2:	3401      	adds	r4, #1
 80150a4:	2102      	movs	r1, #2
 80150a6:	e000      	b.n	80150aa <__cvt+0x3a>
 80150a8:	2103      	movs	r1, #3
 80150aa:	ab03      	add	r3, sp, #12
 80150ac:	9301      	str	r3, [sp, #4]
 80150ae:	ab02      	add	r3, sp, #8
 80150b0:	9300      	str	r3, [sp, #0]
 80150b2:	4622      	mov	r2, r4
 80150b4:	4633      	mov	r3, r6
 80150b6:	eeb0 0b48 	vmov.f64	d0, d8
 80150ba:	f000 ffbd 	bl	8016038 <_dtoa_r>
 80150be:	2d47      	cmp	r5, #71	@ 0x47
 80150c0:	d114      	bne.n	80150ec <__cvt+0x7c>
 80150c2:	07fb      	lsls	r3, r7, #31
 80150c4:	d50a      	bpl.n	80150dc <__cvt+0x6c>
 80150c6:	1902      	adds	r2, r0, r4
 80150c8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80150cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150d0:	bf08      	it	eq
 80150d2:	9203      	streq	r2, [sp, #12]
 80150d4:	2130      	movs	r1, #48	@ 0x30
 80150d6:	9b03      	ldr	r3, [sp, #12]
 80150d8:	4293      	cmp	r3, r2
 80150da:	d319      	bcc.n	8015110 <__cvt+0xa0>
 80150dc:	9b03      	ldr	r3, [sp, #12]
 80150de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80150e0:	1a1b      	subs	r3, r3, r0
 80150e2:	6013      	str	r3, [r2, #0]
 80150e4:	b005      	add	sp, #20
 80150e6:	ecbd 8b02 	vpop	{d8}
 80150ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80150ec:	2d46      	cmp	r5, #70	@ 0x46
 80150ee:	eb00 0204 	add.w	r2, r0, r4
 80150f2:	d1e9      	bne.n	80150c8 <__cvt+0x58>
 80150f4:	7803      	ldrb	r3, [r0, #0]
 80150f6:	2b30      	cmp	r3, #48	@ 0x30
 80150f8:	d107      	bne.n	801510a <__cvt+0x9a>
 80150fa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80150fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015102:	bf1c      	itt	ne
 8015104:	f1c4 0401 	rsbne	r4, r4, #1
 8015108:	6034      	strne	r4, [r6, #0]
 801510a:	6833      	ldr	r3, [r6, #0]
 801510c:	441a      	add	r2, r3
 801510e:	e7db      	b.n	80150c8 <__cvt+0x58>
 8015110:	1c5c      	adds	r4, r3, #1
 8015112:	9403      	str	r4, [sp, #12]
 8015114:	7019      	strb	r1, [r3, #0]
 8015116:	e7de      	b.n	80150d6 <__cvt+0x66>

08015118 <__exponent>:
 8015118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801511a:	2900      	cmp	r1, #0
 801511c:	bfba      	itte	lt
 801511e:	4249      	neglt	r1, r1
 8015120:	232d      	movlt	r3, #45	@ 0x2d
 8015122:	232b      	movge	r3, #43	@ 0x2b
 8015124:	2909      	cmp	r1, #9
 8015126:	7002      	strb	r2, [r0, #0]
 8015128:	7043      	strb	r3, [r0, #1]
 801512a:	dd29      	ble.n	8015180 <__exponent+0x68>
 801512c:	f10d 0307 	add.w	r3, sp, #7
 8015130:	461d      	mov	r5, r3
 8015132:	270a      	movs	r7, #10
 8015134:	461a      	mov	r2, r3
 8015136:	fbb1 f6f7 	udiv	r6, r1, r7
 801513a:	fb07 1416 	mls	r4, r7, r6, r1
 801513e:	3430      	adds	r4, #48	@ 0x30
 8015140:	f802 4c01 	strb.w	r4, [r2, #-1]
 8015144:	460c      	mov	r4, r1
 8015146:	2c63      	cmp	r4, #99	@ 0x63
 8015148:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801514c:	4631      	mov	r1, r6
 801514e:	dcf1      	bgt.n	8015134 <__exponent+0x1c>
 8015150:	3130      	adds	r1, #48	@ 0x30
 8015152:	1e94      	subs	r4, r2, #2
 8015154:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015158:	1c41      	adds	r1, r0, #1
 801515a:	4623      	mov	r3, r4
 801515c:	42ab      	cmp	r3, r5
 801515e:	d30a      	bcc.n	8015176 <__exponent+0x5e>
 8015160:	f10d 0309 	add.w	r3, sp, #9
 8015164:	1a9b      	subs	r3, r3, r2
 8015166:	42ac      	cmp	r4, r5
 8015168:	bf88      	it	hi
 801516a:	2300      	movhi	r3, #0
 801516c:	3302      	adds	r3, #2
 801516e:	4403      	add	r3, r0
 8015170:	1a18      	subs	r0, r3, r0
 8015172:	b003      	add	sp, #12
 8015174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015176:	f813 6b01 	ldrb.w	r6, [r3], #1
 801517a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801517e:	e7ed      	b.n	801515c <__exponent+0x44>
 8015180:	2330      	movs	r3, #48	@ 0x30
 8015182:	3130      	adds	r1, #48	@ 0x30
 8015184:	7083      	strb	r3, [r0, #2]
 8015186:	70c1      	strb	r1, [r0, #3]
 8015188:	1d03      	adds	r3, r0, #4
 801518a:	e7f1      	b.n	8015170 <__exponent+0x58>
 801518c:	0000      	movs	r0, r0
	...

08015190 <_printf_float>:
 8015190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015194:	b08d      	sub	sp, #52	@ 0x34
 8015196:	460c      	mov	r4, r1
 8015198:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801519c:	4616      	mov	r6, r2
 801519e:	461f      	mov	r7, r3
 80151a0:	4605      	mov	r5, r0
 80151a2:	f000 fdf3 	bl	8015d8c <_localeconv_r>
 80151a6:	f8d0 b000 	ldr.w	fp, [r0]
 80151aa:	4658      	mov	r0, fp
 80151ac:	f7eb f900 	bl	80003b0 <strlen>
 80151b0:	2300      	movs	r3, #0
 80151b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80151b4:	f8d8 3000 	ldr.w	r3, [r8]
 80151b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80151bc:	6822      	ldr	r2, [r4, #0]
 80151be:	9005      	str	r0, [sp, #20]
 80151c0:	3307      	adds	r3, #7
 80151c2:	f023 0307 	bic.w	r3, r3, #7
 80151c6:	f103 0108 	add.w	r1, r3, #8
 80151ca:	f8c8 1000 	str.w	r1, [r8]
 80151ce:	ed93 0b00 	vldr	d0, [r3]
 80151d2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8015430 <_printf_float+0x2a0>
 80151d6:	eeb0 7bc0 	vabs.f64	d7, d0
 80151da:	eeb4 7b46 	vcmp.f64	d7, d6
 80151de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151e2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80151e6:	dd24      	ble.n	8015232 <_printf_float+0xa2>
 80151e8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80151ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151f0:	d502      	bpl.n	80151f8 <_printf_float+0x68>
 80151f2:	232d      	movs	r3, #45	@ 0x2d
 80151f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80151f8:	498f      	ldr	r1, [pc, #572]	@ (8015438 <_printf_float+0x2a8>)
 80151fa:	4b90      	ldr	r3, [pc, #576]	@ (801543c <_printf_float+0x2ac>)
 80151fc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8015200:	bf8c      	ite	hi
 8015202:	4688      	movhi	r8, r1
 8015204:	4698      	movls	r8, r3
 8015206:	f022 0204 	bic.w	r2, r2, #4
 801520a:	2303      	movs	r3, #3
 801520c:	6123      	str	r3, [r4, #16]
 801520e:	6022      	str	r2, [r4, #0]
 8015210:	f04f 0a00 	mov.w	sl, #0
 8015214:	9700      	str	r7, [sp, #0]
 8015216:	4633      	mov	r3, r6
 8015218:	aa0b      	add	r2, sp, #44	@ 0x2c
 801521a:	4621      	mov	r1, r4
 801521c:	4628      	mov	r0, r5
 801521e:	f000 fa83 	bl	8015728 <_printf_common>
 8015222:	3001      	adds	r0, #1
 8015224:	f040 8089 	bne.w	801533a <_printf_float+0x1aa>
 8015228:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801522c:	b00d      	add	sp, #52	@ 0x34
 801522e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015232:	eeb4 0b40 	vcmp.f64	d0, d0
 8015236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801523a:	d709      	bvc.n	8015250 <_printf_float+0xc0>
 801523c:	ee10 3a90 	vmov	r3, s1
 8015240:	2b00      	cmp	r3, #0
 8015242:	bfbc      	itt	lt
 8015244:	232d      	movlt	r3, #45	@ 0x2d
 8015246:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801524a:	497d      	ldr	r1, [pc, #500]	@ (8015440 <_printf_float+0x2b0>)
 801524c:	4b7d      	ldr	r3, [pc, #500]	@ (8015444 <_printf_float+0x2b4>)
 801524e:	e7d5      	b.n	80151fc <_printf_float+0x6c>
 8015250:	6863      	ldr	r3, [r4, #4]
 8015252:	1c59      	adds	r1, r3, #1
 8015254:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8015258:	d139      	bne.n	80152ce <_printf_float+0x13e>
 801525a:	2306      	movs	r3, #6
 801525c:	6063      	str	r3, [r4, #4]
 801525e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8015262:	2300      	movs	r3, #0
 8015264:	6022      	str	r2, [r4, #0]
 8015266:	9303      	str	r3, [sp, #12]
 8015268:	ab0a      	add	r3, sp, #40	@ 0x28
 801526a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801526e:	ab09      	add	r3, sp, #36	@ 0x24
 8015270:	9300      	str	r3, [sp, #0]
 8015272:	6861      	ldr	r1, [r4, #4]
 8015274:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8015278:	4628      	mov	r0, r5
 801527a:	f7ff fef9 	bl	8015070 <__cvt>
 801527e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8015282:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015284:	4680      	mov	r8, r0
 8015286:	d129      	bne.n	80152dc <_printf_float+0x14c>
 8015288:	1cc8      	adds	r0, r1, #3
 801528a:	db02      	blt.n	8015292 <_printf_float+0x102>
 801528c:	6863      	ldr	r3, [r4, #4]
 801528e:	4299      	cmp	r1, r3
 8015290:	dd41      	ble.n	8015316 <_printf_float+0x186>
 8015292:	f1a9 0902 	sub.w	r9, r9, #2
 8015296:	fa5f f989 	uxtb.w	r9, r9
 801529a:	3901      	subs	r1, #1
 801529c:	464a      	mov	r2, r9
 801529e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80152a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80152a4:	f7ff ff38 	bl	8015118 <__exponent>
 80152a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80152aa:	1813      	adds	r3, r2, r0
 80152ac:	2a01      	cmp	r2, #1
 80152ae:	4682      	mov	sl, r0
 80152b0:	6123      	str	r3, [r4, #16]
 80152b2:	dc02      	bgt.n	80152ba <_printf_float+0x12a>
 80152b4:	6822      	ldr	r2, [r4, #0]
 80152b6:	07d2      	lsls	r2, r2, #31
 80152b8:	d501      	bpl.n	80152be <_printf_float+0x12e>
 80152ba:	3301      	adds	r3, #1
 80152bc:	6123      	str	r3, [r4, #16]
 80152be:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	d0a6      	beq.n	8015214 <_printf_float+0x84>
 80152c6:	232d      	movs	r3, #45	@ 0x2d
 80152c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80152cc:	e7a2      	b.n	8015214 <_printf_float+0x84>
 80152ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80152d2:	d1c4      	bne.n	801525e <_printf_float+0xce>
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d1c2      	bne.n	801525e <_printf_float+0xce>
 80152d8:	2301      	movs	r3, #1
 80152da:	e7bf      	b.n	801525c <_printf_float+0xcc>
 80152dc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80152e0:	d9db      	bls.n	801529a <_printf_float+0x10a>
 80152e2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80152e6:	d118      	bne.n	801531a <_printf_float+0x18a>
 80152e8:	2900      	cmp	r1, #0
 80152ea:	6863      	ldr	r3, [r4, #4]
 80152ec:	dd0b      	ble.n	8015306 <_printf_float+0x176>
 80152ee:	6121      	str	r1, [r4, #16]
 80152f0:	b913      	cbnz	r3, 80152f8 <_printf_float+0x168>
 80152f2:	6822      	ldr	r2, [r4, #0]
 80152f4:	07d0      	lsls	r0, r2, #31
 80152f6:	d502      	bpl.n	80152fe <_printf_float+0x16e>
 80152f8:	3301      	adds	r3, #1
 80152fa:	440b      	add	r3, r1
 80152fc:	6123      	str	r3, [r4, #16]
 80152fe:	65a1      	str	r1, [r4, #88]	@ 0x58
 8015300:	f04f 0a00 	mov.w	sl, #0
 8015304:	e7db      	b.n	80152be <_printf_float+0x12e>
 8015306:	b913      	cbnz	r3, 801530e <_printf_float+0x17e>
 8015308:	6822      	ldr	r2, [r4, #0]
 801530a:	07d2      	lsls	r2, r2, #31
 801530c:	d501      	bpl.n	8015312 <_printf_float+0x182>
 801530e:	3302      	adds	r3, #2
 8015310:	e7f4      	b.n	80152fc <_printf_float+0x16c>
 8015312:	2301      	movs	r3, #1
 8015314:	e7f2      	b.n	80152fc <_printf_float+0x16c>
 8015316:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801531a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801531c:	4299      	cmp	r1, r3
 801531e:	db05      	blt.n	801532c <_printf_float+0x19c>
 8015320:	6823      	ldr	r3, [r4, #0]
 8015322:	6121      	str	r1, [r4, #16]
 8015324:	07d8      	lsls	r0, r3, #31
 8015326:	d5ea      	bpl.n	80152fe <_printf_float+0x16e>
 8015328:	1c4b      	adds	r3, r1, #1
 801532a:	e7e7      	b.n	80152fc <_printf_float+0x16c>
 801532c:	2900      	cmp	r1, #0
 801532e:	bfd4      	ite	le
 8015330:	f1c1 0202 	rsble	r2, r1, #2
 8015334:	2201      	movgt	r2, #1
 8015336:	4413      	add	r3, r2
 8015338:	e7e0      	b.n	80152fc <_printf_float+0x16c>
 801533a:	6823      	ldr	r3, [r4, #0]
 801533c:	055a      	lsls	r2, r3, #21
 801533e:	d407      	bmi.n	8015350 <_printf_float+0x1c0>
 8015340:	6923      	ldr	r3, [r4, #16]
 8015342:	4642      	mov	r2, r8
 8015344:	4631      	mov	r1, r6
 8015346:	4628      	mov	r0, r5
 8015348:	47b8      	blx	r7
 801534a:	3001      	adds	r0, #1
 801534c:	d12a      	bne.n	80153a4 <_printf_float+0x214>
 801534e:	e76b      	b.n	8015228 <_printf_float+0x98>
 8015350:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8015354:	f240 80e0 	bls.w	8015518 <_printf_float+0x388>
 8015358:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801535c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015364:	d133      	bne.n	80153ce <_printf_float+0x23e>
 8015366:	4a38      	ldr	r2, [pc, #224]	@ (8015448 <_printf_float+0x2b8>)
 8015368:	2301      	movs	r3, #1
 801536a:	4631      	mov	r1, r6
 801536c:	4628      	mov	r0, r5
 801536e:	47b8      	blx	r7
 8015370:	3001      	adds	r0, #1
 8015372:	f43f af59 	beq.w	8015228 <_printf_float+0x98>
 8015376:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801537a:	4543      	cmp	r3, r8
 801537c:	db02      	blt.n	8015384 <_printf_float+0x1f4>
 801537e:	6823      	ldr	r3, [r4, #0]
 8015380:	07d8      	lsls	r0, r3, #31
 8015382:	d50f      	bpl.n	80153a4 <_printf_float+0x214>
 8015384:	9b05      	ldr	r3, [sp, #20]
 8015386:	465a      	mov	r2, fp
 8015388:	4631      	mov	r1, r6
 801538a:	4628      	mov	r0, r5
 801538c:	47b8      	blx	r7
 801538e:	3001      	adds	r0, #1
 8015390:	f43f af4a 	beq.w	8015228 <_printf_float+0x98>
 8015394:	f04f 0900 	mov.w	r9, #0
 8015398:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801539c:	f104 0a1a 	add.w	sl, r4, #26
 80153a0:	45c8      	cmp	r8, r9
 80153a2:	dc09      	bgt.n	80153b8 <_printf_float+0x228>
 80153a4:	6823      	ldr	r3, [r4, #0]
 80153a6:	079b      	lsls	r3, r3, #30
 80153a8:	f100 8107 	bmi.w	80155ba <_printf_float+0x42a>
 80153ac:	68e0      	ldr	r0, [r4, #12]
 80153ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80153b0:	4298      	cmp	r0, r3
 80153b2:	bfb8      	it	lt
 80153b4:	4618      	movlt	r0, r3
 80153b6:	e739      	b.n	801522c <_printf_float+0x9c>
 80153b8:	2301      	movs	r3, #1
 80153ba:	4652      	mov	r2, sl
 80153bc:	4631      	mov	r1, r6
 80153be:	4628      	mov	r0, r5
 80153c0:	47b8      	blx	r7
 80153c2:	3001      	adds	r0, #1
 80153c4:	f43f af30 	beq.w	8015228 <_printf_float+0x98>
 80153c8:	f109 0901 	add.w	r9, r9, #1
 80153cc:	e7e8      	b.n	80153a0 <_printf_float+0x210>
 80153ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	dc3b      	bgt.n	801544c <_printf_float+0x2bc>
 80153d4:	4a1c      	ldr	r2, [pc, #112]	@ (8015448 <_printf_float+0x2b8>)
 80153d6:	2301      	movs	r3, #1
 80153d8:	4631      	mov	r1, r6
 80153da:	4628      	mov	r0, r5
 80153dc:	47b8      	blx	r7
 80153de:	3001      	adds	r0, #1
 80153e0:	f43f af22 	beq.w	8015228 <_printf_float+0x98>
 80153e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80153e8:	ea59 0303 	orrs.w	r3, r9, r3
 80153ec:	d102      	bne.n	80153f4 <_printf_float+0x264>
 80153ee:	6823      	ldr	r3, [r4, #0]
 80153f0:	07d9      	lsls	r1, r3, #31
 80153f2:	d5d7      	bpl.n	80153a4 <_printf_float+0x214>
 80153f4:	9b05      	ldr	r3, [sp, #20]
 80153f6:	465a      	mov	r2, fp
 80153f8:	4631      	mov	r1, r6
 80153fa:	4628      	mov	r0, r5
 80153fc:	47b8      	blx	r7
 80153fe:	3001      	adds	r0, #1
 8015400:	f43f af12 	beq.w	8015228 <_printf_float+0x98>
 8015404:	f04f 0a00 	mov.w	sl, #0
 8015408:	f104 0b1a 	add.w	fp, r4, #26
 801540c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801540e:	425b      	negs	r3, r3
 8015410:	4553      	cmp	r3, sl
 8015412:	dc01      	bgt.n	8015418 <_printf_float+0x288>
 8015414:	464b      	mov	r3, r9
 8015416:	e794      	b.n	8015342 <_printf_float+0x1b2>
 8015418:	2301      	movs	r3, #1
 801541a:	465a      	mov	r2, fp
 801541c:	4631      	mov	r1, r6
 801541e:	4628      	mov	r0, r5
 8015420:	47b8      	blx	r7
 8015422:	3001      	adds	r0, #1
 8015424:	f43f af00 	beq.w	8015228 <_printf_float+0x98>
 8015428:	f10a 0a01 	add.w	sl, sl, #1
 801542c:	e7ee      	b.n	801540c <_printf_float+0x27c>
 801542e:	bf00      	nop
 8015430:	ffffffff 	.word	0xffffffff
 8015434:	7fefffff 	.word	0x7fefffff
 8015438:	08019bb0 	.word	0x08019bb0
 801543c:	08019bac 	.word	0x08019bac
 8015440:	08019bb8 	.word	0x08019bb8
 8015444:	08019bb4 	.word	0x08019bb4
 8015448:	08019bbc 	.word	0x08019bbc
 801544c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801544e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015452:	4553      	cmp	r3, sl
 8015454:	bfa8      	it	ge
 8015456:	4653      	movge	r3, sl
 8015458:	2b00      	cmp	r3, #0
 801545a:	4699      	mov	r9, r3
 801545c:	dc37      	bgt.n	80154ce <_printf_float+0x33e>
 801545e:	2300      	movs	r3, #0
 8015460:	9307      	str	r3, [sp, #28]
 8015462:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015466:	f104 021a 	add.w	r2, r4, #26
 801546a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801546c:	9907      	ldr	r1, [sp, #28]
 801546e:	9306      	str	r3, [sp, #24]
 8015470:	eba3 0309 	sub.w	r3, r3, r9
 8015474:	428b      	cmp	r3, r1
 8015476:	dc31      	bgt.n	80154dc <_printf_float+0x34c>
 8015478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801547a:	459a      	cmp	sl, r3
 801547c:	dc3b      	bgt.n	80154f6 <_printf_float+0x366>
 801547e:	6823      	ldr	r3, [r4, #0]
 8015480:	07da      	lsls	r2, r3, #31
 8015482:	d438      	bmi.n	80154f6 <_printf_float+0x366>
 8015484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015486:	ebaa 0903 	sub.w	r9, sl, r3
 801548a:	9b06      	ldr	r3, [sp, #24]
 801548c:	ebaa 0303 	sub.w	r3, sl, r3
 8015490:	4599      	cmp	r9, r3
 8015492:	bfa8      	it	ge
 8015494:	4699      	movge	r9, r3
 8015496:	f1b9 0f00 	cmp.w	r9, #0
 801549a:	dc34      	bgt.n	8015506 <_printf_float+0x376>
 801549c:	f04f 0800 	mov.w	r8, #0
 80154a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80154a4:	f104 0b1a 	add.w	fp, r4, #26
 80154a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154aa:	ebaa 0303 	sub.w	r3, sl, r3
 80154ae:	eba3 0309 	sub.w	r3, r3, r9
 80154b2:	4543      	cmp	r3, r8
 80154b4:	f77f af76 	ble.w	80153a4 <_printf_float+0x214>
 80154b8:	2301      	movs	r3, #1
 80154ba:	465a      	mov	r2, fp
 80154bc:	4631      	mov	r1, r6
 80154be:	4628      	mov	r0, r5
 80154c0:	47b8      	blx	r7
 80154c2:	3001      	adds	r0, #1
 80154c4:	f43f aeb0 	beq.w	8015228 <_printf_float+0x98>
 80154c8:	f108 0801 	add.w	r8, r8, #1
 80154cc:	e7ec      	b.n	80154a8 <_printf_float+0x318>
 80154ce:	4642      	mov	r2, r8
 80154d0:	4631      	mov	r1, r6
 80154d2:	4628      	mov	r0, r5
 80154d4:	47b8      	blx	r7
 80154d6:	3001      	adds	r0, #1
 80154d8:	d1c1      	bne.n	801545e <_printf_float+0x2ce>
 80154da:	e6a5      	b.n	8015228 <_printf_float+0x98>
 80154dc:	2301      	movs	r3, #1
 80154de:	4631      	mov	r1, r6
 80154e0:	4628      	mov	r0, r5
 80154e2:	9206      	str	r2, [sp, #24]
 80154e4:	47b8      	blx	r7
 80154e6:	3001      	adds	r0, #1
 80154e8:	f43f ae9e 	beq.w	8015228 <_printf_float+0x98>
 80154ec:	9b07      	ldr	r3, [sp, #28]
 80154ee:	9a06      	ldr	r2, [sp, #24]
 80154f0:	3301      	adds	r3, #1
 80154f2:	9307      	str	r3, [sp, #28]
 80154f4:	e7b9      	b.n	801546a <_printf_float+0x2da>
 80154f6:	9b05      	ldr	r3, [sp, #20]
 80154f8:	465a      	mov	r2, fp
 80154fa:	4631      	mov	r1, r6
 80154fc:	4628      	mov	r0, r5
 80154fe:	47b8      	blx	r7
 8015500:	3001      	adds	r0, #1
 8015502:	d1bf      	bne.n	8015484 <_printf_float+0x2f4>
 8015504:	e690      	b.n	8015228 <_printf_float+0x98>
 8015506:	9a06      	ldr	r2, [sp, #24]
 8015508:	464b      	mov	r3, r9
 801550a:	4442      	add	r2, r8
 801550c:	4631      	mov	r1, r6
 801550e:	4628      	mov	r0, r5
 8015510:	47b8      	blx	r7
 8015512:	3001      	adds	r0, #1
 8015514:	d1c2      	bne.n	801549c <_printf_float+0x30c>
 8015516:	e687      	b.n	8015228 <_printf_float+0x98>
 8015518:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801551c:	f1b9 0f01 	cmp.w	r9, #1
 8015520:	dc01      	bgt.n	8015526 <_printf_float+0x396>
 8015522:	07db      	lsls	r3, r3, #31
 8015524:	d536      	bpl.n	8015594 <_printf_float+0x404>
 8015526:	2301      	movs	r3, #1
 8015528:	4642      	mov	r2, r8
 801552a:	4631      	mov	r1, r6
 801552c:	4628      	mov	r0, r5
 801552e:	47b8      	blx	r7
 8015530:	3001      	adds	r0, #1
 8015532:	f43f ae79 	beq.w	8015228 <_printf_float+0x98>
 8015536:	9b05      	ldr	r3, [sp, #20]
 8015538:	465a      	mov	r2, fp
 801553a:	4631      	mov	r1, r6
 801553c:	4628      	mov	r0, r5
 801553e:	47b8      	blx	r7
 8015540:	3001      	adds	r0, #1
 8015542:	f43f ae71 	beq.w	8015228 <_printf_float+0x98>
 8015546:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801554a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801554e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015552:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8015556:	d018      	beq.n	801558a <_printf_float+0x3fa>
 8015558:	464b      	mov	r3, r9
 801555a:	f108 0201 	add.w	r2, r8, #1
 801555e:	4631      	mov	r1, r6
 8015560:	4628      	mov	r0, r5
 8015562:	47b8      	blx	r7
 8015564:	3001      	adds	r0, #1
 8015566:	d10c      	bne.n	8015582 <_printf_float+0x3f2>
 8015568:	e65e      	b.n	8015228 <_printf_float+0x98>
 801556a:	2301      	movs	r3, #1
 801556c:	465a      	mov	r2, fp
 801556e:	4631      	mov	r1, r6
 8015570:	4628      	mov	r0, r5
 8015572:	47b8      	blx	r7
 8015574:	3001      	adds	r0, #1
 8015576:	f43f ae57 	beq.w	8015228 <_printf_float+0x98>
 801557a:	f108 0801 	add.w	r8, r8, #1
 801557e:	45c8      	cmp	r8, r9
 8015580:	dbf3      	blt.n	801556a <_printf_float+0x3da>
 8015582:	4653      	mov	r3, sl
 8015584:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015588:	e6dc      	b.n	8015344 <_printf_float+0x1b4>
 801558a:	f04f 0800 	mov.w	r8, #0
 801558e:	f104 0b1a 	add.w	fp, r4, #26
 8015592:	e7f4      	b.n	801557e <_printf_float+0x3ee>
 8015594:	2301      	movs	r3, #1
 8015596:	4642      	mov	r2, r8
 8015598:	e7e1      	b.n	801555e <_printf_float+0x3ce>
 801559a:	2301      	movs	r3, #1
 801559c:	464a      	mov	r2, r9
 801559e:	4631      	mov	r1, r6
 80155a0:	4628      	mov	r0, r5
 80155a2:	47b8      	blx	r7
 80155a4:	3001      	adds	r0, #1
 80155a6:	f43f ae3f 	beq.w	8015228 <_printf_float+0x98>
 80155aa:	f108 0801 	add.w	r8, r8, #1
 80155ae:	68e3      	ldr	r3, [r4, #12]
 80155b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80155b2:	1a5b      	subs	r3, r3, r1
 80155b4:	4543      	cmp	r3, r8
 80155b6:	dcf0      	bgt.n	801559a <_printf_float+0x40a>
 80155b8:	e6f8      	b.n	80153ac <_printf_float+0x21c>
 80155ba:	f04f 0800 	mov.w	r8, #0
 80155be:	f104 0919 	add.w	r9, r4, #25
 80155c2:	e7f4      	b.n	80155ae <_printf_float+0x41e>

080155c4 <malloc>:
 80155c4:	4b02      	ldr	r3, [pc, #8]	@ (80155d0 <malloc+0xc>)
 80155c6:	4601      	mov	r1, r0
 80155c8:	6818      	ldr	r0, [r3, #0]
 80155ca:	f000 b82d 	b.w	8015628 <_malloc_r>
 80155ce:	bf00      	nop
 80155d0:	24000030 	.word	0x24000030

080155d4 <free>:
 80155d4:	4b02      	ldr	r3, [pc, #8]	@ (80155e0 <free+0xc>)
 80155d6:	4601      	mov	r1, r0
 80155d8:	6818      	ldr	r0, [r3, #0]
 80155da:	f001 ba8b 	b.w	8016af4 <_free_r>
 80155de:	bf00      	nop
 80155e0:	24000030 	.word	0x24000030

080155e4 <sbrk_aligned>:
 80155e4:	b570      	push	{r4, r5, r6, lr}
 80155e6:	4e0f      	ldr	r6, [pc, #60]	@ (8015624 <sbrk_aligned+0x40>)
 80155e8:	460c      	mov	r4, r1
 80155ea:	6831      	ldr	r1, [r6, #0]
 80155ec:	4605      	mov	r5, r0
 80155ee:	b911      	cbnz	r1, 80155f6 <sbrk_aligned+0x12>
 80155f0:	f000 fb8e 	bl	8015d10 <_sbrk_r>
 80155f4:	6030      	str	r0, [r6, #0]
 80155f6:	4621      	mov	r1, r4
 80155f8:	4628      	mov	r0, r5
 80155fa:	f000 fb89 	bl	8015d10 <_sbrk_r>
 80155fe:	1c43      	adds	r3, r0, #1
 8015600:	d103      	bne.n	801560a <sbrk_aligned+0x26>
 8015602:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8015606:	4620      	mov	r0, r4
 8015608:	bd70      	pop	{r4, r5, r6, pc}
 801560a:	1cc4      	adds	r4, r0, #3
 801560c:	f024 0403 	bic.w	r4, r4, #3
 8015610:	42a0      	cmp	r0, r4
 8015612:	d0f8      	beq.n	8015606 <sbrk_aligned+0x22>
 8015614:	1a21      	subs	r1, r4, r0
 8015616:	4628      	mov	r0, r5
 8015618:	f000 fb7a 	bl	8015d10 <_sbrk_r>
 801561c:	3001      	adds	r0, #1
 801561e:	d1f2      	bne.n	8015606 <sbrk_aligned+0x22>
 8015620:	e7ef      	b.n	8015602 <sbrk_aligned+0x1e>
 8015622:	bf00      	nop
 8015624:	2400aba0 	.word	0x2400aba0

08015628 <_malloc_r>:
 8015628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801562c:	1ccd      	adds	r5, r1, #3
 801562e:	f025 0503 	bic.w	r5, r5, #3
 8015632:	3508      	adds	r5, #8
 8015634:	2d0c      	cmp	r5, #12
 8015636:	bf38      	it	cc
 8015638:	250c      	movcc	r5, #12
 801563a:	2d00      	cmp	r5, #0
 801563c:	4606      	mov	r6, r0
 801563e:	db01      	blt.n	8015644 <_malloc_r+0x1c>
 8015640:	42a9      	cmp	r1, r5
 8015642:	d904      	bls.n	801564e <_malloc_r+0x26>
 8015644:	230c      	movs	r3, #12
 8015646:	6033      	str	r3, [r6, #0]
 8015648:	2000      	movs	r0, #0
 801564a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801564e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015724 <_malloc_r+0xfc>
 8015652:	f000 f9f5 	bl	8015a40 <__malloc_lock>
 8015656:	f8d8 3000 	ldr.w	r3, [r8]
 801565a:	461c      	mov	r4, r3
 801565c:	bb44      	cbnz	r4, 80156b0 <_malloc_r+0x88>
 801565e:	4629      	mov	r1, r5
 8015660:	4630      	mov	r0, r6
 8015662:	f7ff ffbf 	bl	80155e4 <sbrk_aligned>
 8015666:	1c43      	adds	r3, r0, #1
 8015668:	4604      	mov	r4, r0
 801566a:	d158      	bne.n	801571e <_malloc_r+0xf6>
 801566c:	f8d8 4000 	ldr.w	r4, [r8]
 8015670:	4627      	mov	r7, r4
 8015672:	2f00      	cmp	r7, #0
 8015674:	d143      	bne.n	80156fe <_malloc_r+0xd6>
 8015676:	2c00      	cmp	r4, #0
 8015678:	d04b      	beq.n	8015712 <_malloc_r+0xea>
 801567a:	6823      	ldr	r3, [r4, #0]
 801567c:	4639      	mov	r1, r7
 801567e:	4630      	mov	r0, r6
 8015680:	eb04 0903 	add.w	r9, r4, r3
 8015684:	f000 fb44 	bl	8015d10 <_sbrk_r>
 8015688:	4581      	cmp	r9, r0
 801568a:	d142      	bne.n	8015712 <_malloc_r+0xea>
 801568c:	6821      	ldr	r1, [r4, #0]
 801568e:	1a6d      	subs	r5, r5, r1
 8015690:	4629      	mov	r1, r5
 8015692:	4630      	mov	r0, r6
 8015694:	f7ff ffa6 	bl	80155e4 <sbrk_aligned>
 8015698:	3001      	adds	r0, #1
 801569a:	d03a      	beq.n	8015712 <_malloc_r+0xea>
 801569c:	6823      	ldr	r3, [r4, #0]
 801569e:	442b      	add	r3, r5
 80156a0:	6023      	str	r3, [r4, #0]
 80156a2:	f8d8 3000 	ldr.w	r3, [r8]
 80156a6:	685a      	ldr	r2, [r3, #4]
 80156a8:	bb62      	cbnz	r2, 8015704 <_malloc_r+0xdc>
 80156aa:	f8c8 7000 	str.w	r7, [r8]
 80156ae:	e00f      	b.n	80156d0 <_malloc_r+0xa8>
 80156b0:	6822      	ldr	r2, [r4, #0]
 80156b2:	1b52      	subs	r2, r2, r5
 80156b4:	d420      	bmi.n	80156f8 <_malloc_r+0xd0>
 80156b6:	2a0b      	cmp	r2, #11
 80156b8:	d917      	bls.n	80156ea <_malloc_r+0xc2>
 80156ba:	1961      	adds	r1, r4, r5
 80156bc:	42a3      	cmp	r3, r4
 80156be:	6025      	str	r5, [r4, #0]
 80156c0:	bf18      	it	ne
 80156c2:	6059      	strne	r1, [r3, #4]
 80156c4:	6863      	ldr	r3, [r4, #4]
 80156c6:	bf08      	it	eq
 80156c8:	f8c8 1000 	streq.w	r1, [r8]
 80156cc:	5162      	str	r2, [r4, r5]
 80156ce:	604b      	str	r3, [r1, #4]
 80156d0:	4630      	mov	r0, r6
 80156d2:	f000 f9bb 	bl	8015a4c <__malloc_unlock>
 80156d6:	f104 000b 	add.w	r0, r4, #11
 80156da:	1d23      	adds	r3, r4, #4
 80156dc:	f020 0007 	bic.w	r0, r0, #7
 80156e0:	1ac2      	subs	r2, r0, r3
 80156e2:	bf1c      	itt	ne
 80156e4:	1a1b      	subne	r3, r3, r0
 80156e6:	50a3      	strne	r3, [r4, r2]
 80156e8:	e7af      	b.n	801564a <_malloc_r+0x22>
 80156ea:	6862      	ldr	r2, [r4, #4]
 80156ec:	42a3      	cmp	r3, r4
 80156ee:	bf0c      	ite	eq
 80156f0:	f8c8 2000 	streq.w	r2, [r8]
 80156f4:	605a      	strne	r2, [r3, #4]
 80156f6:	e7eb      	b.n	80156d0 <_malloc_r+0xa8>
 80156f8:	4623      	mov	r3, r4
 80156fa:	6864      	ldr	r4, [r4, #4]
 80156fc:	e7ae      	b.n	801565c <_malloc_r+0x34>
 80156fe:	463c      	mov	r4, r7
 8015700:	687f      	ldr	r7, [r7, #4]
 8015702:	e7b6      	b.n	8015672 <_malloc_r+0x4a>
 8015704:	461a      	mov	r2, r3
 8015706:	685b      	ldr	r3, [r3, #4]
 8015708:	42a3      	cmp	r3, r4
 801570a:	d1fb      	bne.n	8015704 <_malloc_r+0xdc>
 801570c:	2300      	movs	r3, #0
 801570e:	6053      	str	r3, [r2, #4]
 8015710:	e7de      	b.n	80156d0 <_malloc_r+0xa8>
 8015712:	230c      	movs	r3, #12
 8015714:	6033      	str	r3, [r6, #0]
 8015716:	4630      	mov	r0, r6
 8015718:	f000 f998 	bl	8015a4c <__malloc_unlock>
 801571c:	e794      	b.n	8015648 <_malloc_r+0x20>
 801571e:	6005      	str	r5, [r0, #0]
 8015720:	e7d6      	b.n	80156d0 <_malloc_r+0xa8>
 8015722:	bf00      	nop
 8015724:	2400aba4 	.word	0x2400aba4

08015728 <_printf_common>:
 8015728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801572c:	4616      	mov	r6, r2
 801572e:	4698      	mov	r8, r3
 8015730:	688a      	ldr	r2, [r1, #8]
 8015732:	690b      	ldr	r3, [r1, #16]
 8015734:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015738:	4293      	cmp	r3, r2
 801573a:	bfb8      	it	lt
 801573c:	4613      	movlt	r3, r2
 801573e:	6033      	str	r3, [r6, #0]
 8015740:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015744:	4607      	mov	r7, r0
 8015746:	460c      	mov	r4, r1
 8015748:	b10a      	cbz	r2, 801574e <_printf_common+0x26>
 801574a:	3301      	adds	r3, #1
 801574c:	6033      	str	r3, [r6, #0]
 801574e:	6823      	ldr	r3, [r4, #0]
 8015750:	0699      	lsls	r1, r3, #26
 8015752:	bf42      	ittt	mi
 8015754:	6833      	ldrmi	r3, [r6, #0]
 8015756:	3302      	addmi	r3, #2
 8015758:	6033      	strmi	r3, [r6, #0]
 801575a:	6825      	ldr	r5, [r4, #0]
 801575c:	f015 0506 	ands.w	r5, r5, #6
 8015760:	d106      	bne.n	8015770 <_printf_common+0x48>
 8015762:	f104 0a19 	add.w	sl, r4, #25
 8015766:	68e3      	ldr	r3, [r4, #12]
 8015768:	6832      	ldr	r2, [r6, #0]
 801576a:	1a9b      	subs	r3, r3, r2
 801576c:	42ab      	cmp	r3, r5
 801576e:	dc26      	bgt.n	80157be <_printf_common+0x96>
 8015770:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015774:	6822      	ldr	r2, [r4, #0]
 8015776:	3b00      	subs	r3, #0
 8015778:	bf18      	it	ne
 801577a:	2301      	movne	r3, #1
 801577c:	0692      	lsls	r2, r2, #26
 801577e:	d42b      	bmi.n	80157d8 <_printf_common+0xb0>
 8015780:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015784:	4641      	mov	r1, r8
 8015786:	4638      	mov	r0, r7
 8015788:	47c8      	blx	r9
 801578a:	3001      	adds	r0, #1
 801578c:	d01e      	beq.n	80157cc <_printf_common+0xa4>
 801578e:	6823      	ldr	r3, [r4, #0]
 8015790:	6922      	ldr	r2, [r4, #16]
 8015792:	f003 0306 	and.w	r3, r3, #6
 8015796:	2b04      	cmp	r3, #4
 8015798:	bf02      	ittt	eq
 801579a:	68e5      	ldreq	r5, [r4, #12]
 801579c:	6833      	ldreq	r3, [r6, #0]
 801579e:	1aed      	subeq	r5, r5, r3
 80157a0:	68a3      	ldr	r3, [r4, #8]
 80157a2:	bf0c      	ite	eq
 80157a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80157a8:	2500      	movne	r5, #0
 80157aa:	4293      	cmp	r3, r2
 80157ac:	bfc4      	itt	gt
 80157ae:	1a9b      	subgt	r3, r3, r2
 80157b0:	18ed      	addgt	r5, r5, r3
 80157b2:	2600      	movs	r6, #0
 80157b4:	341a      	adds	r4, #26
 80157b6:	42b5      	cmp	r5, r6
 80157b8:	d11a      	bne.n	80157f0 <_printf_common+0xc8>
 80157ba:	2000      	movs	r0, #0
 80157bc:	e008      	b.n	80157d0 <_printf_common+0xa8>
 80157be:	2301      	movs	r3, #1
 80157c0:	4652      	mov	r2, sl
 80157c2:	4641      	mov	r1, r8
 80157c4:	4638      	mov	r0, r7
 80157c6:	47c8      	blx	r9
 80157c8:	3001      	adds	r0, #1
 80157ca:	d103      	bne.n	80157d4 <_printf_common+0xac>
 80157cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80157d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80157d4:	3501      	adds	r5, #1
 80157d6:	e7c6      	b.n	8015766 <_printf_common+0x3e>
 80157d8:	18e1      	adds	r1, r4, r3
 80157da:	1c5a      	adds	r2, r3, #1
 80157dc:	2030      	movs	r0, #48	@ 0x30
 80157de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80157e2:	4422      	add	r2, r4
 80157e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80157e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80157ec:	3302      	adds	r3, #2
 80157ee:	e7c7      	b.n	8015780 <_printf_common+0x58>
 80157f0:	2301      	movs	r3, #1
 80157f2:	4622      	mov	r2, r4
 80157f4:	4641      	mov	r1, r8
 80157f6:	4638      	mov	r0, r7
 80157f8:	47c8      	blx	r9
 80157fa:	3001      	adds	r0, #1
 80157fc:	d0e6      	beq.n	80157cc <_printf_common+0xa4>
 80157fe:	3601      	adds	r6, #1
 8015800:	e7d9      	b.n	80157b6 <_printf_common+0x8e>
	...

08015804 <_printf_i>:
 8015804:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015808:	7e0f      	ldrb	r7, [r1, #24]
 801580a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801580c:	2f78      	cmp	r7, #120	@ 0x78
 801580e:	4691      	mov	r9, r2
 8015810:	4680      	mov	r8, r0
 8015812:	460c      	mov	r4, r1
 8015814:	469a      	mov	sl, r3
 8015816:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801581a:	d807      	bhi.n	801582c <_printf_i+0x28>
 801581c:	2f62      	cmp	r7, #98	@ 0x62
 801581e:	d80a      	bhi.n	8015836 <_printf_i+0x32>
 8015820:	2f00      	cmp	r7, #0
 8015822:	f000 80d1 	beq.w	80159c8 <_printf_i+0x1c4>
 8015826:	2f58      	cmp	r7, #88	@ 0x58
 8015828:	f000 80b8 	beq.w	801599c <_printf_i+0x198>
 801582c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015830:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015834:	e03a      	b.n	80158ac <_printf_i+0xa8>
 8015836:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801583a:	2b15      	cmp	r3, #21
 801583c:	d8f6      	bhi.n	801582c <_printf_i+0x28>
 801583e:	a101      	add	r1, pc, #4	@ (adr r1, 8015844 <_printf_i+0x40>)
 8015840:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015844:	0801589d 	.word	0x0801589d
 8015848:	080158b1 	.word	0x080158b1
 801584c:	0801582d 	.word	0x0801582d
 8015850:	0801582d 	.word	0x0801582d
 8015854:	0801582d 	.word	0x0801582d
 8015858:	0801582d 	.word	0x0801582d
 801585c:	080158b1 	.word	0x080158b1
 8015860:	0801582d 	.word	0x0801582d
 8015864:	0801582d 	.word	0x0801582d
 8015868:	0801582d 	.word	0x0801582d
 801586c:	0801582d 	.word	0x0801582d
 8015870:	080159af 	.word	0x080159af
 8015874:	080158db 	.word	0x080158db
 8015878:	08015969 	.word	0x08015969
 801587c:	0801582d 	.word	0x0801582d
 8015880:	0801582d 	.word	0x0801582d
 8015884:	080159d1 	.word	0x080159d1
 8015888:	0801582d 	.word	0x0801582d
 801588c:	080158db 	.word	0x080158db
 8015890:	0801582d 	.word	0x0801582d
 8015894:	0801582d 	.word	0x0801582d
 8015898:	08015971 	.word	0x08015971
 801589c:	6833      	ldr	r3, [r6, #0]
 801589e:	1d1a      	adds	r2, r3, #4
 80158a0:	681b      	ldr	r3, [r3, #0]
 80158a2:	6032      	str	r2, [r6, #0]
 80158a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80158a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80158ac:	2301      	movs	r3, #1
 80158ae:	e09c      	b.n	80159ea <_printf_i+0x1e6>
 80158b0:	6833      	ldr	r3, [r6, #0]
 80158b2:	6820      	ldr	r0, [r4, #0]
 80158b4:	1d19      	adds	r1, r3, #4
 80158b6:	6031      	str	r1, [r6, #0]
 80158b8:	0606      	lsls	r6, r0, #24
 80158ba:	d501      	bpl.n	80158c0 <_printf_i+0xbc>
 80158bc:	681d      	ldr	r5, [r3, #0]
 80158be:	e003      	b.n	80158c8 <_printf_i+0xc4>
 80158c0:	0645      	lsls	r5, r0, #25
 80158c2:	d5fb      	bpl.n	80158bc <_printf_i+0xb8>
 80158c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80158c8:	2d00      	cmp	r5, #0
 80158ca:	da03      	bge.n	80158d4 <_printf_i+0xd0>
 80158cc:	232d      	movs	r3, #45	@ 0x2d
 80158ce:	426d      	negs	r5, r5
 80158d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80158d4:	4858      	ldr	r0, [pc, #352]	@ (8015a38 <_printf_i+0x234>)
 80158d6:	230a      	movs	r3, #10
 80158d8:	e011      	b.n	80158fe <_printf_i+0xfa>
 80158da:	6821      	ldr	r1, [r4, #0]
 80158dc:	6833      	ldr	r3, [r6, #0]
 80158de:	0608      	lsls	r0, r1, #24
 80158e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80158e4:	d402      	bmi.n	80158ec <_printf_i+0xe8>
 80158e6:	0649      	lsls	r1, r1, #25
 80158e8:	bf48      	it	mi
 80158ea:	b2ad      	uxthmi	r5, r5
 80158ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80158ee:	4852      	ldr	r0, [pc, #328]	@ (8015a38 <_printf_i+0x234>)
 80158f0:	6033      	str	r3, [r6, #0]
 80158f2:	bf14      	ite	ne
 80158f4:	230a      	movne	r3, #10
 80158f6:	2308      	moveq	r3, #8
 80158f8:	2100      	movs	r1, #0
 80158fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80158fe:	6866      	ldr	r6, [r4, #4]
 8015900:	60a6      	str	r6, [r4, #8]
 8015902:	2e00      	cmp	r6, #0
 8015904:	db05      	blt.n	8015912 <_printf_i+0x10e>
 8015906:	6821      	ldr	r1, [r4, #0]
 8015908:	432e      	orrs	r6, r5
 801590a:	f021 0104 	bic.w	r1, r1, #4
 801590e:	6021      	str	r1, [r4, #0]
 8015910:	d04b      	beq.n	80159aa <_printf_i+0x1a6>
 8015912:	4616      	mov	r6, r2
 8015914:	fbb5 f1f3 	udiv	r1, r5, r3
 8015918:	fb03 5711 	mls	r7, r3, r1, r5
 801591c:	5dc7      	ldrb	r7, [r0, r7]
 801591e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015922:	462f      	mov	r7, r5
 8015924:	42bb      	cmp	r3, r7
 8015926:	460d      	mov	r5, r1
 8015928:	d9f4      	bls.n	8015914 <_printf_i+0x110>
 801592a:	2b08      	cmp	r3, #8
 801592c:	d10b      	bne.n	8015946 <_printf_i+0x142>
 801592e:	6823      	ldr	r3, [r4, #0]
 8015930:	07df      	lsls	r7, r3, #31
 8015932:	d508      	bpl.n	8015946 <_printf_i+0x142>
 8015934:	6923      	ldr	r3, [r4, #16]
 8015936:	6861      	ldr	r1, [r4, #4]
 8015938:	4299      	cmp	r1, r3
 801593a:	bfde      	ittt	le
 801593c:	2330      	movle	r3, #48	@ 0x30
 801593e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015942:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8015946:	1b92      	subs	r2, r2, r6
 8015948:	6122      	str	r2, [r4, #16]
 801594a:	f8cd a000 	str.w	sl, [sp]
 801594e:	464b      	mov	r3, r9
 8015950:	aa03      	add	r2, sp, #12
 8015952:	4621      	mov	r1, r4
 8015954:	4640      	mov	r0, r8
 8015956:	f7ff fee7 	bl	8015728 <_printf_common>
 801595a:	3001      	adds	r0, #1
 801595c:	d14a      	bne.n	80159f4 <_printf_i+0x1f0>
 801595e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015962:	b004      	add	sp, #16
 8015964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015968:	6823      	ldr	r3, [r4, #0]
 801596a:	f043 0320 	orr.w	r3, r3, #32
 801596e:	6023      	str	r3, [r4, #0]
 8015970:	4832      	ldr	r0, [pc, #200]	@ (8015a3c <_printf_i+0x238>)
 8015972:	2778      	movs	r7, #120	@ 0x78
 8015974:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015978:	6823      	ldr	r3, [r4, #0]
 801597a:	6831      	ldr	r1, [r6, #0]
 801597c:	061f      	lsls	r7, r3, #24
 801597e:	f851 5b04 	ldr.w	r5, [r1], #4
 8015982:	d402      	bmi.n	801598a <_printf_i+0x186>
 8015984:	065f      	lsls	r7, r3, #25
 8015986:	bf48      	it	mi
 8015988:	b2ad      	uxthmi	r5, r5
 801598a:	6031      	str	r1, [r6, #0]
 801598c:	07d9      	lsls	r1, r3, #31
 801598e:	bf44      	itt	mi
 8015990:	f043 0320 	orrmi.w	r3, r3, #32
 8015994:	6023      	strmi	r3, [r4, #0]
 8015996:	b11d      	cbz	r5, 80159a0 <_printf_i+0x19c>
 8015998:	2310      	movs	r3, #16
 801599a:	e7ad      	b.n	80158f8 <_printf_i+0xf4>
 801599c:	4826      	ldr	r0, [pc, #152]	@ (8015a38 <_printf_i+0x234>)
 801599e:	e7e9      	b.n	8015974 <_printf_i+0x170>
 80159a0:	6823      	ldr	r3, [r4, #0]
 80159a2:	f023 0320 	bic.w	r3, r3, #32
 80159a6:	6023      	str	r3, [r4, #0]
 80159a8:	e7f6      	b.n	8015998 <_printf_i+0x194>
 80159aa:	4616      	mov	r6, r2
 80159ac:	e7bd      	b.n	801592a <_printf_i+0x126>
 80159ae:	6833      	ldr	r3, [r6, #0]
 80159b0:	6825      	ldr	r5, [r4, #0]
 80159b2:	6961      	ldr	r1, [r4, #20]
 80159b4:	1d18      	adds	r0, r3, #4
 80159b6:	6030      	str	r0, [r6, #0]
 80159b8:	062e      	lsls	r6, r5, #24
 80159ba:	681b      	ldr	r3, [r3, #0]
 80159bc:	d501      	bpl.n	80159c2 <_printf_i+0x1be>
 80159be:	6019      	str	r1, [r3, #0]
 80159c0:	e002      	b.n	80159c8 <_printf_i+0x1c4>
 80159c2:	0668      	lsls	r0, r5, #25
 80159c4:	d5fb      	bpl.n	80159be <_printf_i+0x1ba>
 80159c6:	8019      	strh	r1, [r3, #0]
 80159c8:	2300      	movs	r3, #0
 80159ca:	6123      	str	r3, [r4, #16]
 80159cc:	4616      	mov	r6, r2
 80159ce:	e7bc      	b.n	801594a <_printf_i+0x146>
 80159d0:	6833      	ldr	r3, [r6, #0]
 80159d2:	1d1a      	adds	r2, r3, #4
 80159d4:	6032      	str	r2, [r6, #0]
 80159d6:	681e      	ldr	r6, [r3, #0]
 80159d8:	6862      	ldr	r2, [r4, #4]
 80159da:	2100      	movs	r1, #0
 80159dc:	4630      	mov	r0, r6
 80159de:	f7ea fc97 	bl	8000310 <memchr>
 80159e2:	b108      	cbz	r0, 80159e8 <_printf_i+0x1e4>
 80159e4:	1b80      	subs	r0, r0, r6
 80159e6:	6060      	str	r0, [r4, #4]
 80159e8:	6863      	ldr	r3, [r4, #4]
 80159ea:	6123      	str	r3, [r4, #16]
 80159ec:	2300      	movs	r3, #0
 80159ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80159f2:	e7aa      	b.n	801594a <_printf_i+0x146>
 80159f4:	6923      	ldr	r3, [r4, #16]
 80159f6:	4632      	mov	r2, r6
 80159f8:	4649      	mov	r1, r9
 80159fa:	4640      	mov	r0, r8
 80159fc:	47d0      	blx	sl
 80159fe:	3001      	adds	r0, #1
 8015a00:	d0ad      	beq.n	801595e <_printf_i+0x15a>
 8015a02:	6823      	ldr	r3, [r4, #0]
 8015a04:	079b      	lsls	r3, r3, #30
 8015a06:	d413      	bmi.n	8015a30 <_printf_i+0x22c>
 8015a08:	68e0      	ldr	r0, [r4, #12]
 8015a0a:	9b03      	ldr	r3, [sp, #12]
 8015a0c:	4298      	cmp	r0, r3
 8015a0e:	bfb8      	it	lt
 8015a10:	4618      	movlt	r0, r3
 8015a12:	e7a6      	b.n	8015962 <_printf_i+0x15e>
 8015a14:	2301      	movs	r3, #1
 8015a16:	4632      	mov	r2, r6
 8015a18:	4649      	mov	r1, r9
 8015a1a:	4640      	mov	r0, r8
 8015a1c:	47d0      	blx	sl
 8015a1e:	3001      	adds	r0, #1
 8015a20:	d09d      	beq.n	801595e <_printf_i+0x15a>
 8015a22:	3501      	adds	r5, #1
 8015a24:	68e3      	ldr	r3, [r4, #12]
 8015a26:	9903      	ldr	r1, [sp, #12]
 8015a28:	1a5b      	subs	r3, r3, r1
 8015a2a:	42ab      	cmp	r3, r5
 8015a2c:	dcf2      	bgt.n	8015a14 <_printf_i+0x210>
 8015a2e:	e7eb      	b.n	8015a08 <_printf_i+0x204>
 8015a30:	2500      	movs	r5, #0
 8015a32:	f104 0619 	add.w	r6, r4, #25
 8015a36:	e7f5      	b.n	8015a24 <_printf_i+0x220>
 8015a38:	08019bbe 	.word	0x08019bbe
 8015a3c:	08019bcf 	.word	0x08019bcf

08015a40 <__malloc_lock>:
 8015a40:	4801      	ldr	r0, [pc, #4]	@ (8015a48 <__malloc_lock+0x8>)
 8015a42:	f000 b9a0 	b.w	8015d86 <__retarget_lock_acquire_recursive>
 8015a46:	bf00      	nop
 8015a48:	2400ace4 	.word	0x2400ace4

08015a4c <__malloc_unlock>:
 8015a4c:	4801      	ldr	r0, [pc, #4]	@ (8015a54 <__malloc_unlock+0x8>)
 8015a4e:	f000 b99b 	b.w	8015d88 <__retarget_lock_release_recursive>
 8015a52:	bf00      	nop
 8015a54:	2400ace4 	.word	0x2400ace4

08015a58 <siprintf>:
 8015a58:	b40e      	push	{r1, r2, r3}
 8015a5a:	b510      	push	{r4, lr}
 8015a5c:	b09d      	sub	sp, #116	@ 0x74
 8015a5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8015a60:	9002      	str	r0, [sp, #8]
 8015a62:	9006      	str	r0, [sp, #24]
 8015a64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015a68:	480a      	ldr	r0, [pc, #40]	@ (8015a94 <siprintf+0x3c>)
 8015a6a:	9107      	str	r1, [sp, #28]
 8015a6c:	9104      	str	r1, [sp, #16]
 8015a6e:	490a      	ldr	r1, [pc, #40]	@ (8015a98 <siprintf+0x40>)
 8015a70:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a74:	9105      	str	r1, [sp, #20]
 8015a76:	2400      	movs	r4, #0
 8015a78:	a902      	add	r1, sp, #8
 8015a7a:	6800      	ldr	r0, [r0, #0]
 8015a7c:	9301      	str	r3, [sp, #4]
 8015a7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8015a80:	f001 f8de 	bl	8016c40 <_svfiprintf_r>
 8015a84:	9b02      	ldr	r3, [sp, #8]
 8015a86:	701c      	strb	r4, [r3, #0]
 8015a88:	b01d      	add	sp, #116	@ 0x74
 8015a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015a8e:	b003      	add	sp, #12
 8015a90:	4770      	bx	lr
 8015a92:	bf00      	nop
 8015a94:	24000030 	.word	0x24000030
 8015a98:	ffff0208 	.word	0xffff0208

08015a9c <std>:
 8015a9c:	2300      	movs	r3, #0
 8015a9e:	b510      	push	{r4, lr}
 8015aa0:	4604      	mov	r4, r0
 8015aa2:	e9c0 3300 	strd	r3, r3, [r0]
 8015aa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015aaa:	6083      	str	r3, [r0, #8]
 8015aac:	8181      	strh	r1, [r0, #12]
 8015aae:	6643      	str	r3, [r0, #100]	@ 0x64
 8015ab0:	81c2      	strh	r2, [r0, #14]
 8015ab2:	6183      	str	r3, [r0, #24]
 8015ab4:	4619      	mov	r1, r3
 8015ab6:	2208      	movs	r2, #8
 8015ab8:	305c      	adds	r0, #92	@ 0x5c
 8015aba:	f000 f8dd 	bl	8015c78 <memset>
 8015abe:	4b0d      	ldr	r3, [pc, #52]	@ (8015af4 <std+0x58>)
 8015ac0:	6263      	str	r3, [r4, #36]	@ 0x24
 8015ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8015af8 <std+0x5c>)
 8015ac4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8015afc <std+0x60>)
 8015ac8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015aca:	4b0d      	ldr	r3, [pc, #52]	@ (8015b00 <std+0x64>)
 8015acc:	6323      	str	r3, [r4, #48]	@ 0x30
 8015ace:	4b0d      	ldr	r3, [pc, #52]	@ (8015b04 <std+0x68>)
 8015ad0:	6224      	str	r4, [r4, #32]
 8015ad2:	429c      	cmp	r4, r3
 8015ad4:	d006      	beq.n	8015ae4 <std+0x48>
 8015ad6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015ada:	4294      	cmp	r4, r2
 8015adc:	d002      	beq.n	8015ae4 <std+0x48>
 8015ade:	33d0      	adds	r3, #208	@ 0xd0
 8015ae0:	429c      	cmp	r4, r3
 8015ae2:	d105      	bne.n	8015af0 <std+0x54>
 8015ae4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015aec:	f000 b94a 	b.w	8015d84 <__retarget_lock_init_recursive>
 8015af0:	bd10      	pop	{r4, pc}
 8015af2:	bf00      	nop
 8015af4:	08017909 	.word	0x08017909
 8015af8:	0801792b 	.word	0x0801792b
 8015afc:	08017963 	.word	0x08017963
 8015b00:	08017987 	.word	0x08017987
 8015b04:	2400aba8 	.word	0x2400aba8

08015b08 <stdio_exit_handler>:
 8015b08:	4a02      	ldr	r2, [pc, #8]	@ (8015b14 <stdio_exit_handler+0xc>)
 8015b0a:	4903      	ldr	r1, [pc, #12]	@ (8015b18 <stdio_exit_handler+0x10>)
 8015b0c:	4803      	ldr	r0, [pc, #12]	@ (8015b1c <stdio_exit_handler+0x14>)
 8015b0e:	f000 b87b 	b.w	8015c08 <_fwalk_sglue>
 8015b12:	bf00      	nop
 8015b14:	24000024 	.word	0x24000024
 8015b18:	080171c5 	.word	0x080171c5
 8015b1c:	24000034 	.word	0x24000034

08015b20 <cleanup_stdio>:
 8015b20:	6841      	ldr	r1, [r0, #4]
 8015b22:	4b0c      	ldr	r3, [pc, #48]	@ (8015b54 <cleanup_stdio+0x34>)
 8015b24:	4299      	cmp	r1, r3
 8015b26:	b510      	push	{r4, lr}
 8015b28:	4604      	mov	r4, r0
 8015b2a:	d001      	beq.n	8015b30 <cleanup_stdio+0x10>
 8015b2c:	f001 fb4a 	bl	80171c4 <_fflush_r>
 8015b30:	68a1      	ldr	r1, [r4, #8]
 8015b32:	4b09      	ldr	r3, [pc, #36]	@ (8015b58 <cleanup_stdio+0x38>)
 8015b34:	4299      	cmp	r1, r3
 8015b36:	d002      	beq.n	8015b3e <cleanup_stdio+0x1e>
 8015b38:	4620      	mov	r0, r4
 8015b3a:	f001 fb43 	bl	80171c4 <_fflush_r>
 8015b3e:	68e1      	ldr	r1, [r4, #12]
 8015b40:	4b06      	ldr	r3, [pc, #24]	@ (8015b5c <cleanup_stdio+0x3c>)
 8015b42:	4299      	cmp	r1, r3
 8015b44:	d004      	beq.n	8015b50 <cleanup_stdio+0x30>
 8015b46:	4620      	mov	r0, r4
 8015b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015b4c:	f001 bb3a 	b.w	80171c4 <_fflush_r>
 8015b50:	bd10      	pop	{r4, pc}
 8015b52:	bf00      	nop
 8015b54:	2400aba8 	.word	0x2400aba8
 8015b58:	2400ac10 	.word	0x2400ac10
 8015b5c:	2400ac78 	.word	0x2400ac78

08015b60 <global_stdio_init.part.0>:
 8015b60:	b510      	push	{r4, lr}
 8015b62:	4b0b      	ldr	r3, [pc, #44]	@ (8015b90 <global_stdio_init.part.0+0x30>)
 8015b64:	4c0b      	ldr	r4, [pc, #44]	@ (8015b94 <global_stdio_init.part.0+0x34>)
 8015b66:	4a0c      	ldr	r2, [pc, #48]	@ (8015b98 <global_stdio_init.part.0+0x38>)
 8015b68:	601a      	str	r2, [r3, #0]
 8015b6a:	4620      	mov	r0, r4
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	2104      	movs	r1, #4
 8015b70:	f7ff ff94 	bl	8015a9c <std>
 8015b74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015b78:	2201      	movs	r2, #1
 8015b7a:	2109      	movs	r1, #9
 8015b7c:	f7ff ff8e 	bl	8015a9c <std>
 8015b80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015b84:	2202      	movs	r2, #2
 8015b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015b8a:	2112      	movs	r1, #18
 8015b8c:	f7ff bf86 	b.w	8015a9c <std>
 8015b90:	2400ace0 	.word	0x2400ace0
 8015b94:	2400aba8 	.word	0x2400aba8
 8015b98:	08015b09 	.word	0x08015b09

08015b9c <__sfp_lock_acquire>:
 8015b9c:	4801      	ldr	r0, [pc, #4]	@ (8015ba4 <__sfp_lock_acquire+0x8>)
 8015b9e:	f000 b8f2 	b.w	8015d86 <__retarget_lock_acquire_recursive>
 8015ba2:	bf00      	nop
 8015ba4:	2400ace6 	.word	0x2400ace6

08015ba8 <__sfp_lock_release>:
 8015ba8:	4801      	ldr	r0, [pc, #4]	@ (8015bb0 <__sfp_lock_release+0x8>)
 8015baa:	f000 b8ed 	b.w	8015d88 <__retarget_lock_release_recursive>
 8015bae:	bf00      	nop
 8015bb0:	2400ace6 	.word	0x2400ace6

08015bb4 <__sinit>:
 8015bb4:	b510      	push	{r4, lr}
 8015bb6:	4604      	mov	r4, r0
 8015bb8:	f7ff fff0 	bl	8015b9c <__sfp_lock_acquire>
 8015bbc:	6a23      	ldr	r3, [r4, #32]
 8015bbe:	b11b      	cbz	r3, 8015bc8 <__sinit+0x14>
 8015bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015bc4:	f7ff bff0 	b.w	8015ba8 <__sfp_lock_release>
 8015bc8:	4b04      	ldr	r3, [pc, #16]	@ (8015bdc <__sinit+0x28>)
 8015bca:	6223      	str	r3, [r4, #32]
 8015bcc:	4b04      	ldr	r3, [pc, #16]	@ (8015be0 <__sinit+0x2c>)
 8015bce:	681b      	ldr	r3, [r3, #0]
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d1f5      	bne.n	8015bc0 <__sinit+0xc>
 8015bd4:	f7ff ffc4 	bl	8015b60 <global_stdio_init.part.0>
 8015bd8:	e7f2      	b.n	8015bc0 <__sinit+0xc>
 8015bda:	bf00      	nop
 8015bdc:	08015b21 	.word	0x08015b21
 8015be0:	2400ace0 	.word	0x2400ace0

08015be4 <fiprintf>:
 8015be4:	b40e      	push	{r1, r2, r3}
 8015be6:	b503      	push	{r0, r1, lr}
 8015be8:	4601      	mov	r1, r0
 8015bea:	ab03      	add	r3, sp, #12
 8015bec:	4805      	ldr	r0, [pc, #20]	@ (8015c04 <fiprintf+0x20>)
 8015bee:	f853 2b04 	ldr.w	r2, [r3], #4
 8015bf2:	6800      	ldr	r0, [r0, #0]
 8015bf4:	9301      	str	r3, [sp, #4]
 8015bf6:	f001 f949 	bl	8016e8c <_vfiprintf_r>
 8015bfa:	b002      	add	sp, #8
 8015bfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8015c00:	b003      	add	sp, #12
 8015c02:	4770      	bx	lr
 8015c04:	24000030 	.word	0x24000030

08015c08 <_fwalk_sglue>:
 8015c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015c0c:	4607      	mov	r7, r0
 8015c0e:	4688      	mov	r8, r1
 8015c10:	4614      	mov	r4, r2
 8015c12:	2600      	movs	r6, #0
 8015c14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015c18:	f1b9 0901 	subs.w	r9, r9, #1
 8015c1c:	d505      	bpl.n	8015c2a <_fwalk_sglue+0x22>
 8015c1e:	6824      	ldr	r4, [r4, #0]
 8015c20:	2c00      	cmp	r4, #0
 8015c22:	d1f7      	bne.n	8015c14 <_fwalk_sglue+0xc>
 8015c24:	4630      	mov	r0, r6
 8015c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015c2a:	89ab      	ldrh	r3, [r5, #12]
 8015c2c:	2b01      	cmp	r3, #1
 8015c2e:	d907      	bls.n	8015c40 <_fwalk_sglue+0x38>
 8015c30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015c34:	3301      	adds	r3, #1
 8015c36:	d003      	beq.n	8015c40 <_fwalk_sglue+0x38>
 8015c38:	4629      	mov	r1, r5
 8015c3a:	4638      	mov	r0, r7
 8015c3c:	47c0      	blx	r8
 8015c3e:	4306      	orrs	r6, r0
 8015c40:	3568      	adds	r5, #104	@ 0x68
 8015c42:	e7e9      	b.n	8015c18 <_fwalk_sglue+0x10>

08015c44 <memmove>:
 8015c44:	4288      	cmp	r0, r1
 8015c46:	b510      	push	{r4, lr}
 8015c48:	eb01 0402 	add.w	r4, r1, r2
 8015c4c:	d902      	bls.n	8015c54 <memmove+0x10>
 8015c4e:	4284      	cmp	r4, r0
 8015c50:	4623      	mov	r3, r4
 8015c52:	d807      	bhi.n	8015c64 <memmove+0x20>
 8015c54:	1e43      	subs	r3, r0, #1
 8015c56:	42a1      	cmp	r1, r4
 8015c58:	d008      	beq.n	8015c6c <memmove+0x28>
 8015c5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015c5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015c62:	e7f8      	b.n	8015c56 <memmove+0x12>
 8015c64:	4402      	add	r2, r0
 8015c66:	4601      	mov	r1, r0
 8015c68:	428a      	cmp	r2, r1
 8015c6a:	d100      	bne.n	8015c6e <memmove+0x2a>
 8015c6c:	bd10      	pop	{r4, pc}
 8015c6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015c72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015c76:	e7f7      	b.n	8015c68 <memmove+0x24>

08015c78 <memset>:
 8015c78:	4402      	add	r2, r0
 8015c7a:	4603      	mov	r3, r0
 8015c7c:	4293      	cmp	r3, r2
 8015c7e:	d100      	bne.n	8015c82 <memset+0xa>
 8015c80:	4770      	bx	lr
 8015c82:	f803 1b01 	strb.w	r1, [r3], #1
 8015c86:	e7f9      	b.n	8015c7c <memset+0x4>

08015c88 <_raise_r>:
 8015c88:	291f      	cmp	r1, #31
 8015c8a:	b538      	push	{r3, r4, r5, lr}
 8015c8c:	4605      	mov	r5, r0
 8015c8e:	460c      	mov	r4, r1
 8015c90:	d904      	bls.n	8015c9c <_raise_r+0x14>
 8015c92:	2316      	movs	r3, #22
 8015c94:	6003      	str	r3, [r0, #0]
 8015c96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015c9a:	bd38      	pop	{r3, r4, r5, pc}
 8015c9c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015c9e:	b112      	cbz	r2, 8015ca6 <_raise_r+0x1e>
 8015ca0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015ca4:	b94b      	cbnz	r3, 8015cba <_raise_r+0x32>
 8015ca6:	4628      	mov	r0, r5
 8015ca8:	f000 f830 	bl	8015d0c <_getpid_r>
 8015cac:	4622      	mov	r2, r4
 8015cae:	4601      	mov	r1, r0
 8015cb0:	4628      	mov	r0, r5
 8015cb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015cb6:	f000 b817 	b.w	8015ce8 <_kill_r>
 8015cba:	2b01      	cmp	r3, #1
 8015cbc:	d00a      	beq.n	8015cd4 <_raise_r+0x4c>
 8015cbe:	1c59      	adds	r1, r3, #1
 8015cc0:	d103      	bne.n	8015cca <_raise_r+0x42>
 8015cc2:	2316      	movs	r3, #22
 8015cc4:	6003      	str	r3, [r0, #0]
 8015cc6:	2001      	movs	r0, #1
 8015cc8:	e7e7      	b.n	8015c9a <_raise_r+0x12>
 8015cca:	2100      	movs	r1, #0
 8015ccc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015cd0:	4620      	mov	r0, r4
 8015cd2:	4798      	blx	r3
 8015cd4:	2000      	movs	r0, #0
 8015cd6:	e7e0      	b.n	8015c9a <_raise_r+0x12>

08015cd8 <raise>:
 8015cd8:	4b02      	ldr	r3, [pc, #8]	@ (8015ce4 <raise+0xc>)
 8015cda:	4601      	mov	r1, r0
 8015cdc:	6818      	ldr	r0, [r3, #0]
 8015cde:	f7ff bfd3 	b.w	8015c88 <_raise_r>
 8015ce2:	bf00      	nop
 8015ce4:	24000030 	.word	0x24000030

08015ce8 <_kill_r>:
 8015ce8:	b538      	push	{r3, r4, r5, lr}
 8015cea:	4d07      	ldr	r5, [pc, #28]	@ (8015d08 <_kill_r+0x20>)
 8015cec:	2300      	movs	r3, #0
 8015cee:	4604      	mov	r4, r0
 8015cf0:	4608      	mov	r0, r1
 8015cf2:	4611      	mov	r1, r2
 8015cf4:	602b      	str	r3, [r5, #0]
 8015cf6:	f7ee febd 	bl	8004a74 <_kill>
 8015cfa:	1c43      	adds	r3, r0, #1
 8015cfc:	d102      	bne.n	8015d04 <_kill_r+0x1c>
 8015cfe:	682b      	ldr	r3, [r5, #0]
 8015d00:	b103      	cbz	r3, 8015d04 <_kill_r+0x1c>
 8015d02:	6023      	str	r3, [r4, #0]
 8015d04:	bd38      	pop	{r3, r4, r5, pc}
 8015d06:	bf00      	nop
 8015d08:	2400ace8 	.word	0x2400ace8

08015d0c <_getpid_r>:
 8015d0c:	f7ee beaa 	b.w	8004a64 <_getpid>

08015d10 <_sbrk_r>:
 8015d10:	b538      	push	{r3, r4, r5, lr}
 8015d12:	4d06      	ldr	r5, [pc, #24]	@ (8015d2c <_sbrk_r+0x1c>)
 8015d14:	2300      	movs	r3, #0
 8015d16:	4604      	mov	r4, r0
 8015d18:	4608      	mov	r0, r1
 8015d1a:	602b      	str	r3, [r5, #0]
 8015d1c:	f7ee ff32 	bl	8004b84 <_sbrk>
 8015d20:	1c43      	adds	r3, r0, #1
 8015d22:	d102      	bne.n	8015d2a <_sbrk_r+0x1a>
 8015d24:	682b      	ldr	r3, [r5, #0]
 8015d26:	b103      	cbz	r3, 8015d2a <_sbrk_r+0x1a>
 8015d28:	6023      	str	r3, [r4, #0]
 8015d2a:	bd38      	pop	{r3, r4, r5, pc}
 8015d2c:	2400ace8 	.word	0x2400ace8

08015d30 <__errno>:
 8015d30:	4b01      	ldr	r3, [pc, #4]	@ (8015d38 <__errno+0x8>)
 8015d32:	6818      	ldr	r0, [r3, #0]
 8015d34:	4770      	bx	lr
 8015d36:	bf00      	nop
 8015d38:	24000030 	.word	0x24000030

08015d3c <__libc_init_array>:
 8015d3c:	b570      	push	{r4, r5, r6, lr}
 8015d3e:	4d0d      	ldr	r5, [pc, #52]	@ (8015d74 <__libc_init_array+0x38>)
 8015d40:	4c0d      	ldr	r4, [pc, #52]	@ (8015d78 <__libc_init_array+0x3c>)
 8015d42:	1b64      	subs	r4, r4, r5
 8015d44:	10a4      	asrs	r4, r4, #2
 8015d46:	2600      	movs	r6, #0
 8015d48:	42a6      	cmp	r6, r4
 8015d4a:	d109      	bne.n	8015d60 <__libc_init_array+0x24>
 8015d4c:	4d0b      	ldr	r5, [pc, #44]	@ (8015d7c <__libc_init_array+0x40>)
 8015d4e:	4c0c      	ldr	r4, [pc, #48]	@ (8015d80 <__libc_init_array+0x44>)
 8015d50:	f001 ffe6 	bl	8017d20 <_init>
 8015d54:	1b64      	subs	r4, r4, r5
 8015d56:	10a4      	asrs	r4, r4, #2
 8015d58:	2600      	movs	r6, #0
 8015d5a:	42a6      	cmp	r6, r4
 8015d5c:	d105      	bne.n	8015d6a <__libc_init_array+0x2e>
 8015d5e:	bd70      	pop	{r4, r5, r6, pc}
 8015d60:	f855 3b04 	ldr.w	r3, [r5], #4
 8015d64:	4798      	blx	r3
 8015d66:	3601      	adds	r6, #1
 8015d68:	e7ee      	b.n	8015d48 <__libc_init_array+0xc>
 8015d6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8015d6e:	4798      	blx	r3
 8015d70:	3601      	adds	r6, #1
 8015d72:	e7f2      	b.n	8015d5a <__libc_init_array+0x1e>
 8015d74:	08019eec 	.word	0x08019eec
 8015d78:	08019eec 	.word	0x08019eec
 8015d7c:	08019eec 	.word	0x08019eec
 8015d80:	08019ef4 	.word	0x08019ef4

08015d84 <__retarget_lock_init_recursive>:
 8015d84:	4770      	bx	lr

08015d86 <__retarget_lock_acquire_recursive>:
 8015d86:	4770      	bx	lr

08015d88 <__retarget_lock_release_recursive>:
 8015d88:	4770      	bx	lr
	...

08015d8c <_localeconv_r>:
 8015d8c:	4800      	ldr	r0, [pc, #0]	@ (8015d90 <_localeconv_r+0x4>)
 8015d8e:	4770      	bx	lr
 8015d90:	24000174 	.word	0x24000174

08015d94 <_reclaim_reent>:
 8015d94:	4b2d      	ldr	r3, [pc, #180]	@ (8015e4c <_reclaim_reent+0xb8>)
 8015d96:	681b      	ldr	r3, [r3, #0]
 8015d98:	4283      	cmp	r3, r0
 8015d9a:	b570      	push	{r4, r5, r6, lr}
 8015d9c:	4604      	mov	r4, r0
 8015d9e:	d053      	beq.n	8015e48 <_reclaim_reent+0xb4>
 8015da0:	69c3      	ldr	r3, [r0, #28]
 8015da2:	b31b      	cbz	r3, 8015dec <_reclaim_reent+0x58>
 8015da4:	68db      	ldr	r3, [r3, #12]
 8015da6:	b163      	cbz	r3, 8015dc2 <_reclaim_reent+0x2e>
 8015da8:	2500      	movs	r5, #0
 8015daa:	69e3      	ldr	r3, [r4, #28]
 8015dac:	68db      	ldr	r3, [r3, #12]
 8015dae:	5959      	ldr	r1, [r3, r5]
 8015db0:	b9b1      	cbnz	r1, 8015de0 <_reclaim_reent+0x4c>
 8015db2:	3504      	adds	r5, #4
 8015db4:	2d80      	cmp	r5, #128	@ 0x80
 8015db6:	d1f8      	bne.n	8015daa <_reclaim_reent+0x16>
 8015db8:	69e3      	ldr	r3, [r4, #28]
 8015dba:	4620      	mov	r0, r4
 8015dbc:	68d9      	ldr	r1, [r3, #12]
 8015dbe:	f000 fe99 	bl	8016af4 <_free_r>
 8015dc2:	69e3      	ldr	r3, [r4, #28]
 8015dc4:	6819      	ldr	r1, [r3, #0]
 8015dc6:	b111      	cbz	r1, 8015dce <_reclaim_reent+0x3a>
 8015dc8:	4620      	mov	r0, r4
 8015dca:	f000 fe93 	bl	8016af4 <_free_r>
 8015dce:	69e3      	ldr	r3, [r4, #28]
 8015dd0:	689d      	ldr	r5, [r3, #8]
 8015dd2:	b15d      	cbz	r5, 8015dec <_reclaim_reent+0x58>
 8015dd4:	4629      	mov	r1, r5
 8015dd6:	4620      	mov	r0, r4
 8015dd8:	682d      	ldr	r5, [r5, #0]
 8015dda:	f000 fe8b 	bl	8016af4 <_free_r>
 8015dde:	e7f8      	b.n	8015dd2 <_reclaim_reent+0x3e>
 8015de0:	680e      	ldr	r6, [r1, #0]
 8015de2:	4620      	mov	r0, r4
 8015de4:	f000 fe86 	bl	8016af4 <_free_r>
 8015de8:	4631      	mov	r1, r6
 8015dea:	e7e1      	b.n	8015db0 <_reclaim_reent+0x1c>
 8015dec:	6961      	ldr	r1, [r4, #20]
 8015dee:	b111      	cbz	r1, 8015df6 <_reclaim_reent+0x62>
 8015df0:	4620      	mov	r0, r4
 8015df2:	f000 fe7f 	bl	8016af4 <_free_r>
 8015df6:	69e1      	ldr	r1, [r4, #28]
 8015df8:	b111      	cbz	r1, 8015e00 <_reclaim_reent+0x6c>
 8015dfa:	4620      	mov	r0, r4
 8015dfc:	f000 fe7a 	bl	8016af4 <_free_r>
 8015e00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015e02:	b111      	cbz	r1, 8015e0a <_reclaim_reent+0x76>
 8015e04:	4620      	mov	r0, r4
 8015e06:	f000 fe75 	bl	8016af4 <_free_r>
 8015e0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015e0c:	b111      	cbz	r1, 8015e14 <_reclaim_reent+0x80>
 8015e0e:	4620      	mov	r0, r4
 8015e10:	f000 fe70 	bl	8016af4 <_free_r>
 8015e14:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8015e16:	b111      	cbz	r1, 8015e1e <_reclaim_reent+0x8a>
 8015e18:	4620      	mov	r0, r4
 8015e1a:	f000 fe6b 	bl	8016af4 <_free_r>
 8015e1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8015e20:	b111      	cbz	r1, 8015e28 <_reclaim_reent+0x94>
 8015e22:	4620      	mov	r0, r4
 8015e24:	f000 fe66 	bl	8016af4 <_free_r>
 8015e28:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8015e2a:	b111      	cbz	r1, 8015e32 <_reclaim_reent+0x9e>
 8015e2c:	4620      	mov	r0, r4
 8015e2e:	f000 fe61 	bl	8016af4 <_free_r>
 8015e32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8015e34:	b111      	cbz	r1, 8015e3c <_reclaim_reent+0xa8>
 8015e36:	4620      	mov	r0, r4
 8015e38:	f000 fe5c 	bl	8016af4 <_free_r>
 8015e3c:	6a23      	ldr	r3, [r4, #32]
 8015e3e:	b11b      	cbz	r3, 8015e48 <_reclaim_reent+0xb4>
 8015e40:	4620      	mov	r0, r4
 8015e42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015e46:	4718      	bx	r3
 8015e48:	bd70      	pop	{r4, r5, r6, pc}
 8015e4a:	bf00      	nop
 8015e4c:	24000030 	.word	0x24000030

08015e50 <memcpy>:
 8015e50:	440a      	add	r2, r1
 8015e52:	4291      	cmp	r1, r2
 8015e54:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8015e58:	d100      	bne.n	8015e5c <memcpy+0xc>
 8015e5a:	4770      	bx	lr
 8015e5c:	b510      	push	{r4, lr}
 8015e5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015e62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015e66:	4291      	cmp	r1, r2
 8015e68:	d1f9      	bne.n	8015e5e <memcpy+0xe>
 8015e6a:	bd10      	pop	{r4, pc}

08015e6c <__register_exitproc>:
 8015e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015e70:	4d27      	ldr	r5, [pc, #156]	@ (8015f10 <__register_exitproc+0xa4>)
 8015e72:	4607      	mov	r7, r0
 8015e74:	6828      	ldr	r0, [r5, #0]
 8015e76:	4691      	mov	r9, r2
 8015e78:	460e      	mov	r6, r1
 8015e7a:	4698      	mov	r8, r3
 8015e7c:	f7ff ff83 	bl	8015d86 <__retarget_lock_acquire_recursive>
 8015e80:	4a24      	ldr	r2, [pc, #144]	@ (8015f14 <__register_exitproc+0xa8>)
 8015e82:	6814      	ldr	r4, [r2, #0]
 8015e84:	b93c      	cbnz	r4, 8015e96 <__register_exitproc+0x2a>
 8015e86:	4b24      	ldr	r3, [pc, #144]	@ (8015f18 <__register_exitproc+0xac>)
 8015e88:	6013      	str	r3, [r2, #0]
 8015e8a:	4a24      	ldr	r2, [pc, #144]	@ (8015f1c <__register_exitproc+0xb0>)
 8015e8c:	b112      	cbz	r2, 8015e94 <__register_exitproc+0x28>
 8015e8e:	6812      	ldr	r2, [r2, #0]
 8015e90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8015e94:	4c20      	ldr	r4, [pc, #128]	@ (8015f18 <__register_exitproc+0xac>)
 8015e96:	6863      	ldr	r3, [r4, #4]
 8015e98:	2b1f      	cmp	r3, #31
 8015e9a:	dd06      	ble.n	8015eaa <__register_exitproc+0x3e>
 8015e9c:	6828      	ldr	r0, [r5, #0]
 8015e9e:	f7ff ff73 	bl	8015d88 <__retarget_lock_release_recursive>
 8015ea2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015ea6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015eaa:	b32f      	cbz	r7, 8015ef8 <__register_exitproc+0x8c>
 8015eac:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8015eb0:	b968      	cbnz	r0, 8015ece <__register_exitproc+0x62>
 8015eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8015f20 <__register_exitproc+0xb4>)
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d0f1      	beq.n	8015e9c <__register_exitproc+0x30>
 8015eb8:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8015ebc:	f7ff fb82 	bl	80155c4 <malloc>
 8015ec0:	2800      	cmp	r0, #0
 8015ec2:	d0eb      	beq.n	8015e9c <__register_exitproc+0x30>
 8015ec4:	2300      	movs	r3, #0
 8015ec6:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 8015eca:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 8015ece:	6863      	ldr	r3, [r4, #4]
 8015ed0:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8015ed4:	2201      	movs	r2, #1
 8015ed6:	409a      	lsls	r2, r3
 8015ed8:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8015edc:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8015ee0:	4313      	orrs	r3, r2
 8015ee2:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 8015ee6:	2f02      	cmp	r7, #2
 8015ee8:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 8015eec:	bf02      	ittt	eq
 8015eee:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 8015ef2:	4313      	orreq	r3, r2
 8015ef4:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 8015ef8:	6863      	ldr	r3, [r4, #4]
 8015efa:	6828      	ldr	r0, [r5, #0]
 8015efc:	1c5a      	adds	r2, r3, #1
 8015efe:	3302      	adds	r3, #2
 8015f00:	6062      	str	r2, [r4, #4]
 8015f02:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 8015f06:	f7ff ff3f 	bl	8015d88 <__retarget_lock_release_recursive>
 8015f0a:	2000      	movs	r0, #0
 8015f0c:	e7cb      	b.n	8015ea6 <__register_exitproc+0x3a>
 8015f0e:	bf00      	nop
 8015f10:	24000080 	.word	0x24000080
 8015f14:	2400ad78 	.word	0x2400ad78
 8015f18:	2400acec 	.word	0x2400acec
 8015f1c:	00000000 	.word	0x00000000
 8015f20:	080155c5 	.word	0x080155c5

08015f24 <quorem>:
 8015f24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f28:	6903      	ldr	r3, [r0, #16]
 8015f2a:	690c      	ldr	r4, [r1, #16]
 8015f2c:	42a3      	cmp	r3, r4
 8015f2e:	4607      	mov	r7, r0
 8015f30:	db7e      	blt.n	8016030 <quorem+0x10c>
 8015f32:	3c01      	subs	r4, #1
 8015f34:	f101 0814 	add.w	r8, r1, #20
 8015f38:	00a3      	lsls	r3, r4, #2
 8015f3a:	f100 0514 	add.w	r5, r0, #20
 8015f3e:	9300      	str	r3, [sp, #0]
 8015f40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015f44:	9301      	str	r3, [sp, #4]
 8015f46:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015f4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015f4e:	3301      	adds	r3, #1
 8015f50:	429a      	cmp	r2, r3
 8015f52:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015f56:	fbb2 f6f3 	udiv	r6, r2, r3
 8015f5a:	d32e      	bcc.n	8015fba <quorem+0x96>
 8015f5c:	f04f 0a00 	mov.w	sl, #0
 8015f60:	46c4      	mov	ip, r8
 8015f62:	46ae      	mov	lr, r5
 8015f64:	46d3      	mov	fp, sl
 8015f66:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015f6a:	b298      	uxth	r0, r3
 8015f6c:	fb06 a000 	mla	r0, r6, r0, sl
 8015f70:	0c02      	lsrs	r2, r0, #16
 8015f72:	0c1b      	lsrs	r3, r3, #16
 8015f74:	fb06 2303 	mla	r3, r6, r3, r2
 8015f78:	f8de 2000 	ldr.w	r2, [lr]
 8015f7c:	b280      	uxth	r0, r0
 8015f7e:	b292      	uxth	r2, r2
 8015f80:	1a12      	subs	r2, r2, r0
 8015f82:	445a      	add	r2, fp
 8015f84:	f8de 0000 	ldr.w	r0, [lr]
 8015f88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015f8c:	b29b      	uxth	r3, r3
 8015f8e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015f92:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015f96:	b292      	uxth	r2, r2
 8015f98:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015f9c:	45e1      	cmp	r9, ip
 8015f9e:	f84e 2b04 	str.w	r2, [lr], #4
 8015fa2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015fa6:	d2de      	bcs.n	8015f66 <quorem+0x42>
 8015fa8:	9b00      	ldr	r3, [sp, #0]
 8015faa:	58eb      	ldr	r3, [r5, r3]
 8015fac:	b92b      	cbnz	r3, 8015fba <quorem+0x96>
 8015fae:	9b01      	ldr	r3, [sp, #4]
 8015fb0:	3b04      	subs	r3, #4
 8015fb2:	429d      	cmp	r5, r3
 8015fb4:	461a      	mov	r2, r3
 8015fb6:	d32f      	bcc.n	8016018 <quorem+0xf4>
 8015fb8:	613c      	str	r4, [r7, #16]
 8015fba:	4638      	mov	r0, r7
 8015fbc:	f001 fb9c 	bl	80176f8 <__mcmp>
 8015fc0:	2800      	cmp	r0, #0
 8015fc2:	db25      	blt.n	8016010 <quorem+0xec>
 8015fc4:	4629      	mov	r1, r5
 8015fc6:	2000      	movs	r0, #0
 8015fc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8015fcc:	f8d1 c000 	ldr.w	ip, [r1]
 8015fd0:	fa1f fe82 	uxth.w	lr, r2
 8015fd4:	fa1f f38c 	uxth.w	r3, ip
 8015fd8:	eba3 030e 	sub.w	r3, r3, lr
 8015fdc:	4403      	add	r3, r0
 8015fde:	0c12      	lsrs	r2, r2, #16
 8015fe0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015fe4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015fe8:	b29b      	uxth	r3, r3
 8015fea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015fee:	45c1      	cmp	r9, r8
 8015ff0:	f841 3b04 	str.w	r3, [r1], #4
 8015ff4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015ff8:	d2e6      	bcs.n	8015fc8 <quorem+0xa4>
 8015ffa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015ffe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016002:	b922      	cbnz	r2, 801600e <quorem+0xea>
 8016004:	3b04      	subs	r3, #4
 8016006:	429d      	cmp	r5, r3
 8016008:	461a      	mov	r2, r3
 801600a:	d30b      	bcc.n	8016024 <quorem+0x100>
 801600c:	613c      	str	r4, [r7, #16]
 801600e:	3601      	adds	r6, #1
 8016010:	4630      	mov	r0, r6
 8016012:	b003      	add	sp, #12
 8016014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016018:	6812      	ldr	r2, [r2, #0]
 801601a:	3b04      	subs	r3, #4
 801601c:	2a00      	cmp	r2, #0
 801601e:	d1cb      	bne.n	8015fb8 <quorem+0x94>
 8016020:	3c01      	subs	r4, #1
 8016022:	e7c6      	b.n	8015fb2 <quorem+0x8e>
 8016024:	6812      	ldr	r2, [r2, #0]
 8016026:	3b04      	subs	r3, #4
 8016028:	2a00      	cmp	r2, #0
 801602a:	d1ef      	bne.n	801600c <quorem+0xe8>
 801602c:	3c01      	subs	r4, #1
 801602e:	e7ea      	b.n	8016006 <quorem+0xe2>
 8016030:	2000      	movs	r0, #0
 8016032:	e7ee      	b.n	8016012 <quorem+0xee>
 8016034:	0000      	movs	r0, r0
	...

08016038 <_dtoa_r>:
 8016038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801603c:	ed2d 8b02 	vpush	{d8}
 8016040:	69c7      	ldr	r7, [r0, #28]
 8016042:	b091      	sub	sp, #68	@ 0x44
 8016044:	ed8d 0b02 	vstr	d0, [sp, #8]
 8016048:	ec55 4b10 	vmov	r4, r5, d0
 801604c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801604e:	9107      	str	r1, [sp, #28]
 8016050:	4681      	mov	r9, r0
 8016052:	9209      	str	r2, [sp, #36]	@ 0x24
 8016054:	930d      	str	r3, [sp, #52]	@ 0x34
 8016056:	b97f      	cbnz	r7, 8016078 <_dtoa_r+0x40>
 8016058:	2010      	movs	r0, #16
 801605a:	f7ff fab3 	bl	80155c4 <malloc>
 801605e:	4602      	mov	r2, r0
 8016060:	f8c9 001c 	str.w	r0, [r9, #28]
 8016064:	b920      	cbnz	r0, 8016070 <_dtoa_r+0x38>
 8016066:	4ba0      	ldr	r3, [pc, #640]	@ (80162e8 <_dtoa_r+0x2b0>)
 8016068:	21ef      	movs	r1, #239	@ 0xef
 801606a:	48a0      	ldr	r0, [pc, #640]	@ (80162ec <_dtoa_r+0x2b4>)
 801606c:	f7fe ffdc 	bl	8015028 <__assert_func>
 8016070:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8016074:	6007      	str	r7, [r0, #0]
 8016076:	60c7      	str	r7, [r0, #12]
 8016078:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801607c:	6819      	ldr	r1, [r3, #0]
 801607e:	b159      	cbz	r1, 8016098 <_dtoa_r+0x60>
 8016080:	685a      	ldr	r2, [r3, #4]
 8016082:	604a      	str	r2, [r1, #4]
 8016084:	2301      	movs	r3, #1
 8016086:	4093      	lsls	r3, r2
 8016088:	608b      	str	r3, [r1, #8]
 801608a:	4648      	mov	r0, r9
 801608c:	f001 f902 	bl	8017294 <_Bfree>
 8016090:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016094:	2200      	movs	r2, #0
 8016096:	601a      	str	r2, [r3, #0]
 8016098:	1e2b      	subs	r3, r5, #0
 801609a:	bfbb      	ittet	lt
 801609c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80160a0:	9303      	strlt	r3, [sp, #12]
 80160a2:	2300      	movge	r3, #0
 80160a4:	2201      	movlt	r2, #1
 80160a6:	bfac      	ite	ge
 80160a8:	6033      	strge	r3, [r6, #0]
 80160aa:	6032      	strlt	r2, [r6, #0]
 80160ac:	4b90      	ldr	r3, [pc, #576]	@ (80162f0 <_dtoa_r+0x2b8>)
 80160ae:	9e03      	ldr	r6, [sp, #12]
 80160b0:	43b3      	bics	r3, r6
 80160b2:	d110      	bne.n	80160d6 <_dtoa_r+0x9e>
 80160b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80160b6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80160ba:	6013      	str	r3, [r2, #0]
 80160bc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80160c0:	4323      	orrs	r3, r4
 80160c2:	f000 84e6 	beq.w	8016a92 <_dtoa_r+0xa5a>
 80160c6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80160c8:	4f8a      	ldr	r7, [pc, #552]	@ (80162f4 <_dtoa_r+0x2bc>)
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	f000 84e8 	beq.w	8016aa0 <_dtoa_r+0xa68>
 80160d0:	1cfb      	adds	r3, r7, #3
 80160d2:	f000 bce3 	b.w	8016a9c <_dtoa_r+0xa64>
 80160d6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80160da:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80160de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160e2:	d10a      	bne.n	80160fa <_dtoa_r+0xc2>
 80160e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80160e6:	2301      	movs	r3, #1
 80160e8:	6013      	str	r3, [r2, #0]
 80160ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80160ec:	b113      	cbz	r3, 80160f4 <_dtoa_r+0xbc>
 80160ee:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80160f0:	4b81      	ldr	r3, [pc, #516]	@ (80162f8 <_dtoa_r+0x2c0>)
 80160f2:	6013      	str	r3, [r2, #0]
 80160f4:	4f81      	ldr	r7, [pc, #516]	@ (80162fc <_dtoa_r+0x2c4>)
 80160f6:	f000 bcd3 	b.w	8016aa0 <_dtoa_r+0xa68>
 80160fa:	aa0e      	add	r2, sp, #56	@ 0x38
 80160fc:	a90f      	add	r1, sp, #60	@ 0x3c
 80160fe:	4648      	mov	r0, r9
 8016100:	eeb0 0b48 	vmov.f64	d0, d8
 8016104:	f001 fba8 	bl	8017858 <__d2b>
 8016108:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801610c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801610e:	9001      	str	r0, [sp, #4]
 8016110:	2b00      	cmp	r3, #0
 8016112:	d045      	beq.n	80161a0 <_dtoa_r+0x168>
 8016114:	eeb0 7b48 	vmov.f64	d7, d8
 8016118:	ee18 1a90 	vmov	r1, s17
 801611c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8016120:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8016124:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8016128:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801612c:	2500      	movs	r5, #0
 801612e:	ee07 1a90 	vmov	s15, r1
 8016132:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8016136:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80162d0 <_dtoa_r+0x298>
 801613a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801613e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80162d8 <_dtoa_r+0x2a0>
 8016142:	eea7 6b05 	vfma.f64	d6, d7, d5
 8016146:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80162e0 <_dtoa_r+0x2a8>
 801614a:	ee07 3a90 	vmov	s15, r3
 801614e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8016152:	eeb0 7b46 	vmov.f64	d7, d6
 8016156:	eea4 7b05 	vfma.f64	d7, d4, d5
 801615a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801615e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8016162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016166:	ee16 8a90 	vmov	r8, s13
 801616a:	d508      	bpl.n	801617e <_dtoa_r+0x146>
 801616c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8016170:	eeb4 6b47 	vcmp.f64	d6, d7
 8016174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016178:	bf18      	it	ne
 801617a:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 801617e:	f1b8 0f16 	cmp.w	r8, #22
 8016182:	d82b      	bhi.n	80161dc <_dtoa_r+0x1a4>
 8016184:	495e      	ldr	r1, [pc, #376]	@ (8016300 <_dtoa_r+0x2c8>)
 8016186:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801618a:	ed91 7b00 	vldr	d7, [r1]
 801618e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8016192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016196:	d501      	bpl.n	801619c <_dtoa_r+0x164>
 8016198:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801619c:	2100      	movs	r1, #0
 801619e:	e01e      	b.n	80161de <_dtoa_r+0x1a6>
 80161a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80161a2:	4413      	add	r3, r2
 80161a4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80161a8:	2920      	cmp	r1, #32
 80161aa:	bfc1      	itttt	gt
 80161ac:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80161b0:	408e      	lslgt	r6, r1
 80161b2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80161b6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80161ba:	bfd6      	itet	le
 80161bc:	f1c1 0120 	rsble	r1, r1, #32
 80161c0:	4331      	orrgt	r1, r6
 80161c2:	fa04 f101 	lslle.w	r1, r4, r1
 80161c6:	ee07 1a90 	vmov	s15, r1
 80161ca:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80161ce:	3b01      	subs	r3, #1
 80161d0:	ee17 1a90 	vmov	r1, s15
 80161d4:	2501      	movs	r5, #1
 80161d6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80161da:	e7a8      	b.n	801612e <_dtoa_r+0xf6>
 80161dc:	2101      	movs	r1, #1
 80161de:	1ad2      	subs	r2, r2, r3
 80161e0:	1e53      	subs	r3, r2, #1
 80161e2:	9306      	str	r3, [sp, #24]
 80161e4:	bf45      	ittet	mi
 80161e6:	f1c2 0301 	rsbmi	r3, r2, #1
 80161ea:	9304      	strmi	r3, [sp, #16]
 80161ec:	2300      	movpl	r3, #0
 80161ee:	2300      	movmi	r3, #0
 80161f0:	bf4c      	ite	mi
 80161f2:	9306      	strmi	r3, [sp, #24]
 80161f4:	9304      	strpl	r3, [sp, #16]
 80161f6:	f1b8 0f00 	cmp.w	r8, #0
 80161fa:	910c      	str	r1, [sp, #48]	@ 0x30
 80161fc:	db18      	blt.n	8016230 <_dtoa_r+0x1f8>
 80161fe:	9b06      	ldr	r3, [sp, #24]
 8016200:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8016204:	4443      	add	r3, r8
 8016206:	9306      	str	r3, [sp, #24]
 8016208:	2300      	movs	r3, #0
 801620a:	9a07      	ldr	r2, [sp, #28]
 801620c:	2a09      	cmp	r2, #9
 801620e:	d845      	bhi.n	801629c <_dtoa_r+0x264>
 8016210:	2a05      	cmp	r2, #5
 8016212:	bfc4      	itt	gt
 8016214:	3a04      	subgt	r2, #4
 8016216:	9207      	strgt	r2, [sp, #28]
 8016218:	9a07      	ldr	r2, [sp, #28]
 801621a:	f1a2 0202 	sub.w	r2, r2, #2
 801621e:	bfcc      	ite	gt
 8016220:	2400      	movgt	r4, #0
 8016222:	2401      	movle	r4, #1
 8016224:	2a03      	cmp	r2, #3
 8016226:	d844      	bhi.n	80162b2 <_dtoa_r+0x27a>
 8016228:	e8df f002 	tbb	[pc, r2]
 801622c:	0b173634 	.word	0x0b173634
 8016230:	9b04      	ldr	r3, [sp, #16]
 8016232:	2200      	movs	r2, #0
 8016234:	eba3 0308 	sub.w	r3, r3, r8
 8016238:	9304      	str	r3, [sp, #16]
 801623a:	920a      	str	r2, [sp, #40]	@ 0x28
 801623c:	f1c8 0300 	rsb	r3, r8, #0
 8016240:	e7e3      	b.n	801620a <_dtoa_r+0x1d2>
 8016242:	2201      	movs	r2, #1
 8016244:	9208      	str	r2, [sp, #32]
 8016246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016248:	eb08 0b02 	add.w	fp, r8, r2
 801624c:	f10b 0a01 	add.w	sl, fp, #1
 8016250:	4652      	mov	r2, sl
 8016252:	2a01      	cmp	r2, #1
 8016254:	bfb8      	it	lt
 8016256:	2201      	movlt	r2, #1
 8016258:	e006      	b.n	8016268 <_dtoa_r+0x230>
 801625a:	2201      	movs	r2, #1
 801625c:	9208      	str	r2, [sp, #32]
 801625e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016260:	2a00      	cmp	r2, #0
 8016262:	dd29      	ble.n	80162b8 <_dtoa_r+0x280>
 8016264:	4693      	mov	fp, r2
 8016266:	4692      	mov	sl, r2
 8016268:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801626c:	2100      	movs	r1, #0
 801626e:	2004      	movs	r0, #4
 8016270:	f100 0614 	add.w	r6, r0, #20
 8016274:	4296      	cmp	r6, r2
 8016276:	d926      	bls.n	80162c6 <_dtoa_r+0x28e>
 8016278:	6079      	str	r1, [r7, #4]
 801627a:	4648      	mov	r0, r9
 801627c:	9305      	str	r3, [sp, #20]
 801627e:	f000 ffc9 	bl	8017214 <_Balloc>
 8016282:	9b05      	ldr	r3, [sp, #20]
 8016284:	4607      	mov	r7, r0
 8016286:	2800      	cmp	r0, #0
 8016288:	d13e      	bne.n	8016308 <_dtoa_r+0x2d0>
 801628a:	4b1e      	ldr	r3, [pc, #120]	@ (8016304 <_dtoa_r+0x2cc>)
 801628c:	4602      	mov	r2, r0
 801628e:	f240 11af 	movw	r1, #431	@ 0x1af
 8016292:	e6ea      	b.n	801606a <_dtoa_r+0x32>
 8016294:	2200      	movs	r2, #0
 8016296:	e7e1      	b.n	801625c <_dtoa_r+0x224>
 8016298:	2200      	movs	r2, #0
 801629a:	e7d3      	b.n	8016244 <_dtoa_r+0x20c>
 801629c:	2401      	movs	r4, #1
 801629e:	2200      	movs	r2, #0
 80162a0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80162a4:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80162a8:	2100      	movs	r1, #0
 80162aa:	46da      	mov	sl, fp
 80162ac:	2212      	movs	r2, #18
 80162ae:	9109      	str	r1, [sp, #36]	@ 0x24
 80162b0:	e7da      	b.n	8016268 <_dtoa_r+0x230>
 80162b2:	2201      	movs	r2, #1
 80162b4:	9208      	str	r2, [sp, #32]
 80162b6:	e7f5      	b.n	80162a4 <_dtoa_r+0x26c>
 80162b8:	f04f 0b01 	mov.w	fp, #1
 80162bc:	46da      	mov	sl, fp
 80162be:	465a      	mov	r2, fp
 80162c0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80162c4:	e7d0      	b.n	8016268 <_dtoa_r+0x230>
 80162c6:	3101      	adds	r1, #1
 80162c8:	0040      	lsls	r0, r0, #1
 80162ca:	e7d1      	b.n	8016270 <_dtoa_r+0x238>
 80162cc:	f3af 8000 	nop.w
 80162d0:	636f4361 	.word	0x636f4361
 80162d4:	3fd287a7 	.word	0x3fd287a7
 80162d8:	8b60c8b3 	.word	0x8b60c8b3
 80162dc:	3fc68a28 	.word	0x3fc68a28
 80162e0:	509f79fb 	.word	0x509f79fb
 80162e4:	3fd34413 	.word	0x3fd34413
 80162e8:	08019bed 	.word	0x08019bed
 80162ec:	08019c04 	.word	0x08019c04
 80162f0:	7ff00000 	.word	0x7ff00000
 80162f4:	08019be9 	.word	0x08019be9
 80162f8:	08019bbd 	.word	0x08019bbd
 80162fc:	08019bbc 	.word	0x08019bbc
 8016300:	08019d18 	.word	0x08019d18
 8016304:	08019c5c 	.word	0x08019c5c
 8016308:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801630c:	f1ba 0f0e 	cmp.w	sl, #14
 8016310:	6010      	str	r0, [r2, #0]
 8016312:	d86e      	bhi.n	80163f2 <_dtoa_r+0x3ba>
 8016314:	2c00      	cmp	r4, #0
 8016316:	d06c      	beq.n	80163f2 <_dtoa_r+0x3ba>
 8016318:	f1b8 0f00 	cmp.w	r8, #0
 801631c:	f340 80b4 	ble.w	8016488 <_dtoa_r+0x450>
 8016320:	4ac8      	ldr	r2, [pc, #800]	@ (8016644 <_dtoa_r+0x60c>)
 8016322:	f008 010f 	and.w	r1, r8, #15
 8016326:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801632a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801632e:	ed92 7b00 	vldr	d7, [r2]
 8016332:	ea4f 1128 	mov.w	r1, r8, asr #4
 8016336:	f000 809b 	beq.w	8016470 <_dtoa_r+0x438>
 801633a:	4ac3      	ldr	r2, [pc, #780]	@ (8016648 <_dtoa_r+0x610>)
 801633c:	ed92 6b08 	vldr	d6, [r2, #32]
 8016340:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8016344:	ed8d 6b02 	vstr	d6, [sp, #8]
 8016348:	f001 010f 	and.w	r1, r1, #15
 801634c:	2203      	movs	r2, #3
 801634e:	48be      	ldr	r0, [pc, #760]	@ (8016648 <_dtoa_r+0x610>)
 8016350:	2900      	cmp	r1, #0
 8016352:	f040 808f 	bne.w	8016474 <_dtoa_r+0x43c>
 8016356:	ed9d 6b02 	vldr	d6, [sp, #8]
 801635a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801635e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016362:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016364:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016368:	2900      	cmp	r1, #0
 801636a:	f000 80b3 	beq.w	80164d4 <_dtoa_r+0x49c>
 801636e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8016372:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8016376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801637a:	f140 80ab 	bpl.w	80164d4 <_dtoa_r+0x49c>
 801637e:	f1ba 0f00 	cmp.w	sl, #0
 8016382:	f000 80a7 	beq.w	80164d4 <_dtoa_r+0x49c>
 8016386:	f1bb 0f00 	cmp.w	fp, #0
 801638a:	dd30      	ble.n	80163ee <_dtoa_r+0x3b6>
 801638c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8016390:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016394:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016398:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801639c:	9105      	str	r1, [sp, #20]
 801639e:	3201      	adds	r2, #1
 80163a0:	465c      	mov	r4, fp
 80163a2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80163a6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80163aa:	ee07 2a90 	vmov	s15, r2
 80163ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80163b2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80163b6:	ee15 2a90 	vmov	r2, s11
 80163ba:	ec51 0b15 	vmov	r0, r1, d5
 80163be:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80163c2:	2c00      	cmp	r4, #0
 80163c4:	f040 808a 	bne.w	80164dc <_dtoa_r+0x4a4>
 80163c8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80163cc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80163d0:	ec41 0b17 	vmov	d7, r0, r1
 80163d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80163d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163dc:	f300 826a 	bgt.w	80168b4 <_dtoa_r+0x87c>
 80163e0:	eeb1 7b47 	vneg.f64	d7, d7
 80163e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80163e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163ec:	d423      	bmi.n	8016436 <_dtoa_r+0x3fe>
 80163ee:	ed8d 8b02 	vstr	d8, [sp, #8]
 80163f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80163f4:	2a00      	cmp	r2, #0
 80163f6:	f2c0 8129 	blt.w	801664c <_dtoa_r+0x614>
 80163fa:	f1b8 0f0e 	cmp.w	r8, #14
 80163fe:	f300 8125 	bgt.w	801664c <_dtoa_r+0x614>
 8016402:	4b90      	ldr	r3, [pc, #576]	@ (8016644 <_dtoa_r+0x60c>)
 8016404:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016408:	ed93 6b00 	vldr	d6, [r3]
 801640c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801640e:	2b00      	cmp	r3, #0
 8016410:	f280 80c8 	bge.w	80165a4 <_dtoa_r+0x56c>
 8016414:	f1ba 0f00 	cmp.w	sl, #0
 8016418:	f300 80c4 	bgt.w	80165a4 <_dtoa_r+0x56c>
 801641c:	d10b      	bne.n	8016436 <_dtoa_r+0x3fe>
 801641e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8016422:	ee26 6b07 	vmul.f64	d6, d6, d7
 8016426:	ed9d 7b02 	vldr	d7, [sp, #8]
 801642a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801642e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016432:	f2c0 823c 	blt.w	80168ae <_dtoa_r+0x876>
 8016436:	2400      	movs	r4, #0
 8016438:	4625      	mov	r5, r4
 801643a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801643c:	43db      	mvns	r3, r3
 801643e:	9305      	str	r3, [sp, #20]
 8016440:	463e      	mov	r6, r7
 8016442:	f04f 0800 	mov.w	r8, #0
 8016446:	4621      	mov	r1, r4
 8016448:	4648      	mov	r0, r9
 801644a:	f000 ff23 	bl	8017294 <_Bfree>
 801644e:	2d00      	cmp	r5, #0
 8016450:	f000 80a2 	beq.w	8016598 <_dtoa_r+0x560>
 8016454:	f1b8 0f00 	cmp.w	r8, #0
 8016458:	d005      	beq.n	8016466 <_dtoa_r+0x42e>
 801645a:	45a8      	cmp	r8, r5
 801645c:	d003      	beq.n	8016466 <_dtoa_r+0x42e>
 801645e:	4641      	mov	r1, r8
 8016460:	4648      	mov	r0, r9
 8016462:	f000 ff17 	bl	8017294 <_Bfree>
 8016466:	4629      	mov	r1, r5
 8016468:	4648      	mov	r0, r9
 801646a:	f000 ff13 	bl	8017294 <_Bfree>
 801646e:	e093      	b.n	8016598 <_dtoa_r+0x560>
 8016470:	2202      	movs	r2, #2
 8016472:	e76c      	b.n	801634e <_dtoa_r+0x316>
 8016474:	07cc      	lsls	r4, r1, #31
 8016476:	d504      	bpl.n	8016482 <_dtoa_r+0x44a>
 8016478:	ed90 6b00 	vldr	d6, [r0]
 801647c:	3201      	adds	r2, #1
 801647e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016482:	1049      	asrs	r1, r1, #1
 8016484:	3008      	adds	r0, #8
 8016486:	e763      	b.n	8016350 <_dtoa_r+0x318>
 8016488:	d022      	beq.n	80164d0 <_dtoa_r+0x498>
 801648a:	f1c8 0100 	rsb	r1, r8, #0
 801648e:	4a6d      	ldr	r2, [pc, #436]	@ (8016644 <_dtoa_r+0x60c>)
 8016490:	f001 000f 	and.w	r0, r1, #15
 8016494:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8016498:	ed92 7b00 	vldr	d7, [r2]
 801649c:	ee28 7b07 	vmul.f64	d7, d8, d7
 80164a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80164a4:	4868      	ldr	r0, [pc, #416]	@ (8016648 <_dtoa_r+0x610>)
 80164a6:	1109      	asrs	r1, r1, #4
 80164a8:	2400      	movs	r4, #0
 80164aa:	2202      	movs	r2, #2
 80164ac:	b929      	cbnz	r1, 80164ba <_dtoa_r+0x482>
 80164ae:	2c00      	cmp	r4, #0
 80164b0:	f43f af57 	beq.w	8016362 <_dtoa_r+0x32a>
 80164b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80164b8:	e753      	b.n	8016362 <_dtoa_r+0x32a>
 80164ba:	07ce      	lsls	r6, r1, #31
 80164bc:	d505      	bpl.n	80164ca <_dtoa_r+0x492>
 80164be:	ed90 6b00 	vldr	d6, [r0]
 80164c2:	3201      	adds	r2, #1
 80164c4:	2401      	movs	r4, #1
 80164c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80164ca:	1049      	asrs	r1, r1, #1
 80164cc:	3008      	adds	r0, #8
 80164ce:	e7ed      	b.n	80164ac <_dtoa_r+0x474>
 80164d0:	2202      	movs	r2, #2
 80164d2:	e746      	b.n	8016362 <_dtoa_r+0x32a>
 80164d4:	f8cd 8014 	str.w	r8, [sp, #20]
 80164d8:	4654      	mov	r4, sl
 80164da:	e762      	b.n	80163a2 <_dtoa_r+0x36a>
 80164dc:	4a59      	ldr	r2, [pc, #356]	@ (8016644 <_dtoa_r+0x60c>)
 80164de:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80164e2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80164e6:	9a08      	ldr	r2, [sp, #32]
 80164e8:	ec41 0b17 	vmov	d7, r0, r1
 80164ec:	443c      	add	r4, r7
 80164ee:	b34a      	cbz	r2, 8016544 <_dtoa_r+0x50c>
 80164f0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80164f4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80164f8:	463e      	mov	r6, r7
 80164fa:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80164fe:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8016502:	ee35 7b47 	vsub.f64	d7, d5, d7
 8016506:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801650a:	ee14 2a90 	vmov	r2, s9
 801650e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8016512:	3230      	adds	r2, #48	@ 0x30
 8016514:	ee36 6b45 	vsub.f64	d6, d6, d5
 8016518:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801651c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016520:	f806 2b01 	strb.w	r2, [r6], #1
 8016524:	d438      	bmi.n	8016598 <_dtoa_r+0x560>
 8016526:	ee32 5b46 	vsub.f64	d5, d2, d6
 801652a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801652e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016532:	d46e      	bmi.n	8016612 <_dtoa_r+0x5da>
 8016534:	42a6      	cmp	r6, r4
 8016536:	f43f af5a 	beq.w	80163ee <_dtoa_r+0x3b6>
 801653a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801653e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8016542:	e7e0      	b.n	8016506 <_dtoa_r+0x4ce>
 8016544:	4621      	mov	r1, r4
 8016546:	463e      	mov	r6, r7
 8016548:	ee27 7b04 	vmul.f64	d7, d7, d4
 801654c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8016550:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8016554:	ee14 2a90 	vmov	r2, s9
 8016558:	3230      	adds	r2, #48	@ 0x30
 801655a:	f806 2b01 	strb.w	r2, [r6], #1
 801655e:	42a6      	cmp	r6, r4
 8016560:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8016564:	ee36 6b45 	vsub.f64	d6, d6, d5
 8016568:	d119      	bne.n	801659e <_dtoa_r+0x566>
 801656a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801656e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8016572:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8016576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801657a:	dc4a      	bgt.n	8016612 <_dtoa_r+0x5da>
 801657c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8016580:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8016584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016588:	f57f af31 	bpl.w	80163ee <_dtoa_r+0x3b6>
 801658c:	460e      	mov	r6, r1
 801658e:	3901      	subs	r1, #1
 8016590:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016594:	2b30      	cmp	r3, #48	@ 0x30
 8016596:	d0f9      	beq.n	801658c <_dtoa_r+0x554>
 8016598:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801659c:	e027      	b.n	80165ee <_dtoa_r+0x5b6>
 801659e:	ee26 6b03 	vmul.f64	d6, d6, d3
 80165a2:	e7d5      	b.n	8016550 <_dtoa_r+0x518>
 80165a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80165a8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80165ac:	463e      	mov	r6, r7
 80165ae:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80165b2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80165b6:	ee15 3a10 	vmov	r3, s10
 80165ba:	3330      	adds	r3, #48	@ 0x30
 80165bc:	f806 3b01 	strb.w	r3, [r6], #1
 80165c0:	1bf3      	subs	r3, r6, r7
 80165c2:	459a      	cmp	sl, r3
 80165c4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80165c8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80165cc:	d132      	bne.n	8016634 <_dtoa_r+0x5fc>
 80165ce:	ee37 7b07 	vadd.f64	d7, d7, d7
 80165d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80165d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80165da:	dc18      	bgt.n	801660e <_dtoa_r+0x5d6>
 80165dc:	eeb4 7b46 	vcmp.f64	d7, d6
 80165e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80165e4:	d103      	bne.n	80165ee <_dtoa_r+0x5b6>
 80165e6:	ee15 3a10 	vmov	r3, s10
 80165ea:	07db      	lsls	r3, r3, #31
 80165ec:	d40f      	bmi.n	801660e <_dtoa_r+0x5d6>
 80165ee:	9901      	ldr	r1, [sp, #4]
 80165f0:	4648      	mov	r0, r9
 80165f2:	f000 fe4f 	bl	8017294 <_Bfree>
 80165f6:	2300      	movs	r3, #0
 80165f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80165fa:	7033      	strb	r3, [r6, #0]
 80165fc:	f108 0301 	add.w	r3, r8, #1
 8016600:	6013      	str	r3, [r2, #0]
 8016602:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8016604:	2b00      	cmp	r3, #0
 8016606:	f000 824b 	beq.w	8016aa0 <_dtoa_r+0xa68>
 801660a:	601e      	str	r6, [r3, #0]
 801660c:	e248      	b.n	8016aa0 <_dtoa_r+0xa68>
 801660e:	f8cd 8014 	str.w	r8, [sp, #20]
 8016612:	4633      	mov	r3, r6
 8016614:	461e      	mov	r6, r3
 8016616:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801661a:	2a39      	cmp	r2, #57	@ 0x39
 801661c:	d106      	bne.n	801662c <_dtoa_r+0x5f4>
 801661e:	429f      	cmp	r7, r3
 8016620:	d1f8      	bne.n	8016614 <_dtoa_r+0x5dc>
 8016622:	9a05      	ldr	r2, [sp, #20]
 8016624:	3201      	adds	r2, #1
 8016626:	9205      	str	r2, [sp, #20]
 8016628:	2230      	movs	r2, #48	@ 0x30
 801662a:	703a      	strb	r2, [r7, #0]
 801662c:	781a      	ldrb	r2, [r3, #0]
 801662e:	3201      	adds	r2, #1
 8016630:	701a      	strb	r2, [r3, #0]
 8016632:	e7b1      	b.n	8016598 <_dtoa_r+0x560>
 8016634:	ee27 7b04 	vmul.f64	d7, d7, d4
 8016638:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801663c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016640:	d1b5      	bne.n	80165ae <_dtoa_r+0x576>
 8016642:	e7d4      	b.n	80165ee <_dtoa_r+0x5b6>
 8016644:	08019d18 	.word	0x08019d18
 8016648:	08019cf0 	.word	0x08019cf0
 801664c:	9908      	ldr	r1, [sp, #32]
 801664e:	2900      	cmp	r1, #0
 8016650:	f000 80e9 	beq.w	8016826 <_dtoa_r+0x7ee>
 8016654:	9907      	ldr	r1, [sp, #28]
 8016656:	2901      	cmp	r1, #1
 8016658:	f300 80cb 	bgt.w	80167f2 <_dtoa_r+0x7ba>
 801665c:	2d00      	cmp	r5, #0
 801665e:	f000 80c4 	beq.w	80167ea <_dtoa_r+0x7b2>
 8016662:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016666:	9e04      	ldr	r6, [sp, #16]
 8016668:	461c      	mov	r4, r3
 801666a:	9305      	str	r3, [sp, #20]
 801666c:	9b04      	ldr	r3, [sp, #16]
 801666e:	4413      	add	r3, r2
 8016670:	9304      	str	r3, [sp, #16]
 8016672:	9b06      	ldr	r3, [sp, #24]
 8016674:	2101      	movs	r1, #1
 8016676:	4413      	add	r3, r2
 8016678:	4648      	mov	r0, r9
 801667a:	9306      	str	r3, [sp, #24]
 801667c:	f000 febe 	bl	80173fc <__i2b>
 8016680:	9b05      	ldr	r3, [sp, #20]
 8016682:	4605      	mov	r5, r0
 8016684:	b166      	cbz	r6, 80166a0 <_dtoa_r+0x668>
 8016686:	9a06      	ldr	r2, [sp, #24]
 8016688:	2a00      	cmp	r2, #0
 801668a:	dd09      	ble.n	80166a0 <_dtoa_r+0x668>
 801668c:	42b2      	cmp	r2, r6
 801668e:	9904      	ldr	r1, [sp, #16]
 8016690:	bfa8      	it	ge
 8016692:	4632      	movge	r2, r6
 8016694:	1a89      	subs	r1, r1, r2
 8016696:	9104      	str	r1, [sp, #16]
 8016698:	9906      	ldr	r1, [sp, #24]
 801669a:	1ab6      	subs	r6, r6, r2
 801669c:	1a8a      	subs	r2, r1, r2
 801669e:	9206      	str	r2, [sp, #24]
 80166a0:	b30b      	cbz	r3, 80166e6 <_dtoa_r+0x6ae>
 80166a2:	9a08      	ldr	r2, [sp, #32]
 80166a4:	2a00      	cmp	r2, #0
 80166a6:	f000 80c5 	beq.w	8016834 <_dtoa_r+0x7fc>
 80166aa:	2c00      	cmp	r4, #0
 80166ac:	f000 80bf 	beq.w	801682e <_dtoa_r+0x7f6>
 80166b0:	4629      	mov	r1, r5
 80166b2:	4622      	mov	r2, r4
 80166b4:	4648      	mov	r0, r9
 80166b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80166b8:	f000 ff58 	bl	801756c <__pow5mult>
 80166bc:	9a01      	ldr	r2, [sp, #4]
 80166be:	4601      	mov	r1, r0
 80166c0:	4605      	mov	r5, r0
 80166c2:	4648      	mov	r0, r9
 80166c4:	f000 feb0 	bl	8017428 <__multiply>
 80166c8:	9901      	ldr	r1, [sp, #4]
 80166ca:	9005      	str	r0, [sp, #20]
 80166cc:	4648      	mov	r0, r9
 80166ce:	f000 fde1 	bl	8017294 <_Bfree>
 80166d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80166d4:	1b1b      	subs	r3, r3, r4
 80166d6:	f000 80b0 	beq.w	801683a <_dtoa_r+0x802>
 80166da:	9905      	ldr	r1, [sp, #20]
 80166dc:	461a      	mov	r2, r3
 80166de:	4648      	mov	r0, r9
 80166e0:	f000 ff44 	bl	801756c <__pow5mult>
 80166e4:	9001      	str	r0, [sp, #4]
 80166e6:	2101      	movs	r1, #1
 80166e8:	4648      	mov	r0, r9
 80166ea:	f000 fe87 	bl	80173fc <__i2b>
 80166ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80166f0:	4604      	mov	r4, r0
 80166f2:	2b00      	cmp	r3, #0
 80166f4:	f000 81da 	beq.w	8016aac <_dtoa_r+0xa74>
 80166f8:	461a      	mov	r2, r3
 80166fa:	4601      	mov	r1, r0
 80166fc:	4648      	mov	r0, r9
 80166fe:	f000 ff35 	bl	801756c <__pow5mult>
 8016702:	9b07      	ldr	r3, [sp, #28]
 8016704:	2b01      	cmp	r3, #1
 8016706:	4604      	mov	r4, r0
 8016708:	f300 80a0 	bgt.w	801684c <_dtoa_r+0x814>
 801670c:	9b02      	ldr	r3, [sp, #8]
 801670e:	2b00      	cmp	r3, #0
 8016710:	f040 8096 	bne.w	8016840 <_dtoa_r+0x808>
 8016714:	9b03      	ldr	r3, [sp, #12]
 8016716:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801671a:	2a00      	cmp	r2, #0
 801671c:	f040 8092 	bne.w	8016844 <_dtoa_r+0x80c>
 8016720:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8016724:	0d12      	lsrs	r2, r2, #20
 8016726:	0512      	lsls	r2, r2, #20
 8016728:	2a00      	cmp	r2, #0
 801672a:	f000 808d 	beq.w	8016848 <_dtoa_r+0x810>
 801672e:	9b04      	ldr	r3, [sp, #16]
 8016730:	3301      	adds	r3, #1
 8016732:	9304      	str	r3, [sp, #16]
 8016734:	9b06      	ldr	r3, [sp, #24]
 8016736:	3301      	adds	r3, #1
 8016738:	9306      	str	r3, [sp, #24]
 801673a:	2301      	movs	r3, #1
 801673c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801673e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016740:	2b00      	cmp	r3, #0
 8016742:	f000 81b9 	beq.w	8016ab8 <_dtoa_r+0xa80>
 8016746:	6922      	ldr	r2, [r4, #16]
 8016748:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801674c:	6910      	ldr	r0, [r2, #16]
 801674e:	f000 fe09 	bl	8017364 <__hi0bits>
 8016752:	f1c0 0020 	rsb	r0, r0, #32
 8016756:	9b06      	ldr	r3, [sp, #24]
 8016758:	4418      	add	r0, r3
 801675a:	f010 001f 	ands.w	r0, r0, #31
 801675e:	f000 8081 	beq.w	8016864 <_dtoa_r+0x82c>
 8016762:	f1c0 0220 	rsb	r2, r0, #32
 8016766:	2a04      	cmp	r2, #4
 8016768:	dd73      	ble.n	8016852 <_dtoa_r+0x81a>
 801676a:	9b04      	ldr	r3, [sp, #16]
 801676c:	f1c0 001c 	rsb	r0, r0, #28
 8016770:	4403      	add	r3, r0
 8016772:	9304      	str	r3, [sp, #16]
 8016774:	9b06      	ldr	r3, [sp, #24]
 8016776:	4406      	add	r6, r0
 8016778:	4403      	add	r3, r0
 801677a:	9306      	str	r3, [sp, #24]
 801677c:	9b04      	ldr	r3, [sp, #16]
 801677e:	2b00      	cmp	r3, #0
 8016780:	dd05      	ble.n	801678e <_dtoa_r+0x756>
 8016782:	9901      	ldr	r1, [sp, #4]
 8016784:	461a      	mov	r2, r3
 8016786:	4648      	mov	r0, r9
 8016788:	f000 ff4a 	bl	8017620 <__lshift>
 801678c:	9001      	str	r0, [sp, #4]
 801678e:	9b06      	ldr	r3, [sp, #24]
 8016790:	2b00      	cmp	r3, #0
 8016792:	dd05      	ble.n	80167a0 <_dtoa_r+0x768>
 8016794:	4621      	mov	r1, r4
 8016796:	461a      	mov	r2, r3
 8016798:	4648      	mov	r0, r9
 801679a:	f000 ff41 	bl	8017620 <__lshift>
 801679e:	4604      	mov	r4, r0
 80167a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	d060      	beq.n	8016868 <_dtoa_r+0x830>
 80167a6:	9801      	ldr	r0, [sp, #4]
 80167a8:	4621      	mov	r1, r4
 80167aa:	f000 ffa5 	bl	80176f8 <__mcmp>
 80167ae:	2800      	cmp	r0, #0
 80167b0:	da5a      	bge.n	8016868 <_dtoa_r+0x830>
 80167b2:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80167b6:	9305      	str	r3, [sp, #20]
 80167b8:	9901      	ldr	r1, [sp, #4]
 80167ba:	2300      	movs	r3, #0
 80167bc:	220a      	movs	r2, #10
 80167be:	4648      	mov	r0, r9
 80167c0:	f000 fd8a 	bl	80172d8 <__multadd>
 80167c4:	9b08      	ldr	r3, [sp, #32]
 80167c6:	9001      	str	r0, [sp, #4]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	f000 8177 	beq.w	8016abc <_dtoa_r+0xa84>
 80167ce:	4629      	mov	r1, r5
 80167d0:	2300      	movs	r3, #0
 80167d2:	220a      	movs	r2, #10
 80167d4:	4648      	mov	r0, r9
 80167d6:	f000 fd7f 	bl	80172d8 <__multadd>
 80167da:	f1bb 0f00 	cmp.w	fp, #0
 80167de:	4605      	mov	r5, r0
 80167e0:	dc6e      	bgt.n	80168c0 <_dtoa_r+0x888>
 80167e2:	9b07      	ldr	r3, [sp, #28]
 80167e4:	2b02      	cmp	r3, #2
 80167e6:	dc48      	bgt.n	801687a <_dtoa_r+0x842>
 80167e8:	e06a      	b.n	80168c0 <_dtoa_r+0x888>
 80167ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80167ec:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80167f0:	e739      	b.n	8016666 <_dtoa_r+0x62e>
 80167f2:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 80167f6:	42a3      	cmp	r3, r4
 80167f8:	db07      	blt.n	801680a <_dtoa_r+0x7d2>
 80167fa:	f1ba 0f00 	cmp.w	sl, #0
 80167fe:	eba3 0404 	sub.w	r4, r3, r4
 8016802:	db0b      	blt.n	801681c <_dtoa_r+0x7e4>
 8016804:	9e04      	ldr	r6, [sp, #16]
 8016806:	4652      	mov	r2, sl
 8016808:	e72f      	b.n	801666a <_dtoa_r+0x632>
 801680a:	1ae2      	subs	r2, r4, r3
 801680c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801680e:	9e04      	ldr	r6, [sp, #16]
 8016810:	4413      	add	r3, r2
 8016812:	930a      	str	r3, [sp, #40]	@ 0x28
 8016814:	4652      	mov	r2, sl
 8016816:	4623      	mov	r3, r4
 8016818:	2400      	movs	r4, #0
 801681a:	e726      	b.n	801666a <_dtoa_r+0x632>
 801681c:	9a04      	ldr	r2, [sp, #16]
 801681e:	eba2 060a 	sub.w	r6, r2, sl
 8016822:	2200      	movs	r2, #0
 8016824:	e721      	b.n	801666a <_dtoa_r+0x632>
 8016826:	9e04      	ldr	r6, [sp, #16]
 8016828:	9d08      	ldr	r5, [sp, #32]
 801682a:	461c      	mov	r4, r3
 801682c:	e72a      	b.n	8016684 <_dtoa_r+0x64c>
 801682e:	9a01      	ldr	r2, [sp, #4]
 8016830:	9205      	str	r2, [sp, #20]
 8016832:	e752      	b.n	80166da <_dtoa_r+0x6a2>
 8016834:	9901      	ldr	r1, [sp, #4]
 8016836:	461a      	mov	r2, r3
 8016838:	e751      	b.n	80166de <_dtoa_r+0x6a6>
 801683a:	9b05      	ldr	r3, [sp, #20]
 801683c:	9301      	str	r3, [sp, #4]
 801683e:	e752      	b.n	80166e6 <_dtoa_r+0x6ae>
 8016840:	2300      	movs	r3, #0
 8016842:	e77b      	b.n	801673c <_dtoa_r+0x704>
 8016844:	9b02      	ldr	r3, [sp, #8]
 8016846:	e779      	b.n	801673c <_dtoa_r+0x704>
 8016848:	920b      	str	r2, [sp, #44]	@ 0x2c
 801684a:	e778      	b.n	801673e <_dtoa_r+0x706>
 801684c:	2300      	movs	r3, #0
 801684e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016850:	e779      	b.n	8016746 <_dtoa_r+0x70e>
 8016852:	d093      	beq.n	801677c <_dtoa_r+0x744>
 8016854:	9b04      	ldr	r3, [sp, #16]
 8016856:	321c      	adds	r2, #28
 8016858:	4413      	add	r3, r2
 801685a:	9304      	str	r3, [sp, #16]
 801685c:	9b06      	ldr	r3, [sp, #24]
 801685e:	4416      	add	r6, r2
 8016860:	4413      	add	r3, r2
 8016862:	e78a      	b.n	801677a <_dtoa_r+0x742>
 8016864:	4602      	mov	r2, r0
 8016866:	e7f5      	b.n	8016854 <_dtoa_r+0x81c>
 8016868:	f1ba 0f00 	cmp.w	sl, #0
 801686c:	f8cd 8014 	str.w	r8, [sp, #20]
 8016870:	46d3      	mov	fp, sl
 8016872:	dc21      	bgt.n	80168b8 <_dtoa_r+0x880>
 8016874:	9b07      	ldr	r3, [sp, #28]
 8016876:	2b02      	cmp	r3, #2
 8016878:	dd1e      	ble.n	80168b8 <_dtoa_r+0x880>
 801687a:	f1bb 0f00 	cmp.w	fp, #0
 801687e:	f47f addc 	bne.w	801643a <_dtoa_r+0x402>
 8016882:	4621      	mov	r1, r4
 8016884:	465b      	mov	r3, fp
 8016886:	2205      	movs	r2, #5
 8016888:	4648      	mov	r0, r9
 801688a:	f000 fd25 	bl	80172d8 <__multadd>
 801688e:	4601      	mov	r1, r0
 8016890:	4604      	mov	r4, r0
 8016892:	9801      	ldr	r0, [sp, #4]
 8016894:	f000 ff30 	bl	80176f8 <__mcmp>
 8016898:	2800      	cmp	r0, #0
 801689a:	f77f adce 	ble.w	801643a <_dtoa_r+0x402>
 801689e:	463e      	mov	r6, r7
 80168a0:	2331      	movs	r3, #49	@ 0x31
 80168a2:	f806 3b01 	strb.w	r3, [r6], #1
 80168a6:	9b05      	ldr	r3, [sp, #20]
 80168a8:	3301      	adds	r3, #1
 80168aa:	9305      	str	r3, [sp, #20]
 80168ac:	e5c9      	b.n	8016442 <_dtoa_r+0x40a>
 80168ae:	f8cd 8014 	str.w	r8, [sp, #20]
 80168b2:	4654      	mov	r4, sl
 80168b4:	4625      	mov	r5, r4
 80168b6:	e7f2      	b.n	801689e <_dtoa_r+0x866>
 80168b8:	9b08      	ldr	r3, [sp, #32]
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	f000 8102 	beq.w	8016ac4 <_dtoa_r+0xa8c>
 80168c0:	2e00      	cmp	r6, #0
 80168c2:	dd05      	ble.n	80168d0 <_dtoa_r+0x898>
 80168c4:	4629      	mov	r1, r5
 80168c6:	4632      	mov	r2, r6
 80168c8:	4648      	mov	r0, r9
 80168ca:	f000 fea9 	bl	8017620 <__lshift>
 80168ce:	4605      	mov	r5, r0
 80168d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d058      	beq.n	8016988 <_dtoa_r+0x950>
 80168d6:	6869      	ldr	r1, [r5, #4]
 80168d8:	4648      	mov	r0, r9
 80168da:	f000 fc9b 	bl	8017214 <_Balloc>
 80168de:	4606      	mov	r6, r0
 80168e0:	b928      	cbnz	r0, 80168ee <_dtoa_r+0x8b6>
 80168e2:	4b82      	ldr	r3, [pc, #520]	@ (8016aec <_dtoa_r+0xab4>)
 80168e4:	4602      	mov	r2, r0
 80168e6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80168ea:	f7ff bbbe 	b.w	801606a <_dtoa_r+0x32>
 80168ee:	692a      	ldr	r2, [r5, #16]
 80168f0:	3202      	adds	r2, #2
 80168f2:	0092      	lsls	r2, r2, #2
 80168f4:	f105 010c 	add.w	r1, r5, #12
 80168f8:	300c      	adds	r0, #12
 80168fa:	f7ff faa9 	bl	8015e50 <memcpy>
 80168fe:	2201      	movs	r2, #1
 8016900:	4631      	mov	r1, r6
 8016902:	4648      	mov	r0, r9
 8016904:	f000 fe8c 	bl	8017620 <__lshift>
 8016908:	1c7b      	adds	r3, r7, #1
 801690a:	9304      	str	r3, [sp, #16]
 801690c:	eb07 030b 	add.w	r3, r7, fp
 8016910:	9309      	str	r3, [sp, #36]	@ 0x24
 8016912:	9b02      	ldr	r3, [sp, #8]
 8016914:	f003 0301 	and.w	r3, r3, #1
 8016918:	46a8      	mov	r8, r5
 801691a:	9308      	str	r3, [sp, #32]
 801691c:	4605      	mov	r5, r0
 801691e:	9b04      	ldr	r3, [sp, #16]
 8016920:	9801      	ldr	r0, [sp, #4]
 8016922:	4621      	mov	r1, r4
 8016924:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8016928:	f7ff fafc 	bl	8015f24 <quorem>
 801692c:	4641      	mov	r1, r8
 801692e:	9002      	str	r0, [sp, #8]
 8016930:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8016934:	9801      	ldr	r0, [sp, #4]
 8016936:	f000 fedf 	bl	80176f8 <__mcmp>
 801693a:	462a      	mov	r2, r5
 801693c:	9006      	str	r0, [sp, #24]
 801693e:	4621      	mov	r1, r4
 8016940:	4648      	mov	r0, r9
 8016942:	f000 fef5 	bl	8017730 <__mdiff>
 8016946:	68c2      	ldr	r2, [r0, #12]
 8016948:	4606      	mov	r6, r0
 801694a:	b9fa      	cbnz	r2, 801698c <_dtoa_r+0x954>
 801694c:	4601      	mov	r1, r0
 801694e:	9801      	ldr	r0, [sp, #4]
 8016950:	f000 fed2 	bl	80176f8 <__mcmp>
 8016954:	4602      	mov	r2, r0
 8016956:	4631      	mov	r1, r6
 8016958:	4648      	mov	r0, r9
 801695a:	920a      	str	r2, [sp, #40]	@ 0x28
 801695c:	f000 fc9a 	bl	8017294 <_Bfree>
 8016960:	9b07      	ldr	r3, [sp, #28]
 8016962:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016964:	9e04      	ldr	r6, [sp, #16]
 8016966:	ea42 0103 	orr.w	r1, r2, r3
 801696a:	9b08      	ldr	r3, [sp, #32]
 801696c:	4319      	orrs	r1, r3
 801696e:	d10f      	bne.n	8016990 <_dtoa_r+0x958>
 8016970:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8016974:	d028      	beq.n	80169c8 <_dtoa_r+0x990>
 8016976:	9b06      	ldr	r3, [sp, #24]
 8016978:	2b00      	cmp	r3, #0
 801697a:	dd02      	ble.n	8016982 <_dtoa_r+0x94a>
 801697c:	9b02      	ldr	r3, [sp, #8]
 801697e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8016982:	f88b a000 	strb.w	sl, [fp]
 8016986:	e55e      	b.n	8016446 <_dtoa_r+0x40e>
 8016988:	4628      	mov	r0, r5
 801698a:	e7bd      	b.n	8016908 <_dtoa_r+0x8d0>
 801698c:	2201      	movs	r2, #1
 801698e:	e7e2      	b.n	8016956 <_dtoa_r+0x91e>
 8016990:	9b06      	ldr	r3, [sp, #24]
 8016992:	2b00      	cmp	r3, #0
 8016994:	db04      	blt.n	80169a0 <_dtoa_r+0x968>
 8016996:	9907      	ldr	r1, [sp, #28]
 8016998:	430b      	orrs	r3, r1
 801699a:	9908      	ldr	r1, [sp, #32]
 801699c:	430b      	orrs	r3, r1
 801699e:	d120      	bne.n	80169e2 <_dtoa_r+0x9aa>
 80169a0:	2a00      	cmp	r2, #0
 80169a2:	ddee      	ble.n	8016982 <_dtoa_r+0x94a>
 80169a4:	9901      	ldr	r1, [sp, #4]
 80169a6:	2201      	movs	r2, #1
 80169a8:	4648      	mov	r0, r9
 80169aa:	f000 fe39 	bl	8017620 <__lshift>
 80169ae:	4621      	mov	r1, r4
 80169b0:	9001      	str	r0, [sp, #4]
 80169b2:	f000 fea1 	bl	80176f8 <__mcmp>
 80169b6:	2800      	cmp	r0, #0
 80169b8:	dc03      	bgt.n	80169c2 <_dtoa_r+0x98a>
 80169ba:	d1e2      	bne.n	8016982 <_dtoa_r+0x94a>
 80169bc:	f01a 0f01 	tst.w	sl, #1
 80169c0:	d0df      	beq.n	8016982 <_dtoa_r+0x94a>
 80169c2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80169c6:	d1d9      	bne.n	801697c <_dtoa_r+0x944>
 80169c8:	2339      	movs	r3, #57	@ 0x39
 80169ca:	f88b 3000 	strb.w	r3, [fp]
 80169ce:	4633      	mov	r3, r6
 80169d0:	461e      	mov	r6, r3
 80169d2:	3b01      	subs	r3, #1
 80169d4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80169d8:	2a39      	cmp	r2, #57	@ 0x39
 80169da:	d052      	beq.n	8016a82 <_dtoa_r+0xa4a>
 80169dc:	3201      	adds	r2, #1
 80169de:	701a      	strb	r2, [r3, #0]
 80169e0:	e531      	b.n	8016446 <_dtoa_r+0x40e>
 80169e2:	2a00      	cmp	r2, #0
 80169e4:	dd07      	ble.n	80169f6 <_dtoa_r+0x9be>
 80169e6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80169ea:	d0ed      	beq.n	80169c8 <_dtoa_r+0x990>
 80169ec:	f10a 0301 	add.w	r3, sl, #1
 80169f0:	f88b 3000 	strb.w	r3, [fp]
 80169f4:	e527      	b.n	8016446 <_dtoa_r+0x40e>
 80169f6:	9b04      	ldr	r3, [sp, #16]
 80169f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80169fa:	f803 ac01 	strb.w	sl, [r3, #-1]
 80169fe:	4293      	cmp	r3, r2
 8016a00:	d029      	beq.n	8016a56 <_dtoa_r+0xa1e>
 8016a02:	9901      	ldr	r1, [sp, #4]
 8016a04:	2300      	movs	r3, #0
 8016a06:	220a      	movs	r2, #10
 8016a08:	4648      	mov	r0, r9
 8016a0a:	f000 fc65 	bl	80172d8 <__multadd>
 8016a0e:	45a8      	cmp	r8, r5
 8016a10:	9001      	str	r0, [sp, #4]
 8016a12:	f04f 0300 	mov.w	r3, #0
 8016a16:	f04f 020a 	mov.w	r2, #10
 8016a1a:	4641      	mov	r1, r8
 8016a1c:	4648      	mov	r0, r9
 8016a1e:	d107      	bne.n	8016a30 <_dtoa_r+0x9f8>
 8016a20:	f000 fc5a 	bl	80172d8 <__multadd>
 8016a24:	4680      	mov	r8, r0
 8016a26:	4605      	mov	r5, r0
 8016a28:	9b04      	ldr	r3, [sp, #16]
 8016a2a:	3301      	adds	r3, #1
 8016a2c:	9304      	str	r3, [sp, #16]
 8016a2e:	e776      	b.n	801691e <_dtoa_r+0x8e6>
 8016a30:	f000 fc52 	bl	80172d8 <__multadd>
 8016a34:	4629      	mov	r1, r5
 8016a36:	4680      	mov	r8, r0
 8016a38:	2300      	movs	r3, #0
 8016a3a:	220a      	movs	r2, #10
 8016a3c:	4648      	mov	r0, r9
 8016a3e:	f000 fc4b 	bl	80172d8 <__multadd>
 8016a42:	4605      	mov	r5, r0
 8016a44:	e7f0      	b.n	8016a28 <_dtoa_r+0x9f0>
 8016a46:	f1bb 0f00 	cmp.w	fp, #0
 8016a4a:	bfcc      	ite	gt
 8016a4c:	465e      	movgt	r6, fp
 8016a4e:	2601      	movle	r6, #1
 8016a50:	443e      	add	r6, r7
 8016a52:	f04f 0800 	mov.w	r8, #0
 8016a56:	9901      	ldr	r1, [sp, #4]
 8016a58:	2201      	movs	r2, #1
 8016a5a:	4648      	mov	r0, r9
 8016a5c:	f000 fde0 	bl	8017620 <__lshift>
 8016a60:	4621      	mov	r1, r4
 8016a62:	9001      	str	r0, [sp, #4]
 8016a64:	f000 fe48 	bl	80176f8 <__mcmp>
 8016a68:	2800      	cmp	r0, #0
 8016a6a:	dcb0      	bgt.n	80169ce <_dtoa_r+0x996>
 8016a6c:	d102      	bne.n	8016a74 <_dtoa_r+0xa3c>
 8016a6e:	f01a 0f01 	tst.w	sl, #1
 8016a72:	d1ac      	bne.n	80169ce <_dtoa_r+0x996>
 8016a74:	4633      	mov	r3, r6
 8016a76:	461e      	mov	r6, r3
 8016a78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016a7c:	2a30      	cmp	r2, #48	@ 0x30
 8016a7e:	d0fa      	beq.n	8016a76 <_dtoa_r+0xa3e>
 8016a80:	e4e1      	b.n	8016446 <_dtoa_r+0x40e>
 8016a82:	429f      	cmp	r7, r3
 8016a84:	d1a4      	bne.n	80169d0 <_dtoa_r+0x998>
 8016a86:	9b05      	ldr	r3, [sp, #20]
 8016a88:	3301      	adds	r3, #1
 8016a8a:	9305      	str	r3, [sp, #20]
 8016a8c:	2331      	movs	r3, #49	@ 0x31
 8016a8e:	703b      	strb	r3, [r7, #0]
 8016a90:	e4d9      	b.n	8016446 <_dtoa_r+0x40e>
 8016a92:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8016a94:	4f16      	ldr	r7, [pc, #88]	@ (8016af0 <_dtoa_r+0xab8>)
 8016a96:	b11b      	cbz	r3, 8016aa0 <_dtoa_r+0xa68>
 8016a98:	f107 0308 	add.w	r3, r7, #8
 8016a9c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8016a9e:	6013      	str	r3, [r2, #0]
 8016aa0:	4638      	mov	r0, r7
 8016aa2:	b011      	add	sp, #68	@ 0x44
 8016aa4:	ecbd 8b02 	vpop	{d8}
 8016aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016aac:	9b07      	ldr	r3, [sp, #28]
 8016aae:	2b01      	cmp	r3, #1
 8016ab0:	f77f ae2c 	ble.w	801670c <_dtoa_r+0x6d4>
 8016ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016ab6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016ab8:	2001      	movs	r0, #1
 8016aba:	e64c      	b.n	8016756 <_dtoa_r+0x71e>
 8016abc:	f1bb 0f00 	cmp.w	fp, #0
 8016ac0:	f77f aed8 	ble.w	8016874 <_dtoa_r+0x83c>
 8016ac4:	463e      	mov	r6, r7
 8016ac6:	9801      	ldr	r0, [sp, #4]
 8016ac8:	4621      	mov	r1, r4
 8016aca:	f7ff fa2b 	bl	8015f24 <quorem>
 8016ace:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8016ad2:	f806 ab01 	strb.w	sl, [r6], #1
 8016ad6:	1bf2      	subs	r2, r6, r7
 8016ad8:	4593      	cmp	fp, r2
 8016ada:	ddb4      	ble.n	8016a46 <_dtoa_r+0xa0e>
 8016adc:	9901      	ldr	r1, [sp, #4]
 8016ade:	2300      	movs	r3, #0
 8016ae0:	220a      	movs	r2, #10
 8016ae2:	4648      	mov	r0, r9
 8016ae4:	f000 fbf8 	bl	80172d8 <__multadd>
 8016ae8:	9001      	str	r0, [sp, #4]
 8016aea:	e7ec      	b.n	8016ac6 <_dtoa_r+0xa8e>
 8016aec:	08019c5c 	.word	0x08019c5c
 8016af0:	08019be0 	.word	0x08019be0

08016af4 <_free_r>:
 8016af4:	b538      	push	{r3, r4, r5, lr}
 8016af6:	4605      	mov	r5, r0
 8016af8:	2900      	cmp	r1, #0
 8016afa:	d041      	beq.n	8016b80 <_free_r+0x8c>
 8016afc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016b00:	1f0c      	subs	r4, r1, #4
 8016b02:	2b00      	cmp	r3, #0
 8016b04:	bfb8      	it	lt
 8016b06:	18e4      	addlt	r4, r4, r3
 8016b08:	f7fe ff9a 	bl	8015a40 <__malloc_lock>
 8016b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8016b84 <_free_r+0x90>)
 8016b0e:	6813      	ldr	r3, [r2, #0]
 8016b10:	b933      	cbnz	r3, 8016b20 <_free_r+0x2c>
 8016b12:	6063      	str	r3, [r4, #4]
 8016b14:	6014      	str	r4, [r2, #0]
 8016b16:	4628      	mov	r0, r5
 8016b18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016b1c:	f7fe bf96 	b.w	8015a4c <__malloc_unlock>
 8016b20:	42a3      	cmp	r3, r4
 8016b22:	d908      	bls.n	8016b36 <_free_r+0x42>
 8016b24:	6820      	ldr	r0, [r4, #0]
 8016b26:	1821      	adds	r1, r4, r0
 8016b28:	428b      	cmp	r3, r1
 8016b2a:	bf01      	itttt	eq
 8016b2c:	6819      	ldreq	r1, [r3, #0]
 8016b2e:	685b      	ldreq	r3, [r3, #4]
 8016b30:	1809      	addeq	r1, r1, r0
 8016b32:	6021      	streq	r1, [r4, #0]
 8016b34:	e7ed      	b.n	8016b12 <_free_r+0x1e>
 8016b36:	461a      	mov	r2, r3
 8016b38:	685b      	ldr	r3, [r3, #4]
 8016b3a:	b10b      	cbz	r3, 8016b40 <_free_r+0x4c>
 8016b3c:	42a3      	cmp	r3, r4
 8016b3e:	d9fa      	bls.n	8016b36 <_free_r+0x42>
 8016b40:	6811      	ldr	r1, [r2, #0]
 8016b42:	1850      	adds	r0, r2, r1
 8016b44:	42a0      	cmp	r0, r4
 8016b46:	d10b      	bne.n	8016b60 <_free_r+0x6c>
 8016b48:	6820      	ldr	r0, [r4, #0]
 8016b4a:	4401      	add	r1, r0
 8016b4c:	1850      	adds	r0, r2, r1
 8016b4e:	4283      	cmp	r3, r0
 8016b50:	6011      	str	r1, [r2, #0]
 8016b52:	d1e0      	bne.n	8016b16 <_free_r+0x22>
 8016b54:	6818      	ldr	r0, [r3, #0]
 8016b56:	685b      	ldr	r3, [r3, #4]
 8016b58:	6053      	str	r3, [r2, #4]
 8016b5a:	4408      	add	r0, r1
 8016b5c:	6010      	str	r0, [r2, #0]
 8016b5e:	e7da      	b.n	8016b16 <_free_r+0x22>
 8016b60:	d902      	bls.n	8016b68 <_free_r+0x74>
 8016b62:	230c      	movs	r3, #12
 8016b64:	602b      	str	r3, [r5, #0]
 8016b66:	e7d6      	b.n	8016b16 <_free_r+0x22>
 8016b68:	6820      	ldr	r0, [r4, #0]
 8016b6a:	1821      	adds	r1, r4, r0
 8016b6c:	428b      	cmp	r3, r1
 8016b6e:	bf04      	itt	eq
 8016b70:	6819      	ldreq	r1, [r3, #0]
 8016b72:	685b      	ldreq	r3, [r3, #4]
 8016b74:	6063      	str	r3, [r4, #4]
 8016b76:	bf04      	itt	eq
 8016b78:	1809      	addeq	r1, r1, r0
 8016b7a:	6021      	streq	r1, [r4, #0]
 8016b7c:	6054      	str	r4, [r2, #4]
 8016b7e:	e7ca      	b.n	8016b16 <_free_r+0x22>
 8016b80:	bd38      	pop	{r3, r4, r5, pc}
 8016b82:	bf00      	nop
 8016b84:	2400aba4 	.word	0x2400aba4

08016b88 <__ssputs_r>:
 8016b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b8c:	688e      	ldr	r6, [r1, #8]
 8016b8e:	461f      	mov	r7, r3
 8016b90:	42be      	cmp	r6, r7
 8016b92:	680b      	ldr	r3, [r1, #0]
 8016b94:	4682      	mov	sl, r0
 8016b96:	460c      	mov	r4, r1
 8016b98:	4690      	mov	r8, r2
 8016b9a:	d82d      	bhi.n	8016bf8 <__ssputs_r+0x70>
 8016b9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016ba0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016ba4:	d026      	beq.n	8016bf4 <__ssputs_r+0x6c>
 8016ba6:	6965      	ldr	r5, [r4, #20]
 8016ba8:	6909      	ldr	r1, [r1, #16]
 8016baa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016bae:	eba3 0901 	sub.w	r9, r3, r1
 8016bb2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016bb6:	1c7b      	adds	r3, r7, #1
 8016bb8:	444b      	add	r3, r9
 8016bba:	106d      	asrs	r5, r5, #1
 8016bbc:	429d      	cmp	r5, r3
 8016bbe:	bf38      	it	cc
 8016bc0:	461d      	movcc	r5, r3
 8016bc2:	0553      	lsls	r3, r2, #21
 8016bc4:	d527      	bpl.n	8016c16 <__ssputs_r+0x8e>
 8016bc6:	4629      	mov	r1, r5
 8016bc8:	f7fe fd2e 	bl	8015628 <_malloc_r>
 8016bcc:	4606      	mov	r6, r0
 8016bce:	b360      	cbz	r0, 8016c2a <__ssputs_r+0xa2>
 8016bd0:	6921      	ldr	r1, [r4, #16]
 8016bd2:	464a      	mov	r2, r9
 8016bd4:	f7ff f93c 	bl	8015e50 <memcpy>
 8016bd8:	89a3      	ldrh	r3, [r4, #12]
 8016bda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016bde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016be2:	81a3      	strh	r3, [r4, #12]
 8016be4:	6126      	str	r6, [r4, #16]
 8016be6:	6165      	str	r5, [r4, #20]
 8016be8:	444e      	add	r6, r9
 8016bea:	eba5 0509 	sub.w	r5, r5, r9
 8016bee:	6026      	str	r6, [r4, #0]
 8016bf0:	60a5      	str	r5, [r4, #8]
 8016bf2:	463e      	mov	r6, r7
 8016bf4:	42be      	cmp	r6, r7
 8016bf6:	d900      	bls.n	8016bfa <__ssputs_r+0x72>
 8016bf8:	463e      	mov	r6, r7
 8016bfa:	6820      	ldr	r0, [r4, #0]
 8016bfc:	4632      	mov	r2, r6
 8016bfe:	4641      	mov	r1, r8
 8016c00:	f7ff f820 	bl	8015c44 <memmove>
 8016c04:	68a3      	ldr	r3, [r4, #8]
 8016c06:	1b9b      	subs	r3, r3, r6
 8016c08:	60a3      	str	r3, [r4, #8]
 8016c0a:	6823      	ldr	r3, [r4, #0]
 8016c0c:	4433      	add	r3, r6
 8016c0e:	6023      	str	r3, [r4, #0]
 8016c10:	2000      	movs	r0, #0
 8016c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c16:	462a      	mov	r2, r5
 8016c18:	f000 feb9 	bl	801798e <_realloc_r>
 8016c1c:	4606      	mov	r6, r0
 8016c1e:	2800      	cmp	r0, #0
 8016c20:	d1e0      	bne.n	8016be4 <__ssputs_r+0x5c>
 8016c22:	6921      	ldr	r1, [r4, #16]
 8016c24:	4650      	mov	r0, sl
 8016c26:	f7ff ff65 	bl	8016af4 <_free_r>
 8016c2a:	230c      	movs	r3, #12
 8016c2c:	f8ca 3000 	str.w	r3, [sl]
 8016c30:	89a3      	ldrh	r3, [r4, #12]
 8016c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016c36:	81a3      	strh	r3, [r4, #12]
 8016c38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016c3c:	e7e9      	b.n	8016c12 <__ssputs_r+0x8a>
	...

08016c40 <_svfiprintf_r>:
 8016c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c44:	4698      	mov	r8, r3
 8016c46:	898b      	ldrh	r3, [r1, #12]
 8016c48:	061b      	lsls	r3, r3, #24
 8016c4a:	b09d      	sub	sp, #116	@ 0x74
 8016c4c:	4607      	mov	r7, r0
 8016c4e:	460d      	mov	r5, r1
 8016c50:	4614      	mov	r4, r2
 8016c52:	d510      	bpl.n	8016c76 <_svfiprintf_r+0x36>
 8016c54:	690b      	ldr	r3, [r1, #16]
 8016c56:	b973      	cbnz	r3, 8016c76 <_svfiprintf_r+0x36>
 8016c58:	2140      	movs	r1, #64	@ 0x40
 8016c5a:	f7fe fce5 	bl	8015628 <_malloc_r>
 8016c5e:	6028      	str	r0, [r5, #0]
 8016c60:	6128      	str	r0, [r5, #16]
 8016c62:	b930      	cbnz	r0, 8016c72 <_svfiprintf_r+0x32>
 8016c64:	230c      	movs	r3, #12
 8016c66:	603b      	str	r3, [r7, #0]
 8016c68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016c6c:	b01d      	add	sp, #116	@ 0x74
 8016c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c72:	2340      	movs	r3, #64	@ 0x40
 8016c74:	616b      	str	r3, [r5, #20]
 8016c76:	2300      	movs	r3, #0
 8016c78:	9309      	str	r3, [sp, #36]	@ 0x24
 8016c7a:	2320      	movs	r3, #32
 8016c7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016c80:	f8cd 800c 	str.w	r8, [sp, #12]
 8016c84:	2330      	movs	r3, #48	@ 0x30
 8016c86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016e24 <_svfiprintf_r+0x1e4>
 8016c8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016c8e:	f04f 0901 	mov.w	r9, #1
 8016c92:	4623      	mov	r3, r4
 8016c94:	469a      	mov	sl, r3
 8016c96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016c9a:	b10a      	cbz	r2, 8016ca0 <_svfiprintf_r+0x60>
 8016c9c:	2a25      	cmp	r2, #37	@ 0x25
 8016c9e:	d1f9      	bne.n	8016c94 <_svfiprintf_r+0x54>
 8016ca0:	ebba 0b04 	subs.w	fp, sl, r4
 8016ca4:	d00b      	beq.n	8016cbe <_svfiprintf_r+0x7e>
 8016ca6:	465b      	mov	r3, fp
 8016ca8:	4622      	mov	r2, r4
 8016caa:	4629      	mov	r1, r5
 8016cac:	4638      	mov	r0, r7
 8016cae:	f7ff ff6b 	bl	8016b88 <__ssputs_r>
 8016cb2:	3001      	adds	r0, #1
 8016cb4:	f000 80a7 	beq.w	8016e06 <_svfiprintf_r+0x1c6>
 8016cb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016cba:	445a      	add	r2, fp
 8016cbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8016cbe:	f89a 3000 	ldrb.w	r3, [sl]
 8016cc2:	2b00      	cmp	r3, #0
 8016cc4:	f000 809f 	beq.w	8016e06 <_svfiprintf_r+0x1c6>
 8016cc8:	2300      	movs	r3, #0
 8016cca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016cce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016cd2:	f10a 0a01 	add.w	sl, sl, #1
 8016cd6:	9304      	str	r3, [sp, #16]
 8016cd8:	9307      	str	r3, [sp, #28]
 8016cda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016cde:	931a      	str	r3, [sp, #104]	@ 0x68
 8016ce0:	4654      	mov	r4, sl
 8016ce2:	2205      	movs	r2, #5
 8016ce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016ce8:	484e      	ldr	r0, [pc, #312]	@ (8016e24 <_svfiprintf_r+0x1e4>)
 8016cea:	f7e9 fb11 	bl	8000310 <memchr>
 8016cee:	9a04      	ldr	r2, [sp, #16]
 8016cf0:	b9d8      	cbnz	r0, 8016d2a <_svfiprintf_r+0xea>
 8016cf2:	06d0      	lsls	r0, r2, #27
 8016cf4:	bf44      	itt	mi
 8016cf6:	2320      	movmi	r3, #32
 8016cf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016cfc:	0711      	lsls	r1, r2, #28
 8016cfe:	bf44      	itt	mi
 8016d00:	232b      	movmi	r3, #43	@ 0x2b
 8016d02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016d06:	f89a 3000 	ldrb.w	r3, [sl]
 8016d0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d0c:	d015      	beq.n	8016d3a <_svfiprintf_r+0xfa>
 8016d0e:	9a07      	ldr	r2, [sp, #28]
 8016d10:	4654      	mov	r4, sl
 8016d12:	2000      	movs	r0, #0
 8016d14:	f04f 0c0a 	mov.w	ip, #10
 8016d18:	4621      	mov	r1, r4
 8016d1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016d1e:	3b30      	subs	r3, #48	@ 0x30
 8016d20:	2b09      	cmp	r3, #9
 8016d22:	d94b      	bls.n	8016dbc <_svfiprintf_r+0x17c>
 8016d24:	b1b0      	cbz	r0, 8016d54 <_svfiprintf_r+0x114>
 8016d26:	9207      	str	r2, [sp, #28]
 8016d28:	e014      	b.n	8016d54 <_svfiprintf_r+0x114>
 8016d2a:	eba0 0308 	sub.w	r3, r0, r8
 8016d2e:	fa09 f303 	lsl.w	r3, r9, r3
 8016d32:	4313      	orrs	r3, r2
 8016d34:	9304      	str	r3, [sp, #16]
 8016d36:	46a2      	mov	sl, r4
 8016d38:	e7d2      	b.n	8016ce0 <_svfiprintf_r+0xa0>
 8016d3a:	9b03      	ldr	r3, [sp, #12]
 8016d3c:	1d19      	adds	r1, r3, #4
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	9103      	str	r1, [sp, #12]
 8016d42:	2b00      	cmp	r3, #0
 8016d44:	bfbb      	ittet	lt
 8016d46:	425b      	neglt	r3, r3
 8016d48:	f042 0202 	orrlt.w	r2, r2, #2
 8016d4c:	9307      	strge	r3, [sp, #28]
 8016d4e:	9307      	strlt	r3, [sp, #28]
 8016d50:	bfb8      	it	lt
 8016d52:	9204      	strlt	r2, [sp, #16]
 8016d54:	7823      	ldrb	r3, [r4, #0]
 8016d56:	2b2e      	cmp	r3, #46	@ 0x2e
 8016d58:	d10a      	bne.n	8016d70 <_svfiprintf_r+0x130>
 8016d5a:	7863      	ldrb	r3, [r4, #1]
 8016d5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d5e:	d132      	bne.n	8016dc6 <_svfiprintf_r+0x186>
 8016d60:	9b03      	ldr	r3, [sp, #12]
 8016d62:	1d1a      	adds	r2, r3, #4
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	9203      	str	r2, [sp, #12]
 8016d68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016d6c:	3402      	adds	r4, #2
 8016d6e:	9305      	str	r3, [sp, #20]
 8016d70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016e34 <_svfiprintf_r+0x1f4>
 8016d74:	7821      	ldrb	r1, [r4, #0]
 8016d76:	2203      	movs	r2, #3
 8016d78:	4650      	mov	r0, sl
 8016d7a:	f7e9 fac9 	bl	8000310 <memchr>
 8016d7e:	b138      	cbz	r0, 8016d90 <_svfiprintf_r+0x150>
 8016d80:	9b04      	ldr	r3, [sp, #16]
 8016d82:	eba0 000a 	sub.w	r0, r0, sl
 8016d86:	2240      	movs	r2, #64	@ 0x40
 8016d88:	4082      	lsls	r2, r0
 8016d8a:	4313      	orrs	r3, r2
 8016d8c:	3401      	adds	r4, #1
 8016d8e:	9304      	str	r3, [sp, #16]
 8016d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d94:	4824      	ldr	r0, [pc, #144]	@ (8016e28 <_svfiprintf_r+0x1e8>)
 8016d96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016d9a:	2206      	movs	r2, #6
 8016d9c:	f7e9 fab8 	bl	8000310 <memchr>
 8016da0:	2800      	cmp	r0, #0
 8016da2:	d036      	beq.n	8016e12 <_svfiprintf_r+0x1d2>
 8016da4:	4b21      	ldr	r3, [pc, #132]	@ (8016e2c <_svfiprintf_r+0x1ec>)
 8016da6:	bb1b      	cbnz	r3, 8016df0 <_svfiprintf_r+0x1b0>
 8016da8:	9b03      	ldr	r3, [sp, #12]
 8016daa:	3307      	adds	r3, #7
 8016dac:	f023 0307 	bic.w	r3, r3, #7
 8016db0:	3308      	adds	r3, #8
 8016db2:	9303      	str	r3, [sp, #12]
 8016db4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016db6:	4433      	add	r3, r6
 8016db8:	9309      	str	r3, [sp, #36]	@ 0x24
 8016dba:	e76a      	b.n	8016c92 <_svfiprintf_r+0x52>
 8016dbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8016dc0:	460c      	mov	r4, r1
 8016dc2:	2001      	movs	r0, #1
 8016dc4:	e7a8      	b.n	8016d18 <_svfiprintf_r+0xd8>
 8016dc6:	2300      	movs	r3, #0
 8016dc8:	3401      	adds	r4, #1
 8016dca:	9305      	str	r3, [sp, #20]
 8016dcc:	4619      	mov	r1, r3
 8016dce:	f04f 0c0a 	mov.w	ip, #10
 8016dd2:	4620      	mov	r0, r4
 8016dd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016dd8:	3a30      	subs	r2, #48	@ 0x30
 8016dda:	2a09      	cmp	r2, #9
 8016ddc:	d903      	bls.n	8016de6 <_svfiprintf_r+0x1a6>
 8016dde:	2b00      	cmp	r3, #0
 8016de0:	d0c6      	beq.n	8016d70 <_svfiprintf_r+0x130>
 8016de2:	9105      	str	r1, [sp, #20]
 8016de4:	e7c4      	b.n	8016d70 <_svfiprintf_r+0x130>
 8016de6:	fb0c 2101 	mla	r1, ip, r1, r2
 8016dea:	4604      	mov	r4, r0
 8016dec:	2301      	movs	r3, #1
 8016dee:	e7f0      	b.n	8016dd2 <_svfiprintf_r+0x192>
 8016df0:	ab03      	add	r3, sp, #12
 8016df2:	9300      	str	r3, [sp, #0]
 8016df4:	462a      	mov	r2, r5
 8016df6:	4b0e      	ldr	r3, [pc, #56]	@ (8016e30 <_svfiprintf_r+0x1f0>)
 8016df8:	a904      	add	r1, sp, #16
 8016dfa:	4638      	mov	r0, r7
 8016dfc:	f7fe f9c8 	bl	8015190 <_printf_float>
 8016e00:	1c42      	adds	r2, r0, #1
 8016e02:	4606      	mov	r6, r0
 8016e04:	d1d6      	bne.n	8016db4 <_svfiprintf_r+0x174>
 8016e06:	89ab      	ldrh	r3, [r5, #12]
 8016e08:	065b      	lsls	r3, r3, #25
 8016e0a:	f53f af2d 	bmi.w	8016c68 <_svfiprintf_r+0x28>
 8016e0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016e10:	e72c      	b.n	8016c6c <_svfiprintf_r+0x2c>
 8016e12:	ab03      	add	r3, sp, #12
 8016e14:	9300      	str	r3, [sp, #0]
 8016e16:	462a      	mov	r2, r5
 8016e18:	4b05      	ldr	r3, [pc, #20]	@ (8016e30 <_svfiprintf_r+0x1f0>)
 8016e1a:	a904      	add	r1, sp, #16
 8016e1c:	4638      	mov	r0, r7
 8016e1e:	f7fe fcf1 	bl	8015804 <_printf_i>
 8016e22:	e7ed      	b.n	8016e00 <_svfiprintf_r+0x1c0>
 8016e24:	08019c6d 	.word	0x08019c6d
 8016e28:	08019c77 	.word	0x08019c77
 8016e2c:	08015191 	.word	0x08015191
 8016e30:	08016b89 	.word	0x08016b89
 8016e34:	08019c73 	.word	0x08019c73

08016e38 <__sfputc_r>:
 8016e38:	6893      	ldr	r3, [r2, #8]
 8016e3a:	3b01      	subs	r3, #1
 8016e3c:	2b00      	cmp	r3, #0
 8016e3e:	b410      	push	{r4}
 8016e40:	6093      	str	r3, [r2, #8]
 8016e42:	da08      	bge.n	8016e56 <__sfputc_r+0x1e>
 8016e44:	6994      	ldr	r4, [r2, #24]
 8016e46:	42a3      	cmp	r3, r4
 8016e48:	db01      	blt.n	8016e4e <__sfputc_r+0x16>
 8016e4a:	290a      	cmp	r1, #10
 8016e4c:	d103      	bne.n	8016e56 <__sfputc_r+0x1e>
 8016e4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016e52:	f000 bdca 	b.w	80179ea <__swbuf_r>
 8016e56:	6813      	ldr	r3, [r2, #0]
 8016e58:	1c58      	adds	r0, r3, #1
 8016e5a:	6010      	str	r0, [r2, #0]
 8016e5c:	7019      	strb	r1, [r3, #0]
 8016e5e:	4608      	mov	r0, r1
 8016e60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016e64:	4770      	bx	lr

08016e66 <__sfputs_r>:
 8016e66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e68:	4606      	mov	r6, r0
 8016e6a:	460f      	mov	r7, r1
 8016e6c:	4614      	mov	r4, r2
 8016e6e:	18d5      	adds	r5, r2, r3
 8016e70:	42ac      	cmp	r4, r5
 8016e72:	d101      	bne.n	8016e78 <__sfputs_r+0x12>
 8016e74:	2000      	movs	r0, #0
 8016e76:	e007      	b.n	8016e88 <__sfputs_r+0x22>
 8016e78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016e7c:	463a      	mov	r2, r7
 8016e7e:	4630      	mov	r0, r6
 8016e80:	f7ff ffda 	bl	8016e38 <__sfputc_r>
 8016e84:	1c43      	adds	r3, r0, #1
 8016e86:	d1f3      	bne.n	8016e70 <__sfputs_r+0xa>
 8016e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016e8c <_vfiprintf_r>:
 8016e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e90:	460d      	mov	r5, r1
 8016e92:	b09d      	sub	sp, #116	@ 0x74
 8016e94:	4614      	mov	r4, r2
 8016e96:	4698      	mov	r8, r3
 8016e98:	4606      	mov	r6, r0
 8016e9a:	b118      	cbz	r0, 8016ea4 <_vfiprintf_r+0x18>
 8016e9c:	6a03      	ldr	r3, [r0, #32]
 8016e9e:	b90b      	cbnz	r3, 8016ea4 <_vfiprintf_r+0x18>
 8016ea0:	f7fe fe88 	bl	8015bb4 <__sinit>
 8016ea4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016ea6:	07d9      	lsls	r1, r3, #31
 8016ea8:	d405      	bmi.n	8016eb6 <_vfiprintf_r+0x2a>
 8016eaa:	89ab      	ldrh	r3, [r5, #12]
 8016eac:	059a      	lsls	r2, r3, #22
 8016eae:	d402      	bmi.n	8016eb6 <_vfiprintf_r+0x2a>
 8016eb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016eb2:	f7fe ff68 	bl	8015d86 <__retarget_lock_acquire_recursive>
 8016eb6:	89ab      	ldrh	r3, [r5, #12]
 8016eb8:	071b      	lsls	r3, r3, #28
 8016eba:	d501      	bpl.n	8016ec0 <_vfiprintf_r+0x34>
 8016ebc:	692b      	ldr	r3, [r5, #16]
 8016ebe:	b99b      	cbnz	r3, 8016ee8 <_vfiprintf_r+0x5c>
 8016ec0:	4629      	mov	r1, r5
 8016ec2:	4630      	mov	r0, r6
 8016ec4:	f000 fdd0 	bl	8017a68 <__swsetup_r>
 8016ec8:	b170      	cbz	r0, 8016ee8 <_vfiprintf_r+0x5c>
 8016eca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016ecc:	07dc      	lsls	r4, r3, #31
 8016ece:	d504      	bpl.n	8016eda <_vfiprintf_r+0x4e>
 8016ed0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016ed4:	b01d      	add	sp, #116	@ 0x74
 8016ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016eda:	89ab      	ldrh	r3, [r5, #12]
 8016edc:	0598      	lsls	r0, r3, #22
 8016ede:	d4f7      	bmi.n	8016ed0 <_vfiprintf_r+0x44>
 8016ee0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016ee2:	f7fe ff51 	bl	8015d88 <__retarget_lock_release_recursive>
 8016ee6:	e7f3      	b.n	8016ed0 <_vfiprintf_r+0x44>
 8016ee8:	2300      	movs	r3, #0
 8016eea:	9309      	str	r3, [sp, #36]	@ 0x24
 8016eec:	2320      	movs	r3, #32
 8016eee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016ef2:	f8cd 800c 	str.w	r8, [sp, #12]
 8016ef6:	2330      	movs	r3, #48	@ 0x30
 8016ef8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80170a8 <_vfiprintf_r+0x21c>
 8016efc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016f00:	f04f 0901 	mov.w	r9, #1
 8016f04:	4623      	mov	r3, r4
 8016f06:	469a      	mov	sl, r3
 8016f08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016f0c:	b10a      	cbz	r2, 8016f12 <_vfiprintf_r+0x86>
 8016f0e:	2a25      	cmp	r2, #37	@ 0x25
 8016f10:	d1f9      	bne.n	8016f06 <_vfiprintf_r+0x7a>
 8016f12:	ebba 0b04 	subs.w	fp, sl, r4
 8016f16:	d00b      	beq.n	8016f30 <_vfiprintf_r+0xa4>
 8016f18:	465b      	mov	r3, fp
 8016f1a:	4622      	mov	r2, r4
 8016f1c:	4629      	mov	r1, r5
 8016f1e:	4630      	mov	r0, r6
 8016f20:	f7ff ffa1 	bl	8016e66 <__sfputs_r>
 8016f24:	3001      	adds	r0, #1
 8016f26:	f000 80a7 	beq.w	8017078 <_vfiprintf_r+0x1ec>
 8016f2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016f2c:	445a      	add	r2, fp
 8016f2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8016f30:	f89a 3000 	ldrb.w	r3, [sl]
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	f000 809f 	beq.w	8017078 <_vfiprintf_r+0x1ec>
 8016f3a:	2300      	movs	r3, #0
 8016f3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016f40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016f44:	f10a 0a01 	add.w	sl, sl, #1
 8016f48:	9304      	str	r3, [sp, #16]
 8016f4a:	9307      	str	r3, [sp, #28]
 8016f4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016f50:	931a      	str	r3, [sp, #104]	@ 0x68
 8016f52:	4654      	mov	r4, sl
 8016f54:	2205      	movs	r2, #5
 8016f56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016f5a:	4853      	ldr	r0, [pc, #332]	@ (80170a8 <_vfiprintf_r+0x21c>)
 8016f5c:	f7e9 f9d8 	bl	8000310 <memchr>
 8016f60:	9a04      	ldr	r2, [sp, #16]
 8016f62:	b9d8      	cbnz	r0, 8016f9c <_vfiprintf_r+0x110>
 8016f64:	06d1      	lsls	r1, r2, #27
 8016f66:	bf44      	itt	mi
 8016f68:	2320      	movmi	r3, #32
 8016f6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016f6e:	0713      	lsls	r3, r2, #28
 8016f70:	bf44      	itt	mi
 8016f72:	232b      	movmi	r3, #43	@ 0x2b
 8016f74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016f78:	f89a 3000 	ldrb.w	r3, [sl]
 8016f7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8016f7e:	d015      	beq.n	8016fac <_vfiprintf_r+0x120>
 8016f80:	9a07      	ldr	r2, [sp, #28]
 8016f82:	4654      	mov	r4, sl
 8016f84:	2000      	movs	r0, #0
 8016f86:	f04f 0c0a 	mov.w	ip, #10
 8016f8a:	4621      	mov	r1, r4
 8016f8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016f90:	3b30      	subs	r3, #48	@ 0x30
 8016f92:	2b09      	cmp	r3, #9
 8016f94:	d94b      	bls.n	801702e <_vfiprintf_r+0x1a2>
 8016f96:	b1b0      	cbz	r0, 8016fc6 <_vfiprintf_r+0x13a>
 8016f98:	9207      	str	r2, [sp, #28]
 8016f9a:	e014      	b.n	8016fc6 <_vfiprintf_r+0x13a>
 8016f9c:	eba0 0308 	sub.w	r3, r0, r8
 8016fa0:	fa09 f303 	lsl.w	r3, r9, r3
 8016fa4:	4313      	orrs	r3, r2
 8016fa6:	9304      	str	r3, [sp, #16]
 8016fa8:	46a2      	mov	sl, r4
 8016faa:	e7d2      	b.n	8016f52 <_vfiprintf_r+0xc6>
 8016fac:	9b03      	ldr	r3, [sp, #12]
 8016fae:	1d19      	adds	r1, r3, #4
 8016fb0:	681b      	ldr	r3, [r3, #0]
 8016fb2:	9103      	str	r1, [sp, #12]
 8016fb4:	2b00      	cmp	r3, #0
 8016fb6:	bfbb      	ittet	lt
 8016fb8:	425b      	neglt	r3, r3
 8016fba:	f042 0202 	orrlt.w	r2, r2, #2
 8016fbe:	9307      	strge	r3, [sp, #28]
 8016fc0:	9307      	strlt	r3, [sp, #28]
 8016fc2:	bfb8      	it	lt
 8016fc4:	9204      	strlt	r2, [sp, #16]
 8016fc6:	7823      	ldrb	r3, [r4, #0]
 8016fc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8016fca:	d10a      	bne.n	8016fe2 <_vfiprintf_r+0x156>
 8016fcc:	7863      	ldrb	r3, [r4, #1]
 8016fce:	2b2a      	cmp	r3, #42	@ 0x2a
 8016fd0:	d132      	bne.n	8017038 <_vfiprintf_r+0x1ac>
 8016fd2:	9b03      	ldr	r3, [sp, #12]
 8016fd4:	1d1a      	adds	r2, r3, #4
 8016fd6:	681b      	ldr	r3, [r3, #0]
 8016fd8:	9203      	str	r2, [sp, #12]
 8016fda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016fde:	3402      	adds	r4, #2
 8016fe0:	9305      	str	r3, [sp, #20]
 8016fe2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80170b8 <_vfiprintf_r+0x22c>
 8016fe6:	7821      	ldrb	r1, [r4, #0]
 8016fe8:	2203      	movs	r2, #3
 8016fea:	4650      	mov	r0, sl
 8016fec:	f7e9 f990 	bl	8000310 <memchr>
 8016ff0:	b138      	cbz	r0, 8017002 <_vfiprintf_r+0x176>
 8016ff2:	9b04      	ldr	r3, [sp, #16]
 8016ff4:	eba0 000a 	sub.w	r0, r0, sl
 8016ff8:	2240      	movs	r2, #64	@ 0x40
 8016ffa:	4082      	lsls	r2, r0
 8016ffc:	4313      	orrs	r3, r2
 8016ffe:	3401      	adds	r4, #1
 8017000:	9304      	str	r3, [sp, #16]
 8017002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017006:	4829      	ldr	r0, [pc, #164]	@ (80170ac <_vfiprintf_r+0x220>)
 8017008:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801700c:	2206      	movs	r2, #6
 801700e:	f7e9 f97f 	bl	8000310 <memchr>
 8017012:	2800      	cmp	r0, #0
 8017014:	d03f      	beq.n	8017096 <_vfiprintf_r+0x20a>
 8017016:	4b26      	ldr	r3, [pc, #152]	@ (80170b0 <_vfiprintf_r+0x224>)
 8017018:	bb1b      	cbnz	r3, 8017062 <_vfiprintf_r+0x1d6>
 801701a:	9b03      	ldr	r3, [sp, #12]
 801701c:	3307      	adds	r3, #7
 801701e:	f023 0307 	bic.w	r3, r3, #7
 8017022:	3308      	adds	r3, #8
 8017024:	9303      	str	r3, [sp, #12]
 8017026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017028:	443b      	add	r3, r7
 801702a:	9309      	str	r3, [sp, #36]	@ 0x24
 801702c:	e76a      	b.n	8016f04 <_vfiprintf_r+0x78>
 801702e:	fb0c 3202 	mla	r2, ip, r2, r3
 8017032:	460c      	mov	r4, r1
 8017034:	2001      	movs	r0, #1
 8017036:	e7a8      	b.n	8016f8a <_vfiprintf_r+0xfe>
 8017038:	2300      	movs	r3, #0
 801703a:	3401      	adds	r4, #1
 801703c:	9305      	str	r3, [sp, #20]
 801703e:	4619      	mov	r1, r3
 8017040:	f04f 0c0a 	mov.w	ip, #10
 8017044:	4620      	mov	r0, r4
 8017046:	f810 2b01 	ldrb.w	r2, [r0], #1
 801704a:	3a30      	subs	r2, #48	@ 0x30
 801704c:	2a09      	cmp	r2, #9
 801704e:	d903      	bls.n	8017058 <_vfiprintf_r+0x1cc>
 8017050:	2b00      	cmp	r3, #0
 8017052:	d0c6      	beq.n	8016fe2 <_vfiprintf_r+0x156>
 8017054:	9105      	str	r1, [sp, #20]
 8017056:	e7c4      	b.n	8016fe2 <_vfiprintf_r+0x156>
 8017058:	fb0c 2101 	mla	r1, ip, r1, r2
 801705c:	4604      	mov	r4, r0
 801705e:	2301      	movs	r3, #1
 8017060:	e7f0      	b.n	8017044 <_vfiprintf_r+0x1b8>
 8017062:	ab03      	add	r3, sp, #12
 8017064:	9300      	str	r3, [sp, #0]
 8017066:	462a      	mov	r2, r5
 8017068:	4b12      	ldr	r3, [pc, #72]	@ (80170b4 <_vfiprintf_r+0x228>)
 801706a:	a904      	add	r1, sp, #16
 801706c:	4630      	mov	r0, r6
 801706e:	f7fe f88f 	bl	8015190 <_printf_float>
 8017072:	4607      	mov	r7, r0
 8017074:	1c78      	adds	r0, r7, #1
 8017076:	d1d6      	bne.n	8017026 <_vfiprintf_r+0x19a>
 8017078:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801707a:	07d9      	lsls	r1, r3, #31
 801707c:	d405      	bmi.n	801708a <_vfiprintf_r+0x1fe>
 801707e:	89ab      	ldrh	r3, [r5, #12]
 8017080:	059a      	lsls	r2, r3, #22
 8017082:	d402      	bmi.n	801708a <_vfiprintf_r+0x1fe>
 8017084:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017086:	f7fe fe7f 	bl	8015d88 <__retarget_lock_release_recursive>
 801708a:	89ab      	ldrh	r3, [r5, #12]
 801708c:	065b      	lsls	r3, r3, #25
 801708e:	f53f af1f 	bmi.w	8016ed0 <_vfiprintf_r+0x44>
 8017092:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017094:	e71e      	b.n	8016ed4 <_vfiprintf_r+0x48>
 8017096:	ab03      	add	r3, sp, #12
 8017098:	9300      	str	r3, [sp, #0]
 801709a:	462a      	mov	r2, r5
 801709c:	4b05      	ldr	r3, [pc, #20]	@ (80170b4 <_vfiprintf_r+0x228>)
 801709e:	a904      	add	r1, sp, #16
 80170a0:	4630      	mov	r0, r6
 80170a2:	f7fe fbaf 	bl	8015804 <_printf_i>
 80170a6:	e7e4      	b.n	8017072 <_vfiprintf_r+0x1e6>
 80170a8:	08019c6d 	.word	0x08019c6d
 80170ac:	08019c77 	.word	0x08019c77
 80170b0:	08015191 	.word	0x08015191
 80170b4:	08016e67 	.word	0x08016e67
 80170b8:	08019c73 	.word	0x08019c73

080170bc <__sflush_r>:
 80170bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80170c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170c4:	0716      	lsls	r6, r2, #28
 80170c6:	4605      	mov	r5, r0
 80170c8:	460c      	mov	r4, r1
 80170ca:	d454      	bmi.n	8017176 <__sflush_r+0xba>
 80170cc:	684b      	ldr	r3, [r1, #4]
 80170ce:	2b00      	cmp	r3, #0
 80170d0:	dc02      	bgt.n	80170d8 <__sflush_r+0x1c>
 80170d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80170d4:	2b00      	cmp	r3, #0
 80170d6:	dd48      	ble.n	801716a <__sflush_r+0xae>
 80170d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80170da:	2e00      	cmp	r6, #0
 80170dc:	d045      	beq.n	801716a <__sflush_r+0xae>
 80170de:	2300      	movs	r3, #0
 80170e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80170e4:	682f      	ldr	r7, [r5, #0]
 80170e6:	6a21      	ldr	r1, [r4, #32]
 80170e8:	602b      	str	r3, [r5, #0]
 80170ea:	d030      	beq.n	801714e <__sflush_r+0x92>
 80170ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80170ee:	89a3      	ldrh	r3, [r4, #12]
 80170f0:	0759      	lsls	r1, r3, #29
 80170f2:	d505      	bpl.n	8017100 <__sflush_r+0x44>
 80170f4:	6863      	ldr	r3, [r4, #4]
 80170f6:	1ad2      	subs	r2, r2, r3
 80170f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80170fa:	b10b      	cbz	r3, 8017100 <__sflush_r+0x44>
 80170fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80170fe:	1ad2      	subs	r2, r2, r3
 8017100:	2300      	movs	r3, #0
 8017102:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017104:	6a21      	ldr	r1, [r4, #32]
 8017106:	4628      	mov	r0, r5
 8017108:	47b0      	blx	r6
 801710a:	1c43      	adds	r3, r0, #1
 801710c:	89a3      	ldrh	r3, [r4, #12]
 801710e:	d106      	bne.n	801711e <__sflush_r+0x62>
 8017110:	6829      	ldr	r1, [r5, #0]
 8017112:	291d      	cmp	r1, #29
 8017114:	d82b      	bhi.n	801716e <__sflush_r+0xb2>
 8017116:	4a2a      	ldr	r2, [pc, #168]	@ (80171c0 <__sflush_r+0x104>)
 8017118:	40ca      	lsrs	r2, r1
 801711a:	07d6      	lsls	r6, r2, #31
 801711c:	d527      	bpl.n	801716e <__sflush_r+0xb2>
 801711e:	2200      	movs	r2, #0
 8017120:	6062      	str	r2, [r4, #4]
 8017122:	04d9      	lsls	r1, r3, #19
 8017124:	6922      	ldr	r2, [r4, #16]
 8017126:	6022      	str	r2, [r4, #0]
 8017128:	d504      	bpl.n	8017134 <__sflush_r+0x78>
 801712a:	1c42      	adds	r2, r0, #1
 801712c:	d101      	bne.n	8017132 <__sflush_r+0x76>
 801712e:	682b      	ldr	r3, [r5, #0]
 8017130:	b903      	cbnz	r3, 8017134 <__sflush_r+0x78>
 8017132:	6560      	str	r0, [r4, #84]	@ 0x54
 8017134:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017136:	602f      	str	r7, [r5, #0]
 8017138:	b1b9      	cbz	r1, 801716a <__sflush_r+0xae>
 801713a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801713e:	4299      	cmp	r1, r3
 8017140:	d002      	beq.n	8017148 <__sflush_r+0x8c>
 8017142:	4628      	mov	r0, r5
 8017144:	f7ff fcd6 	bl	8016af4 <_free_r>
 8017148:	2300      	movs	r3, #0
 801714a:	6363      	str	r3, [r4, #52]	@ 0x34
 801714c:	e00d      	b.n	801716a <__sflush_r+0xae>
 801714e:	2301      	movs	r3, #1
 8017150:	4628      	mov	r0, r5
 8017152:	47b0      	blx	r6
 8017154:	4602      	mov	r2, r0
 8017156:	1c50      	adds	r0, r2, #1
 8017158:	d1c9      	bne.n	80170ee <__sflush_r+0x32>
 801715a:	682b      	ldr	r3, [r5, #0]
 801715c:	2b00      	cmp	r3, #0
 801715e:	d0c6      	beq.n	80170ee <__sflush_r+0x32>
 8017160:	2b1d      	cmp	r3, #29
 8017162:	d001      	beq.n	8017168 <__sflush_r+0xac>
 8017164:	2b16      	cmp	r3, #22
 8017166:	d11e      	bne.n	80171a6 <__sflush_r+0xea>
 8017168:	602f      	str	r7, [r5, #0]
 801716a:	2000      	movs	r0, #0
 801716c:	e022      	b.n	80171b4 <__sflush_r+0xf8>
 801716e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017172:	b21b      	sxth	r3, r3
 8017174:	e01b      	b.n	80171ae <__sflush_r+0xf2>
 8017176:	690f      	ldr	r7, [r1, #16]
 8017178:	2f00      	cmp	r7, #0
 801717a:	d0f6      	beq.n	801716a <__sflush_r+0xae>
 801717c:	0793      	lsls	r3, r2, #30
 801717e:	680e      	ldr	r6, [r1, #0]
 8017180:	bf08      	it	eq
 8017182:	694b      	ldreq	r3, [r1, #20]
 8017184:	600f      	str	r7, [r1, #0]
 8017186:	bf18      	it	ne
 8017188:	2300      	movne	r3, #0
 801718a:	eba6 0807 	sub.w	r8, r6, r7
 801718e:	608b      	str	r3, [r1, #8]
 8017190:	f1b8 0f00 	cmp.w	r8, #0
 8017194:	dde9      	ble.n	801716a <__sflush_r+0xae>
 8017196:	6a21      	ldr	r1, [r4, #32]
 8017198:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801719a:	4643      	mov	r3, r8
 801719c:	463a      	mov	r2, r7
 801719e:	4628      	mov	r0, r5
 80171a0:	47b0      	blx	r6
 80171a2:	2800      	cmp	r0, #0
 80171a4:	dc08      	bgt.n	80171b8 <__sflush_r+0xfc>
 80171a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80171aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80171ae:	81a3      	strh	r3, [r4, #12]
 80171b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80171b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80171b8:	4407      	add	r7, r0
 80171ba:	eba8 0800 	sub.w	r8, r8, r0
 80171be:	e7e7      	b.n	8017190 <__sflush_r+0xd4>
 80171c0:	20400001 	.word	0x20400001

080171c4 <_fflush_r>:
 80171c4:	b538      	push	{r3, r4, r5, lr}
 80171c6:	690b      	ldr	r3, [r1, #16]
 80171c8:	4605      	mov	r5, r0
 80171ca:	460c      	mov	r4, r1
 80171cc:	b913      	cbnz	r3, 80171d4 <_fflush_r+0x10>
 80171ce:	2500      	movs	r5, #0
 80171d0:	4628      	mov	r0, r5
 80171d2:	bd38      	pop	{r3, r4, r5, pc}
 80171d4:	b118      	cbz	r0, 80171de <_fflush_r+0x1a>
 80171d6:	6a03      	ldr	r3, [r0, #32]
 80171d8:	b90b      	cbnz	r3, 80171de <_fflush_r+0x1a>
 80171da:	f7fe fceb 	bl	8015bb4 <__sinit>
 80171de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80171e2:	2b00      	cmp	r3, #0
 80171e4:	d0f3      	beq.n	80171ce <_fflush_r+0xa>
 80171e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80171e8:	07d0      	lsls	r0, r2, #31
 80171ea:	d404      	bmi.n	80171f6 <_fflush_r+0x32>
 80171ec:	0599      	lsls	r1, r3, #22
 80171ee:	d402      	bmi.n	80171f6 <_fflush_r+0x32>
 80171f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80171f2:	f7fe fdc8 	bl	8015d86 <__retarget_lock_acquire_recursive>
 80171f6:	4628      	mov	r0, r5
 80171f8:	4621      	mov	r1, r4
 80171fa:	f7ff ff5f 	bl	80170bc <__sflush_r>
 80171fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017200:	07da      	lsls	r2, r3, #31
 8017202:	4605      	mov	r5, r0
 8017204:	d4e4      	bmi.n	80171d0 <_fflush_r+0xc>
 8017206:	89a3      	ldrh	r3, [r4, #12]
 8017208:	059b      	lsls	r3, r3, #22
 801720a:	d4e1      	bmi.n	80171d0 <_fflush_r+0xc>
 801720c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801720e:	f7fe fdbb 	bl	8015d88 <__retarget_lock_release_recursive>
 8017212:	e7dd      	b.n	80171d0 <_fflush_r+0xc>

08017214 <_Balloc>:
 8017214:	b570      	push	{r4, r5, r6, lr}
 8017216:	69c6      	ldr	r6, [r0, #28]
 8017218:	4604      	mov	r4, r0
 801721a:	460d      	mov	r5, r1
 801721c:	b976      	cbnz	r6, 801723c <_Balloc+0x28>
 801721e:	2010      	movs	r0, #16
 8017220:	f7fe f9d0 	bl	80155c4 <malloc>
 8017224:	4602      	mov	r2, r0
 8017226:	61e0      	str	r0, [r4, #28]
 8017228:	b920      	cbnz	r0, 8017234 <_Balloc+0x20>
 801722a:	4b18      	ldr	r3, [pc, #96]	@ (801728c <_Balloc+0x78>)
 801722c:	4818      	ldr	r0, [pc, #96]	@ (8017290 <_Balloc+0x7c>)
 801722e:	216b      	movs	r1, #107	@ 0x6b
 8017230:	f7fd fefa 	bl	8015028 <__assert_func>
 8017234:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017238:	6006      	str	r6, [r0, #0]
 801723a:	60c6      	str	r6, [r0, #12]
 801723c:	69e6      	ldr	r6, [r4, #28]
 801723e:	68f3      	ldr	r3, [r6, #12]
 8017240:	b183      	cbz	r3, 8017264 <_Balloc+0x50>
 8017242:	69e3      	ldr	r3, [r4, #28]
 8017244:	68db      	ldr	r3, [r3, #12]
 8017246:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801724a:	b9b8      	cbnz	r0, 801727c <_Balloc+0x68>
 801724c:	2101      	movs	r1, #1
 801724e:	fa01 f605 	lsl.w	r6, r1, r5
 8017252:	1d72      	adds	r2, r6, #5
 8017254:	0092      	lsls	r2, r2, #2
 8017256:	4620      	mov	r0, r4
 8017258:	f000 fd26 	bl	8017ca8 <_calloc_r>
 801725c:	b160      	cbz	r0, 8017278 <_Balloc+0x64>
 801725e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017262:	e00e      	b.n	8017282 <_Balloc+0x6e>
 8017264:	2221      	movs	r2, #33	@ 0x21
 8017266:	2104      	movs	r1, #4
 8017268:	4620      	mov	r0, r4
 801726a:	f000 fd1d 	bl	8017ca8 <_calloc_r>
 801726e:	69e3      	ldr	r3, [r4, #28]
 8017270:	60f0      	str	r0, [r6, #12]
 8017272:	68db      	ldr	r3, [r3, #12]
 8017274:	2b00      	cmp	r3, #0
 8017276:	d1e4      	bne.n	8017242 <_Balloc+0x2e>
 8017278:	2000      	movs	r0, #0
 801727a:	bd70      	pop	{r4, r5, r6, pc}
 801727c:	6802      	ldr	r2, [r0, #0]
 801727e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017282:	2300      	movs	r3, #0
 8017284:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017288:	e7f7      	b.n	801727a <_Balloc+0x66>
 801728a:	bf00      	nop
 801728c:	08019bed 	.word	0x08019bed
 8017290:	08019c7e 	.word	0x08019c7e

08017294 <_Bfree>:
 8017294:	b570      	push	{r4, r5, r6, lr}
 8017296:	69c6      	ldr	r6, [r0, #28]
 8017298:	4605      	mov	r5, r0
 801729a:	460c      	mov	r4, r1
 801729c:	b976      	cbnz	r6, 80172bc <_Bfree+0x28>
 801729e:	2010      	movs	r0, #16
 80172a0:	f7fe f990 	bl	80155c4 <malloc>
 80172a4:	4602      	mov	r2, r0
 80172a6:	61e8      	str	r0, [r5, #28]
 80172a8:	b920      	cbnz	r0, 80172b4 <_Bfree+0x20>
 80172aa:	4b09      	ldr	r3, [pc, #36]	@ (80172d0 <_Bfree+0x3c>)
 80172ac:	4809      	ldr	r0, [pc, #36]	@ (80172d4 <_Bfree+0x40>)
 80172ae:	218f      	movs	r1, #143	@ 0x8f
 80172b0:	f7fd feba 	bl	8015028 <__assert_func>
 80172b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80172b8:	6006      	str	r6, [r0, #0]
 80172ba:	60c6      	str	r6, [r0, #12]
 80172bc:	b13c      	cbz	r4, 80172ce <_Bfree+0x3a>
 80172be:	69eb      	ldr	r3, [r5, #28]
 80172c0:	6862      	ldr	r2, [r4, #4]
 80172c2:	68db      	ldr	r3, [r3, #12]
 80172c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80172c8:	6021      	str	r1, [r4, #0]
 80172ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80172ce:	bd70      	pop	{r4, r5, r6, pc}
 80172d0:	08019bed 	.word	0x08019bed
 80172d4:	08019c7e 	.word	0x08019c7e

080172d8 <__multadd>:
 80172d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80172dc:	690d      	ldr	r5, [r1, #16]
 80172de:	4607      	mov	r7, r0
 80172e0:	460c      	mov	r4, r1
 80172e2:	461e      	mov	r6, r3
 80172e4:	f101 0c14 	add.w	ip, r1, #20
 80172e8:	2000      	movs	r0, #0
 80172ea:	f8dc 3000 	ldr.w	r3, [ip]
 80172ee:	b299      	uxth	r1, r3
 80172f0:	fb02 6101 	mla	r1, r2, r1, r6
 80172f4:	0c1e      	lsrs	r6, r3, #16
 80172f6:	0c0b      	lsrs	r3, r1, #16
 80172f8:	fb02 3306 	mla	r3, r2, r6, r3
 80172fc:	b289      	uxth	r1, r1
 80172fe:	3001      	adds	r0, #1
 8017300:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017304:	4285      	cmp	r5, r0
 8017306:	f84c 1b04 	str.w	r1, [ip], #4
 801730a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801730e:	dcec      	bgt.n	80172ea <__multadd+0x12>
 8017310:	b30e      	cbz	r6, 8017356 <__multadd+0x7e>
 8017312:	68a3      	ldr	r3, [r4, #8]
 8017314:	42ab      	cmp	r3, r5
 8017316:	dc19      	bgt.n	801734c <__multadd+0x74>
 8017318:	6861      	ldr	r1, [r4, #4]
 801731a:	4638      	mov	r0, r7
 801731c:	3101      	adds	r1, #1
 801731e:	f7ff ff79 	bl	8017214 <_Balloc>
 8017322:	4680      	mov	r8, r0
 8017324:	b928      	cbnz	r0, 8017332 <__multadd+0x5a>
 8017326:	4602      	mov	r2, r0
 8017328:	4b0c      	ldr	r3, [pc, #48]	@ (801735c <__multadd+0x84>)
 801732a:	480d      	ldr	r0, [pc, #52]	@ (8017360 <__multadd+0x88>)
 801732c:	21ba      	movs	r1, #186	@ 0xba
 801732e:	f7fd fe7b 	bl	8015028 <__assert_func>
 8017332:	6922      	ldr	r2, [r4, #16]
 8017334:	3202      	adds	r2, #2
 8017336:	f104 010c 	add.w	r1, r4, #12
 801733a:	0092      	lsls	r2, r2, #2
 801733c:	300c      	adds	r0, #12
 801733e:	f7fe fd87 	bl	8015e50 <memcpy>
 8017342:	4621      	mov	r1, r4
 8017344:	4638      	mov	r0, r7
 8017346:	f7ff ffa5 	bl	8017294 <_Bfree>
 801734a:	4644      	mov	r4, r8
 801734c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017350:	3501      	adds	r5, #1
 8017352:	615e      	str	r6, [r3, #20]
 8017354:	6125      	str	r5, [r4, #16]
 8017356:	4620      	mov	r0, r4
 8017358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801735c:	08019c5c 	.word	0x08019c5c
 8017360:	08019c7e 	.word	0x08019c7e

08017364 <__hi0bits>:
 8017364:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8017368:	4603      	mov	r3, r0
 801736a:	bf36      	itet	cc
 801736c:	0403      	lslcc	r3, r0, #16
 801736e:	2000      	movcs	r0, #0
 8017370:	2010      	movcc	r0, #16
 8017372:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8017376:	bf3c      	itt	cc
 8017378:	021b      	lslcc	r3, r3, #8
 801737a:	3008      	addcc	r0, #8
 801737c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017380:	bf3c      	itt	cc
 8017382:	011b      	lslcc	r3, r3, #4
 8017384:	3004      	addcc	r0, #4
 8017386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801738a:	bf3c      	itt	cc
 801738c:	009b      	lslcc	r3, r3, #2
 801738e:	3002      	addcc	r0, #2
 8017390:	2b00      	cmp	r3, #0
 8017392:	db05      	blt.n	80173a0 <__hi0bits+0x3c>
 8017394:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8017398:	f100 0001 	add.w	r0, r0, #1
 801739c:	bf08      	it	eq
 801739e:	2020      	moveq	r0, #32
 80173a0:	4770      	bx	lr

080173a2 <__lo0bits>:
 80173a2:	6803      	ldr	r3, [r0, #0]
 80173a4:	4602      	mov	r2, r0
 80173a6:	f013 0007 	ands.w	r0, r3, #7
 80173aa:	d00b      	beq.n	80173c4 <__lo0bits+0x22>
 80173ac:	07d9      	lsls	r1, r3, #31
 80173ae:	d421      	bmi.n	80173f4 <__lo0bits+0x52>
 80173b0:	0798      	lsls	r0, r3, #30
 80173b2:	bf49      	itett	mi
 80173b4:	085b      	lsrmi	r3, r3, #1
 80173b6:	089b      	lsrpl	r3, r3, #2
 80173b8:	2001      	movmi	r0, #1
 80173ba:	6013      	strmi	r3, [r2, #0]
 80173bc:	bf5c      	itt	pl
 80173be:	6013      	strpl	r3, [r2, #0]
 80173c0:	2002      	movpl	r0, #2
 80173c2:	4770      	bx	lr
 80173c4:	b299      	uxth	r1, r3
 80173c6:	b909      	cbnz	r1, 80173cc <__lo0bits+0x2a>
 80173c8:	0c1b      	lsrs	r3, r3, #16
 80173ca:	2010      	movs	r0, #16
 80173cc:	b2d9      	uxtb	r1, r3
 80173ce:	b909      	cbnz	r1, 80173d4 <__lo0bits+0x32>
 80173d0:	3008      	adds	r0, #8
 80173d2:	0a1b      	lsrs	r3, r3, #8
 80173d4:	0719      	lsls	r1, r3, #28
 80173d6:	bf04      	itt	eq
 80173d8:	091b      	lsreq	r3, r3, #4
 80173da:	3004      	addeq	r0, #4
 80173dc:	0799      	lsls	r1, r3, #30
 80173de:	bf04      	itt	eq
 80173e0:	089b      	lsreq	r3, r3, #2
 80173e2:	3002      	addeq	r0, #2
 80173e4:	07d9      	lsls	r1, r3, #31
 80173e6:	d403      	bmi.n	80173f0 <__lo0bits+0x4e>
 80173e8:	085b      	lsrs	r3, r3, #1
 80173ea:	f100 0001 	add.w	r0, r0, #1
 80173ee:	d003      	beq.n	80173f8 <__lo0bits+0x56>
 80173f0:	6013      	str	r3, [r2, #0]
 80173f2:	4770      	bx	lr
 80173f4:	2000      	movs	r0, #0
 80173f6:	4770      	bx	lr
 80173f8:	2020      	movs	r0, #32
 80173fa:	4770      	bx	lr

080173fc <__i2b>:
 80173fc:	b510      	push	{r4, lr}
 80173fe:	460c      	mov	r4, r1
 8017400:	2101      	movs	r1, #1
 8017402:	f7ff ff07 	bl	8017214 <_Balloc>
 8017406:	4602      	mov	r2, r0
 8017408:	b928      	cbnz	r0, 8017416 <__i2b+0x1a>
 801740a:	4b05      	ldr	r3, [pc, #20]	@ (8017420 <__i2b+0x24>)
 801740c:	4805      	ldr	r0, [pc, #20]	@ (8017424 <__i2b+0x28>)
 801740e:	f240 1145 	movw	r1, #325	@ 0x145
 8017412:	f7fd fe09 	bl	8015028 <__assert_func>
 8017416:	2301      	movs	r3, #1
 8017418:	6144      	str	r4, [r0, #20]
 801741a:	6103      	str	r3, [r0, #16]
 801741c:	bd10      	pop	{r4, pc}
 801741e:	bf00      	nop
 8017420:	08019c5c 	.word	0x08019c5c
 8017424:	08019c7e 	.word	0x08019c7e

08017428 <__multiply>:
 8017428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801742c:	4617      	mov	r7, r2
 801742e:	690a      	ldr	r2, [r1, #16]
 8017430:	693b      	ldr	r3, [r7, #16]
 8017432:	429a      	cmp	r2, r3
 8017434:	bfa8      	it	ge
 8017436:	463b      	movge	r3, r7
 8017438:	4689      	mov	r9, r1
 801743a:	bfa4      	itt	ge
 801743c:	460f      	movge	r7, r1
 801743e:	4699      	movge	r9, r3
 8017440:	693d      	ldr	r5, [r7, #16]
 8017442:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8017446:	68bb      	ldr	r3, [r7, #8]
 8017448:	6879      	ldr	r1, [r7, #4]
 801744a:	eb05 060a 	add.w	r6, r5, sl
 801744e:	42b3      	cmp	r3, r6
 8017450:	b085      	sub	sp, #20
 8017452:	bfb8      	it	lt
 8017454:	3101      	addlt	r1, #1
 8017456:	f7ff fedd 	bl	8017214 <_Balloc>
 801745a:	b930      	cbnz	r0, 801746a <__multiply+0x42>
 801745c:	4602      	mov	r2, r0
 801745e:	4b41      	ldr	r3, [pc, #260]	@ (8017564 <__multiply+0x13c>)
 8017460:	4841      	ldr	r0, [pc, #260]	@ (8017568 <__multiply+0x140>)
 8017462:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8017466:	f7fd fddf 	bl	8015028 <__assert_func>
 801746a:	f100 0414 	add.w	r4, r0, #20
 801746e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8017472:	4623      	mov	r3, r4
 8017474:	2200      	movs	r2, #0
 8017476:	4573      	cmp	r3, lr
 8017478:	d320      	bcc.n	80174bc <__multiply+0x94>
 801747a:	f107 0814 	add.w	r8, r7, #20
 801747e:	f109 0114 	add.w	r1, r9, #20
 8017482:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8017486:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801748a:	9302      	str	r3, [sp, #8]
 801748c:	1beb      	subs	r3, r5, r7
 801748e:	3b15      	subs	r3, #21
 8017490:	f023 0303 	bic.w	r3, r3, #3
 8017494:	3304      	adds	r3, #4
 8017496:	3715      	adds	r7, #21
 8017498:	42bd      	cmp	r5, r7
 801749a:	bf38      	it	cc
 801749c:	2304      	movcc	r3, #4
 801749e:	9301      	str	r3, [sp, #4]
 80174a0:	9b02      	ldr	r3, [sp, #8]
 80174a2:	9103      	str	r1, [sp, #12]
 80174a4:	428b      	cmp	r3, r1
 80174a6:	d80c      	bhi.n	80174c2 <__multiply+0x9a>
 80174a8:	2e00      	cmp	r6, #0
 80174aa:	dd03      	ble.n	80174b4 <__multiply+0x8c>
 80174ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80174b0:	2b00      	cmp	r3, #0
 80174b2:	d055      	beq.n	8017560 <__multiply+0x138>
 80174b4:	6106      	str	r6, [r0, #16]
 80174b6:	b005      	add	sp, #20
 80174b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174bc:	f843 2b04 	str.w	r2, [r3], #4
 80174c0:	e7d9      	b.n	8017476 <__multiply+0x4e>
 80174c2:	f8b1 a000 	ldrh.w	sl, [r1]
 80174c6:	f1ba 0f00 	cmp.w	sl, #0
 80174ca:	d01f      	beq.n	801750c <__multiply+0xe4>
 80174cc:	46c4      	mov	ip, r8
 80174ce:	46a1      	mov	r9, r4
 80174d0:	2700      	movs	r7, #0
 80174d2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80174d6:	f8d9 3000 	ldr.w	r3, [r9]
 80174da:	fa1f fb82 	uxth.w	fp, r2
 80174de:	b29b      	uxth	r3, r3
 80174e0:	fb0a 330b 	mla	r3, sl, fp, r3
 80174e4:	443b      	add	r3, r7
 80174e6:	f8d9 7000 	ldr.w	r7, [r9]
 80174ea:	0c12      	lsrs	r2, r2, #16
 80174ec:	0c3f      	lsrs	r7, r7, #16
 80174ee:	fb0a 7202 	mla	r2, sl, r2, r7
 80174f2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80174f6:	b29b      	uxth	r3, r3
 80174f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80174fc:	4565      	cmp	r5, ip
 80174fe:	f849 3b04 	str.w	r3, [r9], #4
 8017502:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8017506:	d8e4      	bhi.n	80174d2 <__multiply+0xaa>
 8017508:	9b01      	ldr	r3, [sp, #4]
 801750a:	50e7      	str	r7, [r4, r3]
 801750c:	9b03      	ldr	r3, [sp, #12]
 801750e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8017512:	3104      	adds	r1, #4
 8017514:	f1b9 0f00 	cmp.w	r9, #0
 8017518:	d020      	beq.n	801755c <__multiply+0x134>
 801751a:	6823      	ldr	r3, [r4, #0]
 801751c:	4647      	mov	r7, r8
 801751e:	46a4      	mov	ip, r4
 8017520:	f04f 0a00 	mov.w	sl, #0
 8017524:	f8b7 b000 	ldrh.w	fp, [r7]
 8017528:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801752c:	fb09 220b 	mla	r2, r9, fp, r2
 8017530:	4452      	add	r2, sl
 8017532:	b29b      	uxth	r3, r3
 8017534:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017538:	f84c 3b04 	str.w	r3, [ip], #4
 801753c:	f857 3b04 	ldr.w	r3, [r7], #4
 8017540:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017544:	f8bc 3000 	ldrh.w	r3, [ip]
 8017548:	fb09 330a 	mla	r3, r9, sl, r3
 801754c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8017550:	42bd      	cmp	r5, r7
 8017552:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8017556:	d8e5      	bhi.n	8017524 <__multiply+0xfc>
 8017558:	9a01      	ldr	r2, [sp, #4]
 801755a:	50a3      	str	r3, [r4, r2]
 801755c:	3404      	adds	r4, #4
 801755e:	e79f      	b.n	80174a0 <__multiply+0x78>
 8017560:	3e01      	subs	r6, #1
 8017562:	e7a1      	b.n	80174a8 <__multiply+0x80>
 8017564:	08019c5c 	.word	0x08019c5c
 8017568:	08019c7e 	.word	0x08019c7e

0801756c <__pow5mult>:
 801756c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017570:	4615      	mov	r5, r2
 8017572:	f012 0203 	ands.w	r2, r2, #3
 8017576:	4607      	mov	r7, r0
 8017578:	460e      	mov	r6, r1
 801757a:	d007      	beq.n	801758c <__pow5mult+0x20>
 801757c:	4c25      	ldr	r4, [pc, #148]	@ (8017614 <__pow5mult+0xa8>)
 801757e:	3a01      	subs	r2, #1
 8017580:	2300      	movs	r3, #0
 8017582:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8017586:	f7ff fea7 	bl	80172d8 <__multadd>
 801758a:	4606      	mov	r6, r0
 801758c:	10ad      	asrs	r5, r5, #2
 801758e:	d03d      	beq.n	801760c <__pow5mult+0xa0>
 8017590:	69fc      	ldr	r4, [r7, #28]
 8017592:	b97c      	cbnz	r4, 80175b4 <__pow5mult+0x48>
 8017594:	2010      	movs	r0, #16
 8017596:	f7fe f815 	bl	80155c4 <malloc>
 801759a:	4602      	mov	r2, r0
 801759c:	61f8      	str	r0, [r7, #28]
 801759e:	b928      	cbnz	r0, 80175ac <__pow5mult+0x40>
 80175a0:	4b1d      	ldr	r3, [pc, #116]	@ (8017618 <__pow5mult+0xac>)
 80175a2:	481e      	ldr	r0, [pc, #120]	@ (801761c <__pow5mult+0xb0>)
 80175a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80175a8:	f7fd fd3e 	bl	8015028 <__assert_func>
 80175ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80175b0:	6004      	str	r4, [r0, #0]
 80175b2:	60c4      	str	r4, [r0, #12]
 80175b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80175b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80175bc:	b94c      	cbnz	r4, 80175d2 <__pow5mult+0x66>
 80175be:	f240 2171 	movw	r1, #625	@ 0x271
 80175c2:	4638      	mov	r0, r7
 80175c4:	f7ff ff1a 	bl	80173fc <__i2b>
 80175c8:	2300      	movs	r3, #0
 80175ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80175ce:	4604      	mov	r4, r0
 80175d0:	6003      	str	r3, [r0, #0]
 80175d2:	f04f 0900 	mov.w	r9, #0
 80175d6:	07eb      	lsls	r3, r5, #31
 80175d8:	d50a      	bpl.n	80175f0 <__pow5mult+0x84>
 80175da:	4631      	mov	r1, r6
 80175dc:	4622      	mov	r2, r4
 80175de:	4638      	mov	r0, r7
 80175e0:	f7ff ff22 	bl	8017428 <__multiply>
 80175e4:	4631      	mov	r1, r6
 80175e6:	4680      	mov	r8, r0
 80175e8:	4638      	mov	r0, r7
 80175ea:	f7ff fe53 	bl	8017294 <_Bfree>
 80175ee:	4646      	mov	r6, r8
 80175f0:	106d      	asrs	r5, r5, #1
 80175f2:	d00b      	beq.n	801760c <__pow5mult+0xa0>
 80175f4:	6820      	ldr	r0, [r4, #0]
 80175f6:	b938      	cbnz	r0, 8017608 <__pow5mult+0x9c>
 80175f8:	4622      	mov	r2, r4
 80175fa:	4621      	mov	r1, r4
 80175fc:	4638      	mov	r0, r7
 80175fe:	f7ff ff13 	bl	8017428 <__multiply>
 8017602:	6020      	str	r0, [r4, #0]
 8017604:	f8c0 9000 	str.w	r9, [r0]
 8017608:	4604      	mov	r4, r0
 801760a:	e7e4      	b.n	80175d6 <__pow5mult+0x6a>
 801760c:	4630      	mov	r0, r6
 801760e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017612:	bf00      	nop
 8017614:	08019ce4 	.word	0x08019ce4
 8017618:	08019bed 	.word	0x08019bed
 801761c:	08019c7e 	.word	0x08019c7e

08017620 <__lshift>:
 8017620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017624:	460c      	mov	r4, r1
 8017626:	6849      	ldr	r1, [r1, #4]
 8017628:	6923      	ldr	r3, [r4, #16]
 801762a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801762e:	68a3      	ldr	r3, [r4, #8]
 8017630:	4607      	mov	r7, r0
 8017632:	4691      	mov	r9, r2
 8017634:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8017638:	f108 0601 	add.w	r6, r8, #1
 801763c:	42b3      	cmp	r3, r6
 801763e:	db0b      	blt.n	8017658 <__lshift+0x38>
 8017640:	4638      	mov	r0, r7
 8017642:	f7ff fde7 	bl	8017214 <_Balloc>
 8017646:	4605      	mov	r5, r0
 8017648:	b948      	cbnz	r0, 801765e <__lshift+0x3e>
 801764a:	4602      	mov	r2, r0
 801764c:	4b28      	ldr	r3, [pc, #160]	@ (80176f0 <__lshift+0xd0>)
 801764e:	4829      	ldr	r0, [pc, #164]	@ (80176f4 <__lshift+0xd4>)
 8017650:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8017654:	f7fd fce8 	bl	8015028 <__assert_func>
 8017658:	3101      	adds	r1, #1
 801765a:	005b      	lsls	r3, r3, #1
 801765c:	e7ee      	b.n	801763c <__lshift+0x1c>
 801765e:	2300      	movs	r3, #0
 8017660:	f100 0114 	add.w	r1, r0, #20
 8017664:	f100 0210 	add.w	r2, r0, #16
 8017668:	4618      	mov	r0, r3
 801766a:	4553      	cmp	r3, sl
 801766c:	db33      	blt.n	80176d6 <__lshift+0xb6>
 801766e:	6920      	ldr	r0, [r4, #16]
 8017670:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017674:	f104 0314 	add.w	r3, r4, #20
 8017678:	f019 091f 	ands.w	r9, r9, #31
 801767c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017680:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017684:	d02b      	beq.n	80176de <__lshift+0xbe>
 8017686:	f1c9 0e20 	rsb	lr, r9, #32
 801768a:	468a      	mov	sl, r1
 801768c:	2200      	movs	r2, #0
 801768e:	6818      	ldr	r0, [r3, #0]
 8017690:	fa00 f009 	lsl.w	r0, r0, r9
 8017694:	4310      	orrs	r0, r2
 8017696:	f84a 0b04 	str.w	r0, [sl], #4
 801769a:	f853 2b04 	ldr.w	r2, [r3], #4
 801769e:	459c      	cmp	ip, r3
 80176a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80176a4:	d8f3      	bhi.n	801768e <__lshift+0x6e>
 80176a6:	ebac 0304 	sub.w	r3, ip, r4
 80176aa:	3b15      	subs	r3, #21
 80176ac:	f023 0303 	bic.w	r3, r3, #3
 80176b0:	3304      	adds	r3, #4
 80176b2:	f104 0015 	add.w	r0, r4, #21
 80176b6:	4560      	cmp	r0, ip
 80176b8:	bf88      	it	hi
 80176ba:	2304      	movhi	r3, #4
 80176bc:	50ca      	str	r2, [r1, r3]
 80176be:	b10a      	cbz	r2, 80176c4 <__lshift+0xa4>
 80176c0:	f108 0602 	add.w	r6, r8, #2
 80176c4:	3e01      	subs	r6, #1
 80176c6:	4638      	mov	r0, r7
 80176c8:	612e      	str	r6, [r5, #16]
 80176ca:	4621      	mov	r1, r4
 80176cc:	f7ff fde2 	bl	8017294 <_Bfree>
 80176d0:	4628      	mov	r0, r5
 80176d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80176d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80176da:	3301      	adds	r3, #1
 80176dc:	e7c5      	b.n	801766a <__lshift+0x4a>
 80176de:	3904      	subs	r1, #4
 80176e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80176e4:	f841 2f04 	str.w	r2, [r1, #4]!
 80176e8:	459c      	cmp	ip, r3
 80176ea:	d8f9      	bhi.n	80176e0 <__lshift+0xc0>
 80176ec:	e7ea      	b.n	80176c4 <__lshift+0xa4>
 80176ee:	bf00      	nop
 80176f0:	08019c5c 	.word	0x08019c5c
 80176f4:	08019c7e 	.word	0x08019c7e

080176f8 <__mcmp>:
 80176f8:	690a      	ldr	r2, [r1, #16]
 80176fa:	4603      	mov	r3, r0
 80176fc:	6900      	ldr	r0, [r0, #16]
 80176fe:	1a80      	subs	r0, r0, r2
 8017700:	b530      	push	{r4, r5, lr}
 8017702:	d10e      	bne.n	8017722 <__mcmp+0x2a>
 8017704:	3314      	adds	r3, #20
 8017706:	3114      	adds	r1, #20
 8017708:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801770c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8017710:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017714:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017718:	4295      	cmp	r5, r2
 801771a:	d003      	beq.n	8017724 <__mcmp+0x2c>
 801771c:	d205      	bcs.n	801772a <__mcmp+0x32>
 801771e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017722:	bd30      	pop	{r4, r5, pc}
 8017724:	42a3      	cmp	r3, r4
 8017726:	d3f3      	bcc.n	8017710 <__mcmp+0x18>
 8017728:	e7fb      	b.n	8017722 <__mcmp+0x2a>
 801772a:	2001      	movs	r0, #1
 801772c:	e7f9      	b.n	8017722 <__mcmp+0x2a>
	...

08017730 <__mdiff>:
 8017730:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017734:	4689      	mov	r9, r1
 8017736:	4606      	mov	r6, r0
 8017738:	4611      	mov	r1, r2
 801773a:	4648      	mov	r0, r9
 801773c:	4614      	mov	r4, r2
 801773e:	f7ff ffdb 	bl	80176f8 <__mcmp>
 8017742:	1e05      	subs	r5, r0, #0
 8017744:	d112      	bne.n	801776c <__mdiff+0x3c>
 8017746:	4629      	mov	r1, r5
 8017748:	4630      	mov	r0, r6
 801774a:	f7ff fd63 	bl	8017214 <_Balloc>
 801774e:	4602      	mov	r2, r0
 8017750:	b928      	cbnz	r0, 801775e <__mdiff+0x2e>
 8017752:	4b3f      	ldr	r3, [pc, #252]	@ (8017850 <__mdiff+0x120>)
 8017754:	f240 2137 	movw	r1, #567	@ 0x237
 8017758:	483e      	ldr	r0, [pc, #248]	@ (8017854 <__mdiff+0x124>)
 801775a:	f7fd fc65 	bl	8015028 <__assert_func>
 801775e:	2301      	movs	r3, #1
 8017760:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017764:	4610      	mov	r0, r2
 8017766:	b003      	add	sp, #12
 8017768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801776c:	bfbc      	itt	lt
 801776e:	464b      	movlt	r3, r9
 8017770:	46a1      	movlt	r9, r4
 8017772:	4630      	mov	r0, r6
 8017774:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8017778:	bfba      	itte	lt
 801777a:	461c      	movlt	r4, r3
 801777c:	2501      	movlt	r5, #1
 801777e:	2500      	movge	r5, #0
 8017780:	f7ff fd48 	bl	8017214 <_Balloc>
 8017784:	4602      	mov	r2, r0
 8017786:	b918      	cbnz	r0, 8017790 <__mdiff+0x60>
 8017788:	4b31      	ldr	r3, [pc, #196]	@ (8017850 <__mdiff+0x120>)
 801778a:	f240 2145 	movw	r1, #581	@ 0x245
 801778e:	e7e3      	b.n	8017758 <__mdiff+0x28>
 8017790:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8017794:	6926      	ldr	r6, [r4, #16]
 8017796:	60c5      	str	r5, [r0, #12]
 8017798:	f109 0310 	add.w	r3, r9, #16
 801779c:	f109 0514 	add.w	r5, r9, #20
 80177a0:	f104 0e14 	add.w	lr, r4, #20
 80177a4:	f100 0b14 	add.w	fp, r0, #20
 80177a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80177ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80177b0:	9301      	str	r3, [sp, #4]
 80177b2:	46d9      	mov	r9, fp
 80177b4:	f04f 0c00 	mov.w	ip, #0
 80177b8:	9b01      	ldr	r3, [sp, #4]
 80177ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 80177be:	f853 af04 	ldr.w	sl, [r3, #4]!
 80177c2:	9301      	str	r3, [sp, #4]
 80177c4:	fa1f f38a 	uxth.w	r3, sl
 80177c8:	4619      	mov	r1, r3
 80177ca:	b283      	uxth	r3, r0
 80177cc:	1acb      	subs	r3, r1, r3
 80177ce:	0c00      	lsrs	r0, r0, #16
 80177d0:	4463      	add	r3, ip
 80177d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80177d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80177da:	b29b      	uxth	r3, r3
 80177dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80177e0:	4576      	cmp	r6, lr
 80177e2:	f849 3b04 	str.w	r3, [r9], #4
 80177e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80177ea:	d8e5      	bhi.n	80177b8 <__mdiff+0x88>
 80177ec:	1b33      	subs	r3, r6, r4
 80177ee:	3b15      	subs	r3, #21
 80177f0:	f023 0303 	bic.w	r3, r3, #3
 80177f4:	3415      	adds	r4, #21
 80177f6:	3304      	adds	r3, #4
 80177f8:	42a6      	cmp	r6, r4
 80177fa:	bf38      	it	cc
 80177fc:	2304      	movcc	r3, #4
 80177fe:	441d      	add	r5, r3
 8017800:	445b      	add	r3, fp
 8017802:	461e      	mov	r6, r3
 8017804:	462c      	mov	r4, r5
 8017806:	4544      	cmp	r4, r8
 8017808:	d30e      	bcc.n	8017828 <__mdiff+0xf8>
 801780a:	f108 0103 	add.w	r1, r8, #3
 801780e:	1b49      	subs	r1, r1, r5
 8017810:	f021 0103 	bic.w	r1, r1, #3
 8017814:	3d03      	subs	r5, #3
 8017816:	45a8      	cmp	r8, r5
 8017818:	bf38      	it	cc
 801781a:	2100      	movcc	r1, #0
 801781c:	440b      	add	r3, r1
 801781e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017822:	b191      	cbz	r1, 801784a <__mdiff+0x11a>
 8017824:	6117      	str	r7, [r2, #16]
 8017826:	e79d      	b.n	8017764 <__mdiff+0x34>
 8017828:	f854 1b04 	ldr.w	r1, [r4], #4
 801782c:	46e6      	mov	lr, ip
 801782e:	0c08      	lsrs	r0, r1, #16
 8017830:	fa1c fc81 	uxtah	ip, ip, r1
 8017834:	4471      	add	r1, lr
 8017836:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801783a:	b289      	uxth	r1, r1
 801783c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8017840:	f846 1b04 	str.w	r1, [r6], #4
 8017844:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017848:	e7dd      	b.n	8017806 <__mdiff+0xd6>
 801784a:	3f01      	subs	r7, #1
 801784c:	e7e7      	b.n	801781e <__mdiff+0xee>
 801784e:	bf00      	nop
 8017850:	08019c5c 	.word	0x08019c5c
 8017854:	08019c7e 	.word	0x08019c7e

08017858 <__d2b>:
 8017858:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801785c:	460f      	mov	r7, r1
 801785e:	2101      	movs	r1, #1
 8017860:	ec59 8b10 	vmov	r8, r9, d0
 8017864:	4616      	mov	r6, r2
 8017866:	f7ff fcd5 	bl	8017214 <_Balloc>
 801786a:	4604      	mov	r4, r0
 801786c:	b930      	cbnz	r0, 801787c <__d2b+0x24>
 801786e:	4602      	mov	r2, r0
 8017870:	4b23      	ldr	r3, [pc, #140]	@ (8017900 <__d2b+0xa8>)
 8017872:	4824      	ldr	r0, [pc, #144]	@ (8017904 <__d2b+0xac>)
 8017874:	f240 310f 	movw	r1, #783	@ 0x30f
 8017878:	f7fd fbd6 	bl	8015028 <__assert_func>
 801787c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017880:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017884:	b10d      	cbz	r5, 801788a <__d2b+0x32>
 8017886:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801788a:	9301      	str	r3, [sp, #4]
 801788c:	f1b8 0300 	subs.w	r3, r8, #0
 8017890:	d023      	beq.n	80178da <__d2b+0x82>
 8017892:	4668      	mov	r0, sp
 8017894:	9300      	str	r3, [sp, #0]
 8017896:	f7ff fd84 	bl	80173a2 <__lo0bits>
 801789a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801789e:	b1d0      	cbz	r0, 80178d6 <__d2b+0x7e>
 80178a0:	f1c0 0320 	rsb	r3, r0, #32
 80178a4:	fa02 f303 	lsl.w	r3, r2, r3
 80178a8:	430b      	orrs	r3, r1
 80178aa:	40c2      	lsrs	r2, r0
 80178ac:	6163      	str	r3, [r4, #20]
 80178ae:	9201      	str	r2, [sp, #4]
 80178b0:	9b01      	ldr	r3, [sp, #4]
 80178b2:	61a3      	str	r3, [r4, #24]
 80178b4:	2b00      	cmp	r3, #0
 80178b6:	bf0c      	ite	eq
 80178b8:	2201      	moveq	r2, #1
 80178ba:	2202      	movne	r2, #2
 80178bc:	6122      	str	r2, [r4, #16]
 80178be:	b1a5      	cbz	r5, 80178ea <__d2b+0x92>
 80178c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80178c4:	4405      	add	r5, r0
 80178c6:	603d      	str	r5, [r7, #0]
 80178c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80178cc:	6030      	str	r0, [r6, #0]
 80178ce:	4620      	mov	r0, r4
 80178d0:	b003      	add	sp, #12
 80178d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80178d6:	6161      	str	r1, [r4, #20]
 80178d8:	e7ea      	b.n	80178b0 <__d2b+0x58>
 80178da:	a801      	add	r0, sp, #4
 80178dc:	f7ff fd61 	bl	80173a2 <__lo0bits>
 80178e0:	9b01      	ldr	r3, [sp, #4]
 80178e2:	6163      	str	r3, [r4, #20]
 80178e4:	3020      	adds	r0, #32
 80178e6:	2201      	movs	r2, #1
 80178e8:	e7e8      	b.n	80178bc <__d2b+0x64>
 80178ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80178ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80178f2:	6038      	str	r0, [r7, #0]
 80178f4:	6918      	ldr	r0, [r3, #16]
 80178f6:	f7ff fd35 	bl	8017364 <__hi0bits>
 80178fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80178fe:	e7e5      	b.n	80178cc <__d2b+0x74>
 8017900:	08019c5c 	.word	0x08019c5c
 8017904:	08019c7e 	.word	0x08019c7e

08017908 <__sread>:
 8017908:	b510      	push	{r4, lr}
 801790a:	460c      	mov	r4, r1
 801790c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017910:	f000 f984 	bl	8017c1c <_read_r>
 8017914:	2800      	cmp	r0, #0
 8017916:	bfab      	itete	ge
 8017918:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801791a:	89a3      	ldrhlt	r3, [r4, #12]
 801791c:	181b      	addge	r3, r3, r0
 801791e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8017922:	bfac      	ite	ge
 8017924:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017926:	81a3      	strhlt	r3, [r4, #12]
 8017928:	bd10      	pop	{r4, pc}

0801792a <__swrite>:
 801792a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801792e:	461f      	mov	r7, r3
 8017930:	898b      	ldrh	r3, [r1, #12]
 8017932:	05db      	lsls	r3, r3, #23
 8017934:	4605      	mov	r5, r0
 8017936:	460c      	mov	r4, r1
 8017938:	4616      	mov	r6, r2
 801793a:	d505      	bpl.n	8017948 <__swrite+0x1e>
 801793c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017940:	2302      	movs	r3, #2
 8017942:	2200      	movs	r2, #0
 8017944:	f000 f958 	bl	8017bf8 <_lseek_r>
 8017948:	89a3      	ldrh	r3, [r4, #12]
 801794a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801794e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8017952:	81a3      	strh	r3, [r4, #12]
 8017954:	4632      	mov	r2, r6
 8017956:	463b      	mov	r3, r7
 8017958:	4628      	mov	r0, r5
 801795a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801795e:	f000 b96f 	b.w	8017c40 <_write_r>

08017962 <__sseek>:
 8017962:	b510      	push	{r4, lr}
 8017964:	460c      	mov	r4, r1
 8017966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801796a:	f000 f945 	bl	8017bf8 <_lseek_r>
 801796e:	1c43      	adds	r3, r0, #1
 8017970:	89a3      	ldrh	r3, [r4, #12]
 8017972:	bf15      	itete	ne
 8017974:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017976:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801797a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801797e:	81a3      	strheq	r3, [r4, #12]
 8017980:	bf18      	it	ne
 8017982:	81a3      	strhne	r3, [r4, #12]
 8017984:	bd10      	pop	{r4, pc}

08017986 <__sclose>:
 8017986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801798a:	f000 b96b 	b.w	8017c64 <_close_r>

0801798e <_realloc_r>:
 801798e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017992:	4607      	mov	r7, r0
 8017994:	4614      	mov	r4, r2
 8017996:	460d      	mov	r5, r1
 8017998:	b921      	cbnz	r1, 80179a4 <_realloc_r+0x16>
 801799a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801799e:	4611      	mov	r1, r2
 80179a0:	f7fd be42 	b.w	8015628 <_malloc_r>
 80179a4:	b92a      	cbnz	r2, 80179b2 <_realloc_r+0x24>
 80179a6:	f7ff f8a5 	bl	8016af4 <_free_r>
 80179aa:	4625      	mov	r5, r4
 80179ac:	4628      	mov	r0, r5
 80179ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80179b2:	f000 f99f 	bl	8017cf4 <_malloc_usable_size_r>
 80179b6:	4284      	cmp	r4, r0
 80179b8:	4606      	mov	r6, r0
 80179ba:	d802      	bhi.n	80179c2 <_realloc_r+0x34>
 80179bc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80179c0:	d8f4      	bhi.n	80179ac <_realloc_r+0x1e>
 80179c2:	4621      	mov	r1, r4
 80179c4:	4638      	mov	r0, r7
 80179c6:	f7fd fe2f 	bl	8015628 <_malloc_r>
 80179ca:	4680      	mov	r8, r0
 80179cc:	b908      	cbnz	r0, 80179d2 <_realloc_r+0x44>
 80179ce:	4645      	mov	r5, r8
 80179d0:	e7ec      	b.n	80179ac <_realloc_r+0x1e>
 80179d2:	42b4      	cmp	r4, r6
 80179d4:	4622      	mov	r2, r4
 80179d6:	4629      	mov	r1, r5
 80179d8:	bf28      	it	cs
 80179da:	4632      	movcs	r2, r6
 80179dc:	f7fe fa38 	bl	8015e50 <memcpy>
 80179e0:	4629      	mov	r1, r5
 80179e2:	4638      	mov	r0, r7
 80179e4:	f7ff f886 	bl	8016af4 <_free_r>
 80179e8:	e7f1      	b.n	80179ce <_realloc_r+0x40>

080179ea <__swbuf_r>:
 80179ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179ec:	460e      	mov	r6, r1
 80179ee:	4614      	mov	r4, r2
 80179f0:	4605      	mov	r5, r0
 80179f2:	b118      	cbz	r0, 80179fc <__swbuf_r+0x12>
 80179f4:	6a03      	ldr	r3, [r0, #32]
 80179f6:	b90b      	cbnz	r3, 80179fc <__swbuf_r+0x12>
 80179f8:	f7fe f8dc 	bl	8015bb4 <__sinit>
 80179fc:	69a3      	ldr	r3, [r4, #24]
 80179fe:	60a3      	str	r3, [r4, #8]
 8017a00:	89a3      	ldrh	r3, [r4, #12]
 8017a02:	071a      	lsls	r2, r3, #28
 8017a04:	d501      	bpl.n	8017a0a <__swbuf_r+0x20>
 8017a06:	6923      	ldr	r3, [r4, #16]
 8017a08:	b943      	cbnz	r3, 8017a1c <__swbuf_r+0x32>
 8017a0a:	4621      	mov	r1, r4
 8017a0c:	4628      	mov	r0, r5
 8017a0e:	f000 f82b 	bl	8017a68 <__swsetup_r>
 8017a12:	b118      	cbz	r0, 8017a1c <__swbuf_r+0x32>
 8017a14:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8017a18:	4638      	mov	r0, r7
 8017a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a1c:	6823      	ldr	r3, [r4, #0]
 8017a1e:	6922      	ldr	r2, [r4, #16]
 8017a20:	1a98      	subs	r0, r3, r2
 8017a22:	6963      	ldr	r3, [r4, #20]
 8017a24:	b2f6      	uxtb	r6, r6
 8017a26:	4283      	cmp	r3, r0
 8017a28:	4637      	mov	r7, r6
 8017a2a:	dc05      	bgt.n	8017a38 <__swbuf_r+0x4e>
 8017a2c:	4621      	mov	r1, r4
 8017a2e:	4628      	mov	r0, r5
 8017a30:	f7ff fbc8 	bl	80171c4 <_fflush_r>
 8017a34:	2800      	cmp	r0, #0
 8017a36:	d1ed      	bne.n	8017a14 <__swbuf_r+0x2a>
 8017a38:	68a3      	ldr	r3, [r4, #8]
 8017a3a:	3b01      	subs	r3, #1
 8017a3c:	60a3      	str	r3, [r4, #8]
 8017a3e:	6823      	ldr	r3, [r4, #0]
 8017a40:	1c5a      	adds	r2, r3, #1
 8017a42:	6022      	str	r2, [r4, #0]
 8017a44:	701e      	strb	r6, [r3, #0]
 8017a46:	6962      	ldr	r2, [r4, #20]
 8017a48:	1c43      	adds	r3, r0, #1
 8017a4a:	429a      	cmp	r2, r3
 8017a4c:	d004      	beq.n	8017a58 <__swbuf_r+0x6e>
 8017a4e:	89a3      	ldrh	r3, [r4, #12]
 8017a50:	07db      	lsls	r3, r3, #31
 8017a52:	d5e1      	bpl.n	8017a18 <__swbuf_r+0x2e>
 8017a54:	2e0a      	cmp	r6, #10
 8017a56:	d1df      	bne.n	8017a18 <__swbuf_r+0x2e>
 8017a58:	4621      	mov	r1, r4
 8017a5a:	4628      	mov	r0, r5
 8017a5c:	f7ff fbb2 	bl	80171c4 <_fflush_r>
 8017a60:	2800      	cmp	r0, #0
 8017a62:	d0d9      	beq.n	8017a18 <__swbuf_r+0x2e>
 8017a64:	e7d6      	b.n	8017a14 <__swbuf_r+0x2a>
	...

08017a68 <__swsetup_r>:
 8017a68:	b538      	push	{r3, r4, r5, lr}
 8017a6a:	4b29      	ldr	r3, [pc, #164]	@ (8017b10 <__swsetup_r+0xa8>)
 8017a6c:	4605      	mov	r5, r0
 8017a6e:	6818      	ldr	r0, [r3, #0]
 8017a70:	460c      	mov	r4, r1
 8017a72:	b118      	cbz	r0, 8017a7c <__swsetup_r+0x14>
 8017a74:	6a03      	ldr	r3, [r0, #32]
 8017a76:	b90b      	cbnz	r3, 8017a7c <__swsetup_r+0x14>
 8017a78:	f7fe f89c 	bl	8015bb4 <__sinit>
 8017a7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017a80:	0719      	lsls	r1, r3, #28
 8017a82:	d422      	bmi.n	8017aca <__swsetup_r+0x62>
 8017a84:	06da      	lsls	r2, r3, #27
 8017a86:	d407      	bmi.n	8017a98 <__swsetup_r+0x30>
 8017a88:	2209      	movs	r2, #9
 8017a8a:	602a      	str	r2, [r5, #0]
 8017a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017a90:	81a3      	strh	r3, [r4, #12]
 8017a92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017a96:	e033      	b.n	8017b00 <__swsetup_r+0x98>
 8017a98:	0758      	lsls	r0, r3, #29
 8017a9a:	d512      	bpl.n	8017ac2 <__swsetup_r+0x5a>
 8017a9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017a9e:	b141      	cbz	r1, 8017ab2 <__swsetup_r+0x4a>
 8017aa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017aa4:	4299      	cmp	r1, r3
 8017aa6:	d002      	beq.n	8017aae <__swsetup_r+0x46>
 8017aa8:	4628      	mov	r0, r5
 8017aaa:	f7ff f823 	bl	8016af4 <_free_r>
 8017aae:	2300      	movs	r3, #0
 8017ab0:	6363      	str	r3, [r4, #52]	@ 0x34
 8017ab2:	89a3      	ldrh	r3, [r4, #12]
 8017ab4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017ab8:	81a3      	strh	r3, [r4, #12]
 8017aba:	2300      	movs	r3, #0
 8017abc:	6063      	str	r3, [r4, #4]
 8017abe:	6923      	ldr	r3, [r4, #16]
 8017ac0:	6023      	str	r3, [r4, #0]
 8017ac2:	89a3      	ldrh	r3, [r4, #12]
 8017ac4:	f043 0308 	orr.w	r3, r3, #8
 8017ac8:	81a3      	strh	r3, [r4, #12]
 8017aca:	6923      	ldr	r3, [r4, #16]
 8017acc:	b94b      	cbnz	r3, 8017ae2 <__swsetup_r+0x7a>
 8017ace:	89a3      	ldrh	r3, [r4, #12]
 8017ad0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017ad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017ad8:	d003      	beq.n	8017ae2 <__swsetup_r+0x7a>
 8017ada:	4621      	mov	r1, r4
 8017adc:	4628      	mov	r0, r5
 8017ade:	f000 f83f 	bl	8017b60 <__smakebuf_r>
 8017ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017ae6:	f013 0201 	ands.w	r2, r3, #1
 8017aea:	d00a      	beq.n	8017b02 <__swsetup_r+0x9a>
 8017aec:	2200      	movs	r2, #0
 8017aee:	60a2      	str	r2, [r4, #8]
 8017af0:	6962      	ldr	r2, [r4, #20]
 8017af2:	4252      	negs	r2, r2
 8017af4:	61a2      	str	r2, [r4, #24]
 8017af6:	6922      	ldr	r2, [r4, #16]
 8017af8:	b942      	cbnz	r2, 8017b0c <__swsetup_r+0xa4>
 8017afa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017afe:	d1c5      	bne.n	8017a8c <__swsetup_r+0x24>
 8017b00:	bd38      	pop	{r3, r4, r5, pc}
 8017b02:	0799      	lsls	r1, r3, #30
 8017b04:	bf58      	it	pl
 8017b06:	6962      	ldrpl	r2, [r4, #20]
 8017b08:	60a2      	str	r2, [r4, #8]
 8017b0a:	e7f4      	b.n	8017af6 <__swsetup_r+0x8e>
 8017b0c:	2000      	movs	r0, #0
 8017b0e:	e7f7      	b.n	8017b00 <__swsetup_r+0x98>
 8017b10:	24000030 	.word	0x24000030

08017b14 <__swhatbuf_r>:
 8017b14:	b570      	push	{r4, r5, r6, lr}
 8017b16:	460c      	mov	r4, r1
 8017b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017b1c:	2900      	cmp	r1, #0
 8017b1e:	b096      	sub	sp, #88	@ 0x58
 8017b20:	4615      	mov	r5, r2
 8017b22:	461e      	mov	r6, r3
 8017b24:	da0d      	bge.n	8017b42 <__swhatbuf_r+0x2e>
 8017b26:	89a3      	ldrh	r3, [r4, #12]
 8017b28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017b2c:	f04f 0100 	mov.w	r1, #0
 8017b30:	bf14      	ite	ne
 8017b32:	2340      	movne	r3, #64	@ 0x40
 8017b34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017b38:	2000      	movs	r0, #0
 8017b3a:	6031      	str	r1, [r6, #0]
 8017b3c:	602b      	str	r3, [r5, #0]
 8017b3e:	b016      	add	sp, #88	@ 0x58
 8017b40:	bd70      	pop	{r4, r5, r6, pc}
 8017b42:	466a      	mov	r2, sp
 8017b44:	f000 f89e 	bl	8017c84 <_fstat_r>
 8017b48:	2800      	cmp	r0, #0
 8017b4a:	dbec      	blt.n	8017b26 <__swhatbuf_r+0x12>
 8017b4c:	9901      	ldr	r1, [sp, #4]
 8017b4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017b52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017b56:	4259      	negs	r1, r3
 8017b58:	4159      	adcs	r1, r3
 8017b5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017b5e:	e7eb      	b.n	8017b38 <__swhatbuf_r+0x24>

08017b60 <__smakebuf_r>:
 8017b60:	898b      	ldrh	r3, [r1, #12]
 8017b62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017b64:	079d      	lsls	r5, r3, #30
 8017b66:	4606      	mov	r6, r0
 8017b68:	460c      	mov	r4, r1
 8017b6a:	d507      	bpl.n	8017b7c <__smakebuf_r+0x1c>
 8017b6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017b70:	6023      	str	r3, [r4, #0]
 8017b72:	6123      	str	r3, [r4, #16]
 8017b74:	2301      	movs	r3, #1
 8017b76:	6163      	str	r3, [r4, #20]
 8017b78:	b003      	add	sp, #12
 8017b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017b7c:	ab01      	add	r3, sp, #4
 8017b7e:	466a      	mov	r2, sp
 8017b80:	f7ff ffc8 	bl	8017b14 <__swhatbuf_r>
 8017b84:	9f00      	ldr	r7, [sp, #0]
 8017b86:	4605      	mov	r5, r0
 8017b88:	4639      	mov	r1, r7
 8017b8a:	4630      	mov	r0, r6
 8017b8c:	f7fd fd4c 	bl	8015628 <_malloc_r>
 8017b90:	b948      	cbnz	r0, 8017ba6 <__smakebuf_r+0x46>
 8017b92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017b96:	059a      	lsls	r2, r3, #22
 8017b98:	d4ee      	bmi.n	8017b78 <__smakebuf_r+0x18>
 8017b9a:	f023 0303 	bic.w	r3, r3, #3
 8017b9e:	f043 0302 	orr.w	r3, r3, #2
 8017ba2:	81a3      	strh	r3, [r4, #12]
 8017ba4:	e7e2      	b.n	8017b6c <__smakebuf_r+0xc>
 8017ba6:	89a3      	ldrh	r3, [r4, #12]
 8017ba8:	6020      	str	r0, [r4, #0]
 8017baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017bae:	81a3      	strh	r3, [r4, #12]
 8017bb0:	9b01      	ldr	r3, [sp, #4]
 8017bb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017bb6:	b15b      	cbz	r3, 8017bd0 <__smakebuf_r+0x70>
 8017bb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017bbc:	4630      	mov	r0, r6
 8017bbe:	f000 f80b 	bl	8017bd8 <_isatty_r>
 8017bc2:	b128      	cbz	r0, 8017bd0 <__smakebuf_r+0x70>
 8017bc4:	89a3      	ldrh	r3, [r4, #12]
 8017bc6:	f023 0303 	bic.w	r3, r3, #3
 8017bca:	f043 0301 	orr.w	r3, r3, #1
 8017bce:	81a3      	strh	r3, [r4, #12]
 8017bd0:	89a3      	ldrh	r3, [r4, #12]
 8017bd2:	431d      	orrs	r5, r3
 8017bd4:	81a5      	strh	r5, [r4, #12]
 8017bd6:	e7cf      	b.n	8017b78 <__smakebuf_r+0x18>

08017bd8 <_isatty_r>:
 8017bd8:	b538      	push	{r3, r4, r5, lr}
 8017bda:	4d06      	ldr	r5, [pc, #24]	@ (8017bf4 <_isatty_r+0x1c>)
 8017bdc:	2300      	movs	r3, #0
 8017bde:	4604      	mov	r4, r0
 8017be0:	4608      	mov	r0, r1
 8017be2:	602b      	str	r3, [r5, #0]
 8017be4:	f7ec ffb6 	bl	8004b54 <_isatty>
 8017be8:	1c43      	adds	r3, r0, #1
 8017bea:	d102      	bne.n	8017bf2 <_isatty_r+0x1a>
 8017bec:	682b      	ldr	r3, [r5, #0]
 8017bee:	b103      	cbz	r3, 8017bf2 <_isatty_r+0x1a>
 8017bf0:	6023      	str	r3, [r4, #0]
 8017bf2:	bd38      	pop	{r3, r4, r5, pc}
 8017bf4:	2400ace8 	.word	0x2400ace8

08017bf8 <_lseek_r>:
 8017bf8:	b538      	push	{r3, r4, r5, lr}
 8017bfa:	4d07      	ldr	r5, [pc, #28]	@ (8017c18 <_lseek_r+0x20>)
 8017bfc:	4604      	mov	r4, r0
 8017bfe:	4608      	mov	r0, r1
 8017c00:	4611      	mov	r1, r2
 8017c02:	2200      	movs	r2, #0
 8017c04:	602a      	str	r2, [r5, #0]
 8017c06:	461a      	mov	r2, r3
 8017c08:	f7ec ffaf 	bl	8004b6a <_lseek>
 8017c0c:	1c43      	adds	r3, r0, #1
 8017c0e:	d102      	bne.n	8017c16 <_lseek_r+0x1e>
 8017c10:	682b      	ldr	r3, [r5, #0]
 8017c12:	b103      	cbz	r3, 8017c16 <_lseek_r+0x1e>
 8017c14:	6023      	str	r3, [r4, #0]
 8017c16:	bd38      	pop	{r3, r4, r5, pc}
 8017c18:	2400ace8 	.word	0x2400ace8

08017c1c <_read_r>:
 8017c1c:	b538      	push	{r3, r4, r5, lr}
 8017c1e:	4d07      	ldr	r5, [pc, #28]	@ (8017c3c <_read_r+0x20>)
 8017c20:	4604      	mov	r4, r0
 8017c22:	4608      	mov	r0, r1
 8017c24:	4611      	mov	r1, r2
 8017c26:	2200      	movs	r2, #0
 8017c28:	602a      	str	r2, [r5, #0]
 8017c2a:	461a      	mov	r2, r3
 8017c2c:	f7ec ff3d 	bl	8004aaa <_read>
 8017c30:	1c43      	adds	r3, r0, #1
 8017c32:	d102      	bne.n	8017c3a <_read_r+0x1e>
 8017c34:	682b      	ldr	r3, [r5, #0]
 8017c36:	b103      	cbz	r3, 8017c3a <_read_r+0x1e>
 8017c38:	6023      	str	r3, [r4, #0]
 8017c3a:	bd38      	pop	{r3, r4, r5, pc}
 8017c3c:	2400ace8 	.word	0x2400ace8

08017c40 <_write_r>:
 8017c40:	b538      	push	{r3, r4, r5, lr}
 8017c42:	4d07      	ldr	r5, [pc, #28]	@ (8017c60 <_write_r+0x20>)
 8017c44:	4604      	mov	r4, r0
 8017c46:	4608      	mov	r0, r1
 8017c48:	4611      	mov	r1, r2
 8017c4a:	2200      	movs	r2, #0
 8017c4c:	602a      	str	r2, [r5, #0]
 8017c4e:	461a      	mov	r2, r3
 8017c50:	f7ec ff48 	bl	8004ae4 <_write>
 8017c54:	1c43      	adds	r3, r0, #1
 8017c56:	d102      	bne.n	8017c5e <_write_r+0x1e>
 8017c58:	682b      	ldr	r3, [r5, #0]
 8017c5a:	b103      	cbz	r3, 8017c5e <_write_r+0x1e>
 8017c5c:	6023      	str	r3, [r4, #0]
 8017c5e:	bd38      	pop	{r3, r4, r5, pc}
 8017c60:	2400ace8 	.word	0x2400ace8

08017c64 <_close_r>:
 8017c64:	b538      	push	{r3, r4, r5, lr}
 8017c66:	4d06      	ldr	r5, [pc, #24]	@ (8017c80 <_close_r+0x1c>)
 8017c68:	2300      	movs	r3, #0
 8017c6a:	4604      	mov	r4, r0
 8017c6c:	4608      	mov	r0, r1
 8017c6e:	602b      	str	r3, [r5, #0]
 8017c70:	f7ec ff54 	bl	8004b1c <_close>
 8017c74:	1c43      	adds	r3, r0, #1
 8017c76:	d102      	bne.n	8017c7e <_close_r+0x1a>
 8017c78:	682b      	ldr	r3, [r5, #0]
 8017c7a:	b103      	cbz	r3, 8017c7e <_close_r+0x1a>
 8017c7c:	6023      	str	r3, [r4, #0]
 8017c7e:	bd38      	pop	{r3, r4, r5, pc}
 8017c80:	2400ace8 	.word	0x2400ace8

08017c84 <_fstat_r>:
 8017c84:	b538      	push	{r3, r4, r5, lr}
 8017c86:	4d07      	ldr	r5, [pc, #28]	@ (8017ca4 <_fstat_r+0x20>)
 8017c88:	2300      	movs	r3, #0
 8017c8a:	4604      	mov	r4, r0
 8017c8c:	4608      	mov	r0, r1
 8017c8e:	4611      	mov	r1, r2
 8017c90:	602b      	str	r3, [r5, #0]
 8017c92:	f7ec ff4f 	bl	8004b34 <_fstat>
 8017c96:	1c43      	adds	r3, r0, #1
 8017c98:	d102      	bne.n	8017ca0 <_fstat_r+0x1c>
 8017c9a:	682b      	ldr	r3, [r5, #0]
 8017c9c:	b103      	cbz	r3, 8017ca0 <_fstat_r+0x1c>
 8017c9e:	6023      	str	r3, [r4, #0]
 8017ca0:	bd38      	pop	{r3, r4, r5, pc}
 8017ca2:	bf00      	nop
 8017ca4:	2400ace8 	.word	0x2400ace8

08017ca8 <_calloc_r>:
 8017ca8:	b570      	push	{r4, r5, r6, lr}
 8017caa:	fba1 5402 	umull	r5, r4, r1, r2
 8017cae:	b934      	cbnz	r4, 8017cbe <_calloc_r+0x16>
 8017cb0:	4629      	mov	r1, r5
 8017cb2:	f7fd fcb9 	bl	8015628 <_malloc_r>
 8017cb6:	4606      	mov	r6, r0
 8017cb8:	b928      	cbnz	r0, 8017cc6 <_calloc_r+0x1e>
 8017cba:	4630      	mov	r0, r6
 8017cbc:	bd70      	pop	{r4, r5, r6, pc}
 8017cbe:	220c      	movs	r2, #12
 8017cc0:	6002      	str	r2, [r0, #0]
 8017cc2:	2600      	movs	r6, #0
 8017cc4:	e7f9      	b.n	8017cba <_calloc_r+0x12>
 8017cc6:	462a      	mov	r2, r5
 8017cc8:	4621      	mov	r1, r4
 8017cca:	f7fd ffd5 	bl	8015c78 <memset>
 8017cce:	e7f4      	b.n	8017cba <_calloc_r+0x12>

08017cd0 <__ascii_mbtowc>:
 8017cd0:	b082      	sub	sp, #8
 8017cd2:	b901      	cbnz	r1, 8017cd6 <__ascii_mbtowc+0x6>
 8017cd4:	a901      	add	r1, sp, #4
 8017cd6:	b142      	cbz	r2, 8017cea <__ascii_mbtowc+0x1a>
 8017cd8:	b14b      	cbz	r3, 8017cee <__ascii_mbtowc+0x1e>
 8017cda:	7813      	ldrb	r3, [r2, #0]
 8017cdc:	600b      	str	r3, [r1, #0]
 8017cde:	7812      	ldrb	r2, [r2, #0]
 8017ce0:	1e10      	subs	r0, r2, #0
 8017ce2:	bf18      	it	ne
 8017ce4:	2001      	movne	r0, #1
 8017ce6:	b002      	add	sp, #8
 8017ce8:	4770      	bx	lr
 8017cea:	4610      	mov	r0, r2
 8017cec:	e7fb      	b.n	8017ce6 <__ascii_mbtowc+0x16>
 8017cee:	f06f 0001 	mvn.w	r0, #1
 8017cf2:	e7f8      	b.n	8017ce6 <__ascii_mbtowc+0x16>

08017cf4 <_malloc_usable_size_r>:
 8017cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017cf8:	1f18      	subs	r0, r3, #4
 8017cfa:	2b00      	cmp	r3, #0
 8017cfc:	bfbc      	itt	lt
 8017cfe:	580b      	ldrlt	r3, [r1, r0]
 8017d00:	18c0      	addlt	r0, r0, r3
 8017d02:	4770      	bx	lr

08017d04 <__ascii_wctomb>:
 8017d04:	4603      	mov	r3, r0
 8017d06:	4608      	mov	r0, r1
 8017d08:	b141      	cbz	r1, 8017d1c <__ascii_wctomb+0x18>
 8017d0a:	2aff      	cmp	r2, #255	@ 0xff
 8017d0c:	d904      	bls.n	8017d18 <__ascii_wctomb+0x14>
 8017d0e:	228a      	movs	r2, #138	@ 0x8a
 8017d10:	601a      	str	r2, [r3, #0]
 8017d12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017d16:	4770      	bx	lr
 8017d18:	700a      	strb	r2, [r1, #0]
 8017d1a:	2001      	movs	r0, #1
 8017d1c:	4770      	bx	lr
	...

08017d20 <_init>:
 8017d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d22:	bf00      	nop
 8017d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017d26:	bc08      	pop	{r3}
 8017d28:	469e      	mov	lr, r3
 8017d2a:	4770      	bx	lr

08017d2c <_fini>:
 8017d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d2e:	bf00      	nop
 8017d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017d32:	bc08      	pop	{r3}
 8017d34:	469e      	mov	lr, r3
 8017d36:	4770      	bx	lr
