
bme280-i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ca7c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040ca7c  0040ca7c  0001ca7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  0040ca84  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000138  204009b8  0040d43c  000209b8  2**2
                  ALLOC
  4 .stack        00002000  20400af0  0040d574  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402af0  0040f574  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   000176ba  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002c7b  00000000  00000000  000380f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000081d0  00000000  00000000  0003ad74  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000dc8  00000000  00000000  00042f44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d20  00000000  00000000  00043d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000205b0  00000000  00000000  00044a2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ca16  00000000  00000000  00064fdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008fd33  00000000  00000000  000719f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000054ec  00000000  00000000  00101728  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2a 40 20 59 12 40 00 09 13 40 00 09 13 40 00     .*@ Y.@...@...@.
  400010:	09 13 40 00 09 13 40 00 09 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	09 13 40 00 09 13 40 00 00 00 00 00 09 13 40 00     ..@...@.......@.
  40003c:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  40004c:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  40005c:	09 13 40 00 09 13 40 00 00 00 00 00 85 0c 40 00     ..@...@.......@.
  40006c:	9d 0c 40 00 b5 0c 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  40007c:	09 13 40 00 cd 0c 40 00 e5 0c 40 00 09 13 40 00     ..@...@...@...@.
  40008c:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  40009c:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  4000ac:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  4000bc:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  4000cc:	09 13 40 00 00 00 00 00 09 13 40 00 00 00 00 00     ..@.......@.....
  4000dc:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  4000ec:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  4000fc:	09 13 40 00 09 13 40 00 09 13 40 00 09 13 40 00     ..@...@...@...@.
  40010c:	09 13 40 00 09 13 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 09 13 40 00 09 13 40 00 09 13 40 00     ......@...@...@.
  40012c:	09 13 40 00 09 13 40 00 00 00 00 00 09 13 40 00     ..@...@.......@.
  40013c:	09 13 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	0040ca84 	.word	0x0040ca84

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040ca84 	.word	0x0040ca84
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	0040ca84 	.word	0x0040ca84
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400dfd 	.word	0x00400dfd
  40022c:	00400e69 	.word	0x00400e69
  400230:	00400ed9 	.word	0x00400ed9

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400e35 	.word	0x00400e35
  4002a0:	00400f51 	.word	0x00400f51

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400f6d 	.word	0x00400f6d
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400f89 	.word	0x00400f89
  400418:	00400fa5 	.word	0x00400fa5

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401479 	.word	0x00401479
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400cfd 	.word	0x00400cfd
  40051c:	00400d79 	.word	0x00400d79
  400520:	00401311 	.word	0x00401311
  400524:	00400499 	.word	0x00400499

00400528 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400528:	b480      	push	{r7}
  40052a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40052c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400530:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400534:	4b09      	ldr	r3, [pc, #36]	; (40055c <SCB_EnableICache+0x34>)
  400536:	2200      	movs	r2, #0
  400538:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40053c:	4a07      	ldr	r2, [pc, #28]	; (40055c <SCB_EnableICache+0x34>)
  40053e:	4b07      	ldr	r3, [pc, #28]	; (40055c <SCB_EnableICache+0x34>)
  400540:	695b      	ldr	r3, [r3, #20]
  400542:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400546:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400548:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40054c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400550:	bf00      	nop
  400552:	46bd      	mov	sp, r7
  400554:	f85d 7b04 	ldr.w	r7, [sp], #4
  400558:	4770      	bx	lr
  40055a:	bf00      	nop
  40055c:	e000ed00 	.word	0xe000ed00

00400560 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400560:	b480      	push	{r7}
  400562:	b08b      	sub	sp, #44	; 0x2c
  400564:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400566:	4b26      	ldr	r3, [pc, #152]	; (400600 <SCB_EnableDCache+0xa0>)
  400568:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40056c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40056e:	69fb      	ldr	r3, [r7, #28]
  400570:	0b5b      	lsrs	r3, r3, #13
  400572:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400576:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400578:	69fb      	ldr	r3, [r7, #28]
  40057a:	f003 0307 	and.w	r3, r3, #7
  40057e:	3304      	adds	r3, #4
  400580:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400582:	69fb      	ldr	r3, [r7, #28]
  400584:	08db      	lsrs	r3, r3, #3
  400586:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40058a:	617b      	str	r3, [r7, #20]
  40058c:	697b      	ldr	r3, [r7, #20]
  40058e:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400590:	68bb      	ldr	r3, [r7, #8]
  400592:	fab3 f383 	clz	r3, r3
  400596:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400598:	687b      	ldr	r3, [r7, #4]
  40059a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40059c:	f003 031f 	and.w	r3, r3, #31
  4005a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  4005a2:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4005a6:	697b      	ldr	r3, [r7, #20]
  4005a8:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4005aa:	6a3a      	ldr	r2, [r7, #32]
  4005ac:	693b      	ldr	r3, [r7, #16]
  4005ae:	fa02 f303 	lsl.w	r3, r2, r3
  4005b2:	4619      	mov	r1, r3
  4005b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4005b6:	69bb      	ldr	r3, [r7, #24]
  4005b8:	fa02 f303 	lsl.w	r3, r2, r3
  4005bc:	430b      	orrs	r3, r1
  4005be:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  4005c0:	4a0f      	ldr	r2, [pc, #60]	; (400600 <SCB_EnableDCache+0xa0>)
  4005c2:	68fb      	ldr	r3, [r7, #12]
  4005c4:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4005c8:	6a3b      	ldr	r3, [r7, #32]
  4005ca:	1e5a      	subs	r2, r3, #1
  4005cc:	623a      	str	r2, [r7, #32]
  4005ce:	2b00      	cmp	r3, #0
  4005d0:	d1eb      	bne.n	4005aa <SCB_EnableDCache+0x4a>
        } while(sets--);
  4005d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005d4:	1e5a      	subs	r2, r3, #1
  4005d6:	627a      	str	r2, [r7, #36]	; 0x24
  4005d8:	2b00      	cmp	r3, #0
  4005da:	d1e4      	bne.n	4005a6 <SCB_EnableDCache+0x46>
  4005dc:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4005e0:	4a07      	ldr	r2, [pc, #28]	; (400600 <SCB_EnableDCache+0xa0>)
  4005e2:	4b07      	ldr	r3, [pc, #28]	; (400600 <SCB_EnableDCache+0xa0>)
  4005e4:	695b      	ldr	r3, [r3, #20]
  4005e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4005ea:	6153      	str	r3, [r2, #20]
  4005ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005f0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4005f4:	bf00      	nop
  4005f6:	372c      	adds	r7, #44	; 0x2c
  4005f8:	46bd      	mov	sp, r7
  4005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005fe:	4770      	bx	lr
  400600:	e000ed00 	.word	0xe000ed00

00400604 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400604:	b580      	push	{r7, lr}
  400606:	b082      	sub	sp, #8
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40060c:	6878      	ldr	r0, [r7, #4]
  40060e:	4b03      	ldr	r3, [pc, #12]	; (40061c <sysclk_enable_peripheral_clock+0x18>)
  400610:	4798      	blx	r3
}
  400612:	bf00      	nop
  400614:	3708      	adds	r7, #8
  400616:	46bd      	mov	sp, r7
  400618:	bd80      	pop	{r7, pc}
  40061a:	bf00      	nop
  40061c:	00400fc1 	.word	0x00400fc1

00400620 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400620:	b580      	push	{r7, lr}
  400622:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400624:	200a      	movs	r0, #10
  400626:	4b08      	ldr	r3, [pc, #32]	; (400648 <ioport_init+0x28>)
  400628:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40062a:	200b      	movs	r0, #11
  40062c:	4b06      	ldr	r3, [pc, #24]	; (400648 <ioport_init+0x28>)
  40062e:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400630:	200c      	movs	r0, #12
  400632:	4b05      	ldr	r3, [pc, #20]	; (400648 <ioport_init+0x28>)
  400634:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400636:	2010      	movs	r0, #16
  400638:	4b03      	ldr	r3, [pc, #12]	; (400648 <ioport_init+0x28>)
  40063a:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  40063c:	2011      	movs	r0, #17
  40063e:	4b02      	ldr	r3, [pc, #8]	; (400648 <ioport_init+0x28>)
  400640:	4798      	blx	r3
	arch_ioport_init();
}
  400642:	bf00      	nop
  400644:	bd80      	pop	{r7, pc}
  400646:	bf00      	nop
  400648:	00400605 	.word	0x00400605

0040064c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40064c:	b480      	push	{r7}
  40064e:	b089      	sub	sp, #36	; 0x24
  400650:	af00      	add	r7, sp, #0
  400652:	6078      	str	r0, [r7, #4]
  400654:	687b      	ldr	r3, [r7, #4]
  400656:	61fb      	str	r3, [r7, #28]
  400658:	69fb      	ldr	r3, [r7, #28]
  40065a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40065c:	69bb      	ldr	r3, [r7, #24]
  40065e:	095a      	lsrs	r2, r3, #5
  400660:	69fb      	ldr	r3, [r7, #28]
  400662:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400664:	697b      	ldr	r3, [r7, #20]
  400666:	f003 031f 	and.w	r3, r3, #31
  40066a:	2101      	movs	r1, #1
  40066c:	fa01 f303 	lsl.w	r3, r1, r3
  400670:	613a      	str	r2, [r7, #16]
  400672:	60fb      	str	r3, [r7, #12]
  400674:	693b      	ldr	r3, [r7, #16]
  400676:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400678:	68ba      	ldr	r2, [r7, #8]
  40067a:	4b06      	ldr	r3, [pc, #24]	; (400694 <ioport_disable_pin+0x48>)
  40067c:	4413      	add	r3, r2
  40067e:	025b      	lsls	r3, r3, #9
  400680:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400686:	bf00      	nop
  400688:	3724      	adds	r7, #36	; 0x24
  40068a:	46bd      	mov	sp, r7
  40068c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400690:	4770      	bx	lr
  400692:	bf00      	nop
  400694:	00200707 	.word	0x00200707

00400698 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400698:	b480      	push	{r7}
  40069a:	b08d      	sub	sp, #52	; 0x34
  40069c:	af00      	add	r7, sp, #0
  40069e:	6078      	str	r0, [r7, #4]
  4006a0:	6039      	str	r1, [r7, #0]
  4006a2:	687b      	ldr	r3, [r7, #4]
  4006a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  4006a6:	683b      	ldr	r3, [r7, #0]
  4006a8:	62bb      	str	r3, [r7, #40]	; 0x28
  4006aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006ac:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4006ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006b0:	095a      	lsrs	r2, r3, #5
  4006b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006b4:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4006b6:	6a3b      	ldr	r3, [r7, #32]
  4006b8:	f003 031f 	and.w	r3, r3, #31
  4006bc:	2101      	movs	r1, #1
  4006be:	fa01 f303 	lsl.w	r3, r1, r3
  4006c2:	61fa      	str	r2, [r7, #28]
  4006c4:	61bb      	str	r3, [r7, #24]
  4006c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4006c8:	617b      	str	r3, [r7, #20]
  4006ca:	69fb      	ldr	r3, [r7, #28]
  4006cc:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006ce:	693a      	ldr	r2, [r7, #16]
  4006d0:	4b37      	ldr	r3, [pc, #220]	; (4007b0 <ioport_set_pin_mode+0x118>)
  4006d2:	4413      	add	r3, r2
  4006d4:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006d6:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4006d8:	697b      	ldr	r3, [r7, #20]
  4006da:	f003 0308 	and.w	r3, r3, #8
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d003      	beq.n	4006ea <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	69ba      	ldr	r2, [r7, #24]
  4006e6:	665a      	str	r2, [r3, #100]	; 0x64
  4006e8:	e002      	b.n	4006f0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	69ba      	ldr	r2, [r7, #24]
  4006ee:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4006f0:	697b      	ldr	r3, [r7, #20]
  4006f2:	f003 0310 	and.w	r3, r3, #16
  4006f6:	2b00      	cmp	r3, #0
  4006f8:	d004      	beq.n	400704 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	69ba      	ldr	r2, [r7, #24]
  4006fe:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400702:	e003      	b.n	40070c <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	69ba      	ldr	r2, [r7, #24]
  400708:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	f003 0320 	and.w	r3, r3, #32
  400712:	2b00      	cmp	r3, #0
  400714:	d003      	beq.n	40071e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	69ba      	ldr	r2, [r7, #24]
  40071a:	651a      	str	r2, [r3, #80]	; 0x50
  40071c:	e002      	b.n	400724 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  40071e:	68fb      	ldr	r3, [r7, #12]
  400720:	69ba      	ldr	r2, [r7, #24]
  400722:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  40072a:	2b00      	cmp	r3, #0
  40072c:	d003      	beq.n	400736 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40072e:	68fb      	ldr	r3, [r7, #12]
  400730:	69ba      	ldr	r2, [r7, #24]
  400732:	621a      	str	r2, [r3, #32]
  400734:	e002      	b.n	40073c <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400736:	68fb      	ldr	r3, [r7, #12]
  400738:	69ba      	ldr	r2, [r7, #24]
  40073a:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40073c:	697b      	ldr	r3, [r7, #20]
  40073e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400742:	2b00      	cmp	r3, #0
  400744:	d004      	beq.n	400750 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400746:	68fb      	ldr	r3, [r7, #12]
  400748:	69ba      	ldr	r2, [r7, #24]
  40074a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40074e:	e003      	b.n	400758 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400750:	68fb      	ldr	r3, [r7, #12]
  400752:	69ba      	ldr	r2, [r7, #24]
  400754:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400758:	697b      	ldr	r3, [r7, #20]
  40075a:	f003 0301 	and.w	r3, r3, #1
  40075e:	2b00      	cmp	r3, #0
  400760:	d006      	beq.n	400770 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400762:	68fb      	ldr	r3, [r7, #12]
  400764:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400766:	69bb      	ldr	r3, [r7, #24]
  400768:	431a      	orrs	r2, r3
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	671a      	str	r2, [r3, #112]	; 0x70
  40076e:	e006      	b.n	40077e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400770:	68fb      	ldr	r3, [r7, #12]
  400772:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400774:	69bb      	ldr	r3, [r7, #24]
  400776:	43db      	mvns	r3, r3
  400778:	401a      	ands	r2, r3
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40077e:	697b      	ldr	r3, [r7, #20]
  400780:	f003 0302 	and.w	r3, r3, #2
  400784:	2b00      	cmp	r3, #0
  400786:	d006      	beq.n	400796 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400788:	68fb      	ldr	r3, [r7, #12]
  40078a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40078c:	69bb      	ldr	r3, [r7, #24]
  40078e:	431a      	orrs	r2, r3
  400790:	68fb      	ldr	r3, [r7, #12]
  400792:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400794:	e006      	b.n	4007a4 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400796:	68fb      	ldr	r3, [r7, #12]
  400798:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40079a:	69bb      	ldr	r3, [r7, #24]
  40079c:	43db      	mvns	r3, r3
  40079e:	401a      	ands	r2, r3
  4007a0:	68fb      	ldr	r3, [r7, #12]
  4007a2:	675a      	str	r2, [r3, #116]	; 0x74
  4007a4:	bf00      	nop
  4007a6:	3734      	adds	r7, #52	; 0x34
  4007a8:	46bd      	mov	sp, r7
  4007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ae:	4770      	bx	lr
  4007b0:	00200707 	.word	0x00200707

004007b4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4007b4:	b480      	push	{r7}
  4007b6:	b08d      	sub	sp, #52	; 0x34
  4007b8:	af00      	add	r7, sp, #0
  4007ba:	6078      	str	r0, [r7, #4]
  4007bc:	460b      	mov	r3, r1
  4007be:	70fb      	strb	r3, [r7, #3]
  4007c0:	687b      	ldr	r3, [r7, #4]
  4007c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007c4:	78fb      	ldrb	r3, [r7, #3]
  4007c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4007ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007cc:	627b      	str	r3, [r7, #36]	; 0x24
  4007ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007d0:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4007d2:	6a3b      	ldr	r3, [r7, #32]
  4007d4:	095b      	lsrs	r3, r3, #5
  4007d6:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007d8:	69fa      	ldr	r2, [r7, #28]
  4007da:	4b17      	ldr	r3, [pc, #92]	; (400838 <ioport_set_pin_dir+0x84>)
  4007dc:	4413      	add	r3, r2
  4007de:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4007e0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4007e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4007e6:	2b01      	cmp	r3, #1
  4007e8:	d109      	bne.n	4007fe <ioport_set_pin_dir+0x4a>
  4007ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007ec:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4007ee:	697b      	ldr	r3, [r7, #20]
  4007f0:	f003 031f 	and.w	r3, r3, #31
  4007f4:	2201      	movs	r2, #1
  4007f6:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007f8:	69bb      	ldr	r3, [r7, #24]
  4007fa:	611a      	str	r2, [r3, #16]
  4007fc:	e00c      	b.n	400818 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4007fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400802:	2b00      	cmp	r3, #0
  400804:	d108      	bne.n	400818 <ioport_set_pin_dir+0x64>
  400806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400808:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  40080a:	693b      	ldr	r3, [r7, #16]
  40080c:	f003 031f 	and.w	r3, r3, #31
  400810:	2201      	movs	r2, #1
  400812:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400814:	69bb      	ldr	r3, [r7, #24]
  400816:	615a      	str	r2, [r3, #20]
  400818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40081a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40081c:	68fb      	ldr	r3, [r7, #12]
  40081e:	f003 031f 	and.w	r3, r3, #31
  400822:	2201      	movs	r2, #1
  400824:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400826:	69bb      	ldr	r3, [r7, #24]
  400828:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  40082c:	bf00      	nop
  40082e:	3734      	adds	r7, #52	; 0x34
  400830:	46bd      	mov	sp, r7
  400832:	f85d 7b04 	ldr.w	r7, [sp], #4
  400836:	4770      	bx	lr
  400838:	00200707 	.word	0x00200707

0040083c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40083c:	b480      	push	{r7}
  40083e:	b08b      	sub	sp, #44	; 0x2c
  400840:	af00      	add	r7, sp, #0
  400842:	6078      	str	r0, [r7, #4]
  400844:	460b      	mov	r3, r1
  400846:	70fb      	strb	r3, [r7, #3]
  400848:	687b      	ldr	r3, [r7, #4]
  40084a:	627b      	str	r3, [r7, #36]	; 0x24
  40084c:	78fb      	ldrb	r3, [r7, #3]
  40084e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400854:	61fb      	str	r3, [r7, #28]
  400856:	69fb      	ldr	r3, [r7, #28]
  400858:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40085a:	69bb      	ldr	r3, [r7, #24]
  40085c:	095b      	lsrs	r3, r3, #5
  40085e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400860:	697a      	ldr	r2, [r7, #20]
  400862:	4b10      	ldr	r3, [pc, #64]	; (4008a4 <ioport_set_pin_level+0x68>)
  400864:	4413      	add	r3, r2
  400866:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400868:	613b      	str	r3, [r7, #16]

	if (level) {
  40086a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40086e:	2b00      	cmp	r3, #0
  400870:	d009      	beq.n	400886 <ioport_set_pin_level+0x4a>
  400872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400874:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400876:	68fb      	ldr	r3, [r7, #12]
  400878:	f003 031f 	and.w	r3, r3, #31
  40087c:	2201      	movs	r2, #1
  40087e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400880:	693b      	ldr	r3, [r7, #16]
  400882:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400884:	e008      	b.n	400898 <ioport_set_pin_level+0x5c>
  400886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400888:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40088a:	68bb      	ldr	r3, [r7, #8]
  40088c:	f003 031f 	and.w	r3, r3, #31
  400890:	2201      	movs	r2, #1
  400892:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400894:	693b      	ldr	r3, [r7, #16]
  400896:	635a      	str	r2, [r3, #52]	; 0x34
  400898:	bf00      	nop
  40089a:	372c      	adds	r7, #44	; 0x2c
  40089c:	46bd      	mov	sp, r7
  40089e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a2:	4770      	bx	lr
  4008a4:	00200707 	.word	0x00200707

004008a8 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4008a8:	b480      	push	{r7}
  4008aa:	b08d      	sub	sp, #52	; 0x34
  4008ac:	af00      	add	r7, sp, #0
  4008ae:	6078      	str	r0, [r7, #4]
  4008b0:	460b      	mov	r3, r1
  4008b2:	70fb      	strb	r3, [r7, #3]
  4008b4:	687b      	ldr	r3, [r7, #4]
  4008b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008b8:	78fb      	ldrb	r3, [r7, #3]
  4008ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c0:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4008c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008c4:	095a      	lsrs	r2, r3, #5
  4008c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c8:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4008ca:	6a3b      	ldr	r3, [r7, #32]
  4008cc:	f003 031f 	and.w	r3, r3, #31
  4008d0:	2101      	movs	r1, #1
  4008d2:	fa01 f303 	lsl.w	r3, r1, r3
  4008d6:	61fa      	str	r2, [r7, #28]
  4008d8:	61bb      	str	r3, [r7, #24]
  4008da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008de:	75fb      	strb	r3, [r7, #23]
  4008e0:	69fb      	ldr	r3, [r7, #28]
  4008e2:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4008e4:	693a      	ldr	r2, [r7, #16]
  4008e6:	4b23      	ldr	r3, [pc, #140]	; (400974 <ioport_set_pin_sense_mode+0xcc>)
  4008e8:	4413      	add	r3, r2
  4008ea:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4008ec:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4008ee:	7dfb      	ldrb	r3, [r7, #23]
  4008f0:	3b01      	subs	r3, #1
  4008f2:	2b03      	cmp	r3, #3
  4008f4:	d82e      	bhi.n	400954 <ioport_set_pin_sense_mode+0xac>
  4008f6:	a201      	add	r2, pc, #4	; (adr r2, 4008fc <ioport_set_pin_sense_mode+0x54>)
  4008f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4008fc:	00400931 	.word	0x00400931
  400900:	00400943 	.word	0x00400943
  400904:	0040090d 	.word	0x0040090d
  400908:	0040091f 	.word	0x0040091f
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  40090c:	68fb      	ldr	r3, [r7, #12]
  40090e:	69ba      	ldr	r2, [r7, #24]
  400910:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	69ba      	ldr	r2, [r7, #24]
  400918:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  40091c:	e01f      	b.n	40095e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  40091e:	68fb      	ldr	r3, [r7, #12]
  400920:	69ba      	ldr	r2, [r7, #24]
  400922:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400926:	68fb      	ldr	r3, [r7, #12]
  400928:	69ba      	ldr	r2, [r7, #24]
  40092a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40092e:	e016      	b.n	40095e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400930:	68fb      	ldr	r3, [r7, #12]
  400932:	69ba      	ldr	r2, [r7, #24]
  400934:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400938:	68fb      	ldr	r3, [r7, #12]
  40093a:	69ba      	ldr	r2, [r7, #24]
  40093c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400940:	e00d      	b.n	40095e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400942:	68fb      	ldr	r3, [r7, #12]
  400944:	69ba      	ldr	r2, [r7, #24]
  400946:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40094a:	68fb      	ldr	r3, [r7, #12]
  40094c:	69ba      	ldr	r2, [r7, #24]
  40094e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400952:	e004      	b.n	40095e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400954:	68fb      	ldr	r3, [r7, #12]
  400956:	69ba      	ldr	r2, [r7, #24]
  400958:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  40095c:	e003      	b.n	400966 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  40095e:	68fb      	ldr	r3, [r7, #12]
  400960:	69ba      	ldr	r2, [r7, #24]
  400962:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400966:	bf00      	nop
  400968:	3734      	adds	r7, #52	; 0x34
  40096a:	46bd      	mov	sp, r7
  40096c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400970:	4770      	bx	lr
  400972:	bf00      	nop
  400974:	00200707 	.word	0x00200707

00400978 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400978:	b480      	push	{r7}
  40097a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  40097c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400980:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400984:	4a0c      	ldr	r2, [pc, #48]	; (4009b8 <tcm_disable+0x40>)
  400986:	4b0c      	ldr	r3, [pc, #48]	; (4009b8 <tcm_disable+0x40>)
  400988:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  40098c:	f023 0301 	bic.w	r3, r3, #1
  400990:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400994:	4a08      	ldr	r2, [pc, #32]	; (4009b8 <tcm_disable+0x40>)
  400996:	4b08      	ldr	r3, [pc, #32]	; (4009b8 <tcm_disable+0x40>)
  400998:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  40099c:	f023 0301 	bic.w	r3, r3, #1
  4009a0:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  4009a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009a8:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  4009ac:	bf00      	nop
  4009ae:	46bd      	mov	sp, r7
  4009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009b4:	4770      	bx	lr
  4009b6:	bf00      	nop
  4009b8:	e000ed00 	.word	0xe000ed00

004009bc <board_init>:
#endif

void board_init(void)
{
  4009bc:	b580      	push	{r7, lr}
  4009be:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009c0:	4b25      	ldr	r3, [pc, #148]	; (400a58 <board_init+0x9c>)
  4009c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009c6:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  4009c8:	4b24      	ldr	r3, [pc, #144]	; (400a5c <board_init+0xa0>)
  4009ca:	4798      	blx	r3
	SCB_EnableDCache();
  4009cc:	4b24      	ldr	r3, [pc, #144]	; (400a60 <board_init+0xa4>)
  4009ce:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009d0:	4b24      	ldr	r3, [pc, #144]	; (400a64 <board_init+0xa8>)
  4009d2:	4a25      	ldr	r2, [pc, #148]	; (400a68 <board_init+0xac>)
  4009d4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009d6:	4b23      	ldr	r3, [pc, #140]	; (400a64 <board_init+0xa8>)
  4009d8:	4a24      	ldr	r2, [pc, #144]	; (400a6c <board_init+0xb0>)
  4009da:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  4009dc:	4b24      	ldr	r3, [pc, #144]	; (400a70 <board_init+0xb4>)
  4009de:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4009e0:	4b24      	ldr	r3, [pc, #144]	; (400a74 <board_init+0xb8>)
  4009e2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4009e4:	2101      	movs	r1, #1
  4009e6:	2048      	movs	r0, #72	; 0x48
  4009e8:	4b23      	ldr	r3, [pc, #140]	; (400a78 <board_init+0xbc>)
  4009ea:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4009ec:	2101      	movs	r1, #1
  4009ee:	2048      	movs	r0, #72	; 0x48
  4009f0:	4b22      	ldr	r3, [pc, #136]	; (400a7c <board_init+0xc0>)
  4009f2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4009f4:	2100      	movs	r1, #0
  4009f6:	200b      	movs	r0, #11
  4009f8:	4b1f      	ldr	r3, [pc, #124]	; (400a78 <board_init+0xbc>)
  4009fa:	4798      	blx	r3
  4009fc:	2188      	movs	r1, #136	; 0x88
  4009fe:	200b      	movs	r0, #11
  400a00:	4b1f      	ldr	r3, [pc, #124]	; (400a80 <board_init+0xc4>)
  400a02:	4798      	blx	r3
  400a04:	2102      	movs	r1, #2
  400a06:	200b      	movs	r0, #11
  400a08:	4b1e      	ldr	r3, [pc, #120]	; (400a84 <board_init+0xc8>)
  400a0a:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400a0c:	2100      	movs	r1, #0
  400a0e:	2015      	movs	r0, #21
  400a10:	4b1b      	ldr	r3, [pc, #108]	; (400a80 <board_init+0xc4>)
  400a12:	4798      	blx	r3
  400a14:	2015      	movs	r0, #21
  400a16:	4b1c      	ldr	r3, [pc, #112]	; (400a88 <board_init+0xcc>)
  400a18:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a1a:	4a1c      	ldr	r2, [pc, #112]	; (400a8c <board_init+0xd0>)
  400a1c:	4b1b      	ldr	r3, [pc, #108]	; (400a8c <board_init+0xd0>)
  400a1e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400a22:	f043 0310 	orr.w	r3, r3, #16
  400a26:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400a2a:	2103      	movs	r1, #3
  400a2c:	2024      	movs	r0, #36	; 0x24
  400a2e:	4b14      	ldr	r3, [pc, #80]	; (400a80 <board_init+0xc4>)
  400a30:	4798      	blx	r3
  400a32:	2024      	movs	r0, #36	; 0x24
  400a34:	4b14      	ldr	r3, [pc, #80]	; (400a88 <board_init+0xcc>)
  400a36:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  400a38:	2100      	movs	r1, #0
  400a3a:	2003      	movs	r0, #3
  400a3c:	4b10      	ldr	r3, [pc, #64]	; (400a80 <board_init+0xc4>)
  400a3e:	4798      	blx	r3
  400a40:	2003      	movs	r0, #3
  400a42:	4b11      	ldr	r3, [pc, #68]	; (400a88 <board_init+0xcc>)
  400a44:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  400a46:	2100      	movs	r1, #0
  400a48:	2004      	movs	r0, #4
  400a4a:	4b0d      	ldr	r3, [pc, #52]	; (400a80 <board_init+0xc4>)
  400a4c:	4798      	blx	r3
  400a4e:	2004      	movs	r0, #4
  400a50:	4b0d      	ldr	r3, [pc, #52]	; (400a88 <board_init+0xcc>)
  400a52:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400a54:	bf00      	nop
  400a56:	bd80      	pop	{r7, pc}
  400a58:	400e1850 	.word	0x400e1850
  400a5c:	00400529 	.word	0x00400529
  400a60:	00400561 	.word	0x00400561
  400a64:	400e0c00 	.word	0x400e0c00
  400a68:	5a00080c 	.word	0x5a00080c
  400a6c:	5a00070c 	.word	0x5a00070c
  400a70:	00400979 	.word	0x00400979
  400a74:	00400621 	.word	0x00400621
  400a78:	004007b5 	.word	0x004007b5
  400a7c:	0040083d 	.word	0x0040083d
  400a80:	00400699 	.word	0x00400699
  400a84:	004008a9 	.word	0x004008a9
  400a88:	0040064d 	.word	0x0040064d
  400a8c:	40088000 	.word	0x40088000

00400a90 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400a90:	b480      	push	{r7}
  400a92:	b087      	sub	sp, #28
  400a94:	af00      	add	r7, sp, #0
  400a96:	60f8      	str	r0, [r7, #12]
  400a98:	60b9      	str	r1, [r7, #8]
  400a9a:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a9c:	68fb      	ldr	r3, [r7, #12]
  400a9e:	687a      	ldr	r2, [r7, #4]
  400aa0:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400aa2:	68bb      	ldr	r3, [r7, #8]
  400aa4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400aa8:	d04a      	beq.n	400b40 <pio_set_peripheral+0xb0>
  400aaa:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400aae:	d808      	bhi.n	400ac2 <pio_set_peripheral+0x32>
  400ab0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400ab4:	d016      	beq.n	400ae4 <pio_set_peripheral+0x54>
  400ab6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400aba:	d02c      	beq.n	400b16 <pio_set_peripheral+0x86>
  400abc:	2b00      	cmp	r3, #0
  400abe:	d069      	beq.n	400b94 <pio_set_peripheral+0x104>
  400ac0:	e064      	b.n	400b8c <pio_set_peripheral+0xfc>
  400ac2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400ac6:	d065      	beq.n	400b94 <pio_set_peripheral+0x104>
  400ac8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400acc:	d803      	bhi.n	400ad6 <pio_set_peripheral+0x46>
  400ace:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400ad2:	d04a      	beq.n	400b6a <pio_set_peripheral+0xda>
  400ad4:	e05a      	b.n	400b8c <pio_set_peripheral+0xfc>
  400ad6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400ada:	d05b      	beq.n	400b94 <pio_set_peripheral+0x104>
  400adc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400ae0:	d058      	beq.n	400b94 <pio_set_peripheral+0x104>
  400ae2:	e053      	b.n	400b8c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ae4:	68fb      	ldr	r3, [r7, #12]
  400ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400ae8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400aea:	68fb      	ldr	r3, [r7, #12]
  400aec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400aee:	687b      	ldr	r3, [r7, #4]
  400af0:	43d9      	mvns	r1, r3
  400af2:	697b      	ldr	r3, [r7, #20]
  400af4:	400b      	ands	r3, r1
  400af6:	401a      	ands	r2, r3
  400af8:	68fb      	ldr	r3, [r7, #12]
  400afa:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400afc:	68fb      	ldr	r3, [r7, #12]
  400afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b00:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b02:	68fb      	ldr	r3, [r7, #12]
  400b04:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b06:	687b      	ldr	r3, [r7, #4]
  400b08:	43d9      	mvns	r1, r3
  400b0a:	697b      	ldr	r3, [r7, #20]
  400b0c:	400b      	ands	r3, r1
  400b0e:	401a      	ands	r2, r3
  400b10:	68fb      	ldr	r3, [r7, #12]
  400b12:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400b14:	e03a      	b.n	400b8c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b16:	68fb      	ldr	r3, [r7, #12]
  400b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b1a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b1c:	687a      	ldr	r2, [r7, #4]
  400b1e:	697b      	ldr	r3, [r7, #20]
  400b20:	431a      	orrs	r2, r3
  400b22:	68fb      	ldr	r3, [r7, #12]
  400b24:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b26:	68fb      	ldr	r3, [r7, #12]
  400b28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b2a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b2c:	68fb      	ldr	r3, [r7, #12]
  400b2e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b30:	687b      	ldr	r3, [r7, #4]
  400b32:	43d9      	mvns	r1, r3
  400b34:	697b      	ldr	r3, [r7, #20]
  400b36:	400b      	ands	r3, r1
  400b38:	401a      	ands	r2, r3
  400b3a:	68fb      	ldr	r3, [r7, #12]
  400b3c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400b3e:	e025      	b.n	400b8c <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b40:	68fb      	ldr	r3, [r7, #12]
  400b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b44:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b46:	68fb      	ldr	r3, [r7, #12]
  400b48:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b4a:	687b      	ldr	r3, [r7, #4]
  400b4c:	43d9      	mvns	r1, r3
  400b4e:	697b      	ldr	r3, [r7, #20]
  400b50:	400b      	ands	r3, r1
  400b52:	401a      	ands	r2, r3
  400b54:	68fb      	ldr	r3, [r7, #12]
  400b56:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b58:	68fb      	ldr	r3, [r7, #12]
  400b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b5c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b5e:	687a      	ldr	r2, [r7, #4]
  400b60:	697b      	ldr	r3, [r7, #20]
  400b62:	431a      	orrs	r2, r3
  400b64:	68fb      	ldr	r3, [r7, #12]
  400b66:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400b68:	e010      	b.n	400b8c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b6a:	68fb      	ldr	r3, [r7, #12]
  400b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b6e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b70:	687a      	ldr	r2, [r7, #4]
  400b72:	697b      	ldr	r3, [r7, #20]
  400b74:	431a      	orrs	r2, r3
  400b76:	68fb      	ldr	r3, [r7, #12]
  400b78:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b7a:	68fb      	ldr	r3, [r7, #12]
  400b7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b7e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b80:	687a      	ldr	r2, [r7, #4]
  400b82:	697b      	ldr	r3, [r7, #20]
  400b84:	431a      	orrs	r2, r3
  400b86:	68fb      	ldr	r3, [r7, #12]
  400b88:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400b8a:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400b8c:	68fb      	ldr	r3, [r7, #12]
  400b8e:	687a      	ldr	r2, [r7, #4]
  400b90:	605a      	str	r2, [r3, #4]
  400b92:	e000      	b.n	400b96 <pio_set_peripheral+0x106>
		return;
  400b94:	bf00      	nop
}
  400b96:	371c      	adds	r7, #28
  400b98:	46bd      	mov	sp, r7
  400b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b9e:	4770      	bx	lr

00400ba0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400ba0:	b480      	push	{r7}
  400ba2:	b083      	sub	sp, #12
  400ba4:	af00      	add	r7, sp, #0
  400ba6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400ba8:	687b      	ldr	r3, [r7, #4]
  400baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400bac:	4618      	mov	r0, r3
  400bae:	370c      	adds	r7, #12
  400bb0:	46bd      	mov	sp, r7
  400bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb6:	4770      	bx	lr

00400bb8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400bb8:	b480      	push	{r7}
  400bba:	b083      	sub	sp, #12
  400bbc:	af00      	add	r7, sp, #0
  400bbe:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400bc0:	687b      	ldr	r3, [r7, #4]
  400bc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400bc4:	4618      	mov	r0, r3
  400bc6:	370c      	adds	r7, #12
  400bc8:	46bd      	mov	sp, r7
  400bca:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bce:	4770      	bx	lr

00400bd0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400bd0:	b580      	push	{r7, lr}
  400bd2:	b084      	sub	sp, #16
  400bd4:	af00      	add	r7, sp, #0
  400bd6:	6078      	str	r0, [r7, #4]
  400bd8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400bda:	6878      	ldr	r0, [r7, #4]
  400bdc:	4b26      	ldr	r3, [pc, #152]	; (400c78 <pio_handler_process+0xa8>)
  400bde:	4798      	blx	r3
  400be0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400be2:	6878      	ldr	r0, [r7, #4]
  400be4:	4b25      	ldr	r3, [pc, #148]	; (400c7c <pio_handler_process+0xac>)
  400be6:	4798      	blx	r3
  400be8:	4602      	mov	r2, r0
  400bea:	68fb      	ldr	r3, [r7, #12]
  400bec:	4013      	ands	r3, r2
  400bee:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400bf0:	68fb      	ldr	r3, [r7, #12]
  400bf2:	2b00      	cmp	r3, #0
  400bf4:	d03c      	beq.n	400c70 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400bf6:	2300      	movs	r3, #0
  400bf8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400bfa:	e034      	b.n	400c66 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400bfc:	4a20      	ldr	r2, [pc, #128]	; (400c80 <pio_handler_process+0xb0>)
  400bfe:	68bb      	ldr	r3, [r7, #8]
  400c00:	011b      	lsls	r3, r3, #4
  400c02:	4413      	add	r3, r2
  400c04:	681a      	ldr	r2, [r3, #0]
  400c06:	683b      	ldr	r3, [r7, #0]
  400c08:	429a      	cmp	r2, r3
  400c0a:	d126      	bne.n	400c5a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c0c:	4a1c      	ldr	r2, [pc, #112]	; (400c80 <pio_handler_process+0xb0>)
  400c0e:	68bb      	ldr	r3, [r7, #8]
  400c10:	011b      	lsls	r3, r3, #4
  400c12:	4413      	add	r3, r2
  400c14:	3304      	adds	r3, #4
  400c16:	681a      	ldr	r2, [r3, #0]
  400c18:	68fb      	ldr	r3, [r7, #12]
  400c1a:	4013      	ands	r3, r2
  400c1c:	2b00      	cmp	r3, #0
  400c1e:	d01c      	beq.n	400c5a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c20:	4a17      	ldr	r2, [pc, #92]	; (400c80 <pio_handler_process+0xb0>)
  400c22:	68bb      	ldr	r3, [r7, #8]
  400c24:	011b      	lsls	r3, r3, #4
  400c26:	4413      	add	r3, r2
  400c28:	330c      	adds	r3, #12
  400c2a:	681b      	ldr	r3, [r3, #0]
  400c2c:	4914      	ldr	r1, [pc, #80]	; (400c80 <pio_handler_process+0xb0>)
  400c2e:	68ba      	ldr	r2, [r7, #8]
  400c30:	0112      	lsls	r2, r2, #4
  400c32:	440a      	add	r2, r1
  400c34:	6810      	ldr	r0, [r2, #0]
  400c36:	4912      	ldr	r1, [pc, #72]	; (400c80 <pio_handler_process+0xb0>)
  400c38:	68ba      	ldr	r2, [r7, #8]
  400c3a:	0112      	lsls	r2, r2, #4
  400c3c:	440a      	add	r2, r1
  400c3e:	3204      	adds	r2, #4
  400c40:	6812      	ldr	r2, [r2, #0]
  400c42:	4611      	mov	r1, r2
  400c44:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400c46:	4a0e      	ldr	r2, [pc, #56]	; (400c80 <pio_handler_process+0xb0>)
  400c48:	68bb      	ldr	r3, [r7, #8]
  400c4a:	011b      	lsls	r3, r3, #4
  400c4c:	4413      	add	r3, r2
  400c4e:	3304      	adds	r3, #4
  400c50:	681b      	ldr	r3, [r3, #0]
  400c52:	43db      	mvns	r3, r3
  400c54:	68fa      	ldr	r2, [r7, #12]
  400c56:	4013      	ands	r3, r2
  400c58:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400c5a:	68bb      	ldr	r3, [r7, #8]
  400c5c:	3301      	adds	r3, #1
  400c5e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c60:	68bb      	ldr	r3, [r7, #8]
  400c62:	2b06      	cmp	r3, #6
  400c64:	d803      	bhi.n	400c6e <pio_handler_process+0x9e>
		while (status != 0) {
  400c66:	68fb      	ldr	r3, [r7, #12]
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d1c7      	bne.n	400bfc <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400c6c:	e000      	b.n	400c70 <pio_handler_process+0xa0>
				break;
  400c6e:	bf00      	nop
}
  400c70:	bf00      	nop
  400c72:	3710      	adds	r7, #16
  400c74:	46bd      	mov	sp, r7
  400c76:	bd80      	pop	{r7, pc}
  400c78:	00400ba1 	.word	0x00400ba1
  400c7c:	00400bb9 	.word	0x00400bb9
  400c80:	204009d4 	.word	0x204009d4

00400c84 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c84:	b580      	push	{r7, lr}
  400c86:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400c88:	210a      	movs	r1, #10
  400c8a:	4802      	ldr	r0, [pc, #8]	; (400c94 <PIOA_Handler+0x10>)
  400c8c:	4b02      	ldr	r3, [pc, #8]	; (400c98 <PIOA_Handler+0x14>)
  400c8e:	4798      	blx	r3
}
  400c90:	bf00      	nop
  400c92:	bd80      	pop	{r7, pc}
  400c94:	400e0e00 	.word	0x400e0e00
  400c98:	00400bd1 	.word	0x00400bd1

00400c9c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c9c:	b580      	push	{r7, lr}
  400c9e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400ca0:	210b      	movs	r1, #11
  400ca2:	4802      	ldr	r0, [pc, #8]	; (400cac <PIOB_Handler+0x10>)
  400ca4:	4b02      	ldr	r3, [pc, #8]	; (400cb0 <PIOB_Handler+0x14>)
  400ca6:	4798      	blx	r3
}
  400ca8:	bf00      	nop
  400caa:	bd80      	pop	{r7, pc}
  400cac:	400e1000 	.word	0x400e1000
  400cb0:	00400bd1 	.word	0x00400bd1

00400cb4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400cb4:	b580      	push	{r7, lr}
  400cb6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400cb8:	210c      	movs	r1, #12
  400cba:	4802      	ldr	r0, [pc, #8]	; (400cc4 <PIOC_Handler+0x10>)
  400cbc:	4b02      	ldr	r3, [pc, #8]	; (400cc8 <PIOC_Handler+0x14>)
  400cbe:	4798      	blx	r3
}
  400cc0:	bf00      	nop
  400cc2:	bd80      	pop	{r7, pc}
  400cc4:	400e1200 	.word	0x400e1200
  400cc8:	00400bd1 	.word	0x00400bd1

00400ccc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ccc:	b580      	push	{r7, lr}
  400cce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400cd0:	2110      	movs	r1, #16
  400cd2:	4802      	ldr	r0, [pc, #8]	; (400cdc <PIOD_Handler+0x10>)
  400cd4:	4b02      	ldr	r3, [pc, #8]	; (400ce0 <PIOD_Handler+0x14>)
  400cd6:	4798      	blx	r3
}
  400cd8:	bf00      	nop
  400cda:	bd80      	pop	{r7, pc}
  400cdc:	400e1400 	.word	0x400e1400
  400ce0:	00400bd1 	.word	0x00400bd1

00400ce4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ce4:	b580      	push	{r7, lr}
  400ce6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400ce8:	2111      	movs	r1, #17
  400cea:	4802      	ldr	r0, [pc, #8]	; (400cf4 <PIOE_Handler+0x10>)
  400cec:	4b02      	ldr	r3, [pc, #8]	; (400cf8 <PIOE_Handler+0x14>)
  400cee:	4798      	blx	r3
}
  400cf0:	bf00      	nop
  400cf2:	bd80      	pop	{r7, pc}
  400cf4:	400e1600 	.word	0x400e1600
  400cf8:	00400bd1 	.word	0x00400bd1

00400cfc <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400cfc:	b480      	push	{r7}
  400cfe:	b083      	sub	sp, #12
  400d00:	af00      	add	r7, sp, #0
  400d02:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400d04:	687b      	ldr	r3, [r7, #4]
  400d06:	3b01      	subs	r3, #1
  400d08:	2b03      	cmp	r3, #3
  400d0a:	d81a      	bhi.n	400d42 <pmc_mck_set_division+0x46>
  400d0c:	a201      	add	r2, pc, #4	; (adr r2, 400d14 <pmc_mck_set_division+0x18>)
  400d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d12:	bf00      	nop
  400d14:	00400d25 	.word	0x00400d25
  400d18:	00400d2b 	.word	0x00400d2b
  400d1c:	00400d33 	.word	0x00400d33
  400d20:	00400d3b 	.word	0x00400d3b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d24:	2300      	movs	r3, #0
  400d26:	607b      	str	r3, [r7, #4]
			break;
  400d28:	e00e      	b.n	400d48 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400d2a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d2e:	607b      	str	r3, [r7, #4]
			break;
  400d30:	e00a      	b.n	400d48 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d32:	f44f 7340 	mov.w	r3, #768	; 0x300
  400d36:	607b      	str	r3, [r7, #4]
			break;
  400d38:	e006      	b.n	400d48 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d3a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400d3e:	607b      	str	r3, [r7, #4]
			break;
  400d40:	e002      	b.n	400d48 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d42:	2300      	movs	r3, #0
  400d44:	607b      	str	r3, [r7, #4]
			break;
  400d46:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400d48:	490a      	ldr	r1, [pc, #40]	; (400d74 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d4a:	4b0a      	ldr	r3, [pc, #40]	; (400d74 <pmc_mck_set_division+0x78>)
  400d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d4e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400d52:	687b      	ldr	r3, [r7, #4]
  400d54:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400d56:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d58:	bf00      	nop
  400d5a:	4b06      	ldr	r3, [pc, #24]	; (400d74 <pmc_mck_set_division+0x78>)
  400d5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d5e:	f003 0308 	and.w	r3, r3, #8
  400d62:	2b00      	cmp	r3, #0
  400d64:	d0f9      	beq.n	400d5a <pmc_mck_set_division+0x5e>
}
  400d66:	bf00      	nop
  400d68:	370c      	adds	r7, #12
  400d6a:	46bd      	mov	sp, r7
  400d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d70:	4770      	bx	lr
  400d72:	bf00      	nop
  400d74:	400e0600 	.word	0x400e0600

00400d78 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400d78:	b480      	push	{r7}
  400d7a:	b085      	sub	sp, #20
  400d7c:	af00      	add	r7, sp, #0
  400d7e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d80:	491d      	ldr	r1, [pc, #116]	; (400df8 <pmc_switch_mck_to_pllack+0x80>)
  400d82:	4b1d      	ldr	r3, [pc, #116]	; (400df8 <pmc_switch_mck_to_pllack+0x80>)
  400d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d86:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400d8a:	687b      	ldr	r3, [r7, #4]
  400d8c:	4313      	orrs	r3, r2
  400d8e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d94:	60fb      	str	r3, [r7, #12]
  400d96:	e007      	b.n	400da8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d98:	68fb      	ldr	r3, [r7, #12]
  400d9a:	2b00      	cmp	r3, #0
  400d9c:	d101      	bne.n	400da2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400d9e:	2301      	movs	r3, #1
  400da0:	e023      	b.n	400dea <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400da2:	68fb      	ldr	r3, [r7, #12]
  400da4:	3b01      	subs	r3, #1
  400da6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400da8:	4b13      	ldr	r3, [pc, #76]	; (400df8 <pmc_switch_mck_to_pllack+0x80>)
  400daa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dac:	f003 0308 	and.w	r3, r3, #8
  400db0:	2b00      	cmp	r3, #0
  400db2:	d0f1      	beq.n	400d98 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400db4:	4a10      	ldr	r2, [pc, #64]	; (400df8 <pmc_switch_mck_to_pllack+0x80>)
  400db6:	4b10      	ldr	r3, [pc, #64]	; (400df8 <pmc_switch_mck_to_pllack+0x80>)
  400db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400dba:	f023 0303 	bic.w	r3, r3, #3
  400dbe:	f043 0302 	orr.w	r3, r3, #2
  400dc2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400dc8:	60fb      	str	r3, [r7, #12]
  400dca:	e007      	b.n	400ddc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400dcc:	68fb      	ldr	r3, [r7, #12]
  400dce:	2b00      	cmp	r3, #0
  400dd0:	d101      	bne.n	400dd6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400dd2:	2301      	movs	r3, #1
  400dd4:	e009      	b.n	400dea <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400dd6:	68fb      	ldr	r3, [r7, #12]
  400dd8:	3b01      	subs	r3, #1
  400dda:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ddc:	4b06      	ldr	r3, [pc, #24]	; (400df8 <pmc_switch_mck_to_pllack+0x80>)
  400dde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400de0:	f003 0308 	and.w	r3, r3, #8
  400de4:	2b00      	cmp	r3, #0
  400de6:	d0f1      	beq.n	400dcc <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400de8:	2300      	movs	r3, #0
}
  400dea:	4618      	mov	r0, r3
  400dec:	3714      	adds	r7, #20
  400dee:	46bd      	mov	sp, r7
  400df0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400df4:	4770      	bx	lr
  400df6:	bf00      	nop
  400df8:	400e0600 	.word	0x400e0600

00400dfc <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400dfc:	b480      	push	{r7}
  400dfe:	b083      	sub	sp, #12
  400e00:	af00      	add	r7, sp, #0
  400e02:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400e04:	687b      	ldr	r3, [r7, #4]
  400e06:	2b01      	cmp	r3, #1
  400e08:	d105      	bne.n	400e16 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400e0a:	4907      	ldr	r1, [pc, #28]	; (400e28 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400e0c:	4b06      	ldr	r3, [pc, #24]	; (400e28 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400e0e:	689a      	ldr	r2, [r3, #8]
  400e10:	4b06      	ldr	r3, [pc, #24]	; (400e2c <pmc_switch_sclk_to_32kxtal+0x30>)
  400e12:	4313      	orrs	r3, r2
  400e14:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400e16:	4b04      	ldr	r3, [pc, #16]	; (400e28 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400e18:	4a05      	ldr	r2, [pc, #20]	; (400e30 <pmc_switch_sclk_to_32kxtal+0x34>)
  400e1a:	601a      	str	r2, [r3, #0]
}
  400e1c:	bf00      	nop
  400e1e:	370c      	adds	r7, #12
  400e20:	46bd      	mov	sp, r7
  400e22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e26:	4770      	bx	lr
  400e28:	400e1810 	.word	0x400e1810
  400e2c:	a5100000 	.word	0xa5100000
  400e30:	a5000008 	.word	0xa5000008

00400e34 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400e34:	b480      	push	{r7}
  400e36:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400e38:	4b09      	ldr	r3, [pc, #36]	; (400e60 <pmc_osc_is_ready_32kxtal+0x2c>)
  400e3a:	695b      	ldr	r3, [r3, #20]
  400e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400e40:	2b00      	cmp	r3, #0
  400e42:	d007      	beq.n	400e54 <pmc_osc_is_ready_32kxtal+0x20>
  400e44:	4b07      	ldr	r3, [pc, #28]	; (400e64 <pmc_osc_is_ready_32kxtal+0x30>)
  400e46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400e4c:	2b00      	cmp	r3, #0
  400e4e:	d001      	beq.n	400e54 <pmc_osc_is_ready_32kxtal+0x20>
  400e50:	2301      	movs	r3, #1
  400e52:	e000      	b.n	400e56 <pmc_osc_is_ready_32kxtal+0x22>
  400e54:	2300      	movs	r3, #0
}
  400e56:	4618      	mov	r0, r3
  400e58:	46bd      	mov	sp, r7
  400e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e5e:	4770      	bx	lr
  400e60:	400e1810 	.word	0x400e1810
  400e64:	400e0600 	.word	0x400e0600

00400e68 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400e68:	b480      	push	{r7}
  400e6a:	b083      	sub	sp, #12
  400e6c:	af00      	add	r7, sp, #0
  400e6e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400e70:	4915      	ldr	r1, [pc, #84]	; (400ec8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e72:	4b15      	ldr	r3, [pc, #84]	; (400ec8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e74:	6a1a      	ldr	r2, [r3, #32]
  400e76:	4b15      	ldr	r3, [pc, #84]	; (400ecc <pmc_switch_mainck_to_fastrc+0x64>)
  400e78:	4313      	orrs	r3, r2
  400e7a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400e7c:	bf00      	nop
  400e7e:	4b12      	ldr	r3, [pc, #72]	; (400ec8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400e86:	2b00      	cmp	r3, #0
  400e88:	d0f9      	beq.n	400e7e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400e8a:	490f      	ldr	r1, [pc, #60]	; (400ec8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e8c:	4b0e      	ldr	r3, [pc, #56]	; (400ec8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e8e:	6a1a      	ldr	r2, [r3, #32]
  400e90:	4b0f      	ldr	r3, [pc, #60]	; (400ed0 <pmc_switch_mainck_to_fastrc+0x68>)
  400e92:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400e94:	687a      	ldr	r2, [r7, #4]
  400e96:	4313      	orrs	r3, r2
  400e98:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400e9c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400e9e:	bf00      	nop
  400ea0:	4b09      	ldr	r3, [pc, #36]	; (400ec8 <pmc_switch_mainck_to_fastrc+0x60>)
  400ea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ea8:	2b00      	cmp	r3, #0
  400eaa:	d0f9      	beq.n	400ea0 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400eac:	4906      	ldr	r1, [pc, #24]	; (400ec8 <pmc_switch_mainck_to_fastrc+0x60>)
  400eae:	4b06      	ldr	r3, [pc, #24]	; (400ec8 <pmc_switch_mainck_to_fastrc+0x60>)
  400eb0:	6a1a      	ldr	r2, [r3, #32]
  400eb2:	4b08      	ldr	r3, [pc, #32]	; (400ed4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400eb4:	4013      	ands	r3, r2
  400eb6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400eba:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400ebc:	bf00      	nop
  400ebe:	370c      	adds	r7, #12
  400ec0:	46bd      	mov	sp, r7
  400ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec6:	4770      	bx	lr
  400ec8:	400e0600 	.word	0x400e0600
  400ecc:	00370008 	.word	0x00370008
  400ed0:	ffc8ff8f 	.word	0xffc8ff8f
  400ed4:	fec8ffff 	.word	0xfec8ffff

00400ed8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400ed8:	b480      	push	{r7}
  400eda:	b083      	sub	sp, #12
  400edc:	af00      	add	r7, sp, #0
  400ede:	6078      	str	r0, [r7, #4]
  400ee0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ee2:	687b      	ldr	r3, [r7, #4]
  400ee4:	2b00      	cmp	r3, #0
  400ee6:	d008      	beq.n	400efa <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ee8:	4913      	ldr	r1, [pc, #76]	; (400f38 <pmc_switch_mainck_to_xtal+0x60>)
  400eea:	4b13      	ldr	r3, [pc, #76]	; (400f38 <pmc_switch_mainck_to_xtal+0x60>)
  400eec:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400eee:	4a13      	ldr	r2, [pc, #76]	; (400f3c <pmc_switch_mainck_to_xtal+0x64>)
  400ef0:	401a      	ands	r2, r3
  400ef2:	4b13      	ldr	r3, [pc, #76]	; (400f40 <pmc_switch_mainck_to_xtal+0x68>)
  400ef4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ef6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400ef8:	e018      	b.n	400f2c <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400efa:	490f      	ldr	r1, [pc, #60]	; (400f38 <pmc_switch_mainck_to_xtal+0x60>)
  400efc:	4b0e      	ldr	r3, [pc, #56]	; (400f38 <pmc_switch_mainck_to_xtal+0x60>)
  400efe:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f00:	4b10      	ldr	r3, [pc, #64]	; (400f44 <pmc_switch_mainck_to_xtal+0x6c>)
  400f02:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f04:	683a      	ldr	r2, [r7, #0]
  400f06:	0212      	lsls	r2, r2, #8
  400f08:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f0a:	431a      	orrs	r2, r3
  400f0c:	4b0e      	ldr	r3, [pc, #56]	; (400f48 <pmc_switch_mainck_to_xtal+0x70>)
  400f0e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f10:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f12:	bf00      	nop
  400f14:	4b08      	ldr	r3, [pc, #32]	; (400f38 <pmc_switch_mainck_to_xtal+0x60>)
  400f16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f18:	f003 0301 	and.w	r3, r3, #1
  400f1c:	2b00      	cmp	r3, #0
  400f1e:	d0f9      	beq.n	400f14 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f20:	4905      	ldr	r1, [pc, #20]	; (400f38 <pmc_switch_mainck_to_xtal+0x60>)
  400f22:	4b05      	ldr	r3, [pc, #20]	; (400f38 <pmc_switch_mainck_to_xtal+0x60>)
  400f24:	6a1a      	ldr	r2, [r3, #32]
  400f26:	4b09      	ldr	r3, [pc, #36]	; (400f4c <pmc_switch_mainck_to_xtal+0x74>)
  400f28:	4313      	orrs	r3, r2
  400f2a:	620b      	str	r3, [r1, #32]
}
  400f2c:	bf00      	nop
  400f2e:	370c      	adds	r7, #12
  400f30:	46bd      	mov	sp, r7
  400f32:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f36:	4770      	bx	lr
  400f38:	400e0600 	.word	0x400e0600
  400f3c:	fec8fffc 	.word	0xfec8fffc
  400f40:	01370002 	.word	0x01370002
  400f44:	ffc8fffc 	.word	0xffc8fffc
  400f48:	00370001 	.word	0x00370001
  400f4c:	01370000 	.word	0x01370000

00400f50 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400f50:	b480      	push	{r7}
  400f52:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f54:	4b04      	ldr	r3, [pc, #16]	; (400f68 <pmc_osc_is_ready_mainck+0x18>)
  400f56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400f5c:	4618      	mov	r0, r3
  400f5e:	46bd      	mov	sp, r7
  400f60:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f64:	4770      	bx	lr
  400f66:	bf00      	nop
  400f68:	400e0600 	.word	0x400e0600

00400f6c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400f6c:	b480      	push	{r7}
  400f6e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f70:	4b04      	ldr	r3, [pc, #16]	; (400f84 <pmc_disable_pllack+0x18>)
  400f72:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f76:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400f78:	bf00      	nop
  400f7a:	46bd      	mov	sp, r7
  400f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f80:	4770      	bx	lr
  400f82:	bf00      	nop
  400f84:	400e0600 	.word	0x400e0600

00400f88 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400f88:	b480      	push	{r7}
  400f8a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f8c:	4b04      	ldr	r3, [pc, #16]	; (400fa0 <pmc_is_locked_pllack+0x18>)
  400f8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f90:	f003 0302 	and.w	r3, r3, #2
}
  400f94:	4618      	mov	r0, r3
  400f96:	46bd      	mov	sp, r7
  400f98:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f9c:	4770      	bx	lr
  400f9e:	bf00      	nop
  400fa0:	400e0600 	.word	0x400e0600

00400fa4 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400fa4:	b480      	push	{r7}
  400fa6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400fa8:	4b04      	ldr	r3, [pc, #16]	; (400fbc <pmc_is_locked_upll+0x18>)
  400faa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400fb0:	4618      	mov	r0, r3
  400fb2:	46bd      	mov	sp, r7
  400fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb8:	4770      	bx	lr
  400fba:	bf00      	nop
  400fbc:	400e0600 	.word	0x400e0600

00400fc0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400fc0:	b480      	push	{r7}
  400fc2:	b083      	sub	sp, #12
  400fc4:	af00      	add	r7, sp, #0
  400fc6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400fc8:	687b      	ldr	r3, [r7, #4]
  400fca:	2b3f      	cmp	r3, #63	; 0x3f
  400fcc:	d901      	bls.n	400fd2 <pmc_enable_periph_clk+0x12>
		return 1;
  400fce:	2301      	movs	r3, #1
  400fd0:	e02f      	b.n	401032 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400fd2:	687b      	ldr	r3, [r7, #4]
  400fd4:	2b1f      	cmp	r3, #31
  400fd6:	d813      	bhi.n	401000 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fd8:	4b19      	ldr	r3, [pc, #100]	; (401040 <pmc_enable_periph_clk+0x80>)
  400fda:	699a      	ldr	r2, [r3, #24]
  400fdc:	2101      	movs	r1, #1
  400fde:	687b      	ldr	r3, [r7, #4]
  400fe0:	fa01 f303 	lsl.w	r3, r1, r3
  400fe4:	401a      	ands	r2, r3
  400fe6:	2101      	movs	r1, #1
  400fe8:	687b      	ldr	r3, [r7, #4]
  400fea:	fa01 f303 	lsl.w	r3, r1, r3
  400fee:	429a      	cmp	r2, r3
  400ff0:	d01e      	beq.n	401030 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ff2:	4a13      	ldr	r2, [pc, #76]	; (401040 <pmc_enable_periph_clk+0x80>)
  400ff4:	2101      	movs	r1, #1
  400ff6:	687b      	ldr	r3, [r7, #4]
  400ff8:	fa01 f303 	lsl.w	r3, r1, r3
  400ffc:	6113      	str	r3, [r2, #16]
  400ffe:	e017      	b.n	401030 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401000:	687b      	ldr	r3, [r7, #4]
  401002:	3b20      	subs	r3, #32
  401004:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401006:	4b0e      	ldr	r3, [pc, #56]	; (401040 <pmc_enable_periph_clk+0x80>)
  401008:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40100c:	2101      	movs	r1, #1
  40100e:	687b      	ldr	r3, [r7, #4]
  401010:	fa01 f303 	lsl.w	r3, r1, r3
  401014:	401a      	ands	r2, r3
  401016:	2101      	movs	r1, #1
  401018:	687b      	ldr	r3, [r7, #4]
  40101a:	fa01 f303 	lsl.w	r3, r1, r3
  40101e:	429a      	cmp	r2, r3
  401020:	d006      	beq.n	401030 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401022:	4a07      	ldr	r2, [pc, #28]	; (401040 <pmc_enable_periph_clk+0x80>)
  401024:	2101      	movs	r1, #1
  401026:	687b      	ldr	r3, [r7, #4]
  401028:	fa01 f303 	lsl.w	r3, r1, r3
  40102c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401030:	2300      	movs	r3, #0
}
  401032:	4618      	mov	r0, r3
  401034:	370c      	adds	r7, #12
  401036:	46bd      	mov	sp, r7
  401038:	f85d 7b04 	ldr.w	r7, [sp], #4
  40103c:	4770      	bx	lr
  40103e:	bf00      	nop
  401040:	400e0600 	.word	0x400e0600

00401044 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  401044:	b480      	push	{r7}
  401046:	b083      	sub	sp, #12
  401048:	af00      	add	r7, sp, #0
  40104a:	6078      	str	r0, [r7, #4]
  40104c:	460b      	mov	r3, r1
  40104e:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  401050:	887a      	ldrh	r2, [r7, #2]
  401052:	4b07      	ldr	r3, [pc, #28]	; (401070 <rtt_init+0x2c>)
  401054:	681b      	ldr	r3, [r3, #0]
  401056:	4313      	orrs	r3, r2
  401058:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  40105c:	687b      	ldr	r3, [r7, #4]
  40105e:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  401060:	2300      	movs	r3, #0
}
  401062:	4618      	mov	r0, r3
  401064:	370c      	adds	r7, #12
  401066:	46bd      	mov	sp, r7
  401068:	f85d 7b04 	ldr.w	r7, [sp], #4
  40106c:	4770      	bx	lr
  40106e:	bf00      	nop
  401070:	20400a44 	.word	0x20400a44

00401074 <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  401074:	b480      	push	{r7}
  401076:	b083      	sub	sp, #12
  401078:	af00      	add	r7, sp, #0
  40107a:	6078      	str	r0, [r7, #4]
  40107c:	460b      	mov	r3, r1
  40107e:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  401080:	78fb      	ldrb	r3, [r7, #3]
  401082:	2b00      	cmp	r3, #0
  401084:	d00d      	beq.n	4010a2 <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  401086:	4b10      	ldr	r3, [pc, #64]	; (4010c8 <rtt_sel_source+0x54>)
  401088:	681b      	ldr	r3, [r3, #0]
  40108a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40108e:	4a0e      	ldr	r2, [pc, #56]	; (4010c8 <rtt_sel_source+0x54>)
  401090:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  401092:	687b      	ldr	r3, [r7, #4]
  401094:	681a      	ldr	r2, [r3, #0]
  401096:	4b0c      	ldr	r3, [pc, #48]	; (4010c8 <rtt_sel_source+0x54>)
  401098:	681b      	ldr	r3, [r3, #0]
  40109a:	431a      	orrs	r2, r3
  40109c:	687b      	ldr	r3, [r7, #4]
  40109e:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  4010a0:	e00c      	b.n	4010bc <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4010a2:	4b09      	ldr	r3, [pc, #36]	; (4010c8 <rtt_sel_source+0x54>)
  4010a4:	681b      	ldr	r3, [r3, #0]
  4010a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4010aa:	4a07      	ldr	r2, [pc, #28]	; (4010c8 <rtt_sel_source+0x54>)
  4010ac:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4010ae:	687b      	ldr	r3, [r7, #4]
  4010b0:	681a      	ldr	r2, [r3, #0]
  4010b2:	4b05      	ldr	r3, [pc, #20]	; (4010c8 <rtt_sel_source+0x54>)
  4010b4:	681b      	ldr	r3, [r3, #0]
  4010b6:	431a      	orrs	r2, r3
  4010b8:	687b      	ldr	r3, [r7, #4]
  4010ba:	601a      	str	r2, [r3, #0]
}
  4010bc:	bf00      	nop
  4010be:	370c      	adds	r7, #12
  4010c0:	46bd      	mov	sp, r7
  4010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c6:	4770      	bx	lr
  4010c8:	20400a44 	.word	0x20400a44

004010cc <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4010cc:	b480      	push	{r7}
  4010ce:	b085      	sub	sp, #20
  4010d0:	af00      	add	r7, sp, #0
  4010d2:	6078      	str	r0, [r7, #4]
  4010d4:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4010d6:	687b      	ldr	r3, [r7, #4]
  4010d8:	681b      	ldr	r3, [r3, #0]
  4010da:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  4010dc:	68fa      	ldr	r2, [r7, #12]
  4010de:	683b      	ldr	r3, [r7, #0]
  4010e0:	4313      	orrs	r3, r2
  4010e2:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4010e4:	4b06      	ldr	r3, [pc, #24]	; (401100 <rtt_enable_interrupt+0x34>)
  4010e6:	681b      	ldr	r3, [r3, #0]
  4010e8:	68fa      	ldr	r2, [r7, #12]
  4010ea:	4313      	orrs	r3, r2
  4010ec:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  4010ee:	687b      	ldr	r3, [r7, #4]
  4010f0:	68fa      	ldr	r2, [r7, #12]
  4010f2:	601a      	str	r2, [r3, #0]
}
  4010f4:	bf00      	nop
  4010f6:	3714      	adds	r7, #20
  4010f8:	46bd      	mov	sp, r7
  4010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010fe:	4770      	bx	lr
  401100:	20400a44 	.word	0x20400a44

00401104 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  401104:	b480      	push	{r7}
  401106:	b085      	sub	sp, #20
  401108:	af00      	add	r7, sp, #0
  40110a:	6078      	str	r0, [r7, #4]
  40110c:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  40110e:	2300      	movs	r3, #0
  401110:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  401112:	687b      	ldr	r3, [r7, #4]
  401114:	681b      	ldr	r3, [r3, #0]
  401116:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  401118:	683b      	ldr	r3, [r7, #0]
  40111a:	43db      	mvns	r3, r3
  40111c:	68fa      	ldr	r2, [r7, #12]
  40111e:	4013      	ands	r3, r2
  401120:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  401122:	4b07      	ldr	r3, [pc, #28]	; (401140 <rtt_disable_interrupt+0x3c>)
  401124:	681b      	ldr	r3, [r3, #0]
  401126:	68fa      	ldr	r2, [r7, #12]
  401128:	4313      	orrs	r3, r2
  40112a:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  40112c:	687b      	ldr	r3, [r7, #4]
  40112e:	68fa      	ldr	r2, [r7, #12]
  401130:	601a      	str	r2, [r3, #0]
}
  401132:	bf00      	nop
  401134:	3714      	adds	r7, #20
  401136:	46bd      	mov	sp, r7
  401138:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113c:	4770      	bx	lr
  40113e:	bf00      	nop
  401140:	20400a44 	.word	0x20400a44

00401144 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  401144:	b480      	push	{r7}
  401146:	b085      	sub	sp, #20
  401148:	af00      	add	r7, sp, #0
  40114a:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  40114c:	687b      	ldr	r3, [r7, #4]
  40114e:	689b      	ldr	r3, [r3, #8]
  401150:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  401152:	e002      	b.n	40115a <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  401154:	687b      	ldr	r3, [r7, #4]
  401156:	689b      	ldr	r3, [r3, #8]
  401158:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  40115a:	687b      	ldr	r3, [r7, #4]
  40115c:	689a      	ldr	r2, [r3, #8]
  40115e:	68fb      	ldr	r3, [r7, #12]
  401160:	429a      	cmp	r2, r3
  401162:	d1f7      	bne.n	401154 <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  401164:	68fb      	ldr	r3, [r7, #12]
}
  401166:	4618      	mov	r0, r3
  401168:	3714      	adds	r7, #20
  40116a:	46bd      	mov	sp, r7
  40116c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401170:	4770      	bx	lr
	...

00401174 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  401174:	b580      	push	{r7, lr}
  401176:	b084      	sub	sp, #16
  401178:	af00      	add	r7, sp, #0
  40117a:	6078      	str	r0, [r7, #4]
  40117c:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	681b      	ldr	r3, [r3, #0]
  401182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  401186:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  401188:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40118c:	480d      	ldr	r0, [pc, #52]	; (4011c4 <rtt_write_alarm_time+0x50>)
  40118e:	4b0e      	ldr	r3, [pc, #56]	; (4011c8 <rtt_write_alarm_time+0x54>)
  401190:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  401192:	683b      	ldr	r3, [r7, #0]
  401194:	2b00      	cmp	r3, #0
  401196:	d104      	bne.n	4011a2 <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  401198:	687b      	ldr	r3, [r7, #4]
  40119a:	f04f 32ff 	mov.w	r2, #4294967295
  40119e:	605a      	str	r2, [r3, #4]
  4011a0:	e003      	b.n	4011aa <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  4011a2:	683b      	ldr	r3, [r7, #0]
  4011a4:	1e5a      	subs	r2, r3, #1
  4011a6:	687b      	ldr	r3, [r7, #4]
  4011a8:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  4011aa:	68fb      	ldr	r3, [r7, #12]
  4011ac:	2b00      	cmp	r3, #0
  4011ae:	d004      	beq.n	4011ba <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  4011b0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4011b4:	4803      	ldr	r0, [pc, #12]	; (4011c4 <rtt_write_alarm_time+0x50>)
  4011b6:	4b05      	ldr	r3, [pc, #20]	; (4011cc <rtt_write_alarm_time+0x58>)
  4011b8:	4798      	blx	r3
	}

	return 0;
  4011ba:	2300      	movs	r3, #0
}
  4011bc:	4618      	mov	r0, r3
  4011be:	3710      	adds	r7, #16
  4011c0:	46bd      	mov	sp, r7
  4011c2:	bd80      	pop	{r7, pc}
  4011c4:	400e1830 	.word	0x400e1830
  4011c8:	00401105 	.word	0x00401105
  4011cc:	004010cd 	.word	0x004010cd

004011d0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4011d0:	b480      	push	{r7}
  4011d2:	b083      	sub	sp, #12
  4011d4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4011d6:	f3ef 8310 	mrs	r3, PRIMASK
  4011da:	607b      	str	r3, [r7, #4]
  return(result);
  4011dc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011de:	2b00      	cmp	r3, #0
  4011e0:	bf0c      	ite	eq
  4011e2:	2301      	moveq	r3, #1
  4011e4:	2300      	movne	r3, #0
  4011e6:	b2db      	uxtb	r3, r3
  4011e8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4011ea:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4011ec:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4011f0:	4b04      	ldr	r3, [pc, #16]	; (401204 <cpu_irq_save+0x34>)
  4011f2:	2200      	movs	r2, #0
  4011f4:	701a      	strb	r2, [r3, #0]
	return flags;
  4011f6:	683b      	ldr	r3, [r7, #0]
}
  4011f8:	4618      	mov	r0, r3
  4011fa:	370c      	adds	r7, #12
  4011fc:	46bd      	mov	sp, r7
  4011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401202:	4770      	bx	lr
  401204:	20400000 	.word	0x20400000

00401208 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401208:	b480      	push	{r7}
  40120a:	b083      	sub	sp, #12
  40120c:	af00      	add	r7, sp, #0
  40120e:	6078      	str	r0, [r7, #4]
	return (flags);
  401210:	687b      	ldr	r3, [r7, #4]
  401212:	2b00      	cmp	r3, #0
  401214:	bf14      	ite	ne
  401216:	2301      	movne	r3, #1
  401218:	2300      	moveq	r3, #0
  40121a:	b2db      	uxtb	r3, r3
}
  40121c:	4618      	mov	r0, r3
  40121e:	370c      	adds	r7, #12
  401220:	46bd      	mov	sp, r7
  401222:	f85d 7b04 	ldr.w	r7, [sp], #4
  401226:	4770      	bx	lr

00401228 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401228:	b580      	push	{r7, lr}
  40122a:	b082      	sub	sp, #8
  40122c:	af00      	add	r7, sp, #0
  40122e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401230:	6878      	ldr	r0, [r7, #4]
  401232:	4b07      	ldr	r3, [pc, #28]	; (401250 <cpu_irq_restore+0x28>)
  401234:	4798      	blx	r3
  401236:	4603      	mov	r3, r0
  401238:	2b00      	cmp	r3, #0
  40123a:	d005      	beq.n	401248 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40123c:	4b05      	ldr	r3, [pc, #20]	; (401254 <cpu_irq_restore+0x2c>)
  40123e:	2201      	movs	r2, #1
  401240:	701a      	strb	r2, [r3, #0]
  401242:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401246:	b662      	cpsie	i
}
  401248:	bf00      	nop
  40124a:	3708      	adds	r7, #8
  40124c:	46bd      	mov	sp, r7
  40124e:	bd80      	pop	{r7, pc}
  401250:	00401209 	.word	0x00401209
  401254:	20400000 	.word	0x20400000

00401258 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401258:	b580      	push	{r7, lr}
  40125a:	b084      	sub	sp, #16
  40125c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40125e:	4b1e      	ldr	r3, [pc, #120]	; (4012d8 <Reset_Handler+0x80>)
  401260:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401262:	4b1e      	ldr	r3, [pc, #120]	; (4012dc <Reset_Handler+0x84>)
  401264:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401266:	68fa      	ldr	r2, [r7, #12]
  401268:	68bb      	ldr	r3, [r7, #8]
  40126a:	429a      	cmp	r2, r3
  40126c:	d00c      	beq.n	401288 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40126e:	e007      	b.n	401280 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401270:	68bb      	ldr	r3, [r7, #8]
  401272:	1d1a      	adds	r2, r3, #4
  401274:	60ba      	str	r2, [r7, #8]
  401276:	68fa      	ldr	r2, [r7, #12]
  401278:	1d11      	adds	r1, r2, #4
  40127a:	60f9      	str	r1, [r7, #12]
  40127c:	6812      	ldr	r2, [r2, #0]
  40127e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401280:	68bb      	ldr	r3, [r7, #8]
  401282:	4a17      	ldr	r2, [pc, #92]	; (4012e0 <Reset_Handler+0x88>)
  401284:	4293      	cmp	r3, r2
  401286:	d3f3      	bcc.n	401270 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401288:	4b16      	ldr	r3, [pc, #88]	; (4012e4 <Reset_Handler+0x8c>)
  40128a:	60bb      	str	r3, [r7, #8]
  40128c:	e004      	b.n	401298 <Reset_Handler+0x40>
                *pDest++ = 0;
  40128e:	68bb      	ldr	r3, [r7, #8]
  401290:	1d1a      	adds	r2, r3, #4
  401292:	60ba      	str	r2, [r7, #8]
  401294:	2200      	movs	r2, #0
  401296:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401298:	68bb      	ldr	r3, [r7, #8]
  40129a:	4a13      	ldr	r2, [pc, #76]	; (4012e8 <Reset_Handler+0x90>)
  40129c:	4293      	cmp	r3, r2
  40129e:	d3f6      	bcc.n	40128e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4012a0:	4b12      	ldr	r3, [pc, #72]	; (4012ec <Reset_Handler+0x94>)
  4012a2:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012a4:	4a12      	ldr	r2, [pc, #72]	; (4012f0 <Reset_Handler+0x98>)
  4012a6:	68fb      	ldr	r3, [r7, #12]
  4012a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012ac:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4012ae:	4b11      	ldr	r3, [pc, #68]	; (4012f4 <Reset_Handler+0x9c>)
  4012b0:	4798      	blx	r3
  4012b2:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4012b4:	4a10      	ldr	r2, [pc, #64]	; (4012f8 <Reset_Handler+0xa0>)
  4012b6:	4b10      	ldr	r3, [pc, #64]	; (4012f8 <Reset_Handler+0xa0>)
  4012b8:	681b      	ldr	r3, [r3, #0]
  4012ba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012be:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4012c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012c4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4012c8:	6878      	ldr	r0, [r7, #4]
  4012ca:	4b0c      	ldr	r3, [pc, #48]	; (4012fc <Reset_Handler+0xa4>)
  4012cc:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4012ce:	4b0c      	ldr	r3, [pc, #48]	; (401300 <Reset_Handler+0xa8>)
  4012d0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4012d2:	4b0c      	ldr	r3, [pc, #48]	; (401304 <Reset_Handler+0xac>)
  4012d4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4012d6:	e7fe      	b.n	4012d6 <Reset_Handler+0x7e>
  4012d8:	0040ca84 	.word	0x0040ca84
  4012dc:	20400000 	.word	0x20400000
  4012e0:	204009b8 	.word	0x204009b8
  4012e4:	204009b8 	.word	0x204009b8
  4012e8:	20400af0 	.word	0x20400af0
  4012ec:	00400000 	.word	0x00400000
  4012f0:	e000ed00 	.word	0xe000ed00
  4012f4:	004011d1 	.word	0x004011d1
  4012f8:	e000ed88 	.word	0xe000ed88
  4012fc:	00401229 	.word	0x00401229
  401300:	0040736d 	.word	0x0040736d
  401304:	00403e05 	.word	0x00403e05

00401308 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401308:	b480      	push	{r7}
  40130a:	af00      	add	r7, sp, #0
        while (1) {
  40130c:	e7fe      	b.n	40130c <Dummy_Handler+0x4>
	...

00401310 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401310:	b480      	push	{r7}
  401312:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401314:	4b52      	ldr	r3, [pc, #328]	; (401460 <SystemCoreClockUpdate+0x150>)
  401316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401318:	f003 0303 	and.w	r3, r3, #3
  40131c:	2b01      	cmp	r3, #1
  40131e:	d014      	beq.n	40134a <SystemCoreClockUpdate+0x3a>
  401320:	2b01      	cmp	r3, #1
  401322:	d302      	bcc.n	40132a <SystemCoreClockUpdate+0x1a>
  401324:	2b02      	cmp	r3, #2
  401326:	d038      	beq.n	40139a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401328:	e07a      	b.n	401420 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40132a:	4b4e      	ldr	r3, [pc, #312]	; (401464 <SystemCoreClockUpdate+0x154>)
  40132c:	695b      	ldr	r3, [r3, #20]
  40132e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401332:	2b00      	cmp	r3, #0
  401334:	d004      	beq.n	401340 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401336:	4b4c      	ldr	r3, [pc, #304]	; (401468 <SystemCoreClockUpdate+0x158>)
  401338:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40133c:	601a      	str	r2, [r3, #0]
    break;
  40133e:	e06f      	b.n	401420 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401340:	4b49      	ldr	r3, [pc, #292]	; (401468 <SystemCoreClockUpdate+0x158>)
  401342:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401346:	601a      	str	r2, [r3, #0]
    break;
  401348:	e06a      	b.n	401420 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40134a:	4b45      	ldr	r3, [pc, #276]	; (401460 <SystemCoreClockUpdate+0x150>)
  40134c:	6a1b      	ldr	r3, [r3, #32]
  40134e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401352:	2b00      	cmp	r3, #0
  401354:	d003      	beq.n	40135e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401356:	4b44      	ldr	r3, [pc, #272]	; (401468 <SystemCoreClockUpdate+0x158>)
  401358:	4a44      	ldr	r2, [pc, #272]	; (40146c <SystemCoreClockUpdate+0x15c>)
  40135a:	601a      	str	r2, [r3, #0]
    break;
  40135c:	e060      	b.n	401420 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40135e:	4b42      	ldr	r3, [pc, #264]	; (401468 <SystemCoreClockUpdate+0x158>)
  401360:	4a43      	ldr	r2, [pc, #268]	; (401470 <SystemCoreClockUpdate+0x160>)
  401362:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401364:	4b3e      	ldr	r3, [pc, #248]	; (401460 <SystemCoreClockUpdate+0x150>)
  401366:	6a1b      	ldr	r3, [r3, #32]
  401368:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40136c:	2b10      	cmp	r3, #16
  40136e:	d004      	beq.n	40137a <SystemCoreClockUpdate+0x6a>
  401370:	2b20      	cmp	r3, #32
  401372:	d008      	beq.n	401386 <SystemCoreClockUpdate+0x76>
  401374:	2b00      	cmp	r3, #0
  401376:	d00e      	beq.n	401396 <SystemCoreClockUpdate+0x86>
          break;
  401378:	e00e      	b.n	401398 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40137a:	4b3b      	ldr	r3, [pc, #236]	; (401468 <SystemCoreClockUpdate+0x158>)
  40137c:	681b      	ldr	r3, [r3, #0]
  40137e:	005b      	lsls	r3, r3, #1
  401380:	4a39      	ldr	r2, [pc, #228]	; (401468 <SystemCoreClockUpdate+0x158>)
  401382:	6013      	str	r3, [r2, #0]
          break;
  401384:	e008      	b.n	401398 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401386:	4b38      	ldr	r3, [pc, #224]	; (401468 <SystemCoreClockUpdate+0x158>)
  401388:	681a      	ldr	r2, [r3, #0]
  40138a:	4613      	mov	r3, r2
  40138c:	005b      	lsls	r3, r3, #1
  40138e:	4413      	add	r3, r2
  401390:	4a35      	ldr	r2, [pc, #212]	; (401468 <SystemCoreClockUpdate+0x158>)
  401392:	6013      	str	r3, [r2, #0]
          break;
  401394:	e000      	b.n	401398 <SystemCoreClockUpdate+0x88>
          break;
  401396:	bf00      	nop
    break;
  401398:	e042      	b.n	401420 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40139a:	4b31      	ldr	r3, [pc, #196]	; (401460 <SystemCoreClockUpdate+0x150>)
  40139c:	6a1b      	ldr	r3, [r3, #32]
  40139e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4013a2:	2b00      	cmp	r3, #0
  4013a4:	d003      	beq.n	4013ae <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013a6:	4b30      	ldr	r3, [pc, #192]	; (401468 <SystemCoreClockUpdate+0x158>)
  4013a8:	4a30      	ldr	r2, [pc, #192]	; (40146c <SystemCoreClockUpdate+0x15c>)
  4013aa:	601a      	str	r2, [r3, #0]
  4013ac:	e01c      	b.n	4013e8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013ae:	4b2e      	ldr	r3, [pc, #184]	; (401468 <SystemCoreClockUpdate+0x158>)
  4013b0:	4a2f      	ldr	r2, [pc, #188]	; (401470 <SystemCoreClockUpdate+0x160>)
  4013b2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013b4:	4b2a      	ldr	r3, [pc, #168]	; (401460 <SystemCoreClockUpdate+0x150>)
  4013b6:	6a1b      	ldr	r3, [r3, #32]
  4013b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013bc:	2b10      	cmp	r3, #16
  4013be:	d004      	beq.n	4013ca <SystemCoreClockUpdate+0xba>
  4013c0:	2b20      	cmp	r3, #32
  4013c2:	d008      	beq.n	4013d6 <SystemCoreClockUpdate+0xc6>
  4013c4:	2b00      	cmp	r3, #0
  4013c6:	d00e      	beq.n	4013e6 <SystemCoreClockUpdate+0xd6>
          break;
  4013c8:	e00e      	b.n	4013e8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4013ca:	4b27      	ldr	r3, [pc, #156]	; (401468 <SystemCoreClockUpdate+0x158>)
  4013cc:	681b      	ldr	r3, [r3, #0]
  4013ce:	005b      	lsls	r3, r3, #1
  4013d0:	4a25      	ldr	r2, [pc, #148]	; (401468 <SystemCoreClockUpdate+0x158>)
  4013d2:	6013      	str	r3, [r2, #0]
          break;
  4013d4:	e008      	b.n	4013e8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4013d6:	4b24      	ldr	r3, [pc, #144]	; (401468 <SystemCoreClockUpdate+0x158>)
  4013d8:	681a      	ldr	r2, [r3, #0]
  4013da:	4613      	mov	r3, r2
  4013dc:	005b      	lsls	r3, r3, #1
  4013de:	4413      	add	r3, r2
  4013e0:	4a21      	ldr	r2, [pc, #132]	; (401468 <SystemCoreClockUpdate+0x158>)
  4013e2:	6013      	str	r3, [r2, #0]
          break;
  4013e4:	e000      	b.n	4013e8 <SystemCoreClockUpdate+0xd8>
          break;
  4013e6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013e8:	4b1d      	ldr	r3, [pc, #116]	; (401460 <SystemCoreClockUpdate+0x150>)
  4013ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013ec:	f003 0303 	and.w	r3, r3, #3
  4013f0:	2b02      	cmp	r3, #2
  4013f2:	d114      	bne.n	40141e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013f4:	4b1a      	ldr	r3, [pc, #104]	; (401460 <SystemCoreClockUpdate+0x150>)
  4013f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4013f8:	0c1b      	lsrs	r3, r3, #16
  4013fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4013fe:	3301      	adds	r3, #1
  401400:	4a19      	ldr	r2, [pc, #100]	; (401468 <SystemCoreClockUpdate+0x158>)
  401402:	6812      	ldr	r2, [r2, #0]
  401404:	fb02 f303 	mul.w	r3, r2, r3
  401408:	4a17      	ldr	r2, [pc, #92]	; (401468 <SystemCoreClockUpdate+0x158>)
  40140a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40140c:	4b14      	ldr	r3, [pc, #80]	; (401460 <SystemCoreClockUpdate+0x150>)
  40140e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401410:	b2db      	uxtb	r3, r3
  401412:	4a15      	ldr	r2, [pc, #84]	; (401468 <SystemCoreClockUpdate+0x158>)
  401414:	6812      	ldr	r2, [r2, #0]
  401416:	fbb2 f3f3 	udiv	r3, r2, r3
  40141a:	4a13      	ldr	r2, [pc, #76]	; (401468 <SystemCoreClockUpdate+0x158>)
  40141c:	6013      	str	r3, [r2, #0]
    break;
  40141e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401420:	4b0f      	ldr	r3, [pc, #60]	; (401460 <SystemCoreClockUpdate+0x150>)
  401422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401424:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401428:	2b70      	cmp	r3, #112	; 0x70
  40142a:	d108      	bne.n	40143e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  40142c:	4b0e      	ldr	r3, [pc, #56]	; (401468 <SystemCoreClockUpdate+0x158>)
  40142e:	681b      	ldr	r3, [r3, #0]
  401430:	4a10      	ldr	r2, [pc, #64]	; (401474 <SystemCoreClockUpdate+0x164>)
  401432:	fba2 2303 	umull	r2, r3, r2, r3
  401436:	085b      	lsrs	r3, r3, #1
  401438:	4a0b      	ldr	r2, [pc, #44]	; (401468 <SystemCoreClockUpdate+0x158>)
  40143a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  40143c:	e00a      	b.n	401454 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40143e:	4b08      	ldr	r3, [pc, #32]	; (401460 <SystemCoreClockUpdate+0x150>)
  401440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401442:	091b      	lsrs	r3, r3, #4
  401444:	f003 0307 	and.w	r3, r3, #7
  401448:	4a07      	ldr	r2, [pc, #28]	; (401468 <SystemCoreClockUpdate+0x158>)
  40144a:	6812      	ldr	r2, [r2, #0]
  40144c:	fa22 f303 	lsr.w	r3, r2, r3
  401450:	4a05      	ldr	r2, [pc, #20]	; (401468 <SystemCoreClockUpdate+0x158>)
  401452:	6013      	str	r3, [r2, #0]
}
  401454:	bf00      	nop
  401456:	46bd      	mov	sp, r7
  401458:	f85d 7b04 	ldr.w	r7, [sp], #4
  40145c:	4770      	bx	lr
  40145e:	bf00      	nop
  401460:	400e0600 	.word	0x400e0600
  401464:	400e1810 	.word	0x400e1810
  401468:	20400004 	.word	0x20400004
  40146c:	00b71b00 	.word	0x00b71b00
  401470:	003d0900 	.word	0x003d0900
  401474:	aaaaaaab 	.word	0xaaaaaaab

00401478 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401478:	b480      	push	{r7}
  40147a:	b083      	sub	sp, #12
  40147c:	af00      	add	r7, sp, #0
  40147e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401480:	687b      	ldr	r3, [r7, #4]
  401482:	4a19      	ldr	r2, [pc, #100]	; (4014e8 <system_init_flash+0x70>)
  401484:	4293      	cmp	r3, r2
  401486:	d804      	bhi.n	401492 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401488:	4b18      	ldr	r3, [pc, #96]	; (4014ec <system_init_flash+0x74>)
  40148a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40148e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401490:	e023      	b.n	4014da <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401492:	687b      	ldr	r3, [r7, #4]
  401494:	4a16      	ldr	r2, [pc, #88]	; (4014f0 <system_init_flash+0x78>)
  401496:	4293      	cmp	r3, r2
  401498:	d803      	bhi.n	4014a2 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40149a:	4b14      	ldr	r3, [pc, #80]	; (4014ec <system_init_flash+0x74>)
  40149c:	4a15      	ldr	r2, [pc, #84]	; (4014f4 <system_init_flash+0x7c>)
  40149e:	601a      	str	r2, [r3, #0]
}
  4014a0:	e01b      	b.n	4014da <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014a2:	687b      	ldr	r3, [r7, #4]
  4014a4:	4a14      	ldr	r2, [pc, #80]	; (4014f8 <system_init_flash+0x80>)
  4014a6:	4293      	cmp	r3, r2
  4014a8:	d803      	bhi.n	4014b2 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014aa:	4b10      	ldr	r3, [pc, #64]	; (4014ec <system_init_flash+0x74>)
  4014ac:	4a13      	ldr	r2, [pc, #76]	; (4014fc <system_init_flash+0x84>)
  4014ae:	601a      	str	r2, [r3, #0]
}
  4014b0:	e013      	b.n	4014da <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014b2:	687b      	ldr	r3, [r7, #4]
  4014b4:	4a12      	ldr	r2, [pc, #72]	; (401500 <system_init_flash+0x88>)
  4014b6:	4293      	cmp	r3, r2
  4014b8:	d803      	bhi.n	4014c2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014ba:	4b0c      	ldr	r3, [pc, #48]	; (4014ec <system_init_flash+0x74>)
  4014bc:	4a11      	ldr	r2, [pc, #68]	; (401504 <system_init_flash+0x8c>)
  4014be:	601a      	str	r2, [r3, #0]
}
  4014c0:	e00b      	b.n	4014da <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014c2:	687b      	ldr	r3, [r7, #4]
  4014c4:	4a10      	ldr	r2, [pc, #64]	; (401508 <system_init_flash+0x90>)
  4014c6:	4293      	cmp	r3, r2
  4014c8:	d804      	bhi.n	4014d4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014ca:	4b08      	ldr	r3, [pc, #32]	; (4014ec <system_init_flash+0x74>)
  4014cc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014d0:	601a      	str	r2, [r3, #0]
}
  4014d2:	e002      	b.n	4014da <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014d4:	4b05      	ldr	r3, [pc, #20]	; (4014ec <system_init_flash+0x74>)
  4014d6:	4a0d      	ldr	r2, [pc, #52]	; (40150c <system_init_flash+0x94>)
  4014d8:	601a      	str	r2, [r3, #0]
}
  4014da:	bf00      	nop
  4014dc:	370c      	adds	r7, #12
  4014de:	46bd      	mov	sp, r7
  4014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014e4:	4770      	bx	lr
  4014e6:	bf00      	nop
  4014e8:	01312cff 	.word	0x01312cff
  4014ec:	400e0c00 	.word	0x400e0c00
  4014f0:	026259ff 	.word	0x026259ff
  4014f4:	04000100 	.word	0x04000100
  4014f8:	039386ff 	.word	0x039386ff
  4014fc:	04000200 	.word	0x04000200
  401500:	04c4b3ff 	.word	0x04c4b3ff
  401504:	04000300 	.word	0x04000300
  401508:	05f5e0ff 	.word	0x05f5e0ff
  40150c:	04000500 	.word	0x04000500

00401510 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401510:	b480      	push	{r7}
  401512:	b085      	sub	sp, #20
  401514:	af00      	add	r7, sp, #0
  401516:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401518:	4b10      	ldr	r3, [pc, #64]	; (40155c <_sbrk+0x4c>)
  40151a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  40151c:	4b10      	ldr	r3, [pc, #64]	; (401560 <_sbrk+0x50>)
  40151e:	681b      	ldr	r3, [r3, #0]
  401520:	2b00      	cmp	r3, #0
  401522:	d102      	bne.n	40152a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401524:	4b0e      	ldr	r3, [pc, #56]	; (401560 <_sbrk+0x50>)
  401526:	4a0f      	ldr	r2, [pc, #60]	; (401564 <_sbrk+0x54>)
  401528:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40152a:	4b0d      	ldr	r3, [pc, #52]	; (401560 <_sbrk+0x50>)
  40152c:	681b      	ldr	r3, [r3, #0]
  40152e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401530:	68ba      	ldr	r2, [r7, #8]
  401532:	687b      	ldr	r3, [r7, #4]
  401534:	441a      	add	r2, r3
  401536:	68fb      	ldr	r3, [r7, #12]
  401538:	429a      	cmp	r2, r3
  40153a:	dd02      	ble.n	401542 <_sbrk+0x32>
		return (caddr_t) -1;	
  40153c:	f04f 33ff 	mov.w	r3, #4294967295
  401540:	e006      	b.n	401550 <_sbrk+0x40>
	}

	heap += incr;
  401542:	4b07      	ldr	r3, [pc, #28]	; (401560 <_sbrk+0x50>)
  401544:	681a      	ldr	r2, [r3, #0]
  401546:	687b      	ldr	r3, [r7, #4]
  401548:	4413      	add	r3, r2
  40154a:	4a05      	ldr	r2, [pc, #20]	; (401560 <_sbrk+0x50>)
  40154c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40154e:	68bb      	ldr	r3, [r7, #8]
}
  401550:	4618      	mov	r0, r3
  401552:	3714      	adds	r7, #20
  401554:	46bd      	mov	sp, r7
  401556:	f85d 7b04 	ldr.w	r7, [sp], #4
  40155a:	4770      	bx	lr
  40155c:	2045fffc 	.word	0x2045fffc
  401560:	20400a48 	.word	0x20400a48
  401564:	20402cf0 	.word	0x20402cf0

00401568 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401568:	b480      	push	{r7}
  40156a:	b083      	sub	sp, #12
  40156c:	af00      	add	r7, sp, #0
  40156e:	6078      	str	r0, [r7, #4]
	return -1;
  401570:	f04f 33ff 	mov.w	r3, #4294967295
}
  401574:	4618      	mov	r0, r3
  401576:	370c      	adds	r7, #12
  401578:	46bd      	mov	sp, r7
  40157a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40157e:	4770      	bx	lr

00401580 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401580:	b480      	push	{r7}
  401582:	b083      	sub	sp, #12
  401584:	af00      	add	r7, sp, #0
  401586:	6078      	str	r0, [r7, #4]
  401588:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40158a:	683b      	ldr	r3, [r7, #0]
  40158c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401590:	605a      	str	r2, [r3, #4]

	return 0;
  401592:	2300      	movs	r3, #0
}
  401594:	4618      	mov	r0, r3
  401596:	370c      	adds	r7, #12
  401598:	46bd      	mov	sp, r7
  40159a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40159e:	4770      	bx	lr

004015a0 <_isatty>:

extern int _isatty(int file)
{
  4015a0:	b480      	push	{r7}
  4015a2:	b083      	sub	sp, #12
  4015a4:	af00      	add	r7, sp, #0
  4015a6:	6078      	str	r0, [r7, #4]
	return 1;
  4015a8:	2301      	movs	r3, #1
}
  4015aa:	4618      	mov	r0, r3
  4015ac:	370c      	adds	r7, #12
  4015ae:	46bd      	mov	sp, r7
  4015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015b4:	4770      	bx	lr

004015b6 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4015b6:	b480      	push	{r7}
  4015b8:	b085      	sub	sp, #20
  4015ba:	af00      	add	r7, sp, #0
  4015bc:	60f8      	str	r0, [r7, #12]
  4015be:	60b9      	str	r1, [r7, #8]
  4015c0:	607a      	str	r2, [r7, #4]
	return 0;
  4015c2:	2300      	movs	r3, #0
}
  4015c4:	4618      	mov	r0, r3
  4015c6:	3714      	adds	r7, #20
  4015c8:	46bd      	mov	sp, r7
  4015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ce:	4770      	bx	lr

004015d0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4015d0:	b580      	push	{r7, lr}
  4015d2:	b086      	sub	sp, #24
  4015d4:	af00      	add	r7, sp, #0
  4015d6:	60f8      	str	r0, [r7, #12]
  4015d8:	60b9      	str	r1, [r7, #8]
  4015da:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4015dc:	2300      	movs	r3, #0
  4015de:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  4015e0:	68fb      	ldr	r3, [r7, #12]
  4015e2:	2b00      	cmp	r3, #0
  4015e4:	d012      	beq.n	40160c <_read+0x3c>
		return -1;
  4015e6:	f04f 33ff 	mov.w	r3, #4294967295
  4015ea:	e013      	b.n	401614 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  4015ec:	4b0b      	ldr	r3, [pc, #44]	; (40161c <_read+0x4c>)
  4015ee:	681b      	ldr	r3, [r3, #0]
  4015f0:	4a0b      	ldr	r2, [pc, #44]	; (401620 <_read+0x50>)
  4015f2:	6812      	ldr	r2, [r2, #0]
  4015f4:	68b9      	ldr	r1, [r7, #8]
  4015f6:	4610      	mov	r0, r2
  4015f8:	4798      	blx	r3
		ptr++;
  4015fa:	68bb      	ldr	r3, [r7, #8]
  4015fc:	3301      	adds	r3, #1
  4015fe:	60bb      	str	r3, [r7, #8]
		nChars++;
  401600:	697b      	ldr	r3, [r7, #20]
  401602:	3301      	adds	r3, #1
  401604:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  401606:	687b      	ldr	r3, [r7, #4]
  401608:	3b01      	subs	r3, #1
  40160a:	607b      	str	r3, [r7, #4]
  40160c:	687b      	ldr	r3, [r7, #4]
  40160e:	2b00      	cmp	r3, #0
  401610:	dcec      	bgt.n	4015ec <_read+0x1c>
	}
	return nChars;
  401612:	697b      	ldr	r3, [r7, #20]
}
  401614:	4618      	mov	r0, r3
  401616:	3718      	adds	r7, #24
  401618:	46bd      	mov	sp, r7
  40161a:	bd80      	pop	{r7, pc}
  40161c:	20400a84 	.word	0x20400a84
  401620:	20400a8c 	.word	0x20400a8c

00401624 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401624:	b580      	push	{r7, lr}
  401626:	b086      	sub	sp, #24
  401628:	af00      	add	r7, sp, #0
  40162a:	60f8      	str	r0, [r7, #12]
  40162c:	60b9      	str	r1, [r7, #8]
  40162e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401630:	2300      	movs	r3, #0
  401632:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401634:	68fb      	ldr	r3, [r7, #12]
  401636:	2b01      	cmp	r3, #1
  401638:	d01e      	beq.n	401678 <_write+0x54>
  40163a:	68fb      	ldr	r3, [r7, #12]
  40163c:	2b02      	cmp	r3, #2
  40163e:	d01b      	beq.n	401678 <_write+0x54>
  401640:	68fb      	ldr	r3, [r7, #12]
  401642:	2b03      	cmp	r3, #3
  401644:	d018      	beq.n	401678 <_write+0x54>
		return -1;
  401646:	f04f 33ff 	mov.w	r3, #4294967295
  40164a:	e019      	b.n	401680 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40164c:	4b0e      	ldr	r3, [pc, #56]	; (401688 <_write+0x64>)
  40164e:	681a      	ldr	r2, [r3, #0]
  401650:	4b0e      	ldr	r3, [pc, #56]	; (40168c <_write+0x68>)
  401652:	6818      	ldr	r0, [r3, #0]
  401654:	68bb      	ldr	r3, [r7, #8]
  401656:	1c59      	adds	r1, r3, #1
  401658:	60b9      	str	r1, [r7, #8]
  40165a:	781b      	ldrb	r3, [r3, #0]
  40165c:	4619      	mov	r1, r3
  40165e:	4790      	blx	r2
  401660:	4603      	mov	r3, r0
  401662:	2b00      	cmp	r3, #0
  401664:	da02      	bge.n	40166c <_write+0x48>
			return -1;
  401666:	f04f 33ff 	mov.w	r3, #4294967295
  40166a:	e009      	b.n	401680 <_write+0x5c>
		}
		++nChars;
  40166c:	697b      	ldr	r3, [r7, #20]
  40166e:	3301      	adds	r3, #1
  401670:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  401672:	687b      	ldr	r3, [r7, #4]
  401674:	3b01      	subs	r3, #1
  401676:	607b      	str	r3, [r7, #4]
  401678:	687b      	ldr	r3, [r7, #4]
  40167a:	2b00      	cmp	r3, #0
  40167c:	d1e6      	bne.n	40164c <_write+0x28>
	}
	return nChars;
  40167e:	697b      	ldr	r3, [r7, #20]
}
  401680:	4618      	mov	r0, r3
  401682:	3718      	adds	r7, #24
  401684:	46bd      	mov	sp, r7
  401686:	bd80      	pop	{r7, pc}
  401688:	20400a88 	.word	0x20400a88
  40168c:	20400a8c 	.word	0x20400a8c

00401690 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  401690:	b480      	push	{r7}
  401692:	b083      	sub	sp, #12
  401694:	af00      	add	r7, sp, #0
  401696:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401698:	687b      	ldr	r3, [r7, #4]
  40169a:	2208      	movs	r2, #8
  40169c:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  40169e:	687b      	ldr	r3, [r7, #4]
  4016a0:	2220      	movs	r2, #32
  4016a2:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	2204      	movs	r2, #4
  4016a8:	601a      	str	r2, [r3, #0]
}
  4016aa:	bf00      	nop
  4016ac:	370c      	adds	r7, #12
  4016ae:	46bd      	mov	sp, r7
  4016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b4:	4770      	bx	lr
	...

004016b8 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  4016b8:	b580      	push	{r7, lr}
  4016ba:	b084      	sub	sp, #16
  4016bc:	af00      	add	r7, sp, #0
  4016be:	6078      	str	r0, [r7, #4]
  4016c0:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  4016c2:	2300      	movs	r3, #0
  4016c4:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  4016c6:	687b      	ldr	r3, [r7, #4]
  4016c8:	f04f 32ff 	mov.w	r2, #4294967295
  4016cc:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  4016ce:	687b      	ldr	r3, [r7, #4]
  4016d0:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  4016d2:	6878      	ldr	r0, [r7, #4]
  4016d4:	4b0b      	ldr	r3, [pc, #44]	; (401704 <twihs_master_init+0x4c>)
  4016d6:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  4016d8:	6878      	ldr	r0, [r7, #4]
  4016da:	4b0b      	ldr	r3, [pc, #44]	; (401708 <twihs_master_init+0x50>)
  4016dc:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4016de:	683b      	ldr	r3, [r7, #0]
  4016e0:	6859      	ldr	r1, [r3, #4]
  4016e2:	683b      	ldr	r3, [r7, #0]
  4016e4:	681b      	ldr	r3, [r3, #0]
  4016e6:	461a      	mov	r2, r3
  4016e8:	6878      	ldr	r0, [r7, #4]
  4016ea:	4b08      	ldr	r3, [pc, #32]	; (40170c <twihs_master_init+0x54>)
  4016ec:	4798      	blx	r3
  4016ee:	4603      	mov	r3, r0
  4016f0:	2b01      	cmp	r3, #1
  4016f2:	d101      	bne.n	4016f8 <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  4016f4:	2301      	movs	r3, #1
  4016f6:	60fb      	str	r3, [r7, #12]
	}

	return status;
  4016f8:	68fb      	ldr	r3, [r7, #12]
}
  4016fa:	4618      	mov	r0, r3
  4016fc:	3710      	adds	r7, #16
  4016fe:	46bd      	mov	sp, r7
  401700:	bd80      	pop	{r7, pc}
  401702:	bf00      	nop
  401704:	00401a25 	.word	0x00401a25
  401708:	00401691 	.word	0x00401691
  40170c:	00401711 	.word	0x00401711

00401710 <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401710:	b480      	push	{r7}
  401712:	b089      	sub	sp, #36	; 0x24
  401714:	af00      	add	r7, sp, #0
  401716:	60f8      	str	r0, [r7, #12]
  401718:	60b9      	str	r1, [r7, #8]
  40171a:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  40171c:	2300      	movs	r3, #0
  40171e:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401720:	68bb      	ldr	r3, [r7, #8]
  401722:	4a34      	ldr	r2, [pc, #208]	; (4017f4 <twihs_set_speed+0xe4>)
  401724:	4293      	cmp	r3, r2
  401726:	d901      	bls.n	40172c <twihs_set_speed+0x1c>
		return FAIL;
  401728:	2301      	movs	r3, #1
  40172a:	e05d      	b.n	4017e8 <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  40172c:	68bb      	ldr	r3, [r7, #8]
  40172e:	4a32      	ldr	r2, [pc, #200]	; (4017f8 <twihs_set_speed+0xe8>)
  401730:	4293      	cmp	r3, r2
  401732:	d937      	bls.n	4017a4 <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401734:	687b      	ldr	r3, [r7, #4]
  401736:	4a31      	ldr	r2, [pc, #196]	; (4017fc <twihs_set_speed+0xec>)
  401738:	fba2 2303 	umull	r2, r3, r2, r3
  40173c:	0b9b      	lsrs	r3, r3, #14
  40173e:	3b03      	subs	r3, #3
  401740:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401742:	68ba      	ldr	r2, [r7, #8]
  401744:	4b2e      	ldr	r3, [pc, #184]	; (401800 <twihs_set_speed+0xf0>)
  401746:	4413      	add	r3, r2
  401748:	009b      	lsls	r3, r3, #2
  40174a:	687a      	ldr	r2, [r7, #4]
  40174c:	fbb2 f3f3 	udiv	r3, r2, r3
  401750:	3b03      	subs	r3, #3
  401752:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401754:	e005      	b.n	401762 <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  401756:	69fb      	ldr	r3, [r7, #28]
  401758:	3301      	adds	r3, #1
  40175a:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  40175c:	697b      	ldr	r3, [r7, #20]
  40175e:	085b      	lsrs	r3, r3, #1
  401760:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401762:	697b      	ldr	r3, [r7, #20]
  401764:	2bff      	cmp	r3, #255	; 0xff
  401766:	d909      	bls.n	40177c <twihs_set_speed+0x6c>
  401768:	69fb      	ldr	r3, [r7, #28]
  40176a:	2b06      	cmp	r3, #6
  40176c:	d9f3      	bls.n	401756 <twihs_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40176e:	e005      	b.n	40177c <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401770:	69fb      	ldr	r3, [r7, #28]
  401772:	3301      	adds	r3, #1
  401774:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401776:	693b      	ldr	r3, [r7, #16]
  401778:	085b      	lsrs	r3, r3, #1
  40177a:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40177c:	693b      	ldr	r3, [r7, #16]
  40177e:	2bff      	cmp	r3, #255	; 0xff
  401780:	d902      	bls.n	401788 <twihs_set_speed+0x78>
  401782:	69fb      	ldr	r3, [r7, #28]
  401784:	2b06      	cmp	r3, #6
  401786:	d9f3      	bls.n	401770 <twihs_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401788:	697b      	ldr	r3, [r7, #20]
  40178a:	b2da      	uxtb	r2, r3
  40178c:	693b      	ldr	r3, [r7, #16]
  40178e:	021b      	lsls	r3, r3, #8
  401790:	b29b      	uxth	r3, r3
  401792:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401794:	69fb      	ldr	r3, [r7, #28]
  401796:	041b      	lsls	r3, r3, #16
  401798:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40179c:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  40179e:	68fb      	ldr	r3, [r7, #12]
  4017a0:	611a      	str	r2, [r3, #16]
  4017a2:	e020      	b.n	4017e6 <twihs_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4017a4:	68bb      	ldr	r3, [r7, #8]
  4017a6:	005b      	lsls	r3, r3, #1
  4017a8:	687a      	ldr	r2, [r7, #4]
  4017aa:	fbb2 f3f3 	udiv	r3, r2, r3
  4017ae:	3b03      	subs	r3, #3
  4017b0:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4017b2:	e005      	b.n	4017c0 <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  4017b4:	69fb      	ldr	r3, [r7, #28]
  4017b6:	3301      	adds	r3, #1
  4017b8:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  4017ba:	69bb      	ldr	r3, [r7, #24]
  4017bc:	085b      	lsrs	r3, r3, #1
  4017be:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4017c0:	69bb      	ldr	r3, [r7, #24]
  4017c2:	2bff      	cmp	r3, #255	; 0xff
  4017c4:	d902      	bls.n	4017cc <twihs_set_speed+0xbc>
  4017c6:	69fb      	ldr	r3, [r7, #28]
  4017c8:	2b06      	cmp	r3, #6
  4017ca:	d9f3      	bls.n	4017b4 <twihs_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4017cc:	69bb      	ldr	r3, [r7, #24]
  4017ce:	b2da      	uxtb	r2, r3
  4017d0:	69bb      	ldr	r3, [r7, #24]
  4017d2:	021b      	lsls	r3, r3, #8
  4017d4:	b29b      	uxth	r3, r3
  4017d6:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4017d8:	69fb      	ldr	r3, [r7, #28]
  4017da:	041b      	lsls	r3, r3, #16
  4017dc:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4017e0:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  4017e2:	68fb      	ldr	r3, [r7, #12]
  4017e4:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  4017e6:	2300      	movs	r3, #0
}
  4017e8:	4618      	mov	r0, r3
  4017ea:	3724      	adds	r7, #36	; 0x24
  4017ec:	46bd      	mov	sp, r7
  4017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f2:	4770      	bx	lr
  4017f4:	00061a80 	.word	0x00061a80
  4017f8:	0005dc00 	.word	0x0005dc00
  4017fc:	057619f1 	.word	0x057619f1
  401800:	3ffd1200 	.word	0x3ffd1200

00401804 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401804:	b480      	push	{r7}
  401806:	b085      	sub	sp, #20
  401808:	af00      	add	r7, sp, #0
  40180a:	6078      	str	r0, [r7, #4]
  40180c:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  40180e:	683b      	ldr	r3, [r7, #0]
  401810:	2b00      	cmp	r3, #0
  401812:	d101      	bne.n	401818 <twihs_mk_addr+0x14>
		return 0;
  401814:	2300      	movs	r3, #0
  401816:	e01d      	b.n	401854 <twihs_mk_addr+0x50>

	val = addr[0];
  401818:	687b      	ldr	r3, [r7, #4]
  40181a:	781b      	ldrb	r3, [r3, #0]
  40181c:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  40181e:	683b      	ldr	r3, [r7, #0]
  401820:	2b01      	cmp	r3, #1
  401822:	dd09      	ble.n	401838 <twihs_mk_addr+0x34>
		val <<= 8;
  401824:	68fb      	ldr	r3, [r7, #12]
  401826:	021b      	lsls	r3, r3, #8
  401828:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  40182a:	687b      	ldr	r3, [r7, #4]
  40182c:	3301      	adds	r3, #1
  40182e:	781b      	ldrb	r3, [r3, #0]
  401830:	461a      	mov	r2, r3
  401832:	68fb      	ldr	r3, [r7, #12]
  401834:	4313      	orrs	r3, r2
  401836:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401838:	683b      	ldr	r3, [r7, #0]
  40183a:	2b02      	cmp	r3, #2
  40183c:	dd09      	ble.n	401852 <twihs_mk_addr+0x4e>
		val <<= 8;
  40183e:	68fb      	ldr	r3, [r7, #12]
  401840:	021b      	lsls	r3, r3, #8
  401842:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401844:	687b      	ldr	r3, [r7, #4]
  401846:	3302      	adds	r3, #2
  401848:	781b      	ldrb	r3, [r3, #0]
  40184a:	461a      	mov	r2, r3
  40184c:	68fb      	ldr	r3, [r7, #12]
  40184e:	4313      	orrs	r3, r2
  401850:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401852:	68fb      	ldr	r3, [r7, #12]
}
  401854:	4618      	mov	r0, r3
  401856:	3714      	adds	r7, #20
  401858:	46bd      	mov	sp, r7
  40185a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40185e:	4770      	bx	lr

00401860 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401860:	b580      	push	{r7, lr}
  401862:	b086      	sub	sp, #24
  401864:	af00      	add	r7, sp, #0
  401866:	6078      	str	r0, [r7, #4]
  401868:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  40186a:	683b      	ldr	r3, [r7, #0]
  40186c:	68db      	ldr	r3, [r3, #12]
  40186e:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401870:	683b      	ldr	r3, [r7, #0]
  401872:	689b      	ldr	r3, [r3, #8]
  401874:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401876:	f643 2398 	movw	r3, #15000	; 0x3a98
  40187a:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  40187c:	697b      	ldr	r3, [r7, #20]
  40187e:	2b00      	cmp	r3, #0
  401880:	d101      	bne.n	401886 <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401882:	2301      	movs	r3, #1
  401884:	e059      	b.n	40193a <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401886:	687b      	ldr	r3, [r7, #4]
  401888:	2200      	movs	r2, #0
  40188a:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  40188c:	683b      	ldr	r3, [r7, #0]
  40188e:	7c1b      	ldrb	r3, [r3, #16]
  401890:	041b      	lsls	r3, r3, #16
  401892:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401896:	683b      	ldr	r3, [r7, #0]
  401898:	685b      	ldr	r3, [r3, #4]
  40189a:	021b      	lsls	r3, r3, #8
  40189c:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4018a0:	4313      	orrs	r3, r2
  4018a2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  4018a6:	687b      	ldr	r3, [r7, #4]
  4018a8:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  4018aa:	687b      	ldr	r3, [r7, #4]
  4018ac:	2200      	movs	r2, #0
  4018ae:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4018b0:	683a      	ldr	r2, [r7, #0]
  4018b2:	683b      	ldr	r3, [r7, #0]
  4018b4:	685b      	ldr	r3, [r3, #4]
  4018b6:	4619      	mov	r1, r3
  4018b8:	4610      	mov	r0, r2
  4018ba:	4b22      	ldr	r3, [pc, #136]	; (401944 <twihs_master_read+0xe4>)
  4018bc:	4798      	blx	r3
  4018be:	4602      	mov	r2, r0
  4018c0:	687b      	ldr	r3, [r7, #4]
  4018c2:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4018c4:	687b      	ldr	r3, [r7, #4]
  4018c6:	2201      	movs	r2, #1
  4018c8:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  4018ca:	e029      	b.n	401920 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  4018cc:	687b      	ldr	r3, [r7, #4]
  4018ce:	6a1b      	ldr	r3, [r3, #32]
  4018d0:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  4018d2:	68bb      	ldr	r3, [r7, #8]
  4018d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4018d8:	2b00      	cmp	r3, #0
  4018da:	d001      	beq.n	4018e0 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  4018dc:	2305      	movs	r3, #5
  4018de:	e02c      	b.n	40193a <twihs_master_read+0xda>
		}
		if (!timeout--) {
  4018e0:	68fb      	ldr	r3, [r7, #12]
  4018e2:	1e5a      	subs	r2, r3, #1
  4018e4:	60fa      	str	r2, [r7, #12]
  4018e6:	2b00      	cmp	r3, #0
  4018e8:	d101      	bne.n	4018ee <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  4018ea:	2309      	movs	r3, #9
  4018ec:	e025      	b.n	40193a <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  4018ee:	697b      	ldr	r3, [r7, #20]
  4018f0:	2b01      	cmp	r3, #1
  4018f2:	d102      	bne.n	4018fa <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4018f4:	687b      	ldr	r3, [r7, #4]
  4018f6:	2202      	movs	r2, #2
  4018f8:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  4018fa:	68bb      	ldr	r3, [r7, #8]
  4018fc:	f003 0302 	and.w	r3, r3, #2
  401900:	2b00      	cmp	r3, #0
  401902:	d100      	bne.n	401906 <twihs_master_read+0xa6>
			continue;
  401904:	e00c      	b.n	401920 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401906:	693b      	ldr	r3, [r7, #16]
  401908:	1c5a      	adds	r2, r3, #1
  40190a:	613a      	str	r2, [r7, #16]
  40190c:	687a      	ldr	r2, [r7, #4]
  40190e:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401910:	b2d2      	uxtb	r2, r2
  401912:	701a      	strb	r2, [r3, #0]

		cnt--;
  401914:	697b      	ldr	r3, [r7, #20]
  401916:	3b01      	subs	r3, #1
  401918:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  40191a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40191e:	60fb      	str	r3, [r7, #12]
	while (cnt > 0) {
  401920:	697b      	ldr	r3, [r7, #20]
  401922:	2b00      	cmp	r3, #0
  401924:	d1d2      	bne.n	4018cc <twihs_master_read+0x6c>
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401926:	bf00      	nop
  401928:	687b      	ldr	r3, [r7, #4]
  40192a:	6a1b      	ldr	r3, [r3, #32]
  40192c:	f003 0301 	and.w	r3, r3, #1
  401930:	2b00      	cmp	r3, #0
  401932:	d0f9      	beq.n	401928 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401934:	687b      	ldr	r3, [r7, #4]
  401936:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401938:	2300      	movs	r3, #0
}
  40193a:	4618      	mov	r0, r3
  40193c:	3718      	adds	r7, #24
  40193e:	46bd      	mov	sp, r7
  401940:	bd80      	pop	{r7, pc}
  401942:	bf00      	nop
  401944:	00401805 	.word	0x00401805

00401948 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401948:	b580      	push	{r7, lr}
  40194a:	b086      	sub	sp, #24
  40194c:	af00      	add	r7, sp, #0
  40194e:	6078      	str	r0, [r7, #4]
  401950:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401952:	683b      	ldr	r3, [r7, #0]
  401954:	68db      	ldr	r3, [r3, #12]
  401956:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401958:	683b      	ldr	r3, [r7, #0]
  40195a:	689b      	ldr	r3, [r3, #8]
  40195c:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  40195e:	697b      	ldr	r3, [r7, #20]
  401960:	2b00      	cmp	r3, #0
  401962:	d101      	bne.n	401968 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401964:	2301      	movs	r3, #1
  401966:	e056      	b.n	401a16 <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401968:	687b      	ldr	r3, [r7, #4]
  40196a:	2200      	movs	r2, #0
  40196c:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40196e:	683b      	ldr	r3, [r7, #0]
  401970:	7c1b      	ldrb	r3, [r3, #16]
  401972:	041b      	lsls	r3, r3, #16
  401974:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401978:	683b      	ldr	r3, [r7, #0]
  40197a:	685b      	ldr	r3, [r3, #4]
  40197c:	021b      	lsls	r3, r3, #8
  40197e:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401982:	431a      	orrs	r2, r3
  401984:	687b      	ldr	r3, [r7, #4]
  401986:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401988:	687b      	ldr	r3, [r7, #4]
  40198a:	2200      	movs	r2, #0
  40198c:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40198e:	683a      	ldr	r2, [r7, #0]
  401990:	683b      	ldr	r3, [r7, #0]
  401992:	685b      	ldr	r3, [r3, #4]
  401994:	4619      	mov	r1, r3
  401996:	4610      	mov	r0, r2
  401998:	4b21      	ldr	r3, [pc, #132]	; (401a20 <twihs_master_write+0xd8>)
  40199a:	4798      	blx	r3
  40199c:	4602      	mov	r2, r0
  40199e:	687b      	ldr	r3, [r7, #4]
  4019a0:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  4019a2:	e019      	b.n	4019d8 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  4019a4:	687b      	ldr	r3, [r7, #4]
  4019a6:	6a1b      	ldr	r3, [r3, #32]
  4019a8:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  4019aa:	68fb      	ldr	r3, [r7, #12]
  4019ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4019b0:	2b00      	cmp	r3, #0
  4019b2:	d001      	beq.n	4019b8 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  4019b4:	2305      	movs	r3, #5
  4019b6:	e02e      	b.n	401a16 <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  4019b8:	68fb      	ldr	r3, [r7, #12]
  4019ba:	f003 0304 	and.w	r3, r3, #4
  4019be:	2b00      	cmp	r3, #0
  4019c0:	d100      	bne.n	4019c4 <twihs_master_write+0x7c>
			continue;
  4019c2:	e009      	b.n	4019d8 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  4019c4:	693b      	ldr	r3, [r7, #16]
  4019c6:	1c5a      	adds	r2, r3, #1
  4019c8:	613a      	str	r2, [r7, #16]
  4019ca:	781b      	ldrb	r3, [r3, #0]
  4019cc:	461a      	mov	r2, r3
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  4019d2:	697b      	ldr	r3, [r7, #20]
  4019d4:	3b01      	subs	r3, #1
  4019d6:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  4019d8:	697b      	ldr	r3, [r7, #20]
  4019da:	2b00      	cmp	r3, #0
  4019dc:	d1e2      	bne.n	4019a4 <twihs_master_write+0x5c>
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	6a1b      	ldr	r3, [r3, #32]
  4019e2:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  4019e4:	68fb      	ldr	r3, [r7, #12]
  4019e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4019ea:	2b00      	cmp	r3, #0
  4019ec:	d001      	beq.n	4019f2 <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  4019ee:	2305      	movs	r3, #5
  4019f0:	e011      	b.n	401a16 <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  4019f2:	68fb      	ldr	r3, [r7, #12]
  4019f4:	f003 0304 	and.w	r3, r3, #4
  4019f8:	2b00      	cmp	r3, #0
  4019fa:	d100      	bne.n	4019fe <twihs_master_write+0xb6>
		status = p_twihs->TWIHS_SR;
  4019fc:	e7ef      	b.n	4019de <twihs_master_write+0x96>
			break;
  4019fe:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401a00:	687b      	ldr	r3, [r7, #4]
  401a02:	2202      	movs	r2, #2
  401a04:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401a06:	bf00      	nop
  401a08:	687b      	ldr	r3, [r7, #4]
  401a0a:	6a1b      	ldr	r3, [r3, #32]
  401a0c:	f003 0301 	and.w	r3, r3, #1
  401a10:	2b00      	cmp	r3, #0
  401a12:	d0f9      	beq.n	401a08 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401a14:	2300      	movs	r3, #0
}
  401a16:	4618      	mov	r0, r3
  401a18:	3718      	adds	r7, #24
  401a1a:	46bd      	mov	sp, r7
  401a1c:	bd80      	pop	{r7, pc}
  401a1e:	bf00      	nop
  401a20:	00401805 	.word	0x00401805

00401a24 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401a24:	b480      	push	{r7}
  401a26:	b083      	sub	sp, #12
  401a28:	af00      	add	r7, sp, #0
  401a2a:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401a2c:	687b      	ldr	r3, [r7, #4]
  401a2e:	2280      	movs	r2, #128	; 0x80
  401a30:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401a32:	687b      	ldr	r3, [r7, #4]
  401a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401a36:	bf00      	nop
  401a38:	370c      	adds	r7, #12
  401a3a:	46bd      	mov	sp, r7
  401a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a40:	4770      	bx	lr

00401a42 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401a42:	b480      	push	{r7}
  401a44:	b085      	sub	sp, #20
  401a46:	af00      	add	r7, sp, #0
  401a48:	6078      	str	r0, [r7, #4]
  401a4a:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401a4c:	2300      	movs	r3, #0
  401a4e:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401a50:	687b      	ldr	r3, [r7, #4]
  401a52:	22ac      	movs	r2, #172	; 0xac
  401a54:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401a56:	683b      	ldr	r3, [r7, #0]
  401a58:	681a      	ldr	r2, [r3, #0]
  401a5a:	683b      	ldr	r3, [r7, #0]
  401a5c:	685b      	ldr	r3, [r3, #4]
  401a5e:	fbb2 f3f3 	udiv	r3, r2, r3
  401a62:	091b      	lsrs	r3, r3, #4
  401a64:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401a66:	68fb      	ldr	r3, [r7, #12]
  401a68:	2b00      	cmp	r3, #0
  401a6a:	d003      	beq.n	401a74 <uart_init+0x32>
  401a6c:	68fb      	ldr	r3, [r7, #12]
  401a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401a72:	d301      	bcc.n	401a78 <uart_init+0x36>
		return 1;
  401a74:	2301      	movs	r3, #1
  401a76:	e00a      	b.n	401a8e <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401a78:	687b      	ldr	r3, [r7, #4]
  401a7a:	68fa      	ldr	r2, [r7, #12]
  401a7c:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401a7e:	683b      	ldr	r3, [r7, #0]
  401a80:	689a      	ldr	r2, [r3, #8]
  401a82:	687b      	ldr	r3, [r7, #4]
  401a84:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401a86:	687b      	ldr	r3, [r7, #4]
  401a88:	2250      	movs	r2, #80	; 0x50
  401a8a:	601a      	str	r2, [r3, #0]

	return 0;
  401a8c:	2300      	movs	r3, #0
}
  401a8e:	4618      	mov	r0, r3
  401a90:	3714      	adds	r7, #20
  401a92:	46bd      	mov	sp, r7
  401a94:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a98:	4770      	bx	lr

00401a9a <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401a9a:	b480      	push	{r7}
  401a9c:	b083      	sub	sp, #12
  401a9e:	af00      	add	r7, sp, #0
  401aa0:	6078      	str	r0, [r7, #4]
  401aa2:	460b      	mov	r3, r1
  401aa4:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401aa6:	687b      	ldr	r3, [r7, #4]
  401aa8:	695b      	ldr	r3, [r3, #20]
  401aaa:	f003 0302 	and.w	r3, r3, #2
  401aae:	2b00      	cmp	r3, #0
  401ab0:	d101      	bne.n	401ab6 <uart_write+0x1c>
		return 1;
  401ab2:	2301      	movs	r3, #1
  401ab4:	e003      	b.n	401abe <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401ab6:	78fa      	ldrb	r2, [r7, #3]
  401ab8:	687b      	ldr	r3, [r7, #4]
  401aba:	61da      	str	r2, [r3, #28]
	return 0;
  401abc:	2300      	movs	r3, #0
}
  401abe:	4618      	mov	r0, r3
  401ac0:	370c      	adds	r7, #12
  401ac2:	46bd      	mov	sp, r7
  401ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac8:	4770      	bx	lr

00401aca <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401aca:	b480      	push	{r7}
  401acc:	b083      	sub	sp, #12
  401ace:	af00      	add	r7, sp, #0
  401ad0:	6078      	str	r0, [r7, #4]
  401ad2:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401ad4:	687b      	ldr	r3, [r7, #4]
  401ad6:	695b      	ldr	r3, [r3, #20]
  401ad8:	f003 0301 	and.w	r3, r3, #1
  401adc:	2b00      	cmp	r3, #0
  401ade:	d101      	bne.n	401ae4 <uart_read+0x1a>
		return 1;
  401ae0:	2301      	movs	r3, #1
  401ae2:	e005      	b.n	401af0 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	699b      	ldr	r3, [r3, #24]
  401ae8:	b2da      	uxtb	r2, r3
  401aea:	683b      	ldr	r3, [r7, #0]
  401aec:	701a      	strb	r2, [r3, #0]
	return 0;
  401aee:	2300      	movs	r3, #0
}
  401af0:	4618      	mov	r0, r3
  401af2:	370c      	adds	r7, #12
  401af4:	46bd      	mov	sp, r7
  401af6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401afa:	4770      	bx	lr

00401afc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401afc:	b480      	push	{r7}
  401afe:	b089      	sub	sp, #36	; 0x24
  401b00:	af00      	add	r7, sp, #0
  401b02:	60f8      	str	r0, [r7, #12]
  401b04:	60b9      	str	r1, [r7, #8]
  401b06:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401b08:	68bb      	ldr	r3, [r7, #8]
  401b0a:	011a      	lsls	r2, r3, #4
  401b0c:	687b      	ldr	r3, [r7, #4]
  401b0e:	429a      	cmp	r2, r3
  401b10:	d802      	bhi.n	401b18 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401b12:	2310      	movs	r3, #16
  401b14:	61fb      	str	r3, [r7, #28]
  401b16:	e001      	b.n	401b1c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401b18:	2308      	movs	r3, #8
  401b1a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401b1c:	687b      	ldr	r3, [r7, #4]
  401b1e:	00da      	lsls	r2, r3, #3
  401b20:	69fb      	ldr	r3, [r7, #28]
  401b22:	68b9      	ldr	r1, [r7, #8]
  401b24:	fb01 f303 	mul.w	r3, r1, r3
  401b28:	085b      	lsrs	r3, r3, #1
  401b2a:	441a      	add	r2, r3
  401b2c:	69fb      	ldr	r3, [r7, #28]
  401b2e:	68b9      	ldr	r1, [r7, #8]
  401b30:	fb01 f303 	mul.w	r3, r1, r3
  401b34:	fbb2 f3f3 	udiv	r3, r2, r3
  401b38:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401b3a:	69bb      	ldr	r3, [r7, #24]
  401b3c:	08db      	lsrs	r3, r3, #3
  401b3e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401b40:	69bb      	ldr	r3, [r7, #24]
  401b42:	f003 0307 	and.w	r3, r3, #7
  401b46:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401b48:	697b      	ldr	r3, [r7, #20]
  401b4a:	2b00      	cmp	r3, #0
  401b4c:	d003      	beq.n	401b56 <usart_set_async_baudrate+0x5a>
  401b4e:	697b      	ldr	r3, [r7, #20]
  401b50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401b54:	d301      	bcc.n	401b5a <usart_set_async_baudrate+0x5e>
		return 1;
  401b56:	2301      	movs	r3, #1
  401b58:	e00f      	b.n	401b7a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401b5a:	69fb      	ldr	r3, [r7, #28]
  401b5c:	2b08      	cmp	r3, #8
  401b5e:	d105      	bne.n	401b6c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401b60:	68fb      	ldr	r3, [r7, #12]
  401b62:	685b      	ldr	r3, [r3, #4]
  401b64:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401b68:	68fb      	ldr	r3, [r7, #12]
  401b6a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401b6c:	693b      	ldr	r3, [r7, #16]
  401b6e:	041a      	lsls	r2, r3, #16
  401b70:	697b      	ldr	r3, [r7, #20]
  401b72:	431a      	orrs	r2, r3
  401b74:	68fb      	ldr	r3, [r7, #12]
  401b76:	621a      	str	r2, [r3, #32]

	return 0;
  401b78:	2300      	movs	r3, #0
}
  401b7a:	4618      	mov	r0, r3
  401b7c:	3724      	adds	r7, #36	; 0x24
  401b7e:	46bd      	mov	sp, r7
  401b80:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b84:	4770      	bx	lr
	...

00401b88 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401b88:	b580      	push	{r7, lr}
  401b8a:	b082      	sub	sp, #8
  401b8c:	af00      	add	r7, sp, #0
  401b8e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401b90:	6878      	ldr	r0, [r7, #4]
  401b92:	4b0d      	ldr	r3, [pc, #52]	; (401bc8 <usart_reset+0x40>)
  401b94:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401b96:	687b      	ldr	r3, [r7, #4]
  401b98:	2200      	movs	r2, #0
  401b9a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401b9c:	687b      	ldr	r3, [r7, #4]
  401b9e:	2200      	movs	r2, #0
  401ba0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401ba2:	687b      	ldr	r3, [r7, #4]
  401ba4:	2200      	movs	r2, #0
  401ba6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401ba8:	6878      	ldr	r0, [r7, #4]
  401baa:	4b08      	ldr	r3, [pc, #32]	; (401bcc <usart_reset+0x44>)
  401bac:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401bae:	6878      	ldr	r0, [r7, #4]
  401bb0:	4b07      	ldr	r3, [pc, #28]	; (401bd0 <usart_reset+0x48>)
  401bb2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401bb4:	6878      	ldr	r0, [r7, #4]
  401bb6:	4b07      	ldr	r3, [pc, #28]	; (401bd4 <usart_reset+0x4c>)
  401bb8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401bba:	6878      	ldr	r0, [r7, #4]
  401bbc:	4b06      	ldr	r3, [pc, #24]	; (401bd8 <usart_reset+0x50>)
  401bbe:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401bc0:	bf00      	nop
  401bc2:	3708      	adds	r7, #8
  401bc4:	46bd      	mov	sp, r7
  401bc6:	bd80      	pop	{r7, pc}
  401bc8:	00401d69 	.word	0x00401d69
  401bcc:	00401c7b 	.word	0x00401c7b
  401bd0:	00401caf 	.word	0x00401caf
  401bd4:	00401cc9 	.word	0x00401cc9
  401bd8:	00401ce5 	.word	0x00401ce5

00401bdc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401bdc:	b580      	push	{r7, lr}
  401bde:	b084      	sub	sp, #16
  401be0:	af00      	add	r7, sp, #0
  401be2:	60f8      	str	r0, [r7, #12]
  401be4:	60b9      	str	r1, [r7, #8]
  401be6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401be8:	68f8      	ldr	r0, [r7, #12]
  401bea:	4b1a      	ldr	r3, [pc, #104]	; (401c54 <usart_init_rs232+0x78>)
  401bec:	4798      	blx	r3

	ul_reg_val = 0;
  401bee:	4b1a      	ldr	r3, [pc, #104]	; (401c58 <usart_init_rs232+0x7c>)
  401bf0:	2200      	movs	r2, #0
  401bf2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401bf4:	68bb      	ldr	r3, [r7, #8]
  401bf6:	2b00      	cmp	r3, #0
  401bf8:	d009      	beq.n	401c0e <usart_init_rs232+0x32>
  401bfa:	68bb      	ldr	r3, [r7, #8]
  401bfc:	681b      	ldr	r3, [r3, #0]
  401bfe:	687a      	ldr	r2, [r7, #4]
  401c00:	4619      	mov	r1, r3
  401c02:	68f8      	ldr	r0, [r7, #12]
  401c04:	4b15      	ldr	r3, [pc, #84]	; (401c5c <usart_init_rs232+0x80>)
  401c06:	4798      	blx	r3
  401c08:	4603      	mov	r3, r0
  401c0a:	2b00      	cmp	r3, #0
  401c0c:	d001      	beq.n	401c12 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401c0e:	2301      	movs	r3, #1
  401c10:	e01b      	b.n	401c4a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401c12:	68bb      	ldr	r3, [r7, #8]
  401c14:	685a      	ldr	r2, [r3, #4]
  401c16:	68bb      	ldr	r3, [r7, #8]
  401c18:	689b      	ldr	r3, [r3, #8]
  401c1a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401c1c:	68bb      	ldr	r3, [r7, #8]
  401c1e:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401c20:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401c22:	68bb      	ldr	r3, [r7, #8]
  401c24:	68db      	ldr	r3, [r3, #12]
  401c26:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401c28:	4b0b      	ldr	r3, [pc, #44]	; (401c58 <usart_init_rs232+0x7c>)
  401c2a:	681b      	ldr	r3, [r3, #0]
  401c2c:	4313      	orrs	r3, r2
  401c2e:	4a0a      	ldr	r2, [pc, #40]	; (401c58 <usart_init_rs232+0x7c>)
  401c30:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401c32:	4b09      	ldr	r3, [pc, #36]	; (401c58 <usart_init_rs232+0x7c>)
  401c34:	681b      	ldr	r3, [r3, #0]
  401c36:	4a08      	ldr	r2, [pc, #32]	; (401c58 <usart_init_rs232+0x7c>)
  401c38:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401c3a:	68fb      	ldr	r3, [r7, #12]
  401c3c:	685a      	ldr	r2, [r3, #4]
  401c3e:	4b06      	ldr	r3, [pc, #24]	; (401c58 <usart_init_rs232+0x7c>)
  401c40:	681b      	ldr	r3, [r3, #0]
  401c42:	431a      	orrs	r2, r3
  401c44:	68fb      	ldr	r3, [r7, #12]
  401c46:	605a      	str	r2, [r3, #4]

	return 0;
  401c48:	2300      	movs	r3, #0
}
  401c4a:	4618      	mov	r0, r3
  401c4c:	3710      	adds	r7, #16
  401c4e:	46bd      	mov	sp, r7
  401c50:	bd80      	pop	{r7, pc}
  401c52:	bf00      	nop
  401c54:	00401b89 	.word	0x00401b89
  401c58:	20400a4c 	.word	0x20400a4c
  401c5c:	00401afd 	.word	0x00401afd

00401c60 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401c60:	b480      	push	{r7}
  401c62:	b083      	sub	sp, #12
  401c64:	af00      	add	r7, sp, #0
  401c66:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401c68:	687b      	ldr	r3, [r7, #4]
  401c6a:	2240      	movs	r2, #64	; 0x40
  401c6c:	601a      	str	r2, [r3, #0]
}
  401c6e:	bf00      	nop
  401c70:	370c      	adds	r7, #12
  401c72:	46bd      	mov	sp, r7
  401c74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c78:	4770      	bx	lr

00401c7a <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401c7a:	b480      	push	{r7}
  401c7c:	b083      	sub	sp, #12
  401c7e:	af00      	add	r7, sp, #0
  401c80:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401c82:	687b      	ldr	r3, [r7, #4]
  401c84:	2288      	movs	r2, #136	; 0x88
  401c86:	601a      	str	r2, [r3, #0]
}
  401c88:	bf00      	nop
  401c8a:	370c      	adds	r7, #12
  401c8c:	46bd      	mov	sp, r7
  401c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c92:	4770      	bx	lr

00401c94 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401c94:	b480      	push	{r7}
  401c96:	b083      	sub	sp, #12
  401c98:	af00      	add	r7, sp, #0
  401c9a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401c9c:	687b      	ldr	r3, [r7, #4]
  401c9e:	2210      	movs	r2, #16
  401ca0:	601a      	str	r2, [r3, #0]
}
  401ca2:	bf00      	nop
  401ca4:	370c      	adds	r7, #12
  401ca6:	46bd      	mov	sp, r7
  401ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cac:	4770      	bx	lr

00401cae <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401cae:	b480      	push	{r7}
  401cb0:	b083      	sub	sp, #12
  401cb2:	af00      	add	r7, sp, #0
  401cb4:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401cb6:	687b      	ldr	r3, [r7, #4]
  401cb8:	2224      	movs	r2, #36	; 0x24
  401cba:	601a      	str	r2, [r3, #0]
}
  401cbc:	bf00      	nop
  401cbe:	370c      	adds	r7, #12
  401cc0:	46bd      	mov	sp, r7
  401cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cc6:	4770      	bx	lr

00401cc8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401cc8:	b480      	push	{r7}
  401cca:	b083      	sub	sp, #12
  401ccc:	af00      	add	r7, sp, #0
  401cce:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401cd0:	687b      	ldr	r3, [r7, #4]
  401cd2:	f44f 7280 	mov.w	r2, #256	; 0x100
  401cd6:	601a      	str	r2, [r3, #0]
}
  401cd8:	bf00      	nop
  401cda:	370c      	adds	r7, #12
  401cdc:	46bd      	mov	sp, r7
  401cde:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ce2:	4770      	bx	lr

00401ce4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401ce4:	b480      	push	{r7}
  401ce6:	b083      	sub	sp, #12
  401ce8:	af00      	add	r7, sp, #0
  401cea:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401cec:	687b      	ldr	r3, [r7, #4]
  401cee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401cf2:	601a      	str	r2, [r3, #0]
}
  401cf4:	bf00      	nop
  401cf6:	370c      	adds	r7, #12
  401cf8:	46bd      	mov	sp, r7
  401cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cfe:	4770      	bx	lr

00401d00 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401d00:	b480      	push	{r7}
  401d02:	b083      	sub	sp, #12
  401d04:	af00      	add	r7, sp, #0
  401d06:	6078      	str	r0, [r7, #4]
  401d08:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401d0a:	687b      	ldr	r3, [r7, #4]
  401d0c:	695b      	ldr	r3, [r3, #20]
  401d0e:	f003 0302 	and.w	r3, r3, #2
  401d12:	2b00      	cmp	r3, #0
  401d14:	d101      	bne.n	401d1a <usart_write+0x1a>
		return 1;
  401d16:	2301      	movs	r3, #1
  401d18:	e005      	b.n	401d26 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401d1a:	683b      	ldr	r3, [r7, #0]
  401d1c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401d20:	687b      	ldr	r3, [r7, #4]
  401d22:	61da      	str	r2, [r3, #28]
	return 0;
  401d24:	2300      	movs	r3, #0
}
  401d26:	4618      	mov	r0, r3
  401d28:	370c      	adds	r7, #12
  401d2a:	46bd      	mov	sp, r7
  401d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d30:	4770      	bx	lr

00401d32 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401d32:	b480      	push	{r7}
  401d34:	b083      	sub	sp, #12
  401d36:	af00      	add	r7, sp, #0
  401d38:	6078      	str	r0, [r7, #4]
  401d3a:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401d3c:	687b      	ldr	r3, [r7, #4]
  401d3e:	695b      	ldr	r3, [r3, #20]
  401d40:	f003 0301 	and.w	r3, r3, #1
  401d44:	2b00      	cmp	r3, #0
  401d46:	d101      	bne.n	401d4c <usart_read+0x1a>
		return 1;
  401d48:	2301      	movs	r3, #1
  401d4a:	e006      	b.n	401d5a <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401d4c:	687b      	ldr	r3, [r7, #4]
  401d4e:	699b      	ldr	r3, [r3, #24]
  401d50:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401d54:	683b      	ldr	r3, [r7, #0]
  401d56:	601a      	str	r2, [r3, #0]

	return 0;
  401d58:	2300      	movs	r3, #0
}
  401d5a:	4618      	mov	r0, r3
  401d5c:	370c      	adds	r7, #12
  401d5e:	46bd      	mov	sp, r7
  401d60:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d64:	4770      	bx	lr
	...

00401d68 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401d68:	b480      	push	{r7}
  401d6a:	b083      	sub	sp, #12
  401d6c:	af00      	add	r7, sp, #0
  401d6e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401d70:	687b      	ldr	r3, [r7, #4]
  401d72:	4a04      	ldr	r2, [pc, #16]	; (401d84 <usart_disable_writeprotect+0x1c>)
  401d74:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401d78:	bf00      	nop
  401d7a:	370c      	adds	r7, #12
  401d7c:	46bd      	mov	sp, r7
  401d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d82:	4770      	bx	lr
  401d84:	55534100 	.word	0x55534100

00401d88 <FusionDegreesToRadians>:
/**
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
  401d88:	b480      	push	{r7}
  401d8a:	b083      	sub	sp, #12
  401d8c:	af00      	add	r7, sp, #0
  401d8e:	ed87 0a01 	vstr	s0, [r7, #4]
    return degrees * ((float) M_PI / 180.0f);
  401d92:	edd7 7a01 	vldr	s15, [r7, #4]
  401d96:	ed9f 7a05 	vldr	s14, [pc, #20]	; 401dac <FusionDegreesToRadians+0x24>
  401d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
  401d9e:	eeb0 0a67 	vmov.f32	s0, s15
  401da2:	370c      	adds	r7, #12
  401da4:	46bd      	mov	sp, r7
  401da6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401daa:	4770      	bx	lr
  401dac:	3c8efa35 	.word	0x3c8efa35

00401db0 <FusionFastInverseSqrt>:
 * @brief Calculates the reciprocal of the square root.
 * See https://pizer.wordpress.com/2008/10/12/fast-inverse-square-root/
 * @param x Operand.
 * @return Reciprocal of the square root of x.
 */
static inline float FusionFastInverseSqrt(const float x) {
  401db0:	b480      	push	{r7}
  401db2:	b085      	sub	sp, #20
  401db4:	af00      	add	r7, sp, #0
  401db6:	ed87 0a01 	vstr	s0, [r7, #4]
    typedef union {
        float f;
        int32_t i;
    } Union32;

    Union32 union32 = {.f = x};
  401dba:	687b      	ldr	r3, [r7, #4]
  401dbc:	60fb      	str	r3, [r7, #12]
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  401dbe:	68fb      	ldr	r3, [r7, #12]
  401dc0:	105a      	asrs	r2, r3, #1
  401dc2:	4b10      	ldr	r3, [pc, #64]	; (401e04 <FusionFastInverseSqrt+0x54>)
  401dc4:	1a9b      	subs	r3, r3, r2
  401dc6:	60fb      	str	r3, [r7, #12]
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  401dc8:	ed97 7a03 	vldr	s14, [r7, #12]
  401dcc:	edd7 7a01 	vldr	s15, [r7, #4]
  401dd0:	eddf 6a0d 	vldr	s13, [pc, #52]	; 401e08 <FusionFastInverseSqrt+0x58>
  401dd4:	ee67 6aa6 	vmul.f32	s13, s15, s13
  401dd8:	edd7 7a03 	vldr	s15, [r7, #12]
  401ddc:	ee66 6aa7 	vmul.f32	s13, s13, s15
  401de0:	edd7 7a03 	vldr	s15, [r7, #12]
  401de4:	ee66 7aa7 	vmul.f32	s15, s13, s15
  401de8:	eddf 6a08 	vldr	s13, [pc, #32]	; 401e0c <FusionFastInverseSqrt+0x5c>
  401dec:	ee76 7ae7 	vsub.f32	s15, s13, s15
  401df0:	ee67 7a27 	vmul.f32	s15, s14, s15
}
  401df4:	eeb0 0a67 	vmov.f32	s0, s15
  401df8:	3714      	adds	r7, #20
  401dfa:	46bd      	mov	sp, r7
  401dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e00:	4770      	bx	lr
  401e02:	bf00      	nop
  401e04:	5f1f1412 	.word	0x5f1f1412
  401e08:	3f36d312 	.word	0x3f36d312
  401e0c:	3fd851ff 	.word	0x3fd851ff

00401e10 <FusionVectorIsZero>:
/**
 * @brief Returns true if the vector is zero.
 * @param vector Vector.
 * @return True if the vector is zero.
 */
static inline bool FusionVectorIsZero(const FusionVector vector) {
  401e10:	b480      	push	{r7}
  401e12:	b085      	sub	sp, #20
  401e14:	af00      	add	r7, sp, #0
  401e16:	eef0 6a40 	vmov.f32	s13, s0
  401e1a:	eeb0 7a60 	vmov.f32	s14, s1
  401e1e:	eef0 7a41 	vmov.f32	s15, s2
  401e22:	edc7 6a01 	vstr	s13, [r7, #4]
  401e26:	ed87 7a02 	vstr	s14, [r7, #8]
  401e2a:	edc7 7a03 	vstr	s15, [r7, #12]
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
  401e2e:	edd7 7a01 	vldr	s15, [r7, #4]
  401e32:	eef5 7a40 	vcmp.f32	s15, #0.0
  401e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401e3a:	d10f      	bne.n	401e5c <FusionVectorIsZero+0x4c>
  401e3c:	edd7 7a02 	vldr	s15, [r7, #8]
  401e40:	eef5 7a40 	vcmp.f32	s15, #0.0
  401e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401e48:	d108      	bne.n	401e5c <FusionVectorIsZero+0x4c>
  401e4a:	edd7 7a03 	vldr	s15, [r7, #12]
  401e4e:	eef5 7a40 	vcmp.f32	s15, #0.0
  401e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401e56:	d101      	bne.n	401e5c <FusionVectorIsZero+0x4c>
  401e58:	2301      	movs	r3, #1
  401e5a:	e000      	b.n	401e5e <FusionVectorIsZero+0x4e>
  401e5c:	2300      	movs	r3, #0
  401e5e:	f003 0301 	and.w	r3, r3, #1
  401e62:	b2db      	uxtb	r3, r3
}
  401e64:	4618      	mov	r0, r3
  401e66:	3714      	adds	r7, #20
  401e68:	46bd      	mov	sp, r7
  401e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e6e:	4770      	bx	lr

00401e70 <FusionVectorAdd>:
 * @brief Returns the sum of two vectors.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Sum of two vectors.
 */
static inline FusionVector FusionVectorAdd(const FusionVector vectorA, const FusionVector vectorB) {
  401e70:	b490      	push	{r4, r7}
  401e72:	b08c      	sub	sp, #48	; 0x30
  401e74:	af00      	add	r7, sp, #0
  401e76:	61f8      	str	r0, [r7, #28]
  401e78:	eeb0 5a40 	vmov.f32	s10, s0
  401e7c:	eef0 5a60 	vmov.f32	s11, s1
  401e80:	eeb0 6a41 	vmov.f32	s12, s2
  401e84:	eef0 6a61 	vmov.f32	s13, s3
  401e88:	eeb0 7a42 	vmov.f32	s14, s4
  401e8c:	eef0 7a62 	vmov.f32	s15, s5
  401e90:	ed87 5a04 	vstr	s10, [r7, #16]
  401e94:	edc7 5a05 	vstr	s11, [r7, #20]
  401e98:	ed87 6a06 	vstr	s12, [r7, #24]
  401e9c:	edc7 6a01 	vstr	s13, [r7, #4]
  401ea0:	ed87 7a02 	vstr	s14, [r7, #8]
  401ea4:	edc7 7a03 	vstr	s15, [r7, #12]
    FusionVector result;
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
  401ea8:	ed97 7a04 	vldr	s14, [r7, #16]
  401eac:	edd7 7a01 	vldr	s15, [r7, #4]
  401eb0:	ee77 7a27 	vadd.f32	s15, s14, s15
  401eb4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
  401eb8:	ed97 7a05 	vldr	s14, [r7, #20]
  401ebc:	edd7 7a02 	vldr	s15, [r7, #8]
  401ec0:	ee77 7a27 	vadd.f32	s15, s14, s15
  401ec4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
  401ec8:	ed97 7a06 	vldr	s14, [r7, #24]
  401ecc:	edd7 7a03 	vldr	s15, [r7, #12]
  401ed0:	ee77 7a27 	vadd.f32	s15, s14, s15
  401ed4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    return result;
  401ed8:	69fb      	ldr	r3, [r7, #28]
  401eda:	461c      	mov	r4, r3
  401edc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401ee0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  401ee4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
  401ee8:	69f8      	ldr	r0, [r7, #28]
  401eea:	3730      	adds	r7, #48	; 0x30
  401eec:	46bd      	mov	sp, r7
  401eee:	bc90      	pop	{r4, r7}
  401ef0:	4770      	bx	lr

00401ef2 <FusionVectorSum>:
/**
 * @brief Returns the sum of the elements.
 * @param vector Vector.
 * @return Sum of the elements.
 */
static inline float FusionVectorSum(const FusionVector vector) {
  401ef2:	b480      	push	{r7}
  401ef4:	b085      	sub	sp, #20
  401ef6:	af00      	add	r7, sp, #0
  401ef8:	eef0 6a40 	vmov.f32	s13, s0
  401efc:	eeb0 7a60 	vmov.f32	s14, s1
  401f00:	eef0 7a41 	vmov.f32	s15, s2
  401f04:	edc7 6a01 	vstr	s13, [r7, #4]
  401f08:	ed87 7a02 	vstr	s14, [r7, #8]
  401f0c:	edc7 7a03 	vstr	s15, [r7, #12]
    return vector.axis.x + vector.axis.y + vector.axis.z;
  401f10:	ed97 7a01 	vldr	s14, [r7, #4]
  401f14:	edd7 7a02 	vldr	s15, [r7, #8]
  401f18:	ee37 7a27 	vadd.f32	s14, s14, s15
  401f1c:	edd7 7a03 	vldr	s15, [r7, #12]
  401f20:	ee77 7a27 	vadd.f32	s15, s14, s15
}
  401f24:	eeb0 0a67 	vmov.f32	s0, s15
  401f28:	3714      	adds	r7, #20
  401f2a:	46bd      	mov	sp, r7
  401f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f30:	4770      	bx	lr

00401f32 <FusionVectorMultiplyScalar>:
 * @brief Returns the multiplication of a vector by a scalar.
 * @param vector Vector.
 * @param scalar Scalar.
 * @return Multiplication of a vector by a scalar.
 */
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
  401f32:	b490      	push	{r4, r7}
  401f34:	b08a      	sub	sp, #40	; 0x28
  401f36:	af00      	add	r7, sp, #0
  401f38:	6178      	str	r0, [r7, #20]
  401f3a:	eef0 6a40 	vmov.f32	s13, s0
  401f3e:	eeb0 7a60 	vmov.f32	s14, s1
  401f42:	eef0 7a41 	vmov.f32	s15, s2
  401f46:	edc7 1a01 	vstr	s3, [r7, #4]
  401f4a:	edc7 6a02 	vstr	s13, [r7, #8]
  401f4e:	ed87 7a03 	vstr	s14, [r7, #12]
  401f52:	edc7 7a04 	vstr	s15, [r7, #16]
    FusionVector result;
    result.axis.x = vector.axis.x * scalar;
  401f56:	ed97 7a02 	vldr	s14, [r7, #8]
  401f5a:	edd7 7a01 	vldr	s15, [r7, #4]
  401f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
  401f62:	edc7 7a07 	vstr	s15, [r7, #28]
    result.axis.y = vector.axis.y * scalar;
  401f66:	ed97 7a03 	vldr	s14, [r7, #12]
  401f6a:	edd7 7a01 	vldr	s15, [r7, #4]
  401f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
  401f72:	edc7 7a08 	vstr	s15, [r7, #32]
    result.axis.z = vector.axis.z * scalar;
  401f76:	ed97 7a04 	vldr	s14, [r7, #16]
  401f7a:	edd7 7a01 	vldr	s15, [r7, #4]
  401f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
  401f82:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    return result;
  401f86:	697b      	ldr	r3, [r7, #20]
  401f88:	461c      	mov	r4, r3
  401f8a:	f107 031c 	add.w	r3, r7, #28
  401f8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  401f92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
  401f96:	6978      	ldr	r0, [r7, #20]
  401f98:	3728      	adds	r7, #40	; 0x28
  401f9a:	46bd      	mov	sp, r7
  401f9c:	bc90      	pop	{r4, r7}
  401f9e:	4770      	bx	lr

00401fa0 <FusionVectorHadamardProduct>:
 * @brief Calculates the Hadamard product (element-wise multiplication).
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Hadamard product.
 */
static inline FusionVector FusionVectorHadamardProduct(const FusionVector vectorA, const FusionVector vectorB) {
  401fa0:	b490      	push	{r4, r7}
  401fa2:	b08c      	sub	sp, #48	; 0x30
  401fa4:	af00      	add	r7, sp, #0
  401fa6:	61f8      	str	r0, [r7, #28]
  401fa8:	eeb0 5a40 	vmov.f32	s10, s0
  401fac:	eef0 5a60 	vmov.f32	s11, s1
  401fb0:	eeb0 6a41 	vmov.f32	s12, s2
  401fb4:	eef0 6a61 	vmov.f32	s13, s3
  401fb8:	eeb0 7a42 	vmov.f32	s14, s4
  401fbc:	eef0 7a62 	vmov.f32	s15, s5
  401fc0:	ed87 5a04 	vstr	s10, [r7, #16]
  401fc4:	edc7 5a05 	vstr	s11, [r7, #20]
  401fc8:	ed87 6a06 	vstr	s12, [r7, #24]
  401fcc:	edc7 6a01 	vstr	s13, [r7, #4]
  401fd0:	ed87 7a02 	vstr	s14, [r7, #8]
  401fd4:	edc7 7a03 	vstr	s15, [r7, #12]
    FusionVector result;
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
  401fd8:	ed97 7a04 	vldr	s14, [r7, #16]
  401fdc:	edd7 7a01 	vldr	s15, [r7, #4]
  401fe0:	ee67 7a27 	vmul.f32	s15, s14, s15
  401fe4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
  401fe8:	ed97 7a05 	vldr	s14, [r7, #20]
  401fec:	edd7 7a02 	vldr	s15, [r7, #8]
  401ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
  401ff4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.axis.z = vectorA.axis.z * vectorB.axis.z;
  401ff8:	ed97 7a06 	vldr	s14, [r7, #24]
  401ffc:	edd7 7a03 	vldr	s15, [r7, #12]
  402000:	ee67 7a27 	vmul.f32	s15, s14, s15
  402004:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    return result;
  402008:	69fb      	ldr	r3, [r7, #28]
  40200a:	461c      	mov	r4, r3
  40200c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402010:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  402014:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
  402018:	69f8      	ldr	r0, [r7, #28]
  40201a:	3730      	adds	r7, #48	; 0x30
  40201c:	46bd      	mov	sp, r7
  40201e:	bc90      	pop	{r4, r7}
  402020:	4770      	bx	lr

00402022 <FusionVectorCrossProduct>:
 * @brief Returns the cross product.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Cross product.
 */
static inline FusionVector FusionVectorCrossProduct(const FusionVector vectorA, const FusionVector vectorB) {
  402022:	b490      	push	{r4, r7}
  402024:	b08c      	sub	sp, #48	; 0x30
  402026:	af00      	add	r7, sp, #0
  402028:	61f8      	str	r0, [r7, #28]
  40202a:	eeb0 5a40 	vmov.f32	s10, s0
  40202e:	eef0 5a60 	vmov.f32	s11, s1
  402032:	eeb0 6a41 	vmov.f32	s12, s2
  402036:	eef0 6a61 	vmov.f32	s13, s3
  40203a:	eeb0 7a42 	vmov.f32	s14, s4
  40203e:	eef0 7a62 	vmov.f32	s15, s5
  402042:	ed87 5a04 	vstr	s10, [r7, #16]
  402046:	edc7 5a05 	vstr	s11, [r7, #20]
  40204a:	ed87 6a06 	vstr	s12, [r7, #24]
  40204e:	edc7 6a01 	vstr	s13, [r7, #4]
  402052:	ed87 7a02 	vstr	s14, [r7, #8]
  402056:	edc7 7a03 	vstr	s15, [r7, #12]
#define A vectorA.axis
#define B vectorB.axis
    FusionVector result;
    result.axis.x = A.y * B.z - A.z * B.y;
  40205a:	ed97 7a05 	vldr	s14, [r7, #20]
  40205e:	edd7 7a03 	vldr	s15, [r7, #12]
  402062:	ee27 7a27 	vmul.f32	s14, s14, s15
  402066:	edd7 6a06 	vldr	s13, [r7, #24]
  40206a:	edd7 7a02 	vldr	s15, [r7, #8]
  40206e:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402072:	ee77 7a67 	vsub.f32	s15, s14, s15
  402076:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    result.axis.y = A.z * B.x - A.x * B.z;
  40207a:	ed97 7a06 	vldr	s14, [r7, #24]
  40207e:	edd7 7a01 	vldr	s15, [r7, #4]
  402082:	ee27 7a27 	vmul.f32	s14, s14, s15
  402086:	edd7 6a04 	vldr	s13, [r7, #16]
  40208a:	edd7 7a03 	vldr	s15, [r7, #12]
  40208e:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402092:	ee77 7a67 	vsub.f32	s15, s14, s15
  402096:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.axis.z = A.x * B.y - A.y * B.x;
  40209a:	ed97 7a04 	vldr	s14, [r7, #16]
  40209e:	edd7 7a02 	vldr	s15, [r7, #8]
  4020a2:	ee27 7a27 	vmul.f32	s14, s14, s15
  4020a6:	edd7 6a05 	vldr	s13, [r7, #20]
  4020aa:	edd7 7a01 	vldr	s15, [r7, #4]
  4020ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4020b2:	ee77 7a67 	vsub.f32	s15, s14, s15
  4020b6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    return result;
  4020ba:	69fb      	ldr	r3, [r7, #28]
  4020bc:	461c      	mov	r4, r3
  4020be:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4020c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  4020c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#undef A
#undef B
}
  4020ca:	69f8      	ldr	r0, [r7, #28]
  4020cc:	3730      	adds	r7, #48	; 0x30
  4020ce:	46bd      	mov	sp, r7
  4020d0:	bc90      	pop	{r4, r7}
  4020d2:	4770      	bx	lr

004020d4 <FusionVectorMagnitudeSquared>:
/**
 * @brief Returns the vector magnitude squared.
 * @param vector Vector.
 * @return Vector magnitude squared.
 */
static inline float FusionVectorMagnitudeSquared(const FusionVector vector) {
  4020d4:	b580      	push	{r7, lr}
  4020d6:	b088      	sub	sp, #32
  4020d8:	af00      	add	r7, sp, #0
  4020da:	eef0 6a40 	vmov.f32	s13, s0
  4020de:	eeb0 7a60 	vmov.f32	s14, s1
  4020e2:	eef0 7a41 	vmov.f32	s15, s2
  4020e6:	edc7 6a01 	vstr	s13, [r7, #4]
  4020ea:	ed87 7a02 	vstr	s14, [r7, #8]
  4020ee:	edc7 7a03 	vstr	s15, [r7, #12]
    return FusionVectorSum(FusionVectorHadamardProduct(vector, vector));
  4020f2:	f107 0314 	add.w	r3, r7, #20
  4020f6:	ed97 5a01 	vldr	s10, [r7, #4]
  4020fa:	edd7 5a02 	vldr	s11, [r7, #8]
  4020fe:	ed97 6a03 	vldr	s12, [r7, #12]
  402102:	edd7 6a01 	vldr	s13, [r7, #4]
  402106:	ed97 7a02 	vldr	s14, [r7, #8]
  40210a:	edd7 7a03 	vldr	s15, [r7, #12]
  40210e:	eef0 1a45 	vmov.f32	s3, s10
  402112:	eeb0 2a65 	vmov.f32	s4, s11
  402116:	eef0 2a46 	vmov.f32	s5, s12
  40211a:	eeb0 0a66 	vmov.f32	s0, s13
  40211e:	eef0 0a47 	vmov.f32	s1, s14
  402122:	eeb0 1a67 	vmov.f32	s2, s15
  402126:	4618      	mov	r0, r3
  402128:	4b0b      	ldr	r3, [pc, #44]	; (402158 <FusionVectorMagnitudeSquared+0x84>)
  40212a:	4798      	blx	r3
  40212c:	edd7 6a05 	vldr	s13, [r7, #20]
  402130:	ed97 7a06 	vldr	s14, [r7, #24]
  402134:	edd7 7a07 	vldr	s15, [r7, #28]
  402138:	eeb0 0a66 	vmov.f32	s0, s13
  40213c:	eef0 0a47 	vmov.f32	s1, s14
  402140:	eeb0 1a67 	vmov.f32	s2, s15
  402144:	4b05      	ldr	r3, [pc, #20]	; (40215c <FusionVectorMagnitudeSquared+0x88>)
  402146:	4798      	blx	r3
  402148:	eef0 7a40 	vmov.f32	s15, s0
}
  40214c:	eeb0 0a67 	vmov.f32	s0, s15
  402150:	3720      	adds	r7, #32
  402152:	46bd      	mov	sp, r7
  402154:	bd80      	pop	{r7, pc}
  402156:	bf00      	nop
  402158:	00401fa1 	.word	0x00401fa1
  40215c:	00401ef3 	.word	0x00401ef3

00402160 <FusionVectorNormalise>:
/**
 * @brief Returns the normalised vector.
 * @param vector Vector.
 * @return Normalised vector.
 */
static inline FusionVector FusionVectorNormalise(const FusionVector vector) {
  402160:	b580      	push	{r7, lr}
  402162:	b086      	sub	sp, #24
  402164:	af00      	add	r7, sp, #0
  402166:	60f8      	str	r0, [r7, #12]
  402168:	eef0 6a40 	vmov.f32	s13, s0
  40216c:	eeb0 7a60 	vmov.f32	s14, s1
  402170:	eef0 7a41 	vmov.f32	s15, s2
  402174:	edc7 6a00 	vstr	s13, [r7]
  402178:	ed87 7a01 	vstr	s14, [r7, #4]
  40217c:	edc7 7a02 	vstr	s15, [r7, #8]
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(FusionVectorMagnitudeSquared(vector));
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
  402180:	edd7 6a00 	vldr	s13, [r7]
  402184:	ed97 7a01 	vldr	s14, [r7, #4]
  402188:	edd7 7a02 	vldr	s15, [r7, #8]
  40218c:	eeb0 0a66 	vmov.f32	s0, s13
  402190:	eef0 0a47 	vmov.f32	s1, s14
  402194:	eeb0 1a67 	vmov.f32	s2, s15
  402198:	4b0f      	ldr	r3, [pc, #60]	; (4021d8 <FusionVectorNormalise+0x78>)
  40219a:	4798      	blx	r3
  40219c:	eef0 7a40 	vmov.f32	s15, s0
  4021a0:	eeb0 0a67 	vmov.f32	s0, s15
  4021a4:	4b0d      	ldr	r3, [pc, #52]	; (4021dc <FusionVectorNormalise+0x7c>)
  4021a6:	4798      	blx	r3
  4021a8:	ed87 0a05 	vstr	s0, [r7, #20]
#endif
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
  4021ac:	68fb      	ldr	r3, [r7, #12]
  4021ae:	edd7 6a00 	vldr	s13, [r7]
  4021b2:	ed97 7a01 	vldr	s14, [r7, #4]
  4021b6:	edd7 7a02 	vldr	s15, [r7, #8]
  4021ba:	edd7 1a05 	vldr	s3, [r7, #20]
  4021be:	eeb0 0a66 	vmov.f32	s0, s13
  4021c2:	eef0 0a47 	vmov.f32	s1, s14
  4021c6:	eeb0 1a67 	vmov.f32	s2, s15
  4021ca:	4618      	mov	r0, r3
  4021cc:	4b04      	ldr	r3, [pc, #16]	; (4021e0 <FusionVectorNormalise+0x80>)
  4021ce:	4798      	blx	r3
}
  4021d0:	68f8      	ldr	r0, [r7, #12]
  4021d2:	3718      	adds	r7, #24
  4021d4:	46bd      	mov	sp, r7
  4021d6:	bd80      	pop	{r7, pc}
  4021d8:	004020d5 	.word	0x004020d5
  4021dc:	00401db1 	.word	0x00401db1
  4021e0:	00401f33 	.word	0x00401f33

004021e4 <FusionQuaternionAdd>:
 * @brief Returns the sum of two quaternions.
 * @param quaternionA Quaternion A.
 * @param quaternionB Quaternion B.
 * @return Sum of two quaternions.
 */
static inline FusionQuaternion FusionQuaternionAdd(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
  4021e4:	b490      	push	{r4, r7}
  4021e6:	b08e      	sub	sp, #56	; 0x38
  4021e8:	af00      	add	r7, sp, #0
  4021ea:	6278      	str	r0, [r7, #36]	; 0x24
  4021ec:	eeb0 4a40 	vmov.f32	s8, s0
  4021f0:	eef0 4a60 	vmov.f32	s9, s1
  4021f4:	eeb0 5a41 	vmov.f32	s10, s2
  4021f8:	eef0 5a61 	vmov.f32	s11, s3
  4021fc:	eeb0 6a42 	vmov.f32	s12, s4
  402200:	eef0 6a62 	vmov.f32	s13, s5
  402204:	eeb0 7a43 	vmov.f32	s14, s6
  402208:	eef0 7a63 	vmov.f32	s15, s7
  40220c:	ed87 4a05 	vstr	s8, [r7, #20]
  402210:	edc7 4a06 	vstr	s9, [r7, #24]
  402214:	ed87 5a07 	vstr	s10, [r7, #28]
  402218:	edc7 5a08 	vstr	s11, [r7, #32]
  40221c:	ed87 6a01 	vstr	s12, [r7, #4]
  402220:	edc7 6a02 	vstr	s13, [r7, #8]
  402224:	ed87 7a03 	vstr	s14, [r7, #12]
  402228:	edc7 7a04 	vstr	s15, [r7, #16]
    FusionQuaternion result;
    result.element.w = quaternionA.element.w + quaternionB.element.w;
  40222c:	ed97 7a05 	vldr	s14, [r7, #20]
  402230:	edd7 7a01 	vldr	s15, [r7, #4]
  402234:	ee77 7a27 	vadd.f32	s15, s14, s15
  402238:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.element.x = quaternionA.element.x + quaternionB.element.x;
  40223c:	ed97 7a06 	vldr	s14, [r7, #24]
  402240:	edd7 7a02 	vldr	s15, [r7, #8]
  402244:	ee77 7a27 	vadd.f32	s15, s14, s15
  402248:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    result.element.y = quaternionA.element.y + quaternionB.element.y;
  40224c:	ed97 7a07 	vldr	s14, [r7, #28]
  402250:	edd7 7a03 	vldr	s15, [r7, #12]
  402254:	ee77 7a27 	vadd.f32	s15, s14, s15
  402258:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    result.element.z = quaternionA.element.z + quaternionB.element.z;
  40225c:	ed97 7a08 	vldr	s14, [r7, #32]
  402260:	edd7 7a04 	vldr	s15, [r7, #16]
  402264:	ee77 7a27 	vadd.f32	s15, s14, s15
  402268:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    return result;
  40226c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40226e:	461c      	mov	r4, r3
  402270:	f107 0328 	add.w	r3, r7, #40	; 0x28
  402274:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402276:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
  40227a:	6a78      	ldr	r0, [r7, #36]	; 0x24
  40227c:	3738      	adds	r7, #56	; 0x38
  40227e:	46bd      	mov	sp, r7
  402280:	bc90      	pop	{r4, r7}
  402282:	4770      	bx	lr

00402284 <FusionQuaternionMultiply>:
 * @brief Returns the multiplication of two quaternions.
 * @param quaternionA Quaternion A (to be post-multiplied).
 * @param quaternionB Quaternion B (to be pre-multiplied).
 * @return Multiplication of two quaternions.
 */
static inline FusionQuaternion FusionQuaternionMultiply(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
  402284:	b490      	push	{r4, r7}
  402286:	b08e      	sub	sp, #56	; 0x38
  402288:	af00      	add	r7, sp, #0
  40228a:	6278      	str	r0, [r7, #36]	; 0x24
  40228c:	eeb0 4a40 	vmov.f32	s8, s0
  402290:	eef0 4a60 	vmov.f32	s9, s1
  402294:	eeb0 5a41 	vmov.f32	s10, s2
  402298:	eef0 5a61 	vmov.f32	s11, s3
  40229c:	eeb0 6a42 	vmov.f32	s12, s4
  4022a0:	eef0 6a62 	vmov.f32	s13, s5
  4022a4:	eeb0 7a43 	vmov.f32	s14, s6
  4022a8:	eef0 7a63 	vmov.f32	s15, s7
  4022ac:	ed87 4a05 	vstr	s8, [r7, #20]
  4022b0:	edc7 4a06 	vstr	s9, [r7, #24]
  4022b4:	ed87 5a07 	vstr	s10, [r7, #28]
  4022b8:	edc7 5a08 	vstr	s11, [r7, #32]
  4022bc:	ed87 6a01 	vstr	s12, [r7, #4]
  4022c0:	edc7 6a02 	vstr	s13, [r7, #8]
  4022c4:	ed87 7a03 	vstr	s14, [r7, #12]
  4022c8:	edc7 7a04 	vstr	s15, [r7, #16]
#define A quaternionA.element
#define B quaternionB.element
    FusionQuaternion result;
    result.element.w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z;
  4022cc:	ed97 7a05 	vldr	s14, [r7, #20]
  4022d0:	edd7 7a01 	vldr	s15, [r7, #4]
  4022d4:	ee27 7a27 	vmul.f32	s14, s14, s15
  4022d8:	edd7 6a06 	vldr	s13, [r7, #24]
  4022dc:	edd7 7a02 	vldr	s15, [r7, #8]
  4022e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4022e4:	ee37 7a67 	vsub.f32	s14, s14, s15
  4022e8:	edd7 6a07 	vldr	s13, [r7, #28]
  4022ec:	edd7 7a03 	vldr	s15, [r7, #12]
  4022f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4022f4:	ee37 7a67 	vsub.f32	s14, s14, s15
  4022f8:	edd7 6a08 	vldr	s13, [r7, #32]
  4022fc:	edd7 7a04 	vldr	s15, [r7, #16]
  402300:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402304:	ee77 7a67 	vsub.f32	s15, s14, s15
  402308:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.element.x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y;
  40230c:	ed97 7a05 	vldr	s14, [r7, #20]
  402310:	edd7 7a02 	vldr	s15, [r7, #8]
  402314:	ee27 7a27 	vmul.f32	s14, s14, s15
  402318:	edd7 6a06 	vldr	s13, [r7, #24]
  40231c:	edd7 7a01 	vldr	s15, [r7, #4]
  402320:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402324:	ee37 7a27 	vadd.f32	s14, s14, s15
  402328:	edd7 6a07 	vldr	s13, [r7, #28]
  40232c:	edd7 7a04 	vldr	s15, [r7, #16]
  402330:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402334:	ee37 7a27 	vadd.f32	s14, s14, s15
  402338:	edd7 6a08 	vldr	s13, [r7, #32]
  40233c:	edd7 7a03 	vldr	s15, [r7, #12]
  402340:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402344:	ee77 7a67 	vsub.f32	s15, s14, s15
  402348:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    result.element.y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x;
  40234c:	ed97 7a05 	vldr	s14, [r7, #20]
  402350:	edd7 7a03 	vldr	s15, [r7, #12]
  402354:	ee27 7a27 	vmul.f32	s14, s14, s15
  402358:	edd7 6a06 	vldr	s13, [r7, #24]
  40235c:	edd7 7a04 	vldr	s15, [r7, #16]
  402360:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402364:	ee37 7a67 	vsub.f32	s14, s14, s15
  402368:	edd7 6a07 	vldr	s13, [r7, #28]
  40236c:	edd7 7a01 	vldr	s15, [r7, #4]
  402370:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402374:	ee37 7a27 	vadd.f32	s14, s14, s15
  402378:	edd7 6a08 	vldr	s13, [r7, #32]
  40237c:	edd7 7a02 	vldr	s15, [r7, #8]
  402380:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402384:	ee77 7a27 	vadd.f32	s15, s14, s15
  402388:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    result.element.z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w;
  40238c:	ed97 7a05 	vldr	s14, [r7, #20]
  402390:	edd7 7a04 	vldr	s15, [r7, #16]
  402394:	ee27 7a27 	vmul.f32	s14, s14, s15
  402398:	edd7 6a06 	vldr	s13, [r7, #24]
  40239c:	edd7 7a03 	vldr	s15, [r7, #12]
  4023a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4023a4:	ee37 7a27 	vadd.f32	s14, s14, s15
  4023a8:	edd7 6a07 	vldr	s13, [r7, #28]
  4023ac:	edd7 7a02 	vldr	s15, [r7, #8]
  4023b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4023b4:	ee37 7a67 	vsub.f32	s14, s14, s15
  4023b8:	edd7 6a08 	vldr	s13, [r7, #32]
  4023bc:	edd7 7a01 	vldr	s15, [r7, #4]
  4023c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4023c4:	ee77 7a27 	vadd.f32	s15, s14, s15
  4023c8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    return result;
  4023cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4023ce:	461c      	mov	r4, r3
  4023d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
  4023d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4023d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#undef A
#undef B
}
  4023da:	6a78      	ldr	r0, [r7, #36]	; 0x24
  4023dc:	3738      	adds	r7, #56	; 0x38
  4023de:	46bd      	mov	sp, r7
  4023e0:	bc90      	pop	{r4, r7}
  4023e2:	4770      	bx	lr

004023e4 <FusionQuaternionMultiplyVector>:
 * multiplied by the vector.
 * @param quaternion Quaternion.
 * @param vector Vector.
 * @return Multiplication of a quaternion with a vector.
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
  4023e4:	b490      	push	{r4, r7}
  4023e6:	b08c      	sub	sp, #48	; 0x30
  4023e8:	af00      	add	r7, sp, #0
  4023ea:	61f8      	str	r0, [r7, #28]
  4023ec:	eef0 4a40 	vmov.f32	s9, s0
  4023f0:	eeb0 5a60 	vmov.f32	s10, s1
  4023f4:	eef0 5a41 	vmov.f32	s11, s2
  4023f8:	eeb0 6a61 	vmov.f32	s12, s3
  4023fc:	eef0 6a42 	vmov.f32	s13, s4
  402400:	eeb0 7a62 	vmov.f32	s14, s5
  402404:	eef0 7a43 	vmov.f32	s15, s6
  402408:	edc7 4a03 	vstr	s9, [r7, #12]
  40240c:	ed87 5a04 	vstr	s10, [r7, #16]
  402410:	edc7 5a05 	vstr	s11, [r7, #20]
  402414:	ed87 6a06 	vstr	s12, [r7, #24]
  402418:	edc7 6a00 	vstr	s13, [r7]
  40241c:	ed87 7a01 	vstr	s14, [r7, #4]
  402420:	edc7 7a02 	vstr	s15, [r7, #8]
#define Q quaternion.element
#define V vector.axis
    FusionQuaternion result;
    result.element.w = -Q.x * V.x - Q.y * V.y - Q.z * V.z;
  402424:	edd7 7a04 	vldr	s15, [r7, #16]
  402428:	eeb1 7a67 	vneg.f32	s14, s15
  40242c:	edd7 7a00 	vldr	s15, [r7]
  402430:	ee27 7a27 	vmul.f32	s14, s14, s15
  402434:	edd7 6a05 	vldr	s13, [r7, #20]
  402438:	edd7 7a01 	vldr	s15, [r7, #4]
  40243c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402440:	ee37 7a67 	vsub.f32	s14, s14, s15
  402444:	edd7 6a06 	vldr	s13, [r7, #24]
  402448:	edd7 7a02 	vldr	s15, [r7, #8]
  40244c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402450:	ee77 7a67 	vsub.f32	s15, s14, s15
  402454:	edc7 7a08 	vstr	s15, [r7, #32]
    result.element.x = Q.w * V.x + Q.y * V.z - Q.z * V.y;
  402458:	ed97 7a03 	vldr	s14, [r7, #12]
  40245c:	edd7 7a00 	vldr	s15, [r7]
  402460:	ee27 7a27 	vmul.f32	s14, s14, s15
  402464:	edd7 6a05 	vldr	s13, [r7, #20]
  402468:	edd7 7a02 	vldr	s15, [r7, #8]
  40246c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402470:	ee37 7a27 	vadd.f32	s14, s14, s15
  402474:	edd7 6a06 	vldr	s13, [r7, #24]
  402478:	edd7 7a01 	vldr	s15, [r7, #4]
  40247c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402480:	ee77 7a67 	vsub.f32	s15, s14, s15
  402484:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    result.element.y = Q.w * V.y - Q.x * V.z + Q.z * V.x;
  402488:	ed97 7a03 	vldr	s14, [r7, #12]
  40248c:	edd7 7a01 	vldr	s15, [r7, #4]
  402490:	ee27 7a27 	vmul.f32	s14, s14, s15
  402494:	edd7 6a04 	vldr	s13, [r7, #16]
  402498:	edd7 7a02 	vldr	s15, [r7, #8]
  40249c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4024a0:	ee37 7a67 	vsub.f32	s14, s14, s15
  4024a4:	edd7 6a06 	vldr	s13, [r7, #24]
  4024a8:	edd7 7a00 	vldr	s15, [r7]
  4024ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4024b0:	ee77 7a27 	vadd.f32	s15, s14, s15
  4024b4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.element.z = Q.w * V.z + Q.x * V.y - Q.y * V.x;
  4024b8:	ed97 7a03 	vldr	s14, [r7, #12]
  4024bc:	edd7 7a02 	vldr	s15, [r7, #8]
  4024c0:	ee27 7a27 	vmul.f32	s14, s14, s15
  4024c4:	edd7 6a04 	vldr	s13, [r7, #16]
  4024c8:	edd7 7a01 	vldr	s15, [r7, #4]
  4024cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4024d0:	ee37 7a27 	vadd.f32	s14, s14, s15
  4024d4:	edd7 6a05 	vldr	s13, [r7, #20]
  4024d8:	edd7 7a00 	vldr	s15, [r7]
  4024dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4024e0:	ee77 7a67 	vsub.f32	s15, s14, s15
  4024e4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    return result;
  4024e8:	69fb      	ldr	r3, [r7, #28]
  4024ea:	461c      	mov	r4, r3
  4024ec:	f107 0320 	add.w	r3, r7, #32
  4024f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4024f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#undef Q
#undef V
}
  4024f6:	69f8      	ldr	r0, [r7, #28]
  4024f8:	3730      	adds	r7, #48	; 0x30
  4024fa:	46bd      	mov	sp, r7
  4024fc:	bc90      	pop	{r4, r7}
  4024fe:	4770      	bx	lr

00402500 <FusionQuaternionNormalise>:
/**
 * @brief Returns the normalised quaternion.
 * @param quaternion Quaternion.
 * @return Normalised quaternion.
 */
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
  402500:	b590      	push	{r4, r7, lr}
  402502:	b08d      	sub	sp, #52	; 0x34
  402504:	af00      	add	r7, sp, #0
  402506:	6178      	str	r0, [r7, #20]
  402508:	eeb0 6a40 	vmov.f32	s12, s0
  40250c:	eef0 6a60 	vmov.f32	s13, s1
  402510:	eeb0 7a41 	vmov.f32	s14, s2
  402514:	eef0 7a61 	vmov.f32	s15, s3
  402518:	ed87 6a01 	vstr	s12, [r7, #4]
  40251c:	edc7 6a02 	vstr	s13, [r7, #8]
  402520:	ed87 7a03 	vstr	s14, [r7, #12]
  402524:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
  402528:	ed97 7a01 	vldr	s14, [r7, #4]
  40252c:	edd7 7a01 	vldr	s15, [r7, #4]
  402530:	ee27 7a27 	vmul.f32	s14, s14, s15
  402534:	edd7 6a02 	vldr	s13, [r7, #8]
  402538:	edd7 7a02 	vldr	s15, [r7, #8]
  40253c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402540:	ee37 7a27 	vadd.f32	s14, s14, s15
  402544:	edd7 6a03 	vldr	s13, [r7, #12]
  402548:	edd7 7a03 	vldr	s15, [r7, #12]
  40254c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402550:	ee37 7a27 	vadd.f32	s14, s14, s15
  402554:	edd7 6a04 	vldr	s13, [r7, #16]
  402558:	edd7 7a04 	vldr	s15, [r7, #16]
  40255c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402560:	ee77 7a27 	vadd.f32	s15, s14, s15
  402564:	eeb0 0a67 	vmov.f32	s0, s15
  402568:	4b17      	ldr	r3, [pc, #92]	; (4025c8 <FusionQuaternionNormalise+0xc8>)
  40256a:	4798      	blx	r3
  40256c:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
#endif
    FusionQuaternion normalisedQuaternion;
    normalisedQuaternion.element.w = Q.w * magnitudeReciprocal;
  402570:	ed97 7a01 	vldr	s14, [r7, #4]
  402574:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
  402578:	ee67 7a27 	vmul.f32	s15, s14, s15
  40257c:	edc7 7a07 	vstr	s15, [r7, #28]
    normalisedQuaternion.element.x = Q.x * magnitudeReciprocal;
  402580:	ed97 7a02 	vldr	s14, [r7, #8]
  402584:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
  402588:	ee67 7a27 	vmul.f32	s15, s14, s15
  40258c:	edc7 7a08 	vstr	s15, [r7, #32]
    normalisedQuaternion.element.y = Q.y * magnitudeReciprocal;
  402590:	ed97 7a03 	vldr	s14, [r7, #12]
  402594:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
  402598:	ee67 7a27 	vmul.f32	s15, s14, s15
  40259c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    normalisedQuaternion.element.z = Q.z * magnitudeReciprocal;
  4025a0:	ed97 7a04 	vldr	s14, [r7, #16]
  4025a4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
  4025a8:	ee67 7a27 	vmul.f32	s15, s14, s15
  4025ac:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    return normalisedQuaternion;
  4025b0:	697b      	ldr	r3, [r7, #20]
  4025b2:	461c      	mov	r4, r3
  4025b4:	f107 031c 	add.w	r3, r7, #28
  4025b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4025ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#undef Q
}
  4025be:	6978      	ldr	r0, [r7, #20]
  4025c0:	3734      	adds	r7, #52	; 0x34
  4025c2:	46bd      	mov	sp, r7
  4025c4:	bd90      	pop	{r4, r7, pc}
  4025c6:	bf00      	nop
  4025c8:	00401db1 	.word	0x00401db1

004025cc <FusionAhrsInitialise>:

/**
 * @brief Initialises the AHRS algorithm structure.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
  4025cc:	b590      	push	{r4, r7, lr}
  4025ce:	b087      	sub	sp, #28
  4025d0:	af00      	add	r7, sp, #0
  4025d2:	6078      	str	r0, [r7, #4]
    const FusionAhrsSettings settings = {
  4025d4:	4b09      	ldr	r3, [pc, #36]	; (4025fc <FusionAhrsInitialise+0x30>)
  4025d6:	f107 0408 	add.w	r4, r7, #8
  4025da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4025dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            .gain = 0.5f,
            .accelerationRejection = 90.0f,
            .magneticRejection = 90.0f,
            .rejectionTimeout = 0,
    };
    FusionAhrsSetSettings(ahrs, &settings);
  4025e0:	f107 0308 	add.w	r3, r7, #8
  4025e4:	4619      	mov	r1, r3
  4025e6:	6878      	ldr	r0, [r7, #4]
  4025e8:	4b05      	ldr	r3, [pc, #20]	; (402600 <FusionAhrsInitialise+0x34>)
  4025ea:	4798      	blx	r3
    FusionAhrsReset(ahrs);
  4025ec:	6878      	ldr	r0, [r7, #4]
  4025ee:	4b05      	ldr	r3, [pc, #20]	; (402604 <FusionAhrsInitialise+0x38>)
  4025f0:	4798      	blx	r3
}
  4025f2:	bf00      	nop
  4025f4:	371c      	adds	r7, #28
  4025f6:	46bd      	mov	sp, r7
  4025f8:	bd90      	pop	{r4, r7, pc}
  4025fa:	bf00      	nop
  4025fc:	0040c2fc 	.word	0x0040c2fc
  402600:	004026c5 	.word	0x004026c5
  402604:	00402609 	.word	0x00402609

00402608 <FusionAhrsReset>:
/**
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
  402608:	b480      	push	{r7}
  40260a:	b083      	sub	sp, #12
  40260c:	af00      	add	r7, sp, #0
  40260e:	6078      	str	r0, [r7, #4]
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
  402610:	687b      	ldr	r3, [r7, #4]
  402612:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
  402616:	611a      	str	r2, [r3, #16]
  402618:	687b      	ldr	r3, [r7, #4]
  40261a:	f04f 0200 	mov.w	r2, #0
  40261e:	615a      	str	r2, [r3, #20]
  402620:	687b      	ldr	r3, [r7, #4]
  402622:	f04f 0200 	mov.w	r2, #0
  402626:	619a      	str	r2, [r3, #24]
  402628:	687b      	ldr	r3, [r7, #4]
  40262a:	f04f 0200 	mov.w	r2, #0
  40262e:	61da      	str	r2, [r3, #28]
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
  402630:	687b      	ldr	r3, [r7, #4]
  402632:	f04f 0200 	mov.w	r2, #0
  402636:	621a      	str	r2, [r3, #32]
  402638:	687b      	ldr	r3, [r7, #4]
  40263a:	f04f 0200 	mov.w	r2, #0
  40263e:	625a      	str	r2, [r3, #36]	; 0x24
  402640:	687b      	ldr	r3, [r7, #4]
  402642:	f04f 0200 	mov.w	r2, #0
  402646:	629a      	str	r2, [r3, #40]	; 0x28
    ahrs->initialising = true;
  402648:	687b      	ldr	r3, [r7, #4]
  40264a:	2201      	movs	r2, #1
  40264c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    ahrs->rampedGain = INITIAL_GAIN;
  402650:	687b      	ldr	r3, [r7, #4]
  402652:	4a1b      	ldr	r2, [pc, #108]	; (4026c0 <FusionAhrsReset+0xb8>)
  402654:	631a      	str	r2, [r3, #48]	; 0x30
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  402656:	687b      	ldr	r3, [r7, #4]
  402658:	f04f 0200 	mov.w	r2, #0
  40265c:	639a      	str	r2, [r3, #56]	; 0x38
  40265e:	687b      	ldr	r3, [r7, #4]
  402660:	f04f 0200 	mov.w	r2, #0
  402664:	63da      	str	r2, [r3, #60]	; 0x3c
  402666:	687b      	ldr	r3, [r7, #4]
  402668:	f04f 0200 	mov.w	r2, #0
  40266c:	641a      	str	r2, [r3, #64]	; 0x40
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  40266e:	687b      	ldr	r3, [r7, #4]
  402670:	f04f 0200 	mov.w	r2, #0
  402674:	645a      	str	r2, [r3, #68]	; 0x44
  402676:	687b      	ldr	r3, [r7, #4]
  402678:	f04f 0200 	mov.w	r2, #0
  40267c:	649a      	str	r2, [r3, #72]	; 0x48
  40267e:	687b      	ldr	r3, [r7, #4]
  402680:	f04f 0200 	mov.w	r2, #0
  402684:	64da      	str	r2, [r3, #76]	; 0x4c
    ahrs->accelerometerIgnored = false;
  402686:	687b      	ldr	r3, [r7, #4]
  402688:	2200      	movs	r2, #0
  40268a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ahrs->accelerationRejectionTimer = 0;
  40268e:	687b      	ldr	r3, [r7, #4]
  402690:	2200      	movs	r2, #0
  402692:	655a      	str	r2, [r3, #84]	; 0x54
    ahrs->accelerationRejectionTimeout = false;
  402694:	687b      	ldr	r3, [r7, #4]
  402696:	2200      	movs	r2, #0
  402698:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    ahrs->magnetometerIgnored = false;
  40269c:	687b      	ldr	r3, [r7, #4]
  40269e:	2200      	movs	r2, #0
  4026a0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
    ahrs->magneticRejectionTimer = 0;
  4026a4:	687b      	ldr	r3, [r7, #4]
  4026a6:	2200      	movs	r2, #0
  4026a8:	65da      	str	r2, [r3, #92]	; 0x5c
    ahrs->magneticRejectionTimeout = false;
  4026aa:	687b      	ldr	r3, [r7, #4]
  4026ac:	2200      	movs	r2, #0
  4026ae:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
}
  4026b2:	bf00      	nop
  4026b4:	370c      	adds	r7, #12
  4026b6:	46bd      	mov	sp, r7
  4026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026bc:	4770      	bx	lr
  4026be:	bf00      	nop
  4026c0:	41200000 	.word	0x41200000

004026c4 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
  4026c4:	b580      	push	{r7, lr}
  4026c6:	b082      	sub	sp, #8
  4026c8:	af00      	add	r7, sp, #0
  4026ca:	6078      	str	r0, [r7, #4]
  4026cc:	6039      	str	r1, [r7, #0]
    ahrs->settings.gain = settings->gain;
  4026ce:	683b      	ldr	r3, [r7, #0]
  4026d0:	681a      	ldr	r2, [r3, #0]
  4026d2:	687b      	ldr	r3, [r7, #4]
  4026d4:	601a      	str	r2, [r3, #0]
    if ((settings->accelerationRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  4026d6:	683b      	ldr	r3, [r7, #0]
  4026d8:	edd3 7a01 	vldr	s15, [r3, #4]
  4026dc:	eef5 7a40 	vcmp.f32	s15, #0.0
  4026e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4026e4:	d003      	beq.n	4026ee <FusionAhrsSetSettings+0x2a>
  4026e6:	683b      	ldr	r3, [r7, #0]
  4026e8:	68db      	ldr	r3, [r3, #12]
  4026ea:	2b00      	cmp	r3, #0
  4026ec:	d103      	bne.n	4026f6 <FusionAhrsSetSettings+0x32>
        ahrs->settings.accelerationRejection = FLT_MAX;
  4026ee:	687b      	ldr	r3, [r7, #4]
  4026f0:	4a35      	ldr	r2, [pc, #212]	; (4027c8 <FusionAhrsSetSettings+0x104>)
  4026f2:	605a      	str	r2, [r3, #4]
  4026f4:	e01a      	b.n	40272c <FusionAhrsSetSettings+0x68>
    } else {
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
  4026f6:	683b      	ldr	r3, [r7, #0]
  4026f8:	edd3 7a01 	vldr	s15, [r3, #4]
  4026fc:	eeb0 0a67 	vmov.f32	s0, s15
  402700:	4b32      	ldr	r3, [pc, #200]	; (4027cc <FusionAhrsSetSettings+0x108>)
  402702:	4798      	blx	r3
  402704:	ee10 3a10 	vmov	r3, s0
  402708:	4618      	mov	r0, r3
  40270a:	4b31      	ldr	r3, [pc, #196]	; (4027d0 <FusionAhrsSetSettings+0x10c>)
  40270c:	4798      	blx	r3
  40270e:	ee07 0a10 	vmov	s14, r0
  402712:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  402716:	ee67 7a27 	vmul.f32	s15, s14, s15
  40271a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40271e:	ee17 0a90 	vmov	r0, s15
  402722:	4b2c      	ldr	r3, [pc, #176]	; (4027d4 <FusionAhrsSetSettings+0x110>)
  402724:	4798      	blx	r3
  402726:	4602      	mov	r2, r0
  402728:	687b      	ldr	r3, [r7, #4]
  40272a:	605a      	str	r2, [r3, #4]
    }
    if ((settings->magneticRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  40272c:	683b      	ldr	r3, [r7, #0]
  40272e:	edd3 7a02 	vldr	s15, [r3, #8]
  402732:	eef5 7a40 	vcmp.f32	s15, #0.0
  402736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40273a:	d003      	beq.n	402744 <FusionAhrsSetSettings+0x80>
  40273c:	683b      	ldr	r3, [r7, #0]
  40273e:	68db      	ldr	r3, [r3, #12]
  402740:	2b00      	cmp	r3, #0
  402742:	d103      	bne.n	40274c <FusionAhrsSetSettings+0x88>
        ahrs->settings.magneticRejection = FLT_MAX;
  402744:	687b      	ldr	r3, [r7, #4]
  402746:	4a20      	ldr	r2, [pc, #128]	; (4027c8 <FusionAhrsSetSettings+0x104>)
  402748:	609a      	str	r2, [r3, #8]
  40274a:	e01a      	b.n	402782 <FusionAhrsSetSettings+0xbe>
    } else {
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
  40274c:	683b      	ldr	r3, [r7, #0]
  40274e:	edd3 7a02 	vldr	s15, [r3, #8]
  402752:	eeb0 0a67 	vmov.f32	s0, s15
  402756:	4b1d      	ldr	r3, [pc, #116]	; (4027cc <FusionAhrsSetSettings+0x108>)
  402758:	4798      	blx	r3
  40275a:	ee10 3a10 	vmov	r3, s0
  40275e:	4618      	mov	r0, r3
  402760:	4b1b      	ldr	r3, [pc, #108]	; (4027d0 <FusionAhrsSetSettings+0x10c>)
  402762:	4798      	blx	r3
  402764:	ee07 0a10 	vmov	s14, r0
  402768:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  40276c:	ee67 7a27 	vmul.f32	s15, s14, s15
  402770:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402774:	ee17 0a90 	vmov	r0, s15
  402778:	4b16      	ldr	r3, [pc, #88]	; (4027d4 <FusionAhrsSetSettings+0x110>)
  40277a:	4798      	blx	r3
  40277c:	4602      	mov	r2, r0
  40277e:	687b      	ldr	r3, [r7, #4]
  402780:	609a      	str	r2, [r3, #8]
    }
    ahrs->settings.rejectionTimeout = settings->rejectionTimeout;
  402782:	683b      	ldr	r3, [r7, #0]
  402784:	68da      	ldr	r2, [r3, #12]
  402786:	687b      	ldr	r3, [r7, #4]
  402788:	60da      	str	r2, [r3, #12]
    if (ahrs->initialising == false) {
  40278a:	687b      	ldr	r3, [r7, #4]
  40278c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
  402790:	f083 0301 	eor.w	r3, r3, #1
  402794:	b2db      	uxtb	r3, r3
  402796:	2b00      	cmp	r3, #0
  402798:	d003      	beq.n	4027a2 <FusionAhrsSetSettings+0xde>
        ahrs->rampedGain = ahrs->settings.gain;
  40279a:	687b      	ldr	r3, [r7, #4]
  40279c:	681a      	ldr	r2, [r3, #0]
  40279e:	687b      	ldr	r3, [r7, #4]
  4027a0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
  4027a2:	687b      	ldr	r3, [r7, #4]
  4027a4:	edd3 7a00 	vldr	s15, [r3]
  4027a8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
  4027ac:	ee37 7a67 	vsub.f32	s14, s14, s15
  4027b0:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
  4027b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
  4027b8:	687b      	ldr	r3, [r7, #4]
  4027ba:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
}
  4027be:	bf00      	nop
  4027c0:	3708      	adds	r7, #8
  4027c2:	46bd      	mov	sp, r7
  4027c4:	bd80      	pop	{r7, pc}
  4027c6:	bf00      	nop
  4027c8:	7f7fffff 	.word	0x7f7fffff
  4027cc:	00401d89 	.word	0x00401d89
  4027d0:	00404385 	.word	0x00404385
  4027d4:	004044a5 	.word	0x004044a5

004027d8 <FusionAhrsUpdate>:
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param magnetometer Magnetometer measurement in arbitrary units.
 * @param deltaTime Delta time in seconds.
 */
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
  4027d8:	b590      	push	{r4, r7, lr}
  4027da:	b0b7      	sub	sp, #220	; 0xdc
  4027dc:	af02      	add	r7, sp, #8
  4027de:	61f8      	str	r0, [r7, #28]
  4027e0:	f107 0010 	add.w	r0, r7, #16
  4027e4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
#define Q ahrs->quaternion.element

    // Store accelerometer
    ahrs->accelerometer = accelerometer;
  4027e8:	69fb      	ldr	r3, [r7, #28]
  4027ea:	3320      	adds	r3, #32
  4027ec:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
  4027f0:	ca07      	ldmia	r2, {r0, r1, r2}
  4027f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Ramp down gain during initialisation
    if (ahrs->initialising == true) {
  4027f6:	69fb      	ldr	r3, [r7, #28]
  4027f8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
  4027fc:	2b00      	cmp	r3, #0
  4027fe:	d025      	beq.n	40284c <FusionAhrsUpdate+0x74>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
  402800:	69fb      	ldr	r3, [r7, #28]
  402802:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
  402806:	69fb      	ldr	r3, [r7, #28]
  402808:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
  40280c:	edd7 7a3e 	vldr	s15, [r7, #248]	; 0xf8
  402810:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402814:	ee77 7a67 	vsub.f32	s15, s14, s15
  402818:	69fb      	ldr	r3, [r7, #28]
  40281a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
        if (ahrs->rampedGain < ahrs->settings.gain) {
  40281e:	69fb      	ldr	r3, [r7, #28]
  402820:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
  402824:	69fb      	ldr	r3, [r7, #28]
  402826:	edd3 7a00 	vldr	s15, [r3]
  40282a:	eeb4 7ae7 	vcmpe.f32	s14, s15
  40282e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402832:	d50b      	bpl.n	40284c <FusionAhrsUpdate+0x74>
            ahrs->rampedGain = ahrs->settings.gain;
  402834:	69fb      	ldr	r3, [r7, #28]
  402836:	681a      	ldr	r2, [r3, #0]
  402838:	69fb      	ldr	r3, [r7, #28]
  40283a:	631a      	str	r2, [r3, #48]	; 0x30
            ahrs->initialising = false;
  40283c:	69fb      	ldr	r3, [r7, #28]
  40283e:	2200      	movs	r2, #0
  402840:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
            ahrs->accelerationRejectionTimeout = false;
  402844:	69fb      	ldr	r3, [r7, #28]
  402846:	2200      	movs	r2, #0
  402848:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        }
    }

    // Calculate direction of gravity indicated by algorithm
    const FusionVector halfGravity = {
            .axis.x = Q.x * Q.z - Q.w * Q.y,
  40284c:	69fb      	ldr	r3, [r7, #28]
  40284e:	ed93 7a05 	vldr	s14, [r3, #20]
  402852:	69fb      	ldr	r3, [r7, #28]
  402854:	edd3 7a07 	vldr	s15, [r3, #28]
  402858:	ee27 7a27 	vmul.f32	s14, s14, s15
  40285c:	69fb      	ldr	r3, [r7, #28]
  40285e:	edd3 6a04 	vldr	s13, [r3, #16]
  402862:	69fb      	ldr	r3, [r7, #28]
  402864:	edd3 7a06 	vldr	s15, [r3, #24]
  402868:	ee66 7aa7 	vmul.f32	s15, s13, s15
  40286c:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector halfGravity = {
  402870:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
            .axis.y = Q.y * Q.z + Q.w * Q.x,
  402874:	69fb      	ldr	r3, [r7, #28]
  402876:	ed93 7a06 	vldr	s14, [r3, #24]
  40287a:	69fb      	ldr	r3, [r7, #28]
  40287c:	edd3 7a07 	vldr	s15, [r3, #28]
  402880:	ee27 7a27 	vmul.f32	s14, s14, s15
  402884:	69fb      	ldr	r3, [r7, #28]
  402886:	edd3 6a04 	vldr	s13, [r3, #16]
  40288a:	69fb      	ldr	r3, [r7, #28]
  40288c:	edd3 7a05 	vldr	s15, [r3, #20]
  402890:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402894:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector halfGravity = {
  402898:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
            .axis.z = Q.w * Q.w - 0.5f + Q.z * Q.z,
  40289c:	69fb      	ldr	r3, [r7, #28]
  40289e:	ed93 7a04 	vldr	s14, [r3, #16]
  4028a2:	69fb      	ldr	r3, [r7, #28]
  4028a4:	edd3 7a04 	vldr	s15, [r3, #16]
  4028a8:	ee67 7a27 	vmul.f32	s15, s14, s15
  4028ac:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  4028b0:	ee37 7ac7 	vsub.f32	s14, s15, s14
  4028b4:	69fb      	ldr	r3, [r7, #28]
  4028b6:	edd3 6a07 	vldr	s13, [r3, #28]
  4028ba:	69fb      	ldr	r3, [r7, #28]
  4028bc:	edd3 7a07 	vldr	s15, [r3, #28]
  4028c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4028c4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector halfGravity = {
  4028c8:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
    }; // third column of transposed rotation matrix scaled by 0.5

    // Calculate accelerometer feedback
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  4028cc:	f04f 0300 	mov.w	r3, #0
  4028d0:	663b      	str	r3, [r7, #96]	; 0x60
  4028d2:	f04f 0300 	mov.w	r3, #0
  4028d6:	667b      	str	r3, [r7, #100]	; 0x64
  4028d8:	f04f 0300 	mov.w	r3, #0
  4028dc:	66bb      	str	r3, [r7, #104]	; 0x68
    ahrs->accelerometerIgnored = true;
  4028de:	69fb      	ldr	r3, [r7, #28]
  4028e0:	2201      	movs	r2, #1
  4028e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    if (FusionVectorIsZero(accelerometer) == false) {
  4028e6:	edd7 6a38 	vldr	s13, [r7, #224]	; 0xe0
  4028ea:	ed97 7a39 	vldr	s14, [r7, #228]	; 0xe4
  4028ee:	edd7 7a3a 	vldr	s15, [r7, #232]	; 0xe8
  4028f2:	eeb0 0a66 	vmov.f32	s0, s13
  4028f6:	eef0 0a47 	vmov.f32	s1, s14
  4028fa:	eeb0 1a67 	vmov.f32	s2, s15
  4028fe:	4b49      	ldr	r3, [pc, #292]	; (402a24 <FusionAhrsUpdate+0x24c>)
  402900:	4798      	blx	r3
  402902:	4603      	mov	r3, r0
  402904:	f083 0301 	eor.w	r3, r3, #1
  402908:	b2db      	uxtb	r3, r3
  40290a:	2b00      	cmp	r3, #0
  40290c:	f000 8099 	beq.w	402a42 <FusionAhrsUpdate+0x26a>

        // Enter acceleration recovery state if acceleration rejection times out
        if (ahrs->accelerationRejectionTimer >= ahrs->settings.rejectionTimeout) {
  402910:	69fb      	ldr	r3, [r7, #28]
  402912:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  402914:	69fb      	ldr	r3, [r7, #28]
  402916:	68db      	ldr	r3, [r3, #12]
  402918:	429a      	cmp	r2, r3
  40291a:	d318      	bcc.n	40294e <FusionAhrsUpdate+0x176>
            const FusionQuaternion quaternion = ahrs->quaternion;
  40291c:	69fb      	ldr	r3, [r7, #28]
  40291e:	f107 042c 	add.w	r4, r7, #44	; 0x2c
  402922:	3310      	adds	r3, #16
  402924:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402926:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            FusionAhrsReset(ahrs);
  40292a:	69f8      	ldr	r0, [r7, #28]
  40292c:	4b3e      	ldr	r3, [pc, #248]	; (402a28 <FusionAhrsUpdate+0x250>)
  40292e:	4798      	blx	r3
            ahrs->quaternion = quaternion;
  402930:	69fb      	ldr	r3, [r7, #28]
  402932:	f103 0410 	add.w	r4, r3, #16
  402936:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  40293a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40293c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            ahrs->accelerationRejectionTimer = 0;
  402940:	69fb      	ldr	r3, [r7, #28]
  402942:	2200      	movs	r2, #0
  402944:	655a      	str	r2, [r3, #84]	; 0x54
            ahrs->accelerationRejectionTimeout = true;
  402946:	69fb      	ldr	r3, [r7, #28]
  402948:	2201      	movs	r2, #1
  40294a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
        }

        // Calculate accelerometer feedback scaled by 0.5
        ahrs->halfAccelerometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(accelerometer), halfGravity);
  40294e:	f107 0378 	add.w	r3, r7, #120	; 0x78
  402952:	edd7 6a38 	vldr	s13, [r7, #224]	; 0xe0
  402956:	ed97 7a39 	vldr	s14, [r7, #228]	; 0xe4
  40295a:	edd7 7a3a 	vldr	s15, [r7, #232]	; 0xe8
  40295e:	eeb0 0a66 	vmov.f32	s0, s13
  402962:	eef0 0a47 	vmov.f32	s1, s14
  402966:	eeb0 1a67 	vmov.f32	s2, s15
  40296a:	4618      	mov	r0, r3
  40296c:	4b2f      	ldr	r3, [pc, #188]	; (402a2c <FusionAhrsUpdate+0x254>)
  40296e:	4798      	blx	r3
  402970:	69fc      	ldr	r4, [r7, #28]
  402972:	463b      	mov	r3, r7
  402974:	ed97 5a1b 	vldr	s10, [r7, #108]	; 0x6c
  402978:	edd7 5a1c 	vldr	s11, [r7, #112]	; 0x70
  40297c:	ed97 6a1d 	vldr	s12, [r7, #116]	; 0x74
  402980:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
  402984:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
  402988:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
  40298c:	eef0 1a45 	vmov.f32	s3, s10
  402990:	eeb0 2a65 	vmov.f32	s4, s11
  402994:	eef0 2a46 	vmov.f32	s5, s12
  402998:	eeb0 0a66 	vmov.f32	s0, s13
  40299c:	eef0 0a47 	vmov.f32	s1, s14
  4029a0:	eeb0 1a67 	vmov.f32	s2, s15
  4029a4:	4618      	mov	r0, r3
  4029a6:	4b22      	ldr	r3, [pc, #136]	; (402a30 <FusionAhrsUpdate+0x258>)
  4029a8:	4798      	blx	r3
  4029aa:	f104 0338 	add.w	r3, r4, #56	; 0x38
  4029ae:	463a      	mov	r2, r7
  4029b0:	ca07      	ldmia	r2, {r0, r1, r2}
  4029b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

        // Ignore accelerometer if acceleration distortion detected
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection)) {
  4029b6:	69fb      	ldr	r3, [r7, #28]
  4029b8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
  4029bc:	2b00      	cmp	r3, #0
  4029be:	d118      	bne.n	4029f2 <FusionAhrsUpdate+0x21a>
  4029c0:	69fb      	ldr	r3, [r7, #28]
  4029c2:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
  4029c6:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
  4029ca:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
  4029ce:	eeb0 0a66 	vmov.f32	s0, s13
  4029d2:	eef0 0a47 	vmov.f32	s1, s14
  4029d6:	eeb0 1a67 	vmov.f32	s2, s15
  4029da:	4b16      	ldr	r3, [pc, #88]	; (402a34 <FusionAhrsUpdate+0x25c>)
  4029dc:	4798      	blx	r3
  4029de:	eeb0 7a40 	vmov.f32	s14, s0
  4029e2:	69fb      	ldr	r3, [r7, #28]
  4029e4:	edd3 7a01 	vldr	s15, [r3, #4]
  4029e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
  4029ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4029f0:	d822      	bhi.n	402a38 <FusionAhrsUpdate+0x260>
            halfAccelerometerFeedback = ahrs->halfAccelerometerFeedback;
  4029f2:	69fa      	ldr	r2, [r7, #28]
  4029f4:	f107 0360 	add.w	r3, r7, #96	; 0x60
  4029f8:	3238      	adds	r2, #56	; 0x38
  4029fa:	ca07      	ldmia	r2, {r0, r1, r2}
  4029fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            ahrs->accelerometerIgnored = false;
  402a00:	69fb      	ldr	r3, [r7, #28]
  402a02:	2200      	movs	r2, #0
  402a04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            ahrs->accelerationRejectionTimer -= ahrs->accelerationRejectionTimer >= 10 ? 10 : 0;
  402a08:	69fb      	ldr	r3, [r7, #28]
  402a0a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  402a0c:	69fb      	ldr	r3, [r7, #28]
  402a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  402a10:	2b09      	cmp	r3, #9
  402a12:	d901      	bls.n	402a18 <FusionAhrsUpdate+0x240>
  402a14:	230a      	movs	r3, #10
  402a16:	e000      	b.n	402a1a <FusionAhrsUpdate+0x242>
  402a18:	2300      	movs	r3, #0
  402a1a:	1ad2      	subs	r2, r2, r3
  402a1c:	69fb      	ldr	r3, [r7, #28]
  402a1e:	655a      	str	r2, [r3, #84]	; 0x54
  402a20:	e00f      	b.n	402a42 <FusionAhrsUpdate+0x26a>
  402a22:	bf00      	nop
  402a24:	00401e11 	.word	0x00401e11
  402a28:	00402609 	.word	0x00402609
  402a2c:	00402161 	.word	0x00402161
  402a30:	00402023 	.word	0x00402023
  402a34:	004020d5 	.word	0x004020d5
        } else {
            ahrs->accelerationRejectionTimer++;
  402a38:	69fb      	ldr	r3, [r7, #28]
  402a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  402a3c:	1c5a      	adds	r2, r3, #1
  402a3e:	69fb      	ldr	r3, [r7, #28]
  402a40:	655a      	str	r2, [r3, #84]	; 0x54
        }
    }

    // Calculate magnetometer feedback
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  402a42:	f04f 0300 	mov.w	r3, #0
  402a46:	657b      	str	r3, [r7, #84]	; 0x54
  402a48:	f04f 0300 	mov.w	r3, #0
  402a4c:	65bb      	str	r3, [r7, #88]	; 0x58
  402a4e:	f04f 0300 	mov.w	r3, #0
  402a52:	65fb      	str	r3, [r7, #92]	; 0x5c
    ahrs->magnetometerIgnored = true;
  402a54:	69fb      	ldr	r3, [r7, #28]
  402a56:	2201      	movs	r2, #1
  402a58:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
    if (FusionVectorIsZero(magnetometer) == false) {
  402a5c:	edd7 6a3b 	vldr	s13, [r7, #236]	; 0xec
  402a60:	ed97 7a3c 	vldr	s14, [r7, #240]	; 0xf0
  402a64:	edd7 7a3d 	vldr	s15, [r7, #244]	; 0xf4
  402a68:	eeb0 0a66 	vmov.f32	s0, s13
  402a6c:	eef0 0a47 	vmov.f32	s1, s14
  402a70:	eeb0 1a67 	vmov.f32	s2, s15
  402a74:	4b79      	ldr	r3, [pc, #484]	; (402c5c <FusionAhrsUpdate+0x484>)
  402a76:	4798      	blx	r3
  402a78:	4603      	mov	r3, r0
  402a7a:	f083 0301 	eor.w	r3, r3, #1
  402a7e:	b2db      	uxtb	r3, r3
  402a80:	2b00      	cmp	r3, #0
  402a82:	f000 80fc 	beq.w	402c7e <FusionAhrsUpdate+0x4a6>

        // Set to compass heading if magnetic rejection times out
        ahrs->magneticRejectionTimeout = false;
  402a86:	69fb      	ldr	r3, [r7, #28]
  402a88:	2200      	movs	r2, #0
  402a8a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
        if (ahrs->magneticRejectionTimer >= ahrs->settings.rejectionTimeout) {
  402a8e:	69fb      	ldr	r3, [r7, #28]
  402a90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  402a92:	69fb      	ldr	r3, [r7, #28]
  402a94:	68db      	ldr	r3, [r3, #12]
  402a96:	429a      	cmp	r2, r3
  402a98:	d319      	bcc.n	402ace <FusionAhrsUpdate+0x2f6>
            FusionAhrsSetHeading(ahrs, FusionCompassCalculateHeading(halfGravity, magnetometer));
  402a9a:	466a      	mov	r2, sp
  402a9c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
  402aa0:	e893 0003 	ldmia.w	r3, {r0, r1}
  402aa4:	e882 0003 	stmia.w	r2, {r0, r1}
  402aa8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
  402aac:	f107 026c 	add.w	r2, r7, #108	; 0x6c
  402ab0:	ca07      	ldmia	r2, {r0, r1, r2}
  402ab2:	4c6b      	ldr	r4, [pc, #428]	; (402c60 <FusionAhrsUpdate+0x488>)
  402ab4:	47a0      	blx	r4
  402ab6:	4603      	mov	r3, r0
  402ab8:	4619      	mov	r1, r3
  402aba:	69f8      	ldr	r0, [r7, #28]
  402abc:	4b69      	ldr	r3, [pc, #420]	; (402c64 <FusionAhrsUpdate+0x48c>)
  402abe:	4798      	blx	r3
            ahrs->magneticRejectionTimer = 0;
  402ac0:	69fb      	ldr	r3, [r7, #28]
  402ac2:	2200      	movs	r2, #0
  402ac4:	65da      	str	r2, [r3, #92]	; 0x5c
            ahrs->magneticRejectionTimeout = true;
  402ac6:	69fb      	ldr	r3, [r7, #28]
  402ac8:	2201      	movs	r2, #1
  402aca:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
        }

        // Compute direction of west indicated by algorithm
        const FusionVector halfWest = {
                .axis.x = Q.x * Q.y + Q.w * Q.z,
  402ace:	69fb      	ldr	r3, [r7, #28]
  402ad0:	ed93 7a05 	vldr	s14, [r3, #20]
  402ad4:	69fb      	ldr	r3, [r7, #28]
  402ad6:	edd3 7a06 	vldr	s15, [r3, #24]
  402ada:	ee27 7a27 	vmul.f32	s14, s14, s15
  402ade:	69fb      	ldr	r3, [r7, #28]
  402ae0:	edd3 6a04 	vldr	s13, [r3, #16]
  402ae4:	69fb      	ldr	r3, [r7, #28]
  402ae6:	edd3 7a07 	vldr	s15, [r3, #28]
  402aea:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402aee:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector halfWest = {
  402af2:	edc7 7a08 	vstr	s15, [r7, #32]
                .axis.y = Q.w * Q.w - 0.5f + Q.y * Q.y,
  402af6:	69fb      	ldr	r3, [r7, #28]
  402af8:	ed93 7a04 	vldr	s14, [r3, #16]
  402afc:	69fb      	ldr	r3, [r7, #28]
  402afe:	edd3 7a04 	vldr	s15, [r3, #16]
  402b02:	ee67 7a27 	vmul.f32	s15, s14, s15
  402b06:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  402b0a:	ee37 7ac7 	vsub.f32	s14, s15, s14
  402b0e:	69fb      	ldr	r3, [r7, #28]
  402b10:	edd3 6a06 	vldr	s13, [r3, #24]
  402b14:	69fb      	ldr	r3, [r7, #28]
  402b16:	edd3 7a06 	vldr	s15, [r3, #24]
  402b1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402b1e:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector halfWest = {
  402b22:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
                .axis.z = Q.y * Q.z - Q.w * Q.x
  402b26:	69fb      	ldr	r3, [r7, #28]
  402b28:	ed93 7a06 	vldr	s14, [r3, #24]
  402b2c:	69fb      	ldr	r3, [r7, #28]
  402b2e:	edd3 7a07 	vldr	s15, [r3, #28]
  402b32:	ee27 7a27 	vmul.f32	s14, s14, s15
  402b36:	69fb      	ldr	r3, [r7, #28]
  402b38:	edd3 6a04 	vldr	s13, [r3, #16]
  402b3c:	69fb      	ldr	r3, [r7, #28]
  402b3e:	edd3 7a05 	vldr	s15, [r3, #20]
  402b42:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402b46:	ee77 7a67 	vsub.f32	s15, s14, s15
        const FusionVector halfWest = {
  402b4a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        }; // second column of transposed rotation matrix scaled by 0.5

        // Calculate magnetometer feedback scaled by 0.5
        ahrs->halfMagnetometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfWest);
  402b4e:	f107 0384 	add.w	r3, r7, #132	; 0x84
  402b52:	ed97 5a3b 	vldr	s10, [r7, #236]	; 0xec
  402b56:	edd7 5a3c 	vldr	s11, [r7, #240]	; 0xf0
  402b5a:	ed97 6a3d 	vldr	s12, [r7, #244]	; 0xf4
  402b5e:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
  402b62:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
  402b66:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
  402b6a:	eef0 1a45 	vmov.f32	s3, s10
  402b6e:	eeb0 2a65 	vmov.f32	s4, s11
  402b72:	eef0 2a46 	vmov.f32	s5, s12
  402b76:	eeb0 0a66 	vmov.f32	s0, s13
  402b7a:	eef0 0a47 	vmov.f32	s1, s14
  402b7e:	eeb0 1a67 	vmov.f32	s2, s15
  402b82:	4618      	mov	r0, r3
  402b84:	4b38      	ldr	r3, [pc, #224]	; (402c68 <FusionAhrsUpdate+0x490>)
  402b86:	4798      	blx	r3
  402b88:	f107 0390 	add.w	r3, r7, #144	; 0x90
  402b8c:	edd7 6a21 	vldr	s13, [r7, #132]	; 0x84
  402b90:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
  402b94:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
  402b98:	eeb0 0a66 	vmov.f32	s0, s13
  402b9c:	eef0 0a47 	vmov.f32	s1, s14
  402ba0:	eeb0 1a67 	vmov.f32	s2, s15
  402ba4:	4618      	mov	r0, r3
  402ba6:	4b31      	ldr	r3, [pc, #196]	; (402c6c <FusionAhrsUpdate+0x494>)
  402ba8:	4798      	blx	r3
  402baa:	69fc      	ldr	r4, [r7, #28]
  402bac:	463b      	mov	r3, r7
  402bae:	ed97 5a08 	vldr	s10, [r7, #32]
  402bb2:	edd7 5a09 	vldr	s11, [r7, #36]	; 0x24
  402bb6:	ed97 6a0a 	vldr	s12, [r7, #40]	; 0x28
  402bba:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
  402bbe:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
  402bc2:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
  402bc6:	eef0 1a45 	vmov.f32	s3, s10
  402bca:	eeb0 2a65 	vmov.f32	s4, s11
  402bce:	eef0 2a46 	vmov.f32	s5, s12
  402bd2:	eeb0 0a66 	vmov.f32	s0, s13
  402bd6:	eef0 0a47 	vmov.f32	s1, s14
  402bda:	eeb0 1a67 	vmov.f32	s2, s15
  402bde:	4618      	mov	r0, r3
  402be0:	4b21      	ldr	r3, [pc, #132]	; (402c68 <FusionAhrsUpdate+0x490>)
  402be2:	4798      	blx	r3
  402be4:	f104 0344 	add.w	r3, r4, #68	; 0x44
  402be8:	463a      	mov	r2, r7
  402bea:	ca07      	ldmia	r2, {r0, r1, r2}
  402bec:	e883 0007 	stmia.w	r3, {r0, r1, r2}

        // Ignore magnetometer if magnetic distortion detected
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection)) {
  402bf0:	69fb      	ldr	r3, [r7, #28]
  402bf2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
  402bf6:	2b00      	cmp	r3, #0
  402bf8:	d118      	bne.n	402c2c <FusionAhrsUpdate+0x454>
  402bfa:	69fb      	ldr	r3, [r7, #28]
  402bfc:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
  402c00:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
  402c04:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
  402c08:	eeb0 0a66 	vmov.f32	s0, s13
  402c0c:	eef0 0a47 	vmov.f32	s1, s14
  402c10:	eeb0 1a67 	vmov.f32	s2, s15
  402c14:	4b16      	ldr	r3, [pc, #88]	; (402c70 <FusionAhrsUpdate+0x498>)
  402c16:	4798      	blx	r3
  402c18:	eeb0 7a40 	vmov.f32	s14, s0
  402c1c:	69fb      	ldr	r3, [r7, #28]
  402c1e:	edd3 7a02 	vldr	s15, [r3, #8]
  402c22:	eeb4 7ae7 	vcmpe.f32	s14, s15
  402c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402c2a:	d823      	bhi.n	402c74 <FusionAhrsUpdate+0x49c>
            halfMagnetometerFeedback = ahrs->halfMagnetometerFeedback;
  402c2c:	69fa      	ldr	r2, [r7, #28]
  402c2e:	f107 0354 	add.w	r3, r7, #84	; 0x54
  402c32:	3244      	adds	r2, #68	; 0x44
  402c34:	ca07      	ldmia	r2, {r0, r1, r2}
  402c36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            ahrs->magnetometerIgnored = false;
  402c3a:	69fb      	ldr	r3, [r7, #28]
  402c3c:	2200      	movs	r2, #0
  402c3e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
            ahrs->magneticRejectionTimer -= ahrs->magneticRejectionTimer >= 10 ? 10 : 0;
  402c42:	69fb      	ldr	r3, [r7, #28]
  402c44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  402c46:	69fb      	ldr	r3, [r7, #28]
  402c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  402c4a:	2b09      	cmp	r3, #9
  402c4c:	d901      	bls.n	402c52 <FusionAhrsUpdate+0x47a>
  402c4e:	230a      	movs	r3, #10
  402c50:	e000      	b.n	402c54 <FusionAhrsUpdate+0x47c>
  402c52:	2300      	movs	r3, #0
  402c54:	1ad2      	subs	r2, r2, r3
  402c56:	69fb      	ldr	r3, [r7, #28]
  402c58:	65da      	str	r2, [r3, #92]	; 0x5c
  402c5a:	e010      	b.n	402c7e <FusionAhrsUpdate+0x4a6>
  402c5c:	00401e11 	.word	0x00401e11
  402c60:	004033a9 	.word	0x004033a9
  402c64:	00402f09 	.word	0x00402f09
  402c68:	00402023 	.word	0x00402023
  402c6c:	00402161 	.word	0x00402161
  402c70:	004020d5 	.word	0x004020d5
        } else {
            ahrs->magneticRejectionTimer++;
  402c74:	69fb      	ldr	r3, [r7, #28]
  402c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
  402c78:	1c5a      	adds	r2, r3, #1
  402c7a:	69fb      	ldr	r3, [r7, #28]
  402c7c:	65da      	str	r2, [r3, #92]	; 0x5c
        }
    }

    // Convert gyroscope to radians per second scaled by 0.5
    const FusionVector halfGyroscope = FusionVectorMultiplyScalar(gyroscope, FusionDegreesToRadians(0.5f));
  402c7e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
  402c82:	4b73      	ldr	r3, [pc, #460]	; (402e50 <FusionAhrsUpdate+0x678>)
  402c84:	4798      	blx	r3
  402c86:	eeb0 6a40 	vmov.f32	s12, s0
  402c8a:	f107 0348 	add.w	r3, r7, #72	; 0x48
  402c8e:	edd7 6a04 	vldr	s13, [r7, #16]
  402c92:	ed97 7a05 	vldr	s14, [r7, #20]
  402c96:	edd7 7a06 	vldr	s15, [r7, #24]
  402c9a:	eef0 1a46 	vmov.f32	s3, s12
  402c9e:	eeb0 0a66 	vmov.f32	s0, s13
  402ca2:	eef0 0a47 	vmov.f32	s1, s14
  402ca6:	eeb0 1a67 	vmov.f32	s2, s15
  402caa:	4618      	mov	r0, r3
  402cac:	4b69      	ldr	r3, [pc, #420]	; (402e54 <FusionAhrsUpdate+0x67c>)
  402cae:	4798      	blx	r3

    // Apply feedback to gyroscope
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
  402cb0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
  402cb4:	ed97 5a15 	vldr	s10, [r7, #84]	; 0x54
  402cb8:	edd7 5a16 	vldr	s11, [r7, #88]	; 0x58
  402cbc:	ed97 6a17 	vldr	s12, [r7, #92]	; 0x5c
  402cc0:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
  402cc4:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
  402cc8:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
  402ccc:	eef0 1a45 	vmov.f32	s3, s10
  402cd0:	eeb0 2a65 	vmov.f32	s4, s11
  402cd4:	eef0 2a46 	vmov.f32	s5, s12
  402cd8:	eeb0 0a66 	vmov.f32	s0, s13
  402cdc:	eef0 0a47 	vmov.f32	s1, s14
  402ce0:	eeb0 1a67 	vmov.f32	s2, s15
  402ce4:	4618      	mov	r0, r3
  402ce6:	4b5c      	ldr	r3, [pc, #368]	; (402e58 <FusionAhrsUpdate+0x680>)
  402ce8:	4798      	blx	r3
  402cea:	69fb      	ldr	r3, [r7, #28]
  402cec:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
  402cf0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
  402cf4:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
  402cf8:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
  402cfc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
  402d00:	eef0 1a46 	vmov.f32	s3, s12
  402d04:	eeb0 0a66 	vmov.f32	s0, s13
  402d08:	eef0 0a47 	vmov.f32	s1, s14
  402d0c:	eeb0 1a67 	vmov.f32	s2, s15
  402d10:	4618      	mov	r0, r3
  402d12:	4b50      	ldr	r3, [pc, #320]	; (402e54 <FusionAhrsUpdate+0x67c>)
  402d14:	4798      	blx	r3
  402d16:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  402d1a:	ed97 5a2a 	vldr	s10, [r7, #168]	; 0xa8
  402d1e:	edd7 5a2b 	vldr	s11, [r7, #172]	; 0xac
  402d22:	ed97 6a2c 	vldr	s12, [r7, #176]	; 0xb0
  402d26:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
  402d2a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
  402d2e:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
  402d32:	eef0 1a45 	vmov.f32	s3, s10
  402d36:	eeb0 2a65 	vmov.f32	s4, s11
  402d3a:	eef0 2a46 	vmov.f32	s5, s12
  402d3e:	eeb0 0a66 	vmov.f32	s0, s13
  402d42:	eef0 0a47 	vmov.f32	s1, s14
  402d46:	eeb0 1a67 	vmov.f32	s2, s15
  402d4a:	4618      	mov	r0, r3
  402d4c:	4b42      	ldr	r3, [pc, #264]	; (402e58 <FusionAhrsUpdate+0x680>)
  402d4e:	4798      	blx	r3

    // Integrate rate of change of quaternion
    ahrs->quaternion = FusionQuaternionAdd(ahrs->quaternion, FusionQuaternionMultiplyVector(ahrs->quaternion, FusionVectorMultiplyScalar(adjustedHalfGyroscope, deltaTime)));
  402d50:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
  402d54:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
  402d58:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
  402d5c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
  402d60:	edd7 1a3e 	vldr	s3, [r7, #248]	; 0xf8
  402d64:	eeb0 0a66 	vmov.f32	s0, s13
  402d68:	eef0 0a47 	vmov.f32	s1, s14
  402d6c:	eeb0 1a67 	vmov.f32	s2, s15
  402d70:	4618      	mov	r0, r3
  402d72:	4b38      	ldr	r3, [pc, #224]	; (402e54 <FusionAhrsUpdate+0x67c>)
  402d74:	4798      	blx	r3
  402d76:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
  402d7a:	edd7 4a2d 	vldr	s9, [r7, #180]	; 0xb4
  402d7e:	ed97 5a2e 	vldr	s10, [r7, #184]	; 0xb8
  402d82:	edd7 5a2f 	vldr	s11, [r7, #188]	; 0xbc
  402d86:	69fb      	ldr	r3, [r7, #28]
  402d88:	ed93 6a04 	vldr	s12, [r3, #16]
  402d8c:	edd3 6a05 	vldr	s13, [r3, #20]
  402d90:	ed93 7a06 	vldr	s14, [r3, #24]
  402d94:	edd3 7a07 	vldr	s15, [r3, #28]
  402d98:	eeb0 2a64 	vmov.f32	s4, s9
  402d9c:	eef0 2a45 	vmov.f32	s5, s10
  402da0:	eeb0 3a65 	vmov.f32	s6, s11
  402da4:	eeb0 0a46 	vmov.f32	s0, s12
  402da8:	eef0 0a66 	vmov.f32	s1, s13
  402dac:	eeb0 1a47 	vmov.f32	s2, s14
  402db0:	eef0 1a67 	vmov.f32	s3, s15
  402db4:	4610      	mov	r0, r2
  402db6:	4b29      	ldr	r3, [pc, #164]	; (402e5c <FusionAhrsUpdate+0x684>)
  402db8:	4798      	blx	r3
  402dba:	69fc      	ldr	r4, [r7, #28]
  402dbc:	463a      	mov	r2, r7
  402dbe:	ed97 4a30 	vldr	s8, [r7, #192]	; 0xc0
  402dc2:	edd7 4a31 	vldr	s9, [r7, #196]	; 0xc4
  402dc6:	ed97 5a32 	vldr	s10, [r7, #200]	; 0xc8
  402dca:	edd7 5a33 	vldr	s11, [r7, #204]	; 0xcc
  402dce:	69fb      	ldr	r3, [r7, #28]
  402dd0:	ed93 6a04 	vldr	s12, [r3, #16]
  402dd4:	edd3 6a05 	vldr	s13, [r3, #20]
  402dd8:	ed93 7a06 	vldr	s14, [r3, #24]
  402ddc:	edd3 7a07 	vldr	s15, [r3, #28]
  402de0:	eeb0 2a44 	vmov.f32	s4, s8
  402de4:	eef0 2a64 	vmov.f32	s5, s9
  402de8:	eeb0 3a45 	vmov.f32	s6, s10
  402dec:	eef0 3a65 	vmov.f32	s7, s11
  402df0:	eeb0 0a46 	vmov.f32	s0, s12
  402df4:	eef0 0a66 	vmov.f32	s1, s13
  402df8:	eeb0 1a47 	vmov.f32	s2, s14
  402dfc:	eef0 1a67 	vmov.f32	s3, s15
  402e00:	4610      	mov	r0, r2
  402e02:	4b17      	ldr	r3, [pc, #92]	; (402e60 <FusionAhrsUpdate+0x688>)
  402e04:	4798      	blx	r3
  402e06:	3410      	adds	r4, #16
  402e08:	463b      	mov	r3, r7
  402e0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402e0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Normalise quaternion
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
  402e10:	69fc      	ldr	r4, [r7, #28]
  402e12:	463a      	mov	r2, r7
  402e14:	69fb      	ldr	r3, [r7, #28]
  402e16:	ed93 6a04 	vldr	s12, [r3, #16]
  402e1a:	edd3 6a05 	vldr	s13, [r3, #20]
  402e1e:	ed93 7a06 	vldr	s14, [r3, #24]
  402e22:	edd3 7a07 	vldr	s15, [r3, #28]
  402e26:	eeb0 0a46 	vmov.f32	s0, s12
  402e2a:	eef0 0a66 	vmov.f32	s1, s13
  402e2e:	eeb0 1a47 	vmov.f32	s2, s14
  402e32:	eef0 1a67 	vmov.f32	s3, s15
  402e36:	4610      	mov	r0, r2
  402e38:	4b0a      	ldr	r3, [pc, #40]	; (402e64 <FusionAhrsUpdate+0x68c>)
  402e3a:	4798      	blx	r3
  402e3c:	3410      	adds	r4, #16
  402e3e:	463b      	mov	r3, r7
  402e40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402e42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#undef Q
}
  402e46:	bf00      	nop
  402e48:	37d4      	adds	r7, #212	; 0xd4
  402e4a:	46bd      	mov	sp, r7
  402e4c:	bd90      	pop	{r4, r7, pc}
  402e4e:	bf00      	nop
  402e50:	00401d89 	.word	0x00401d89
  402e54:	00401f33 	.word	0x00401f33
  402e58:	00401e71 	.word	0x00401e71
  402e5c:	004023e5 	.word	0x004023e5
  402e60:	004021e5 	.word	0x004021e5
  402e64:	00402501 	.word	0x00402501

00402e68 <FusionAhrsUpdateNoMagnetometer>:
 * @param ahrs AHRS algorithm structure.
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param deltaTime Delta time in seconds.
 */
void FusionAhrsUpdateNoMagnetometer(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const float deltaTime) {
  402e68:	b590      	push	{r4, r7, lr}
  402e6a:	b091      	sub	sp, #68	; 0x44
  402e6c:	af08      	add	r7, sp, #32
  402e6e:	60f8      	str	r0, [r7, #12]
  402e70:	4638      	mov	r0, r7
  402e72:	e880 000e 	stmia.w	r0, {r1, r2, r3}

    // Update AHRS algorithm
    FusionAhrsUpdate(ahrs, gyroscope, accelerometer, FUSION_VECTOR_ZERO, deltaTime);
  402e76:	f04f 0300 	mov.w	r3, #0
  402e7a:	617b      	str	r3, [r7, #20]
  402e7c:	f04f 0300 	mov.w	r3, #0
  402e80:	61bb      	str	r3, [r7, #24]
  402e82:	f04f 0300 	mov.w	r3, #0
  402e86:	61fb      	str	r3, [r7, #28]
  402e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402e8a:	9306      	str	r3, [sp, #24]
  402e8c:	ac03      	add	r4, sp, #12
  402e8e:	f107 0314 	add.w	r3, r7, #20
  402e92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  402e96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  402e9a:	466b      	mov	r3, sp
  402e9c:	f107 0230 	add.w	r2, r7, #48	; 0x30
  402ea0:	ca07      	ldmia	r2, {r0, r1, r2}
  402ea2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  402ea6:	463b      	mov	r3, r7
  402ea8:	cb0e      	ldmia	r3, {r1, r2, r3}
  402eaa:	68f8      	ldr	r0, [r7, #12]
  402eac:	4c0b      	ldr	r4, [pc, #44]	; (402edc <FusionAhrsUpdateNoMagnetometer+0x74>)
  402eae:	47a0      	blx	r4

    // Zero heading during initialisation
    if ((ahrs->initialising == true) && (ahrs->accelerationRejectionTimeout == false)) {
  402eb0:	68fb      	ldr	r3, [r7, #12]
  402eb2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
  402eb6:	2b00      	cmp	r3, #0
  402eb8:	d00c      	beq.n	402ed4 <FusionAhrsUpdateNoMagnetometer+0x6c>
  402eba:	68fb      	ldr	r3, [r7, #12]
  402ebc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
  402ec0:	f083 0301 	eor.w	r3, r3, #1
  402ec4:	b2db      	uxtb	r3, r3
  402ec6:	2b00      	cmp	r3, #0
  402ec8:	d004      	beq.n	402ed4 <FusionAhrsUpdateNoMagnetometer+0x6c>
        FusionAhrsSetHeading(ahrs, 0.0f);
  402eca:	f04f 0100 	mov.w	r1, #0
  402ece:	68f8      	ldr	r0, [r7, #12]
  402ed0:	4b03      	ldr	r3, [pc, #12]	; (402ee0 <FusionAhrsUpdateNoMagnetometer+0x78>)
  402ed2:	4798      	blx	r3
    }
}
  402ed4:	bf00      	nop
  402ed6:	3724      	adds	r7, #36	; 0x24
  402ed8:	46bd      	mov	sp, r7
  402eda:	bd90      	pop	{r4, r7, pc}
  402edc:	004027d9 	.word	0x004027d9
  402ee0:	00402f09 	.word	0x00402f09

00402ee4 <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
  402ee4:	b490      	push	{r4, r7}
  402ee6:	b082      	sub	sp, #8
  402ee8:	af00      	add	r7, sp, #0
  402eea:	6078      	str	r0, [r7, #4]
  402eec:	6039      	str	r1, [r7, #0]
    return ahrs->quaternion;
  402eee:	687a      	ldr	r2, [r7, #4]
  402ef0:	683b      	ldr	r3, [r7, #0]
  402ef2:	4614      	mov	r4, r2
  402ef4:	3310      	adds	r3, #16
  402ef6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402ef8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
  402efc:	6878      	ldr	r0, [r7, #4]
  402efe:	3708      	adds	r7, #8
  402f00:	46bd      	mov	sp, r7
  402f02:	bc90      	pop	{r4, r7}
  402f04:	4770      	bx	lr
	...

00402f08 <FusionAhrsSetHeading>:
 * algorithm.  This function can be used to reset drift in heading when the AHRS
 * algorithm is being used without a magnetometer.
 * @param ahrs AHRS algorithm structure.
 * @param heading Heading angle in degrees.
 */
void FusionAhrsSetHeading(FusionAhrs *const ahrs, const float heading) {
  402f08:	b590      	push	{r4, r7, lr}
  402f0a:	b08d      	sub	sp, #52	; 0x34
  402f0c:	af00      	add	r7, sp, #0
  402f0e:	6178      	str	r0, [r7, #20]
  402f10:	6139      	str	r1, [r7, #16]
#define Q ahrs->quaternion.element
    const float yaw = atan2f(Q.w * Q.z + Q.x * Q.y, 0.5f - Q.y * Q.y - Q.z * Q.z);
  402f12:	697b      	ldr	r3, [r7, #20]
  402f14:	ed93 7a04 	vldr	s14, [r3, #16]
  402f18:	697b      	ldr	r3, [r7, #20]
  402f1a:	edd3 7a07 	vldr	s15, [r3, #28]
  402f1e:	ee27 7a27 	vmul.f32	s14, s14, s15
  402f22:	697b      	ldr	r3, [r7, #20]
  402f24:	edd3 6a05 	vldr	s13, [r3, #20]
  402f28:	697b      	ldr	r3, [r7, #20]
  402f2a:	edd3 7a06 	vldr	s15, [r3, #24]
  402f2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402f32:	ee37 6a27 	vadd.f32	s12, s14, s15
  402f36:	697b      	ldr	r3, [r7, #20]
  402f38:	ed93 7a06 	vldr	s14, [r3, #24]
  402f3c:	697b      	ldr	r3, [r7, #20]
  402f3e:	edd3 7a06 	vldr	s15, [r3, #24]
  402f42:	ee67 7a27 	vmul.f32	s15, s14, s15
  402f46:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  402f4a:	ee37 7a67 	vsub.f32	s14, s14, s15
  402f4e:	697b      	ldr	r3, [r7, #20]
  402f50:	edd3 6a07 	vldr	s13, [r3, #28]
  402f54:	697b      	ldr	r3, [r7, #20]
  402f56:	edd3 7a07 	vldr	s15, [r3, #28]
  402f5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
  402f5e:	ee77 7a67 	vsub.f32	s15, s14, s15
  402f62:	ee17 1a90 	vmov	r1, s15
  402f66:	ee16 0a10 	vmov	r0, s12
  402f6a:	4b2b      	ldr	r3, [pc, #172]	; (403018 <FusionAhrsSetHeading+0x110>)
  402f6c:	4798      	blx	r3
  402f6e:	62f8      	str	r0, [r7, #44]	; 0x2c
    const float halfYawMinusHeading = 0.5f * (yaw - FusionDegreesToRadians(heading));
  402f70:	ed97 0a04 	vldr	s0, [r7, #16]
  402f74:	4b29      	ldr	r3, [pc, #164]	; (40301c <FusionAhrsSetHeading+0x114>)
  402f76:	4798      	blx	r3
  402f78:	eeb0 7a40 	vmov.f32	s14, s0
  402f7c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
  402f80:	ee77 7ac7 	vsub.f32	s15, s15, s14
  402f84:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  402f88:	ee67 7a87 	vmul.f32	s15, s15, s14
  402f8c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    const FusionQuaternion rotation = {
            .element.w = cosf(halfYawMinusHeading),
  402f90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  402f92:	4b23      	ldr	r3, [pc, #140]	; (403020 <FusionAhrsSetHeading+0x118>)
  402f94:	4798      	blx	r3
  402f96:	4603      	mov	r3, r0
    const FusionQuaternion rotation = {
  402f98:	61bb      	str	r3, [r7, #24]
  402f9a:	f04f 0300 	mov.w	r3, #0
  402f9e:	61fb      	str	r3, [r7, #28]
  402fa0:	f04f 0300 	mov.w	r3, #0
  402fa4:	623b      	str	r3, [r7, #32]
            .element.x = 0.0f,
            .element.y = 0.0f,
            .element.z = -1.0f * sinf(halfYawMinusHeading),
  402fa6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  402fa8:	4b1e      	ldr	r3, [pc, #120]	; (403024 <FusionAhrsSetHeading+0x11c>)
  402faa:	4798      	blx	r3
  402fac:	4603      	mov	r3, r0
  402fae:	ee07 3a90 	vmov	s15, r3
  402fb2:	eef1 7a67 	vneg.f32	s15, s15
    const FusionQuaternion rotation = {
  402fb6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    };
    ahrs->quaternion = FusionQuaternionMultiply(rotation, ahrs->quaternion);
  402fba:	697c      	ldr	r4, [r7, #20]
  402fbc:	463a      	mov	r2, r7
  402fbe:	697b      	ldr	r3, [r7, #20]
  402fc0:	ed93 4a04 	vldr	s8, [r3, #16]
  402fc4:	edd3 4a05 	vldr	s9, [r3, #20]
  402fc8:	ed93 5a06 	vldr	s10, [r3, #24]
  402fcc:	edd3 5a07 	vldr	s11, [r3, #28]
  402fd0:	ed97 6a06 	vldr	s12, [r7, #24]
  402fd4:	edd7 6a07 	vldr	s13, [r7, #28]
  402fd8:	ed97 7a08 	vldr	s14, [r7, #32]
  402fdc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
  402fe0:	eeb0 2a44 	vmov.f32	s4, s8
  402fe4:	eef0 2a64 	vmov.f32	s5, s9
  402fe8:	eeb0 3a45 	vmov.f32	s6, s10
  402fec:	eef0 3a65 	vmov.f32	s7, s11
  402ff0:	eeb0 0a46 	vmov.f32	s0, s12
  402ff4:	eef0 0a66 	vmov.f32	s1, s13
  402ff8:	eeb0 1a47 	vmov.f32	s2, s14
  402ffc:	eef0 1a67 	vmov.f32	s3, s15
  403000:	4610      	mov	r0, r2
  403002:	4b09      	ldr	r3, [pc, #36]	; (403028 <FusionAhrsSetHeading+0x120>)
  403004:	4798      	blx	r3
  403006:	3410      	adds	r4, #16
  403008:	463b      	mov	r3, r7
  40300a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40300c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#undef Q
}
  403010:	bf00      	nop
  403012:	3734      	adds	r7, #52	; 0x34
  403014:	46bd      	mov	sp, r7
  403016:	bd90      	pop	{r4, r7, pc}
  403018:	004044a1 	.word	0x004044a1
  40301c:	00401d89 	.word	0x00401d89
  403020:	0040430d 	.word	0x0040430d
  403024:	00404385 	.word	0x00404385
  403028:	00402285 	.word	0x00402285

0040302c <FusionRadiansToDegrees>:
static inline float FusionRadiansToDegrees(const float radians) {
  40302c:	b480      	push	{r7}
  40302e:	b083      	sub	sp, #12
  403030:	af00      	add	r7, sp, #0
  403032:	ed87 0a01 	vstr	s0, [r7, #4]
    return radians * (180.0f / (float) M_PI);
  403036:	edd7 7a01 	vldr	s15, [r7, #4]
  40303a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 403050 <FusionRadiansToDegrees+0x24>
  40303e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
  403042:	eeb0 0a67 	vmov.f32	s0, s15
  403046:	370c      	adds	r7, #12
  403048:	46bd      	mov	sp, r7
  40304a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40304e:	4770      	bx	lr
  403050:	42652ee0 	.word	0x42652ee0

00403054 <FusionFastInverseSqrt>:
static inline float FusionFastInverseSqrt(const float x) {
  403054:	b480      	push	{r7}
  403056:	b085      	sub	sp, #20
  403058:	af00      	add	r7, sp, #0
  40305a:	ed87 0a01 	vstr	s0, [r7, #4]
    Union32 union32 = {.f = x};
  40305e:	687b      	ldr	r3, [r7, #4]
  403060:	60fb      	str	r3, [r7, #12]
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  403062:	68fb      	ldr	r3, [r7, #12]
  403064:	105a      	asrs	r2, r3, #1
  403066:	4b10      	ldr	r3, [pc, #64]	; (4030a8 <FusionFastInverseSqrt+0x54>)
  403068:	1a9b      	subs	r3, r3, r2
  40306a:	60fb      	str	r3, [r7, #12]
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  40306c:	ed97 7a03 	vldr	s14, [r7, #12]
  403070:	edd7 7a01 	vldr	s15, [r7, #4]
  403074:	eddf 6a0d 	vldr	s13, [pc, #52]	; 4030ac <FusionFastInverseSqrt+0x58>
  403078:	ee67 6aa6 	vmul.f32	s13, s15, s13
  40307c:	edd7 7a03 	vldr	s15, [r7, #12]
  403080:	ee66 6aa7 	vmul.f32	s13, s13, s15
  403084:	edd7 7a03 	vldr	s15, [r7, #12]
  403088:	ee66 7aa7 	vmul.f32	s15, s13, s15
  40308c:	eddf 6a08 	vldr	s13, [pc, #32]	; 4030b0 <FusionFastInverseSqrt+0x5c>
  403090:	ee76 7ae7 	vsub.f32	s15, s13, s15
  403094:	ee67 7a27 	vmul.f32	s15, s14, s15
}
  403098:	eeb0 0a67 	vmov.f32	s0, s15
  40309c:	3714      	adds	r7, #20
  40309e:	46bd      	mov	sp, r7
  4030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030a4:	4770      	bx	lr
  4030a6:	bf00      	nop
  4030a8:	5f1f1412 	.word	0x5f1f1412
  4030ac:	3f36d312 	.word	0x3f36d312
  4030b0:	3fd851ff 	.word	0x3fd851ff

004030b4 <FusionVectorSum>:
static inline float FusionVectorSum(const FusionVector vector) {
  4030b4:	b480      	push	{r7}
  4030b6:	b085      	sub	sp, #20
  4030b8:	af00      	add	r7, sp, #0
  4030ba:	eef0 6a40 	vmov.f32	s13, s0
  4030be:	eeb0 7a60 	vmov.f32	s14, s1
  4030c2:	eef0 7a41 	vmov.f32	s15, s2
  4030c6:	edc7 6a01 	vstr	s13, [r7, #4]
  4030ca:	ed87 7a02 	vstr	s14, [r7, #8]
  4030ce:	edc7 7a03 	vstr	s15, [r7, #12]
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4030d2:	ed97 7a01 	vldr	s14, [r7, #4]
  4030d6:	edd7 7a02 	vldr	s15, [r7, #8]
  4030da:	ee37 7a27 	vadd.f32	s14, s14, s15
  4030de:	edd7 7a03 	vldr	s15, [r7, #12]
  4030e2:	ee77 7a27 	vadd.f32	s15, s14, s15
}
  4030e6:	eeb0 0a67 	vmov.f32	s0, s15
  4030ea:	3714      	adds	r7, #20
  4030ec:	46bd      	mov	sp, r7
  4030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030f2:	4770      	bx	lr

004030f4 <FusionVectorMultiplyScalar>:
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
  4030f4:	b490      	push	{r4, r7}
  4030f6:	b08a      	sub	sp, #40	; 0x28
  4030f8:	af00      	add	r7, sp, #0
  4030fa:	6178      	str	r0, [r7, #20]
  4030fc:	eef0 6a40 	vmov.f32	s13, s0
  403100:	eeb0 7a60 	vmov.f32	s14, s1
  403104:	eef0 7a41 	vmov.f32	s15, s2
  403108:	edc7 1a01 	vstr	s3, [r7, #4]
  40310c:	edc7 6a02 	vstr	s13, [r7, #8]
  403110:	ed87 7a03 	vstr	s14, [r7, #12]
  403114:	edc7 7a04 	vstr	s15, [r7, #16]
    result.axis.x = vector.axis.x * scalar;
  403118:	ed97 7a02 	vldr	s14, [r7, #8]
  40311c:	edd7 7a01 	vldr	s15, [r7, #4]
  403120:	ee67 7a27 	vmul.f32	s15, s14, s15
  403124:	edc7 7a07 	vstr	s15, [r7, #28]
    result.axis.y = vector.axis.y * scalar;
  403128:	ed97 7a03 	vldr	s14, [r7, #12]
  40312c:	edd7 7a01 	vldr	s15, [r7, #4]
  403130:	ee67 7a27 	vmul.f32	s15, s14, s15
  403134:	edc7 7a08 	vstr	s15, [r7, #32]
    result.axis.z = vector.axis.z * scalar;
  403138:	ed97 7a04 	vldr	s14, [r7, #16]
  40313c:	edd7 7a01 	vldr	s15, [r7, #4]
  403140:	ee67 7a27 	vmul.f32	s15, s14, s15
  403144:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    return result;
  403148:	697b      	ldr	r3, [r7, #20]
  40314a:	461c      	mov	r4, r3
  40314c:	f107 031c 	add.w	r3, r7, #28
  403150:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  403154:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
  403158:	6978      	ldr	r0, [r7, #20]
  40315a:	3728      	adds	r7, #40	; 0x28
  40315c:	46bd      	mov	sp, r7
  40315e:	bc90      	pop	{r4, r7}
  403160:	4770      	bx	lr

00403162 <FusionVectorHadamardProduct>:
static inline FusionVector FusionVectorHadamardProduct(const FusionVector vectorA, const FusionVector vectorB) {
  403162:	b490      	push	{r4, r7}
  403164:	b08c      	sub	sp, #48	; 0x30
  403166:	af00      	add	r7, sp, #0
  403168:	61f8      	str	r0, [r7, #28]
  40316a:	eeb0 5a40 	vmov.f32	s10, s0
  40316e:	eef0 5a60 	vmov.f32	s11, s1
  403172:	eeb0 6a41 	vmov.f32	s12, s2
  403176:	eef0 6a61 	vmov.f32	s13, s3
  40317a:	eeb0 7a42 	vmov.f32	s14, s4
  40317e:	eef0 7a62 	vmov.f32	s15, s5
  403182:	ed87 5a04 	vstr	s10, [r7, #16]
  403186:	edc7 5a05 	vstr	s11, [r7, #20]
  40318a:	ed87 6a06 	vstr	s12, [r7, #24]
  40318e:	edc7 6a01 	vstr	s13, [r7, #4]
  403192:	ed87 7a02 	vstr	s14, [r7, #8]
  403196:	edc7 7a03 	vstr	s15, [r7, #12]
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
  40319a:	ed97 7a04 	vldr	s14, [r7, #16]
  40319e:	edd7 7a01 	vldr	s15, [r7, #4]
  4031a2:	ee67 7a27 	vmul.f32	s15, s14, s15
  4031a6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
  4031aa:	ed97 7a05 	vldr	s14, [r7, #20]
  4031ae:	edd7 7a02 	vldr	s15, [r7, #8]
  4031b2:	ee67 7a27 	vmul.f32	s15, s14, s15
  4031b6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.axis.z = vectorA.axis.z * vectorB.axis.z;
  4031ba:	ed97 7a06 	vldr	s14, [r7, #24]
  4031be:	edd7 7a03 	vldr	s15, [r7, #12]
  4031c2:	ee67 7a27 	vmul.f32	s15, s14, s15
  4031c6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    return result;
  4031ca:	69fb      	ldr	r3, [r7, #28]
  4031cc:	461c      	mov	r4, r3
  4031ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4031d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  4031d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
  4031da:	69f8      	ldr	r0, [r7, #28]
  4031dc:	3730      	adds	r7, #48	; 0x30
  4031de:	46bd      	mov	sp, r7
  4031e0:	bc90      	pop	{r4, r7}
  4031e2:	4770      	bx	lr

004031e4 <FusionVectorCrossProduct>:
static inline FusionVector FusionVectorCrossProduct(const FusionVector vectorA, const FusionVector vectorB) {
  4031e4:	b490      	push	{r4, r7}
  4031e6:	b08c      	sub	sp, #48	; 0x30
  4031e8:	af00      	add	r7, sp, #0
  4031ea:	61f8      	str	r0, [r7, #28]
  4031ec:	eeb0 5a40 	vmov.f32	s10, s0
  4031f0:	eef0 5a60 	vmov.f32	s11, s1
  4031f4:	eeb0 6a41 	vmov.f32	s12, s2
  4031f8:	eef0 6a61 	vmov.f32	s13, s3
  4031fc:	eeb0 7a42 	vmov.f32	s14, s4
  403200:	eef0 7a62 	vmov.f32	s15, s5
  403204:	ed87 5a04 	vstr	s10, [r7, #16]
  403208:	edc7 5a05 	vstr	s11, [r7, #20]
  40320c:	ed87 6a06 	vstr	s12, [r7, #24]
  403210:	edc7 6a01 	vstr	s13, [r7, #4]
  403214:	ed87 7a02 	vstr	s14, [r7, #8]
  403218:	edc7 7a03 	vstr	s15, [r7, #12]
    result.axis.x = A.y * B.z - A.z * B.y;
  40321c:	ed97 7a05 	vldr	s14, [r7, #20]
  403220:	edd7 7a03 	vldr	s15, [r7, #12]
  403224:	ee27 7a27 	vmul.f32	s14, s14, s15
  403228:	edd7 6a06 	vldr	s13, [r7, #24]
  40322c:	edd7 7a02 	vldr	s15, [r7, #8]
  403230:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403234:	ee77 7a67 	vsub.f32	s15, s14, s15
  403238:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    result.axis.y = A.z * B.x - A.x * B.z;
  40323c:	ed97 7a06 	vldr	s14, [r7, #24]
  403240:	edd7 7a01 	vldr	s15, [r7, #4]
  403244:	ee27 7a27 	vmul.f32	s14, s14, s15
  403248:	edd7 6a04 	vldr	s13, [r7, #16]
  40324c:	edd7 7a03 	vldr	s15, [r7, #12]
  403250:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403254:	ee77 7a67 	vsub.f32	s15, s14, s15
  403258:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.axis.z = A.x * B.y - A.y * B.x;
  40325c:	ed97 7a04 	vldr	s14, [r7, #16]
  403260:	edd7 7a02 	vldr	s15, [r7, #8]
  403264:	ee27 7a27 	vmul.f32	s14, s14, s15
  403268:	edd7 6a05 	vldr	s13, [r7, #20]
  40326c:	edd7 7a01 	vldr	s15, [r7, #4]
  403270:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403274:	ee77 7a67 	vsub.f32	s15, s14, s15
  403278:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    return result;
  40327c:	69fb      	ldr	r3, [r7, #28]
  40327e:	461c      	mov	r4, r3
  403280:	f107 0324 	add.w	r3, r7, #36	; 0x24
  403284:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  403288:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
  40328c:	69f8      	ldr	r0, [r7, #28]
  40328e:	3730      	adds	r7, #48	; 0x30
  403290:	46bd      	mov	sp, r7
  403292:	bc90      	pop	{r4, r7}
  403294:	4770      	bx	lr
	...

00403298 <FusionVectorMagnitudeSquared>:
static inline float FusionVectorMagnitudeSquared(const FusionVector vector) {
  403298:	b580      	push	{r7, lr}
  40329a:	b088      	sub	sp, #32
  40329c:	af00      	add	r7, sp, #0
  40329e:	eef0 6a40 	vmov.f32	s13, s0
  4032a2:	eeb0 7a60 	vmov.f32	s14, s1
  4032a6:	eef0 7a41 	vmov.f32	s15, s2
  4032aa:	edc7 6a01 	vstr	s13, [r7, #4]
  4032ae:	ed87 7a02 	vstr	s14, [r7, #8]
  4032b2:	edc7 7a03 	vstr	s15, [r7, #12]
    return FusionVectorSum(FusionVectorHadamardProduct(vector, vector));
  4032b6:	f107 0314 	add.w	r3, r7, #20
  4032ba:	ed97 5a01 	vldr	s10, [r7, #4]
  4032be:	edd7 5a02 	vldr	s11, [r7, #8]
  4032c2:	ed97 6a03 	vldr	s12, [r7, #12]
  4032c6:	edd7 6a01 	vldr	s13, [r7, #4]
  4032ca:	ed97 7a02 	vldr	s14, [r7, #8]
  4032ce:	edd7 7a03 	vldr	s15, [r7, #12]
  4032d2:	eef0 1a45 	vmov.f32	s3, s10
  4032d6:	eeb0 2a65 	vmov.f32	s4, s11
  4032da:	eef0 2a46 	vmov.f32	s5, s12
  4032de:	eeb0 0a66 	vmov.f32	s0, s13
  4032e2:	eef0 0a47 	vmov.f32	s1, s14
  4032e6:	eeb0 1a67 	vmov.f32	s2, s15
  4032ea:	4618      	mov	r0, r3
  4032ec:	4b0b      	ldr	r3, [pc, #44]	; (40331c <FusionVectorMagnitudeSquared+0x84>)
  4032ee:	4798      	blx	r3
  4032f0:	edd7 6a05 	vldr	s13, [r7, #20]
  4032f4:	ed97 7a06 	vldr	s14, [r7, #24]
  4032f8:	edd7 7a07 	vldr	s15, [r7, #28]
  4032fc:	eeb0 0a66 	vmov.f32	s0, s13
  403300:	eef0 0a47 	vmov.f32	s1, s14
  403304:	eeb0 1a67 	vmov.f32	s2, s15
  403308:	4b05      	ldr	r3, [pc, #20]	; (403320 <FusionVectorMagnitudeSquared+0x88>)
  40330a:	4798      	blx	r3
  40330c:	eef0 7a40 	vmov.f32	s15, s0
}
  403310:	eeb0 0a67 	vmov.f32	s0, s15
  403314:	3720      	adds	r7, #32
  403316:	46bd      	mov	sp, r7
  403318:	bd80      	pop	{r7, pc}
  40331a:	bf00      	nop
  40331c:	00403163 	.word	0x00403163
  403320:	004030b5 	.word	0x004030b5

00403324 <FusionVectorNormalise>:
static inline FusionVector FusionVectorNormalise(const FusionVector vector) {
  403324:	b580      	push	{r7, lr}
  403326:	b086      	sub	sp, #24
  403328:	af00      	add	r7, sp, #0
  40332a:	60f8      	str	r0, [r7, #12]
  40332c:	eef0 6a40 	vmov.f32	s13, s0
  403330:	eeb0 7a60 	vmov.f32	s14, s1
  403334:	eef0 7a41 	vmov.f32	s15, s2
  403338:	edc7 6a00 	vstr	s13, [r7]
  40333c:	ed87 7a01 	vstr	s14, [r7, #4]
  403340:	edc7 7a02 	vstr	s15, [r7, #8]
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
  403344:	edd7 6a00 	vldr	s13, [r7]
  403348:	ed97 7a01 	vldr	s14, [r7, #4]
  40334c:	edd7 7a02 	vldr	s15, [r7, #8]
  403350:	eeb0 0a66 	vmov.f32	s0, s13
  403354:	eef0 0a47 	vmov.f32	s1, s14
  403358:	eeb0 1a67 	vmov.f32	s2, s15
  40335c:	4b0f      	ldr	r3, [pc, #60]	; (40339c <FusionVectorNormalise+0x78>)
  40335e:	4798      	blx	r3
  403360:	eef0 7a40 	vmov.f32	s15, s0
  403364:	eeb0 0a67 	vmov.f32	s0, s15
  403368:	4b0d      	ldr	r3, [pc, #52]	; (4033a0 <FusionVectorNormalise+0x7c>)
  40336a:	4798      	blx	r3
  40336c:	ed87 0a05 	vstr	s0, [r7, #20]
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
  403370:	68fb      	ldr	r3, [r7, #12]
  403372:	edd7 6a00 	vldr	s13, [r7]
  403376:	ed97 7a01 	vldr	s14, [r7, #4]
  40337a:	edd7 7a02 	vldr	s15, [r7, #8]
  40337e:	edd7 1a05 	vldr	s3, [r7, #20]
  403382:	eeb0 0a66 	vmov.f32	s0, s13
  403386:	eef0 0a47 	vmov.f32	s1, s14
  40338a:	eeb0 1a67 	vmov.f32	s2, s15
  40338e:	4618      	mov	r0, r3
  403390:	4b04      	ldr	r3, [pc, #16]	; (4033a4 <FusionVectorNormalise+0x80>)
  403392:	4798      	blx	r3
}
  403394:	68f8      	ldr	r0, [r7, #12]
  403396:	3718      	adds	r7, #24
  403398:	46bd      	mov	sp, r7
  40339a:	bd80      	pop	{r7, pc}
  40339c:	00403299 	.word	0x00403299
  4033a0:	00403055 	.word	0x00403055
  4033a4:	004030f5 	.word	0x004030f5

004033a8 <FusionCompassCalculateHeading>:
 * @brief Calculates the heading relative to magnetic north.
 * @param accelerometer Accelerometer measurement in any calibrated units.
 * @param magnetometer Magnetometer measurement in any calibrated units.
 * @return Heading angle in degrees.
 */
float FusionCompassCalculateHeading(const FusionVector accelerometer, const FusionVector magnetometer) {
  4033a8:	b082      	sub	sp, #8
  4033aa:	b590      	push	{r4, r7, lr}
  4033ac:	b091      	sub	sp, #68	; 0x44
  4033ae:	af00      	add	r7, sp, #0
  4033b0:	1d3c      	adds	r4, r7, #4
  4033b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  4033b6:	657b      	str	r3, [r7, #84]	; 0x54

    // Compute direction of magnetic west (Earth's y axis)
    const FusionVector magneticWest = FusionVectorNormalise(FusionVectorCrossProduct(accelerometer, magnetometer));
  4033b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
  4033bc:	ed97 5a15 	vldr	s10, [r7, #84]	; 0x54
  4033c0:	edd7 5a16 	vldr	s11, [r7, #88]	; 0x58
  4033c4:	ed97 6a17 	vldr	s12, [r7, #92]	; 0x5c
  4033c8:	edd7 6a01 	vldr	s13, [r7, #4]
  4033cc:	ed97 7a02 	vldr	s14, [r7, #8]
  4033d0:	edd7 7a03 	vldr	s15, [r7, #12]
  4033d4:	eef0 1a45 	vmov.f32	s3, s10
  4033d8:	eeb0 2a65 	vmov.f32	s4, s11
  4033dc:	eef0 2a46 	vmov.f32	s5, s12
  4033e0:	eeb0 0a66 	vmov.f32	s0, s13
  4033e4:	eef0 0a47 	vmov.f32	s1, s14
  4033e8:	eeb0 1a67 	vmov.f32	s2, s15
  4033ec:	4618      	mov	r0, r3
  4033ee:	4b2b      	ldr	r3, [pc, #172]	; (40349c <FusionCompassCalculateHeading+0xf4>)
  4033f0:	4798      	blx	r3
  4033f2:	f107 031c 	add.w	r3, r7, #28
  4033f6:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
  4033fa:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
  4033fe:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
  403402:	eeb0 0a66 	vmov.f32	s0, s13
  403406:	eef0 0a47 	vmov.f32	s1, s14
  40340a:	eeb0 1a67 	vmov.f32	s2, s15
  40340e:	4618      	mov	r0, r3
  403410:	4b23      	ldr	r3, [pc, #140]	; (4034a0 <FusionCompassCalculateHeading+0xf8>)
  403412:	4798      	blx	r3

    // Compute direction of magnetic north (Earth's x axis)
    const FusionVector magneticNorth = FusionVectorNormalise(FusionVectorCrossProduct(magneticWest, accelerometer));
  403414:	f107 0334 	add.w	r3, r7, #52	; 0x34
  403418:	ed97 5a01 	vldr	s10, [r7, #4]
  40341c:	edd7 5a02 	vldr	s11, [r7, #8]
  403420:	ed97 6a03 	vldr	s12, [r7, #12]
  403424:	edd7 6a07 	vldr	s13, [r7, #28]
  403428:	ed97 7a08 	vldr	s14, [r7, #32]
  40342c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
  403430:	eef0 1a45 	vmov.f32	s3, s10
  403434:	eeb0 2a65 	vmov.f32	s4, s11
  403438:	eef0 2a46 	vmov.f32	s5, s12
  40343c:	eeb0 0a66 	vmov.f32	s0, s13
  403440:	eef0 0a47 	vmov.f32	s1, s14
  403444:	eeb0 1a67 	vmov.f32	s2, s15
  403448:	4618      	mov	r0, r3
  40344a:	4b14      	ldr	r3, [pc, #80]	; (40349c <FusionCompassCalculateHeading+0xf4>)
  40344c:	4798      	blx	r3
  40344e:	f107 0310 	add.w	r3, r7, #16
  403452:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
  403456:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
  40345a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
  40345e:	eeb0 0a66 	vmov.f32	s0, s13
  403462:	eef0 0a47 	vmov.f32	s1, s14
  403466:	eeb0 1a67 	vmov.f32	s2, s15
  40346a:	4618      	mov	r0, r3
  40346c:	4b0c      	ldr	r3, [pc, #48]	; (4034a0 <FusionCompassCalculateHeading+0xf8>)
  40346e:	4798      	blx	r3

    // Calculate angular heading relative to magnetic north
    return FusionRadiansToDegrees(atan2f(magneticWest.axis.x, magneticNorth.axis.x));
  403470:	69fb      	ldr	r3, [r7, #28]
  403472:	693a      	ldr	r2, [r7, #16]
  403474:	4611      	mov	r1, r2
  403476:	4618      	mov	r0, r3
  403478:	4b0a      	ldr	r3, [pc, #40]	; (4034a4 <FusionCompassCalculateHeading+0xfc>)
  40347a:	4798      	blx	r3
  40347c:	4603      	mov	r3, r0
  40347e:	ee00 3a10 	vmov	s0, r3
  403482:	4b09      	ldr	r3, [pc, #36]	; (4034a8 <FusionCompassCalculateHeading+0x100>)
  403484:	4798      	blx	r3
  403486:	eef0 7a40 	vmov.f32	s15, s0
  40348a:	ee17 3a90 	vmov	r3, s15
}
  40348e:	4618      	mov	r0, r3
  403490:	3744      	adds	r7, #68	; 0x44
  403492:	46bd      	mov	sp, r7
  403494:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  403498:	b002      	add	sp, #8
  40349a:	4770      	bx	lr
  40349c:	004031e5 	.word	0x004031e5
  4034a0:	00403325 	.word	0x00403325
  4034a4:	004044a1 	.word	0x004044a1
  4034a8:	0040302d 	.word	0x0040302d

004034ac <NVIC_EnableIRQ>:
{
  4034ac:	b480      	push	{r7}
  4034ae:	b083      	sub	sp, #12
  4034b0:	af00      	add	r7, sp, #0
  4034b2:	4603      	mov	r3, r0
  4034b4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4034b6:	4909      	ldr	r1, [pc, #36]	; (4034dc <NVIC_EnableIRQ+0x30>)
  4034b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4034bc:	095b      	lsrs	r3, r3, #5
  4034be:	79fa      	ldrb	r2, [r7, #7]
  4034c0:	f002 021f 	and.w	r2, r2, #31
  4034c4:	2001      	movs	r0, #1
  4034c6:	fa00 f202 	lsl.w	r2, r0, r2
  4034ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4034ce:	bf00      	nop
  4034d0:	370c      	adds	r7, #12
  4034d2:	46bd      	mov	sp, r7
  4034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034d8:	4770      	bx	lr
  4034da:	bf00      	nop
  4034dc:	e000e100 	.word	0xe000e100

004034e0 <NVIC_DisableIRQ>:
{
  4034e0:	b480      	push	{r7}
  4034e2:	b083      	sub	sp, #12
  4034e4:	af00      	add	r7, sp, #0
  4034e6:	4603      	mov	r3, r0
  4034e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4034ea:	4909      	ldr	r1, [pc, #36]	; (403510 <NVIC_DisableIRQ+0x30>)
  4034ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4034f0:	095b      	lsrs	r3, r3, #5
  4034f2:	79fa      	ldrb	r2, [r7, #7]
  4034f4:	f002 021f 	and.w	r2, r2, #31
  4034f8:	2001      	movs	r0, #1
  4034fa:	fa00 f202 	lsl.w	r2, r0, r2
  4034fe:	3320      	adds	r3, #32
  403500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403504:	bf00      	nop
  403506:	370c      	adds	r7, #12
  403508:	46bd      	mov	sp, r7
  40350a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40350e:	4770      	bx	lr
  403510:	e000e100 	.word	0xe000e100

00403514 <NVIC_ClearPendingIRQ>:
{
  403514:	b480      	push	{r7}
  403516:	b083      	sub	sp, #12
  403518:	af00      	add	r7, sp, #0
  40351a:	4603      	mov	r3, r0
  40351c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40351e:	4909      	ldr	r1, [pc, #36]	; (403544 <NVIC_ClearPendingIRQ+0x30>)
  403520:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403524:	095b      	lsrs	r3, r3, #5
  403526:	79fa      	ldrb	r2, [r7, #7]
  403528:	f002 021f 	and.w	r2, r2, #31
  40352c:	2001      	movs	r0, #1
  40352e:	fa00 f202 	lsl.w	r2, r0, r2
  403532:	3360      	adds	r3, #96	; 0x60
  403534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403538:	bf00      	nop
  40353a:	370c      	adds	r7, #12
  40353c:	46bd      	mov	sp, r7
  40353e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403542:	4770      	bx	lr
  403544:	e000e100 	.word	0xe000e100

00403548 <NVIC_SetPriority>:
{
  403548:	b480      	push	{r7}
  40354a:	b083      	sub	sp, #12
  40354c:	af00      	add	r7, sp, #0
  40354e:	4603      	mov	r3, r0
  403550:	6039      	str	r1, [r7, #0]
  403552:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  403554:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403558:	2b00      	cmp	r3, #0
  40355a:	da0b      	bge.n	403574 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40355c:	490d      	ldr	r1, [pc, #52]	; (403594 <NVIC_SetPriority+0x4c>)
  40355e:	79fb      	ldrb	r3, [r7, #7]
  403560:	f003 030f 	and.w	r3, r3, #15
  403564:	3b04      	subs	r3, #4
  403566:	683a      	ldr	r2, [r7, #0]
  403568:	b2d2      	uxtb	r2, r2
  40356a:	0152      	lsls	r2, r2, #5
  40356c:	b2d2      	uxtb	r2, r2
  40356e:	440b      	add	r3, r1
  403570:	761a      	strb	r2, [r3, #24]
}
  403572:	e009      	b.n	403588 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403574:	4908      	ldr	r1, [pc, #32]	; (403598 <NVIC_SetPriority+0x50>)
  403576:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40357a:	683a      	ldr	r2, [r7, #0]
  40357c:	b2d2      	uxtb	r2, r2
  40357e:	0152      	lsls	r2, r2, #5
  403580:	b2d2      	uxtb	r2, r2
  403582:	440b      	add	r3, r1
  403584:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403588:	bf00      	nop
  40358a:	370c      	adds	r7, #12
  40358c:	46bd      	mov	sp, r7
  40358e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403592:	4770      	bx	lr
  403594:	e000ed00 	.word	0xe000ed00
  403598:	e000e100 	.word	0xe000e100

0040359c <osc_get_rate>:
{
  40359c:	b480      	push	{r7}
  40359e:	b083      	sub	sp, #12
  4035a0:	af00      	add	r7, sp, #0
  4035a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4035a4:	687b      	ldr	r3, [r7, #4]
  4035a6:	2b07      	cmp	r3, #7
  4035a8:	d825      	bhi.n	4035f6 <osc_get_rate+0x5a>
  4035aa:	a201      	add	r2, pc, #4	; (adr r2, 4035b0 <osc_get_rate+0x14>)
  4035ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4035b0:	004035d1 	.word	0x004035d1
  4035b4:	004035d7 	.word	0x004035d7
  4035b8:	004035dd 	.word	0x004035dd
  4035bc:	004035e3 	.word	0x004035e3
  4035c0:	004035e7 	.word	0x004035e7
  4035c4:	004035eb 	.word	0x004035eb
  4035c8:	004035ef 	.word	0x004035ef
  4035cc:	004035f3 	.word	0x004035f3
		return OSC_SLCK_32K_RC_HZ;
  4035d0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4035d4:	e010      	b.n	4035f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4035d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4035da:	e00d      	b.n	4035f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4035dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4035e0:	e00a      	b.n	4035f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4035e2:	4b08      	ldr	r3, [pc, #32]	; (403604 <osc_get_rate+0x68>)
  4035e4:	e008      	b.n	4035f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4035e6:	4b08      	ldr	r3, [pc, #32]	; (403608 <osc_get_rate+0x6c>)
  4035e8:	e006      	b.n	4035f8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4035ea:	4b08      	ldr	r3, [pc, #32]	; (40360c <osc_get_rate+0x70>)
  4035ec:	e004      	b.n	4035f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4035ee:	4b07      	ldr	r3, [pc, #28]	; (40360c <osc_get_rate+0x70>)
  4035f0:	e002      	b.n	4035f8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4035f2:	4b06      	ldr	r3, [pc, #24]	; (40360c <osc_get_rate+0x70>)
  4035f4:	e000      	b.n	4035f8 <osc_get_rate+0x5c>
	return 0;
  4035f6:	2300      	movs	r3, #0
}
  4035f8:	4618      	mov	r0, r3
  4035fa:	370c      	adds	r7, #12
  4035fc:	46bd      	mov	sp, r7
  4035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  403602:	4770      	bx	lr
  403604:	003d0900 	.word	0x003d0900
  403608:	007a1200 	.word	0x007a1200
  40360c:	00b71b00 	.word	0x00b71b00

00403610 <sysclk_get_main_hz>:
{
  403610:	b580      	push	{r7, lr}
  403612:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  403614:	2006      	movs	r0, #6
  403616:	4b05      	ldr	r3, [pc, #20]	; (40362c <sysclk_get_main_hz+0x1c>)
  403618:	4798      	blx	r3
  40361a:	4602      	mov	r2, r0
  40361c:	4613      	mov	r3, r2
  40361e:	009b      	lsls	r3, r3, #2
  403620:	4413      	add	r3, r2
  403622:	009a      	lsls	r2, r3, #2
  403624:	4413      	add	r3, r2
}
  403626:	4618      	mov	r0, r3
  403628:	bd80      	pop	{r7, pc}
  40362a:	bf00      	nop
  40362c:	0040359d 	.word	0x0040359d

00403630 <sysclk_get_cpu_hz>:
{
  403630:	b580      	push	{r7, lr}
  403632:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403634:	4b02      	ldr	r3, [pc, #8]	; (403640 <sysclk_get_cpu_hz+0x10>)
  403636:	4798      	blx	r3
  403638:	4603      	mov	r3, r0
}
  40363a:	4618      	mov	r0, r3
  40363c:	bd80      	pop	{r7, pc}
  40363e:	bf00      	nop
  403640:	00403611 	.word	0x00403611

00403644 <sysclk_get_peripheral_hz>:
{
  403644:	b580      	push	{r7, lr}
  403646:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403648:	4b02      	ldr	r3, [pc, #8]	; (403654 <sysclk_get_peripheral_hz+0x10>)
  40364a:	4798      	blx	r3
  40364c:	4603      	mov	r3, r0
  40364e:	085b      	lsrs	r3, r3, #1
}
  403650:	4618      	mov	r0, r3
  403652:	bd80      	pop	{r7, pc}
  403654:	00403611 	.word	0x00403611

00403658 <sysclk_enable_peripheral_clock>:
{
  403658:	b580      	push	{r7, lr}
  40365a:	b082      	sub	sp, #8
  40365c:	af00      	add	r7, sp, #0
  40365e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  403660:	6878      	ldr	r0, [r7, #4]
  403662:	4b03      	ldr	r3, [pc, #12]	; (403670 <sysclk_enable_peripheral_clock+0x18>)
  403664:	4798      	blx	r3
}
  403666:	bf00      	nop
  403668:	3708      	adds	r7, #8
  40366a:	46bd      	mov	sp, r7
  40366c:	bd80      	pop	{r7, pc}
  40366e:	bf00      	nop
  403670:	00400fc1 	.word	0x00400fc1

00403674 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  403674:	b580      	push	{r7, lr}
  403676:	b08c      	sub	sp, #48	; 0x30
  403678:	af00      	add	r7, sp, #0
  40367a:	6078      	str	r0, [r7, #4]
  40367c:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40367e:	4b49      	ldr	r3, [pc, #292]	; (4037a4 <usart_serial_init+0x130>)
  403680:	4798      	blx	r3
  403682:	4603      	mov	r3, r0
  403684:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  403686:	683b      	ldr	r3, [r7, #0]
  403688:	681b      	ldr	r3, [r3, #0]
  40368a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  40368c:	683b      	ldr	r3, [r7, #0]
  40368e:	689b      	ldr	r3, [r3, #8]
  403690:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  403692:	683b      	ldr	r3, [r7, #0]
  403694:	681b      	ldr	r3, [r3, #0]
  403696:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  403698:	683b      	ldr	r3, [r7, #0]
  40369a:	685b      	ldr	r3, [r3, #4]
  40369c:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40369e:	683b      	ldr	r3, [r7, #0]
  4036a0:	689b      	ldr	r3, [r3, #8]
  4036a2:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4036a4:	683b      	ldr	r3, [r7, #0]
  4036a6:	68db      	ldr	r3, [r3, #12]
  4036a8:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4036aa:	2300      	movs	r3, #0
  4036ac:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4036ae:	687b      	ldr	r3, [r7, #4]
  4036b0:	4a3d      	ldr	r2, [pc, #244]	; (4037a8 <usart_serial_init+0x134>)
  4036b2:	4293      	cmp	r3, r2
  4036b4:	d108      	bne.n	4036c8 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4036b6:	2007      	movs	r0, #7
  4036b8:	4b3c      	ldr	r3, [pc, #240]	; (4037ac <usart_serial_init+0x138>)
  4036ba:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036c0:	4619      	mov	r1, r3
  4036c2:	6878      	ldr	r0, [r7, #4]
  4036c4:	4b3a      	ldr	r3, [pc, #232]	; (4037b0 <usart_serial_init+0x13c>)
  4036c6:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4036c8:	687b      	ldr	r3, [r7, #4]
  4036ca:	4a3a      	ldr	r2, [pc, #232]	; (4037b4 <usart_serial_init+0x140>)
  4036cc:	4293      	cmp	r3, r2
  4036ce:	d108      	bne.n	4036e2 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4036d0:	2008      	movs	r0, #8
  4036d2:	4b36      	ldr	r3, [pc, #216]	; (4037ac <usart_serial_init+0x138>)
  4036d4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036da:	4619      	mov	r1, r3
  4036dc:	6878      	ldr	r0, [r7, #4]
  4036de:	4b34      	ldr	r3, [pc, #208]	; (4037b0 <usart_serial_init+0x13c>)
  4036e0:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4036e2:	687b      	ldr	r3, [r7, #4]
  4036e4:	4a34      	ldr	r2, [pc, #208]	; (4037b8 <usart_serial_init+0x144>)
  4036e6:	4293      	cmp	r3, r2
  4036e8:	d108      	bne.n	4036fc <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4036ea:	202c      	movs	r0, #44	; 0x2c
  4036ec:	4b2f      	ldr	r3, [pc, #188]	; (4037ac <usart_serial_init+0x138>)
  4036ee:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4036f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4036f4:	4619      	mov	r1, r3
  4036f6:	6878      	ldr	r0, [r7, #4]
  4036f8:	4b2d      	ldr	r3, [pc, #180]	; (4037b0 <usart_serial_init+0x13c>)
  4036fa:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4036fc:	687b      	ldr	r3, [r7, #4]
  4036fe:	4a2f      	ldr	r2, [pc, #188]	; (4037bc <usart_serial_init+0x148>)
  403700:	4293      	cmp	r3, r2
  403702:	d108      	bne.n	403716 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  403704:	202d      	movs	r0, #45	; 0x2d
  403706:	4b29      	ldr	r3, [pc, #164]	; (4037ac <usart_serial_init+0x138>)
  403708:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40370a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40370e:	4619      	mov	r1, r3
  403710:	6878      	ldr	r0, [r7, #4]
  403712:	4b27      	ldr	r3, [pc, #156]	; (4037b0 <usart_serial_init+0x13c>)
  403714:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403716:	687b      	ldr	r3, [r7, #4]
  403718:	4a29      	ldr	r2, [pc, #164]	; (4037c0 <usart_serial_init+0x14c>)
  40371a:	4293      	cmp	r3, r2
  40371c:	d111      	bne.n	403742 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40371e:	200d      	movs	r0, #13
  403720:	4b22      	ldr	r3, [pc, #136]	; (4037ac <usart_serial_init+0x138>)
  403722:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403724:	4b1f      	ldr	r3, [pc, #124]	; (4037a4 <usart_serial_init+0x130>)
  403726:	4798      	blx	r3
  403728:	4602      	mov	r2, r0
  40372a:	f107 030c 	add.w	r3, r7, #12
  40372e:	4619      	mov	r1, r3
  403730:	6878      	ldr	r0, [r7, #4]
  403732:	4b24      	ldr	r3, [pc, #144]	; (4037c4 <usart_serial_init+0x150>)
  403734:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403736:	6878      	ldr	r0, [r7, #4]
  403738:	4b23      	ldr	r3, [pc, #140]	; (4037c8 <usart_serial_init+0x154>)
  40373a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40373c:	6878      	ldr	r0, [r7, #4]
  40373e:	4b23      	ldr	r3, [pc, #140]	; (4037cc <usart_serial_init+0x158>)
  403740:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403742:	687b      	ldr	r3, [r7, #4]
  403744:	4a22      	ldr	r2, [pc, #136]	; (4037d0 <usart_serial_init+0x15c>)
  403746:	4293      	cmp	r3, r2
  403748:	d111      	bne.n	40376e <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40374a:	200e      	movs	r0, #14
  40374c:	4b17      	ldr	r3, [pc, #92]	; (4037ac <usart_serial_init+0x138>)
  40374e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403750:	4b14      	ldr	r3, [pc, #80]	; (4037a4 <usart_serial_init+0x130>)
  403752:	4798      	blx	r3
  403754:	4602      	mov	r2, r0
  403756:	f107 030c 	add.w	r3, r7, #12
  40375a:	4619      	mov	r1, r3
  40375c:	6878      	ldr	r0, [r7, #4]
  40375e:	4b19      	ldr	r3, [pc, #100]	; (4037c4 <usart_serial_init+0x150>)
  403760:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403762:	6878      	ldr	r0, [r7, #4]
  403764:	4b18      	ldr	r3, [pc, #96]	; (4037c8 <usart_serial_init+0x154>)
  403766:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403768:	6878      	ldr	r0, [r7, #4]
  40376a:	4b18      	ldr	r3, [pc, #96]	; (4037cc <usart_serial_init+0x158>)
  40376c:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40376e:	687b      	ldr	r3, [r7, #4]
  403770:	4a18      	ldr	r2, [pc, #96]	; (4037d4 <usart_serial_init+0x160>)
  403772:	4293      	cmp	r3, r2
  403774:	d111      	bne.n	40379a <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  403776:	200f      	movs	r0, #15
  403778:	4b0c      	ldr	r3, [pc, #48]	; (4037ac <usart_serial_init+0x138>)
  40377a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40377c:	4b09      	ldr	r3, [pc, #36]	; (4037a4 <usart_serial_init+0x130>)
  40377e:	4798      	blx	r3
  403780:	4602      	mov	r2, r0
  403782:	f107 030c 	add.w	r3, r7, #12
  403786:	4619      	mov	r1, r3
  403788:	6878      	ldr	r0, [r7, #4]
  40378a:	4b0e      	ldr	r3, [pc, #56]	; (4037c4 <usart_serial_init+0x150>)
  40378c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40378e:	6878      	ldr	r0, [r7, #4]
  403790:	4b0d      	ldr	r3, [pc, #52]	; (4037c8 <usart_serial_init+0x154>)
  403792:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403794:	6878      	ldr	r0, [r7, #4]
  403796:	4b0d      	ldr	r3, [pc, #52]	; (4037cc <usart_serial_init+0x158>)
  403798:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40379a:	bf00      	nop
  40379c:	3730      	adds	r7, #48	; 0x30
  40379e:	46bd      	mov	sp, r7
  4037a0:	bd80      	pop	{r7, pc}
  4037a2:	bf00      	nop
  4037a4:	00403645 	.word	0x00403645
  4037a8:	400e0800 	.word	0x400e0800
  4037ac:	00403659 	.word	0x00403659
  4037b0:	00401a43 	.word	0x00401a43
  4037b4:	400e0a00 	.word	0x400e0a00
  4037b8:	400e1a00 	.word	0x400e1a00
  4037bc:	400e1c00 	.word	0x400e1c00
  4037c0:	40024000 	.word	0x40024000
  4037c4:	00401bdd 	.word	0x00401bdd
  4037c8:	00401c61 	.word	0x00401c61
  4037cc:	00401c95 	.word	0x00401c95
  4037d0:	40028000 	.word	0x40028000
  4037d4:	4002c000 	.word	0x4002c000

004037d8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4037d8:	b580      	push	{r7, lr}
  4037da:	b082      	sub	sp, #8
  4037dc:	af00      	add	r7, sp, #0
  4037de:	6078      	str	r0, [r7, #4]
  4037e0:	460b      	mov	r3, r1
  4037e2:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4037e4:	687b      	ldr	r3, [r7, #4]
  4037e6:	4a36      	ldr	r2, [pc, #216]	; (4038c0 <usart_serial_putchar+0xe8>)
  4037e8:	4293      	cmp	r3, r2
  4037ea:	d10a      	bne.n	403802 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4037ec:	bf00      	nop
  4037ee:	78fb      	ldrb	r3, [r7, #3]
  4037f0:	4619      	mov	r1, r3
  4037f2:	6878      	ldr	r0, [r7, #4]
  4037f4:	4b33      	ldr	r3, [pc, #204]	; (4038c4 <usart_serial_putchar+0xec>)
  4037f6:	4798      	blx	r3
  4037f8:	4603      	mov	r3, r0
  4037fa:	2b00      	cmp	r3, #0
  4037fc:	d1f7      	bne.n	4037ee <usart_serial_putchar+0x16>
		return 1;
  4037fe:	2301      	movs	r3, #1
  403800:	e05a      	b.n	4038b8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403802:	687b      	ldr	r3, [r7, #4]
  403804:	4a30      	ldr	r2, [pc, #192]	; (4038c8 <usart_serial_putchar+0xf0>)
  403806:	4293      	cmp	r3, r2
  403808:	d10a      	bne.n	403820 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40380a:	bf00      	nop
  40380c:	78fb      	ldrb	r3, [r7, #3]
  40380e:	4619      	mov	r1, r3
  403810:	6878      	ldr	r0, [r7, #4]
  403812:	4b2c      	ldr	r3, [pc, #176]	; (4038c4 <usart_serial_putchar+0xec>)
  403814:	4798      	blx	r3
  403816:	4603      	mov	r3, r0
  403818:	2b00      	cmp	r3, #0
  40381a:	d1f7      	bne.n	40380c <usart_serial_putchar+0x34>
		return 1;
  40381c:	2301      	movs	r3, #1
  40381e:	e04b      	b.n	4038b8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403820:	687b      	ldr	r3, [r7, #4]
  403822:	4a2a      	ldr	r2, [pc, #168]	; (4038cc <usart_serial_putchar+0xf4>)
  403824:	4293      	cmp	r3, r2
  403826:	d10a      	bne.n	40383e <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  403828:	bf00      	nop
  40382a:	78fb      	ldrb	r3, [r7, #3]
  40382c:	4619      	mov	r1, r3
  40382e:	6878      	ldr	r0, [r7, #4]
  403830:	4b24      	ldr	r3, [pc, #144]	; (4038c4 <usart_serial_putchar+0xec>)
  403832:	4798      	blx	r3
  403834:	4603      	mov	r3, r0
  403836:	2b00      	cmp	r3, #0
  403838:	d1f7      	bne.n	40382a <usart_serial_putchar+0x52>
		return 1;
  40383a:	2301      	movs	r3, #1
  40383c:	e03c      	b.n	4038b8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40383e:	687b      	ldr	r3, [r7, #4]
  403840:	4a23      	ldr	r2, [pc, #140]	; (4038d0 <usart_serial_putchar+0xf8>)
  403842:	4293      	cmp	r3, r2
  403844:	d10a      	bne.n	40385c <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  403846:	bf00      	nop
  403848:	78fb      	ldrb	r3, [r7, #3]
  40384a:	4619      	mov	r1, r3
  40384c:	6878      	ldr	r0, [r7, #4]
  40384e:	4b1d      	ldr	r3, [pc, #116]	; (4038c4 <usart_serial_putchar+0xec>)
  403850:	4798      	blx	r3
  403852:	4603      	mov	r3, r0
  403854:	2b00      	cmp	r3, #0
  403856:	d1f7      	bne.n	403848 <usart_serial_putchar+0x70>
		return 1;
  403858:	2301      	movs	r3, #1
  40385a:	e02d      	b.n	4038b8 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40385c:	687b      	ldr	r3, [r7, #4]
  40385e:	4a1d      	ldr	r2, [pc, #116]	; (4038d4 <usart_serial_putchar+0xfc>)
  403860:	4293      	cmp	r3, r2
  403862:	d10a      	bne.n	40387a <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  403864:	bf00      	nop
  403866:	78fb      	ldrb	r3, [r7, #3]
  403868:	4619      	mov	r1, r3
  40386a:	6878      	ldr	r0, [r7, #4]
  40386c:	4b1a      	ldr	r3, [pc, #104]	; (4038d8 <usart_serial_putchar+0x100>)
  40386e:	4798      	blx	r3
  403870:	4603      	mov	r3, r0
  403872:	2b00      	cmp	r3, #0
  403874:	d1f7      	bne.n	403866 <usart_serial_putchar+0x8e>
		return 1;
  403876:	2301      	movs	r3, #1
  403878:	e01e      	b.n	4038b8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40387a:	687b      	ldr	r3, [r7, #4]
  40387c:	4a17      	ldr	r2, [pc, #92]	; (4038dc <usart_serial_putchar+0x104>)
  40387e:	4293      	cmp	r3, r2
  403880:	d10a      	bne.n	403898 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  403882:	bf00      	nop
  403884:	78fb      	ldrb	r3, [r7, #3]
  403886:	4619      	mov	r1, r3
  403888:	6878      	ldr	r0, [r7, #4]
  40388a:	4b13      	ldr	r3, [pc, #76]	; (4038d8 <usart_serial_putchar+0x100>)
  40388c:	4798      	blx	r3
  40388e:	4603      	mov	r3, r0
  403890:	2b00      	cmp	r3, #0
  403892:	d1f7      	bne.n	403884 <usart_serial_putchar+0xac>
		return 1;
  403894:	2301      	movs	r3, #1
  403896:	e00f      	b.n	4038b8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403898:	687b      	ldr	r3, [r7, #4]
  40389a:	4a11      	ldr	r2, [pc, #68]	; (4038e0 <usart_serial_putchar+0x108>)
  40389c:	4293      	cmp	r3, r2
  40389e:	d10a      	bne.n	4038b6 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  4038a0:	bf00      	nop
  4038a2:	78fb      	ldrb	r3, [r7, #3]
  4038a4:	4619      	mov	r1, r3
  4038a6:	6878      	ldr	r0, [r7, #4]
  4038a8:	4b0b      	ldr	r3, [pc, #44]	; (4038d8 <usart_serial_putchar+0x100>)
  4038aa:	4798      	blx	r3
  4038ac:	4603      	mov	r3, r0
  4038ae:	2b00      	cmp	r3, #0
  4038b0:	d1f7      	bne.n	4038a2 <usart_serial_putchar+0xca>
		return 1;
  4038b2:	2301      	movs	r3, #1
  4038b4:	e000      	b.n	4038b8 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4038b6:	2300      	movs	r3, #0
}
  4038b8:	4618      	mov	r0, r3
  4038ba:	3708      	adds	r7, #8
  4038bc:	46bd      	mov	sp, r7
  4038be:	bd80      	pop	{r7, pc}
  4038c0:	400e0800 	.word	0x400e0800
  4038c4:	00401a9b 	.word	0x00401a9b
  4038c8:	400e0a00 	.word	0x400e0a00
  4038cc:	400e1a00 	.word	0x400e1a00
  4038d0:	400e1c00 	.word	0x400e1c00
  4038d4:	40024000 	.word	0x40024000
  4038d8:	00401d01 	.word	0x00401d01
  4038dc:	40028000 	.word	0x40028000
  4038e0:	4002c000 	.word	0x4002c000

004038e4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4038e4:	b580      	push	{r7, lr}
  4038e6:	b084      	sub	sp, #16
  4038e8:	af00      	add	r7, sp, #0
  4038ea:	6078      	str	r0, [r7, #4]
  4038ec:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4038ee:	2300      	movs	r3, #0
  4038f0:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4038f2:	687b      	ldr	r3, [r7, #4]
  4038f4:	4a34      	ldr	r2, [pc, #208]	; (4039c8 <usart_serial_getchar+0xe4>)
  4038f6:	4293      	cmp	r3, r2
  4038f8:	d107      	bne.n	40390a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4038fa:	bf00      	nop
  4038fc:	6839      	ldr	r1, [r7, #0]
  4038fe:	6878      	ldr	r0, [r7, #4]
  403900:	4b32      	ldr	r3, [pc, #200]	; (4039cc <usart_serial_getchar+0xe8>)
  403902:	4798      	blx	r3
  403904:	4603      	mov	r3, r0
  403906:	2b00      	cmp	r3, #0
  403908:	d1f8      	bne.n	4038fc <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40390a:	687b      	ldr	r3, [r7, #4]
  40390c:	4a30      	ldr	r2, [pc, #192]	; (4039d0 <usart_serial_getchar+0xec>)
  40390e:	4293      	cmp	r3, r2
  403910:	d107      	bne.n	403922 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  403912:	bf00      	nop
  403914:	6839      	ldr	r1, [r7, #0]
  403916:	6878      	ldr	r0, [r7, #4]
  403918:	4b2c      	ldr	r3, [pc, #176]	; (4039cc <usart_serial_getchar+0xe8>)
  40391a:	4798      	blx	r3
  40391c:	4603      	mov	r3, r0
  40391e:	2b00      	cmp	r3, #0
  403920:	d1f8      	bne.n	403914 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403922:	687b      	ldr	r3, [r7, #4]
  403924:	4a2b      	ldr	r2, [pc, #172]	; (4039d4 <usart_serial_getchar+0xf0>)
  403926:	4293      	cmp	r3, r2
  403928:	d107      	bne.n	40393a <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  40392a:	bf00      	nop
  40392c:	6839      	ldr	r1, [r7, #0]
  40392e:	6878      	ldr	r0, [r7, #4]
  403930:	4b26      	ldr	r3, [pc, #152]	; (4039cc <usart_serial_getchar+0xe8>)
  403932:	4798      	blx	r3
  403934:	4603      	mov	r3, r0
  403936:	2b00      	cmp	r3, #0
  403938:	d1f8      	bne.n	40392c <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40393a:	687b      	ldr	r3, [r7, #4]
  40393c:	4a26      	ldr	r2, [pc, #152]	; (4039d8 <usart_serial_getchar+0xf4>)
  40393e:	4293      	cmp	r3, r2
  403940:	d107      	bne.n	403952 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  403942:	bf00      	nop
  403944:	6839      	ldr	r1, [r7, #0]
  403946:	6878      	ldr	r0, [r7, #4]
  403948:	4b20      	ldr	r3, [pc, #128]	; (4039cc <usart_serial_getchar+0xe8>)
  40394a:	4798      	blx	r3
  40394c:	4603      	mov	r3, r0
  40394e:	2b00      	cmp	r3, #0
  403950:	d1f8      	bne.n	403944 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403952:	687b      	ldr	r3, [r7, #4]
  403954:	4a21      	ldr	r2, [pc, #132]	; (4039dc <usart_serial_getchar+0xf8>)
  403956:	4293      	cmp	r3, r2
  403958:	d10d      	bne.n	403976 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  40395a:	bf00      	nop
  40395c:	f107 030c 	add.w	r3, r7, #12
  403960:	4619      	mov	r1, r3
  403962:	6878      	ldr	r0, [r7, #4]
  403964:	4b1e      	ldr	r3, [pc, #120]	; (4039e0 <usart_serial_getchar+0xfc>)
  403966:	4798      	blx	r3
  403968:	4603      	mov	r3, r0
  40396a:	2b00      	cmp	r3, #0
  40396c:	d1f6      	bne.n	40395c <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40396e:	68fb      	ldr	r3, [r7, #12]
  403970:	b2da      	uxtb	r2, r3
  403972:	683b      	ldr	r3, [r7, #0]
  403974:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403976:	687b      	ldr	r3, [r7, #4]
  403978:	4a1a      	ldr	r2, [pc, #104]	; (4039e4 <usart_serial_getchar+0x100>)
  40397a:	4293      	cmp	r3, r2
  40397c:	d10d      	bne.n	40399a <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40397e:	bf00      	nop
  403980:	f107 030c 	add.w	r3, r7, #12
  403984:	4619      	mov	r1, r3
  403986:	6878      	ldr	r0, [r7, #4]
  403988:	4b15      	ldr	r3, [pc, #84]	; (4039e0 <usart_serial_getchar+0xfc>)
  40398a:	4798      	blx	r3
  40398c:	4603      	mov	r3, r0
  40398e:	2b00      	cmp	r3, #0
  403990:	d1f6      	bne.n	403980 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  403992:	68fb      	ldr	r3, [r7, #12]
  403994:	b2da      	uxtb	r2, r3
  403996:	683b      	ldr	r3, [r7, #0]
  403998:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40399a:	687b      	ldr	r3, [r7, #4]
  40399c:	4a12      	ldr	r2, [pc, #72]	; (4039e8 <usart_serial_getchar+0x104>)
  40399e:	4293      	cmp	r3, r2
  4039a0:	d10d      	bne.n	4039be <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  4039a2:	bf00      	nop
  4039a4:	f107 030c 	add.w	r3, r7, #12
  4039a8:	4619      	mov	r1, r3
  4039aa:	6878      	ldr	r0, [r7, #4]
  4039ac:	4b0c      	ldr	r3, [pc, #48]	; (4039e0 <usart_serial_getchar+0xfc>)
  4039ae:	4798      	blx	r3
  4039b0:	4603      	mov	r3, r0
  4039b2:	2b00      	cmp	r3, #0
  4039b4:	d1f6      	bne.n	4039a4 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  4039b6:	68fb      	ldr	r3, [r7, #12]
  4039b8:	b2da      	uxtb	r2, r3
  4039ba:	683b      	ldr	r3, [r7, #0]
  4039bc:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4039be:	bf00      	nop
  4039c0:	3710      	adds	r7, #16
  4039c2:	46bd      	mov	sp, r7
  4039c4:	bd80      	pop	{r7, pc}
  4039c6:	bf00      	nop
  4039c8:	400e0800 	.word	0x400e0800
  4039cc:	00401acb 	.word	0x00401acb
  4039d0:	400e0a00 	.word	0x400e0a00
  4039d4:	400e1a00 	.word	0x400e1a00
  4039d8:	400e1c00 	.word	0x400e1c00
  4039dc:	40024000 	.word	0x40024000
  4039e0:	00401d33 	.word	0x00401d33
  4039e4:	40028000 	.word	0x40028000
  4039e8:	4002c000 	.word	0x4002c000

004039ec <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4039ec:	b580      	push	{r7, lr}
  4039ee:	b082      	sub	sp, #8
  4039f0:	af00      	add	r7, sp, #0
  4039f2:	6078      	str	r0, [r7, #4]
  4039f4:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4039f6:	4a0f      	ldr	r2, [pc, #60]	; (403a34 <stdio_serial_init+0x48>)
  4039f8:	687b      	ldr	r3, [r7, #4]
  4039fa:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4039fc:	4b0e      	ldr	r3, [pc, #56]	; (403a38 <stdio_serial_init+0x4c>)
  4039fe:	4a0f      	ldr	r2, [pc, #60]	; (403a3c <stdio_serial_init+0x50>)
  403a00:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403a02:	4b0f      	ldr	r3, [pc, #60]	; (403a40 <stdio_serial_init+0x54>)
  403a04:	4a0f      	ldr	r2, [pc, #60]	; (403a44 <stdio_serial_init+0x58>)
  403a06:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  403a08:	6839      	ldr	r1, [r7, #0]
  403a0a:	6878      	ldr	r0, [r7, #4]
  403a0c:	4b0e      	ldr	r3, [pc, #56]	; (403a48 <stdio_serial_init+0x5c>)
  403a0e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403a10:	4b0e      	ldr	r3, [pc, #56]	; (403a4c <stdio_serial_init+0x60>)
  403a12:	681b      	ldr	r3, [r3, #0]
  403a14:	689b      	ldr	r3, [r3, #8]
  403a16:	2100      	movs	r1, #0
  403a18:	4618      	mov	r0, r3
  403a1a:	4b0d      	ldr	r3, [pc, #52]	; (403a50 <stdio_serial_init+0x64>)
  403a1c:	4798      	blx	r3
	setbuf(stdin, NULL);
  403a1e:	4b0b      	ldr	r3, [pc, #44]	; (403a4c <stdio_serial_init+0x60>)
  403a20:	681b      	ldr	r3, [r3, #0]
  403a22:	685b      	ldr	r3, [r3, #4]
  403a24:	2100      	movs	r1, #0
  403a26:	4618      	mov	r0, r3
  403a28:	4b09      	ldr	r3, [pc, #36]	; (403a50 <stdio_serial_init+0x64>)
  403a2a:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  403a2c:	bf00      	nop
  403a2e:	3708      	adds	r7, #8
  403a30:	46bd      	mov	sp, r7
  403a32:	bd80      	pop	{r7, pc}
  403a34:	20400a8c 	.word	0x20400a8c
  403a38:	20400a88 	.word	0x20400a88
  403a3c:	004037d9 	.word	0x004037d9
  403a40:	20400a84 	.word	0x20400a84
  403a44:	004038e5 	.word	0x004038e5
  403a48:	00403675 	.word	0x00403675
  403a4c:	2040000c 	.word	0x2040000c
  403a50:	0040752d 	.word	0x0040752d

00403a54 <FusionRadiansToDegrees>:
static inline float FusionRadiansToDegrees(const float radians) {
  403a54:	b480      	push	{r7}
  403a56:	b083      	sub	sp, #12
  403a58:	af00      	add	r7, sp, #0
  403a5a:	ed87 0a01 	vstr	s0, [r7, #4]
    return radians * (180.0f / (float) M_PI);
  403a5e:	edd7 7a01 	vldr	s15, [r7, #4]
  403a62:	ed9f 7a05 	vldr	s14, [pc, #20]	; 403a78 <FusionRadiansToDegrees+0x24>
  403a66:	ee67 7a87 	vmul.f32	s15, s15, s14
}
  403a6a:	eeb0 0a67 	vmov.f32	s0, s15
  403a6e:	370c      	adds	r7, #12
  403a70:	46bd      	mov	sp, r7
  403a72:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a76:	4770      	bx	lr
  403a78:	42652ee0 	.word	0x42652ee0

00403a7c <FusionQuaternionToEuler>:
/**
 * @brief Converts a quaternion to Euler angles in degrees.
 * @param quaternion Quaternion.
 * @return Euler angles in degrees.
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
  403a7c:	b590      	push	{r4, r7, lr}
  403a7e:	b08b      	sub	sp, #44	; 0x2c
  403a80:	af00      	add	r7, sp, #0
  403a82:	6178      	str	r0, [r7, #20]
  403a84:	eeb0 6a40 	vmov.f32	s12, s0
  403a88:	eef0 6a60 	vmov.f32	s13, s1
  403a8c:	eeb0 7a41 	vmov.f32	s14, s2
  403a90:	eef0 7a61 	vmov.f32	s15, s3
  403a94:	ed87 6a01 	vstr	s12, [r7, #4]
  403a98:	edc7 6a02 	vstr	s13, [r7, #8]
  403a9c:	ed87 7a03 	vstr	s14, [r7, #12]
  403aa0:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
  403aa4:	ed97 7a03 	vldr	s14, [r7, #12]
  403aa8:	edd7 7a03 	vldr	s15, [r7, #12]
  403aac:	ee67 7a27 	vmul.f32	s15, s14, s15
  403ab0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  403ab4:	ee77 7a67 	vsub.f32	s15, s14, s15
  403ab8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    FusionEuler euler;
    euler.angle.roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x));
  403abc:	ed97 7a01 	vldr	s14, [r7, #4]
  403ac0:	edd7 7a02 	vldr	s15, [r7, #8]
  403ac4:	ee27 7a27 	vmul.f32	s14, s14, s15
  403ac8:	edd7 6a03 	vldr	s13, [r7, #12]
  403acc:	edd7 7a04 	vldr	s15, [r7, #16]
  403ad0:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403ad4:	ee77 6a27 	vadd.f32	s13, s14, s15
  403ad8:	ed97 7a02 	vldr	s14, [r7, #8]
  403adc:	edd7 7a02 	vldr	s15, [r7, #8]
  403ae0:	ee67 7a27 	vmul.f32	s15, s14, s15
  403ae4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
  403ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
  403aec:	ee17 1a90 	vmov	r1, s15
  403af0:	ee16 0a90 	vmov	r0, s13
  403af4:	4b2d      	ldr	r3, [pc, #180]	; (403bac <FusionQuaternionToEuler+0x130>)
  403af6:	4798      	blx	r3
  403af8:	4603      	mov	r3, r0
  403afa:	ee00 3a10 	vmov	s0, r3
  403afe:	4b2c      	ldr	r3, [pc, #176]	; (403bb0 <FusionQuaternionToEuler+0x134>)
  403b00:	4798      	blx	r3
  403b02:	eef0 7a40 	vmov.f32	s15, s0
  403b06:	edc7 7a06 	vstr	s15, [r7, #24]
    euler.angle.pitch = FusionRadiansToDegrees(asinf(2.0f * (Q.w * Q.y - Q.z * Q.x)));
  403b0a:	ed97 7a01 	vldr	s14, [r7, #4]
  403b0e:	edd7 7a03 	vldr	s15, [r7, #12]
  403b12:	ee27 7a27 	vmul.f32	s14, s14, s15
  403b16:	edd7 6a04 	vldr	s13, [r7, #16]
  403b1a:	edd7 7a02 	vldr	s15, [r7, #8]
  403b1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403b22:	ee77 7a67 	vsub.f32	s15, s14, s15
  403b26:	ee77 7aa7 	vadd.f32	s15, s15, s15
  403b2a:	ee17 0a90 	vmov	r0, s15
  403b2e:	4b21      	ldr	r3, [pc, #132]	; (403bb4 <FusionQuaternionToEuler+0x138>)
  403b30:	4798      	blx	r3
  403b32:	4603      	mov	r3, r0
  403b34:	ee00 3a10 	vmov	s0, r3
  403b38:	4b1d      	ldr	r3, [pc, #116]	; (403bb0 <FusionQuaternionToEuler+0x134>)
  403b3a:	4798      	blx	r3
  403b3c:	eef0 7a40 	vmov.f32	s15, s0
  403b40:	edc7 7a07 	vstr	s15, [r7, #28]
    euler.angle.yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z));
  403b44:	ed97 7a01 	vldr	s14, [r7, #4]
  403b48:	edd7 7a04 	vldr	s15, [r7, #16]
  403b4c:	ee27 7a27 	vmul.f32	s14, s14, s15
  403b50:	edd7 6a02 	vldr	s13, [r7, #8]
  403b54:	edd7 7a03 	vldr	s15, [r7, #12]
  403b58:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403b5c:	ee77 6a27 	vadd.f32	s13, s14, s15
  403b60:	ed97 7a04 	vldr	s14, [r7, #16]
  403b64:	edd7 7a04 	vldr	s15, [r7, #16]
  403b68:	ee67 7a27 	vmul.f32	s15, s14, s15
  403b6c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
  403b70:	ee77 7a67 	vsub.f32	s15, s14, s15
  403b74:	ee17 1a90 	vmov	r1, s15
  403b78:	ee16 0a90 	vmov	r0, s13
  403b7c:	4b0b      	ldr	r3, [pc, #44]	; (403bac <FusionQuaternionToEuler+0x130>)
  403b7e:	4798      	blx	r3
  403b80:	4603      	mov	r3, r0
  403b82:	ee00 3a10 	vmov	s0, r3
  403b86:	4b0a      	ldr	r3, [pc, #40]	; (403bb0 <FusionQuaternionToEuler+0x134>)
  403b88:	4798      	blx	r3
  403b8a:	eef0 7a40 	vmov.f32	s15, s0
  403b8e:	edc7 7a08 	vstr	s15, [r7, #32]
    return euler;
  403b92:	697b      	ldr	r3, [r7, #20]
  403b94:	461c      	mov	r4, r3
  403b96:	f107 0318 	add.w	r3, r7, #24
  403b9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  403b9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#undef Q
}
  403ba2:	6978      	ldr	r0, [r7, #20]
  403ba4:	372c      	adds	r7, #44	; 0x2c
  403ba6:	46bd      	mov	sp, r7
  403ba8:	bd90      	pop	{r4, r7, pc}
  403baa:	bf00      	nop
  403bac:	004044a1 	.word	0x004044a1
  403bb0:	00403a55 	.word	0x00403a55
  403bb4:	00404401 	.word	0x00404401

00403bb8 <RTT_init>:

/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  403bb8:	b580      	push	{r7, lr}
  403bba:	b086      	sub	sp, #24
  403bbc:	af00      	add	r7, sp, #0
  403bbe:	60f8      	str	r0, [r7, #12]
  403bc0:	60b9      	str	r1, [r7, #8]
  403bc2:	607a      	str	r2, [r7, #4]

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  403bc4:	eddf 6a26 	vldr	s13, [pc, #152]	; 403c60 <RTT_init+0xa8>
  403bc8:	ed97 7a03 	vldr	s14, [r7, #12]
  403bcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
  403bd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  403bd4:	edc7 7a00 	vstr	s15, [r7]
  403bd8:	883b      	ldrh	r3, [r7, #0]
  403bda:	82fb      	strh	r3, [r7, #22]
	
	rtt_sel_source(RTT, false);
  403bdc:	2100      	movs	r1, #0
  403bde:	4821      	ldr	r0, [pc, #132]	; (403c64 <RTT_init+0xac>)
  403be0:	4b21      	ldr	r3, [pc, #132]	; (403c68 <RTT_init+0xb0>)
  403be2:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  403be4:	8afb      	ldrh	r3, [r7, #22]
  403be6:	4619      	mov	r1, r3
  403be8:	481e      	ldr	r0, [pc, #120]	; (403c64 <RTT_init+0xac>)
  403bea:	4b20      	ldr	r3, [pc, #128]	; (403c6c <RTT_init+0xb4>)
  403bec:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  403bee:	687b      	ldr	r3, [r7, #4]
  403bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  403bf4:	2b00      	cmp	r3, #0
  403bf6:	d012      	beq.n	403c1e <RTT_init+0x66>
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  403bf8:	481a      	ldr	r0, [pc, #104]	; (403c64 <RTT_init+0xac>)
  403bfa:	4b1d      	ldr	r3, [pc, #116]	; (403c70 <RTT_init+0xb8>)
  403bfc:	4798      	blx	r3
  403bfe:	6138      	str	r0, [r7, #16]
		while (ul_previous_time == rtt_read_timer_value(RTT));
  403c00:	bf00      	nop
  403c02:	4818      	ldr	r0, [pc, #96]	; (403c64 <RTT_init+0xac>)
  403c04:	4b1a      	ldr	r3, [pc, #104]	; (403c70 <RTT_init+0xb8>)
  403c06:	4798      	blx	r3
  403c08:	4602      	mov	r2, r0
  403c0a:	693b      	ldr	r3, [r7, #16]
  403c0c:	429a      	cmp	r2, r3
  403c0e:	d0f8      	beq.n	403c02 <RTT_init+0x4a>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  403c10:	68ba      	ldr	r2, [r7, #8]
  403c12:	693b      	ldr	r3, [r7, #16]
  403c14:	4413      	add	r3, r2
  403c16:	4619      	mov	r1, r3
  403c18:	4812      	ldr	r0, [pc, #72]	; (403c64 <RTT_init+0xac>)
  403c1a:	4b16      	ldr	r3, [pc, #88]	; (403c74 <RTT_init+0xbc>)
  403c1c:	4798      	blx	r3
	}

	/* config NVIC */
	NVIC_DisableIRQ(RTT_IRQn);
  403c1e:	2003      	movs	r0, #3
  403c20:	4b15      	ldr	r3, [pc, #84]	; (403c78 <RTT_init+0xc0>)
  403c22:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  403c24:	2003      	movs	r0, #3
  403c26:	4b15      	ldr	r3, [pc, #84]	; (403c7c <RTT_init+0xc4>)
  403c28:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  403c2a:	2104      	movs	r1, #4
  403c2c:	2003      	movs	r0, #3
  403c2e:	4b14      	ldr	r3, [pc, #80]	; (403c80 <RTT_init+0xc8>)
  403c30:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  403c32:	2003      	movs	r0, #3
  403c34:	4b13      	ldr	r3, [pc, #76]	; (403c84 <RTT_init+0xcc>)
  403c36:	4798      	blx	r3

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  403c38:	687b      	ldr	r3, [r7, #4]
  403c3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  403c3e:	2b00      	cmp	r3, #0
  403c40:	d004      	beq.n	403c4c <RTT_init+0x94>
	rtt_enable_interrupt(RTT, rttIRQSource);
  403c42:	6879      	ldr	r1, [r7, #4]
  403c44:	4807      	ldr	r0, [pc, #28]	; (403c64 <RTT_init+0xac>)
  403c46:	4b10      	ldr	r3, [pc, #64]	; (403c88 <RTT_init+0xd0>)
  403c48:	4798      	blx	r3
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}
  403c4a:	e004      	b.n	403c56 <RTT_init+0x9e>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  403c4c:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  403c50:	4804      	ldr	r0, [pc, #16]	; (403c64 <RTT_init+0xac>)
  403c52:	4b0e      	ldr	r3, [pc, #56]	; (403c8c <RTT_init+0xd4>)
  403c54:	4798      	blx	r3
}
  403c56:	bf00      	nop
  403c58:	3718      	adds	r7, #24
  403c5a:	46bd      	mov	sp, r7
  403c5c:	bd80      	pop	{r7, pc}
  403c5e:	bf00      	nop
  403c60:	47000000 	.word	0x47000000
  403c64:	400e1830 	.word	0x400e1830
  403c68:	00401075 	.word	0x00401075
  403c6c:	00401045 	.word	0x00401045
  403c70:	00401145 	.word	0x00401145
  403c74:	00401175 	.word	0x00401175
  403c78:	004034e1 	.word	0x004034e1
  403c7c:	00403515 	.word	0x00403515
  403c80:	00403549 	.word	0x00403549
  403c84:	004034ad 	.word	0x004034ad
  403c88:	004010cd 	.word	0x004010cd
  403c8c:	00401105 	.word	0x00401105

00403c90 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  403c90:	b590      	push	{r4, r7, lr}
  403c92:	b085      	sub	sp, #20
  403c94:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  403c96:	200b      	movs	r0, #11
  403c98:	4b15      	ldr	r3, [pc, #84]	; (403cf0 <configure_console+0x60>)
  403c9a:	4798      	blx	r3
  sysclk_enable_peripheral_clock(ID_PIOA);
  403c9c:	200a      	movs	r0, #10
  403c9e:	4b14      	ldr	r3, [pc, #80]	; (403cf0 <configure_console+0x60>)
  403ca0:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  403ca2:	2210      	movs	r2, #16
  403ca4:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403ca8:	4812      	ldr	r0, [pc, #72]	; (403cf4 <configure_console+0x64>)
  403caa:	4b13      	ldr	r3, [pc, #76]	; (403cf8 <configure_console+0x68>)
  403cac:	4798      	blx	r3
  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  403cae:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  403cb2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403cb6:	4811      	ldr	r0, [pc, #68]	; (403cfc <configure_console+0x6c>)
  403cb8:	4b0f      	ldr	r3, [pc, #60]	; (403cf8 <configure_console+0x68>)
  403cba:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  403cbc:	4a10      	ldr	r2, [pc, #64]	; (403d00 <configure_console+0x70>)
  403cbe:	4b10      	ldr	r3, [pc, #64]	; (403d00 <configure_console+0x70>)
  403cc0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  403cc4:	f043 0310 	orr.w	r3, r3, #16
  403cc8:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  403ccc:	4b0d      	ldr	r3, [pc, #52]	; (403d04 <configure_console+0x74>)
  403cce:	463c      	mov	r4, r7
  403cd0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  403cd2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  403cd6:	200e      	movs	r0, #14
  403cd8:	4b05      	ldr	r3, [pc, #20]	; (403cf0 <configure_console+0x60>)
  403cda:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  403cdc:	463b      	mov	r3, r7
  403cde:	4619      	mov	r1, r3
  403ce0:	4809      	ldr	r0, [pc, #36]	; (403d08 <configure_console+0x78>)
  403ce2:	4b0a      	ldr	r3, [pc, #40]	; (403d0c <configure_console+0x7c>)
  403ce4:	4798      	blx	r3
}
  403ce6:	bf00      	nop
  403ce8:	3714      	adds	r7, #20
  403cea:	46bd      	mov	sp, r7
  403cec:	bd90      	pop	{r4, r7, pc}
  403cee:	bf00      	nop
  403cf0:	00403659 	.word	0x00403659
  403cf4:	400e1000 	.word	0x400e1000
  403cf8:	00400a91 	.word	0x00400a91
  403cfc:	400e0e00 	.word	0x400e0e00
  403d00:	40088000 	.word	0x40088000
  403d04:	0040c30c 	.word	0x0040c30c
  403d08:	40028000 	.word	0x40028000
  403d0c:	004039ed 	.word	0x004039ed

00403d10 <mcu6050_i2c_bus_init>:

/*	
 *  \Brief: The function is used as I2C bus init
 */
void mcu6050_i2c_bus_init(void)
{
  403d10:	b580      	push	{r7, lr}
  403d12:	b084      	sub	sp, #16
  403d14:	af00      	add	r7, sp, #0
	twihs_options_t bno055_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  403d16:	2013      	movs	r0, #19
  403d18:	4b08      	ldr	r3, [pc, #32]	; (403d3c <mcu6050_i2c_bus_init+0x2c>)
  403d1a:	4798      	blx	r3

	/* Configure the options of TWI driver */
	bno055_option.master_clk = sysclk_get_cpu_hz();
  403d1c:	4b08      	ldr	r3, [pc, #32]	; (403d40 <mcu6050_i2c_bus_init+0x30>)
  403d1e:	4798      	blx	r3
  403d20:	4603      	mov	r3, r0
  403d22:	607b      	str	r3, [r7, #4]
	bno055_option.speed      = 40000;
  403d24:	f649 4340 	movw	r3, #40000	; 0x9c40
  403d28:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &bno055_option);
  403d2a:	1d3b      	adds	r3, r7, #4
  403d2c:	4619      	mov	r1, r3
  403d2e:	4805      	ldr	r0, [pc, #20]	; (403d44 <mcu6050_i2c_bus_init+0x34>)
  403d30:	4b05      	ldr	r3, [pc, #20]	; (403d48 <mcu6050_i2c_bus_init+0x38>)
  403d32:	4798      	blx	r3
}
  403d34:	bf00      	nop
  403d36:	3710      	adds	r7, #16
  403d38:	46bd      	mov	sp, r7
  403d3a:	bd80      	pop	{r7, pc}
  403d3c:	00400fc1 	.word	0x00400fc1
  403d40:	00403631 	.word	0x00403631
  403d44:	40018000 	.word	0x40018000
  403d48:	004016b9 	.word	0x004016b9

00403d4c <mcu6050_i2c_bus_write>:
 *	\param reg_data : It is a value hold in the array,
 *		will be used for write the value into the register
 *	\param cnt : The no of byte of data to be write
 */
int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  403d4c:	b580      	push	{r7, lr}
  403d4e:	b088      	sub	sp, #32
  403d50:	af00      	add	r7, sp, #0
  403d52:	603a      	str	r2, [r7, #0]
  403d54:	461a      	mov	r2, r3
  403d56:	4603      	mov	r3, r0
  403d58:	71fb      	strb	r3, [r7, #7]
  403d5a:	460b      	mov	r3, r1
  403d5c:	71bb      	strb	r3, [r7, #6]
  403d5e:	4613      	mov	r3, r2
  403d60:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  403d62:	2300      	movs	r3, #0
  403d64:	61fb      	str	r3, [r7, #28]

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  403d66:	79fb      	ldrb	r3, [r7, #7]
  403d68:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  403d6a:	79bb      	ldrb	r3, [r7, #6]
  403d6c:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  403d6e:	2301      	movs	r3, #1
  403d70:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  403d72:	683b      	ldr	r3, [r7, #0]
  403d74:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  403d76:	797b      	ldrb	r3, [r7, #5]
  403d78:	617b      	str	r3, [r7, #20]
	
	ierror = twihs_master_write(TWIHS_MCU6050, &p_packet);
  403d7a:	f107 0308 	add.w	r3, r7, #8
  403d7e:	4619      	mov	r1, r3
  403d80:	4805      	ldr	r0, [pc, #20]	; (403d98 <mcu6050_i2c_bus_write+0x4c>)
  403d82:	4b06      	ldr	r3, [pc, #24]	; (403d9c <mcu6050_i2c_bus_write+0x50>)
  403d84:	4798      	blx	r3
  403d86:	4603      	mov	r3, r0
  403d88:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  403d8a:	69fb      	ldr	r3, [r7, #28]
  403d8c:	b25b      	sxtb	r3, r3
}
  403d8e:	4618      	mov	r0, r3
  403d90:	3720      	adds	r7, #32
  403d92:	46bd      	mov	sp, r7
  403d94:	bd80      	pop	{r7, pc}
  403d96:	bf00      	nop
  403d98:	40018000 	.word	0x40018000
  403d9c:	00401949 	.word	0x00401949

00403da0 <mcu6050_i2c_bus_read>:
 *	\param reg_addr : Address of the first register, will data is going to be read
 *	\param reg_data : This data read from the sensor, which is hold in an array
 *	\param cnt : The no of byte of data to be read
 */
int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  403da0:	b580      	push	{r7, lr}
  403da2:	b088      	sub	sp, #32
  403da4:	af00      	add	r7, sp, #0
  403da6:	603a      	str	r2, [r7, #0]
  403da8:	461a      	mov	r2, r3
  403daa:	4603      	mov	r3, r0
  403dac:	71fb      	strb	r3, [r7, #7]
  403dae:	460b      	mov	r3, r1
  403db0:	71bb      	strb	r3, [r7, #6]
  403db2:	4613      	mov	r3, r2
  403db4:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  403db6:	2300      	movs	r3, #0
  403db8:	61fb      	str	r3, [r7, #28]
	
	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  403dba:	79fb      	ldrb	r3, [r7, #7]
  403dbc:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  403dbe:	79bb      	ldrb	r3, [r7, #6]
  403dc0:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  403dc2:	2301      	movs	r3, #1
  403dc4:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  403dc6:	683b      	ldr	r3, [r7, #0]
  403dc8:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  403dca:	797b      	ldrb	r3, [r7, #5]
  403dcc:	617b      	str	r3, [r7, #20]
	
  // TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
  //       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  403dce:	f107 0308 	add.w	r3, r7, #8
  403dd2:	4619      	mov	r1, r3
  403dd4:	4809      	ldr	r0, [pc, #36]	; (403dfc <mcu6050_i2c_bus_read+0x5c>)
  403dd6:	4b0a      	ldr	r3, [pc, #40]	; (403e00 <mcu6050_i2c_bus_read+0x60>)
  403dd8:	4798      	blx	r3
  403dda:	4603      	mov	r3, r0
  403ddc:	61fb      	str	r3, [r7, #28]
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  403dde:	f107 0308 	add.w	r3, r7, #8
  403de2:	4619      	mov	r1, r3
  403de4:	4805      	ldr	r0, [pc, #20]	; (403dfc <mcu6050_i2c_bus_read+0x5c>)
  403de6:	4b06      	ldr	r3, [pc, #24]	; (403e00 <mcu6050_i2c_bus_read+0x60>)
  403de8:	4798      	blx	r3
  403dea:	4603      	mov	r3, r0
  403dec:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  403dee:	69fb      	ldr	r3, [r7, #28]
  403df0:	b25b      	sxtb	r3, r3
}
  403df2:	4618      	mov	r0, r3
  403df4:	3720      	adds	r7, #32
  403df6:	46bd      	mov	sp, r7
  403df8:	bd80      	pop	{r7, pc}
  403dfa:	bf00      	nop
  403dfc:	40018000 	.word	0x40018000
  403e00:	00401861 	.word	0x00401861

00403e04 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  403e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
  403e08:	b0e2      	sub	sp, #392	; 0x188
  403e0a:	af06      	add	r7, sp, #24
	uint8_t bufferTX[100];
  
	uint8_t rtn;

	/* Initialize the SAM system */
	sysclk_init();
  403e0c:	4bb8      	ldr	r3, [pc, #736]	; (4040f0 <main+0x2ec>)
  403e0e:	4798      	blx	r3
	board_init();
  403e10:	4bb8      	ldr	r3, [pc, #736]	; (4040f4 <main+0x2f0>)
  403e12:	4798      	blx	r3
   
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  403e14:	4bb8      	ldr	r3, [pc, #736]	; (4040f8 <main+0x2f4>)
  403e16:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403e1a:	605a      	str	r2, [r3, #4]
  
	/* Inicializa com serial com PC*/
	configure_console();
  403e1c:	4bb7      	ldr	r3, [pc, #732]	; (4040fc <main+0x2f8>)
  403e1e:	4798      	blx	r3
	/* Inicializa funcao de delay */
	delay_init( sysclk_get_cpu_hz());

	/* Inicializa Funo de fuso */
	FusionAhrs ahrs;
	FusionAhrsInitialise(&ahrs);
  403e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
  403e24:	4618      	mov	r0, r3
  403e26:	4bb6      	ldr	r3, [pc, #728]	; (404100 <main+0x2fc>)
  403e28:	4798      	blx	r3
	/************************************************************************/
	/* MPU                                                                  */
	/************************************************************************/
  
	/* Inicializa i2c */
	printf("Inicializando bus i2c \n");
  403e2a:	48b6      	ldr	r0, [pc, #728]	; (404104 <main+0x300>)
  403e2c:	4bb6      	ldr	r3, [pc, #728]	; (404108 <main+0x304>)
  403e2e:	4798      	blx	r3
	mcu6050_i2c_bus_init();
  403e30:	4bb6      	ldr	r3, [pc, #728]	; (40410c <main+0x308>)
  403e32:	4798      	blx	r3
  
	// Verifica MPU
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  403e34:	f107 02ec 	add.w	r2, r7, #236	; 0xec
  403e38:	2301      	movs	r3, #1
  403e3a:	2175      	movs	r1, #117	; 0x75
  403e3c:	2068      	movs	r0, #104	; 0x68
  403e3e:	4cb4      	ldr	r4, [pc, #720]	; (404110 <main+0x30c>)
  403e40:	47a0      	blx	r4
  403e42:	4603      	mov	r3, r0
  403e44:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
	if(rtn != TWIHS_SUCCESS){
  403e48:	f897 316b 	ldrb.w	r3, [r7, #363]	; 0x16b
  403e4c:	2b00      	cmp	r3, #0
  403e4e:	d002      	beq.n	403e56 <main+0x52>
		printf("[ERRO] [i2c] [read] \n");
  403e50:	48b0      	ldr	r0, [pc, #704]	; (404114 <main+0x310>)
  403e52:	4bad      	ldr	r3, [pc, #692]	; (404108 <main+0x304>)
  403e54:	4798      	blx	r3
	}
  
	// Por algum motivo a primeira leitura  errada.
	if(bufferRX[0] != 0x68){
  403e56:	f897 30ec 	ldrb.w	r3, [r7, #236]	; 0xec
  403e5a:	2b68      	cmp	r3, #104	; 0x68
  403e5c:	d005      	beq.n	403e6a <main+0x66>
		printf("[ERRO] [mcu] [Wrong device] [0x%2X] \n", bufferRX[0]);
  403e5e:	f897 30ec 	ldrb.w	r3, [r7, #236]	; 0xec
  403e62:	4619      	mov	r1, r3
  403e64:	48ac      	ldr	r0, [pc, #688]	; (404118 <main+0x314>)
  403e66:	4bad      	ldr	r3, [pc, #692]	; (40411c <main+0x318>)
  403e68:	4798      	blx	r3
	}
 
	// Set Clock source
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  403e6a:	2301      	movs	r3, #1
  403e6c:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  403e70:	f107 0288 	add.w	r2, r7, #136	; 0x88
  403e74:	2301      	movs	r3, #1
  403e76:	216b      	movs	r1, #107	; 0x6b
  403e78:	2068      	movs	r0, #104	; 0x68
  403e7a:	4ca9      	ldr	r4, [pc, #676]	; (404120 <main+0x31c>)
  403e7c:	47a0      	blx	r4
  403e7e:	4603      	mov	r3, r0
  403e80:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
	if(rtn != TWIHS_SUCCESS)
  403e84:	f897 316b 	ldrb.w	r3, [r7, #363]	; 0x16b
  403e88:	2b00      	cmp	r3, #0
  403e8a:	d002      	beq.n	403e92 <main+0x8e>
		printf("[ERRO] [i2c] [write] \n");
  403e8c:	48a5      	ldr	r0, [pc, #660]	; (404124 <main+0x320>)
  403e8e:	4b9e      	ldr	r3, [pc, #632]	; (404108 <main+0x304>)
  403e90:	4798      	blx	r3

	RTT_init(1000, 0, 0);         
  403e92:	2200      	movs	r2, #0
  403e94:	2100      	movs	r1, #0
  403e96:	48a4      	ldr	r0, [pc, #656]	; (404128 <main+0x324>)
  403e98:	4ba4      	ldr	r3, [pc, #656]	; (40412c <main+0x328>)
  403e9a:	4798      	blx	r3
	int tick_old = 0;
  403e9c:	2300      	movs	r3, #0
  403e9e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
	
	while (1) {
		// Configura range acelerometro para operar com 2G
		bufferTX[0] = 0x00; // 2G
  403ea2:	2300      	movs	r3, #0
  403ea4:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
		rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  403ea8:	f107 0288 	add.w	r2, r7, #136	; 0x88
  403eac:	2301      	movs	r3, #1
  403eae:	211c      	movs	r1, #28
  403eb0:	2068      	movs	r0, #104	; 0x68
  403eb2:	4c9b      	ldr	r4, [pc, #620]	; (404120 <main+0x31c>)
  403eb4:	47a0      	blx	r4
  403eb6:	4603      	mov	r3, r0
  403eb8:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
		  
		// Le valor do acc X High e Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  403ebc:	2301      	movs	r3, #1
  403ebe:	4a9c      	ldr	r2, [pc, #624]	; (404130 <main+0x32c>)
  403ec0:	213b      	movs	r1, #59	; 0x3b
  403ec2:	2068      	movs	r0, #104	; 0x68
  403ec4:	4c92      	ldr	r4, [pc, #584]	; (404110 <main+0x30c>)
  403ec6:	47a0      	blx	r4
  403ec8:	4603      	mov	r3, r0
  403eca:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &raw_acc_xLow,  1);
  403ece:	2301      	movs	r3, #1
  403ed0:	4a98      	ldr	r2, [pc, #608]	; (404134 <main+0x330>)
  403ed2:	213c      	movs	r1, #60	; 0x3c
  403ed4:	2068      	movs	r0, #104	; 0x68
  403ed6:	4c8e      	ldr	r4, [pc, #568]	; (404110 <main+0x30c>)
  403ed8:	47a0      	blx	r4
  403eda:	4603      	mov	r3, r0
  403edc:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
   
		// Le valor do acc y High e  Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &raw_acc_yHigh, 1);
  403ee0:	2301      	movs	r3, #1
  403ee2:	4a95      	ldr	r2, [pc, #596]	; (404138 <main+0x334>)
  403ee4:	213d      	movs	r1, #61	; 0x3d
  403ee6:	2068      	movs	r0, #104	; 0x68
  403ee8:	4c89      	ldr	r4, [pc, #548]	; (404110 <main+0x30c>)
  403eea:	47a0      	blx	r4
  403eec:	4603      	mov	r3, r0
  403eee:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_yLow,  1);
  403ef2:	2301      	movs	r3, #1
  403ef4:	4a91      	ldr	r2, [pc, #580]	; (40413c <main+0x338>)
  403ef6:	2140      	movs	r1, #64	; 0x40
  403ef8:	2068      	movs	r0, #104	; 0x68
  403efa:	4c85      	ldr	r4, [pc, #532]	; (404110 <main+0x30c>)
  403efc:	47a0      	blx	r4
  403efe:	4603      	mov	r3, r0
  403f00:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
    
		// Le valor do acc z HIGH e Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &raw_acc_zHigh, 1);
  403f04:	2301      	movs	r3, #1
  403f06:	4a8e      	ldr	r2, [pc, #568]	; (404140 <main+0x33c>)
  403f08:	213f      	movs	r1, #63	; 0x3f
  403f0a:	2068      	movs	r0, #104	; 0x68
  403f0c:	4c80      	ldr	r4, [pc, #512]	; (404110 <main+0x30c>)
  403f0e:	47a0      	blx	r4
  403f10:	4603      	mov	r3, r0
  403f12:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_zLow,  1);
  403f16:	2301      	movs	r3, #1
  403f18:	4a8a      	ldr	r2, [pc, #552]	; (404144 <main+0x340>)
  403f1a:	2140      	movs	r1, #64	; 0x40
  403f1c:	2068      	movs	r0, #104	; 0x68
  403f1e:	4c7c      	ldr	r4, [pc, #496]	; (404110 <main+0x30c>)
  403f20:	47a0      	blx	r4
  403f22:	4603      	mov	r3, r0
  403f24:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
     
		// Dados so do tipo complemento de dois
		raw_acc_x = (raw_acc_xHigh << 8) | (raw_acc_xLow << 0);
  403f28:	4b81      	ldr	r3, [pc, #516]	; (404130 <main+0x32c>)
  403f2a:	781b      	ldrb	r3, [r3, #0]
  403f2c:	b2db      	uxtb	r3, r3
  403f2e:	021b      	lsls	r3, r3, #8
  403f30:	b21a      	sxth	r2, r3
  403f32:	4b80      	ldr	r3, [pc, #512]	; (404134 <main+0x330>)
  403f34:	781b      	ldrb	r3, [r3, #0]
  403f36:	b2db      	uxtb	r3, r3
  403f38:	b21b      	sxth	r3, r3
  403f3a:	4313      	orrs	r3, r2
  403f3c:	b21a      	sxth	r2, r3
  403f3e:	4b82      	ldr	r3, [pc, #520]	; (404148 <main+0x344>)
  403f40:	801a      	strh	r2, [r3, #0]
		raw_acc_y = (raw_acc_yHigh << 8) | (raw_acc_yLow << 0);
  403f42:	4b7d      	ldr	r3, [pc, #500]	; (404138 <main+0x334>)
  403f44:	781b      	ldrb	r3, [r3, #0]
  403f46:	b2db      	uxtb	r3, r3
  403f48:	021b      	lsls	r3, r3, #8
  403f4a:	b21a      	sxth	r2, r3
  403f4c:	4b7b      	ldr	r3, [pc, #492]	; (40413c <main+0x338>)
  403f4e:	781b      	ldrb	r3, [r3, #0]
  403f50:	b2db      	uxtb	r3, r3
  403f52:	b21b      	sxth	r3, r3
  403f54:	4313      	orrs	r3, r2
  403f56:	b21a      	sxth	r2, r3
  403f58:	4b7c      	ldr	r3, [pc, #496]	; (40414c <main+0x348>)
  403f5a:	801a      	strh	r2, [r3, #0]
		raw_acc_z = (raw_acc_zHigh << 8) | (raw_acc_zLow << 0);
  403f5c:	4b78      	ldr	r3, [pc, #480]	; (404140 <main+0x33c>)
  403f5e:	781b      	ldrb	r3, [r3, #0]
  403f60:	b2db      	uxtb	r3, r3
  403f62:	021b      	lsls	r3, r3, #8
  403f64:	b21a      	sxth	r2, r3
  403f66:	4b77      	ldr	r3, [pc, #476]	; (404144 <main+0x340>)
  403f68:	781b      	ldrb	r3, [r3, #0]
  403f6a:	b2db      	uxtb	r3, r3
  403f6c:	b21b      	sxth	r3, r3
  403f6e:	4313      	orrs	r3, r2
  403f70:	b21a      	sxth	r2, r3
  403f72:	4b77      	ldr	r3, [pc, #476]	; (404150 <main+0x34c>)
  403f74:	801a      	strh	r2, [r3, #0]
		proc_acc_x = (float)raw_acc_x/16384;
  403f76:	4b74      	ldr	r3, [pc, #464]	; (404148 <main+0x344>)
  403f78:	f9b3 3000 	ldrsh.w	r3, [r3]
  403f7c:	ee07 3a90 	vmov	s15, r3
  403f80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  403f84:	eddf 6a73 	vldr	s13, [pc, #460]	; 404154 <main+0x350>
  403f88:	eec7 7a26 	vdiv.f32	s15, s14, s13
  403f8c:	4b72      	ldr	r3, [pc, #456]	; (404158 <main+0x354>)
  403f8e:	edc3 7a00 	vstr	s15, [r3]
		proc_acc_y = (float)raw_acc_y/16384;
  403f92:	4b6e      	ldr	r3, [pc, #440]	; (40414c <main+0x348>)
  403f94:	f9b3 3000 	ldrsh.w	r3, [r3]
  403f98:	ee07 3a90 	vmov	s15, r3
  403f9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  403fa0:	eddf 6a6c 	vldr	s13, [pc, #432]	; 404154 <main+0x350>
  403fa4:	eec7 7a26 	vdiv.f32	s15, s14, s13
  403fa8:	4b6c      	ldr	r3, [pc, #432]	; (40415c <main+0x358>)
  403faa:	edc3 7a00 	vstr	s15, [r3]
		proc_acc_z = (float)raw_acc_z/16384;
  403fae:	4b68      	ldr	r3, [pc, #416]	; (404150 <main+0x34c>)
  403fb0:	f9b3 3000 	ldrsh.w	r3, [r3]
  403fb4:	ee07 3a90 	vmov	s15, r3
  403fb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  403fbc:	eddf 6a65 	vldr	s13, [pc, #404]	; 404154 <main+0x350>
  403fc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
  403fc4:	4b66      	ldr	r3, [pc, #408]	; (404160 <main+0x35c>)
  403fc6:	edc3 7a00 	vstr	s15, [r3]
		
		// Configura range gyroscopio para operar com 250 /s
		bufferTX[0] = 0x00; // 250 /s
  403fca:	2300      	movs	r3, #0
  403fcc:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
		rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, bufferTX, 1);
  403fd0:	f107 0288 	add.w	r2, r7, #136	; 0x88
  403fd4:	2301      	movs	r3, #1
  403fd6:	211b      	movs	r1, #27
  403fd8:	2068      	movs	r0, #104	; 0x68
  403fda:	4c51      	ldr	r4, [pc, #324]	; (404120 <main+0x31c>)
  403fdc:	47a0      	blx	r4
  403fde:	4603      	mov	r3, r0
  403fe0:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
				
		// Le valor do gyr X High e Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_H, &raw_gyr_xHigh, 1);
  403fe4:	2301      	movs	r3, #1
  403fe6:	4a5f      	ldr	r2, [pc, #380]	; (404164 <main+0x360>)
  403fe8:	2143      	movs	r1, #67	; 0x43
  403fea:	2068      	movs	r0, #104	; 0x68
  403fec:	4c48      	ldr	r4, [pc, #288]	; (404110 <main+0x30c>)
  403fee:	47a0      	blx	r4
  403ff0:	4603      	mov	r3, r0
  403ff2:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_L, &raw_gyr_xLow,  1);
  403ff6:	2301      	movs	r3, #1
  403ff8:	4a5b      	ldr	r2, [pc, #364]	; (404168 <main+0x364>)
  403ffa:	2144      	movs	r1, #68	; 0x44
  403ffc:	2068      	movs	r0, #104	; 0x68
  403ffe:	4c44      	ldr	r4, [pc, #272]	; (404110 <main+0x30c>)
  404000:	47a0      	blx	r4
  404002:	4603      	mov	r3, r0
  404004:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
				
		// Le valor do gyr y High e  Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_YOUT_H, &raw_gyr_yHigh, 1);
  404008:	2301      	movs	r3, #1
  40400a:	4a58      	ldr	r2, [pc, #352]	; (40416c <main+0x368>)
  40400c:	2145      	movs	r1, #69	; 0x45
  40400e:	2068      	movs	r0, #104	; 0x68
  404010:	4c3f      	ldr	r4, [pc, #252]	; (404110 <main+0x30c>)
  404012:	47a0      	blx	r4
  404014:	4603      	mov	r3, r0
  404016:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_yLow,  1);
  40401a:	2301      	movs	r3, #1
  40401c:	4a54      	ldr	r2, [pc, #336]	; (404170 <main+0x36c>)
  40401e:	2148      	movs	r1, #72	; 0x48
  404020:	2068      	movs	r0, #104	; 0x68
  404022:	4c3b      	ldr	r4, [pc, #236]	; (404110 <main+0x30c>)
  404024:	47a0      	blx	r4
  404026:	4603      	mov	r3, r0
  404028:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
				
		// Le valor do gyr z HIGH e Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, &raw_gyr_zHigh, 1);
  40402c:	2301      	movs	r3, #1
  40402e:	4a51      	ldr	r2, [pc, #324]	; (404174 <main+0x370>)
  404030:	2147      	movs	r1, #71	; 0x47
  404032:	2068      	movs	r0, #104	; 0x68
  404034:	4c36      	ldr	r4, [pc, #216]	; (404110 <main+0x30c>)
  404036:	47a0      	blx	r4
  404038:	4603      	mov	r3, r0
  40403a:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_zLow,  1);
  40403e:	2301      	movs	r3, #1
  404040:	4a4d      	ldr	r2, [pc, #308]	; (404178 <main+0x374>)
  404042:	2148      	movs	r1, #72	; 0x48
  404044:	2068      	movs	r0, #104	; 0x68
  404046:	4c32      	ldr	r4, [pc, #200]	; (404110 <main+0x30c>)
  404048:	47a0      	blx	r4
  40404a:	4603      	mov	r3, r0
  40404c:	f887 316b 	strb.w	r3, [r7, #363]	; 0x16b
				
		// Dados so do tipo complemento de dois
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  404050:	4b44      	ldr	r3, [pc, #272]	; (404164 <main+0x360>)
  404052:	781b      	ldrb	r3, [r3, #0]
  404054:	b2db      	uxtb	r3, r3
  404056:	021b      	lsls	r3, r3, #8
  404058:	b21a      	sxth	r2, r3
  40405a:	4b43      	ldr	r3, [pc, #268]	; (404168 <main+0x364>)
  40405c:	781b      	ldrb	r3, [r3, #0]
  40405e:	b2db      	uxtb	r3, r3
  404060:	b21b      	sxth	r3, r3
  404062:	4313      	orrs	r3, r2
  404064:	b21a      	sxth	r2, r3
  404066:	4b45      	ldr	r3, [pc, #276]	; (40417c <main+0x378>)
  404068:	801a      	strh	r2, [r3, #0]
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  40406a:	4b40      	ldr	r3, [pc, #256]	; (40416c <main+0x368>)
  40406c:	781b      	ldrb	r3, [r3, #0]
  40406e:	b2db      	uxtb	r3, r3
  404070:	021b      	lsls	r3, r3, #8
  404072:	b21a      	sxth	r2, r3
  404074:	4b3e      	ldr	r3, [pc, #248]	; (404170 <main+0x36c>)
  404076:	781b      	ldrb	r3, [r3, #0]
  404078:	b2db      	uxtb	r3, r3
  40407a:	b21b      	sxth	r3, r3
  40407c:	4313      	orrs	r3, r2
  40407e:	b21a      	sxth	r2, r3
  404080:	4b3f      	ldr	r3, [pc, #252]	; (404180 <main+0x37c>)
  404082:	801a      	strh	r2, [r3, #0]
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  404084:	4b3b      	ldr	r3, [pc, #236]	; (404174 <main+0x370>)
  404086:	781b      	ldrb	r3, [r3, #0]
  404088:	b2db      	uxtb	r3, r3
  40408a:	021b      	lsls	r3, r3, #8
  40408c:	b21a      	sxth	r2, r3
  40408e:	4b3a      	ldr	r3, [pc, #232]	; (404178 <main+0x374>)
  404090:	781b      	ldrb	r3, [r3, #0]
  404092:	b2db      	uxtb	r3, r3
  404094:	b21b      	sxth	r3, r3
  404096:	4313      	orrs	r3, r2
  404098:	b21a      	sxth	r2, r3
  40409a:	4b3a      	ldr	r3, [pc, #232]	; (404184 <main+0x380>)
  40409c:	801a      	strh	r2, [r3, #0]
		proc_gyr_x = (float)raw_gyr_x/131;
  40409e:	4b37      	ldr	r3, [pc, #220]	; (40417c <main+0x378>)
  4040a0:	f9b3 3000 	ldrsh.w	r3, [r3]
  4040a4:	ee07 3a90 	vmov	s15, r3
  4040a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  4040ac:	eddf 6a36 	vldr	s13, [pc, #216]	; 404188 <main+0x384>
  4040b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
  4040b4:	4b35      	ldr	r3, [pc, #212]	; (40418c <main+0x388>)
  4040b6:	edc3 7a00 	vstr	s15, [r3]
		proc_gyr_y = (float)raw_gyr_y/131;
  4040ba:	4b31      	ldr	r3, [pc, #196]	; (404180 <main+0x37c>)
  4040bc:	f9b3 3000 	ldrsh.w	r3, [r3]
  4040c0:	ee07 3a90 	vmov	s15, r3
  4040c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  4040c8:	eddf 6a2f 	vldr	s13, [pc, #188]	; 404188 <main+0x384>
  4040cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
  4040d0:	4b2f      	ldr	r3, [pc, #188]	; (404190 <main+0x38c>)
  4040d2:	edc3 7a00 	vstr	s15, [r3]
		proc_gyr_z = (float)raw_gyr_z/131;
  4040d6:	4b2b      	ldr	r3, [pc, #172]	; (404184 <main+0x380>)
  4040d8:	f9b3 3000 	ldrsh.w	r3, [r3]
  4040dc:	ee07 3a90 	vmov	s15, r3
  4040e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  4040e4:	eddf 6a28 	vldr	s13, [pc, #160]	; 404188 <main+0x384>
  4040e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
  4040ec:	e052      	b.n	404194 <main+0x390>
  4040ee:	bf00      	nop
  4040f0:	004004ad 	.word	0x004004ad
  4040f4:	004009bd 	.word	0x004009bd
  4040f8:	400e1850 	.word	0x400e1850
  4040fc:	00403c91 	.word	0x00403c91
  404100:	004025cd 	.word	0x004025cd
  404104:	0040c31c 	.word	0x0040c31c
  404108:	0040751d 	.word	0x0040751d
  40410c:	00403d11 	.word	0x00403d11
  404110:	00403da1 	.word	0x00403da1
  404114:	0040c334 	.word	0x0040c334
  404118:	0040c34c 	.word	0x0040c34c
  40411c:	00407459 	.word	0x00407459
  404120:	00403d4d 	.word	0x00403d4d
  404124:	0040c374 	.word	0x0040c374
  404128:	447a0000 	.word	0x447a0000
  40412c:	00403bb9 	.word	0x00403bb9
  404130:	20400ab6 	.word	0x20400ab6
  404134:	20400aa2 	.word	0x20400aa2
  404138:	20400abd 	.word	0x20400abd
  40413c:	20400ac5 	.word	0x20400ac5
  404140:	20400a9c 	.word	0x20400a9c
  404144:	20400ac4 	.word	0x20400ac4
  404148:	20400ab4 	.word	0x20400ab4
  40414c:	20400a9e 	.word	0x20400a9e
  404150:	20400aa4 	.word	0x20400aa4
  404154:	46800000 	.word	0x46800000
  404158:	20400aac 	.word	0x20400aac
  40415c:	20400a94 	.word	0x20400a94
  404160:	20400ab8 	.word	0x20400ab8
  404164:	20400ab2 	.word	0x20400ab2
  404168:	20400a9d 	.word	0x20400a9d
  40416c:	20400ab7 	.word	0x20400ab7
  404170:	20400ab3 	.word	0x20400ab3
  404174:	20400abc 	.word	0x20400abc
  404178:	20400a90 	.word	0x20400a90
  40417c:	20400aa0 	.word	0x20400aa0
  404180:	20400abe 	.word	0x20400abe
  404184:	20400ab0 	.word	0x20400ab0
  404188:	43030000 	.word	0x43030000
  40418c:	20400ac0 	.word	0x20400ac0
  404190:	20400aa8 	.word	0x20400aa8
  404194:	4b4b      	ldr	r3, [pc, #300]	; (4042c4 <main+0x4c0>)
  404196:	edc3 7a00 	vstr	s15, [r3]
		
		// replace this with actual gyroscope data in degrees/s
		const FusionVector gyroscope = {proc_gyr_x, proc_gyr_y, proc_gyr_z}; 
  40419a:	4b4b      	ldr	r3, [pc, #300]	; (4042c8 <main+0x4c4>)
  40419c:	681a      	ldr	r2, [r3, #0]
  40419e:	f107 0318 	add.w	r3, r7, #24
  4041a2:	601a      	str	r2, [r3, #0]
  4041a4:	4b49      	ldr	r3, [pc, #292]	; (4042cc <main+0x4c8>)
  4041a6:	681a      	ldr	r2, [r3, #0]
  4041a8:	f107 0318 	add.w	r3, r7, #24
  4041ac:	605a      	str	r2, [r3, #4]
  4041ae:	4b45      	ldr	r3, [pc, #276]	; (4042c4 <main+0x4c0>)
  4041b0:	681a      	ldr	r2, [r3, #0]
  4041b2:	f107 0318 	add.w	r3, r7, #24
  4041b6:	609a      	str	r2, [r3, #8]
		// replace this with actual accelerometer data in g	
		const FusionVector accelerometer = {proc_acc_x, proc_acc_y, proc_acc_z}; 
  4041b8:	4b45      	ldr	r3, [pc, #276]	; (4042d0 <main+0x4cc>)
  4041ba:	681a      	ldr	r2, [r3, #0]
  4041bc:	f107 030c 	add.w	r3, r7, #12
  4041c0:	601a      	str	r2, [r3, #0]
  4041c2:	4b44      	ldr	r3, [pc, #272]	; (4042d4 <main+0x4d0>)
  4041c4:	681a      	ldr	r2, [r3, #0]
  4041c6:	f107 030c 	add.w	r3, r7, #12
  4041ca:	605a      	str	r2, [r3, #4]
  4041cc:	4b42      	ldr	r3, [pc, #264]	; (4042d8 <main+0x4d4>)
  4041ce:	681a      	ldr	r2, [r3, #0]
  4041d0:	f107 030c 	add.w	r3, r7, #12
  4041d4:	609a      	str	r2, [r3, #8]
   
		// calcula runtime do cdigo acima para definir delta t do programa
		int tick = rtt_read_timer_value(RTT);
  4041d6:	4841      	ldr	r0, [pc, #260]	; (4042dc <main+0x4d8>)
  4041d8:	4b41      	ldr	r3, [pc, #260]	; (4042e0 <main+0x4dc>)
  4041da:	4798      	blx	r3
  4041dc:	4603      	mov	r3, r0
  4041de:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
		float delta_time = (tick - tick_old)/1000.0;
  4041e2:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
  4041e6:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
  4041ea:	1ad2      	subs	r2, r2, r3
  4041ec:	4b3d      	ldr	r3, [pc, #244]	; (4042e4 <main+0x4e0>)
  4041ee:	4610      	mov	r0, r2
  4041f0:	4798      	blx	r3
  4041f2:	4c3d      	ldr	r4, [pc, #244]	; (4042e8 <main+0x4e4>)
  4041f4:	f04f 0200 	mov.w	r2, #0
  4041f8:	4b3c      	ldr	r3, [pc, #240]	; (4042ec <main+0x4e8>)
  4041fa:	47a0      	blx	r4
  4041fc:	4603      	mov	r3, r0
  4041fe:	460c      	mov	r4, r1
  404200:	4619      	mov	r1, r3
  404202:	4622      	mov	r2, r4
  404204:	4b3a      	ldr	r3, [pc, #232]	; (4042f0 <main+0x4ec>)
  404206:	4608      	mov	r0, r1
  404208:	4611      	mov	r1, r2
  40420a:	4798      	blx	r3
  40420c:	4603      	mov	r3, r0
  40420e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
		tick_old = tick;
  404212:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
  404216:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c

		// aplica o algoritmo
		FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, delta_time);
  40421a:	f107 0318 	add.w	r3, r7, #24
  40421e:	f107 0524 	add.w	r5, r7, #36	; 0x24
  404222:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
  404226:	9203      	str	r2, [sp, #12]
  404228:	f107 020c 	add.w	r2, r7, #12
  40422c:	466c      	mov	r4, sp
  40422e:	ca07      	ldmia	r2, {r0, r1, r2}
  404230:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  404234:	cb0e      	ldmia	r3, {r1, r2, r3}
  404236:	4628      	mov	r0, r5
  404238:	4c2e      	ldr	r4, [pc, #184]	; (4042f4 <main+0x4f0>)
  40423a:	47a0      	blx	r4

		// dados em pitch roll e yaw
		const FusionEuler euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
  40423c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
  404240:	f107 0224 	add.w	r2, r7, #36	; 0x24
  404244:	4611      	mov	r1, r2
  404246:	4618      	mov	r0, r3
  404248:	4b2b      	ldr	r3, [pc, #172]	; (4042f8 <main+0x4f4>)
  40424a:	4798      	blx	r3
  40424c:	463b      	mov	r3, r7
  40424e:	ed97 6a54 	vldr	s12, [r7, #336]	; 0x150
  404252:	edd7 6a55 	vldr	s13, [r7, #340]	; 0x154
  404256:	ed97 7a56 	vldr	s14, [r7, #344]	; 0x158
  40425a:	edd7 7a57 	vldr	s15, [r7, #348]	; 0x15c
  40425e:	eeb0 0a46 	vmov.f32	s0, s12
  404262:	eef0 0a66 	vmov.f32	s1, s13
  404266:	eeb0 1a47 	vmov.f32	s2, s14
  40426a:	eef0 1a67 	vmov.f32	s3, s15
  40426e:	4618      	mov	r0, r3
  404270:	4b22      	ldr	r3, [pc, #136]	; (4042fc <main+0x4f8>)
  404272:	4798      	blx	r3
		
		printf("%f: Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", delta_time, euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
  404274:	4b22      	ldr	r3, [pc, #136]	; (404300 <main+0x4fc>)
  404276:	f8d7 0160 	ldr.w	r0, [r7, #352]	; 0x160
  40427a:	4798      	blx	r3
  40427c:	4682      	mov	sl, r0
  40427e:	468b      	mov	fp, r1
  404280:	463b      	mov	r3, r7
  404282:	681a      	ldr	r2, [r3, #0]
  404284:	4b1e      	ldr	r3, [pc, #120]	; (404300 <main+0x4fc>)
  404286:	4610      	mov	r0, r2
  404288:	4798      	blx	r3
  40428a:	4604      	mov	r4, r0
  40428c:	460d      	mov	r5, r1
  40428e:	463b      	mov	r3, r7
  404290:	685a      	ldr	r2, [r3, #4]
  404292:	4b1b      	ldr	r3, [pc, #108]	; (404300 <main+0x4fc>)
  404294:	4610      	mov	r0, r2
  404296:	4798      	blx	r3
  404298:	4680      	mov	r8, r0
  40429a:	4689      	mov	r9, r1
  40429c:	463b      	mov	r3, r7
  40429e:	689a      	ldr	r2, [r3, #8]
  4042a0:	4b17      	ldr	r3, [pc, #92]	; (404300 <main+0x4fc>)
  4042a2:	4610      	mov	r0, r2
  4042a4:	4798      	blx	r3
  4042a6:	4602      	mov	r2, r0
  4042a8:	460b      	mov	r3, r1
  4042aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
  4042ae:	e9cd 8902 	strd	r8, r9, [sp, #8]
  4042b2:	e9cd 4500 	strd	r4, r5, [sp]
  4042b6:	4652      	mov	r2, sl
  4042b8:	465b      	mov	r3, fp
  4042ba:	4812      	ldr	r0, [pc, #72]	; (404304 <main+0x500>)
  4042bc:	4912      	ldr	r1, [pc, #72]	; (404308 <main+0x504>)
  4042be:	4788      	blx	r1
	while (1) {
  4042c0:	e5ef      	b.n	403ea2 <main+0x9e>
  4042c2:	bf00      	nop
  4042c4:	20400a98 	.word	0x20400a98
  4042c8:	20400ac0 	.word	0x20400ac0
  4042cc:	20400aa8 	.word	0x20400aa8
  4042d0:	20400aac 	.word	0x20400aac
  4042d4:	20400a94 	.word	0x20400a94
  4042d8:	20400ab8 	.word	0x20400ab8
  4042dc:	400e1830 	.word	0x400e1830
  4042e0:	00401145 	.word	0x00401145
  4042e4:	004066a1 	.word	0x004066a1
  4042e8:	004069c1 	.word	0x004069c1
  4042ec:	408f4000 	.word	0x408f4000
  4042f0:	00406ca1 	.word	0x00406ca1
  4042f4:	00402e69 	.word	0x00402e69
  4042f8:	00402ee5 	.word	0x00402ee5
  4042fc:	00403a7d 	.word	0x00403a7d
  404300:	004066c5 	.word	0x004066c5
  404304:	0040c38c 	.word	0x0040c38c
  404308:	00407459 	.word	0x00407459

0040430c <cosf>:
  40430c:	b500      	push	{lr}
  40430e:	4a1c      	ldr	r2, [pc, #112]	; (404380 <cosf+0x74>)
  404310:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  404314:	4293      	cmp	r3, r2
  404316:	b083      	sub	sp, #12
  404318:	dd18      	ble.n	40434c <cosf+0x40>
  40431a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  40431e:	db05      	blt.n	40432c <cosf+0x20>
  404320:	4601      	mov	r1, r0
  404322:	f002 fd11 	bl	406d48 <__aeabi_fsub>
  404326:	b003      	add	sp, #12
  404328:	f85d fb04 	ldr.w	pc, [sp], #4
  40432c:	4669      	mov	r1, sp
  40432e:	f000 ff87 	bl	405240 <__ieee754_rem_pio2f>
  404332:	f000 0203 	and.w	r2, r0, #3
  404336:	2a01      	cmp	r2, #1
  404338:	d015      	beq.n	404366 <cosf+0x5a>
  40433a:	2a02      	cmp	r2, #2
  40433c:	d00c      	beq.n	404358 <cosf+0x4c>
  40433e:	b1ca      	cbz	r2, 404374 <cosf+0x68>
  404340:	2201      	movs	r2, #1
  404342:	9901      	ldr	r1, [sp, #4]
  404344:	9800      	ldr	r0, [sp, #0]
  404346:	f001 fd87 	bl	405e58 <__kernel_sinf>
  40434a:	e7ec      	b.n	404326 <cosf+0x1a>
  40434c:	2100      	movs	r1, #0
  40434e:	f001 f939 	bl	4055c4 <__kernel_cosf>
  404352:	b003      	add	sp, #12
  404354:	f85d fb04 	ldr.w	pc, [sp], #4
  404358:	9901      	ldr	r1, [sp, #4]
  40435a:	9800      	ldr	r0, [sp, #0]
  40435c:	f001 f932 	bl	4055c4 <__kernel_cosf>
  404360:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404364:	e7df      	b.n	404326 <cosf+0x1a>
  404366:	9901      	ldr	r1, [sp, #4]
  404368:	9800      	ldr	r0, [sp, #0]
  40436a:	f001 fd75 	bl	405e58 <__kernel_sinf>
  40436e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404372:	e7d8      	b.n	404326 <cosf+0x1a>
  404374:	9901      	ldr	r1, [sp, #4]
  404376:	9800      	ldr	r0, [sp, #0]
  404378:	f001 f924 	bl	4055c4 <__kernel_cosf>
  40437c:	e7d3      	b.n	404326 <cosf+0x1a>
  40437e:	bf00      	nop
  404380:	3f490fd8 	.word	0x3f490fd8

00404384 <sinf>:
  404384:	b500      	push	{lr}
  404386:	4a1d      	ldr	r2, [pc, #116]	; (4043fc <sinf+0x78>)
  404388:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  40438c:	4293      	cmp	r3, r2
  40438e:	b083      	sub	sp, #12
  404390:	dd19      	ble.n	4043c6 <sinf+0x42>
  404392:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  404396:	db05      	blt.n	4043a4 <sinf+0x20>
  404398:	4601      	mov	r1, r0
  40439a:	f002 fcd5 	bl	406d48 <__aeabi_fsub>
  40439e:	b003      	add	sp, #12
  4043a0:	f85d fb04 	ldr.w	pc, [sp], #4
  4043a4:	4669      	mov	r1, sp
  4043a6:	f000 ff4b 	bl	405240 <__ieee754_rem_pio2f>
  4043aa:	f000 0003 	and.w	r0, r0, #3
  4043ae:	2801      	cmp	r0, #1
  4043b0:	d018      	beq.n	4043e4 <sinf+0x60>
  4043b2:	2802      	cmp	r0, #2
  4043b4:	d00e      	beq.n	4043d4 <sinf+0x50>
  4043b6:	b1d0      	cbz	r0, 4043ee <sinf+0x6a>
  4043b8:	9901      	ldr	r1, [sp, #4]
  4043ba:	9800      	ldr	r0, [sp, #0]
  4043bc:	f001 f902 	bl	4055c4 <__kernel_cosf>
  4043c0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4043c4:	e7eb      	b.n	40439e <sinf+0x1a>
  4043c6:	2200      	movs	r2, #0
  4043c8:	2100      	movs	r1, #0
  4043ca:	f001 fd45 	bl	405e58 <__kernel_sinf>
  4043ce:	b003      	add	sp, #12
  4043d0:	f85d fb04 	ldr.w	pc, [sp], #4
  4043d4:	2201      	movs	r2, #1
  4043d6:	9901      	ldr	r1, [sp, #4]
  4043d8:	9800      	ldr	r0, [sp, #0]
  4043da:	f001 fd3d 	bl	405e58 <__kernel_sinf>
  4043de:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4043e2:	e7dc      	b.n	40439e <sinf+0x1a>
  4043e4:	9901      	ldr	r1, [sp, #4]
  4043e6:	9800      	ldr	r0, [sp, #0]
  4043e8:	f001 f8ec 	bl	4055c4 <__kernel_cosf>
  4043ec:	e7d7      	b.n	40439e <sinf+0x1a>
  4043ee:	2201      	movs	r2, #1
  4043f0:	9901      	ldr	r1, [sp, #4]
  4043f2:	9800      	ldr	r0, [sp, #0]
  4043f4:	f001 fd30 	bl	405e58 <__kernel_sinf>
  4043f8:	e7d1      	b.n	40439e <sinf+0x1a>
  4043fa:	bf00      	nop
  4043fc:	3f490fd8 	.word	0x3f490fd8

00404400 <asinf>:
  404400:	b5f0      	push	{r4, r5, r6, r7, lr}
  404402:	4e24      	ldr	r6, [pc, #144]	; (404494 <asinf+0x94>)
  404404:	b08b      	sub	sp, #44	; 0x2c
  404406:	4604      	mov	r4, r0
  404408:	f000 f9ca 	bl	4047a0 <__ieee754_asinf>
  40440c:	f996 3000 	ldrsb.w	r3, [r6]
  404410:	3301      	adds	r3, #1
  404412:	4605      	mov	r5, r0
  404414:	d02f      	beq.n	404476 <asinf+0x76>
  404416:	4621      	mov	r1, r4
  404418:	4620      	mov	r0, r4
  40441a:	f002 ff65 	bl	4072e8 <__aeabi_fcmpun>
  40441e:	4607      	mov	r7, r0
  404420:	bb48      	cbnz	r0, 404476 <asinf+0x76>
  404422:	4620      	mov	r0, r4
  404424:	f001 ff36 	bl	406294 <fabsf>
  404428:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40442c:	f002 ff52 	bl	4072d4 <__aeabi_fcmpgt>
  404430:	b308      	cbz	r0, 404476 <asinf+0x76>
  404432:	4b19      	ldr	r3, [pc, #100]	; (404498 <asinf+0x98>)
  404434:	9708      	str	r7, [sp, #32]
  404436:	2201      	movs	r2, #1
  404438:	4620      	mov	r0, r4
  40443a:	e88d 000c 	stmia.w	sp, {r2, r3}
  40443e:	f002 f941 	bl	4066c4 <__aeabi_f2d>
  404442:	4602      	mov	r2, r0
  404444:	460b      	mov	r3, r1
  404446:	4815      	ldr	r0, [pc, #84]	; (40449c <asinf+0x9c>)
  404448:	e9cd 2304 	strd	r2, r3, [sp, #16]
  40444c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404450:	f001 fd7a 	bl	405f48 <nan>
  404454:	f996 3000 	ldrsb.w	r3, [r6]
  404458:	2b02      	cmp	r3, #2
  40445a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40445e:	d00d      	beq.n	40447c <asinf+0x7c>
  404460:	4668      	mov	r0, sp
  404462:	f001 fd6f 	bl	405f44 <matherr>
  404466:	b148      	cbz	r0, 40447c <asinf+0x7c>
  404468:	9b08      	ldr	r3, [sp, #32]
  40446a:	b973      	cbnz	r3, 40448a <asinf+0x8a>
  40446c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  404470:	f002 fc16 	bl	406ca0 <__aeabi_d2f>
  404474:	4605      	mov	r5, r0
  404476:	4628      	mov	r0, r5
  404478:	b00b      	add	sp, #44	; 0x2c
  40447a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40447c:	f002 ff70 	bl	407360 <__errno>
  404480:	2321      	movs	r3, #33	; 0x21
  404482:	6003      	str	r3, [r0, #0]
  404484:	9b08      	ldr	r3, [sp, #32]
  404486:	2b00      	cmp	r3, #0
  404488:	d0f0      	beq.n	40446c <asinf+0x6c>
  40448a:	f002 ff69 	bl	407360 <__errno>
  40448e:	9b08      	ldr	r3, [sp, #32]
  404490:	6003      	str	r3, [r0, #0]
  404492:	e7eb      	b.n	40446c <asinf+0x6c>
  404494:	20400008 	.word	0x20400008
  404498:	0040c3b4 	.word	0x0040c3b4
  40449c:	0040c7f0 	.word	0x0040c7f0

004044a0 <atan2f>:
  4044a0:	f000 bac8 	b.w	404a34 <__ieee754_atan2f>

004044a4 <powf>:
  4044a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4044a8:	f8df 82f0 	ldr.w	r8, [pc, #752]	; 40479c <powf+0x2f8>
  4044ac:	b08a      	sub	sp, #40	; 0x28
  4044ae:	4605      	mov	r5, r0
  4044b0:	460c      	mov	r4, r1
  4044b2:	f000 fb51 	bl	404b58 <__ieee754_powf>
  4044b6:	f998 7000 	ldrsb.w	r7, [r8]
  4044ba:	1c7b      	adds	r3, r7, #1
  4044bc:	4606      	mov	r6, r0
  4044be:	d031      	beq.n	404524 <powf+0x80>
  4044c0:	4621      	mov	r1, r4
  4044c2:	4620      	mov	r0, r4
  4044c4:	f002 ff10 	bl	4072e8 <__aeabi_fcmpun>
  4044c8:	4682      	mov	sl, r0
  4044ca:	bb58      	cbnz	r0, 404524 <powf+0x80>
  4044cc:	4629      	mov	r1, r5
  4044ce:	4628      	mov	r0, r5
  4044d0:	f002 ff0a 	bl	4072e8 <__aeabi_fcmpun>
  4044d4:	2100      	movs	r1, #0
  4044d6:	4681      	mov	r9, r0
  4044d8:	2800      	cmp	r0, #0
  4044da:	f040 8099 	bne.w	404610 <powf+0x16c>
  4044de:	4628      	mov	r0, r5
  4044e0:	f002 fed0 	bl	407284 <__aeabi_fcmpeq>
  4044e4:	b310      	cbz	r0, 40452c <powf+0x88>
  4044e6:	2100      	movs	r1, #0
  4044e8:	4620      	mov	r0, r4
  4044ea:	f002 fecb 	bl	407284 <__aeabi_fcmpeq>
  4044ee:	4682      	mov	sl, r0
  4044f0:	2800      	cmp	r0, #0
  4044f2:	d054      	beq.n	40459e <powf+0xfa>
  4044f4:	4ba3      	ldr	r3, [pc, #652]	; (404784 <powf+0x2e0>)
  4044f6:	f8cd 9020 	str.w	r9, [sp, #32]
  4044fa:	2201      	movs	r2, #1
  4044fc:	4628      	mov	r0, r5
  4044fe:	e88d 000c 	stmia.w	sp, {r2, r3}
  404502:	f002 f8df 	bl	4066c4 <__aeabi_f2d>
  404506:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40450a:	4620      	mov	r0, r4
  40450c:	f002 f8da 	bl	4066c4 <__aeabi_f2d>
  404510:	2200      	movs	r2, #0
  404512:	2300      	movs	r3, #0
  404514:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404518:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40451c:	2f00      	cmp	r7, #0
  40451e:	d062      	beq.n	4045e6 <powf+0x142>
  404520:	f04f 567e 	mov.w	r6, #1065353216	; 0x3f800000
  404524:	4630      	mov	r0, r6
  404526:	b00a      	add	sp, #40	; 0x28
  404528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40452c:	4630      	mov	r0, r6
  40452e:	f001 feb5 	bl	40629c <finitef>
  404532:	4607      	mov	r7, r0
  404534:	2800      	cmp	r0, #0
  404536:	f000 8087 	beq.w	404648 <powf+0x1a4>
  40453a:	2100      	movs	r1, #0
  40453c:	4630      	mov	r0, r6
  40453e:	f002 fea1 	bl	407284 <__aeabi_fcmpeq>
  404542:	2800      	cmp	r0, #0
  404544:	d0ee      	beq.n	404524 <powf+0x80>
  404546:	4628      	mov	r0, r5
  404548:	f001 fea8 	bl	40629c <finitef>
  40454c:	2800      	cmp	r0, #0
  40454e:	d0e9      	beq.n	404524 <powf+0x80>
  404550:	4620      	mov	r0, r4
  404552:	f001 fea3 	bl	40629c <finitef>
  404556:	2800      	cmp	r0, #0
  404558:	d0e4      	beq.n	404524 <powf+0x80>
  40455a:	2304      	movs	r3, #4
  40455c:	4a89      	ldr	r2, [pc, #548]	; (404784 <powf+0x2e0>)
  40455e:	9300      	str	r3, [sp, #0]
  404560:	4628      	mov	r0, r5
  404562:	2300      	movs	r3, #0
  404564:	9308      	str	r3, [sp, #32]
  404566:	9201      	str	r2, [sp, #4]
  404568:	f002 f8ac 	bl	4066c4 <__aeabi_f2d>
  40456c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404570:	4620      	mov	r0, r4
  404572:	f002 f8a7 	bl	4066c4 <__aeabi_f2d>
  404576:	f998 3000 	ldrsb.w	r3, [r8]
  40457a:	2400      	movs	r4, #0
  40457c:	2500      	movs	r5, #0
  40457e:	2b02      	cmp	r3, #2
  404580:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404584:	e9cd 4506 	strd	r4, r5, [sp, #24]
  404588:	d004      	beq.n	404594 <powf+0xf0>
  40458a:	4668      	mov	r0, sp
  40458c:	f001 fcda 	bl	405f44 <matherr>
  404590:	2800      	cmp	r0, #0
  404592:	d12e      	bne.n	4045f2 <powf+0x14e>
  404594:	f002 fee4 	bl	407360 <__errno>
  404598:	2322      	movs	r3, #34	; 0x22
  40459a:	6003      	str	r3, [r0, #0]
  40459c:	e029      	b.n	4045f2 <powf+0x14e>
  40459e:	4620      	mov	r0, r4
  4045a0:	f001 fe7c 	bl	40629c <finitef>
  4045a4:	2800      	cmp	r0, #0
  4045a6:	d0bd      	beq.n	404524 <powf+0x80>
  4045a8:	2100      	movs	r1, #0
  4045aa:	4620      	mov	r0, r4
  4045ac:	f002 fe74 	bl	407298 <__aeabi_fcmplt>
  4045b0:	2800      	cmp	r0, #0
  4045b2:	d0b7      	beq.n	404524 <powf+0x80>
  4045b4:	4b73      	ldr	r3, [pc, #460]	; (404784 <powf+0x2e0>)
  4045b6:	f8cd a020 	str.w	sl, [sp, #32]
  4045ba:	2201      	movs	r2, #1
  4045bc:	4628      	mov	r0, r5
  4045be:	e88d 000c 	stmia.w	sp, {r2, r3}
  4045c2:	f002 f87f 	bl	4066c4 <__aeabi_f2d>
  4045c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4045ca:	4620      	mov	r0, r4
  4045cc:	f002 f87a 	bl	4066c4 <__aeabi_f2d>
  4045d0:	f998 3000 	ldrsb.w	r3, [r8]
  4045d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4045d8:	2b00      	cmp	r3, #0
  4045da:	f040 8092 	bne.w	404702 <powf+0x25e>
  4045de:	2200      	movs	r2, #0
  4045e0:	2300      	movs	r3, #0
  4045e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4045e6:	4668      	mov	r0, sp
  4045e8:	f001 fcac 	bl	405f44 <matherr>
  4045ec:	2800      	cmp	r0, #0
  4045ee:	f000 8083 	beq.w	4046f8 <powf+0x254>
  4045f2:	9b08      	ldr	r3, [sp, #32]
  4045f4:	b11b      	cbz	r3, 4045fe <powf+0x15a>
  4045f6:	f002 feb3 	bl	407360 <__errno>
  4045fa:	9b08      	ldr	r3, [sp, #32]
  4045fc:	6003      	str	r3, [r0, #0]
  4045fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  404602:	f002 fb4d 	bl	406ca0 <__aeabi_d2f>
  404606:	4606      	mov	r6, r0
  404608:	4630      	mov	r0, r6
  40460a:	b00a      	add	sp, #40	; 0x28
  40460c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404610:	4620      	mov	r0, r4
  404612:	f002 fe37 	bl	407284 <__aeabi_fcmpeq>
  404616:	2800      	cmp	r0, #0
  404618:	d084      	beq.n	404524 <powf+0x80>
  40461a:	4b5a      	ldr	r3, [pc, #360]	; (404784 <powf+0x2e0>)
  40461c:	f8cd a020 	str.w	sl, [sp, #32]
  404620:	2201      	movs	r2, #1
  404622:	4628      	mov	r0, r5
  404624:	e88d 000c 	stmia.w	sp, {r2, r3}
  404628:	f002 f84c 	bl	4066c4 <__aeabi_f2d>
  40462c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404630:	4620      	mov	r0, r4
  404632:	f002 f847 	bl	4066c4 <__aeabi_f2d>
  404636:	4b54      	ldr	r3, [pc, #336]	; (404788 <powf+0x2e4>)
  404638:	2200      	movs	r2, #0
  40463a:	2f02      	cmp	r7, #2
  40463c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404640:	e9cd 2306 	strd	r2, r3, [sp, #24]
  404644:	d1cf      	bne.n	4045e6 <powf+0x142>
  404646:	e76b      	b.n	404520 <powf+0x7c>
  404648:	4628      	mov	r0, r5
  40464a:	f001 fe27 	bl	40629c <finitef>
  40464e:	2800      	cmp	r0, #0
  404650:	f43f af73 	beq.w	40453a <powf+0x96>
  404654:	4620      	mov	r0, r4
  404656:	f001 fe21 	bl	40629c <finitef>
  40465a:	2800      	cmp	r0, #0
  40465c:	f43f af6d 	beq.w	40453a <powf+0x96>
  404660:	4631      	mov	r1, r6
  404662:	4630      	mov	r0, r6
  404664:	f002 fe40 	bl	4072e8 <__aeabi_fcmpun>
  404668:	2800      	cmp	r0, #0
  40466a:	d173      	bne.n	404754 <powf+0x2b0>
  40466c:	4b45      	ldr	r3, [pc, #276]	; (404784 <powf+0x2e0>)
  40466e:	9008      	str	r0, [sp, #32]
  404670:	2203      	movs	r2, #3
  404672:	4628      	mov	r0, r5
  404674:	e88d 000c 	stmia.w	sp, {r2, r3}
  404678:	f002 f824 	bl	4066c4 <__aeabi_f2d>
  40467c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404680:	4620      	mov	r0, r4
  404682:	f002 f81f 	bl	4066c4 <__aeabi_f2d>
  404686:	f998 6000 	ldrsb.w	r6, [r8]
  40468a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40468e:	4628      	mov	r0, r5
  404690:	2e00      	cmp	r6, #0
  404692:	d13d      	bne.n	404710 <powf+0x26c>
  404694:	4b3d      	ldr	r3, [pc, #244]	; (40478c <powf+0x2e8>)
  404696:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  40469a:	2100      	movs	r1, #0
  40469c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4046a0:	f002 fdfa 	bl	407298 <__aeabi_fcmplt>
  4046a4:	2800      	cmp	r0, #0
  4046a6:	f43f af70 	beq.w	40458a <powf+0xe6>
  4046aa:	4620      	mov	r0, r4
  4046ac:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4046b0:	f002 fc54 	bl	406f5c <__aeabi_fmul>
  4046b4:	f002 f806 	bl	4066c4 <__aeabi_f2d>
  4046b8:	4604      	mov	r4, r0
  4046ba:	460d      	mov	r5, r1
  4046bc:	f001 fc4a 	bl	405f54 <rint>
  4046c0:	4602      	mov	r2, r0
  4046c2:	460b      	mov	r3, r1
  4046c4:	4620      	mov	r0, r4
  4046c6:	4629      	mov	r1, r5
  4046c8:	f002 fab8 	bl	406c3c <__aeabi_dcmpeq>
  4046cc:	2800      	cmp	r0, #0
  4046ce:	d13e      	bne.n	40474e <powf+0x2aa>
  4046d0:	4b2f      	ldr	r3, [pc, #188]	; (404790 <powf+0x2ec>)
  4046d2:	f998 6000 	ldrsb.w	r6, [r8]
  4046d6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  4046da:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4046de:	2e02      	cmp	r6, #2
  4046e0:	f47f af53 	bne.w	40458a <powf+0xe6>
  4046e4:	e756      	b.n	404594 <powf+0xf0>
  4046e6:	4610      	mov	r0, r2
  4046e8:	4619      	mov	r1, r3
  4046ea:	f002 f969 	bl	4069c0 <__aeabi_ddiv>
  4046ee:	2c02      	cmp	r4, #2
  4046f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4046f4:	f47f af77 	bne.w	4045e6 <powf+0x142>
  4046f8:	f002 fe32 	bl	407360 <__errno>
  4046fc:	2321      	movs	r3, #33	; 0x21
  4046fe:	6003      	str	r3, [r0, #0]
  404700:	e777      	b.n	4045f2 <powf+0x14e>
  404702:	4924      	ldr	r1, [pc, #144]	; (404794 <powf+0x2f0>)
  404704:	2000      	movs	r0, #0
  404706:	2b02      	cmp	r3, #2
  404708:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40470c:	d0f4      	beq.n	4046f8 <powf+0x254>
  40470e:	e76a      	b.n	4045e6 <powf+0x142>
  404710:	4b21      	ldr	r3, [pc, #132]	; (404798 <powf+0x2f4>)
  404712:	2200      	movs	r2, #0
  404714:	2100      	movs	r1, #0
  404716:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40471a:	f002 fdbd 	bl	407298 <__aeabi_fcmplt>
  40471e:	2800      	cmp	r0, #0
  404720:	d0dd      	beq.n	4046de <powf+0x23a>
  404722:	4620      	mov	r0, r4
  404724:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404728:	f002 fc18 	bl	406f5c <__aeabi_fmul>
  40472c:	f001 ffca 	bl	4066c4 <__aeabi_f2d>
  404730:	4604      	mov	r4, r0
  404732:	460d      	mov	r5, r1
  404734:	f001 fc0e 	bl	405f54 <rint>
  404738:	4602      	mov	r2, r0
  40473a:	460b      	mov	r3, r1
  40473c:	4620      	mov	r0, r4
  40473e:	4629      	mov	r1, r5
  404740:	f002 fa7c 	bl	406c3c <__aeabi_dcmpeq>
  404744:	b918      	cbnz	r0, 40474e <powf+0x2aa>
  404746:	4b13      	ldr	r3, [pc, #76]	; (404794 <powf+0x2f0>)
  404748:	2200      	movs	r2, #0
  40474a:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40474e:	f998 6000 	ldrsb.w	r6, [r8]
  404752:	e7c4      	b.n	4046de <powf+0x23a>
  404754:	4b0b      	ldr	r3, [pc, #44]	; (404784 <powf+0x2e0>)
  404756:	9708      	str	r7, [sp, #32]
  404758:	2201      	movs	r2, #1
  40475a:	4628      	mov	r0, r5
  40475c:	e88d 000c 	stmia.w	sp, {r2, r3}
  404760:	f001 ffb0 	bl	4066c4 <__aeabi_f2d>
  404764:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404768:	4620      	mov	r0, r4
  40476a:	f001 ffab 	bl	4066c4 <__aeabi_f2d>
  40476e:	f998 4000 	ldrsb.w	r4, [r8]
  404772:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404776:	2200      	movs	r2, #0
  404778:	2300      	movs	r3, #0
  40477a:	2c00      	cmp	r4, #0
  40477c:	d1b3      	bne.n	4046e6 <powf+0x242>
  40477e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  404782:	e730      	b.n	4045e6 <powf+0x142>
  404784:	0040c3bc 	.word	0x0040c3bc
  404788:	3ff00000 	.word	0x3ff00000
  40478c:	47efffff 	.word	0x47efffff
  404790:	c7efffff 	.word	0xc7efffff
  404794:	fff00000 	.word	0xfff00000
  404798:	7ff00000 	.word	0x7ff00000
  40479c:	20400008 	.word	0x20400008

004047a0 <__ieee754_asinf>:
  4047a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4047a4:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  4047a8:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  4047ac:	4604      	mov	r4, r0
  4047ae:	f000 80c6 	beq.w	40493e <__ieee754_asinf+0x19e>
  4047b2:	dc12      	bgt.n	4047da <__ieee754_asinf+0x3a>
  4047b4:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  4047b8:	4606      	mov	r6, r0
  4047ba:	da16      	bge.n	4047ea <__ieee754_asinf+0x4a>
  4047bc:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  4047c0:	f280 80cb 	bge.w	40495a <__ieee754_asinf+0x1ba>
  4047c4:	498b      	ldr	r1, [pc, #556]	; (4049f4 <__ieee754_asinf+0x254>)
  4047c6:	f002 fac1 	bl	406d4c <__addsf3>
  4047ca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4047ce:	f002 fd81 	bl	4072d4 <__aeabi_fcmpgt>
  4047d2:	b150      	cbz	r0, 4047ea <__ieee754_asinf+0x4a>
  4047d4:	4620      	mov	r0, r4
  4047d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4047da:	4601      	mov	r1, r0
  4047dc:	f002 fab4 	bl	406d48 <__aeabi_fsub>
  4047e0:	4601      	mov	r1, r0
  4047e2:	f002 fc6f 	bl	4070c4 <__aeabi_fdiv>
  4047e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4047ea:	4620      	mov	r0, r4
  4047ec:	f001 fd52 	bl	406294 <fabsf>
  4047f0:	4601      	mov	r1, r0
  4047f2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4047f6:	f002 faa7 	bl	406d48 <__aeabi_fsub>
  4047fa:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4047fe:	f002 fbad 	bl	406f5c <__aeabi_fmul>
  404802:	497d      	ldr	r1, [pc, #500]	; (4049f8 <__ieee754_asinf+0x258>)
  404804:	4604      	mov	r4, r0
  404806:	f002 fba9 	bl	406f5c <__aeabi_fmul>
  40480a:	497c      	ldr	r1, [pc, #496]	; (4049fc <__ieee754_asinf+0x25c>)
  40480c:	f002 fa9e 	bl	406d4c <__addsf3>
  404810:	4621      	mov	r1, r4
  404812:	f002 fba3 	bl	406f5c <__aeabi_fmul>
  404816:	497a      	ldr	r1, [pc, #488]	; (404a00 <__ieee754_asinf+0x260>)
  404818:	f002 fa96 	bl	406d48 <__aeabi_fsub>
  40481c:	4621      	mov	r1, r4
  40481e:	f002 fb9d 	bl	406f5c <__aeabi_fmul>
  404822:	4978      	ldr	r1, [pc, #480]	; (404a04 <__ieee754_asinf+0x264>)
  404824:	f002 fa92 	bl	406d4c <__addsf3>
  404828:	4621      	mov	r1, r4
  40482a:	f002 fb97 	bl	406f5c <__aeabi_fmul>
  40482e:	4976      	ldr	r1, [pc, #472]	; (404a08 <__ieee754_asinf+0x268>)
  404830:	f002 fa8a 	bl	406d48 <__aeabi_fsub>
  404834:	4621      	mov	r1, r4
  404836:	f002 fb91 	bl	406f5c <__aeabi_fmul>
  40483a:	4974      	ldr	r1, [pc, #464]	; (404a0c <__ieee754_asinf+0x26c>)
  40483c:	f002 fa86 	bl	406d4c <__addsf3>
  404840:	4621      	mov	r1, r4
  404842:	f002 fb8b 	bl	406f5c <__aeabi_fmul>
  404846:	4972      	ldr	r1, [pc, #456]	; (404a10 <__ieee754_asinf+0x270>)
  404848:	4680      	mov	r8, r0
  40484a:	4620      	mov	r0, r4
  40484c:	f002 fb86 	bl	406f5c <__aeabi_fmul>
  404850:	4970      	ldr	r1, [pc, #448]	; (404a14 <__ieee754_asinf+0x274>)
  404852:	f002 fa79 	bl	406d48 <__aeabi_fsub>
  404856:	4621      	mov	r1, r4
  404858:	f002 fb80 	bl	406f5c <__aeabi_fmul>
  40485c:	496e      	ldr	r1, [pc, #440]	; (404a18 <__ieee754_asinf+0x278>)
  40485e:	f002 fa75 	bl	406d4c <__addsf3>
  404862:	4621      	mov	r1, r4
  404864:	f002 fb7a 	bl	406f5c <__aeabi_fmul>
  404868:	496c      	ldr	r1, [pc, #432]	; (404a1c <__ieee754_asinf+0x27c>)
  40486a:	f002 fa6d 	bl	406d48 <__aeabi_fsub>
  40486e:	4621      	mov	r1, r4
  404870:	f002 fb74 	bl	406f5c <__aeabi_fmul>
  404874:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404878:	f002 fa68 	bl	406d4c <__addsf3>
  40487c:	4681      	mov	r9, r0
  40487e:	4620      	mov	r0, r4
  404880:	f000 fe4c 	bl	40551c <__ieee754_sqrtf>
  404884:	4b66      	ldr	r3, [pc, #408]	; (404a20 <__ieee754_asinf+0x280>)
  404886:	429d      	cmp	r5, r3
  404888:	4607      	mov	r7, r0
  40488a:	4649      	mov	r1, r9
  40488c:	4640      	mov	r0, r8
  40488e:	dc43      	bgt.n	404918 <__ieee754_asinf+0x178>
  404890:	f002 fc18 	bl	4070c4 <__aeabi_fdiv>
  404894:	4639      	mov	r1, r7
  404896:	4680      	mov	r8, r0
  404898:	4638      	mov	r0, r7
  40489a:	f002 fa57 	bl	406d4c <__addsf3>
  40489e:	4601      	mov	r1, r0
  4048a0:	4640      	mov	r0, r8
  4048a2:	f002 fb5b 	bl	406f5c <__aeabi_fmul>
  4048a6:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  4048aa:	f025 050f 	bic.w	r5, r5, #15
  4048ae:	4680      	mov	r8, r0
  4048b0:	4629      	mov	r1, r5
  4048b2:	4628      	mov	r0, r5
  4048b4:	f002 fb52 	bl	406f5c <__aeabi_fmul>
  4048b8:	4601      	mov	r1, r0
  4048ba:	4620      	mov	r0, r4
  4048bc:	f002 fa44 	bl	406d48 <__aeabi_fsub>
  4048c0:	4639      	mov	r1, r7
  4048c2:	4604      	mov	r4, r0
  4048c4:	4628      	mov	r0, r5
  4048c6:	f002 fa41 	bl	406d4c <__addsf3>
  4048ca:	4601      	mov	r1, r0
  4048cc:	4620      	mov	r0, r4
  4048ce:	f002 fbf9 	bl	4070c4 <__aeabi_fdiv>
  4048d2:	4601      	mov	r1, r0
  4048d4:	f002 fa3a 	bl	406d4c <__addsf3>
  4048d8:	4601      	mov	r1, r0
  4048da:	4852      	ldr	r0, [pc, #328]	; (404a24 <__ieee754_asinf+0x284>)
  4048dc:	f002 fa34 	bl	406d48 <__aeabi_fsub>
  4048e0:	4601      	mov	r1, r0
  4048e2:	4640      	mov	r0, r8
  4048e4:	f002 fa30 	bl	406d48 <__aeabi_fsub>
  4048e8:	4629      	mov	r1, r5
  4048ea:	4604      	mov	r4, r0
  4048ec:	4628      	mov	r0, r5
  4048ee:	f002 fa2d 	bl	406d4c <__addsf3>
  4048f2:	4601      	mov	r1, r0
  4048f4:	484c      	ldr	r0, [pc, #304]	; (404a28 <__ieee754_asinf+0x288>)
  4048f6:	f002 fa27 	bl	406d48 <__aeabi_fsub>
  4048fa:	4601      	mov	r1, r0
  4048fc:	4620      	mov	r0, r4
  4048fe:	f002 fa23 	bl	406d48 <__aeabi_fsub>
  404902:	4601      	mov	r1, r0
  404904:	4848      	ldr	r0, [pc, #288]	; (404a28 <__ieee754_asinf+0x288>)
  404906:	f002 fa1f 	bl	406d48 <__aeabi_fsub>
  40490a:	2e00      	cmp	r6, #0
  40490c:	f73f af63 	bgt.w	4047d6 <__ieee754_asinf+0x36>
  404910:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404914:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404918:	f002 fbd4 	bl	4070c4 <__aeabi_fdiv>
  40491c:	4639      	mov	r1, r7
  40491e:	f002 fb1d 	bl	406f5c <__aeabi_fmul>
  404922:	4639      	mov	r1, r7
  404924:	f002 fa12 	bl	406d4c <__addsf3>
  404928:	4601      	mov	r1, r0
  40492a:	f002 fa0f 	bl	406d4c <__addsf3>
  40492e:	493f      	ldr	r1, [pc, #252]	; (404a2c <__ieee754_asinf+0x28c>)
  404930:	f002 fa0c 	bl	406d4c <__addsf3>
  404934:	4601      	mov	r1, r0
  404936:	483e      	ldr	r0, [pc, #248]	; (404a30 <__ieee754_asinf+0x290>)
  404938:	f002 fa06 	bl	406d48 <__aeabi_fsub>
  40493c:	e7e5      	b.n	40490a <__ieee754_asinf+0x16a>
  40493e:	493c      	ldr	r1, [pc, #240]	; (404a30 <__ieee754_asinf+0x290>)
  404940:	f002 fb0c 	bl	406f5c <__aeabi_fmul>
  404944:	4937      	ldr	r1, [pc, #220]	; (404a24 <__ieee754_asinf+0x284>)
  404946:	4605      	mov	r5, r0
  404948:	4620      	mov	r0, r4
  40494a:	f002 fb07 	bl	406f5c <__aeabi_fmul>
  40494e:	4601      	mov	r1, r0
  404950:	4628      	mov	r0, r5
  404952:	f002 f9fb 	bl	406d4c <__addsf3>
  404956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40495a:	4601      	mov	r1, r0
  40495c:	f002 fafe 	bl	406f5c <__aeabi_fmul>
  404960:	4925      	ldr	r1, [pc, #148]	; (4049f8 <__ieee754_asinf+0x258>)
  404962:	4605      	mov	r5, r0
  404964:	f002 fafa 	bl	406f5c <__aeabi_fmul>
  404968:	4924      	ldr	r1, [pc, #144]	; (4049fc <__ieee754_asinf+0x25c>)
  40496a:	f002 f9ef 	bl	406d4c <__addsf3>
  40496e:	4629      	mov	r1, r5
  404970:	f002 faf4 	bl	406f5c <__aeabi_fmul>
  404974:	4922      	ldr	r1, [pc, #136]	; (404a00 <__ieee754_asinf+0x260>)
  404976:	f002 f9e7 	bl	406d48 <__aeabi_fsub>
  40497a:	4629      	mov	r1, r5
  40497c:	f002 faee 	bl	406f5c <__aeabi_fmul>
  404980:	4920      	ldr	r1, [pc, #128]	; (404a04 <__ieee754_asinf+0x264>)
  404982:	f002 f9e3 	bl	406d4c <__addsf3>
  404986:	4629      	mov	r1, r5
  404988:	f002 fae8 	bl	406f5c <__aeabi_fmul>
  40498c:	491e      	ldr	r1, [pc, #120]	; (404a08 <__ieee754_asinf+0x268>)
  40498e:	f002 f9db 	bl	406d48 <__aeabi_fsub>
  404992:	4629      	mov	r1, r5
  404994:	f002 fae2 	bl	406f5c <__aeabi_fmul>
  404998:	491c      	ldr	r1, [pc, #112]	; (404a0c <__ieee754_asinf+0x26c>)
  40499a:	f002 f9d7 	bl	406d4c <__addsf3>
  40499e:	4629      	mov	r1, r5
  4049a0:	f002 fadc 	bl	406f5c <__aeabi_fmul>
  4049a4:	491a      	ldr	r1, [pc, #104]	; (404a10 <__ieee754_asinf+0x270>)
  4049a6:	4606      	mov	r6, r0
  4049a8:	4628      	mov	r0, r5
  4049aa:	f002 fad7 	bl	406f5c <__aeabi_fmul>
  4049ae:	4919      	ldr	r1, [pc, #100]	; (404a14 <__ieee754_asinf+0x274>)
  4049b0:	f002 f9ca 	bl	406d48 <__aeabi_fsub>
  4049b4:	4629      	mov	r1, r5
  4049b6:	f002 fad1 	bl	406f5c <__aeabi_fmul>
  4049ba:	4917      	ldr	r1, [pc, #92]	; (404a18 <__ieee754_asinf+0x278>)
  4049bc:	f002 f9c6 	bl	406d4c <__addsf3>
  4049c0:	4629      	mov	r1, r5
  4049c2:	f002 facb 	bl	406f5c <__aeabi_fmul>
  4049c6:	4915      	ldr	r1, [pc, #84]	; (404a1c <__ieee754_asinf+0x27c>)
  4049c8:	f002 f9be 	bl	406d48 <__aeabi_fsub>
  4049cc:	4629      	mov	r1, r5
  4049ce:	f002 fac5 	bl	406f5c <__aeabi_fmul>
  4049d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4049d6:	f002 f9b9 	bl	406d4c <__addsf3>
  4049da:	4601      	mov	r1, r0
  4049dc:	4630      	mov	r0, r6
  4049de:	f002 fb71 	bl	4070c4 <__aeabi_fdiv>
  4049e2:	4621      	mov	r1, r4
  4049e4:	f002 faba 	bl	406f5c <__aeabi_fmul>
  4049e8:	4621      	mov	r1, r4
  4049ea:	f002 f9af 	bl	406d4c <__addsf3>
  4049ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4049f2:	bf00      	nop
  4049f4:	7149f2ca 	.word	0x7149f2ca
  4049f8:	3811ef08 	.word	0x3811ef08
  4049fc:	3a4f7f04 	.word	0x3a4f7f04
  404a00:	3d241146 	.word	0x3d241146
  404a04:	3e4e0aa8 	.word	0x3e4e0aa8
  404a08:	3ea6b090 	.word	0x3ea6b090
  404a0c:	3e2aaaab 	.word	0x3e2aaaab
  404a10:	3d9dc62e 	.word	0x3d9dc62e
  404a14:	3f303361 	.word	0x3f303361
  404a18:	4001572d 	.word	0x4001572d
  404a1c:	4019d139 	.word	0x4019d139
  404a20:	3f799999 	.word	0x3f799999
  404a24:	b33bbd2e 	.word	0xb33bbd2e
  404a28:	3f490fdb 	.word	0x3f490fdb
  404a2c:	333bbd2e 	.word	0x333bbd2e
  404a30:	3fc90fdb 	.word	0x3fc90fdb

00404a34 <__ieee754_atan2f>:
  404a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404a36:	460c      	mov	r4, r1
  404a38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404a3c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404a40:	4603      	mov	r3, r0
  404a42:	dc14      	bgt.n	404a6e <__ieee754_atan2f+0x3a>
  404a44:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
  404a48:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404a4c:	4607      	mov	r7, r0
  404a4e:	dc0e      	bgt.n	404a6e <__ieee754_atan2f+0x3a>
  404a50:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
  404a54:	d03d      	beq.n	404ad2 <__ieee754_atan2f+0x9e>
  404a56:	17a5      	asrs	r5, r4, #30
  404a58:	f005 0502 	and.w	r5, r5, #2
  404a5c:	ea45 75d0 	orr.w	r5, r5, r0, lsr #31
  404a60:	b956      	cbnz	r6, 404a78 <__ieee754_atan2f+0x44>
  404a62:	2d02      	cmp	r5, #2
  404a64:	d030      	beq.n	404ac8 <__ieee754_atan2f+0x94>
  404a66:	2d03      	cmp	r5, #3
  404a68:	d130      	bne.n	404acc <__ieee754_atan2f+0x98>
  404a6a:	4832      	ldr	r0, [pc, #200]	; (404b34 <__ieee754_atan2f+0x100>)
  404a6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404a6e:	4619      	mov	r1, r3
  404a70:	4620      	mov	r0, r4
  404a72:	f002 f96b 	bl	406d4c <__addsf3>
  404a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404a78:	b301      	cbz	r1, 404abc <__ieee754_atan2f+0x88>
  404a7a:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404a7e:	d02c      	beq.n	404ada <__ieee754_atan2f+0xa6>
  404a80:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404a84:	d01a      	beq.n	404abc <__ieee754_atan2f+0x88>
  404a86:	1a71      	subs	r1, r6, r1
  404a88:	15c9      	asrs	r1, r1, #23
  404a8a:	293c      	cmp	r1, #60	; 0x3c
  404a8c:	dc1a      	bgt.n	404ac4 <__ieee754_atan2f+0x90>
  404a8e:	2c00      	cmp	r4, #0
  404a90:	db39      	blt.n	404b06 <__ieee754_atan2f+0xd2>
  404a92:	4621      	mov	r1, r4
  404a94:	4618      	mov	r0, r3
  404a96:	f002 fb15 	bl	4070c4 <__aeabi_fdiv>
  404a9a:	f001 fbfb 	bl	406294 <fabsf>
  404a9e:	f001 fae3 	bl	406068 <atanf>
  404aa2:	2d01      	cmp	r5, #1
  404aa4:	d02c      	beq.n	404b00 <__ieee754_atan2f+0xcc>
  404aa6:	2d02      	cmp	r5, #2
  404aa8:	d022      	beq.n	404af0 <__ieee754_atan2f+0xbc>
  404aaa:	2d00      	cmp	r5, #0
  404aac:	d02f      	beq.n	404b0e <__ieee754_atan2f+0xda>
  404aae:	4922      	ldr	r1, [pc, #136]	; (404b38 <__ieee754_atan2f+0x104>)
  404ab0:	f002 f94c 	bl	406d4c <__addsf3>
  404ab4:	4921      	ldr	r1, [pc, #132]	; (404b3c <__ieee754_atan2f+0x108>)
  404ab6:	f002 f947 	bl	406d48 <__aeabi_fsub>
  404aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404abc:	2f00      	cmp	r7, #0
  404abe:	db06      	blt.n	404ace <__ieee754_atan2f+0x9a>
  404ac0:	481f      	ldr	r0, [pc, #124]	; (404b40 <__ieee754_atan2f+0x10c>)
  404ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ac4:	481e      	ldr	r0, [pc, #120]	; (404b40 <__ieee754_atan2f+0x10c>)
  404ac6:	e7ec      	b.n	404aa2 <__ieee754_atan2f+0x6e>
  404ac8:	481c      	ldr	r0, [pc, #112]	; (404b3c <__ieee754_atan2f+0x108>)
  404aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ace:	481d      	ldr	r0, [pc, #116]	; (404b44 <__ieee754_atan2f+0x110>)
  404ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ad2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  404ad6:	f001 bac7 	b.w	406068 <atanf>
  404ada:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404ade:	d017      	beq.n	404b10 <__ieee754_atan2f+0xdc>
  404ae0:	2d02      	cmp	r5, #2
  404ae2:	d0f1      	beq.n	404ac8 <__ieee754_atan2f+0x94>
  404ae4:	2d03      	cmp	r5, #3
  404ae6:	d0c0      	beq.n	404a6a <__ieee754_atan2f+0x36>
  404ae8:	2d01      	cmp	r5, #1
  404aea:	d019      	beq.n	404b20 <__ieee754_atan2f+0xec>
  404aec:	2000      	movs	r0, #0
  404aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404af0:	4911      	ldr	r1, [pc, #68]	; (404b38 <__ieee754_atan2f+0x104>)
  404af2:	f002 f92b 	bl	406d4c <__addsf3>
  404af6:	4601      	mov	r1, r0
  404af8:	4810      	ldr	r0, [pc, #64]	; (404b3c <__ieee754_atan2f+0x108>)
  404afa:	f002 f925 	bl	406d48 <__aeabi_fsub>
  404afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b00:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b06:	313c      	adds	r1, #60	; 0x3c
  404b08:	dac3      	bge.n	404a92 <__ieee754_atan2f+0x5e>
  404b0a:	2000      	movs	r0, #0
  404b0c:	e7c9      	b.n	404aa2 <__ieee754_atan2f+0x6e>
  404b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b10:	2d02      	cmp	r5, #2
  404b12:	d00c      	beq.n	404b2e <__ieee754_atan2f+0xfa>
  404b14:	2d03      	cmp	r5, #3
  404b16:	d008      	beq.n	404b2a <__ieee754_atan2f+0xf6>
  404b18:	2d01      	cmp	r5, #1
  404b1a:	d004      	beq.n	404b26 <__ieee754_atan2f+0xf2>
  404b1c:	480a      	ldr	r0, [pc, #40]	; (404b48 <__ieee754_atan2f+0x114>)
  404b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b20:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  404b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b26:	4809      	ldr	r0, [pc, #36]	; (404b4c <__ieee754_atan2f+0x118>)
  404b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b2a:	4809      	ldr	r0, [pc, #36]	; (404b50 <__ieee754_atan2f+0x11c>)
  404b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b2e:	4809      	ldr	r0, [pc, #36]	; (404b54 <__ieee754_atan2f+0x120>)
  404b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b32:	bf00      	nop
  404b34:	c0490fdb 	.word	0xc0490fdb
  404b38:	33bbbd2e 	.word	0x33bbbd2e
  404b3c:	40490fdb 	.word	0x40490fdb
  404b40:	3fc90fdb 	.word	0x3fc90fdb
  404b44:	bfc90fdb 	.word	0xbfc90fdb
  404b48:	3f490fdb 	.word	0x3f490fdb
  404b4c:	bf490fdb 	.word	0xbf490fdb
  404b50:	c016cbe4 	.word	0xc016cbe4
  404b54:	4016cbe4 	.word	0x4016cbe4

00404b58 <__ieee754_powf>:
  404b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b5c:	f031 4900 	bics.w	r9, r1, #2147483648	; 0x80000000
  404b60:	b087      	sub	sp, #28
  404b62:	d011      	beq.n	404b88 <__ieee754_powf+0x30>
  404b64:	f020 4a00 	bic.w	sl, r0, #2147483648	; 0x80000000
  404b68:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
  404b6c:	4605      	mov	r5, r0
  404b6e:	dd05      	ble.n	404b7c <__ieee754_powf+0x24>
  404b70:	484f      	ldr	r0, [pc, #316]	; (404cb0 <__ieee754_powf+0x158>)
  404b72:	b007      	add	sp, #28
  404b74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b78:	f001 bbde 	b.w	406338 <nanf>
  404b7c:	f1b9 4fff 	cmp.w	r9, #2139095040	; 0x7f800000
  404b80:	dd07      	ble.n	404b92 <__ieee754_powf+0x3a>
  404b82:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
  404b86:	d1f3      	bne.n	404b70 <__ieee754_powf+0x18>
  404b88:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404b8c:	b007      	add	sp, #28
  404b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b92:	2800      	cmp	r0, #0
  404b94:	460c      	mov	r4, r1
  404b96:	db47      	blt.n	404c28 <__ieee754_powf+0xd0>
  404b98:	2600      	movs	r6, #0
  404b9a:	f1b9 4fff 	cmp.w	r9, #2139095040	; 0x7f800000
  404b9e:	d03b      	beq.n	404c18 <__ieee754_powf+0xc0>
  404ba0:	f1b9 5f7e 	cmp.w	r9, #1065353216	; 0x3f800000
  404ba4:	4680      	mov	r8, r0
  404ba6:	460f      	mov	r7, r1
  404ba8:	d051      	beq.n	404c4e <__ieee754_powf+0xf6>
  404baa:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
  404bae:	d067      	beq.n	404c80 <__ieee754_powf+0x128>
  404bb0:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
  404bb4:	d01b      	beq.n	404bee <__ieee754_powf+0x96>
  404bb6:	f001 fb6d 	bl	406294 <fabsf>
  404bba:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
  404bbe:	d04e      	beq.n	404c5e <__ieee754_powf+0x106>
  404bc0:	f1ba 0f00 	cmp.w	sl, #0
  404bc4:	d04b      	beq.n	404c5e <__ieee754_powf+0x106>
  404bc6:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
  404bca:	d048      	beq.n	404c5e <__ieee754_powf+0x106>
  404bcc:	0fed      	lsrs	r5, r5, #31
  404bce:	3d01      	subs	r5, #1
  404bd0:	ea56 0305 	orrs.w	r3, r6, r5
  404bd4:	d064      	beq.n	404ca0 <__ieee754_powf+0x148>
  404bd6:	f1b9 4f9a 	cmp.w	r9, #1291845632	; 0x4d000000
  404bda:	dd6d      	ble.n	404cb8 <__ieee754_powf+0x160>
  404bdc:	4b35      	ldr	r3, [pc, #212]	; (404cb4 <__ieee754_powf+0x15c>)
  404bde:	459a      	cmp	sl, r3
  404be0:	f300 825d 	bgt.w	40509e <__ieee754_powf+0x546>
  404be4:	2c00      	cmp	r4, #0
  404be6:	f2c0 8260 	blt.w	4050aa <__ieee754_powf+0x552>
  404bea:	2000      	movs	r0, #0
  404bec:	e7ce      	b.n	404b8c <__ieee754_powf+0x34>
  404bee:	2d00      	cmp	r5, #0
  404bf0:	da4a      	bge.n	404c88 <__ieee754_powf+0x130>
  404bf2:	f001 fb4f 	bl	406294 <fabsf>
  404bf6:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
  404bfa:	d002      	beq.n	404c02 <__ieee754_powf+0xaa>
  404bfc:	f1ba 0f00 	cmp.w	sl, #0
  404c00:	d1e1      	bne.n	404bc6 <__ieee754_powf+0x6e>
  404c02:	f1aa 5a7e 	sub.w	sl, sl, #1065353216	; 0x3f800000
  404c06:	ea5a 0306 	orrs.w	r3, sl, r6
  404c0a:	d042      	beq.n	404c92 <__ieee754_powf+0x13a>
  404c0c:	2e01      	cmp	r6, #1
  404c0e:	d1bd      	bne.n	404b8c <__ieee754_powf+0x34>
  404c10:	f100 4100 	add.w	r1, r0, #2147483648	; 0x80000000
  404c14:	4608      	mov	r0, r1
  404c16:	e7b9      	b.n	404b8c <__ieee754_powf+0x34>
  404c18:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
  404c1c:	d0b4      	beq.n	404b88 <__ieee754_powf+0x30>
  404c1e:	dd2a      	ble.n	404c76 <__ieee754_powf+0x11e>
  404c20:	2c00      	cmp	r4, #0
  404c22:	dbe2      	blt.n	404bea <__ieee754_powf+0x92>
  404c24:	4608      	mov	r0, r1
  404c26:	e7b1      	b.n	404b8c <__ieee754_powf+0x34>
  404c28:	f1b9 4f97 	cmp.w	r9, #1266679808	; 0x4b800000
  404c2c:	da21      	bge.n	404c72 <__ieee754_powf+0x11a>
  404c2e:	f1b9 5f7e 	cmp.w	r9, #1065353216	; 0x3f800000
  404c32:	db0a      	blt.n	404c4a <__ieee754_powf+0xf2>
  404c34:	ea4f 53e9 	mov.w	r3, r9, asr #23
  404c38:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
  404c3c:	fa49 f203 	asr.w	r2, r9, r3
  404c40:	fa02 f303 	lsl.w	r3, r2, r3
  404c44:	4599      	cmp	r9, r3
  404c46:	f000 8225 	beq.w	405094 <__ieee754_powf+0x53c>
  404c4a:	2600      	movs	r6, #0
  404c4c:	e7a8      	b.n	404ba0 <__ieee754_powf+0x48>
  404c4e:	2c00      	cmp	r4, #0
  404c50:	da9c      	bge.n	404b8c <__ieee754_powf+0x34>
  404c52:	4601      	mov	r1, r0
  404c54:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404c58:	f002 fa34 	bl	4070c4 <__aeabi_fdiv>
  404c5c:	e796      	b.n	404b8c <__ieee754_powf+0x34>
  404c5e:	2c00      	cmp	r4, #0
  404c60:	da04      	bge.n	404c6c <__ieee754_powf+0x114>
  404c62:	4601      	mov	r1, r0
  404c64:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404c68:	f002 fa2c 	bl	4070c4 <__aeabi_fdiv>
  404c6c:	2d00      	cmp	r5, #0
  404c6e:	da8d      	bge.n	404b8c <__ieee754_powf+0x34>
  404c70:	e7c7      	b.n	404c02 <__ieee754_powf+0xaa>
  404c72:	2602      	movs	r6, #2
  404c74:	e791      	b.n	404b9a <__ieee754_powf+0x42>
  404c76:	2c00      	cmp	r4, #0
  404c78:	dab7      	bge.n	404bea <__ieee754_powf+0x92>
  404c7a:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
  404c7e:	e785      	b.n	404b8c <__ieee754_powf+0x34>
  404c80:	4601      	mov	r1, r0
  404c82:	f002 f96b 	bl	406f5c <__aeabi_fmul>
  404c86:	e781      	b.n	404b8c <__ieee754_powf+0x34>
  404c88:	b007      	add	sp, #28
  404c8a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c8e:	f000 bc45 	b.w	40551c <__ieee754_sqrtf>
  404c92:	4601      	mov	r1, r0
  404c94:	f002 f858 	bl	406d48 <__aeabi_fsub>
  404c98:	4601      	mov	r1, r0
  404c9a:	f002 fa13 	bl	4070c4 <__aeabi_fdiv>
  404c9e:	e775      	b.n	404b8c <__ieee754_powf+0x34>
  404ca0:	4641      	mov	r1, r8
  404ca2:	4640      	mov	r0, r8
  404ca4:	f002 f850 	bl	406d48 <__aeabi_fsub>
  404ca8:	4601      	mov	r1, r0
  404caa:	f002 fa0b 	bl	4070c4 <__aeabi_fdiv>
  404cae:	e76d      	b.n	404b8c <__ieee754_powf+0x34>
  404cb0:	0040c7f0 	.word	0x0040c7f0
  404cb4:	3f7ffff7 	.word	0x3f7ffff7
  404cb8:	f5ba 0f00 	cmp.w	sl, #8388608	; 0x800000
  404cbc:	f280 8202 	bge.w	4050c4 <__ieee754_powf+0x56c>
  404cc0:	f04f 4197 	mov.w	r1, #1266679808	; 0x4b800000
  404cc4:	f002 f94a 	bl	406f5c <__aeabi_fmul>
  404cc8:	f06f 0117 	mvn.w	r1, #23
  404ccc:	4682      	mov	sl, r0
  404cce:	ea4f 53ea 	mov.w	r3, sl, asr #23
  404cd2:	4ab5      	ldr	r2, [pc, #724]	; (404fa8 <__ieee754_powf+0x450>)
  404cd4:	f3ca 0a16 	ubfx	sl, sl, #0, #23
  404cd8:	3b7f      	subs	r3, #127	; 0x7f
  404cda:	440b      	add	r3, r1
  404cdc:	4592      	cmp	sl, r2
  404cde:	4619      	mov	r1, r3
  404ce0:	9302      	str	r3, [sp, #8]
  404ce2:	f04a 587e 	orr.w	r8, sl, #1065353216	; 0x3f800000
  404ce6:	f340 81e5 	ble.w	4050b4 <__ieee754_powf+0x55c>
  404cea:	4bb0      	ldr	r3, [pc, #704]	; (404fac <__ieee754_powf+0x454>)
  404cec:	459a      	cmp	sl, r3
  404cee:	f340 823d 	ble.w	40516c <__ieee754_powf+0x614>
  404cf2:	2300      	movs	r3, #0
  404cf4:	4618      	mov	r0, r3
  404cf6:	9300      	str	r3, [sp, #0]
  404cf8:	460b      	mov	r3, r1
  404cfa:	3301      	adds	r3, #1
  404cfc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
  404d00:	9302      	str	r3, [sp, #8]
  404d02:	f5a8 0800 	sub.w	r8, r8, #8388608	; 0x800000
  404d06:	9003      	str	r0, [sp, #12]
  404d08:	f04f 0900 	mov.w	r9, #0
  404d0c:	4611      	mov	r1, r2
  404d0e:	4640      	mov	r0, r8
  404d10:	9201      	str	r2, [sp, #4]
  404d12:	f002 f819 	bl	406d48 <__aeabi_fsub>
  404d16:	9a01      	ldr	r2, [sp, #4]
  404d18:	9205      	str	r2, [sp, #20]
  404d1a:	4611      	mov	r1, r2
  404d1c:	4683      	mov	fp, r0
  404d1e:	4640      	mov	r0, r8
  404d20:	f8cd 8004 	str.w	r8, [sp, #4]
  404d24:	f002 f812 	bl	406d4c <__addsf3>
  404d28:	4601      	mov	r1, r0
  404d2a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404d2e:	f002 f9c9 	bl	4070c4 <__aeabi_fdiv>
  404d32:	4601      	mov	r1, r0
  404d34:	9004      	str	r0, [sp, #16]
  404d36:	4658      	mov	r0, fp
  404d38:	f002 f910 	bl	406f5c <__aeabi_fmul>
  404d3c:	ea4f 0868 	mov.w	r8, r8, asr #1
  404d40:	f048 5800 	orr.w	r8, r8, #536870912	; 0x20000000
  404d44:	f508 2880 	add.w	r8, r8, #262144	; 0x40000
  404d48:	44c8      	add	r8, r9
  404d4a:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
  404d4e:	f029 090f 	bic.w	r9, r9, #15
  404d52:	4682      	mov	sl, r0
  404d54:	4641      	mov	r1, r8
  404d56:	4648      	mov	r0, r9
  404d58:	f002 f900 	bl	406f5c <__aeabi_fmul>
  404d5c:	4601      	mov	r1, r0
  404d5e:	4658      	mov	r0, fp
  404d60:	f001 fff2 	bl	406d48 <__aeabi_fsub>
  404d64:	9a05      	ldr	r2, [sp, #20]
  404d66:	4683      	mov	fp, r0
  404d68:	4611      	mov	r1, r2
  404d6a:	4640      	mov	r0, r8
  404d6c:	f001 ffec 	bl	406d48 <__aeabi_fsub>
  404d70:	4601      	mov	r1, r0
  404d72:	9801      	ldr	r0, [sp, #4]
  404d74:	f001 ffe8 	bl	406d48 <__aeabi_fsub>
  404d78:	4649      	mov	r1, r9
  404d7a:	f002 f8ef 	bl	406f5c <__aeabi_fmul>
  404d7e:	4601      	mov	r1, r0
  404d80:	4658      	mov	r0, fp
  404d82:	f001 ffe1 	bl	406d48 <__aeabi_fsub>
  404d86:	9b04      	ldr	r3, [sp, #16]
  404d88:	4619      	mov	r1, r3
  404d8a:	f002 f8e7 	bl	406f5c <__aeabi_fmul>
  404d8e:	4651      	mov	r1, sl
  404d90:	9001      	str	r0, [sp, #4]
  404d92:	4650      	mov	r0, sl
  404d94:	f002 f8e2 	bl	406f5c <__aeabi_fmul>
  404d98:	4985      	ldr	r1, [pc, #532]	; (404fb0 <__ieee754_powf+0x458>)
  404d9a:	4680      	mov	r8, r0
  404d9c:	f002 f8de 	bl	406f5c <__aeabi_fmul>
  404da0:	4984      	ldr	r1, [pc, #528]	; (404fb4 <__ieee754_powf+0x45c>)
  404da2:	f001 ffd3 	bl	406d4c <__addsf3>
  404da6:	4641      	mov	r1, r8
  404da8:	f002 f8d8 	bl	406f5c <__aeabi_fmul>
  404dac:	4982      	ldr	r1, [pc, #520]	; (404fb8 <__ieee754_powf+0x460>)
  404dae:	f001 ffcd 	bl	406d4c <__addsf3>
  404db2:	4641      	mov	r1, r8
  404db4:	f002 f8d2 	bl	406f5c <__aeabi_fmul>
  404db8:	4980      	ldr	r1, [pc, #512]	; (404fbc <__ieee754_powf+0x464>)
  404dba:	f001 ffc7 	bl	406d4c <__addsf3>
  404dbe:	4641      	mov	r1, r8
  404dc0:	f002 f8cc 	bl	406f5c <__aeabi_fmul>
  404dc4:	497e      	ldr	r1, [pc, #504]	; (404fc0 <__ieee754_powf+0x468>)
  404dc6:	f001 ffc1 	bl	406d4c <__addsf3>
  404dca:	4641      	mov	r1, r8
  404dcc:	f002 f8c6 	bl	406f5c <__aeabi_fmul>
  404dd0:	497c      	ldr	r1, [pc, #496]	; (404fc4 <__ieee754_powf+0x46c>)
  404dd2:	f001 ffbb 	bl	406d4c <__addsf3>
  404dd6:	4641      	mov	r1, r8
  404dd8:	4683      	mov	fp, r0
  404dda:	4640      	mov	r0, r8
  404ddc:	f002 f8be 	bl	406f5c <__aeabi_fmul>
  404de0:	4601      	mov	r1, r0
  404de2:	4658      	mov	r0, fp
  404de4:	f002 f8ba 	bl	406f5c <__aeabi_fmul>
  404de8:	4651      	mov	r1, sl
  404dea:	4680      	mov	r8, r0
  404dec:	4648      	mov	r0, r9
  404dee:	f001 ffad 	bl	406d4c <__addsf3>
  404df2:	9901      	ldr	r1, [sp, #4]
  404df4:	f002 f8b2 	bl	406f5c <__aeabi_fmul>
  404df8:	4641      	mov	r1, r8
  404dfa:	f001 ffa7 	bl	406d4c <__addsf3>
  404dfe:	4649      	mov	r1, r9
  404e00:	4683      	mov	fp, r0
  404e02:	4648      	mov	r0, r9
  404e04:	f002 f8aa 	bl	406f5c <__aeabi_fmul>
  404e08:	496f      	ldr	r1, [pc, #444]	; (404fc8 <__ieee754_powf+0x470>)
  404e0a:	9004      	str	r0, [sp, #16]
  404e0c:	f001 ff9e 	bl	406d4c <__addsf3>
  404e10:	4659      	mov	r1, fp
  404e12:	f001 ff9b 	bl	406d4c <__addsf3>
  404e16:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
  404e1a:	f028 080f 	bic.w	r8, r8, #15
  404e1e:	4641      	mov	r1, r8
  404e20:	4648      	mov	r0, r9
  404e22:	f002 f89b 	bl	406f5c <__aeabi_fmul>
  404e26:	4968      	ldr	r1, [pc, #416]	; (404fc8 <__ieee754_powf+0x470>)
  404e28:	4681      	mov	r9, r0
  404e2a:	4640      	mov	r0, r8
  404e2c:	f001 ff8c 	bl	406d48 <__aeabi_fsub>
  404e30:	9b04      	ldr	r3, [sp, #16]
  404e32:	4619      	mov	r1, r3
  404e34:	f001 ff88 	bl	406d48 <__aeabi_fsub>
  404e38:	4601      	mov	r1, r0
  404e3a:	4658      	mov	r0, fp
  404e3c:	f001 ff84 	bl	406d48 <__aeabi_fsub>
  404e40:	4651      	mov	r1, sl
  404e42:	f002 f88b 	bl	406f5c <__aeabi_fmul>
  404e46:	9901      	ldr	r1, [sp, #4]
  404e48:	4682      	mov	sl, r0
  404e4a:	4640      	mov	r0, r8
  404e4c:	f002 f886 	bl	406f5c <__aeabi_fmul>
  404e50:	4601      	mov	r1, r0
  404e52:	4650      	mov	r0, sl
  404e54:	f001 ff7a 	bl	406d4c <__addsf3>
  404e58:	4683      	mov	fp, r0
  404e5a:	4601      	mov	r1, r0
  404e5c:	4648      	mov	r0, r9
  404e5e:	f001 ff75 	bl	406d4c <__addsf3>
  404e62:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
  404e66:	f028 080f 	bic.w	r8, r8, #15
  404e6a:	4640      	mov	r0, r8
  404e6c:	4957      	ldr	r1, [pc, #348]	; (404fcc <__ieee754_powf+0x474>)
  404e6e:	f002 f875 	bl	406f5c <__aeabi_fmul>
  404e72:	4649      	mov	r1, r9
  404e74:	4682      	mov	sl, r0
  404e76:	4640      	mov	r0, r8
  404e78:	f001 ff66 	bl	406d48 <__aeabi_fsub>
  404e7c:	4601      	mov	r1, r0
  404e7e:	4658      	mov	r0, fp
  404e80:	f001 ff62 	bl	406d48 <__aeabi_fsub>
  404e84:	4952      	ldr	r1, [pc, #328]	; (404fd0 <__ieee754_powf+0x478>)
  404e86:	f002 f869 	bl	406f5c <__aeabi_fmul>
  404e8a:	4952      	ldr	r1, [pc, #328]	; (404fd4 <__ieee754_powf+0x47c>)
  404e8c:	4681      	mov	r9, r0
  404e8e:	4640      	mov	r0, r8
  404e90:	f002 f864 	bl	406f5c <__aeabi_fmul>
  404e94:	4601      	mov	r1, r0
  404e96:	4648      	mov	r0, r9
  404e98:	f001 ff58 	bl	406d4c <__addsf3>
  404e9c:	9903      	ldr	r1, [sp, #12]
  404e9e:	f001 ff55 	bl	406d4c <__addsf3>
  404ea2:	4680      	mov	r8, r0
  404ea4:	9802      	ldr	r0, [sp, #8]
  404ea6:	f002 f805 	bl	406eb4 <__aeabi_i2f>
  404eaa:	4641      	mov	r1, r8
  404eac:	4681      	mov	r9, r0
  404eae:	4650      	mov	r0, sl
  404eb0:	f001 ff4c 	bl	406d4c <__addsf3>
  404eb4:	9900      	ldr	r1, [sp, #0]
  404eb6:	f001 ff49 	bl	406d4c <__addsf3>
  404eba:	4649      	mov	r1, r9
  404ebc:	f001 ff46 	bl	406d4c <__addsf3>
  404ec0:	f420 6b7f 	bic.w	fp, r0, #4080	; 0xff0
  404ec4:	f02b 0b0f 	bic.w	fp, fp, #15
  404ec8:	4649      	mov	r1, r9
  404eca:	4658      	mov	r0, fp
  404ecc:	f001 ff3c 	bl	406d48 <__aeabi_fsub>
  404ed0:	9900      	ldr	r1, [sp, #0]
  404ed2:	f001 ff39 	bl	406d48 <__aeabi_fsub>
  404ed6:	4651      	mov	r1, sl
  404ed8:	f001 ff36 	bl	406d48 <__aeabi_fsub>
  404edc:	4601      	mov	r1, r0
  404ede:	4640      	mov	r0, r8
  404ee0:	f001 ff32 	bl	406d48 <__aeabi_fsub>
  404ee4:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
  404ee8:	3e01      	subs	r6, #1
  404eea:	f024 040f 	bic.w	r4, r4, #15
  404eee:	ea56 0305 	orrs.w	r3, r6, r5
  404ef2:	4680      	mov	r8, r0
  404ef4:	4621      	mov	r1, r4
  404ef6:	4638      	mov	r0, r7
  404ef8:	bf14      	ite	ne
  404efa:	f04f 567e 	movne.w	r6, #1065353216	; 0x3f800000
  404efe:	4e36      	ldreq	r6, [pc, #216]	; (404fd8 <__ieee754_powf+0x480>)
  404f00:	f001 ff22 	bl	406d48 <__aeabi_fsub>
  404f04:	4659      	mov	r1, fp
  404f06:	f002 f829 	bl	406f5c <__aeabi_fmul>
  404f0a:	4639      	mov	r1, r7
  404f0c:	4605      	mov	r5, r0
  404f0e:	4640      	mov	r0, r8
  404f10:	f002 f824 	bl	406f5c <__aeabi_fmul>
  404f14:	4601      	mov	r1, r0
  404f16:	4628      	mov	r0, r5
  404f18:	f001 ff18 	bl	406d4c <__addsf3>
  404f1c:	4621      	mov	r1, r4
  404f1e:	4607      	mov	r7, r0
  404f20:	4658      	mov	r0, fp
  404f22:	f002 f81b 	bl	406f5c <__aeabi_fmul>
  404f26:	4680      	mov	r8, r0
  404f28:	4601      	mov	r1, r0
  404f2a:	4638      	mov	r0, r7
  404f2c:	f001 ff0e 	bl	406d4c <__addsf3>
  404f30:	2800      	cmp	r0, #0
  404f32:	4681      	mov	r9, r0
  404f34:	4604      	mov	r4, r0
  404f36:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404f3a:	46c2      	mov	sl, r8
  404f3c:	f340 8100 	ble.w	405140 <__ieee754_powf+0x5e8>
  404f40:	f1b5 4f86 	cmp.w	r5, #1124073472	; 0x43000000
  404f44:	f300 80ce 	bgt.w	4050e4 <__ieee754_powf+0x58c>
  404f48:	f000 80be 	beq.w	4050c8 <__ieee754_powf+0x570>
  404f4c:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  404f50:	f300 80d0 	bgt.w	4050f4 <__ieee754_powf+0x59c>
  404f54:	2500      	movs	r5, #0
  404f56:	46a9      	mov	r9, r5
  404f58:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
  404f5c:	f024 040f 	bic.w	r4, r4, #15
  404f60:	4620      	mov	r0, r4
  404f62:	491e      	ldr	r1, [pc, #120]	; (404fdc <__ieee754_powf+0x484>)
  404f64:	f001 fffa 	bl	406f5c <__aeabi_fmul>
  404f68:	4651      	mov	r1, sl
  404f6a:	4680      	mov	r8, r0
  404f6c:	4620      	mov	r0, r4
  404f6e:	f001 feeb 	bl	406d48 <__aeabi_fsub>
  404f72:	4601      	mov	r1, r0
  404f74:	4638      	mov	r0, r7
  404f76:	f001 fee7 	bl	406d48 <__aeabi_fsub>
  404f7a:	4919      	ldr	r1, [pc, #100]	; (404fe0 <__ieee754_powf+0x488>)
  404f7c:	f001 ffee 	bl	406f5c <__aeabi_fmul>
  404f80:	4918      	ldr	r1, [pc, #96]	; (404fe4 <__ieee754_powf+0x48c>)
  404f82:	4607      	mov	r7, r0
  404f84:	4620      	mov	r0, r4
  404f86:	f001 ffe9 	bl	406f5c <__aeabi_fmul>
  404f8a:	4601      	mov	r1, r0
  404f8c:	4638      	mov	r0, r7
  404f8e:	f001 fedd 	bl	406d4c <__addsf3>
  404f92:	4607      	mov	r7, r0
  404f94:	4601      	mov	r1, r0
  404f96:	4640      	mov	r0, r8
  404f98:	f001 fed8 	bl	406d4c <__addsf3>
  404f9c:	4641      	mov	r1, r8
  404f9e:	4604      	mov	r4, r0
  404fa0:	f001 fed2 	bl	406d48 <__aeabi_fsub>
  404fa4:	e020      	b.n	404fe8 <__ieee754_powf+0x490>
  404fa6:	bf00      	nop
  404fa8:	001cc471 	.word	0x001cc471
  404fac:	005db3d6 	.word	0x005db3d6
  404fb0:	3e53f142 	.word	0x3e53f142
  404fb4:	3e6c3255 	.word	0x3e6c3255
  404fb8:	3e8ba305 	.word	0x3e8ba305
  404fbc:	3eaaaaab 	.word	0x3eaaaaab
  404fc0:	3edb6db7 	.word	0x3edb6db7
  404fc4:	3f19999a 	.word	0x3f19999a
  404fc8:	40400000 	.word	0x40400000
  404fcc:	3f763800 	.word	0x3f763800
  404fd0:	3f76384f 	.word	0x3f76384f
  404fd4:	369dc3a0 	.word	0x369dc3a0
  404fd8:	bf800000 	.word	0xbf800000
  404fdc:	3f317200 	.word	0x3f317200
  404fe0:	3f317218 	.word	0x3f317218
  404fe4:	35bfbe8c 	.word	0x35bfbe8c
  404fe8:	4601      	mov	r1, r0
  404fea:	4638      	mov	r0, r7
  404fec:	f001 feac 	bl	406d48 <__aeabi_fsub>
  404ff0:	4621      	mov	r1, r4
  404ff2:	4680      	mov	r8, r0
  404ff4:	4620      	mov	r0, r4
  404ff6:	f001 ffb1 	bl	406f5c <__aeabi_fmul>
  404ffa:	4980      	ldr	r1, [pc, #512]	; (4051fc <__ieee754_powf+0x6a4>)
  404ffc:	4607      	mov	r7, r0
  404ffe:	f001 ffad 	bl	406f5c <__aeabi_fmul>
  405002:	497f      	ldr	r1, [pc, #508]	; (405200 <__ieee754_powf+0x6a8>)
  405004:	f001 fea0 	bl	406d48 <__aeabi_fsub>
  405008:	4639      	mov	r1, r7
  40500a:	f001 ffa7 	bl	406f5c <__aeabi_fmul>
  40500e:	497d      	ldr	r1, [pc, #500]	; (405204 <__ieee754_powf+0x6ac>)
  405010:	f001 fe9c 	bl	406d4c <__addsf3>
  405014:	4639      	mov	r1, r7
  405016:	f001 ffa1 	bl	406f5c <__aeabi_fmul>
  40501a:	497b      	ldr	r1, [pc, #492]	; (405208 <__ieee754_powf+0x6b0>)
  40501c:	f001 fe94 	bl	406d48 <__aeabi_fsub>
  405020:	4639      	mov	r1, r7
  405022:	f001 ff9b 	bl	406f5c <__aeabi_fmul>
  405026:	4979      	ldr	r1, [pc, #484]	; (40520c <__ieee754_powf+0x6b4>)
  405028:	f001 fe90 	bl	406d4c <__addsf3>
  40502c:	4639      	mov	r1, r7
  40502e:	f001 ff95 	bl	406f5c <__aeabi_fmul>
  405032:	4601      	mov	r1, r0
  405034:	4620      	mov	r0, r4
  405036:	f001 fe87 	bl	406d48 <__aeabi_fsub>
  40503a:	4607      	mov	r7, r0
  40503c:	4601      	mov	r1, r0
  40503e:	4620      	mov	r0, r4
  405040:	f001 ff8c 	bl	406f5c <__aeabi_fmul>
  405044:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  405048:	4682      	mov	sl, r0
  40504a:	4638      	mov	r0, r7
  40504c:	f001 fe7c 	bl	406d48 <__aeabi_fsub>
  405050:	4601      	mov	r1, r0
  405052:	4650      	mov	r0, sl
  405054:	f002 f836 	bl	4070c4 <__aeabi_fdiv>
  405058:	4641      	mov	r1, r8
  40505a:	4607      	mov	r7, r0
  40505c:	4620      	mov	r0, r4
  40505e:	f001 ff7d 	bl	406f5c <__aeabi_fmul>
  405062:	4641      	mov	r1, r8
  405064:	f001 fe72 	bl	406d4c <__addsf3>
  405068:	4601      	mov	r1, r0
  40506a:	4638      	mov	r0, r7
  40506c:	f001 fe6c 	bl	406d48 <__aeabi_fsub>
  405070:	4621      	mov	r1, r4
  405072:	f001 fe69 	bl	406d48 <__aeabi_fsub>
  405076:	4601      	mov	r1, r0
  405078:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40507c:	f001 fe64 	bl	406d48 <__aeabi_fsub>
  405080:	1943      	adds	r3, r0, r5
  405082:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
  405086:	f2c0 80b5 	blt.w	4051f4 <__ieee754_powf+0x69c>
  40508a:	4618      	mov	r0, r3
  40508c:	4631      	mov	r1, r6
  40508e:	f001 ff65 	bl	406f5c <__aeabi_fmul>
  405092:	e57b      	b.n	404b8c <__ieee754_powf+0x34>
  405094:	f002 0201 	and.w	r2, r2, #1
  405098:	f1c2 0602 	rsb	r6, r2, #2
  40509c:	e580      	b.n	404ba0 <__ieee754_powf+0x48>
  40509e:	4b5c      	ldr	r3, [pc, #368]	; (405210 <__ieee754_powf+0x6b8>)
  4050a0:	459a      	cmp	sl, r3
  4050a2:	dd6c      	ble.n	40517e <__ieee754_powf+0x626>
  4050a4:	2c00      	cmp	r4, #0
  4050a6:	f77f ada0 	ble.w	404bea <__ieee754_powf+0x92>
  4050aa:	495a      	ldr	r1, [pc, #360]	; (405214 <__ieee754_powf+0x6bc>)
  4050ac:	4608      	mov	r0, r1
  4050ae:	f001 ff55 	bl	406f5c <__aeabi_fmul>
  4050b2:	e56b      	b.n	404b8c <__ieee754_powf+0x34>
  4050b4:	2300      	movs	r3, #0
  4050b6:	9300      	str	r3, [sp, #0]
  4050b8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
  4050bc:	9303      	str	r3, [sp, #12]
  4050be:	f04f 0900 	mov.w	r9, #0
  4050c2:	e623      	b.n	404d0c <__ieee754_powf+0x1b4>
  4050c4:	2100      	movs	r1, #0
  4050c6:	e602      	b.n	404cce <__ieee754_powf+0x176>
  4050c8:	4953      	ldr	r1, [pc, #332]	; (405218 <__ieee754_powf+0x6c0>)
  4050ca:	4638      	mov	r0, r7
  4050cc:	f001 fe3e 	bl	406d4c <__addsf3>
  4050d0:	4641      	mov	r1, r8
  4050d2:	4682      	mov	sl, r0
  4050d4:	4648      	mov	r0, r9
  4050d6:	f001 fe37 	bl	406d48 <__aeabi_fsub>
  4050da:	4601      	mov	r1, r0
  4050dc:	4650      	mov	r0, sl
  4050de:	f002 f8f9 	bl	4072d4 <__aeabi_fcmpgt>
  4050e2:	b138      	cbz	r0, 4050f4 <__ieee754_powf+0x59c>
  4050e4:	4630      	mov	r0, r6
  4050e6:	494b      	ldr	r1, [pc, #300]	; (405214 <__ieee754_powf+0x6bc>)
  4050e8:	f001 ff38 	bl	406f5c <__aeabi_fmul>
  4050ec:	4949      	ldr	r1, [pc, #292]	; (405214 <__ieee754_powf+0x6bc>)
  4050ee:	f001 ff35 	bl	406f5c <__aeabi_fmul>
  4050f2:	e54b      	b.n	404b8c <__ieee754_powf+0x34>
  4050f4:	15ed      	asrs	r5, r5, #23
  4050f6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  4050fa:	3d7e      	subs	r5, #126	; 0x7e
  4050fc:	fa43 f505 	asr.w	r5, r3, r5
  405100:	192b      	adds	r3, r5, r4
  405102:	f3c3 52c7 	ubfx	r2, r3, #23, #8
  405106:	4945      	ldr	r1, [pc, #276]	; (40521c <__ieee754_powf+0x6c4>)
  405108:	f3c3 0916 	ubfx	r9, r3, #0, #23
  40510c:	3a7f      	subs	r2, #127	; 0x7f
  40510e:	4111      	asrs	r1, r2
  405110:	f449 0900 	orr.w	r9, r9, #8388608	; 0x800000
  405114:	f1c2 0217 	rsb	r2, r2, #23
  405118:	fa49 f902 	asr.w	r9, r9, r2
  40511c:	2c00      	cmp	r4, #0
  40511e:	ea23 0101 	bic.w	r1, r3, r1
  405122:	4640      	mov	r0, r8
  405124:	bfb8      	it	lt
  405126:	f1c9 0900 	rsblt	r9, r9, #0
  40512a:	f001 fe0d 	bl	406d48 <__aeabi_fsub>
  40512e:	4601      	mov	r1, r0
  405130:	4682      	mov	sl, r0
  405132:	4638      	mov	r0, r7
  405134:	f001 fe0a 	bl	406d4c <__addsf3>
  405138:	ea4f 55c9 	mov.w	r5, r9, lsl #23
  40513c:	4604      	mov	r4, r0
  40513e:	e70b      	b.n	404f58 <__ieee754_powf+0x400>
  405140:	4b37      	ldr	r3, [pc, #220]	; (405220 <__ieee754_powf+0x6c8>)
  405142:	429d      	cmp	r5, r3
  405144:	dc0a      	bgt.n	40515c <__ieee754_powf+0x604>
  405146:	f47f af01 	bne.w	404f4c <__ieee754_powf+0x3f4>
  40514a:	4641      	mov	r1, r8
  40514c:	f001 fdfc 	bl	406d48 <__aeabi_fsub>
  405150:	4601      	mov	r1, r0
  405152:	4638      	mov	r0, r7
  405154:	f002 f8aa 	bl	4072ac <__aeabi_fcmple>
  405158:	2800      	cmp	r0, #0
  40515a:	d0cb      	beq.n	4050f4 <__ieee754_powf+0x59c>
  40515c:	4630      	mov	r0, r6
  40515e:	4931      	ldr	r1, [pc, #196]	; (405224 <__ieee754_powf+0x6cc>)
  405160:	f001 fefc 	bl	406f5c <__aeabi_fmul>
  405164:	492f      	ldr	r1, [pc, #188]	; (405224 <__ieee754_powf+0x6cc>)
  405166:	f001 fef9 	bl	406f5c <__aeabi_fmul>
  40516a:	e50f      	b.n	404b8c <__ieee754_powf+0x34>
  40516c:	4b2e      	ldr	r3, [pc, #184]	; (405228 <__ieee754_powf+0x6d0>)
  40516e:	9300      	str	r3, [sp, #0]
  405170:	4b2e      	ldr	r3, [pc, #184]	; (40522c <__ieee754_powf+0x6d4>)
  405172:	9303      	str	r3, [sp, #12]
  405174:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
  405178:	f44f 1900 	mov.w	r9, #2097152	; 0x200000
  40517c:	e5c6      	b.n	404d0c <__ieee754_powf+0x1b4>
  40517e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405182:	f001 fde1 	bl	406d48 <__aeabi_fsub>
  405186:	492a      	ldr	r1, [pc, #168]	; (405230 <__ieee754_powf+0x6d8>)
  405188:	4680      	mov	r8, r0
  40518a:	f001 fee7 	bl	406f5c <__aeabi_fmul>
  40518e:	4929      	ldr	r1, [pc, #164]	; (405234 <__ieee754_powf+0x6dc>)
  405190:	4681      	mov	r9, r0
  405192:	4640      	mov	r0, r8
  405194:	f001 fee2 	bl	406f5c <__aeabi_fmul>
  405198:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
  40519c:	4682      	mov	sl, r0
  40519e:	4640      	mov	r0, r8
  4051a0:	f001 fedc 	bl	406f5c <__aeabi_fmul>
  4051a4:	4601      	mov	r1, r0
  4051a6:	4824      	ldr	r0, [pc, #144]	; (405238 <__ieee754_powf+0x6e0>)
  4051a8:	f001 fdce 	bl	406d48 <__aeabi_fsub>
  4051ac:	4641      	mov	r1, r8
  4051ae:	f001 fed5 	bl	406f5c <__aeabi_fmul>
  4051b2:	4601      	mov	r1, r0
  4051b4:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
  4051b8:	f001 fdc6 	bl	406d48 <__aeabi_fsub>
  4051bc:	4641      	mov	r1, r8
  4051be:	4683      	mov	fp, r0
  4051c0:	4640      	mov	r0, r8
  4051c2:	f001 fecb 	bl	406f5c <__aeabi_fmul>
  4051c6:	4601      	mov	r1, r0
  4051c8:	4658      	mov	r0, fp
  4051ca:	f001 fec7 	bl	406f5c <__aeabi_fmul>
  4051ce:	491b      	ldr	r1, [pc, #108]	; (40523c <__ieee754_powf+0x6e4>)
  4051d0:	f001 fec4 	bl	406f5c <__aeabi_fmul>
  4051d4:	4601      	mov	r1, r0
  4051d6:	4650      	mov	r0, sl
  4051d8:	f001 fdb6 	bl	406d48 <__aeabi_fsub>
  4051dc:	4601      	mov	r1, r0
  4051de:	4680      	mov	r8, r0
  4051e0:	4648      	mov	r0, r9
  4051e2:	f001 fdb3 	bl	406d4c <__addsf3>
  4051e6:	f420 6b7f 	bic.w	fp, r0, #4080	; 0xff0
  4051ea:	f02b 0b0f 	bic.w	fp, fp, #15
  4051ee:	4649      	mov	r1, r9
  4051f0:	4658      	mov	r0, fp
  4051f2:	e671      	b.n	404ed8 <__ieee754_powf+0x380>
  4051f4:	4649      	mov	r1, r9
  4051f6:	f001 f8a3 	bl	406340 <scalbnf>
  4051fa:	e747      	b.n	40508c <__ieee754_powf+0x534>
  4051fc:	3331bb4c 	.word	0x3331bb4c
  405200:	35ddea0e 	.word	0x35ddea0e
  405204:	388ab355 	.word	0x388ab355
  405208:	3b360b61 	.word	0x3b360b61
  40520c:	3e2aaaab 	.word	0x3e2aaaab
  405210:	3f800007 	.word	0x3f800007
  405214:	7149f2ca 	.word	0x7149f2ca
  405218:	3338aa3c 	.word	0x3338aa3c
  40521c:	007fffff 	.word	0x007fffff
  405220:	43160000 	.word	0x43160000
  405224:	0da24260 	.word	0x0da24260
  405228:	3f15c000 	.word	0x3f15c000
  40522c:	35d1cfdc 	.word	0x35d1cfdc
  405230:	3fb8aa00 	.word	0x3fb8aa00
  405234:	36eca570 	.word	0x36eca570
  405238:	3eaaaaab 	.word	0x3eaaaaab
  40523c:	3fb8aa3b 	.word	0x3fb8aa3b

00405240 <__ieee754_rem_pio2f>:
  405240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405244:	4aa8      	ldr	r2, [pc, #672]	; (4054e8 <__ieee754_rem_pio2f+0x2a8>)
  405246:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  40524a:	4294      	cmp	r4, r2
  40524c:	b089      	sub	sp, #36	; 0x24
  40524e:	dd6e      	ble.n	40532e <__ieee754_rem_pio2f+0xee>
  405250:	4aa6      	ldr	r2, [pc, #664]	; (4054ec <__ieee754_rem_pio2f+0x2ac>)
  405252:	4294      	cmp	r4, r2
  405254:	4606      	mov	r6, r0
  405256:	460d      	mov	r5, r1
  405258:	dc1c      	bgt.n	405294 <__ieee754_rem_pio2f+0x54>
  40525a:	2800      	cmp	r0, #0
  40525c:	49a4      	ldr	r1, [pc, #656]	; (4054f0 <__ieee754_rem_pio2f+0x2b0>)
  40525e:	f340 80fc 	ble.w	40545a <__ieee754_rem_pio2f+0x21a>
  405262:	f001 fd71 	bl	406d48 <__aeabi_fsub>
  405266:	4ba3      	ldr	r3, [pc, #652]	; (4054f4 <__ieee754_rem_pio2f+0x2b4>)
  405268:	f024 040f 	bic.w	r4, r4, #15
  40526c:	429c      	cmp	r4, r3
  40526e:	4606      	mov	r6, r0
  405270:	d06c      	beq.n	40534c <__ieee754_rem_pio2f+0x10c>
  405272:	49a1      	ldr	r1, [pc, #644]	; (4054f8 <__ieee754_rem_pio2f+0x2b8>)
  405274:	f001 fd68 	bl	406d48 <__aeabi_fsub>
  405278:	4601      	mov	r1, r0
  40527a:	6028      	str	r0, [r5, #0]
  40527c:	4630      	mov	r0, r6
  40527e:	f001 fd63 	bl	406d48 <__aeabi_fsub>
  405282:	499d      	ldr	r1, [pc, #628]	; (4054f8 <__ieee754_rem_pio2f+0x2b8>)
  405284:	f001 fd60 	bl	406d48 <__aeabi_fsub>
  405288:	2701      	movs	r7, #1
  40528a:	6068      	str	r0, [r5, #4]
  40528c:	4638      	mov	r0, r7
  40528e:	b009      	add	sp, #36	; 0x24
  405290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405294:	4a99      	ldr	r2, [pc, #612]	; (4054fc <__ieee754_rem_pio2f+0x2bc>)
  405296:	4294      	cmp	r4, r2
  405298:	dd6a      	ble.n	405370 <__ieee754_rem_pio2f+0x130>
  40529a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  40529e:	da4e      	bge.n	40533e <__ieee754_rem_pio2f+0xfe>
  4052a0:	15e7      	asrs	r7, r4, #23
  4052a2:	3f86      	subs	r7, #134	; 0x86
  4052a4:	eba4 54c7 	sub.w	r4, r4, r7, lsl #23
  4052a8:	4620      	mov	r0, r4
  4052aa:	f002 f833 	bl	407314 <__aeabi_f2iz>
  4052ae:	f001 fe01 	bl	406eb4 <__aeabi_i2f>
  4052b2:	4603      	mov	r3, r0
  4052b4:	4601      	mov	r1, r0
  4052b6:	4620      	mov	r0, r4
  4052b8:	9305      	str	r3, [sp, #20]
  4052ba:	f001 fd45 	bl	406d48 <__aeabi_fsub>
  4052be:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  4052c2:	f001 fe4b 	bl	406f5c <__aeabi_fmul>
  4052c6:	4680      	mov	r8, r0
  4052c8:	f002 f824 	bl	407314 <__aeabi_f2iz>
  4052cc:	f001 fdf2 	bl	406eb4 <__aeabi_i2f>
  4052d0:	4601      	mov	r1, r0
  4052d2:	4604      	mov	r4, r0
  4052d4:	4640      	mov	r0, r8
  4052d6:	9406      	str	r4, [sp, #24]
  4052d8:	f001 fd36 	bl	406d48 <__aeabi_fsub>
  4052dc:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  4052e0:	f001 fe3c 	bl	406f5c <__aeabi_fmul>
  4052e4:	2100      	movs	r1, #0
  4052e6:	9007      	str	r0, [sp, #28]
  4052e8:	f001 ffcc 	bl	407284 <__aeabi_fcmpeq>
  4052ec:	2800      	cmp	r0, #0
  4052ee:	f000 80cb 	beq.w	405488 <__ieee754_rem_pio2f+0x248>
  4052f2:	4620      	mov	r0, r4
  4052f4:	2100      	movs	r1, #0
  4052f6:	f001 ffc5 	bl	407284 <__aeabi_fcmpeq>
  4052fa:	2800      	cmp	r0, #0
  4052fc:	bf14      	ite	ne
  4052fe:	2301      	movne	r3, #1
  405300:	2302      	moveq	r3, #2
  405302:	4a7f      	ldr	r2, [pc, #508]	; (405500 <__ieee754_rem_pio2f+0x2c0>)
  405304:	9201      	str	r2, [sp, #4]
  405306:	2102      	movs	r1, #2
  405308:	463a      	mov	r2, r7
  40530a:	9100      	str	r1, [sp, #0]
  40530c:	a805      	add	r0, sp, #20
  40530e:	4629      	mov	r1, r5
  405310:	f000 fa1c 	bl	40574c <__kernel_rem_pio2f>
  405314:	2e00      	cmp	r6, #0
  405316:	4607      	mov	r7, r0
  405318:	da0d      	bge.n	405336 <__ieee754_rem_pio2f+0xf6>
  40531a:	e895 000c 	ldmia.w	r5, {r2, r3}
  40531e:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  405322:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  405326:	4247      	negs	r7, r0
  405328:	602a      	str	r2, [r5, #0]
  40532a:	606b      	str	r3, [r5, #4]
  40532c:	e003      	b.n	405336 <__ieee754_rem_pio2f+0xf6>
  40532e:	2200      	movs	r2, #0
  405330:	6008      	str	r0, [r1, #0]
  405332:	604a      	str	r2, [r1, #4]
  405334:	2700      	movs	r7, #0
  405336:	4638      	mov	r0, r7
  405338:	b009      	add	sp, #36	; 0x24
  40533a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40533e:	4601      	mov	r1, r0
  405340:	f001 fd02 	bl	406d48 <__aeabi_fsub>
  405344:	2700      	movs	r7, #0
  405346:	6068      	str	r0, [r5, #4]
  405348:	6028      	str	r0, [r5, #0]
  40534a:	e7f4      	b.n	405336 <__ieee754_rem_pio2f+0xf6>
  40534c:	496d      	ldr	r1, [pc, #436]	; (405504 <__ieee754_rem_pio2f+0x2c4>)
  40534e:	f001 fcfb 	bl	406d48 <__aeabi_fsub>
  405352:	496d      	ldr	r1, [pc, #436]	; (405508 <__ieee754_rem_pio2f+0x2c8>)
  405354:	4604      	mov	r4, r0
  405356:	f001 fcf7 	bl	406d48 <__aeabi_fsub>
  40535a:	4601      	mov	r1, r0
  40535c:	6028      	str	r0, [r5, #0]
  40535e:	4620      	mov	r0, r4
  405360:	f001 fcf2 	bl	406d48 <__aeabi_fsub>
  405364:	4968      	ldr	r1, [pc, #416]	; (405508 <__ieee754_rem_pio2f+0x2c8>)
  405366:	f001 fcef 	bl	406d48 <__aeabi_fsub>
  40536a:	2701      	movs	r7, #1
  40536c:	6068      	str	r0, [r5, #4]
  40536e:	e7e2      	b.n	405336 <__ieee754_rem_pio2f+0xf6>
  405370:	f000 ff90 	bl	406294 <fabsf>
  405374:	4965      	ldr	r1, [pc, #404]	; (40550c <__ieee754_rem_pio2f+0x2cc>)
  405376:	4680      	mov	r8, r0
  405378:	f001 fdf0 	bl	406f5c <__aeabi_fmul>
  40537c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405380:	f001 fce4 	bl	406d4c <__addsf3>
  405384:	f001 ffc6 	bl	407314 <__aeabi_f2iz>
  405388:	4607      	mov	r7, r0
  40538a:	f001 fd93 	bl	406eb4 <__aeabi_i2f>
  40538e:	4958      	ldr	r1, [pc, #352]	; (4054f0 <__ieee754_rem_pio2f+0x2b0>)
  405390:	4683      	mov	fp, r0
  405392:	f001 fde3 	bl	406f5c <__aeabi_fmul>
  405396:	4601      	mov	r1, r0
  405398:	4640      	mov	r0, r8
  40539a:	f001 fcd5 	bl	406d48 <__aeabi_fsub>
  40539e:	4956      	ldr	r1, [pc, #344]	; (4054f8 <__ieee754_rem_pio2f+0x2b8>)
  4053a0:	4681      	mov	r9, r0
  4053a2:	4658      	mov	r0, fp
  4053a4:	f001 fdda 	bl	406f5c <__aeabi_fmul>
  4053a8:	2f1f      	cmp	r7, #31
  4053aa:	4682      	mov	sl, r0
  4053ac:	dc21      	bgt.n	4053f2 <__ieee754_rem_pio2f+0x1b2>
  4053ae:	4a58      	ldr	r2, [pc, #352]	; (405510 <__ieee754_rem_pio2f+0x2d0>)
  4053b0:	1e79      	subs	r1, r7, #1
  4053b2:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
  4053b6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4053ba:	4293      	cmp	r3, r2
  4053bc:	d019      	beq.n	4053f2 <__ieee754_rem_pio2f+0x1b2>
  4053be:	4651      	mov	r1, sl
  4053c0:	4648      	mov	r0, r9
  4053c2:	f001 fcc1 	bl	406d48 <__aeabi_fsub>
  4053c6:	4680      	mov	r8, r0
  4053c8:	f8c5 8000 	str.w	r8, [r5]
  4053cc:	4641      	mov	r1, r8
  4053ce:	4648      	mov	r0, r9
  4053d0:	f001 fcba 	bl	406d48 <__aeabi_fsub>
  4053d4:	4651      	mov	r1, sl
  4053d6:	f001 fcb7 	bl	406d48 <__aeabi_fsub>
  4053da:	2e00      	cmp	r6, #0
  4053dc:	6068      	str	r0, [r5, #4]
  4053de:	daaa      	bge.n	405336 <__ieee754_rem_pio2f+0xf6>
  4053e0:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
  4053e4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4053e8:	f8c5 8000 	str.w	r8, [r5]
  4053ec:	6068      	str	r0, [r5, #4]
  4053ee:	427f      	negs	r7, r7
  4053f0:	e7a1      	b.n	405336 <__ieee754_rem_pio2f+0xf6>
  4053f2:	4651      	mov	r1, sl
  4053f4:	4648      	mov	r0, r9
  4053f6:	f001 fca7 	bl	406d48 <__aeabi_fsub>
  4053fa:	15e2      	asrs	r2, r4, #23
  4053fc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  405400:	1ad3      	subs	r3, r2, r3
  405402:	2b08      	cmp	r3, #8
  405404:	4680      	mov	r8, r0
  405406:	dddf      	ble.n	4053c8 <__ieee754_rem_pio2f+0x188>
  405408:	493e      	ldr	r1, [pc, #248]	; (405504 <__ieee754_rem_pio2f+0x2c4>)
  40540a:	9203      	str	r2, [sp, #12]
  40540c:	4658      	mov	r0, fp
  40540e:	f001 fda5 	bl	406f5c <__aeabi_fmul>
  405412:	4680      	mov	r8, r0
  405414:	4601      	mov	r1, r0
  405416:	4648      	mov	r0, r9
  405418:	f001 fc96 	bl	406d48 <__aeabi_fsub>
  40541c:	4601      	mov	r1, r0
  40541e:	4604      	mov	r4, r0
  405420:	4648      	mov	r0, r9
  405422:	f001 fc91 	bl	406d48 <__aeabi_fsub>
  405426:	4641      	mov	r1, r8
  405428:	f001 fc8e 	bl	406d48 <__aeabi_fsub>
  40542c:	4936      	ldr	r1, [pc, #216]	; (405508 <__ieee754_rem_pio2f+0x2c8>)
  40542e:	4680      	mov	r8, r0
  405430:	4658      	mov	r0, fp
  405432:	f001 fd93 	bl	406f5c <__aeabi_fmul>
  405436:	4641      	mov	r1, r8
  405438:	f001 fc86 	bl	406d48 <__aeabi_fsub>
  40543c:	4601      	mov	r1, r0
  40543e:	4682      	mov	sl, r0
  405440:	4620      	mov	r0, r4
  405442:	f001 fc81 	bl	406d48 <__aeabi_fsub>
  405446:	9a03      	ldr	r2, [sp, #12]
  405448:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  40544c:	1ad2      	subs	r2, r2, r3
  40544e:	2a19      	cmp	r2, #25
  405450:	4680      	mov	r8, r0
  405452:	dc2e      	bgt.n	4054b2 <__ieee754_rem_pio2f+0x272>
  405454:	6028      	str	r0, [r5, #0]
  405456:	46a1      	mov	r9, r4
  405458:	e7b8      	b.n	4053cc <__ieee754_rem_pio2f+0x18c>
  40545a:	f001 fc77 	bl	406d4c <__addsf3>
  40545e:	4b25      	ldr	r3, [pc, #148]	; (4054f4 <__ieee754_rem_pio2f+0x2b4>)
  405460:	f024 040f 	bic.w	r4, r4, #15
  405464:	429c      	cmp	r4, r3
  405466:	4606      	mov	r6, r0
  405468:	d010      	beq.n	40548c <__ieee754_rem_pio2f+0x24c>
  40546a:	4923      	ldr	r1, [pc, #140]	; (4054f8 <__ieee754_rem_pio2f+0x2b8>)
  40546c:	f001 fc6e 	bl	406d4c <__addsf3>
  405470:	4601      	mov	r1, r0
  405472:	6028      	str	r0, [r5, #0]
  405474:	4630      	mov	r0, r6
  405476:	f001 fc67 	bl	406d48 <__aeabi_fsub>
  40547a:	491f      	ldr	r1, [pc, #124]	; (4054f8 <__ieee754_rem_pio2f+0x2b8>)
  40547c:	f001 fc66 	bl	406d4c <__addsf3>
  405480:	f04f 37ff 	mov.w	r7, #4294967295
  405484:	6068      	str	r0, [r5, #4]
  405486:	e756      	b.n	405336 <__ieee754_rem_pio2f+0xf6>
  405488:	2303      	movs	r3, #3
  40548a:	e73a      	b.n	405302 <__ieee754_rem_pio2f+0xc2>
  40548c:	491d      	ldr	r1, [pc, #116]	; (405504 <__ieee754_rem_pio2f+0x2c4>)
  40548e:	f001 fc5d 	bl	406d4c <__addsf3>
  405492:	491d      	ldr	r1, [pc, #116]	; (405508 <__ieee754_rem_pio2f+0x2c8>)
  405494:	4604      	mov	r4, r0
  405496:	f001 fc59 	bl	406d4c <__addsf3>
  40549a:	4601      	mov	r1, r0
  40549c:	6028      	str	r0, [r5, #0]
  40549e:	4620      	mov	r0, r4
  4054a0:	f001 fc52 	bl	406d48 <__aeabi_fsub>
  4054a4:	4918      	ldr	r1, [pc, #96]	; (405508 <__ieee754_rem_pio2f+0x2c8>)
  4054a6:	f001 fc51 	bl	406d4c <__addsf3>
  4054aa:	f04f 37ff 	mov.w	r7, #4294967295
  4054ae:	6068      	str	r0, [r5, #4]
  4054b0:	e741      	b.n	405336 <__ieee754_rem_pio2f+0xf6>
  4054b2:	4918      	ldr	r1, [pc, #96]	; (405514 <__ieee754_rem_pio2f+0x2d4>)
  4054b4:	4658      	mov	r0, fp
  4054b6:	f001 fd51 	bl	406f5c <__aeabi_fmul>
  4054ba:	4601      	mov	r1, r0
  4054bc:	4680      	mov	r8, r0
  4054be:	4620      	mov	r0, r4
  4054c0:	f001 fc42 	bl	406d48 <__aeabi_fsub>
  4054c4:	4601      	mov	r1, r0
  4054c6:	4681      	mov	r9, r0
  4054c8:	4620      	mov	r0, r4
  4054ca:	f001 fc3d 	bl	406d48 <__aeabi_fsub>
  4054ce:	4641      	mov	r1, r8
  4054d0:	f001 fc3a 	bl	406d48 <__aeabi_fsub>
  4054d4:	4910      	ldr	r1, [pc, #64]	; (405518 <__ieee754_rem_pio2f+0x2d8>)
  4054d6:	4604      	mov	r4, r0
  4054d8:	4658      	mov	r0, fp
  4054da:	f001 fd3f 	bl	406f5c <__aeabi_fmul>
  4054de:	4621      	mov	r1, r4
  4054e0:	f001 fc32 	bl	406d48 <__aeabi_fsub>
  4054e4:	4682      	mov	sl, r0
  4054e6:	e76a      	b.n	4053be <__ieee754_rem_pio2f+0x17e>
  4054e8:	3f490fd8 	.word	0x3f490fd8
  4054ec:	4016cbe3 	.word	0x4016cbe3
  4054f0:	3fc90f80 	.word	0x3fc90f80
  4054f4:	3fc90fd0 	.word	0x3fc90fd0
  4054f8:	37354443 	.word	0x37354443
  4054fc:	43490f80 	.word	0x43490f80
  405500:	0040c444 	.word	0x0040c444
  405504:	37354400 	.word	0x37354400
  405508:	2e85a308 	.word	0x2e85a308
  40550c:	3f22f984 	.word	0x3f22f984
  405510:	0040c3c4 	.word	0x0040c3c4
  405514:	2e85a300 	.word	0x2e85a300
  405518:	248d3132 	.word	0x248d3132

0040551c <__ieee754_sqrtf>:
  40551c:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  405520:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  405524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405526:	4604      	mov	r4, r0
  405528:	d22e      	bcs.n	405588 <__ieee754_sqrtf+0x6c>
  40552a:	b362      	cbz	r2, 405586 <__ieee754_sqrtf+0x6a>
  40552c:	2800      	cmp	r0, #0
  40552e:	4603      	mov	r3, r0
  405530:	db3d      	blt.n	4055ae <__ieee754_sqrtf+0x92>
  405532:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  405536:	ea4f 50e0 	mov.w	r0, r0, asr #23
  40553a:	d32c      	bcc.n	405596 <__ieee754_sqrtf+0x7a>
  40553c:	387f      	subs	r0, #127	; 0x7f
  40553e:	f3c3 0316 	ubfx	r3, r3, #0, #23
  405542:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  405546:	07c2      	lsls	r2, r0, #31
  405548:	bf48      	it	mi
  40554a:	005b      	lslmi	r3, r3, #1
  40554c:	2600      	movs	r6, #0
  40554e:	1047      	asrs	r7, r0, #1
  405550:	005b      	lsls	r3, r3, #1
  405552:	4631      	mov	r1, r6
  405554:	2419      	movs	r4, #25
  405556:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40555a:	188d      	adds	r5, r1, r2
  40555c:	429d      	cmp	r5, r3
  40555e:	dc02      	bgt.n	405566 <__ieee754_sqrtf+0x4a>
  405560:	1b5b      	subs	r3, r3, r5
  405562:	18a9      	adds	r1, r5, r2
  405564:	4416      	add	r6, r2
  405566:	3c01      	subs	r4, #1
  405568:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40556c:	ea4f 0252 	mov.w	r2, r2, lsr #1
  405570:	d1f3      	bne.n	40555a <__ieee754_sqrtf+0x3e>
  405572:	b113      	cbz	r3, 40557a <__ieee754_sqrtf+0x5e>
  405574:	3601      	adds	r6, #1
  405576:	f026 0601 	bic.w	r6, r6, #1
  40557a:	1070      	asrs	r0, r6, #1
  40557c:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  405580:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  405584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405588:	4601      	mov	r1, r0
  40558a:	f001 fce7 	bl	406f5c <__aeabi_fmul>
  40558e:	4621      	mov	r1, r4
  405590:	f001 fbdc 	bl	406d4c <__addsf3>
  405594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405596:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  40559a:	d001      	beq.n	4055a0 <__ieee754_sqrtf+0x84>
  40559c:	e00e      	b.n	4055bc <__ieee754_sqrtf+0xa0>
  40559e:	460a      	mov	r2, r1
  4055a0:	005b      	lsls	r3, r3, #1
  4055a2:	021c      	lsls	r4, r3, #8
  4055a4:	f102 0101 	add.w	r1, r2, #1
  4055a8:	d5f9      	bpl.n	40559e <__ieee754_sqrtf+0x82>
  4055aa:	1a80      	subs	r0, r0, r2
  4055ac:	e7c6      	b.n	40553c <__ieee754_sqrtf+0x20>
  4055ae:	4601      	mov	r1, r0
  4055b0:	f001 fbca 	bl	406d48 <__aeabi_fsub>
  4055b4:	4601      	mov	r1, r0
  4055b6:	f001 fd85 	bl	4070c4 <__aeabi_fdiv>
  4055ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4055bc:	f04f 32ff 	mov.w	r2, #4294967295
  4055c0:	e7f3      	b.n	4055aa <__ieee754_sqrtf+0x8e>
  4055c2:	bf00      	nop

004055c4 <__kernel_cosf>:
  4055c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4055c8:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  4055cc:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
  4055d0:	4606      	mov	r6, r0
  4055d2:	460f      	mov	r7, r1
  4055d4:	da49      	bge.n	40566a <__kernel_cosf+0xa6>
  4055d6:	f001 fe9d 	bl	407314 <__aeabi_f2iz>
  4055da:	2800      	cmp	r0, #0
  4055dc:	f000 809d 	beq.w	40571a <__kernel_cosf+0x156>
  4055e0:	4631      	mov	r1, r6
  4055e2:	4630      	mov	r0, r6
  4055e4:	f001 fcba 	bl	406f5c <__aeabi_fmul>
  4055e8:	494e      	ldr	r1, [pc, #312]	; (405724 <__kernel_cosf+0x160>)
  4055ea:	4605      	mov	r5, r0
  4055ec:	f001 fcb6 	bl	406f5c <__aeabi_fmul>
  4055f0:	494d      	ldr	r1, [pc, #308]	; (405728 <__kernel_cosf+0x164>)
  4055f2:	f001 fbab 	bl	406d4c <__addsf3>
  4055f6:	4629      	mov	r1, r5
  4055f8:	f001 fcb0 	bl	406f5c <__aeabi_fmul>
  4055fc:	494b      	ldr	r1, [pc, #300]	; (40572c <__kernel_cosf+0x168>)
  4055fe:	f001 fba3 	bl	406d48 <__aeabi_fsub>
  405602:	4629      	mov	r1, r5
  405604:	f001 fcaa 	bl	406f5c <__aeabi_fmul>
  405608:	4949      	ldr	r1, [pc, #292]	; (405730 <__kernel_cosf+0x16c>)
  40560a:	f001 fb9f 	bl	406d4c <__addsf3>
  40560e:	4629      	mov	r1, r5
  405610:	f001 fca4 	bl	406f5c <__aeabi_fmul>
  405614:	4947      	ldr	r1, [pc, #284]	; (405734 <__kernel_cosf+0x170>)
  405616:	f001 fb97 	bl	406d48 <__aeabi_fsub>
  40561a:	4629      	mov	r1, r5
  40561c:	f001 fc9e 	bl	406f5c <__aeabi_fmul>
  405620:	4945      	ldr	r1, [pc, #276]	; (405738 <__kernel_cosf+0x174>)
  405622:	f001 fb93 	bl	406d4c <__addsf3>
  405626:	4629      	mov	r1, r5
  405628:	f001 fc98 	bl	406f5c <__aeabi_fmul>
  40562c:	4680      	mov	r8, r0
  40562e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405632:	4628      	mov	r0, r5
  405634:	f001 fc92 	bl	406f5c <__aeabi_fmul>
  405638:	4641      	mov	r1, r8
  40563a:	4604      	mov	r4, r0
  40563c:	4628      	mov	r0, r5
  40563e:	f001 fc8d 	bl	406f5c <__aeabi_fmul>
  405642:	4639      	mov	r1, r7
  405644:	4605      	mov	r5, r0
  405646:	4630      	mov	r0, r6
  405648:	f001 fc88 	bl	406f5c <__aeabi_fmul>
  40564c:	4601      	mov	r1, r0
  40564e:	4628      	mov	r0, r5
  405650:	f001 fb7a 	bl	406d48 <__aeabi_fsub>
  405654:	4601      	mov	r1, r0
  405656:	4620      	mov	r0, r4
  405658:	f001 fb76 	bl	406d48 <__aeabi_fsub>
  40565c:	4601      	mov	r1, r0
  40565e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405662:	f001 fb71 	bl	406d48 <__aeabi_fsub>
  405666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40566a:	4601      	mov	r1, r0
  40566c:	f001 fc76 	bl	406f5c <__aeabi_fmul>
  405670:	492c      	ldr	r1, [pc, #176]	; (405724 <__kernel_cosf+0x160>)
  405672:	4605      	mov	r5, r0
  405674:	f001 fc72 	bl	406f5c <__aeabi_fmul>
  405678:	492b      	ldr	r1, [pc, #172]	; (405728 <__kernel_cosf+0x164>)
  40567a:	f001 fb67 	bl	406d4c <__addsf3>
  40567e:	4629      	mov	r1, r5
  405680:	f001 fc6c 	bl	406f5c <__aeabi_fmul>
  405684:	4929      	ldr	r1, [pc, #164]	; (40572c <__kernel_cosf+0x168>)
  405686:	f001 fb5f 	bl	406d48 <__aeabi_fsub>
  40568a:	4629      	mov	r1, r5
  40568c:	f001 fc66 	bl	406f5c <__aeabi_fmul>
  405690:	4927      	ldr	r1, [pc, #156]	; (405730 <__kernel_cosf+0x16c>)
  405692:	f001 fb5b 	bl	406d4c <__addsf3>
  405696:	4629      	mov	r1, r5
  405698:	f001 fc60 	bl	406f5c <__aeabi_fmul>
  40569c:	4925      	ldr	r1, [pc, #148]	; (405734 <__kernel_cosf+0x170>)
  40569e:	f001 fb53 	bl	406d48 <__aeabi_fsub>
  4056a2:	4629      	mov	r1, r5
  4056a4:	f001 fc5a 	bl	406f5c <__aeabi_fmul>
  4056a8:	4923      	ldr	r1, [pc, #140]	; (405738 <__kernel_cosf+0x174>)
  4056aa:	f001 fb4f 	bl	406d4c <__addsf3>
  4056ae:	4629      	mov	r1, r5
  4056b0:	f001 fc54 	bl	406f5c <__aeabi_fmul>
  4056b4:	4b21      	ldr	r3, [pc, #132]	; (40573c <__kernel_cosf+0x178>)
  4056b6:	429c      	cmp	r4, r3
  4056b8:	4680      	mov	r8, r0
  4056ba:	ddb8      	ble.n	40562e <__kernel_cosf+0x6a>
  4056bc:	4b20      	ldr	r3, [pc, #128]	; (405740 <__kernel_cosf+0x17c>)
  4056be:	429c      	cmp	r4, r3
  4056c0:	dc27      	bgt.n	405712 <__kernel_cosf+0x14e>
  4056c2:	f104 447f 	add.w	r4, r4, #4278190080	; 0xff000000
  4056c6:	4621      	mov	r1, r4
  4056c8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4056cc:	f001 fb3c 	bl	406d48 <__aeabi_fsub>
  4056d0:	4681      	mov	r9, r0
  4056d2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4056d6:	4628      	mov	r0, r5
  4056d8:	f001 fc40 	bl	406f5c <__aeabi_fmul>
  4056dc:	4621      	mov	r1, r4
  4056de:	f001 fb33 	bl	406d48 <__aeabi_fsub>
  4056e2:	4641      	mov	r1, r8
  4056e4:	4604      	mov	r4, r0
  4056e6:	4628      	mov	r0, r5
  4056e8:	f001 fc38 	bl	406f5c <__aeabi_fmul>
  4056ec:	4639      	mov	r1, r7
  4056ee:	4605      	mov	r5, r0
  4056f0:	4630      	mov	r0, r6
  4056f2:	f001 fc33 	bl	406f5c <__aeabi_fmul>
  4056f6:	4601      	mov	r1, r0
  4056f8:	4628      	mov	r0, r5
  4056fa:	f001 fb25 	bl	406d48 <__aeabi_fsub>
  4056fe:	4601      	mov	r1, r0
  405700:	4620      	mov	r0, r4
  405702:	f001 fb21 	bl	406d48 <__aeabi_fsub>
  405706:	4601      	mov	r1, r0
  405708:	4648      	mov	r0, r9
  40570a:	f001 fb1d 	bl	406d48 <__aeabi_fsub>
  40570e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405712:	f8df 9034 	ldr.w	r9, [pc, #52]	; 405748 <__kernel_cosf+0x184>
  405716:	4c0b      	ldr	r4, [pc, #44]	; (405744 <__kernel_cosf+0x180>)
  405718:	e7db      	b.n	4056d2 <__kernel_cosf+0x10e>
  40571a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40571e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405722:	bf00      	nop
  405724:	ad47d74e 	.word	0xad47d74e
  405728:	310f74f6 	.word	0x310f74f6
  40572c:	3493f27c 	.word	0x3493f27c
  405730:	37d00d01 	.word	0x37d00d01
  405734:	3ab60b61 	.word	0x3ab60b61
  405738:	3d2aaaab 	.word	0x3d2aaaab
  40573c:	3e999999 	.word	0x3e999999
  405740:	3f480000 	.word	0x3f480000
  405744:	3e900000 	.word	0x3e900000
  405748:	3f380000 	.word	0x3f380000

0040574c <__kernel_rem_pio2f>:
  40574c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405750:	b0dd      	sub	sp, #372	; 0x174
  405752:	4c90      	ldr	r4, [pc, #576]	; (405994 <__kernel_rem_pio2f+0x248>)
  405754:	9308      	str	r3, [sp, #32]
  405756:	3b01      	subs	r3, #1
  405758:	9301      	str	r3, [sp, #4]
  40575a:	1ed3      	subs	r3, r2, #3
  40575c:	bf48      	it	mi
  40575e:	1d13      	addmi	r3, r2, #4
  405760:	9d66      	ldr	r5, [sp, #408]	; 0x198
  405762:	9107      	str	r1, [sp, #28]
  405764:	10db      	asrs	r3, r3, #3
  405766:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40576a:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  40576e:	9309      	str	r3, [sp, #36]	; 0x24
  405770:	4619      	mov	r1, r3
  405772:	3301      	adds	r3, #1
  405774:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
  405778:	9405      	str	r4, [sp, #20]
  40577a:	9a01      	ldr	r2, [sp, #4]
  40577c:	9304      	str	r3, [sp, #16]
  40577e:	9b05      	ldr	r3, [sp, #20]
  405780:	9002      	str	r0, [sp, #8]
  405782:	189c      	adds	r4, r3, r2
  405784:	eba1 0602 	sub.w	r6, r1, r2
  405788:	d417      	bmi.n	4057ba <__kernel_rem_pio2f+0x6e>
  40578a:	4434      	add	r4, r6
  40578c:	2500      	movs	r5, #0
  40578e:	3401      	adds	r4, #1
  405790:	af1f      	add	r7, sp, #124	; 0x7c
  405792:	f8dd 819c 	ldr.w	r8, [sp, #412]	; 0x19c
  405796:	e008      	b.n	4057aa <__kernel_rem_pio2f+0x5e>
  405798:	f858 0026 	ldr.w	r0, [r8, r6, lsl #2]
  40579c:	f001 fb8a 	bl	406eb4 <__aeabi_i2f>
  4057a0:	3601      	adds	r6, #1
  4057a2:	42a6      	cmp	r6, r4
  4057a4:	f847 0f04 	str.w	r0, [r7, #4]!
  4057a8:	d007      	beq.n	4057ba <__kernel_rem_pio2f+0x6e>
  4057aa:	2e00      	cmp	r6, #0
  4057ac:	daf4      	bge.n	405798 <__kernel_rem_pio2f+0x4c>
  4057ae:	3601      	adds	r6, #1
  4057b0:	4628      	mov	r0, r5
  4057b2:	42a6      	cmp	r6, r4
  4057b4:	f847 0f04 	str.w	r0, [r7, #4]!
  4057b8:	d1f7      	bne.n	4057aa <__kernel_rem_pio2f+0x5e>
  4057ba:	9b05      	ldr	r3, [sp, #20]
  4057bc:	2b00      	cmp	r3, #0
  4057be:	db28      	blt.n	405812 <__kernel_rem_pio2f+0xc6>
  4057c0:	9b08      	ldr	r3, [sp, #32]
  4057c2:	009e      	lsls	r6, r3, #2
  4057c4:	9b02      	ldr	r3, [sp, #8]
  4057c6:	1f35      	subs	r5, r6, #4
  4057c8:	441d      	add	r5, r3
  4057ca:	ab20      	add	r3, sp, #128	; 0x80
  4057cc:	441e      	add	r6, r3
  4057ce:	9b05      	ldr	r3, [sp, #20]
  4057d0:	aa48      	add	r2, sp, #288	; 0x120
  4057d2:	f04f 0900 	mov.w	r9, #0
  4057d6:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  4057da:	af47      	add	r7, sp, #284	; 0x11c
  4057dc:	9b01      	ldr	r3, [sp, #4]
  4057de:	2b00      	cmp	r3, #0
  4057e0:	f2c0 82b9 	blt.w	405d56 <__kernel_rem_pio2f+0x60a>
  4057e4:	9b02      	ldr	r3, [sp, #8]
  4057e6:	46b3      	mov	fp, r6
  4057e8:	1f1c      	subs	r4, r3, #4
  4057ea:	46ca      	mov	sl, r9
  4057ec:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  4057f0:	f854 0f04 	ldr.w	r0, [r4, #4]!
  4057f4:	f001 fbb2 	bl	406f5c <__aeabi_fmul>
  4057f8:	4601      	mov	r1, r0
  4057fa:	4650      	mov	r0, sl
  4057fc:	f001 faa6 	bl	406d4c <__addsf3>
  405800:	42ac      	cmp	r4, r5
  405802:	4682      	mov	sl, r0
  405804:	d1f2      	bne.n	4057ec <__kernel_rem_pio2f+0xa0>
  405806:	f847 af04 	str.w	sl, [r7, #4]!
  40580a:	4547      	cmp	r7, r8
  40580c:	f106 0604 	add.w	r6, r6, #4
  405810:	d1e4      	bne.n	4057dc <__kernel_rem_pio2f+0x90>
  405812:	9805      	ldr	r0, [sp, #20]
  405814:	9908      	ldr	r1, [sp, #32]
  405816:	9c02      	ldr	r4, [sp, #8]
  405818:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
  40581c:	4603      	mov	r3, r0
  40581e:	4413      	add	r3, r2
  405820:	009b      	lsls	r3, r3, #2
  405822:	440a      	add	r2, r1
  405824:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
  405828:	1f19      	subs	r1, r3, #4
  40582a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
  40582e:	4453      	add	r3, sl
  405830:	eb0a 0201 	add.w	r2, sl, r1
  405834:	920a      	str	r2, [sp, #40]	; 0x28
  405836:	930b      	str	r3, [sp, #44]	; 0x2c
  405838:	4680      	mov	r8, r0
  40583a:	ea4f 0388 	mov.w	r3, r8, lsl #2
  40583e:	aa5c      	add	r2, sp, #368	; 0x170
  405840:	9303      	str	r3, [sp, #12]
  405842:	18d3      	adds	r3, r2, r3
  405844:	f1b8 0f00 	cmp.w	r8, #0
  405848:	f853 9c50 	ldr.w	r9, [r3, #-80]
  40584c:	dd22      	ble.n	405894 <__kernel_rem_pio2f+0x148>
  40584e:	eb02 0488 	add.w	r4, r2, r8, lsl #2
  405852:	3c54      	subs	r4, #84	; 0x54
  405854:	ae0b      	add	r6, sp, #44	; 0x2c
  405856:	af47      	add	r7, sp, #284	; 0x11c
  405858:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  40585c:	4648      	mov	r0, r9
  40585e:	f001 fb7d 	bl	406f5c <__aeabi_fmul>
  405862:	f001 fd57 	bl	407314 <__aeabi_f2iz>
  405866:	f001 fb25 	bl	406eb4 <__aeabi_i2f>
  40586a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  40586e:	4683      	mov	fp, r0
  405870:	f001 fb74 	bl	406f5c <__aeabi_fmul>
  405874:	4601      	mov	r1, r0
  405876:	4648      	mov	r0, r9
  405878:	f001 fa66 	bl	406d48 <__aeabi_fsub>
  40587c:	f001 fd4a 	bl	407314 <__aeabi_f2iz>
  405880:	f854 1904 	ldr.w	r1, [r4], #-4
  405884:	f846 0f04 	str.w	r0, [r6, #4]!
  405888:	4658      	mov	r0, fp
  40588a:	f001 fa5f 	bl	406d4c <__addsf3>
  40588e:	42bc      	cmp	r4, r7
  405890:	4681      	mov	r9, r0
  405892:	d1e1      	bne.n	405858 <__kernel_rem_pio2f+0x10c>
  405894:	9e04      	ldr	r6, [sp, #16]
  405896:	4648      	mov	r0, r9
  405898:	4631      	mov	r1, r6
  40589a:	f000 fd51 	bl	406340 <scalbnf>
  40589e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
  4058a2:	4604      	mov	r4, r0
  4058a4:	f001 fb5a 	bl	406f5c <__aeabi_fmul>
  4058a8:	f000 fd00 	bl	4062ac <floorf>
  4058ac:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
  4058b0:	f001 fb54 	bl	406f5c <__aeabi_fmul>
  4058b4:	4601      	mov	r1, r0
  4058b6:	4620      	mov	r0, r4
  4058b8:	f001 fa46 	bl	406d48 <__aeabi_fsub>
  4058bc:	4604      	mov	r4, r0
  4058be:	f001 fd29 	bl	407314 <__aeabi_f2iz>
  4058c2:	4681      	mov	r9, r0
  4058c4:	9006      	str	r0, [sp, #24]
  4058c6:	f001 faf5 	bl	406eb4 <__aeabi_i2f>
  4058ca:	4601      	mov	r1, r0
  4058cc:	4620      	mov	r0, r4
  4058ce:	f001 fa3b 	bl	406d48 <__aeabi_fsub>
  4058d2:	2e00      	cmp	r6, #0
  4058d4:	4607      	mov	r7, r0
  4058d6:	f340 80e6 	ble.w	405aa6 <__kernel_rem_pio2f+0x35a>
  4058da:	f108 31ff 	add.w	r1, r8, #4294967295
  4058de:	f1c6 0308 	rsb	r3, r6, #8
  4058e2:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  4058e6:	fa42 f003 	asr.w	r0, r2, r3
  4058ea:	fa00 f303 	lsl.w	r3, r0, r3
  4058ee:	1ad3      	subs	r3, r2, r3
  4058f0:	464a      	mov	r2, r9
  4058f2:	f1c6 0407 	rsb	r4, r6, #7
  4058f6:	4402      	add	r2, r0
  4058f8:	f84a 3021 	str.w	r3, [sl, r1, lsl #2]
  4058fc:	9206      	str	r2, [sp, #24]
  4058fe:	fa43 f404 	asr.w	r4, r3, r4
  405902:	2c00      	cmp	r4, #0
  405904:	dd5b      	ble.n	4059be <__kernel_rem_pio2f+0x272>
  405906:	9b06      	ldr	r3, [sp, #24]
  405908:	f1b8 0f00 	cmp.w	r8, #0
  40590c:	f103 0301 	add.w	r3, r3, #1
  405910:	9306      	str	r3, [sp, #24]
  405912:	f340 823b 	ble.w	405d8c <__kernel_rem_pio2f+0x640>
  405916:	f8da 6000 	ldr.w	r6, [sl]
  40591a:	2e00      	cmp	r6, #0
  40591c:	f040 8294 	bne.w	405e48 <__kernel_rem_pio2f+0x6fc>
  405920:	f1b8 0f01 	cmp.w	r8, #1
  405924:	f340 8255 	ble.w	405dd2 <__kernel_rem_pio2f+0x686>
  405928:	4652      	mov	r2, sl
  40592a:	2301      	movs	r3, #1
  40592c:	f852 6f04 	ldr.w	r6, [r2, #4]!
  405930:	2e00      	cmp	r6, #0
  405932:	f000 824a 	beq.w	405dca <__kernel_rem_pio2f+0x67e>
  405936:	1c59      	adds	r1, r3, #1
  405938:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
  40593c:	4588      	cmp	r8, r1
  40593e:	f84a 6023 	str.w	r6, [sl, r3, lsl #2]
  405942:	dd14      	ble.n	40596e <__kernel_rem_pio2f+0x222>
  405944:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  405948:	3302      	adds	r3, #2
  40594a:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  40594e:	4598      	cmp	r8, r3
  405950:	f84a 2021 	str.w	r2, [sl, r1, lsl #2]
  405954:	dd0b      	ble.n	40596e <__kernel_rem_pio2f+0x222>
  405956:	9a03      	ldr	r2, [sp, #12]
  405958:	4452      	add	r2, sl
  40595a:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  40595e:	4691      	mov	r9, r2
  405960:	681a      	ldr	r2, [r3, #0]
  405962:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  405966:	f843 2b04 	str.w	r2, [r3], #4
  40596a:	454b      	cmp	r3, r9
  40596c:	d1f8      	bne.n	405960 <__kernel_rem_pio2f+0x214>
  40596e:	9b04      	ldr	r3, [sp, #16]
  405970:	2b00      	cmp	r3, #0
  405972:	dd11      	ble.n	405998 <__kernel_rem_pio2f+0x24c>
  405974:	9b04      	ldr	r3, [sp, #16]
  405976:	2b01      	cmp	r3, #1
  405978:	f04f 0601 	mov.w	r6, #1
  40597c:	f040 820e 	bne.w	405d9c <__kernel_rem_pio2f+0x650>
  405980:	f108 32ff 	add.w	r2, r8, #4294967295
  405984:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  405988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40598c:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  405990:	e20e      	b.n	405db0 <__kernel_rem_pio2f+0x664>
  405992:	bf00      	nop
  405994:	0040c788 	.word	0x0040c788
  405998:	2c02      	cmp	r4, #2
  40599a:	d110      	bne.n	4059be <__kernel_rem_pio2f+0x272>
  40599c:	4639      	mov	r1, r7
  40599e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4059a2:	f001 f9d1 	bl	406d48 <__aeabi_fsub>
  4059a6:	4607      	mov	r7, r0
  4059a8:	9904      	ldr	r1, [sp, #16]
  4059aa:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4059ae:	f000 fcc7 	bl	406340 <scalbnf>
  4059b2:	4601      	mov	r1, r0
  4059b4:	4638      	mov	r0, r7
  4059b6:	f001 f9c7 	bl	406d48 <__aeabi_fsub>
  4059ba:	2402      	movs	r4, #2
  4059bc:	4607      	mov	r7, r0
  4059be:	2100      	movs	r1, #0
  4059c0:	4638      	mov	r0, r7
  4059c2:	f001 fc5f 	bl	407284 <__aeabi_fcmpeq>
  4059c6:	2800      	cmp	r0, #0
  4059c8:	f000 8083 	beq.w	405ad2 <__kernel_rem_pio2f+0x386>
  4059cc:	9b05      	ldr	r3, [sp, #20]
  4059ce:	f108 37ff 	add.w	r7, r8, #4294967295
  4059d2:	42bb      	cmp	r3, r7
  4059d4:	dc0f      	bgt.n	4059f6 <__kernel_rem_pio2f+0x2aa>
  4059d6:	f108 4380 	add.w	r3, r8, #1073741824	; 0x40000000
  4059da:	3b01      	subs	r3, #1
  4059dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4059de:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4059e2:	2200      	movs	r2, #0
  4059e4:	f853 1904 	ldr.w	r1, [r3], #-4
  4059e8:	4283      	cmp	r3, r0
  4059ea:	ea42 0201 	orr.w	r2, r2, r1
  4059ee:	d1f9      	bne.n	4059e4 <__kernel_rem_pio2f+0x298>
  4059f0:	2a00      	cmp	r2, #0
  4059f2:	f040 809d 	bne.w	405b30 <__kernel_rem_pio2f+0x3e4>
  4059f6:	9b05      	ldr	r3, [sp, #20]
  4059f8:	3b01      	subs	r3, #1
  4059fa:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
  4059fe:	2b00      	cmp	r3, #0
  405a00:	f040 81f4 	bne.w	405dec <__kernel_rem_pio2f+0x6a0>
  405a04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405a06:	2301      	movs	r3, #1
  405a08:	f852 1904 	ldr.w	r1, [r2], #-4
  405a0c:	3301      	adds	r3, #1
  405a0e:	2900      	cmp	r1, #0
  405a10:	d0fa      	beq.n	405a08 <__kernel_rem_pio2f+0x2bc>
  405a12:	4443      	add	r3, r8
  405a14:	461a      	mov	r2, r3
  405a16:	9306      	str	r3, [sp, #24]
  405a18:	f108 0301 	add.w	r3, r8, #1
  405a1c:	4293      	cmp	r3, r2
  405a1e:	dc37      	bgt.n	405a90 <__kernel_rem_pio2f+0x344>
  405a20:	9908      	ldr	r1, [sp, #32]
  405a22:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405a24:	eb01 0708 	add.w	r7, r1, r8
  405a28:	a920      	add	r1, sp, #128	; 0x80
  405a2a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  405a2e:	9906      	ldr	r1, [sp, #24]
  405a30:	189e      	adds	r6, r3, r2
  405a32:	eb01 0902 	add.w	r9, r1, r2
  405a36:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
  405a3a:	9a67      	ldr	r2, [sp, #412]	; 0x19c
  405a3c:	3e01      	subs	r6, #1
  405a3e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  405a42:	aa48      	add	r2, sp, #288	; 0x120
  405a44:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  405a48:	9b67      	ldr	r3, [sp, #412]	; 0x19c
  405a4a:	eb03 0389 	add.w	r3, r3, r9, lsl #2
  405a4e:	9303      	str	r3, [sp, #12]
  405a50:	f856 0f04 	ldr.w	r0, [r6, #4]!
  405a54:	f001 fa2e 	bl	406eb4 <__aeabi_i2f>
  405a58:	9b01      	ldr	r3, [sp, #4]
  405a5a:	f847 0b04 	str.w	r0, [r7], #4
  405a5e:	2b00      	cmp	r3, #0
  405a60:	db19      	blt.n	405a96 <__kernel_rem_pio2f+0x34a>
  405a62:	9b02      	ldr	r3, [sp, #8]
  405a64:	46bb      	mov	fp, r7
  405a66:	1f1c      	subs	r4, r3, #4
  405a68:	f04f 0900 	mov.w	r9, #0
  405a6c:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  405a70:	f854 0f04 	ldr.w	r0, [r4, #4]!
  405a74:	f001 fa72 	bl	406f5c <__aeabi_fmul>
  405a78:	4601      	mov	r1, r0
  405a7a:	4648      	mov	r0, r9
  405a7c:	f001 f966 	bl	406d4c <__addsf3>
  405a80:	42ac      	cmp	r4, r5
  405a82:	4681      	mov	r9, r0
  405a84:	d1f2      	bne.n	405a6c <__kernel_rem_pio2f+0x320>
  405a86:	9b03      	ldr	r3, [sp, #12]
  405a88:	f848 9b04 	str.w	r9, [r8], #4
  405a8c:	429e      	cmp	r6, r3
  405a8e:	d1df      	bne.n	405a50 <__kernel_rem_pio2f+0x304>
  405a90:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405a94:	e6d1      	b.n	40583a <__kernel_rem_pio2f+0xee>
  405a96:	9b03      	ldr	r3, [sp, #12]
  405a98:	f04f 0900 	mov.w	r9, #0
  405a9c:	429e      	cmp	r6, r3
  405a9e:	f848 9b04 	str.w	r9, [r8], #4
  405aa2:	d1d5      	bne.n	405a50 <__kernel_rem_pio2f+0x304>
  405aa4:	e7f4      	b.n	405a90 <__kernel_rem_pio2f+0x344>
  405aa6:	d105      	bne.n	405ab4 <__kernel_rem_pio2f+0x368>
  405aa8:	f108 33ff 	add.w	r3, r8, #4294967295
  405aac:	f85a 4023 	ldr.w	r4, [sl, r3, lsl #2]
  405ab0:	1224      	asrs	r4, r4, #8
  405ab2:	e726      	b.n	405902 <__kernel_rem_pio2f+0x1b6>
  405ab4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405ab8:	f001 fc02 	bl	4072c0 <__aeabi_fcmpge>
  405abc:	2800      	cmp	r0, #0
  405abe:	f040 8153 	bne.w	405d68 <__kernel_rem_pio2f+0x61c>
  405ac2:	4604      	mov	r4, r0
  405ac4:	2100      	movs	r1, #0
  405ac6:	4638      	mov	r0, r7
  405ac8:	f001 fbdc 	bl	407284 <__aeabi_fcmpeq>
  405acc:	2800      	cmp	r0, #0
  405ace:	f47f af7d 	bne.w	4059cc <__kernel_rem_pio2f+0x280>
  405ad2:	9e04      	ldr	r6, [sp, #16]
  405ad4:	4638      	mov	r0, r7
  405ad6:	4271      	negs	r1, r6
  405ad8:	f000 fc32 	bl	406340 <scalbnf>
  405adc:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  405ae0:	46a1      	mov	r9, r4
  405ae2:	4604      	mov	r4, r0
  405ae4:	f001 fbec 	bl	4072c0 <__aeabi_fcmpge>
  405ae8:	2800      	cmp	r0, #0
  405aea:	f000 818d 	beq.w	405e08 <__kernel_rem_pio2f+0x6bc>
  405aee:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  405af2:	4620      	mov	r0, r4
  405af4:	f001 fa32 	bl	406f5c <__aeabi_fmul>
  405af8:	f001 fc0c 	bl	407314 <__aeabi_f2iz>
  405afc:	f001 f9da 	bl	406eb4 <__aeabi_i2f>
  405b00:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  405b04:	4605      	mov	r5, r0
  405b06:	f001 fa29 	bl	406f5c <__aeabi_fmul>
  405b0a:	4601      	mov	r1, r0
  405b0c:	4620      	mov	r0, r4
  405b0e:	f001 f91b 	bl	406d48 <__aeabi_fsub>
  405b12:	f001 fbff 	bl	407314 <__aeabi_f2iz>
  405b16:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  405b1a:	4628      	mov	r0, r5
  405b1c:	f001 fbfa 	bl	407314 <__aeabi_f2iz>
  405b20:	f108 0701 	add.w	r7, r8, #1
  405b24:	4633      	mov	r3, r6
  405b26:	3308      	adds	r3, #8
  405b28:	9304      	str	r3, [sp, #16]
  405b2a:	f84a 0027 	str.w	r0, [sl, r7, lsl #2]
  405b2e:	e012      	b.n	405b56 <__kernel_rem_pio2f+0x40a>
  405b30:	9a04      	ldr	r2, [sp, #16]
  405b32:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  405b36:	3a08      	subs	r2, #8
  405b38:	46a1      	mov	r9, r4
  405b3a:	9204      	str	r2, [sp, #16]
  405b3c:	b95b      	cbnz	r3, 405b56 <__kernel_rem_pio2f+0x40a>
  405b3e:	f107 4380 	add.w	r3, r7, #1073741824	; 0x40000000
  405b42:	3b01      	subs	r3, #1
  405b44:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  405b48:	f853 1904 	ldr.w	r1, [r3], #-4
  405b4c:	3f01      	subs	r7, #1
  405b4e:	3a08      	subs	r2, #8
  405b50:	2900      	cmp	r1, #0
  405b52:	d0f9      	beq.n	405b48 <__kernel_rem_pio2f+0x3fc>
  405b54:	9204      	str	r2, [sp, #16]
  405b56:	9904      	ldr	r1, [sp, #16]
  405b58:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405b5c:	f000 fbf0 	bl	406340 <scalbnf>
  405b60:	2f00      	cmp	r7, #0
  405b62:	4604      	mov	r4, r0
  405b64:	f2c0 815c 	blt.w	405e20 <__kernel_rem_pio2f+0x6d4>
  405b68:	00bb      	lsls	r3, r7, #2
  405b6a:	a948      	add	r1, sp, #288	; 0x120
  405b6c:	1d1a      	adds	r2, r3, #4
  405b6e:	eb01 0803 	add.w	r8, r1, r3
  405b72:	9301      	str	r3, [sp, #4]
  405b74:	9202      	str	r2, [sp, #8]
  405b76:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
  405b7a:	eb0a 0b02 	add.w	fp, sl, r2
  405b7e:	f108 0504 	add.w	r5, r8, #4
  405b82:	f85b 0d04 	ldr.w	r0, [fp, #-4]!
  405b86:	f001 f995 	bl	406eb4 <__aeabi_i2f>
  405b8a:	4621      	mov	r1, r4
  405b8c:	f001 f9e6 	bl	406f5c <__aeabi_fmul>
  405b90:	4631      	mov	r1, r6
  405b92:	f845 0d04 	str.w	r0, [r5, #-4]!
  405b96:	4620      	mov	r0, r4
  405b98:	f001 f9e0 	bl	406f5c <__aeabi_fmul>
  405b9c:	45d3      	cmp	fp, sl
  405b9e:	4604      	mov	r4, r0
  405ba0:	d1ef      	bne.n	405b82 <__kernel_rem_pio2f+0x436>
  405ba2:	2600      	movs	r6, #0
  405ba4:	f8dd b014 	ldr.w	fp, [sp, #20]
  405ba8:	9703      	str	r7, [sp, #12]
  405baa:	f1a8 0804 	sub.w	r8, r8, #4
  405bae:	46b2      	mov	sl, r6
  405bb0:	f1bb 0f00 	cmp.w	fp, #0
  405bb4:	bfb8      	it	lt
  405bb6:	2500      	movlt	r5, #0
  405bb8:	db15      	blt.n	405be6 <__kernel_rem_pio2f+0x49a>
  405bba:	4ea5      	ldr	r6, [pc, #660]	; (405e50 <__kernel_rem_pio2f+0x704>)
  405bbc:	48a5      	ldr	r0, [pc, #660]	; (405e54 <__kernel_rem_pio2f+0x708>)
  405bbe:	4647      	mov	r7, r8
  405bc0:	2500      	movs	r5, #0
  405bc2:	2400      	movs	r4, #0
  405bc4:	e003      	b.n	405bce <__kernel_rem_pio2f+0x482>
  405bc6:	4554      	cmp	r4, sl
  405bc8:	dc0d      	bgt.n	405be6 <__kernel_rem_pio2f+0x49a>
  405bca:	f856 0f04 	ldr.w	r0, [r6, #4]!
  405bce:	f857 1f04 	ldr.w	r1, [r7, #4]!
  405bd2:	f001 f9c3 	bl	406f5c <__aeabi_fmul>
  405bd6:	4601      	mov	r1, r0
  405bd8:	4628      	mov	r0, r5
  405bda:	f001 f8b7 	bl	406d4c <__addsf3>
  405bde:	3401      	adds	r4, #1
  405be0:	45a3      	cmp	fp, r4
  405be2:	4605      	mov	r5, r0
  405be4:	daef      	bge.n	405bc6 <__kernel_rem_pio2f+0x47a>
  405be6:	ab5c      	add	r3, sp, #368	; 0x170
  405be8:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  405bec:	f1a8 0804 	sub.w	r8, r8, #4
  405bf0:	f843 5ca0 	str.w	r5, [r3, #-160]
  405bf4:	ab46      	add	r3, sp, #280	; 0x118
  405bf6:	4543      	cmp	r3, r8
  405bf8:	f10a 0a01 	add.w	sl, sl, #1
  405bfc:	d1d8      	bne.n	405bb0 <__kernel_rem_pio2f+0x464>
  405bfe:	9b66      	ldr	r3, [sp, #408]	; 0x198
  405c00:	9f03      	ldr	r7, [sp, #12]
  405c02:	2b03      	cmp	r3, #3
  405c04:	d85a      	bhi.n	405cbc <__kernel_rem_pio2f+0x570>
  405c06:	e8df f003 	tbb	[pc, r3]
  405c0a:	5f8e      	.short	0x5f8e
  405c0c:	025f      	.short	0x025f
  405c0e:	2f00      	cmp	r7, #0
  405c10:	f340 8104 	ble.w	405e1c <__kernel_rem_pio2f+0x6d0>
  405c14:	9a01      	ldr	r2, [sp, #4]
  405c16:	a95c      	add	r1, sp, #368	; 0x170
  405c18:	188b      	adds	r3, r1, r2
  405c1a:	ac34      	add	r4, sp, #208	; 0xd0
  405c1c:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  405c20:	18a5      	adds	r5, r4, r2
  405c22:	f855 ac04 	ldr.w	sl, [r5, #-4]
  405c26:	4631      	mov	r1, r6
  405c28:	4650      	mov	r0, sl
  405c2a:	f001 f88f 	bl	406d4c <__addsf3>
  405c2e:	4680      	mov	r8, r0
  405c30:	4601      	mov	r1, r0
  405c32:	4650      	mov	r0, sl
  405c34:	f001 f888 	bl	406d48 <__aeabi_fsub>
  405c38:	4631      	mov	r1, r6
  405c3a:	f001 f887 	bl	406d4c <__addsf3>
  405c3e:	6028      	str	r0, [r5, #0]
  405c40:	f845 8d04 	str.w	r8, [r5, #-4]!
  405c44:	42ac      	cmp	r4, r5
  405c46:	4646      	mov	r6, r8
  405c48:	d1eb      	bne.n	405c22 <__kernel_rem_pio2f+0x4d6>
  405c4a:	2f01      	cmp	r7, #1
  405c4c:	f340 80e6 	ble.w	405e1c <__kernel_rem_pio2f+0x6d0>
  405c50:	9a01      	ldr	r2, [sp, #4]
  405c52:	a95c      	add	r1, sp, #368	; 0x170
  405c54:	188b      	adds	r3, r1, r2
  405c56:	4414      	add	r4, r2
  405c58:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  405c5c:	4625      	mov	r5, r4
  405c5e:	f10d 0ad4 	add.w	sl, sp, #212	; 0xd4
  405c62:	f855 8c04 	ldr.w	r8, [r5, #-4]
  405c66:	4631      	mov	r1, r6
  405c68:	4640      	mov	r0, r8
  405c6a:	f001 f86f 	bl	406d4c <__addsf3>
  405c6e:	4607      	mov	r7, r0
  405c70:	4601      	mov	r1, r0
  405c72:	4640      	mov	r0, r8
  405c74:	f001 f868 	bl	406d48 <__aeabi_fsub>
  405c78:	4631      	mov	r1, r6
  405c7a:	f001 f867 	bl	406d4c <__addsf3>
  405c7e:	6028      	str	r0, [r5, #0]
  405c80:	f845 7d04 	str.w	r7, [r5, #-4]!
  405c84:	45aa      	cmp	sl, r5
  405c86:	463e      	mov	r6, r7
  405c88:	d1eb      	bne.n	405c62 <__kernel_rem_pio2f+0x516>
  405c8a:	2000      	movs	r0, #0
  405c8c:	3404      	adds	r4, #4
  405c8e:	ad36      	add	r5, sp, #216	; 0xd8
  405c90:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  405c94:	f001 f85a 	bl	406d4c <__addsf3>
  405c98:	42a5      	cmp	r5, r4
  405c9a:	d1f9      	bne.n	405c90 <__kernel_rem_pio2f+0x544>
  405c9c:	f1b9 0f00 	cmp.w	r9, #0
  405ca0:	f000 80b9 	beq.w	405e16 <__kernel_rem_pio2f+0x6ca>
  405ca4:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  405ca6:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  405ca8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405cac:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  405cb0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  405cb4:	9c07      	ldr	r4, [sp, #28]
  405cb6:	60a0      	str	r0, [r4, #8]
  405cb8:	6022      	str	r2, [r4, #0]
  405cba:	6063      	str	r3, [r4, #4]
  405cbc:	9b06      	ldr	r3, [sp, #24]
  405cbe:	f003 0007 	and.w	r0, r3, #7
  405cc2:	b05d      	add	sp, #372	; 0x174
  405cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cc8:	9c01      	ldr	r4, [sp, #4]
  405cca:	ad34      	add	r5, sp, #208	; 0xd0
  405ccc:	3404      	adds	r4, #4
  405cce:	442c      	add	r4, r5
  405cd0:	2000      	movs	r0, #0
  405cd2:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  405cd6:	f001 f839 	bl	406d4c <__addsf3>
  405cda:	42ac      	cmp	r4, r5
  405cdc:	d1f9      	bne.n	405cd2 <__kernel_rem_pio2f+0x586>
  405cde:	f1b9 0f00 	cmp.w	r9, #0
  405ce2:	f000 8085 	beq.w	405df0 <__kernel_rem_pio2f+0x6a4>
  405ce6:	9a07      	ldr	r2, [sp, #28]
  405ce8:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
  405cec:	4601      	mov	r1, r0
  405cee:	6013      	str	r3, [r2, #0]
  405cf0:	9834      	ldr	r0, [sp, #208]	; 0xd0
  405cf2:	f001 f829 	bl	406d48 <__aeabi_fsub>
  405cf6:	2f00      	cmp	r7, #0
  405cf8:	dd0b      	ble.n	405d12 <__kernel_rem_pio2f+0x5c6>
  405cfa:	ad34      	add	r5, sp, #208	; 0xd0
  405cfc:	2401      	movs	r4, #1
  405cfe:	3401      	adds	r4, #1
  405d00:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405d04:	f001 f822 	bl	406d4c <__addsf3>
  405d08:	42a7      	cmp	r7, r4
  405d0a:	daf8      	bge.n	405cfe <__kernel_rem_pio2f+0x5b2>
  405d0c:	f1b9 0f00 	cmp.w	r9, #0
  405d10:	d001      	beq.n	405d16 <__kernel_rem_pio2f+0x5ca>
  405d12:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405d16:	9b07      	ldr	r3, [sp, #28]
  405d18:	6058      	str	r0, [r3, #4]
  405d1a:	9b06      	ldr	r3, [sp, #24]
  405d1c:	f003 0007 	and.w	r0, r3, #7
  405d20:	b05d      	add	sp, #372	; 0x174
  405d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d26:	9b02      	ldr	r3, [sp, #8]
  405d28:	ad34      	add	r5, sp, #208	; 0xd0
  405d2a:	442b      	add	r3, r5
  405d2c:	2000      	movs	r0, #0
  405d2e:	461c      	mov	r4, r3
  405d30:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  405d34:	f001 f80a 	bl	406d4c <__addsf3>
  405d38:	42a5      	cmp	r5, r4
  405d3a:	d1f9      	bne.n	405d30 <__kernel_rem_pio2f+0x5e4>
  405d3c:	f1b9 0f00 	cmp.w	r9, #0
  405d40:	d001      	beq.n	405d46 <__kernel_rem_pio2f+0x5fa>
  405d42:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405d46:	9b07      	ldr	r3, [sp, #28]
  405d48:	6018      	str	r0, [r3, #0]
  405d4a:	9b06      	ldr	r3, [sp, #24]
  405d4c:	f003 0007 	and.w	r0, r3, #7
  405d50:	b05d      	add	sp, #372	; 0x174
  405d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d56:	46ca      	mov	sl, r9
  405d58:	f847 af04 	str.w	sl, [r7, #4]!
  405d5c:	4547      	cmp	r7, r8
  405d5e:	f106 0604 	add.w	r6, r6, #4
  405d62:	f47f ad3b 	bne.w	4057dc <__kernel_rem_pio2f+0x90>
  405d66:	e554      	b.n	405812 <__kernel_rem_pio2f+0xc6>
  405d68:	9b06      	ldr	r3, [sp, #24]
  405d6a:	f1b8 0f00 	cmp.w	r8, #0
  405d6e:	f103 0301 	add.w	r3, r3, #1
  405d72:	9306      	str	r3, [sp, #24]
  405d74:	bfc8      	it	gt
  405d76:	2402      	movgt	r4, #2
  405d78:	f73f adcd 	bgt.w	405916 <__kernel_rem_pio2f+0x1ca>
  405d7c:	4639      	mov	r1, r7
  405d7e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405d82:	f000 ffe1 	bl	406d48 <__aeabi_fsub>
  405d86:	2402      	movs	r4, #2
  405d88:	4607      	mov	r7, r0
  405d8a:	e618      	b.n	4059be <__kernel_rem_pio2f+0x272>
  405d8c:	9b04      	ldr	r3, [sp, #16]
  405d8e:	2b00      	cmp	r3, #0
  405d90:	dd22      	ble.n	405dd8 <__kernel_rem_pio2f+0x68c>
  405d92:	2600      	movs	r6, #0
  405d94:	9b04      	ldr	r3, [sp, #16]
  405d96:	2b01      	cmp	r3, #1
  405d98:	f43f adf2 	beq.w	405980 <__kernel_rem_pio2f+0x234>
  405d9c:	2b02      	cmp	r3, #2
  405d9e:	d107      	bne.n	405db0 <__kernel_rem_pio2f+0x664>
  405da0:	f108 32ff 	add.w	r2, r8, #4294967295
  405da4:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  405da8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  405dac:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  405db0:	2c02      	cmp	r4, #2
  405db2:	f47f ae04 	bne.w	4059be <__kernel_rem_pio2f+0x272>
  405db6:	4639      	mov	r1, r7
  405db8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405dbc:	f000 ffc4 	bl	406d48 <__aeabi_fsub>
  405dc0:	4607      	mov	r7, r0
  405dc2:	2e00      	cmp	r6, #0
  405dc4:	f43f adfb 	beq.w	4059be <__kernel_rem_pio2f+0x272>
  405dc8:	e5ee      	b.n	4059a8 <__kernel_rem_pio2f+0x25c>
  405dca:	3301      	adds	r3, #1
  405dcc:	4598      	cmp	r8, r3
  405dce:	f47f adad 	bne.w	40592c <__kernel_rem_pio2f+0x1e0>
  405dd2:	9b04      	ldr	r3, [sp, #16]
  405dd4:	2b00      	cmp	r3, #0
  405dd6:	dcdd      	bgt.n	405d94 <__kernel_rem_pio2f+0x648>
  405dd8:	2c02      	cmp	r4, #2
  405dda:	f47f adf0 	bne.w	4059be <__kernel_rem_pio2f+0x272>
  405dde:	4639      	mov	r1, r7
  405de0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405de4:	f000 ffb0 	bl	406d48 <__aeabi_fsub>
  405de8:	4607      	mov	r7, r0
  405dea:	e5e8      	b.n	4059be <__kernel_rem_pio2f+0x272>
  405dec:	2301      	movs	r3, #1
  405dee:	e610      	b.n	405a12 <__kernel_rem_pio2f+0x2c6>
  405df0:	9b07      	ldr	r3, [sp, #28]
  405df2:	4601      	mov	r1, r0
  405df4:	6018      	str	r0, [r3, #0]
  405df6:	9834      	ldr	r0, [sp, #208]	; 0xd0
  405df8:	f000 ffa6 	bl	406d48 <__aeabi_fsub>
  405dfc:	2f00      	cmp	r7, #0
  405dfe:	f73f af7c 	bgt.w	405cfa <__kernel_rem_pio2f+0x5ae>
  405e02:	9b07      	ldr	r3, [sp, #28]
  405e04:	6058      	str	r0, [r3, #4]
  405e06:	e788      	b.n	405d1a <__kernel_rem_pio2f+0x5ce>
  405e08:	4620      	mov	r0, r4
  405e0a:	f001 fa83 	bl	407314 <__aeabi_f2iz>
  405e0e:	4647      	mov	r7, r8
  405e10:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  405e14:	e69f      	b.n	405b56 <__kernel_rem_pio2f+0x40a>
  405e16:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  405e18:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  405e1a:	e74b      	b.n	405cb4 <__kernel_rem_pio2f+0x568>
  405e1c:	2000      	movs	r0, #0
  405e1e:	e73d      	b.n	405c9c <__kernel_rem_pio2f+0x550>
  405e20:	9b66      	ldr	r3, [sp, #408]	; 0x198
  405e22:	2b03      	cmp	r3, #3
  405e24:	f63f af4a 	bhi.w	405cbc <__kernel_rem_pio2f+0x570>
  405e28:	a201      	add	r2, pc, #4	; (adr r2, 405e30 <__kernel_rem_pio2f+0x6e4>)
  405e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405e2e:	bf00      	nop
  405e30:	00405e45 	.word	0x00405e45
  405e34:	00405e41 	.word	0x00405e41
  405e38:	00405e41 	.word	0x00405e41
  405e3c:	00405e1d 	.word	0x00405e1d
  405e40:	2000      	movs	r0, #0
  405e42:	e74c      	b.n	405cde <__kernel_rem_pio2f+0x592>
  405e44:	2000      	movs	r0, #0
  405e46:	e779      	b.n	405d3c <__kernel_rem_pio2f+0x5f0>
  405e48:	2101      	movs	r1, #1
  405e4a:	2300      	movs	r3, #0
  405e4c:	e574      	b.n	405938 <__kernel_rem_pio2f+0x1ec>
  405e4e:	bf00      	nop
  405e50:	0040c75c 	.word	0x0040c75c
  405e54:	3fc90000 	.word	0x3fc90000

00405e58 <__kernel_sinf>:
  405e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405e5c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  405e60:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
  405e64:	4604      	mov	r4, r0
  405e66:	460f      	mov	r7, r1
  405e68:	4690      	mov	r8, r2
  405e6a:	da03      	bge.n	405e74 <__kernel_sinf+0x1c>
  405e6c:	f001 fa52 	bl	407314 <__aeabi_f2iz>
  405e70:	2800      	cmp	r0, #0
  405e72:	d058      	beq.n	405f26 <__kernel_sinf+0xce>
  405e74:	4621      	mov	r1, r4
  405e76:	4620      	mov	r0, r4
  405e78:	f001 f870 	bl	406f5c <__aeabi_fmul>
  405e7c:	4605      	mov	r5, r0
  405e7e:	4601      	mov	r1, r0
  405e80:	4620      	mov	r0, r4
  405e82:	f001 f86b 	bl	406f5c <__aeabi_fmul>
  405e86:	4929      	ldr	r1, [pc, #164]	; (405f2c <__kernel_sinf+0xd4>)
  405e88:	4606      	mov	r6, r0
  405e8a:	4628      	mov	r0, r5
  405e8c:	f001 f866 	bl	406f5c <__aeabi_fmul>
  405e90:	4927      	ldr	r1, [pc, #156]	; (405f30 <__kernel_sinf+0xd8>)
  405e92:	f000 ff59 	bl	406d48 <__aeabi_fsub>
  405e96:	4629      	mov	r1, r5
  405e98:	f001 f860 	bl	406f5c <__aeabi_fmul>
  405e9c:	4925      	ldr	r1, [pc, #148]	; (405f34 <__kernel_sinf+0xdc>)
  405e9e:	f000 ff55 	bl	406d4c <__addsf3>
  405ea2:	4629      	mov	r1, r5
  405ea4:	f001 f85a 	bl	406f5c <__aeabi_fmul>
  405ea8:	4923      	ldr	r1, [pc, #140]	; (405f38 <__kernel_sinf+0xe0>)
  405eaa:	f000 ff4d 	bl	406d48 <__aeabi_fsub>
  405eae:	4629      	mov	r1, r5
  405eb0:	f001 f854 	bl	406f5c <__aeabi_fmul>
  405eb4:	4921      	ldr	r1, [pc, #132]	; (405f3c <__kernel_sinf+0xe4>)
  405eb6:	f000 ff49 	bl	406d4c <__addsf3>
  405eba:	4681      	mov	r9, r0
  405ebc:	f1b8 0f00 	cmp.w	r8, #0
  405ec0:	d022      	beq.n	405f08 <__kernel_sinf+0xb0>
  405ec2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405ec6:	4638      	mov	r0, r7
  405ec8:	f001 f848 	bl	406f5c <__aeabi_fmul>
  405ecc:	4649      	mov	r1, r9
  405ece:	4680      	mov	r8, r0
  405ed0:	4630      	mov	r0, r6
  405ed2:	f001 f843 	bl	406f5c <__aeabi_fmul>
  405ed6:	4601      	mov	r1, r0
  405ed8:	4640      	mov	r0, r8
  405eda:	f000 ff35 	bl	406d48 <__aeabi_fsub>
  405ede:	4629      	mov	r1, r5
  405ee0:	f001 f83c 	bl	406f5c <__aeabi_fmul>
  405ee4:	4639      	mov	r1, r7
  405ee6:	f000 ff2f 	bl	406d48 <__aeabi_fsub>
  405eea:	4915      	ldr	r1, [pc, #84]	; (405f40 <__kernel_sinf+0xe8>)
  405eec:	4605      	mov	r5, r0
  405eee:	4630      	mov	r0, r6
  405ef0:	f001 f834 	bl	406f5c <__aeabi_fmul>
  405ef4:	4601      	mov	r1, r0
  405ef6:	4628      	mov	r0, r5
  405ef8:	f000 ff28 	bl	406d4c <__addsf3>
  405efc:	4601      	mov	r1, r0
  405efe:	4620      	mov	r0, r4
  405f00:	f000 ff22 	bl	406d48 <__aeabi_fsub>
  405f04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405f08:	4601      	mov	r1, r0
  405f0a:	4628      	mov	r0, r5
  405f0c:	f001 f826 	bl	406f5c <__aeabi_fmul>
  405f10:	490b      	ldr	r1, [pc, #44]	; (405f40 <__kernel_sinf+0xe8>)
  405f12:	f000 ff19 	bl	406d48 <__aeabi_fsub>
  405f16:	4631      	mov	r1, r6
  405f18:	f001 f820 	bl	406f5c <__aeabi_fmul>
  405f1c:	4621      	mov	r1, r4
  405f1e:	f000 ff15 	bl	406d4c <__addsf3>
  405f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405f26:	4620      	mov	r0, r4
  405f28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405f2c:	2f2ec9d3 	.word	0x2f2ec9d3
  405f30:	32d72f34 	.word	0x32d72f34
  405f34:	3638ef1b 	.word	0x3638ef1b
  405f38:	39500d01 	.word	0x39500d01
  405f3c:	3c088889 	.word	0x3c088889
  405f40:	3e2aaaab 	.word	0x3e2aaaab

00405f44 <matherr>:
  405f44:	2000      	movs	r0, #0
  405f46:	4770      	bx	lr

00405f48 <nan>:
  405f48:	2000      	movs	r0, #0
  405f4a:	4901      	ldr	r1, [pc, #4]	; (405f50 <nan+0x8>)
  405f4c:	4770      	bx	lr
  405f4e:	bf00      	nop
  405f50:	7ff80000 	.word	0x7ff80000

00405f54 <rint>:
  405f54:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f56:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
  405f5a:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
  405f5e:	2e13      	cmp	r6, #19
  405f60:	b083      	sub	sp, #12
  405f62:	4602      	mov	r2, r0
  405f64:	460b      	mov	r3, r1
  405f66:	460c      	mov	r4, r1
  405f68:	ea4f 75d1 	mov.w	r5, r1, lsr #31
  405f6c:	4607      	mov	r7, r0
  405f6e:	dc2e      	bgt.n	405fce <rint+0x7a>
  405f70:	2e00      	cmp	r6, #0
  405f72:	db49      	blt.n	406008 <rint+0xb4>
  405f74:	493a      	ldr	r1, [pc, #232]	; (406060 <rint+0x10c>)
  405f76:	4131      	asrs	r1, r6
  405f78:	ea03 0001 	and.w	r0, r3, r1
  405f7c:	4310      	orrs	r0, r2
  405f7e:	d02b      	beq.n	405fd8 <rint+0x84>
  405f80:	0849      	lsrs	r1, r1, #1
  405f82:	400b      	ands	r3, r1
  405f84:	ea53 0702 	orrs.w	r7, r3, r2
  405f88:	d00c      	beq.n	405fa4 <rint+0x50>
  405f8a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  405f8e:	2e13      	cmp	r6, #19
  405f90:	ea24 0101 	bic.w	r1, r4, r1
  405f94:	fa43 f406 	asr.w	r4, r3, r6
  405f98:	ea44 0401 	orr.w	r4, r4, r1
  405f9c:	bf0c      	ite	eq
  405f9e:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
  405fa2:	2700      	movne	r7, #0
  405fa4:	4b2f      	ldr	r3, [pc, #188]	; (406064 <rint+0x110>)
  405fa6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  405faa:	4621      	mov	r1, r4
  405fac:	e9d5 4500 	ldrd	r4, r5, [r5]
  405fb0:	4638      	mov	r0, r7
  405fb2:	4622      	mov	r2, r4
  405fb4:	462b      	mov	r3, r5
  405fb6:	f000 fa27 	bl	406408 <__adddf3>
  405fba:	e9cd 0100 	strd	r0, r1, [sp]
  405fbe:	4622      	mov	r2, r4
  405fc0:	462b      	mov	r3, r5
  405fc2:	e9dd 0100 	ldrd	r0, r1, [sp]
  405fc6:	f000 fa1d 	bl	406404 <__aeabi_dsub>
  405fca:	b003      	add	sp, #12
  405fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fce:	2e33      	cmp	r6, #51	; 0x33
  405fd0:	dd06      	ble.n	405fe0 <rint+0x8c>
  405fd2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  405fd6:	d040      	beq.n	40605a <rint+0x106>
  405fd8:	4610      	mov	r0, r2
  405fda:	4619      	mov	r1, r3
  405fdc:	b003      	add	sp, #12
  405fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fe0:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
  405fe4:	f04f 31ff 	mov.w	r1, #4294967295
  405fe8:	fa21 f10e 	lsr.w	r1, r1, lr
  405fec:	4208      	tst	r0, r1
  405fee:	d0f3      	beq.n	405fd8 <rint+0x84>
  405ff0:	0849      	lsrs	r1, r1, #1
  405ff2:	4208      	tst	r0, r1
  405ff4:	d0d6      	beq.n	405fa4 <rint+0x50>
  405ff6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  405ffa:	ea20 0101 	bic.w	r1, r0, r1
  405ffe:	fa43 fe0e 	asr.w	lr, r3, lr
  406002:	ea4e 0701 	orr.w	r7, lr, r1
  406006:	e7cd      	b.n	405fa4 <rint+0x50>
  406008:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40600c:	4301      	orrs	r1, r0
  40600e:	d0e3      	beq.n	405fd8 <rint+0x84>
  406010:	f3c3 0113 	ubfx	r1, r3, #0, #20
  406014:	4e13      	ldr	r6, [pc, #76]	; (406064 <rint+0x110>)
  406016:	4301      	orrs	r1, r0
  406018:	f1c1 0c00 	rsb	ip, r1, #0
  40601c:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
  406020:	e9d6 6700 	ldrd	r6, r7, [r6]
  406024:	ea4c 0c01 	orr.w	ip, ip, r1
  406028:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
  40602c:	0c5c      	lsrs	r4, r3, #17
  40602e:	0464      	lsls	r4, r4, #17
  406030:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
  406034:	ea43 0104 	orr.w	r1, r3, r4
  406038:	4632      	mov	r2, r6
  40603a:	463b      	mov	r3, r7
  40603c:	f000 f9e4 	bl	406408 <__adddf3>
  406040:	e9cd 0100 	strd	r0, r1, [sp]
  406044:	4632      	mov	r2, r6
  406046:	463b      	mov	r3, r7
  406048:	e9dd 0100 	ldrd	r0, r1, [sp]
  40604c:	f000 f9da 	bl	406404 <__aeabi_dsub>
  406050:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  406054:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
  406058:	e7c0      	b.n	405fdc <rint+0x88>
  40605a:	f000 f9d5 	bl	406408 <__adddf3>
  40605e:	e7bd      	b.n	405fdc <rint+0x88>
  406060:	000fffff 	.word	0x000fffff
  406064:	0040c798 	.word	0x0040c798

00406068 <atanf>:
  406068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40606c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  406070:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  406074:	4604      	mov	r4, r0
  406076:	4606      	mov	r6, r0
  406078:	db08      	blt.n	40608c <atanf+0x24>
  40607a:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  40607e:	dc6f      	bgt.n	406160 <atanf+0xf8>
  406080:	2800      	cmp	r0, #0
  406082:	f340 80a0 	ble.w	4061c6 <atanf+0x15e>
  406086:	486f      	ldr	r0, [pc, #444]	; (406244 <atanf+0x1dc>)
  406088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40608c:	4b6e      	ldr	r3, [pc, #440]	; (406248 <atanf+0x1e0>)
  40608e:	429d      	cmp	r5, r3
  406090:	dc77      	bgt.n	406182 <atanf+0x11a>
  406092:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  406096:	db68      	blt.n	40616a <atanf+0x102>
  406098:	f04f 37ff 	mov.w	r7, #4294967295
  40609c:	4621      	mov	r1, r4
  40609e:	4620      	mov	r0, r4
  4060a0:	f000 ff5c 	bl	406f5c <__aeabi_fmul>
  4060a4:	4601      	mov	r1, r0
  4060a6:	4680      	mov	r8, r0
  4060a8:	f000 ff58 	bl	406f5c <__aeabi_fmul>
  4060ac:	4967      	ldr	r1, [pc, #412]	; (40624c <atanf+0x1e4>)
  4060ae:	4605      	mov	r5, r0
  4060b0:	f000 ff54 	bl	406f5c <__aeabi_fmul>
  4060b4:	4966      	ldr	r1, [pc, #408]	; (406250 <atanf+0x1e8>)
  4060b6:	f000 fe49 	bl	406d4c <__addsf3>
  4060ba:	4629      	mov	r1, r5
  4060bc:	f000 ff4e 	bl	406f5c <__aeabi_fmul>
  4060c0:	4964      	ldr	r1, [pc, #400]	; (406254 <atanf+0x1ec>)
  4060c2:	f000 fe43 	bl	406d4c <__addsf3>
  4060c6:	4629      	mov	r1, r5
  4060c8:	f000 ff48 	bl	406f5c <__aeabi_fmul>
  4060cc:	4962      	ldr	r1, [pc, #392]	; (406258 <atanf+0x1f0>)
  4060ce:	f000 fe3d 	bl	406d4c <__addsf3>
  4060d2:	4629      	mov	r1, r5
  4060d4:	f000 ff42 	bl	406f5c <__aeabi_fmul>
  4060d8:	4960      	ldr	r1, [pc, #384]	; (40625c <atanf+0x1f4>)
  4060da:	f000 fe37 	bl	406d4c <__addsf3>
  4060de:	4629      	mov	r1, r5
  4060e0:	f000 ff3c 	bl	406f5c <__aeabi_fmul>
  4060e4:	495e      	ldr	r1, [pc, #376]	; (406260 <atanf+0x1f8>)
  4060e6:	f000 fe31 	bl	406d4c <__addsf3>
  4060ea:	4641      	mov	r1, r8
  4060ec:	f000 ff36 	bl	406f5c <__aeabi_fmul>
  4060f0:	495c      	ldr	r1, [pc, #368]	; (406264 <atanf+0x1fc>)
  4060f2:	4680      	mov	r8, r0
  4060f4:	4628      	mov	r0, r5
  4060f6:	f000 ff31 	bl	406f5c <__aeabi_fmul>
  4060fa:	495b      	ldr	r1, [pc, #364]	; (406268 <atanf+0x200>)
  4060fc:	f000 fe24 	bl	406d48 <__aeabi_fsub>
  406100:	4629      	mov	r1, r5
  406102:	f000 ff2b 	bl	406f5c <__aeabi_fmul>
  406106:	4959      	ldr	r1, [pc, #356]	; (40626c <atanf+0x204>)
  406108:	f000 fe1e 	bl	406d48 <__aeabi_fsub>
  40610c:	4629      	mov	r1, r5
  40610e:	f000 ff25 	bl	406f5c <__aeabi_fmul>
  406112:	4957      	ldr	r1, [pc, #348]	; (406270 <atanf+0x208>)
  406114:	f000 fe18 	bl	406d48 <__aeabi_fsub>
  406118:	4629      	mov	r1, r5
  40611a:	f000 ff1f 	bl	406f5c <__aeabi_fmul>
  40611e:	4955      	ldr	r1, [pc, #340]	; (406274 <atanf+0x20c>)
  406120:	f000 fe12 	bl	406d48 <__aeabi_fsub>
  406124:	4629      	mov	r1, r5
  406126:	f000 ff19 	bl	406f5c <__aeabi_fmul>
  40612a:	1c7b      	adds	r3, r7, #1
  40612c:	4601      	mov	r1, r0
  40612e:	4640      	mov	r0, r8
  406130:	d04c      	beq.n	4061cc <atanf+0x164>
  406132:	f000 fe0b 	bl	406d4c <__addsf3>
  406136:	4621      	mov	r1, r4
  406138:	f000 ff10 	bl	406f5c <__aeabi_fmul>
  40613c:	4b4e      	ldr	r3, [pc, #312]	; (406278 <atanf+0x210>)
  40613e:	4d4f      	ldr	r5, [pc, #316]	; (40627c <atanf+0x214>)
  406140:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  406144:	f000 fe00 	bl	406d48 <__aeabi_fsub>
  406148:	4621      	mov	r1, r4
  40614a:	f000 fdfd 	bl	406d48 <__aeabi_fsub>
  40614e:	4601      	mov	r1, r0
  406150:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  406154:	f000 fdf8 	bl	406d48 <__aeabi_fsub>
  406158:	2e00      	cmp	r6, #0
  40615a:	db30      	blt.n	4061be <atanf+0x156>
  40615c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406160:	4601      	mov	r1, r0
  406162:	f000 fdf3 	bl	406d4c <__addsf3>
  406166:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40616a:	4945      	ldr	r1, [pc, #276]	; (406280 <atanf+0x218>)
  40616c:	f000 fdee 	bl	406d4c <__addsf3>
  406170:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  406174:	f001 f8ae 	bl	4072d4 <__aeabi_fcmpgt>
  406178:	2800      	cmp	r0, #0
  40617a:	d08d      	beq.n	406098 <atanf+0x30>
  40617c:	4620      	mov	r0, r4
  40617e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406182:	f000 f887 	bl	406294 <fabsf>
  406186:	4b3f      	ldr	r3, [pc, #252]	; (406284 <atanf+0x21c>)
  406188:	429d      	cmp	r5, r3
  40618a:	4604      	mov	r4, r0
  40618c:	dc29      	bgt.n	4061e2 <atanf+0x17a>
  40618e:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  406192:	429d      	cmp	r5, r3
  406194:	dc44      	bgt.n	406220 <atanf+0x1b8>
  406196:	4601      	mov	r1, r0
  406198:	f000 fdd8 	bl	406d4c <__addsf3>
  40619c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4061a0:	f000 fdd2 	bl	406d48 <__aeabi_fsub>
  4061a4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4061a8:	4605      	mov	r5, r0
  4061aa:	4620      	mov	r0, r4
  4061ac:	f000 fdce 	bl	406d4c <__addsf3>
  4061b0:	4601      	mov	r1, r0
  4061b2:	4628      	mov	r0, r5
  4061b4:	f000 ff86 	bl	4070c4 <__aeabi_fdiv>
  4061b8:	2700      	movs	r7, #0
  4061ba:	4604      	mov	r4, r0
  4061bc:	e76e      	b.n	40609c <atanf+0x34>
  4061be:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4061c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061c6:	4830      	ldr	r0, [pc, #192]	; (406288 <atanf+0x220>)
  4061c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061cc:	f000 fdbe 	bl	406d4c <__addsf3>
  4061d0:	4621      	mov	r1, r4
  4061d2:	f000 fec3 	bl	406f5c <__aeabi_fmul>
  4061d6:	4601      	mov	r1, r0
  4061d8:	4620      	mov	r0, r4
  4061da:	f000 fdb5 	bl	406d48 <__aeabi_fsub>
  4061de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061e2:	4b2a      	ldr	r3, [pc, #168]	; (40628c <atanf+0x224>)
  4061e4:	429d      	cmp	r5, r3
  4061e6:	dc14      	bgt.n	406212 <atanf+0x1aa>
  4061e8:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  4061ec:	f000 fdac 	bl	406d48 <__aeabi_fsub>
  4061f0:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  4061f4:	4605      	mov	r5, r0
  4061f6:	4620      	mov	r0, r4
  4061f8:	f000 feb0 	bl	406f5c <__aeabi_fmul>
  4061fc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  406200:	f000 fda4 	bl	406d4c <__addsf3>
  406204:	4601      	mov	r1, r0
  406206:	4628      	mov	r0, r5
  406208:	f000 ff5c 	bl	4070c4 <__aeabi_fdiv>
  40620c:	2702      	movs	r7, #2
  40620e:	4604      	mov	r4, r0
  406210:	e744      	b.n	40609c <atanf+0x34>
  406212:	4601      	mov	r1, r0
  406214:	481e      	ldr	r0, [pc, #120]	; (406290 <atanf+0x228>)
  406216:	f000 ff55 	bl	4070c4 <__aeabi_fdiv>
  40621a:	2703      	movs	r7, #3
  40621c:	4604      	mov	r4, r0
  40621e:	e73d      	b.n	40609c <atanf+0x34>
  406220:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  406224:	f000 fd90 	bl	406d48 <__aeabi_fsub>
  406228:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40622c:	4605      	mov	r5, r0
  40622e:	4620      	mov	r0, r4
  406230:	f000 fd8c 	bl	406d4c <__addsf3>
  406234:	4601      	mov	r1, r0
  406236:	4628      	mov	r0, r5
  406238:	f000 ff44 	bl	4070c4 <__aeabi_fdiv>
  40623c:	2701      	movs	r7, #1
  40623e:	4604      	mov	r4, r0
  406240:	e72c      	b.n	40609c <atanf+0x34>
  406242:	bf00      	nop
  406244:	3fc90fdb 	.word	0x3fc90fdb
  406248:	3edfffff 	.word	0x3edfffff
  40624c:	3c8569d7 	.word	0x3c8569d7
  406250:	3d4bda59 	.word	0x3d4bda59
  406254:	3d886b35 	.word	0x3d886b35
  406258:	3dba2e6e 	.word	0x3dba2e6e
  40625c:	3e124925 	.word	0x3e124925
  406260:	3eaaaaab 	.word	0x3eaaaaab
  406264:	bd15a221 	.word	0xbd15a221
  406268:	3d6ef16b 	.word	0x3d6ef16b
  40626c:	3d9d8795 	.word	0x3d9d8795
  406270:	3de38e38 	.word	0x3de38e38
  406274:	3e4ccccd 	.word	0x3e4ccccd
  406278:	0040c7b8 	.word	0x0040c7b8
  40627c:	0040c7a8 	.word	0x0040c7a8
  406280:	7149f2ca 	.word	0x7149f2ca
  406284:	3f97ffff 	.word	0x3f97ffff
  406288:	bfc90fdb 	.word	0xbfc90fdb
  40628c:	401bffff 	.word	0x401bffff
  406290:	bf800000 	.word	0xbf800000

00406294 <fabsf>:
  406294:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  406298:	4770      	bx	lr
  40629a:	bf00      	nop

0040629c <finitef>:
  40629c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  4062a0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
  4062a4:	bfac      	ite	ge
  4062a6:	2000      	movge	r0, #0
  4062a8:	2001      	movlt	r0, #1
  4062aa:	4770      	bx	lr

004062ac <floorf>:
  4062ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4062b0:	f020 4700 	bic.w	r7, r0, #2147483648	; 0x80000000
  4062b4:	0dfc      	lsrs	r4, r7, #23
  4062b6:	3c7f      	subs	r4, #127	; 0x7f
  4062b8:	2c16      	cmp	r4, #22
  4062ba:	4605      	mov	r5, r0
  4062bc:	dc13      	bgt.n	4062e6 <floorf+0x3a>
  4062be:	2c00      	cmp	r4, #0
  4062c0:	4680      	mov	r8, r0
  4062c2:	db1b      	blt.n	4062fc <floorf+0x50>
  4062c4:	4f19      	ldr	r7, [pc, #100]	; (40632c <floorf+0x80>)
  4062c6:	4127      	asrs	r7, r4
  4062c8:	4238      	tst	r0, r7
  4062ca:	d014      	beq.n	4062f6 <floorf+0x4a>
  4062cc:	4918      	ldr	r1, [pc, #96]	; (406330 <floorf+0x84>)
  4062ce:	f000 fd3d 	bl	406d4c <__addsf3>
  4062d2:	2100      	movs	r1, #0
  4062d4:	f000 fffe 	bl	4072d4 <__aeabi_fcmpgt>
  4062d8:	b168      	cbz	r0, 4062f6 <floorf+0x4a>
  4062da:	2d00      	cmp	r5, #0
  4062dc:	db1b      	blt.n	406316 <floorf+0x6a>
  4062de:	ea28 0007 	bic.w	r0, r8, r7
  4062e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4062e6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
  4062ea:	d304      	bcc.n	4062f6 <floorf+0x4a>
  4062ec:	4601      	mov	r1, r0
  4062ee:	f000 fd2d 	bl	406d4c <__addsf3>
  4062f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4062f6:	4628      	mov	r0, r5
  4062f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4062fc:	490c      	ldr	r1, [pc, #48]	; (406330 <floorf+0x84>)
  4062fe:	f000 fd25 	bl	406d4c <__addsf3>
  406302:	2100      	movs	r1, #0
  406304:	f000 ffe6 	bl	4072d4 <__aeabi_fcmpgt>
  406308:	2800      	cmp	r0, #0
  40630a:	d0f4      	beq.n	4062f6 <floorf+0x4a>
  40630c:	2d00      	cmp	r5, #0
  40630e:	db08      	blt.n	406322 <floorf+0x76>
  406310:	2000      	movs	r0, #0
  406312:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406316:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  40631a:	fa43 f404 	asr.w	r4, r3, r4
  40631e:	44a0      	add	r8, r4
  406320:	e7dd      	b.n	4062de <floorf+0x32>
  406322:	2f00      	cmp	r7, #0
  406324:	d0e7      	beq.n	4062f6 <floorf+0x4a>
  406326:	4803      	ldr	r0, [pc, #12]	; (406334 <floorf+0x88>)
  406328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40632c:	007fffff 	.word	0x007fffff
  406330:	7149f2ca 	.word	0x7149f2ca
  406334:	bf800000 	.word	0xbf800000

00406338 <nanf>:
  406338:	4800      	ldr	r0, [pc, #0]	; (40633c <nanf+0x4>)
  40633a:	4770      	bx	lr
  40633c:	7fc00000 	.word	0x7fc00000

00406340 <scalbnf>:
  406340:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  406344:	b538      	push	{r3, r4, r5, lr}
  406346:	4603      	mov	r3, r0
  406348:	d016      	beq.n	406378 <scalbnf+0x38>
  40634a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  40634e:	d20f      	bcs.n	406370 <scalbnf+0x30>
  406350:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  406354:	460d      	mov	r5, r1
  406356:	d310      	bcc.n	40637a <scalbnf+0x3a>
  406358:	4604      	mov	r4, r0
  40635a:	0dd0      	lsrs	r0, r2, #23
  40635c:	4428      	add	r0, r5
  40635e:	28fe      	cmp	r0, #254	; 0xfe
  406360:	dc2e      	bgt.n	4063c0 <scalbnf+0x80>
  406362:	2800      	cmp	r0, #0
  406364:	dd1d      	ble.n	4063a2 <scalbnf+0x62>
  406366:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  40636a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  40636e:	bd38      	pop	{r3, r4, r5, pc}
  406370:	4601      	mov	r1, r0
  406372:	f000 fceb 	bl	406d4c <__addsf3>
  406376:	bd38      	pop	{r3, r4, r5, pc}
  406378:	bd38      	pop	{r3, r4, r5, pc}
  40637a:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
  40637e:	f000 fded 	bl	406f5c <__aeabi_fmul>
  406382:	4a18      	ldr	r2, [pc, #96]	; (4063e4 <scalbnf+0xa4>)
  406384:	4295      	cmp	r5, r2
  406386:	4603      	mov	r3, r0
  406388:	db07      	blt.n	40639a <scalbnf+0x5a>
  40638a:	4604      	mov	r4, r0
  40638c:	f3c0 50c7 	ubfx	r0, r0, #23, #8
  406390:	3819      	subs	r0, #25
  406392:	e7e3      	b.n	40635c <scalbnf+0x1c>
  406394:	4814      	ldr	r0, [pc, #80]	; (4063e8 <scalbnf+0xa8>)
  406396:	f000 f82b 	bl	4063f0 <copysignf>
  40639a:	4913      	ldr	r1, [pc, #76]	; (4063e8 <scalbnf+0xa8>)
  40639c:	f000 fdde 	bl	406f5c <__aeabi_fmul>
  4063a0:	bd38      	pop	{r3, r4, r5, pc}
  4063a2:	f110 0f16 	cmn.w	r0, #22
  4063a6:	da13      	bge.n	4063d0 <scalbnf+0x90>
  4063a8:	f24c 3250 	movw	r2, #50000	; 0xc350
  4063ac:	4295      	cmp	r5, r2
  4063ae:	4619      	mov	r1, r3
  4063b0:	ddf0      	ble.n	406394 <scalbnf+0x54>
  4063b2:	480e      	ldr	r0, [pc, #56]	; (4063ec <scalbnf+0xac>)
  4063b4:	f000 f81c 	bl	4063f0 <copysignf>
  4063b8:	490c      	ldr	r1, [pc, #48]	; (4063ec <scalbnf+0xac>)
  4063ba:	f000 fdcf 	bl	406f5c <__aeabi_fmul>
  4063be:	bd38      	pop	{r3, r4, r5, pc}
  4063c0:	4619      	mov	r1, r3
  4063c2:	480a      	ldr	r0, [pc, #40]	; (4063ec <scalbnf+0xac>)
  4063c4:	f000 f814 	bl	4063f0 <copysignf>
  4063c8:	4908      	ldr	r1, [pc, #32]	; (4063ec <scalbnf+0xac>)
  4063ca:	f000 fdc7 	bl	406f5c <__aeabi_fmul>
  4063ce:	bd38      	pop	{r3, r4, r5, pc}
  4063d0:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  4063d4:	3019      	adds	r0, #25
  4063d6:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  4063da:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
  4063de:	f000 fdbd 	bl	406f5c <__aeabi_fmul>
  4063e2:	bd38      	pop	{r3, r4, r5, pc}
  4063e4:	ffff3cb0 	.word	0xffff3cb0
  4063e8:	0da24260 	.word	0x0da24260
  4063ec:	7149f2ca 	.word	0x7149f2ca

004063f0 <copysignf>:
  4063f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4063f4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  4063f8:	4308      	orrs	r0, r1
  4063fa:	4770      	bx	lr

004063fc <__aeabi_drsub>:
  4063fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406400:	e002      	b.n	406408 <__adddf3>
  406402:	bf00      	nop

00406404 <__aeabi_dsub>:
  406404:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406408 <__adddf3>:
  406408:	b530      	push	{r4, r5, lr}
  40640a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40640e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406412:	ea94 0f05 	teq	r4, r5
  406416:	bf08      	it	eq
  406418:	ea90 0f02 	teqeq	r0, r2
  40641c:	bf1f      	itttt	ne
  40641e:	ea54 0c00 	orrsne.w	ip, r4, r0
  406422:	ea55 0c02 	orrsne.w	ip, r5, r2
  406426:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40642a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40642e:	f000 80e2 	beq.w	4065f6 <__adddf3+0x1ee>
  406432:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406436:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40643a:	bfb8      	it	lt
  40643c:	426d      	neglt	r5, r5
  40643e:	dd0c      	ble.n	40645a <__adddf3+0x52>
  406440:	442c      	add	r4, r5
  406442:	ea80 0202 	eor.w	r2, r0, r2
  406446:	ea81 0303 	eor.w	r3, r1, r3
  40644a:	ea82 0000 	eor.w	r0, r2, r0
  40644e:	ea83 0101 	eor.w	r1, r3, r1
  406452:	ea80 0202 	eor.w	r2, r0, r2
  406456:	ea81 0303 	eor.w	r3, r1, r3
  40645a:	2d36      	cmp	r5, #54	; 0x36
  40645c:	bf88      	it	hi
  40645e:	bd30      	pophi	{r4, r5, pc}
  406460:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406464:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406468:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40646c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406470:	d002      	beq.n	406478 <__adddf3+0x70>
  406472:	4240      	negs	r0, r0
  406474:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406478:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40647c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406480:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406484:	d002      	beq.n	40648c <__adddf3+0x84>
  406486:	4252      	negs	r2, r2
  406488:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40648c:	ea94 0f05 	teq	r4, r5
  406490:	f000 80a7 	beq.w	4065e2 <__adddf3+0x1da>
  406494:	f1a4 0401 	sub.w	r4, r4, #1
  406498:	f1d5 0e20 	rsbs	lr, r5, #32
  40649c:	db0d      	blt.n	4064ba <__adddf3+0xb2>
  40649e:	fa02 fc0e 	lsl.w	ip, r2, lr
  4064a2:	fa22 f205 	lsr.w	r2, r2, r5
  4064a6:	1880      	adds	r0, r0, r2
  4064a8:	f141 0100 	adc.w	r1, r1, #0
  4064ac:	fa03 f20e 	lsl.w	r2, r3, lr
  4064b0:	1880      	adds	r0, r0, r2
  4064b2:	fa43 f305 	asr.w	r3, r3, r5
  4064b6:	4159      	adcs	r1, r3
  4064b8:	e00e      	b.n	4064d8 <__adddf3+0xd0>
  4064ba:	f1a5 0520 	sub.w	r5, r5, #32
  4064be:	f10e 0e20 	add.w	lr, lr, #32
  4064c2:	2a01      	cmp	r2, #1
  4064c4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4064c8:	bf28      	it	cs
  4064ca:	f04c 0c02 	orrcs.w	ip, ip, #2
  4064ce:	fa43 f305 	asr.w	r3, r3, r5
  4064d2:	18c0      	adds	r0, r0, r3
  4064d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4064d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4064dc:	d507      	bpl.n	4064ee <__adddf3+0xe6>
  4064de:	f04f 0e00 	mov.w	lr, #0
  4064e2:	f1dc 0c00 	rsbs	ip, ip, #0
  4064e6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4064ea:	eb6e 0101 	sbc.w	r1, lr, r1
  4064ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4064f2:	d31b      	bcc.n	40652c <__adddf3+0x124>
  4064f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4064f8:	d30c      	bcc.n	406514 <__adddf3+0x10c>
  4064fa:	0849      	lsrs	r1, r1, #1
  4064fc:	ea5f 0030 	movs.w	r0, r0, rrx
  406500:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406504:	f104 0401 	add.w	r4, r4, #1
  406508:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40650c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406510:	f080 809a 	bcs.w	406648 <__adddf3+0x240>
  406514:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406518:	bf08      	it	eq
  40651a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40651e:	f150 0000 	adcs.w	r0, r0, #0
  406522:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406526:	ea41 0105 	orr.w	r1, r1, r5
  40652a:	bd30      	pop	{r4, r5, pc}
  40652c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406530:	4140      	adcs	r0, r0
  406532:	eb41 0101 	adc.w	r1, r1, r1
  406536:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40653a:	f1a4 0401 	sub.w	r4, r4, #1
  40653e:	d1e9      	bne.n	406514 <__adddf3+0x10c>
  406540:	f091 0f00 	teq	r1, #0
  406544:	bf04      	itt	eq
  406546:	4601      	moveq	r1, r0
  406548:	2000      	moveq	r0, #0
  40654a:	fab1 f381 	clz	r3, r1
  40654e:	bf08      	it	eq
  406550:	3320      	addeq	r3, #32
  406552:	f1a3 030b 	sub.w	r3, r3, #11
  406556:	f1b3 0220 	subs.w	r2, r3, #32
  40655a:	da0c      	bge.n	406576 <__adddf3+0x16e>
  40655c:	320c      	adds	r2, #12
  40655e:	dd08      	ble.n	406572 <__adddf3+0x16a>
  406560:	f102 0c14 	add.w	ip, r2, #20
  406564:	f1c2 020c 	rsb	r2, r2, #12
  406568:	fa01 f00c 	lsl.w	r0, r1, ip
  40656c:	fa21 f102 	lsr.w	r1, r1, r2
  406570:	e00c      	b.n	40658c <__adddf3+0x184>
  406572:	f102 0214 	add.w	r2, r2, #20
  406576:	bfd8      	it	le
  406578:	f1c2 0c20 	rsble	ip, r2, #32
  40657c:	fa01 f102 	lsl.w	r1, r1, r2
  406580:	fa20 fc0c 	lsr.w	ip, r0, ip
  406584:	bfdc      	itt	le
  406586:	ea41 010c 	orrle.w	r1, r1, ip
  40658a:	4090      	lslle	r0, r2
  40658c:	1ae4      	subs	r4, r4, r3
  40658e:	bfa2      	ittt	ge
  406590:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406594:	4329      	orrge	r1, r5
  406596:	bd30      	popge	{r4, r5, pc}
  406598:	ea6f 0404 	mvn.w	r4, r4
  40659c:	3c1f      	subs	r4, #31
  40659e:	da1c      	bge.n	4065da <__adddf3+0x1d2>
  4065a0:	340c      	adds	r4, #12
  4065a2:	dc0e      	bgt.n	4065c2 <__adddf3+0x1ba>
  4065a4:	f104 0414 	add.w	r4, r4, #20
  4065a8:	f1c4 0220 	rsb	r2, r4, #32
  4065ac:	fa20 f004 	lsr.w	r0, r0, r4
  4065b0:	fa01 f302 	lsl.w	r3, r1, r2
  4065b4:	ea40 0003 	orr.w	r0, r0, r3
  4065b8:	fa21 f304 	lsr.w	r3, r1, r4
  4065bc:	ea45 0103 	orr.w	r1, r5, r3
  4065c0:	bd30      	pop	{r4, r5, pc}
  4065c2:	f1c4 040c 	rsb	r4, r4, #12
  4065c6:	f1c4 0220 	rsb	r2, r4, #32
  4065ca:	fa20 f002 	lsr.w	r0, r0, r2
  4065ce:	fa01 f304 	lsl.w	r3, r1, r4
  4065d2:	ea40 0003 	orr.w	r0, r0, r3
  4065d6:	4629      	mov	r1, r5
  4065d8:	bd30      	pop	{r4, r5, pc}
  4065da:	fa21 f004 	lsr.w	r0, r1, r4
  4065de:	4629      	mov	r1, r5
  4065e0:	bd30      	pop	{r4, r5, pc}
  4065e2:	f094 0f00 	teq	r4, #0
  4065e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4065ea:	bf06      	itte	eq
  4065ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4065f0:	3401      	addeq	r4, #1
  4065f2:	3d01      	subne	r5, #1
  4065f4:	e74e      	b.n	406494 <__adddf3+0x8c>
  4065f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4065fa:	bf18      	it	ne
  4065fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406600:	d029      	beq.n	406656 <__adddf3+0x24e>
  406602:	ea94 0f05 	teq	r4, r5
  406606:	bf08      	it	eq
  406608:	ea90 0f02 	teqeq	r0, r2
  40660c:	d005      	beq.n	40661a <__adddf3+0x212>
  40660e:	ea54 0c00 	orrs.w	ip, r4, r0
  406612:	bf04      	itt	eq
  406614:	4619      	moveq	r1, r3
  406616:	4610      	moveq	r0, r2
  406618:	bd30      	pop	{r4, r5, pc}
  40661a:	ea91 0f03 	teq	r1, r3
  40661e:	bf1e      	ittt	ne
  406620:	2100      	movne	r1, #0
  406622:	2000      	movne	r0, #0
  406624:	bd30      	popne	{r4, r5, pc}
  406626:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40662a:	d105      	bne.n	406638 <__adddf3+0x230>
  40662c:	0040      	lsls	r0, r0, #1
  40662e:	4149      	adcs	r1, r1
  406630:	bf28      	it	cs
  406632:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406636:	bd30      	pop	{r4, r5, pc}
  406638:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40663c:	bf3c      	itt	cc
  40663e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406642:	bd30      	popcc	{r4, r5, pc}
  406644:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406648:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40664c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406650:	f04f 0000 	mov.w	r0, #0
  406654:	bd30      	pop	{r4, r5, pc}
  406656:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40665a:	bf1a      	itte	ne
  40665c:	4619      	movne	r1, r3
  40665e:	4610      	movne	r0, r2
  406660:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406664:	bf1c      	itt	ne
  406666:	460b      	movne	r3, r1
  406668:	4602      	movne	r2, r0
  40666a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40666e:	bf06      	itte	eq
  406670:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406674:	ea91 0f03 	teqeq	r1, r3
  406678:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40667c:	bd30      	pop	{r4, r5, pc}
  40667e:	bf00      	nop

00406680 <__aeabi_ui2d>:
  406680:	f090 0f00 	teq	r0, #0
  406684:	bf04      	itt	eq
  406686:	2100      	moveq	r1, #0
  406688:	4770      	bxeq	lr
  40668a:	b530      	push	{r4, r5, lr}
  40668c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406690:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406694:	f04f 0500 	mov.w	r5, #0
  406698:	f04f 0100 	mov.w	r1, #0
  40669c:	e750      	b.n	406540 <__adddf3+0x138>
  40669e:	bf00      	nop

004066a0 <__aeabi_i2d>:
  4066a0:	f090 0f00 	teq	r0, #0
  4066a4:	bf04      	itt	eq
  4066a6:	2100      	moveq	r1, #0
  4066a8:	4770      	bxeq	lr
  4066aa:	b530      	push	{r4, r5, lr}
  4066ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4066b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4066b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4066b8:	bf48      	it	mi
  4066ba:	4240      	negmi	r0, r0
  4066bc:	f04f 0100 	mov.w	r1, #0
  4066c0:	e73e      	b.n	406540 <__adddf3+0x138>
  4066c2:	bf00      	nop

004066c4 <__aeabi_f2d>:
  4066c4:	0042      	lsls	r2, r0, #1
  4066c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4066ca:	ea4f 0131 	mov.w	r1, r1, rrx
  4066ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4066d2:	bf1f      	itttt	ne
  4066d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4066d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4066dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4066e0:	4770      	bxne	lr
  4066e2:	f092 0f00 	teq	r2, #0
  4066e6:	bf14      	ite	ne
  4066e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4066ec:	4770      	bxeq	lr
  4066ee:	b530      	push	{r4, r5, lr}
  4066f0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4066f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4066f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4066fc:	e720      	b.n	406540 <__adddf3+0x138>
  4066fe:	bf00      	nop

00406700 <__aeabi_ul2d>:
  406700:	ea50 0201 	orrs.w	r2, r0, r1
  406704:	bf08      	it	eq
  406706:	4770      	bxeq	lr
  406708:	b530      	push	{r4, r5, lr}
  40670a:	f04f 0500 	mov.w	r5, #0
  40670e:	e00a      	b.n	406726 <__aeabi_l2d+0x16>

00406710 <__aeabi_l2d>:
  406710:	ea50 0201 	orrs.w	r2, r0, r1
  406714:	bf08      	it	eq
  406716:	4770      	bxeq	lr
  406718:	b530      	push	{r4, r5, lr}
  40671a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40671e:	d502      	bpl.n	406726 <__aeabi_l2d+0x16>
  406720:	4240      	negs	r0, r0
  406722:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406726:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40672a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40672e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406732:	f43f aedc 	beq.w	4064ee <__adddf3+0xe6>
  406736:	f04f 0203 	mov.w	r2, #3
  40673a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40673e:	bf18      	it	ne
  406740:	3203      	addne	r2, #3
  406742:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406746:	bf18      	it	ne
  406748:	3203      	addne	r2, #3
  40674a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40674e:	f1c2 0320 	rsb	r3, r2, #32
  406752:	fa00 fc03 	lsl.w	ip, r0, r3
  406756:	fa20 f002 	lsr.w	r0, r0, r2
  40675a:	fa01 fe03 	lsl.w	lr, r1, r3
  40675e:	ea40 000e 	orr.w	r0, r0, lr
  406762:	fa21 f102 	lsr.w	r1, r1, r2
  406766:	4414      	add	r4, r2
  406768:	e6c1      	b.n	4064ee <__adddf3+0xe6>
  40676a:	bf00      	nop

0040676c <__aeabi_dmul>:
  40676c:	b570      	push	{r4, r5, r6, lr}
  40676e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406772:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406776:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40677a:	bf1d      	ittte	ne
  40677c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406780:	ea94 0f0c 	teqne	r4, ip
  406784:	ea95 0f0c 	teqne	r5, ip
  406788:	f000 f8de 	bleq	406948 <__aeabi_dmul+0x1dc>
  40678c:	442c      	add	r4, r5
  40678e:	ea81 0603 	eor.w	r6, r1, r3
  406792:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406796:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40679a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40679e:	bf18      	it	ne
  4067a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4067a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4067a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4067ac:	d038      	beq.n	406820 <__aeabi_dmul+0xb4>
  4067ae:	fba0 ce02 	umull	ip, lr, r0, r2
  4067b2:	f04f 0500 	mov.w	r5, #0
  4067b6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4067ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4067be:	fbe0 e503 	umlal	lr, r5, r0, r3
  4067c2:	f04f 0600 	mov.w	r6, #0
  4067c6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4067ca:	f09c 0f00 	teq	ip, #0
  4067ce:	bf18      	it	ne
  4067d0:	f04e 0e01 	orrne.w	lr, lr, #1
  4067d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4067d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4067dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4067e0:	d204      	bcs.n	4067ec <__aeabi_dmul+0x80>
  4067e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4067e6:	416d      	adcs	r5, r5
  4067e8:	eb46 0606 	adc.w	r6, r6, r6
  4067ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4067f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4067f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4067f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4067fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406800:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406804:	bf88      	it	hi
  406806:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40680a:	d81e      	bhi.n	40684a <__aeabi_dmul+0xde>
  40680c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406810:	bf08      	it	eq
  406812:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406816:	f150 0000 	adcs.w	r0, r0, #0
  40681a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40681e:	bd70      	pop	{r4, r5, r6, pc}
  406820:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406824:	ea46 0101 	orr.w	r1, r6, r1
  406828:	ea40 0002 	orr.w	r0, r0, r2
  40682c:	ea81 0103 	eor.w	r1, r1, r3
  406830:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406834:	bfc2      	ittt	gt
  406836:	ebd4 050c 	rsbsgt	r5, r4, ip
  40683a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40683e:	bd70      	popgt	{r4, r5, r6, pc}
  406840:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406844:	f04f 0e00 	mov.w	lr, #0
  406848:	3c01      	subs	r4, #1
  40684a:	f300 80ab 	bgt.w	4069a4 <__aeabi_dmul+0x238>
  40684e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406852:	bfde      	ittt	le
  406854:	2000      	movle	r0, #0
  406856:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40685a:	bd70      	pople	{r4, r5, r6, pc}
  40685c:	f1c4 0400 	rsb	r4, r4, #0
  406860:	3c20      	subs	r4, #32
  406862:	da35      	bge.n	4068d0 <__aeabi_dmul+0x164>
  406864:	340c      	adds	r4, #12
  406866:	dc1b      	bgt.n	4068a0 <__aeabi_dmul+0x134>
  406868:	f104 0414 	add.w	r4, r4, #20
  40686c:	f1c4 0520 	rsb	r5, r4, #32
  406870:	fa00 f305 	lsl.w	r3, r0, r5
  406874:	fa20 f004 	lsr.w	r0, r0, r4
  406878:	fa01 f205 	lsl.w	r2, r1, r5
  40687c:	ea40 0002 	orr.w	r0, r0, r2
  406880:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406884:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406888:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40688c:	fa21 f604 	lsr.w	r6, r1, r4
  406890:	eb42 0106 	adc.w	r1, r2, r6
  406894:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406898:	bf08      	it	eq
  40689a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40689e:	bd70      	pop	{r4, r5, r6, pc}
  4068a0:	f1c4 040c 	rsb	r4, r4, #12
  4068a4:	f1c4 0520 	rsb	r5, r4, #32
  4068a8:	fa00 f304 	lsl.w	r3, r0, r4
  4068ac:	fa20 f005 	lsr.w	r0, r0, r5
  4068b0:	fa01 f204 	lsl.w	r2, r1, r4
  4068b4:	ea40 0002 	orr.w	r0, r0, r2
  4068b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4068bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4068c0:	f141 0100 	adc.w	r1, r1, #0
  4068c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4068c8:	bf08      	it	eq
  4068ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4068ce:	bd70      	pop	{r4, r5, r6, pc}
  4068d0:	f1c4 0520 	rsb	r5, r4, #32
  4068d4:	fa00 f205 	lsl.w	r2, r0, r5
  4068d8:	ea4e 0e02 	orr.w	lr, lr, r2
  4068dc:	fa20 f304 	lsr.w	r3, r0, r4
  4068e0:	fa01 f205 	lsl.w	r2, r1, r5
  4068e4:	ea43 0302 	orr.w	r3, r3, r2
  4068e8:	fa21 f004 	lsr.w	r0, r1, r4
  4068ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4068f0:	fa21 f204 	lsr.w	r2, r1, r4
  4068f4:	ea20 0002 	bic.w	r0, r0, r2
  4068f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4068fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406900:	bf08      	it	eq
  406902:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406906:	bd70      	pop	{r4, r5, r6, pc}
  406908:	f094 0f00 	teq	r4, #0
  40690c:	d10f      	bne.n	40692e <__aeabi_dmul+0x1c2>
  40690e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406912:	0040      	lsls	r0, r0, #1
  406914:	eb41 0101 	adc.w	r1, r1, r1
  406918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40691c:	bf08      	it	eq
  40691e:	3c01      	subeq	r4, #1
  406920:	d0f7      	beq.n	406912 <__aeabi_dmul+0x1a6>
  406922:	ea41 0106 	orr.w	r1, r1, r6
  406926:	f095 0f00 	teq	r5, #0
  40692a:	bf18      	it	ne
  40692c:	4770      	bxne	lr
  40692e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406932:	0052      	lsls	r2, r2, #1
  406934:	eb43 0303 	adc.w	r3, r3, r3
  406938:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40693c:	bf08      	it	eq
  40693e:	3d01      	subeq	r5, #1
  406940:	d0f7      	beq.n	406932 <__aeabi_dmul+0x1c6>
  406942:	ea43 0306 	orr.w	r3, r3, r6
  406946:	4770      	bx	lr
  406948:	ea94 0f0c 	teq	r4, ip
  40694c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406950:	bf18      	it	ne
  406952:	ea95 0f0c 	teqne	r5, ip
  406956:	d00c      	beq.n	406972 <__aeabi_dmul+0x206>
  406958:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40695c:	bf18      	it	ne
  40695e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406962:	d1d1      	bne.n	406908 <__aeabi_dmul+0x19c>
  406964:	ea81 0103 	eor.w	r1, r1, r3
  406968:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40696c:	f04f 0000 	mov.w	r0, #0
  406970:	bd70      	pop	{r4, r5, r6, pc}
  406972:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406976:	bf06      	itte	eq
  406978:	4610      	moveq	r0, r2
  40697a:	4619      	moveq	r1, r3
  40697c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406980:	d019      	beq.n	4069b6 <__aeabi_dmul+0x24a>
  406982:	ea94 0f0c 	teq	r4, ip
  406986:	d102      	bne.n	40698e <__aeabi_dmul+0x222>
  406988:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40698c:	d113      	bne.n	4069b6 <__aeabi_dmul+0x24a>
  40698e:	ea95 0f0c 	teq	r5, ip
  406992:	d105      	bne.n	4069a0 <__aeabi_dmul+0x234>
  406994:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406998:	bf1c      	itt	ne
  40699a:	4610      	movne	r0, r2
  40699c:	4619      	movne	r1, r3
  40699e:	d10a      	bne.n	4069b6 <__aeabi_dmul+0x24a>
  4069a0:	ea81 0103 	eor.w	r1, r1, r3
  4069a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4069a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4069ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4069b0:	f04f 0000 	mov.w	r0, #0
  4069b4:	bd70      	pop	{r4, r5, r6, pc}
  4069b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4069ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4069be:	bd70      	pop	{r4, r5, r6, pc}

004069c0 <__aeabi_ddiv>:
  4069c0:	b570      	push	{r4, r5, r6, lr}
  4069c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4069c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4069ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4069ce:	bf1d      	ittte	ne
  4069d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4069d4:	ea94 0f0c 	teqne	r4, ip
  4069d8:	ea95 0f0c 	teqne	r5, ip
  4069dc:	f000 f8a7 	bleq	406b2e <__aeabi_ddiv+0x16e>
  4069e0:	eba4 0405 	sub.w	r4, r4, r5
  4069e4:	ea81 0e03 	eor.w	lr, r1, r3
  4069e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4069ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4069f0:	f000 8088 	beq.w	406b04 <__aeabi_ddiv+0x144>
  4069f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4069f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4069fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406a00:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406a04:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406a08:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406a0c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406a10:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406a14:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406a18:	429d      	cmp	r5, r3
  406a1a:	bf08      	it	eq
  406a1c:	4296      	cmpeq	r6, r2
  406a1e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406a22:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406a26:	d202      	bcs.n	406a2e <__aeabi_ddiv+0x6e>
  406a28:	085b      	lsrs	r3, r3, #1
  406a2a:	ea4f 0232 	mov.w	r2, r2, rrx
  406a2e:	1ab6      	subs	r6, r6, r2
  406a30:	eb65 0503 	sbc.w	r5, r5, r3
  406a34:	085b      	lsrs	r3, r3, #1
  406a36:	ea4f 0232 	mov.w	r2, r2, rrx
  406a3a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406a3e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406a42:	ebb6 0e02 	subs.w	lr, r6, r2
  406a46:	eb75 0e03 	sbcs.w	lr, r5, r3
  406a4a:	bf22      	ittt	cs
  406a4c:	1ab6      	subcs	r6, r6, r2
  406a4e:	4675      	movcs	r5, lr
  406a50:	ea40 000c 	orrcs.w	r0, r0, ip
  406a54:	085b      	lsrs	r3, r3, #1
  406a56:	ea4f 0232 	mov.w	r2, r2, rrx
  406a5a:	ebb6 0e02 	subs.w	lr, r6, r2
  406a5e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406a62:	bf22      	ittt	cs
  406a64:	1ab6      	subcs	r6, r6, r2
  406a66:	4675      	movcs	r5, lr
  406a68:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406a6c:	085b      	lsrs	r3, r3, #1
  406a6e:	ea4f 0232 	mov.w	r2, r2, rrx
  406a72:	ebb6 0e02 	subs.w	lr, r6, r2
  406a76:	eb75 0e03 	sbcs.w	lr, r5, r3
  406a7a:	bf22      	ittt	cs
  406a7c:	1ab6      	subcs	r6, r6, r2
  406a7e:	4675      	movcs	r5, lr
  406a80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406a84:	085b      	lsrs	r3, r3, #1
  406a86:	ea4f 0232 	mov.w	r2, r2, rrx
  406a8a:	ebb6 0e02 	subs.w	lr, r6, r2
  406a8e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406a92:	bf22      	ittt	cs
  406a94:	1ab6      	subcs	r6, r6, r2
  406a96:	4675      	movcs	r5, lr
  406a98:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406a9c:	ea55 0e06 	orrs.w	lr, r5, r6
  406aa0:	d018      	beq.n	406ad4 <__aeabi_ddiv+0x114>
  406aa2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406aa6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406aaa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406aae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406ab2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406ab6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406aba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406abe:	d1c0      	bne.n	406a42 <__aeabi_ddiv+0x82>
  406ac0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406ac4:	d10b      	bne.n	406ade <__aeabi_ddiv+0x11e>
  406ac6:	ea41 0100 	orr.w	r1, r1, r0
  406aca:	f04f 0000 	mov.w	r0, #0
  406ace:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406ad2:	e7b6      	b.n	406a42 <__aeabi_ddiv+0x82>
  406ad4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406ad8:	bf04      	itt	eq
  406ada:	4301      	orreq	r1, r0
  406adc:	2000      	moveq	r0, #0
  406ade:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406ae2:	bf88      	it	hi
  406ae4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406ae8:	f63f aeaf 	bhi.w	40684a <__aeabi_dmul+0xde>
  406aec:	ebb5 0c03 	subs.w	ip, r5, r3
  406af0:	bf04      	itt	eq
  406af2:	ebb6 0c02 	subseq.w	ip, r6, r2
  406af6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406afa:	f150 0000 	adcs.w	r0, r0, #0
  406afe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406b02:	bd70      	pop	{r4, r5, r6, pc}
  406b04:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406b08:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406b0c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406b10:	bfc2      	ittt	gt
  406b12:	ebd4 050c 	rsbsgt	r5, r4, ip
  406b16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406b1a:	bd70      	popgt	{r4, r5, r6, pc}
  406b1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406b20:	f04f 0e00 	mov.w	lr, #0
  406b24:	3c01      	subs	r4, #1
  406b26:	e690      	b.n	40684a <__aeabi_dmul+0xde>
  406b28:	ea45 0e06 	orr.w	lr, r5, r6
  406b2c:	e68d      	b.n	40684a <__aeabi_dmul+0xde>
  406b2e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406b32:	ea94 0f0c 	teq	r4, ip
  406b36:	bf08      	it	eq
  406b38:	ea95 0f0c 	teqeq	r5, ip
  406b3c:	f43f af3b 	beq.w	4069b6 <__aeabi_dmul+0x24a>
  406b40:	ea94 0f0c 	teq	r4, ip
  406b44:	d10a      	bne.n	406b5c <__aeabi_ddiv+0x19c>
  406b46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406b4a:	f47f af34 	bne.w	4069b6 <__aeabi_dmul+0x24a>
  406b4e:	ea95 0f0c 	teq	r5, ip
  406b52:	f47f af25 	bne.w	4069a0 <__aeabi_dmul+0x234>
  406b56:	4610      	mov	r0, r2
  406b58:	4619      	mov	r1, r3
  406b5a:	e72c      	b.n	4069b6 <__aeabi_dmul+0x24a>
  406b5c:	ea95 0f0c 	teq	r5, ip
  406b60:	d106      	bne.n	406b70 <__aeabi_ddiv+0x1b0>
  406b62:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406b66:	f43f aefd 	beq.w	406964 <__aeabi_dmul+0x1f8>
  406b6a:	4610      	mov	r0, r2
  406b6c:	4619      	mov	r1, r3
  406b6e:	e722      	b.n	4069b6 <__aeabi_dmul+0x24a>
  406b70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406b74:	bf18      	it	ne
  406b76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406b7a:	f47f aec5 	bne.w	406908 <__aeabi_dmul+0x19c>
  406b7e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406b82:	f47f af0d 	bne.w	4069a0 <__aeabi_dmul+0x234>
  406b86:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406b8a:	f47f aeeb 	bne.w	406964 <__aeabi_dmul+0x1f8>
  406b8e:	e712      	b.n	4069b6 <__aeabi_dmul+0x24a>

00406b90 <__gedf2>:
  406b90:	f04f 3cff 	mov.w	ip, #4294967295
  406b94:	e006      	b.n	406ba4 <__cmpdf2+0x4>
  406b96:	bf00      	nop

00406b98 <__ledf2>:
  406b98:	f04f 0c01 	mov.w	ip, #1
  406b9c:	e002      	b.n	406ba4 <__cmpdf2+0x4>
  406b9e:	bf00      	nop

00406ba0 <__cmpdf2>:
  406ba0:	f04f 0c01 	mov.w	ip, #1
  406ba4:	f84d cd04 	str.w	ip, [sp, #-4]!
  406ba8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406bac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406bb4:	bf18      	it	ne
  406bb6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406bba:	d01b      	beq.n	406bf4 <__cmpdf2+0x54>
  406bbc:	b001      	add	sp, #4
  406bbe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406bc2:	bf0c      	ite	eq
  406bc4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406bc8:	ea91 0f03 	teqne	r1, r3
  406bcc:	bf02      	ittt	eq
  406bce:	ea90 0f02 	teqeq	r0, r2
  406bd2:	2000      	moveq	r0, #0
  406bd4:	4770      	bxeq	lr
  406bd6:	f110 0f00 	cmn.w	r0, #0
  406bda:	ea91 0f03 	teq	r1, r3
  406bde:	bf58      	it	pl
  406be0:	4299      	cmppl	r1, r3
  406be2:	bf08      	it	eq
  406be4:	4290      	cmpeq	r0, r2
  406be6:	bf2c      	ite	cs
  406be8:	17d8      	asrcs	r0, r3, #31
  406bea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406bee:	f040 0001 	orr.w	r0, r0, #1
  406bf2:	4770      	bx	lr
  406bf4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406bf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406bfc:	d102      	bne.n	406c04 <__cmpdf2+0x64>
  406bfe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406c02:	d107      	bne.n	406c14 <__cmpdf2+0x74>
  406c04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406c08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406c0c:	d1d6      	bne.n	406bbc <__cmpdf2+0x1c>
  406c0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406c12:	d0d3      	beq.n	406bbc <__cmpdf2+0x1c>
  406c14:	f85d 0b04 	ldr.w	r0, [sp], #4
  406c18:	4770      	bx	lr
  406c1a:	bf00      	nop

00406c1c <__aeabi_cdrcmple>:
  406c1c:	4684      	mov	ip, r0
  406c1e:	4610      	mov	r0, r2
  406c20:	4662      	mov	r2, ip
  406c22:	468c      	mov	ip, r1
  406c24:	4619      	mov	r1, r3
  406c26:	4663      	mov	r3, ip
  406c28:	e000      	b.n	406c2c <__aeabi_cdcmpeq>
  406c2a:	bf00      	nop

00406c2c <__aeabi_cdcmpeq>:
  406c2c:	b501      	push	{r0, lr}
  406c2e:	f7ff ffb7 	bl	406ba0 <__cmpdf2>
  406c32:	2800      	cmp	r0, #0
  406c34:	bf48      	it	mi
  406c36:	f110 0f00 	cmnmi.w	r0, #0
  406c3a:	bd01      	pop	{r0, pc}

00406c3c <__aeabi_dcmpeq>:
  406c3c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c40:	f7ff fff4 	bl	406c2c <__aeabi_cdcmpeq>
  406c44:	bf0c      	ite	eq
  406c46:	2001      	moveq	r0, #1
  406c48:	2000      	movne	r0, #0
  406c4a:	f85d fb08 	ldr.w	pc, [sp], #8
  406c4e:	bf00      	nop

00406c50 <__aeabi_dcmplt>:
  406c50:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c54:	f7ff ffea 	bl	406c2c <__aeabi_cdcmpeq>
  406c58:	bf34      	ite	cc
  406c5a:	2001      	movcc	r0, #1
  406c5c:	2000      	movcs	r0, #0
  406c5e:	f85d fb08 	ldr.w	pc, [sp], #8
  406c62:	bf00      	nop

00406c64 <__aeabi_dcmple>:
  406c64:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c68:	f7ff ffe0 	bl	406c2c <__aeabi_cdcmpeq>
  406c6c:	bf94      	ite	ls
  406c6e:	2001      	movls	r0, #1
  406c70:	2000      	movhi	r0, #0
  406c72:	f85d fb08 	ldr.w	pc, [sp], #8
  406c76:	bf00      	nop

00406c78 <__aeabi_dcmpge>:
  406c78:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c7c:	f7ff ffce 	bl	406c1c <__aeabi_cdrcmple>
  406c80:	bf94      	ite	ls
  406c82:	2001      	movls	r0, #1
  406c84:	2000      	movhi	r0, #0
  406c86:	f85d fb08 	ldr.w	pc, [sp], #8
  406c8a:	bf00      	nop

00406c8c <__aeabi_dcmpgt>:
  406c8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c90:	f7ff ffc4 	bl	406c1c <__aeabi_cdrcmple>
  406c94:	bf34      	ite	cc
  406c96:	2001      	movcc	r0, #1
  406c98:	2000      	movcs	r0, #0
  406c9a:	f85d fb08 	ldr.w	pc, [sp], #8
  406c9e:	bf00      	nop

00406ca0 <__aeabi_d2f>:
  406ca0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406ca4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  406ca8:	bf24      	itt	cs
  406caa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  406cae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  406cb2:	d90d      	bls.n	406cd0 <__aeabi_d2f+0x30>
  406cb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  406cb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  406cbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  406cc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  406cc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  406cc8:	bf08      	it	eq
  406cca:	f020 0001 	biceq.w	r0, r0, #1
  406cce:	4770      	bx	lr
  406cd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  406cd4:	d121      	bne.n	406d1a <__aeabi_d2f+0x7a>
  406cd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  406cda:	bfbc      	itt	lt
  406cdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  406ce0:	4770      	bxlt	lr
  406ce2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406ce6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  406cea:	f1c2 0218 	rsb	r2, r2, #24
  406cee:	f1c2 0c20 	rsb	ip, r2, #32
  406cf2:	fa10 f30c 	lsls.w	r3, r0, ip
  406cf6:	fa20 f002 	lsr.w	r0, r0, r2
  406cfa:	bf18      	it	ne
  406cfc:	f040 0001 	orrne.w	r0, r0, #1
  406d00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406d04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  406d08:	fa03 fc0c 	lsl.w	ip, r3, ip
  406d0c:	ea40 000c 	orr.w	r0, r0, ip
  406d10:	fa23 f302 	lsr.w	r3, r3, r2
  406d14:	ea4f 0343 	mov.w	r3, r3, lsl #1
  406d18:	e7cc      	b.n	406cb4 <__aeabi_d2f+0x14>
  406d1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  406d1e:	d107      	bne.n	406d30 <__aeabi_d2f+0x90>
  406d20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  406d24:	bf1e      	ittt	ne
  406d26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  406d2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  406d2e:	4770      	bxne	lr
  406d30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  406d34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  406d38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406d3c:	4770      	bx	lr
  406d3e:	bf00      	nop

00406d40 <__aeabi_frsub>:
  406d40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  406d44:	e002      	b.n	406d4c <__addsf3>
  406d46:	bf00      	nop

00406d48 <__aeabi_fsub>:
  406d48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00406d4c <__addsf3>:
  406d4c:	0042      	lsls	r2, r0, #1
  406d4e:	bf1f      	itttt	ne
  406d50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  406d54:	ea92 0f03 	teqne	r2, r3
  406d58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  406d5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406d60:	d06a      	beq.n	406e38 <__addsf3+0xec>
  406d62:	ea4f 6212 	mov.w	r2, r2, lsr #24
  406d66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  406d6a:	bfc1      	itttt	gt
  406d6c:	18d2      	addgt	r2, r2, r3
  406d6e:	4041      	eorgt	r1, r0
  406d70:	4048      	eorgt	r0, r1
  406d72:	4041      	eorgt	r1, r0
  406d74:	bfb8      	it	lt
  406d76:	425b      	neglt	r3, r3
  406d78:	2b19      	cmp	r3, #25
  406d7a:	bf88      	it	hi
  406d7c:	4770      	bxhi	lr
  406d7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  406d82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406d86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  406d8a:	bf18      	it	ne
  406d8c:	4240      	negne	r0, r0
  406d8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406d92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  406d96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  406d9a:	bf18      	it	ne
  406d9c:	4249      	negne	r1, r1
  406d9e:	ea92 0f03 	teq	r2, r3
  406da2:	d03f      	beq.n	406e24 <__addsf3+0xd8>
  406da4:	f1a2 0201 	sub.w	r2, r2, #1
  406da8:	fa41 fc03 	asr.w	ip, r1, r3
  406dac:	eb10 000c 	adds.w	r0, r0, ip
  406db0:	f1c3 0320 	rsb	r3, r3, #32
  406db4:	fa01 f103 	lsl.w	r1, r1, r3
  406db8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  406dbc:	d502      	bpl.n	406dc4 <__addsf3+0x78>
  406dbe:	4249      	negs	r1, r1
  406dc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  406dc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  406dc8:	d313      	bcc.n	406df2 <__addsf3+0xa6>
  406dca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  406dce:	d306      	bcc.n	406dde <__addsf3+0x92>
  406dd0:	0840      	lsrs	r0, r0, #1
  406dd2:	ea4f 0131 	mov.w	r1, r1, rrx
  406dd6:	f102 0201 	add.w	r2, r2, #1
  406dda:	2afe      	cmp	r2, #254	; 0xfe
  406ddc:	d251      	bcs.n	406e82 <__addsf3+0x136>
  406dde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  406de2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406de6:	bf08      	it	eq
  406de8:	f020 0001 	biceq.w	r0, r0, #1
  406dec:	ea40 0003 	orr.w	r0, r0, r3
  406df0:	4770      	bx	lr
  406df2:	0049      	lsls	r1, r1, #1
  406df4:	eb40 0000 	adc.w	r0, r0, r0
  406df8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  406dfc:	f1a2 0201 	sub.w	r2, r2, #1
  406e00:	d1ed      	bne.n	406dde <__addsf3+0x92>
  406e02:	fab0 fc80 	clz	ip, r0
  406e06:	f1ac 0c08 	sub.w	ip, ip, #8
  406e0a:	ebb2 020c 	subs.w	r2, r2, ip
  406e0e:	fa00 f00c 	lsl.w	r0, r0, ip
  406e12:	bfaa      	itet	ge
  406e14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  406e18:	4252      	neglt	r2, r2
  406e1a:	4318      	orrge	r0, r3
  406e1c:	bfbc      	itt	lt
  406e1e:	40d0      	lsrlt	r0, r2
  406e20:	4318      	orrlt	r0, r3
  406e22:	4770      	bx	lr
  406e24:	f092 0f00 	teq	r2, #0
  406e28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  406e2c:	bf06      	itte	eq
  406e2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  406e32:	3201      	addeq	r2, #1
  406e34:	3b01      	subne	r3, #1
  406e36:	e7b5      	b.n	406da4 <__addsf3+0x58>
  406e38:	ea4f 0341 	mov.w	r3, r1, lsl #1
  406e3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406e40:	bf18      	it	ne
  406e42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406e46:	d021      	beq.n	406e8c <__addsf3+0x140>
  406e48:	ea92 0f03 	teq	r2, r3
  406e4c:	d004      	beq.n	406e58 <__addsf3+0x10c>
  406e4e:	f092 0f00 	teq	r2, #0
  406e52:	bf08      	it	eq
  406e54:	4608      	moveq	r0, r1
  406e56:	4770      	bx	lr
  406e58:	ea90 0f01 	teq	r0, r1
  406e5c:	bf1c      	itt	ne
  406e5e:	2000      	movne	r0, #0
  406e60:	4770      	bxne	lr
  406e62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  406e66:	d104      	bne.n	406e72 <__addsf3+0x126>
  406e68:	0040      	lsls	r0, r0, #1
  406e6a:	bf28      	it	cs
  406e6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  406e70:	4770      	bx	lr
  406e72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  406e76:	bf3c      	itt	cc
  406e78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  406e7c:	4770      	bxcc	lr
  406e7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  406e82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  406e86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406e8a:	4770      	bx	lr
  406e8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  406e90:	bf16      	itet	ne
  406e92:	4608      	movne	r0, r1
  406e94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  406e98:	4601      	movne	r1, r0
  406e9a:	0242      	lsls	r2, r0, #9
  406e9c:	bf06      	itte	eq
  406e9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  406ea2:	ea90 0f01 	teqeq	r0, r1
  406ea6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  406eaa:	4770      	bx	lr

00406eac <__aeabi_ui2f>:
  406eac:	f04f 0300 	mov.w	r3, #0
  406eb0:	e004      	b.n	406ebc <__aeabi_i2f+0x8>
  406eb2:	bf00      	nop

00406eb4 <__aeabi_i2f>:
  406eb4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  406eb8:	bf48      	it	mi
  406eba:	4240      	negmi	r0, r0
  406ebc:	ea5f 0c00 	movs.w	ip, r0
  406ec0:	bf08      	it	eq
  406ec2:	4770      	bxeq	lr
  406ec4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  406ec8:	4601      	mov	r1, r0
  406eca:	f04f 0000 	mov.w	r0, #0
  406ece:	e01c      	b.n	406f0a <__aeabi_l2f+0x2a>

00406ed0 <__aeabi_ul2f>:
  406ed0:	ea50 0201 	orrs.w	r2, r0, r1
  406ed4:	bf08      	it	eq
  406ed6:	4770      	bxeq	lr
  406ed8:	f04f 0300 	mov.w	r3, #0
  406edc:	e00a      	b.n	406ef4 <__aeabi_l2f+0x14>
  406ede:	bf00      	nop

00406ee0 <__aeabi_l2f>:
  406ee0:	ea50 0201 	orrs.w	r2, r0, r1
  406ee4:	bf08      	it	eq
  406ee6:	4770      	bxeq	lr
  406ee8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  406eec:	d502      	bpl.n	406ef4 <__aeabi_l2f+0x14>
  406eee:	4240      	negs	r0, r0
  406ef0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406ef4:	ea5f 0c01 	movs.w	ip, r1
  406ef8:	bf02      	ittt	eq
  406efa:	4684      	moveq	ip, r0
  406efc:	4601      	moveq	r1, r0
  406efe:	2000      	moveq	r0, #0
  406f00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  406f04:	bf08      	it	eq
  406f06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  406f0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  406f0e:	fabc f28c 	clz	r2, ip
  406f12:	3a08      	subs	r2, #8
  406f14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  406f18:	db10      	blt.n	406f3c <__aeabi_l2f+0x5c>
  406f1a:	fa01 fc02 	lsl.w	ip, r1, r2
  406f1e:	4463      	add	r3, ip
  406f20:	fa00 fc02 	lsl.w	ip, r0, r2
  406f24:	f1c2 0220 	rsb	r2, r2, #32
  406f28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406f2c:	fa20 f202 	lsr.w	r2, r0, r2
  406f30:	eb43 0002 	adc.w	r0, r3, r2
  406f34:	bf08      	it	eq
  406f36:	f020 0001 	biceq.w	r0, r0, #1
  406f3a:	4770      	bx	lr
  406f3c:	f102 0220 	add.w	r2, r2, #32
  406f40:	fa01 fc02 	lsl.w	ip, r1, r2
  406f44:	f1c2 0220 	rsb	r2, r2, #32
  406f48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  406f4c:	fa21 f202 	lsr.w	r2, r1, r2
  406f50:	eb43 0002 	adc.w	r0, r3, r2
  406f54:	bf08      	it	eq
  406f56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  406f5a:	4770      	bx	lr

00406f5c <__aeabi_fmul>:
  406f5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406f60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406f64:	bf1e      	ittt	ne
  406f66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  406f6a:	ea92 0f0c 	teqne	r2, ip
  406f6e:	ea93 0f0c 	teqne	r3, ip
  406f72:	d06f      	beq.n	407054 <__aeabi_fmul+0xf8>
  406f74:	441a      	add	r2, r3
  406f76:	ea80 0c01 	eor.w	ip, r0, r1
  406f7a:	0240      	lsls	r0, r0, #9
  406f7c:	bf18      	it	ne
  406f7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  406f82:	d01e      	beq.n	406fc2 <__aeabi_fmul+0x66>
  406f84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  406f88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  406f8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  406f90:	fba0 3101 	umull	r3, r1, r0, r1
  406f94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  406f98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  406f9c:	bf3e      	ittt	cc
  406f9e:	0049      	lslcc	r1, r1, #1
  406fa0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  406fa4:	005b      	lslcc	r3, r3, #1
  406fa6:	ea40 0001 	orr.w	r0, r0, r1
  406faa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  406fae:	2afd      	cmp	r2, #253	; 0xfd
  406fb0:	d81d      	bhi.n	406fee <__aeabi_fmul+0x92>
  406fb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  406fb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406fba:	bf08      	it	eq
  406fbc:	f020 0001 	biceq.w	r0, r0, #1
  406fc0:	4770      	bx	lr
  406fc2:	f090 0f00 	teq	r0, #0
  406fc6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406fca:	bf08      	it	eq
  406fcc:	0249      	lsleq	r1, r1, #9
  406fce:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  406fd2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  406fd6:	3a7f      	subs	r2, #127	; 0x7f
  406fd8:	bfc2      	ittt	gt
  406fda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  406fde:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  406fe2:	4770      	bxgt	lr
  406fe4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406fe8:	f04f 0300 	mov.w	r3, #0
  406fec:	3a01      	subs	r2, #1
  406fee:	dc5d      	bgt.n	4070ac <__aeabi_fmul+0x150>
  406ff0:	f112 0f19 	cmn.w	r2, #25
  406ff4:	bfdc      	itt	le
  406ff6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  406ffa:	4770      	bxle	lr
  406ffc:	f1c2 0200 	rsb	r2, r2, #0
  407000:	0041      	lsls	r1, r0, #1
  407002:	fa21 f102 	lsr.w	r1, r1, r2
  407006:	f1c2 0220 	rsb	r2, r2, #32
  40700a:	fa00 fc02 	lsl.w	ip, r0, r2
  40700e:	ea5f 0031 	movs.w	r0, r1, rrx
  407012:	f140 0000 	adc.w	r0, r0, #0
  407016:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40701a:	bf08      	it	eq
  40701c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  407020:	4770      	bx	lr
  407022:	f092 0f00 	teq	r2, #0
  407026:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40702a:	bf02      	ittt	eq
  40702c:	0040      	lsleq	r0, r0, #1
  40702e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  407032:	3a01      	subeq	r2, #1
  407034:	d0f9      	beq.n	40702a <__aeabi_fmul+0xce>
  407036:	ea40 000c 	orr.w	r0, r0, ip
  40703a:	f093 0f00 	teq	r3, #0
  40703e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  407042:	bf02      	ittt	eq
  407044:	0049      	lsleq	r1, r1, #1
  407046:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40704a:	3b01      	subeq	r3, #1
  40704c:	d0f9      	beq.n	407042 <__aeabi_fmul+0xe6>
  40704e:	ea41 010c 	orr.w	r1, r1, ip
  407052:	e78f      	b.n	406f74 <__aeabi_fmul+0x18>
  407054:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  407058:	ea92 0f0c 	teq	r2, ip
  40705c:	bf18      	it	ne
  40705e:	ea93 0f0c 	teqne	r3, ip
  407062:	d00a      	beq.n	40707a <__aeabi_fmul+0x11e>
  407064:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  407068:	bf18      	it	ne
  40706a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40706e:	d1d8      	bne.n	407022 <__aeabi_fmul+0xc6>
  407070:	ea80 0001 	eor.w	r0, r0, r1
  407074:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  407078:	4770      	bx	lr
  40707a:	f090 0f00 	teq	r0, #0
  40707e:	bf17      	itett	ne
  407080:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  407084:	4608      	moveq	r0, r1
  407086:	f091 0f00 	teqne	r1, #0
  40708a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40708e:	d014      	beq.n	4070ba <__aeabi_fmul+0x15e>
  407090:	ea92 0f0c 	teq	r2, ip
  407094:	d101      	bne.n	40709a <__aeabi_fmul+0x13e>
  407096:	0242      	lsls	r2, r0, #9
  407098:	d10f      	bne.n	4070ba <__aeabi_fmul+0x15e>
  40709a:	ea93 0f0c 	teq	r3, ip
  40709e:	d103      	bne.n	4070a8 <__aeabi_fmul+0x14c>
  4070a0:	024b      	lsls	r3, r1, #9
  4070a2:	bf18      	it	ne
  4070a4:	4608      	movne	r0, r1
  4070a6:	d108      	bne.n	4070ba <__aeabi_fmul+0x15e>
  4070a8:	ea80 0001 	eor.w	r0, r0, r1
  4070ac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4070b0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4070b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4070b8:	4770      	bx	lr
  4070ba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4070be:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4070c2:	4770      	bx	lr

004070c4 <__aeabi_fdiv>:
  4070c4:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4070c8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4070cc:	bf1e      	ittt	ne
  4070ce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4070d2:	ea92 0f0c 	teqne	r2, ip
  4070d6:	ea93 0f0c 	teqne	r3, ip
  4070da:	d069      	beq.n	4071b0 <__aeabi_fdiv+0xec>
  4070dc:	eba2 0203 	sub.w	r2, r2, r3
  4070e0:	ea80 0c01 	eor.w	ip, r0, r1
  4070e4:	0249      	lsls	r1, r1, #9
  4070e6:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4070ea:	d037      	beq.n	40715c <__aeabi_fdiv+0x98>
  4070ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4070f0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4070f4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4070f8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4070fc:	428b      	cmp	r3, r1
  4070fe:	bf38      	it	cc
  407100:	005b      	lslcc	r3, r3, #1
  407102:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  407106:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40710a:	428b      	cmp	r3, r1
  40710c:	bf24      	itt	cs
  40710e:	1a5b      	subcs	r3, r3, r1
  407110:	ea40 000c 	orrcs.w	r0, r0, ip
  407114:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  407118:	bf24      	itt	cs
  40711a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40711e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407122:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  407126:	bf24      	itt	cs
  407128:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40712c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407130:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  407134:	bf24      	itt	cs
  407136:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40713a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40713e:	011b      	lsls	r3, r3, #4
  407140:	bf18      	it	ne
  407142:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  407146:	d1e0      	bne.n	40710a <__aeabi_fdiv+0x46>
  407148:	2afd      	cmp	r2, #253	; 0xfd
  40714a:	f63f af50 	bhi.w	406fee <__aeabi_fmul+0x92>
  40714e:	428b      	cmp	r3, r1
  407150:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  407154:	bf08      	it	eq
  407156:	f020 0001 	biceq.w	r0, r0, #1
  40715a:	4770      	bx	lr
  40715c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  407160:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  407164:	327f      	adds	r2, #127	; 0x7f
  407166:	bfc2      	ittt	gt
  407168:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40716c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  407170:	4770      	bxgt	lr
  407172:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407176:	f04f 0300 	mov.w	r3, #0
  40717a:	3a01      	subs	r2, #1
  40717c:	e737      	b.n	406fee <__aeabi_fmul+0x92>
  40717e:	f092 0f00 	teq	r2, #0
  407182:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  407186:	bf02      	ittt	eq
  407188:	0040      	lsleq	r0, r0, #1
  40718a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40718e:	3a01      	subeq	r2, #1
  407190:	d0f9      	beq.n	407186 <__aeabi_fdiv+0xc2>
  407192:	ea40 000c 	orr.w	r0, r0, ip
  407196:	f093 0f00 	teq	r3, #0
  40719a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40719e:	bf02      	ittt	eq
  4071a0:	0049      	lsleq	r1, r1, #1
  4071a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4071a6:	3b01      	subeq	r3, #1
  4071a8:	d0f9      	beq.n	40719e <__aeabi_fdiv+0xda>
  4071aa:	ea41 010c 	orr.w	r1, r1, ip
  4071ae:	e795      	b.n	4070dc <__aeabi_fdiv+0x18>
  4071b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4071b4:	ea92 0f0c 	teq	r2, ip
  4071b8:	d108      	bne.n	4071cc <__aeabi_fdiv+0x108>
  4071ba:	0242      	lsls	r2, r0, #9
  4071bc:	f47f af7d 	bne.w	4070ba <__aeabi_fmul+0x15e>
  4071c0:	ea93 0f0c 	teq	r3, ip
  4071c4:	f47f af70 	bne.w	4070a8 <__aeabi_fmul+0x14c>
  4071c8:	4608      	mov	r0, r1
  4071ca:	e776      	b.n	4070ba <__aeabi_fmul+0x15e>
  4071cc:	ea93 0f0c 	teq	r3, ip
  4071d0:	d104      	bne.n	4071dc <__aeabi_fdiv+0x118>
  4071d2:	024b      	lsls	r3, r1, #9
  4071d4:	f43f af4c 	beq.w	407070 <__aeabi_fmul+0x114>
  4071d8:	4608      	mov	r0, r1
  4071da:	e76e      	b.n	4070ba <__aeabi_fmul+0x15e>
  4071dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4071e0:	bf18      	it	ne
  4071e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4071e6:	d1ca      	bne.n	40717e <__aeabi_fdiv+0xba>
  4071e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4071ec:	f47f af5c 	bne.w	4070a8 <__aeabi_fmul+0x14c>
  4071f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4071f4:	f47f af3c 	bne.w	407070 <__aeabi_fmul+0x114>
  4071f8:	e75f      	b.n	4070ba <__aeabi_fmul+0x15e>
  4071fa:	bf00      	nop

004071fc <__gesf2>:
  4071fc:	f04f 3cff 	mov.w	ip, #4294967295
  407200:	e006      	b.n	407210 <__cmpsf2+0x4>
  407202:	bf00      	nop

00407204 <__lesf2>:
  407204:	f04f 0c01 	mov.w	ip, #1
  407208:	e002      	b.n	407210 <__cmpsf2+0x4>
  40720a:	bf00      	nop

0040720c <__cmpsf2>:
  40720c:	f04f 0c01 	mov.w	ip, #1
  407210:	f84d cd04 	str.w	ip, [sp, #-4]!
  407214:	ea4f 0240 	mov.w	r2, r0, lsl #1
  407218:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40721c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  407220:	bf18      	it	ne
  407222:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  407226:	d011      	beq.n	40724c <__cmpsf2+0x40>
  407228:	b001      	add	sp, #4
  40722a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40722e:	bf18      	it	ne
  407230:	ea90 0f01 	teqne	r0, r1
  407234:	bf58      	it	pl
  407236:	ebb2 0003 	subspl.w	r0, r2, r3
  40723a:	bf88      	it	hi
  40723c:	17c8      	asrhi	r0, r1, #31
  40723e:	bf38      	it	cc
  407240:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  407244:	bf18      	it	ne
  407246:	f040 0001 	orrne.w	r0, r0, #1
  40724a:	4770      	bx	lr
  40724c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  407250:	d102      	bne.n	407258 <__cmpsf2+0x4c>
  407252:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  407256:	d105      	bne.n	407264 <__cmpsf2+0x58>
  407258:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40725c:	d1e4      	bne.n	407228 <__cmpsf2+0x1c>
  40725e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  407262:	d0e1      	beq.n	407228 <__cmpsf2+0x1c>
  407264:	f85d 0b04 	ldr.w	r0, [sp], #4
  407268:	4770      	bx	lr
  40726a:	bf00      	nop

0040726c <__aeabi_cfrcmple>:
  40726c:	4684      	mov	ip, r0
  40726e:	4608      	mov	r0, r1
  407270:	4661      	mov	r1, ip
  407272:	e7ff      	b.n	407274 <__aeabi_cfcmpeq>

00407274 <__aeabi_cfcmpeq>:
  407274:	b50f      	push	{r0, r1, r2, r3, lr}
  407276:	f7ff ffc9 	bl	40720c <__cmpsf2>
  40727a:	2800      	cmp	r0, #0
  40727c:	bf48      	it	mi
  40727e:	f110 0f00 	cmnmi.w	r0, #0
  407282:	bd0f      	pop	{r0, r1, r2, r3, pc}

00407284 <__aeabi_fcmpeq>:
  407284:	f84d ed08 	str.w	lr, [sp, #-8]!
  407288:	f7ff fff4 	bl	407274 <__aeabi_cfcmpeq>
  40728c:	bf0c      	ite	eq
  40728e:	2001      	moveq	r0, #1
  407290:	2000      	movne	r0, #0
  407292:	f85d fb08 	ldr.w	pc, [sp], #8
  407296:	bf00      	nop

00407298 <__aeabi_fcmplt>:
  407298:	f84d ed08 	str.w	lr, [sp, #-8]!
  40729c:	f7ff ffea 	bl	407274 <__aeabi_cfcmpeq>
  4072a0:	bf34      	ite	cc
  4072a2:	2001      	movcc	r0, #1
  4072a4:	2000      	movcs	r0, #0
  4072a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4072aa:	bf00      	nop

004072ac <__aeabi_fcmple>:
  4072ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4072b0:	f7ff ffe0 	bl	407274 <__aeabi_cfcmpeq>
  4072b4:	bf94      	ite	ls
  4072b6:	2001      	movls	r0, #1
  4072b8:	2000      	movhi	r0, #0
  4072ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4072be:	bf00      	nop

004072c0 <__aeabi_fcmpge>:
  4072c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4072c4:	f7ff ffd2 	bl	40726c <__aeabi_cfrcmple>
  4072c8:	bf94      	ite	ls
  4072ca:	2001      	movls	r0, #1
  4072cc:	2000      	movhi	r0, #0
  4072ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4072d2:	bf00      	nop

004072d4 <__aeabi_fcmpgt>:
  4072d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4072d8:	f7ff ffc8 	bl	40726c <__aeabi_cfrcmple>
  4072dc:	bf34      	ite	cc
  4072de:	2001      	movcc	r0, #1
  4072e0:	2000      	movcs	r0, #0
  4072e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4072e6:	bf00      	nop

004072e8 <__aeabi_fcmpun>:
  4072e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4072ec:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4072f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4072f4:	d102      	bne.n	4072fc <__aeabi_fcmpun+0x14>
  4072f6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  4072fa:	d108      	bne.n	40730e <__aeabi_fcmpun+0x26>
  4072fc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  407300:	d102      	bne.n	407308 <__aeabi_fcmpun+0x20>
  407302:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  407306:	d102      	bne.n	40730e <__aeabi_fcmpun+0x26>
  407308:	f04f 0000 	mov.w	r0, #0
  40730c:	4770      	bx	lr
  40730e:	f04f 0001 	mov.w	r0, #1
  407312:	4770      	bx	lr

00407314 <__aeabi_f2iz>:
  407314:	ea4f 0240 	mov.w	r2, r0, lsl #1
  407318:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40731c:	d30f      	bcc.n	40733e <__aeabi_f2iz+0x2a>
  40731e:	f04f 039e 	mov.w	r3, #158	; 0x9e
  407322:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  407326:	d90d      	bls.n	407344 <__aeabi_f2iz+0x30>
  407328:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40732c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407330:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  407334:	fa23 f002 	lsr.w	r0, r3, r2
  407338:	bf18      	it	ne
  40733a:	4240      	negne	r0, r0
  40733c:	4770      	bx	lr
  40733e:	f04f 0000 	mov.w	r0, #0
  407342:	4770      	bx	lr
  407344:	f112 0f61 	cmn.w	r2, #97	; 0x61
  407348:	d101      	bne.n	40734e <__aeabi_f2iz+0x3a>
  40734a:	0242      	lsls	r2, r0, #9
  40734c:	d105      	bne.n	40735a <__aeabi_f2iz+0x46>
  40734e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  407352:	bf08      	it	eq
  407354:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407358:	4770      	bx	lr
  40735a:	f04f 0000 	mov.w	r0, #0
  40735e:	4770      	bx	lr

00407360 <__errno>:
  407360:	4b01      	ldr	r3, [pc, #4]	; (407368 <__errno+0x8>)
  407362:	6818      	ldr	r0, [r3, #0]
  407364:	4770      	bx	lr
  407366:	bf00      	nop
  407368:	2040000c 	.word	0x2040000c

0040736c <__libc_init_array>:
  40736c:	b570      	push	{r4, r5, r6, lr}
  40736e:	4e0f      	ldr	r6, [pc, #60]	; (4073ac <__libc_init_array+0x40>)
  407370:	4d0f      	ldr	r5, [pc, #60]	; (4073b0 <__libc_init_array+0x44>)
  407372:	1b76      	subs	r6, r6, r5
  407374:	10b6      	asrs	r6, r6, #2
  407376:	bf18      	it	ne
  407378:	2400      	movne	r4, #0
  40737a:	d005      	beq.n	407388 <__libc_init_array+0x1c>
  40737c:	3401      	adds	r4, #1
  40737e:	f855 3b04 	ldr.w	r3, [r5], #4
  407382:	4798      	blx	r3
  407384:	42a6      	cmp	r6, r4
  407386:	d1f9      	bne.n	40737c <__libc_init_array+0x10>
  407388:	4e0a      	ldr	r6, [pc, #40]	; (4073b4 <__libc_init_array+0x48>)
  40738a:	4d0b      	ldr	r5, [pc, #44]	; (4073b8 <__libc_init_array+0x4c>)
  40738c:	1b76      	subs	r6, r6, r5
  40738e:	f005 fb63 	bl	40ca58 <_init>
  407392:	10b6      	asrs	r6, r6, #2
  407394:	bf18      	it	ne
  407396:	2400      	movne	r4, #0
  407398:	d006      	beq.n	4073a8 <__libc_init_array+0x3c>
  40739a:	3401      	adds	r4, #1
  40739c:	f855 3b04 	ldr.w	r3, [r5], #4
  4073a0:	4798      	blx	r3
  4073a2:	42a6      	cmp	r6, r4
  4073a4:	d1f9      	bne.n	40739a <__libc_init_array+0x2e>
  4073a6:	bd70      	pop	{r4, r5, r6, pc}
  4073a8:	bd70      	pop	{r4, r5, r6, pc}
  4073aa:	bf00      	nop
  4073ac:	0040ca64 	.word	0x0040ca64
  4073b0:	0040ca64 	.word	0x0040ca64
  4073b4:	0040ca6c 	.word	0x0040ca6c
  4073b8:	0040ca64 	.word	0x0040ca64

004073bc <memset>:
  4073bc:	b470      	push	{r4, r5, r6}
  4073be:	0786      	lsls	r6, r0, #30
  4073c0:	d046      	beq.n	407450 <memset+0x94>
  4073c2:	1e54      	subs	r4, r2, #1
  4073c4:	2a00      	cmp	r2, #0
  4073c6:	d041      	beq.n	40744c <memset+0x90>
  4073c8:	b2ca      	uxtb	r2, r1
  4073ca:	4603      	mov	r3, r0
  4073cc:	e002      	b.n	4073d4 <memset+0x18>
  4073ce:	f114 34ff 	adds.w	r4, r4, #4294967295
  4073d2:	d33b      	bcc.n	40744c <memset+0x90>
  4073d4:	f803 2b01 	strb.w	r2, [r3], #1
  4073d8:	079d      	lsls	r5, r3, #30
  4073da:	d1f8      	bne.n	4073ce <memset+0x12>
  4073dc:	2c03      	cmp	r4, #3
  4073de:	d92e      	bls.n	40743e <memset+0x82>
  4073e0:	b2cd      	uxtb	r5, r1
  4073e2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4073e6:	2c0f      	cmp	r4, #15
  4073e8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4073ec:	d919      	bls.n	407422 <memset+0x66>
  4073ee:	f103 0210 	add.w	r2, r3, #16
  4073f2:	4626      	mov	r6, r4
  4073f4:	3e10      	subs	r6, #16
  4073f6:	2e0f      	cmp	r6, #15
  4073f8:	f842 5c10 	str.w	r5, [r2, #-16]
  4073fc:	f842 5c0c 	str.w	r5, [r2, #-12]
  407400:	f842 5c08 	str.w	r5, [r2, #-8]
  407404:	f842 5c04 	str.w	r5, [r2, #-4]
  407408:	f102 0210 	add.w	r2, r2, #16
  40740c:	d8f2      	bhi.n	4073f4 <memset+0x38>
  40740e:	f1a4 0210 	sub.w	r2, r4, #16
  407412:	f022 020f 	bic.w	r2, r2, #15
  407416:	f004 040f 	and.w	r4, r4, #15
  40741a:	3210      	adds	r2, #16
  40741c:	2c03      	cmp	r4, #3
  40741e:	4413      	add	r3, r2
  407420:	d90d      	bls.n	40743e <memset+0x82>
  407422:	461e      	mov	r6, r3
  407424:	4622      	mov	r2, r4
  407426:	3a04      	subs	r2, #4
  407428:	2a03      	cmp	r2, #3
  40742a:	f846 5b04 	str.w	r5, [r6], #4
  40742e:	d8fa      	bhi.n	407426 <memset+0x6a>
  407430:	1f22      	subs	r2, r4, #4
  407432:	f022 0203 	bic.w	r2, r2, #3
  407436:	3204      	adds	r2, #4
  407438:	4413      	add	r3, r2
  40743a:	f004 0403 	and.w	r4, r4, #3
  40743e:	b12c      	cbz	r4, 40744c <memset+0x90>
  407440:	b2c9      	uxtb	r1, r1
  407442:	441c      	add	r4, r3
  407444:	f803 1b01 	strb.w	r1, [r3], #1
  407448:	429c      	cmp	r4, r3
  40744a:	d1fb      	bne.n	407444 <memset+0x88>
  40744c:	bc70      	pop	{r4, r5, r6}
  40744e:	4770      	bx	lr
  407450:	4614      	mov	r4, r2
  407452:	4603      	mov	r3, r0
  407454:	e7c2      	b.n	4073dc <memset+0x20>
  407456:	bf00      	nop

00407458 <printf>:
  407458:	b40f      	push	{r0, r1, r2, r3}
  40745a:	b500      	push	{lr}
  40745c:	4907      	ldr	r1, [pc, #28]	; (40747c <printf+0x24>)
  40745e:	b083      	sub	sp, #12
  407460:	ab04      	add	r3, sp, #16
  407462:	6808      	ldr	r0, [r1, #0]
  407464:	f853 2b04 	ldr.w	r2, [r3], #4
  407468:	6881      	ldr	r1, [r0, #8]
  40746a:	9301      	str	r3, [sp, #4]
  40746c:	f000 f9b6 	bl	4077dc <_vfprintf_r>
  407470:	b003      	add	sp, #12
  407472:	f85d eb04 	ldr.w	lr, [sp], #4
  407476:	b004      	add	sp, #16
  407478:	4770      	bx	lr
  40747a:	bf00      	nop
  40747c:	2040000c 	.word	0x2040000c

00407480 <_puts_r>:
  407480:	b5f0      	push	{r4, r5, r6, r7, lr}
  407482:	4605      	mov	r5, r0
  407484:	b089      	sub	sp, #36	; 0x24
  407486:	4608      	mov	r0, r1
  407488:	460c      	mov	r4, r1
  40748a:	f000 f939 	bl	407700 <strlen>
  40748e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407490:	4f21      	ldr	r7, [pc, #132]	; (407518 <_puts_r+0x98>)
  407492:	9404      	str	r4, [sp, #16]
  407494:	2601      	movs	r6, #1
  407496:	1c44      	adds	r4, r0, #1
  407498:	a904      	add	r1, sp, #16
  40749a:	2202      	movs	r2, #2
  40749c:	9403      	str	r4, [sp, #12]
  40749e:	9005      	str	r0, [sp, #20]
  4074a0:	68ac      	ldr	r4, [r5, #8]
  4074a2:	9706      	str	r7, [sp, #24]
  4074a4:	9607      	str	r6, [sp, #28]
  4074a6:	9101      	str	r1, [sp, #4]
  4074a8:	9202      	str	r2, [sp, #8]
  4074aa:	b353      	cbz	r3, 407502 <_puts_r+0x82>
  4074ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4074ae:	f013 0f01 	tst.w	r3, #1
  4074b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4074b6:	b29a      	uxth	r2, r3
  4074b8:	d101      	bne.n	4074be <_puts_r+0x3e>
  4074ba:	0590      	lsls	r0, r2, #22
  4074bc:	d525      	bpl.n	40750a <_puts_r+0x8a>
  4074be:	0491      	lsls	r1, r2, #18
  4074c0:	d406      	bmi.n	4074d0 <_puts_r+0x50>
  4074c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4074c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4074c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4074cc:	81a3      	strh	r3, [r4, #12]
  4074ce:	6662      	str	r2, [r4, #100]	; 0x64
  4074d0:	4628      	mov	r0, r5
  4074d2:	aa01      	add	r2, sp, #4
  4074d4:	4621      	mov	r1, r4
  4074d6:	f002 ff21 	bl	40a31c <__sfvwrite_r>
  4074da:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4074dc:	2800      	cmp	r0, #0
  4074de:	bf0c      	ite	eq
  4074e0:	250a      	moveq	r5, #10
  4074e2:	f04f 35ff 	movne.w	r5, #4294967295
  4074e6:	07da      	lsls	r2, r3, #31
  4074e8:	d402      	bmi.n	4074f0 <_puts_r+0x70>
  4074ea:	89a3      	ldrh	r3, [r4, #12]
  4074ec:	059b      	lsls	r3, r3, #22
  4074ee:	d502      	bpl.n	4074f6 <_puts_r+0x76>
  4074f0:	4628      	mov	r0, r5
  4074f2:	b009      	add	sp, #36	; 0x24
  4074f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4074f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4074f8:	f003 f8c6 	bl	40a688 <__retarget_lock_release_recursive>
  4074fc:	4628      	mov	r0, r5
  4074fe:	b009      	add	sp, #36	; 0x24
  407500:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407502:	4628      	mov	r0, r5
  407504:	f002 fd82 	bl	40a00c <__sinit>
  407508:	e7d0      	b.n	4074ac <_puts_r+0x2c>
  40750a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40750c:	f003 f8ba 	bl	40a684 <__retarget_lock_acquire_recursive>
  407510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407514:	b29a      	uxth	r2, r3
  407516:	e7d2      	b.n	4074be <_puts_r+0x3e>
  407518:	0040c7cc 	.word	0x0040c7cc

0040751c <puts>:
  40751c:	4b02      	ldr	r3, [pc, #8]	; (407528 <puts+0xc>)
  40751e:	4601      	mov	r1, r0
  407520:	6818      	ldr	r0, [r3, #0]
  407522:	f7ff bfad 	b.w	407480 <_puts_r>
  407526:	bf00      	nop
  407528:	2040000c 	.word	0x2040000c

0040752c <setbuf>:
  40752c:	2900      	cmp	r1, #0
  40752e:	bf0c      	ite	eq
  407530:	2202      	moveq	r2, #2
  407532:	2200      	movne	r2, #0
  407534:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407538:	f000 b800 	b.w	40753c <setvbuf>

0040753c <setvbuf>:
  40753c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407540:	4c61      	ldr	r4, [pc, #388]	; (4076c8 <setvbuf+0x18c>)
  407542:	6825      	ldr	r5, [r4, #0]
  407544:	b083      	sub	sp, #12
  407546:	4604      	mov	r4, r0
  407548:	460f      	mov	r7, r1
  40754a:	4690      	mov	r8, r2
  40754c:	461e      	mov	r6, r3
  40754e:	b115      	cbz	r5, 407556 <setvbuf+0x1a>
  407550:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407552:	2b00      	cmp	r3, #0
  407554:	d064      	beq.n	407620 <setvbuf+0xe4>
  407556:	f1b8 0f02 	cmp.w	r8, #2
  40755a:	d006      	beq.n	40756a <setvbuf+0x2e>
  40755c:	f1b8 0f01 	cmp.w	r8, #1
  407560:	f200 809f 	bhi.w	4076a2 <setvbuf+0x166>
  407564:	2e00      	cmp	r6, #0
  407566:	f2c0 809c 	blt.w	4076a2 <setvbuf+0x166>
  40756a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40756c:	07d8      	lsls	r0, r3, #31
  40756e:	d534      	bpl.n	4075da <setvbuf+0x9e>
  407570:	4621      	mov	r1, r4
  407572:	4628      	mov	r0, r5
  407574:	f002 fcf2 	bl	409f5c <_fflush_r>
  407578:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40757a:	b141      	cbz	r1, 40758e <setvbuf+0x52>
  40757c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407580:	4299      	cmp	r1, r3
  407582:	d002      	beq.n	40758a <setvbuf+0x4e>
  407584:	4628      	mov	r0, r5
  407586:	f002 fde3 	bl	40a150 <_free_r>
  40758a:	2300      	movs	r3, #0
  40758c:	6323      	str	r3, [r4, #48]	; 0x30
  40758e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407592:	2200      	movs	r2, #0
  407594:	61a2      	str	r2, [r4, #24]
  407596:	6062      	str	r2, [r4, #4]
  407598:	061a      	lsls	r2, r3, #24
  40759a:	d43a      	bmi.n	407612 <setvbuf+0xd6>
  40759c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4075a0:	f023 0303 	bic.w	r3, r3, #3
  4075a4:	f1b8 0f02 	cmp.w	r8, #2
  4075a8:	81a3      	strh	r3, [r4, #12]
  4075aa:	d01d      	beq.n	4075e8 <setvbuf+0xac>
  4075ac:	ab01      	add	r3, sp, #4
  4075ae:	466a      	mov	r2, sp
  4075b0:	4621      	mov	r1, r4
  4075b2:	4628      	mov	r0, r5
  4075b4:	f003 f86a 	bl	40a68c <__swhatbuf_r>
  4075b8:	89a3      	ldrh	r3, [r4, #12]
  4075ba:	4318      	orrs	r0, r3
  4075bc:	81a0      	strh	r0, [r4, #12]
  4075be:	2e00      	cmp	r6, #0
  4075c0:	d132      	bne.n	407628 <setvbuf+0xec>
  4075c2:	9e00      	ldr	r6, [sp, #0]
  4075c4:	4630      	mov	r0, r6
  4075c6:	f003 f8d9 	bl	40a77c <malloc>
  4075ca:	4607      	mov	r7, r0
  4075cc:	2800      	cmp	r0, #0
  4075ce:	d06b      	beq.n	4076a8 <setvbuf+0x16c>
  4075d0:	89a3      	ldrh	r3, [r4, #12]
  4075d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4075d6:	81a3      	strh	r3, [r4, #12]
  4075d8:	e028      	b.n	40762c <setvbuf+0xf0>
  4075da:	89a3      	ldrh	r3, [r4, #12]
  4075dc:	0599      	lsls	r1, r3, #22
  4075de:	d4c7      	bmi.n	407570 <setvbuf+0x34>
  4075e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4075e2:	f003 f84f 	bl	40a684 <__retarget_lock_acquire_recursive>
  4075e6:	e7c3      	b.n	407570 <setvbuf+0x34>
  4075e8:	2500      	movs	r5, #0
  4075ea:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4075ec:	2600      	movs	r6, #0
  4075ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4075f2:	f043 0302 	orr.w	r3, r3, #2
  4075f6:	2001      	movs	r0, #1
  4075f8:	60a6      	str	r6, [r4, #8]
  4075fa:	07ce      	lsls	r6, r1, #31
  4075fc:	81a3      	strh	r3, [r4, #12]
  4075fe:	6022      	str	r2, [r4, #0]
  407600:	6122      	str	r2, [r4, #16]
  407602:	6160      	str	r0, [r4, #20]
  407604:	d401      	bmi.n	40760a <setvbuf+0xce>
  407606:	0598      	lsls	r0, r3, #22
  407608:	d53e      	bpl.n	407688 <setvbuf+0x14c>
  40760a:	4628      	mov	r0, r5
  40760c:	b003      	add	sp, #12
  40760e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407612:	6921      	ldr	r1, [r4, #16]
  407614:	4628      	mov	r0, r5
  407616:	f002 fd9b 	bl	40a150 <_free_r>
  40761a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40761e:	e7bd      	b.n	40759c <setvbuf+0x60>
  407620:	4628      	mov	r0, r5
  407622:	f002 fcf3 	bl	40a00c <__sinit>
  407626:	e796      	b.n	407556 <setvbuf+0x1a>
  407628:	2f00      	cmp	r7, #0
  40762a:	d0cb      	beq.n	4075c4 <setvbuf+0x88>
  40762c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40762e:	2b00      	cmp	r3, #0
  407630:	d033      	beq.n	40769a <setvbuf+0x15e>
  407632:	9b00      	ldr	r3, [sp, #0]
  407634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407638:	6027      	str	r7, [r4, #0]
  40763a:	429e      	cmp	r6, r3
  40763c:	bf1c      	itt	ne
  40763e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  407642:	81a2      	strhne	r2, [r4, #12]
  407644:	f1b8 0f01 	cmp.w	r8, #1
  407648:	bf04      	itt	eq
  40764a:	f042 0201 	orreq.w	r2, r2, #1
  40764e:	81a2      	strheq	r2, [r4, #12]
  407650:	b292      	uxth	r2, r2
  407652:	f012 0308 	ands.w	r3, r2, #8
  407656:	6127      	str	r7, [r4, #16]
  407658:	6166      	str	r6, [r4, #20]
  40765a:	d00e      	beq.n	40767a <setvbuf+0x13e>
  40765c:	07d1      	lsls	r1, r2, #31
  40765e:	d51a      	bpl.n	407696 <setvbuf+0x15a>
  407660:	6e65      	ldr	r5, [r4, #100]	; 0x64
  407662:	4276      	negs	r6, r6
  407664:	2300      	movs	r3, #0
  407666:	f015 0501 	ands.w	r5, r5, #1
  40766a:	61a6      	str	r6, [r4, #24]
  40766c:	60a3      	str	r3, [r4, #8]
  40766e:	d009      	beq.n	407684 <setvbuf+0x148>
  407670:	2500      	movs	r5, #0
  407672:	4628      	mov	r0, r5
  407674:	b003      	add	sp, #12
  407676:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40767a:	60a3      	str	r3, [r4, #8]
  40767c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40767e:	f015 0501 	ands.w	r5, r5, #1
  407682:	d1f5      	bne.n	407670 <setvbuf+0x134>
  407684:	0593      	lsls	r3, r2, #22
  407686:	d4c0      	bmi.n	40760a <setvbuf+0xce>
  407688:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40768a:	f002 fffd 	bl	40a688 <__retarget_lock_release_recursive>
  40768e:	4628      	mov	r0, r5
  407690:	b003      	add	sp, #12
  407692:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407696:	60a6      	str	r6, [r4, #8]
  407698:	e7f0      	b.n	40767c <setvbuf+0x140>
  40769a:	4628      	mov	r0, r5
  40769c:	f002 fcb6 	bl	40a00c <__sinit>
  4076a0:	e7c7      	b.n	407632 <setvbuf+0xf6>
  4076a2:	f04f 35ff 	mov.w	r5, #4294967295
  4076a6:	e7b0      	b.n	40760a <setvbuf+0xce>
  4076a8:	f8dd 9000 	ldr.w	r9, [sp]
  4076ac:	45b1      	cmp	r9, r6
  4076ae:	d004      	beq.n	4076ba <setvbuf+0x17e>
  4076b0:	4648      	mov	r0, r9
  4076b2:	f003 f863 	bl	40a77c <malloc>
  4076b6:	4607      	mov	r7, r0
  4076b8:	b920      	cbnz	r0, 4076c4 <setvbuf+0x188>
  4076ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4076be:	f04f 35ff 	mov.w	r5, #4294967295
  4076c2:	e792      	b.n	4075ea <setvbuf+0xae>
  4076c4:	464e      	mov	r6, r9
  4076c6:	e783      	b.n	4075d0 <setvbuf+0x94>
  4076c8:	2040000c 	.word	0x2040000c
	...

00407700 <strlen>:
  407700:	f890 f000 	pld	[r0]
  407704:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407708:	f020 0107 	bic.w	r1, r0, #7
  40770c:	f06f 0c00 	mvn.w	ip, #0
  407710:	f010 0407 	ands.w	r4, r0, #7
  407714:	f891 f020 	pld	[r1, #32]
  407718:	f040 8049 	bne.w	4077ae <strlen+0xae>
  40771c:	f04f 0400 	mov.w	r4, #0
  407720:	f06f 0007 	mvn.w	r0, #7
  407724:	e9d1 2300 	ldrd	r2, r3, [r1]
  407728:	f891 f040 	pld	[r1, #64]	; 0x40
  40772c:	f100 0008 	add.w	r0, r0, #8
  407730:	fa82 f24c 	uadd8	r2, r2, ip
  407734:	faa4 f28c 	sel	r2, r4, ip
  407738:	fa83 f34c 	uadd8	r3, r3, ip
  40773c:	faa2 f38c 	sel	r3, r2, ip
  407740:	bb4b      	cbnz	r3, 407796 <strlen+0x96>
  407742:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407746:	fa82 f24c 	uadd8	r2, r2, ip
  40774a:	f100 0008 	add.w	r0, r0, #8
  40774e:	faa4 f28c 	sel	r2, r4, ip
  407752:	fa83 f34c 	uadd8	r3, r3, ip
  407756:	faa2 f38c 	sel	r3, r2, ip
  40775a:	b9e3      	cbnz	r3, 407796 <strlen+0x96>
  40775c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407760:	fa82 f24c 	uadd8	r2, r2, ip
  407764:	f100 0008 	add.w	r0, r0, #8
  407768:	faa4 f28c 	sel	r2, r4, ip
  40776c:	fa83 f34c 	uadd8	r3, r3, ip
  407770:	faa2 f38c 	sel	r3, r2, ip
  407774:	b97b      	cbnz	r3, 407796 <strlen+0x96>
  407776:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40777a:	f101 0120 	add.w	r1, r1, #32
  40777e:	fa82 f24c 	uadd8	r2, r2, ip
  407782:	f100 0008 	add.w	r0, r0, #8
  407786:	faa4 f28c 	sel	r2, r4, ip
  40778a:	fa83 f34c 	uadd8	r3, r3, ip
  40778e:	faa2 f38c 	sel	r3, r2, ip
  407792:	2b00      	cmp	r3, #0
  407794:	d0c6      	beq.n	407724 <strlen+0x24>
  407796:	2a00      	cmp	r2, #0
  407798:	bf04      	itt	eq
  40779a:	3004      	addeq	r0, #4
  40779c:	461a      	moveq	r2, r3
  40779e:	ba12      	rev	r2, r2
  4077a0:	fab2 f282 	clz	r2, r2
  4077a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4077a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4077ac:	4770      	bx	lr
  4077ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4077b2:	f004 0503 	and.w	r5, r4, #3
  4077b6:	f1c4 0000 	rsb	r0, r4, #0
  4077ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4077be:	f014 0f04 	tst.w	r4, #4
  4077c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4077c6:	fa0c f505 	lsl.w	r5, ip, r5
  4077ca:	ea62 0205 	orn	r2, r2, r5
  4077ce:	bf1c      	itt	ne
  4077d0:	ea63 0305 	ornne	r3, r3, r5
  4077d4:	4662      	movne	r2, ip
  4077d6:	f04f 0400 	mov.w	r4, #0
  4077da:	e7a9      	b.n	407730 <strlen+0x30>

004077dc <_vfprintf_r>:
  4077dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4077e0:	b0c1      	sub	sp, #260	; 0x104
  4077e2:	461d      	mov	r5, r3
  4077e4:	468a      	mov	sl, r1
  4077e6:	4691      	mov	r9, r2
  4077e8:	4604      	mov	r4, r0
  4077ea:	9008      	str	r0, [sp, #32]
  4077ec:	f002 ff38 	bl	40a660 <_localeconv_r>
  4077f0:	6803      	ldr	r3, [r0, #0]
  4077f2:	9315      	str	r3, [sp, #84]	; 0x54
  4077f4:	4618      	mov	r0, r3
  4077f6:	f7ff ff83 	bl	407700 <strlen>
  4077fa:	950e      	str	r5, [sp, #56]	; 0x38
  4077fc:	9014      	str	r0, [sp, #80]	; 0x50
  4077fe:	b11c      	cbz	r4, 407808 <_vfprintf_r+0x2c>
  407800:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  407802:	2b00      	cmp	r3, #0
  407804:	f000 825f 	beq.w	407cc6 <_vfprintf_r+0x4ea>
  407808:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  40780c:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  407810:	f013 0f01 	tst.w	r3, #1
  407814:	b293      	uxth	r3, r2
  407816:	d102      	bne.n	40781e <_vfprintf_r+0x42>
  407818:	0599      	lsls	r1, r3, #22
  40781a:	f140 8275 	bpl.w	407d08 <_vfprintf_r+0x52c>
  40781e:	049f      	lsls	r7, r3, #18
  407820:	d40a      	bmi.n	407838 <_vfprintf_r+0x5c>
  407822:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  407826:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  40782a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40782e:	f8aa 300c 	strh.w	r3, [sl, #12]
  407832:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  407836:	b29b      	uxth	r3, r3
  407838:	071e      	lsls	r6, r3, #28
  40783a:	f140 8223 	bpl.w	407c84 <_vfprintf_r+0x4a8>
  40783e:	f8da 2010 	ldr.w	r2, [sl, #16]
  407842:	2a00      	cmp	r2, #0
  407844:	f000 821e 	beq.w	407c84 <_vfprintf_r+0x4a8>
  407848:	f003 021a 	and.w	r2, r3, #26
  40784c:	2a0a      	cmp	r2, #10
  40784e:	f000 823e 	beq.w	407cce <_vfprintf_r+0x4f2>
  407852:	2300      	movs	r3, #0
  407854:	4618      	mov	r0, r3
  407856:	9311      	str	r3, [sp, #68]	; 0x44
  407858:	9313      	str	r3, [sp, #76]	; 0x4c
  40785a:	9312      	str	r3, [sp, #72]	; 0x48
  40785c:	9325      	str	r3, [sp, #148]	; 0x94
  40785e:	9324      	str	r3, [sp, #144]	; 0x90
  407860:	9318      	str	r3, [sp, #96]	; 0x60
  407862:	9319      	str	r3, [sp, #100]	; 0x64
  407864:	930b      	str	r3, [sp, #44]	; 0x2c
  407866:	ab30      	add	r3, sp, #192	; 0xc0
  407868:	9323      	str	r3, [sp, #140]	; 0x8c
  40786a:	4698      	mov	r8, r3
  40786c:	9016      	str	r0, [sp, #88]	; 0x58
  40786e:	9017      	str	r0, [sp, #92]	; 0x5c
  407870:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  407874:	f899 3000 	ldrb.w	r3, [r9]
  407878:	464c      	mov	r4, r9
  40787a:	b1eb      	cbz	r3, 4078b8 <_vfprintf_r+0xdc>
  40787c:	2b25      	cmp	r3, #37	; 0x25
  40787e:	d102      	bne.n	407886 <_vfprintf_r+0xaa>
  407880:	e01a      	b.n	4078b8 <_vfprintf_r+0xdc>
  407882:	2b25      	cmp	r3, #37	; 0x25
  407884:	d003      	beq.n	40788e <_vfprintf_r+0xb2>
  407886:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40788a:	2b00      	cmp	r3, #0
  40788c:	d1f9      	bne.n	407882 <_vfprintf_r+0xa6>
  40788e:	eba4 0509 	sub.w	r5, r4, r9
  407892:	b18d      	cbz	r5, 4078b8 <_vfprintf_r+0xdc>
  407894:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407896:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407898:	f8c8 9000 	str.w	r9, [r8]
  40789c:	3301      	adds	r3, #1
  40789e:	442a      	add	r2, r5
  4078a0:	2b07      	cmp	r3, #7
  4078a2:	f8c8 5004 	str.w	r5, [r8, #4]
  4078a6:	9225      	str	r2, [sp, #148]	; 0x94
  4078a8:	9324      	str	r3, [sp, #144]	; 0x90
  4078aa:	f300 8201 	bgt.w	407cb0 <_vfprintf_r+0x4d4>
  4078ae:	f108 0808 	add.w	r8, r8, #8
  4078b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4078b4:	442b      	add	r3, r5
  4078b6:	930b      	str	r3, [sp, #44]	; 0x2c
  4078b8:	7823      	ldrb	r3, [r4, #0]
  4078ba:	2b00      	cmp	r3, #0
  4078bc:	f000 83f0 	beq.w	4080a0 <_vfprintf_r+0x8c4>
  4078c0:	2300      	movs	r3, #0
  4078c2:	461a      	mov	r2, r3
  4078c4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4078c8:	4619      	mov	r1, r3
  4078ca:	930c      	str	r3, [sp, #48]	; 0x30
  4078cc:	469b      	mov	fp, r3
  4078ce:	7866      	ldrb	r6, [r4, #1]
  4078d0:	f04f 33ff 	mov.w	r3, #4294967295
  4078d4:	f104 0901 	add.w	r9, r4, #1
  4078d8:	9309      	str	r3, [sp, #36]	; 0x24
  4078da:	f109 0901 	add.w	r9, r9, #1
  4078de:	f1a6 0320 	sub.w	r3, r6, #32
  4078e2:	2b58      	cmp	r3, #88	; 0x58
  4078e4:	f200 83bf 	bhi.w	408066 <_vfprintf_r+0x88a>
  4078e8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4078ec:	03bd02e0 	.word	0x03bd02e0
  4078f0:	034f03bd 	.word	0x034f03bd
  4078f4:	03bd03bd 	.word	0x03bd03bd
  4078f8:	03bd03bd 	.word	0x03bd03bd
  4078fc:	03bd03bd 	.word	0x03bd03bd
  407900:	03080354 	.word	0x03080354
  407904:	021a03bd 	.word	0x021a03bd
  407908:	03bd02e8 	.word	0x03bd02e8
  40790c:	033a0303 	.word	0x033a0303
  407910:	033a033a 	.word	0x033a033a
  407914:	033a033a 	.word	0x033a033a
  407918:	033a033a 	.word	0x033a033a
  40791c:	033a033a 	.word	0x033a033a
  407920:	03bd03bd 	.word	0x03bd03bd
  407924:	03bd03bd 	.word	0x03bd03bd
  407928:	03bd03bd 	.word	0x03bd03bd
  40792c:	03bd03bd 	.word	0x03bd03bd
  407930:	03bd03bd 	.word	0x03bd03bd
  407934:	03620349 	.word	0x03620349
  407938:	036203bd 	.word	0x036203bd
  40793c:	03bd03bd 	.word	0x03bd03bd
  407940:	03bd03bd 	.word	0x03bd03bd
  407944:	03bd03a2 	.word	0x03bd03a2
  407948:	006f03bd 	.word	0x006f03bd
  40794c:	03bd03bd 	.word	0x03bd03bd
  407950:	03bd03bd 	.word	0x03bd03bd
  407954:	005903bd 	.word	0x005903bd
  407958:	03bd03bd 	.word	0x03bd03bd
  40795c:	03bd031e 	.word	0x03bd031e
  407960:	03bd03bd 	.word	0x03bd03bd
  407964:	03bd03bd 	.word	0x03bd03bd
  407968:	03bd03bd 	.word	0x03bd03bd
  40796c:	03bd03bd 	.word	0x03bd03bd
  407970:	032403bd 	.word	0x032403bd
  407974:	03620273 	.word	0x03620273
  407978:	03620362 	.word	0x03620362
  40797c:	027302b7 	.word	0x027302b7
  407980:	03bd03bd 	.word	0x03bd03bd
  407984:	03bd02bc 	.word	0x03bd02bc
  407988:	007102c9 	.word	0x007102c9
  40798c:	0247030d 	.word	0x0247030d
  407990:	025203bd 	.word	0x025203bd
  407994:	005b03bd 	.word	0x005b03bd
  407998:	03bd03bd 	.word	0x03bd03bd
  40799c:	021f      	.short	0x021f
  40799e:	f04b 0b10 	orr.w	fp, fp, #16
  4079a2:	f01b 0f20 	tst.w	fp, #32
  4079a6:	f040 8353 	bne.w	408050 <_vfprintf_r+0x874>
  4079aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4079ac:	f01b 0f10 	tst.w	fp, #16
  4079b0:	4613      	mov	r3, r2
  4079b2:	f040 85b4 	bne.w	40851e <_vfprintf_r+0xd42>
  4079b6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4079ba:	f000 85b0 	beq.w	40851e <_vfprintf_r+0xd42>
  4079be:	8814      	ldrh	r4, [r2, #0]
  4079c0:	3204      	adds	r2, #4
  4079c2:	2500      	movs	r5, #0
  4079c4:	2301      	movs	r3, #1
  4079c6:	920e      	str	r2, [sp, #56]	; 0x38
  4079c8:	e014      	b.n	4079f4 <_vfprintf_r+0x218>
  4079ca:	f04b 0b10 	orr.w	fp, fp, #16
  4079ce:	f01b 0320 	ands.w	r3, fp, #32
  4079d2:	f040 8332 	bne.w	40803a <_vfprintf_r+0x85e>
  4079d6:	f01b 0210 	ands.w	r2, fp, #16
  4079da:	f040 8589 	bne.w	4084f0 <_vfprintf_r+0xd14>
  4079de:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4079e2:	f000 8585 	beq.w	4084f0 <_vfprintf_r+0xd14>
  4079e6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4079e8:	4613      	mov	r3, r2
  4079ea:	460a      	mov	r2, r1
  4079ec:	3204      	adds	r2, #4
  4079ee:	880c      	ldrh	r4, [r1, #0]
  4079f0:	920e      	str	r2, [sp, #56]	; 0x38
  4079f2:	2500      	movs	r5, #0
  4079f4:	f04f 0a00 	mov.w	sl, #0
  4079f8:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4079fc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4079fe:	1c4a      	adds	r2, r1, #1
  407a00:	f000 820b 	beq.w	407e1a <_vfprintf_r+0x63e>
  407a04:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  407a08:	9206      	str	r2, [sp, #24]
  407a0a:	ea54 0205 	orrs.w	r2, r4, r5
  407a0e:	f040 820a 	bne.w	407e26 <_vfprintf_r+0x64a>
  407a12:	2900      	cmp	r1, #0
  407a14:	f040 846f 	bne.w	4082f6 <_vfprintf_r+0xb1a>
  407a18:	2b00      	cmp	r3, #0
  407a1a:	f040 852d 	bne.w	408478 <_vfprintf_r+0xc9c>
  407a1e:	f01b 0301 	ands.w	r3, fp, #1
  407a22:	930d      	str	r3, [sp, #52]	; 0x34
  407a24:	f000 8668 	beq.w	4086f8 <_vfprintf_r+0xf1c>
  407a28:	af40      	add	r7, sp, #256	; 0x100
  407a2a:	2330      	movs	r3, #48	; 0x30
  407a2c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  407a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407a32:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407a34:	4293      	cmp	r3, r2
  407a36:	bfb8      	it	lt
  407a38:	4613      	movlt	r3, r2
  407a3a:	9307      	str	r3, [sp, #28]
  407a3c:	2300      	movs	r3, #0
  407a3e:	9310      	str	r3, [sp, #64]	; 0x40
  407a40:	f1ba 0f00 	cmp.w	sl, #0
  407a44:	d002      	beq.n	407a4c <_vfprintf_r+0x270>
  407a46:	9b07      	ldr	r3, [sp, #28]
  407a48:	3301      	adds	r3, #1
  407a4a:	9307      	str	r3, [sp, #28]
  407a4c:	9b06      	ldr	r3, [sp, #24]
  407a4e:	f013 0302 	ands.w	r3, r3, #2
  407a52:	930f      	str	r3, [sp, #60]	; 0x3c
  407a54:	d002      	beq.n	407a5c <_vfprintf_r+0x280>
  407a56:	9b07      	ldr	r3, [sp, #28]
  407a58:	3302      	adds	r3, #2
  407a5a:	9307      	str	r3, [sp, #28]
  407a5c:	9b06      	ldr	r3, [sp, #24]
  407a5e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  407a62:	f040 831b 	bne.w	40809c <_vfprintf_r+0x8c0>
  407a66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407a68:	9a07      	ldr	r2, [sp, #28]
  407a6a:	eba3 0b02 	sub.w	fp, r3, r2
  407a6e:	f1bb 0f00 	cmp.w	fp, #0
  407a72:	f340 8313 	ble.w	40809c <_vfprintf_r+0x8c0>
  407a76:	f1bb 0f10 	cmp.w	fp, #16
  407a7a:	9925      	ldr	r1, [sp, #148]	; 0x94
  407a7c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407a7e:	dd28      	ble.n	407ad2 <_vfprintf_r+0x2f6>
  407a80:	4643      	mov	r3, r8
  407a82:	2410      	movs	r4, #16
  407a84:	46a8      	mov	r8, r5
  407a86:	f8dd a020 	ldr.w	sl, [sp, #32]
  407a8a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407a8c:	e006      	b.n	407a9c <_vfprintf_r+0x2c0>
  407a8e:	f1ab 0b10 	sub.w	fp, fp, #16
  407a92:	f1bb 0f10 	cmp.w	fp, #16
  407a96:	f103 0308 	add.w	r3, r3, #8
  407a9a:	dd18      	ble.n	407ace <_vfprintf_r+0x2f2>
  407a9c:	3201      	adds	r2, #1
  407a9e:	48b9      	ldr	r0, [pc, #740]	; (407d84 <_vfprintf_r+0x5a8>)
  407aa0:	9224      	str	r2, [sp, #144]	; 0x90
  407aa2:	3110      	adds	r1, #16
  407aa4:	2a07      	cmp	r2, #7
  407aa6:	9125      	str	r1, [sp, #148]	; 0x94
  407aa8:	e883 0011 	stmia.w	r3, {r0, r4}
  407aac:	ddef      	ble.n	407a8e <_vfprintf_r+0x2b2>
  407aae:	aa23      	add	r2, sp, #140	; 0x8c
  407ab0:	4629      	mov	r1, r5
  407ab2:	4650      	mov	r0, sl
  407ab4:	f003 ffac 	bl	40ba10 <__sprint_r>
  407ab8:	2800      	cmp	r0, #0
  407aba:	f040 836a 	bne.w	408192 <_vfprintf_r+0x9b6>
  407abe:	f1ab 0b10 	sub.w	fp, fp, #16
  407ac2:	f1bb 0f10 	cmp.w	fp, #16
  407ac6:	9925      	ldr	r1, [sp, #148]	; 0x94
  407ac8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407aca:	ab30      	add	r3, sp, #192	; 0xc0
  407acc:	dce6      	bgt.n	407a9c <_vfprintf_r+0x2c0>
  407ace:	4645      	mov	r5, r8
  407ad0:	4698      	mov	r8, r3
  407ad2:	3201      	adds	r2, #1
  407ad4:	4bab      	ldr	r3, [pc, #684]	; (407d84 <_vfprintf_r+0x5a8>)
  407ad6:	9224      	str	r2, [sp, #144]	; 0x90
  407ad8:	eb0b 0401 	add.w	r4, fp, r1
  407adc:	2a07      	cmp	r2, #7
  407ade:	9425      	str	r4, [sp, #148]	; 0x94
  407ae0:	e888 0808 	stmia.w	r8, {r3, fp}
  407ae4:	f300 84cd 	bgt.w	408482 <_vfprintf_r+0xca6>
  407ae8:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407aec:	f108 0808 	add.w	r8, r8, #8
  407af0:	f1ba 0f00 	cmp.w	sl, #0
  407af4:	d00e      	beq.n	407b14 <_vfprintf_r+0x338>
  407af6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407af8:	3301      	adds	r3, #1
  407afa:	3401      	adds	r4, #1
  407afc:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  407b00:	2201      	movs	r2, #1
  407b02:	2b07      	cmp	r3, #7
  407b04:	9425      	str	r4, [sp, #148]	; 0x94
  407b06:	9324      	str	r3, [sp, #144]	; 0x90
  407b08:	e888 0006 	stmia.w	r8, {r1, r2}
  407b0c:	f300 840a 	bgt.w	408324 <_vfprintf_r+0xb48>
  407b10:	f108 0808 	add.w	r8, r8, #8
  407b14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407b16:	b16b      	cbz	r3, 407b34 <_vfprintf_r+0x358>
  407b18:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b1a:	3301      	adds	r3, #1
  407b1c:	3402      	adds	r4, #2
  407b1e:	a91c      	add	r1, sp, #112	; 0x70
  407b20:	2202      	movs	r2, #2
  407b22:	2b07      	cmp	r3, #7
  407b24:	9425      	str	r4, [sp, #148]	; 0x94
  407b26:	9324      	str	r3, [sp, #144]	; 0x90
  407b28:	e888 0006 	stmia.w	r8, {r1, r2}
  407b2c:	f300 8406 	bgt.w	40833c <_vfprintf_r+0xb60>
  407b30:	f108 0808 	add.w	r8, r8, #8
  407b34:	2d80      	cmp	r5, #128	; 0x80
  407b36:	f000 832e 	beq.w	408196 <_vfprintf_r+0x9ba>
  407b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407b3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407b3e:	eba3 0a02 	sub.w	sl, r3, r2
  407b42:	f1ba 0f00 	cmp.w	sl, #0
  407b46:	dd3b      	ble.n	407bc0 <_vfprintf_r+0x3e4>
  407b48:	f1ba 0f10 	cmp.w	sl, #16
  407b4c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b4e:	4d8e      	ldr	r5, [pc, #568]	; (407d88 <_vfprintf_r+0x5ac>)
  407b50:	dd2b      	ble.n	407baa <_vfprintf_r+0x3ce>
  407b52:	4642      	mov	r2, r8
  407b54:	4621      	mov	r1, r4
  407b56:	46b0      	mov	r8, r6
  407b58:	f04f 0b10 	mov.w	fp, #16
  407b5c:	462e      	mov	r6, r5
  407b5e:	9c08      	ldr	r4, [sp, #32]
  407b60:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407b62:	e006      	b.n	407b72 <_vfprintf_r+0x396>
  407b64:	f1aa 0a10 	sub.w	sl, sl, #16
  407b68:	f1ba 0f10 	cmp.w	sl, #16
  407b6c:	f102 0208 	add.w	r2, r2, #8
  407b70:	dd17      	ble.n	407ba2 <_vfprintf_r+0x3c6>
  407b72:	3301      	adds	r3, #1
  407b74:	3110      	adds	r1, #16
  407b76:	2b07      	cmp	r3, #7
  407b78:	9125      	str	r1, [sp, #148]	; 0x94
  407b7a:	9324      	str	r3, [sp, #144]	; 0x90
  407b7c:	e882 0840 	stmia.w	r2, {r6, fp}
  407b80:	ddf0      	ble.n	407b64 <_vfprintf_r+0x388>
  407b82:	aa23      	add	r2, sp, #140	; 0x8c
  407b84:	4629      	mov	r1, r5
  407b86:	4620      	mov	r0, r4
  407b88:	f003 ff42 	bl	40ba10 <__sprint_r>
  407b8c:	2800      	cmp	r0, #0
  407b8e:	f040 8300 	bne.w	408192 <_vfprintf_r+0x9b6>
  407b92:	f1aa 0a10 	sub.w	sl, sl, #16
  407b96:	f1ba 0f10 	cmp.w	sl, #16
  407b9a:	9925      	ldr	r1, [sp, #148]	; 0x94
  407b9c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b9e:	aa30      	add	r2, sp, #192	; 0xc0
  407ba0:	dce7      	bgt.n	407b72 <_vfprintf_r+0x396>
  407ba2:	4635      	mov	r5, r6
  407ba4:	460c      	mov	r4, r1
  407ba6:	4646      	mov	r6, r8
  407ba8:	4690      	mov	r8, r2
  407baa:	3301      	adds	r3, #1
  407bac:	4454      	add	r4, sl
  407bae:	2b07      	cmp	r3, #7
  407bb0:	9425      	str	r4, [sp, #148]	; 0x94
  407bb2:	9324      	str	r3, [sp, #144]	; 0x90
  407bb4:	e888 0420 	stmia.w	r8, {r5, sl}
  407bb8:	f300 83a9 	bgt.w	40830e <_vfprintf_r+0xb32>
  407bbc:	f108 0808 	add.w	r8, r8, #8
  407bc0:	9b06      	ldr	r3, [sp, #24]
  407bc2:	05db      	lsls	r3, r3, #23
  407bc4:	f100 8285 	bmi.w	4080d2 <_vfprintf_r+0x8f6>
  407bc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bca:	990d      	ldr	r1, [sp, #52]	; 0x34
  407bcc:	f8c8 7000 	str.w	r7, [r8]
  407bd0:	3301      	adds	r3, #1
  407bd2:	440c      	add	r4, r1
  407bd4:	2b07      	cmp	r3, #7
  407bd6:	9425      	str	r4, [sp, #148]	; 0x94
  407bd8:	f8c8 1004 	str.w	r1, [r8, #4]
  407bdc:	9324      	str	r3, [sp, #144]	; 0x90
  407bde:	f300 8375 	bgt.w	4082cc <_vfprintf_r+0xaf0>
  407be2:	f108 0808 	add.w	r8, r8, #8
  407be6:	9b06      	ldr	r3, [sp, #24]
  407be8:	0759      	lsls	r1, r3, #29
  407bea:	d53b      	bpl.n	407c64 <_vfprintf_r+0x488>
  407bec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407bee:	9a07      	ldr	r2, [sp, #28]
  407bf0:	1a9d      	subs	r5, r3, r2
  407bf2:	2d00      	cmp	r5, #0
  407bf4:	dd36      	ble.n	407c64 <_vfprintf_r+0x488>
  407bf6:	2d10      	cmp	r5, #16
  407bf8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bfa:	dd21      	ble.n	407c40 <_vfprintf_r+0x464>
  407bfc:	2610      	movs	r6, #16
  407bfe:	9f08      	ldr	r7, [sp, #32]
  407c00:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  407c04:	e004      	b.n	407c10 <_vfprintf_r+0x434>
  407c06:	3d10      	subs	r5, #16
  407c08:	2d10      	cmp	r5, #16
  407c0a:	f108 0808 	add.w	r8, r8, #8
  407c0e:	dd17      	ble.n	407c40 <_vfprintf_r+0x464>
  407c10:	3301      	adds	r3, #1
  407c12:	4a5c      	ldr	r2, [pc, #368]	; (407d84 <_vfprintf_r+0x5a8>)
  407c14:	9324      	str	r3, [sp, #144]	; 0x90
  407c16:	3410      	adds	r4, #16
  407c18:	2b07      	cmp	r3, #7
  407c1a:	9425      	str	r4, [sp, #148]	; 0x94
  407c1c:	e888 0044 	stmia.w	r8, {r2, r6}
  407c20:	ddf1      	ble.n	407c06 <_vfprintf_r+0x42a>
  407c22:	aa23      	add	r2, sp, #140	; 0x8c
  407c24:	4651      	mov	r1, sl
  407c26:	4638      	mov	r0, r7
  407c28:	f003 fef2 	bl	40ba10 <__sprint_r>
  407c2c:	2800      	cmp	r0, #0
  407c2e:	f040 823f 	bne.w	4080b0 <_vfprintf_r+0x8d4>
  407c32:	3d10      	subs	r5, #16
  407c34:	2d10      	cmp	r5, #16
  407c36:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407c38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407c3a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407c3e:	dce7      	bgt.n	407c10 <_vfprintf_r+0x434>
  407c40:	3301      	adds	r3, #1
  407c42:	4a50      	ldr	r2, [pc, #320]	; (407d84 <_vfprintf_r+0x5a8>)
  407c44:	9324      	str	r3, [sp, #144]	; 0x90
  407c46:	442c      	add	r4, r5
  407c48:	2b07      	cmp	r3, #7
  407c4a:	9425      	str	r4, [sp, #148]	; 0x94
  407c4c:	e888 0024 	stmia.w	r8, {r2, r5}
  407c50:	dd08      	ble.n	407c64 <_vfprintf_r+0x488>
  407c52:	aa23      	add	r2, sp, #140	; 0x8c
  407c54:	990a      	ldr	r1, [sp, #40]	; 0x28
  407c56:	9808      	ldr	r0, [sp, #32]
  407c58:	f003 feda 	bl	40ba10 <__sprint_r>
  407c5c:	2800      	cmp	r0, #0
  407c5e:	f040 8347 	bne.w	4082f0 <_vfprintf_r+0xb14>
  407c62:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407c64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407c66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407c68:	9907      	ldr	r1, [sp, #28]
  407c6a:	428a      	cmp	r2, r1
  407c6c:	bfac      	ite	ge
  407c6e:	189b      	addge	r3, r3, r2
  407c70:	185b      	addlt	r3, r3, r1
  407c72:	930b      	str	r3, [sp, #44]	; 0x2c
  407c74:	2c00      	cmp	r4, #0
  407c76:	f040 8333 	bne.w	4082e0 <_vfprintf_r+0xb04>
  407c7a:	2300      	movs	r3, #0
  407c7c:	9324      	str	r3, [sp, #144]	; 0x90
  407c7e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407c82:	e5f7      	b.n	407874 <_vfprintf_r+0x98>
  407c84:	4651      	mov	r1, sl
  407c86:	9808      	ldr	r0, [sp, #32]
  407c88:	f001 f896 	bl	408db8 <__swsetup_r>
  407c8c:	2800      	cmp	r0, #0
  407c8e:	d038      	beq.n	407d02 <_vfprintf_r+0x526>
  407c90:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  407c94:	07dd      	lsls	r5, r3, #31
  407c96:	d404      	bmi.n	407ca2 <_vfprintf_r+0x4c6>
  407c98:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  407c9c:	059c      	lsls	r4, r3, #22
  407c9e:	f140 85ca 	bpl.w	408836 <_vfprintf_r+0x105a>
  407ca2:	f04f 33ff 	mov.w	r3, #4294967295
  407ca6:	930b      	str	r3, [sp, #44]	; 0x2c
  407ca8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407caa:	b041      	add	sp, #260	; 0x104
  407cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407cb0:	aa23      	add	r2, sp, #140	; 0x8c
  407cb2:	990a      	ldr	r1, [sp, #40]	; 0x28
  407cb4:	9808      	ldr	r0, [sp, #32]
  407cb6:	f003 feab 	bl	40ba10 <__sprint_r>
  407cba:	2800      	cmp	r0, #0
  407cbc:	f040 8318 	bne.w	4082f0 <_vfprintf_r+0xb14>
  407cc0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407cc4:	e5f5      	b.n	4078b2 <_vfprintf_r+0xd6>
  407cc6:	9808      	ldr	r0, [sp, #32]
  407cc8:	f002 f9a0 	bl	40a00c <__sinit>
  407ccc:	e59c      	b.n	407808 <_vfprintf_r+0x2c>
  407cce:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  407cd2:	2a00      	cmp	r2, #0
  407cd4:	f6ff adbd 	blt.w	407852 <_vfprintf_r+0x76>
  407cd8:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  407cdc:	07d0      	lsls	r0, r2, #31
  407cde:	d405      	bmi.n	407cec <_vfprintf_r+0x510>
  407ce0:	0599      	lsls	r1, r3, #22
  407ce2:	d403      	bmi.n	407cec <_vfprintf_r+0x510>
  407ce4:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407ce8:	f002 fcce 	bl	40a688 <__retarget_lock_release_recursive>
  407cec:	462b      	mov	r3, r5
  407cee:	464a      	mov	r2, r9
  407cf0:	4651      	mov	r1, sl
  407cf2:	9808      	ldr	r0, [sp, #32]
  407cf4:	f001 f81e 	bl	408d34 <__sbprintf>
  407cf8:	900b      	str	r0, [sp, #44]	; 0x2c
  407cfa:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407cfc:	b041      	add	sp, #260	; 0x104
  407cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d02:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  407d06:	e59f      	b.n	407848 <_vfprintf_r+0x6c>
  407d08:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407d0c:	f002 fcba 	bl	40a684 <__retarget_lock_acquire_recursive>
  407d10:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  407d14:	b293      	uxth	r3, r2
  407d16:	e582      	b.n	40781e <_vfprintf_r+0x42>
  407d18:	980c      	ldr	r0, [sp, #48]	; 0x30
  407d1a:	930e      	str	r3, [sp, #56]	; 0x38
  407d1c:	4240      	negs	r0, r0
  407d1e:	900c      	str	r0, [sp, #48]	; 0x30
  407d20:	f04b 0b04 	orr.w	fp, fp, #4
  407d24:	f899 6000 	ldrb.w	r6, [r9]
  407d28:	e5d7      	b.n	4078da <_vfprintf_r+0xfe>
  407d2a:	2a00      	cmp	r2, #0
  407d2c:	f040 87df 	bne.w	408cee <_vfprintf_r+0x1512>
  407d30:	4b16      	ldr	r3, [pc, #88]	; (407d8c <_vfprintf_r+0x5b0>)
  407d32:	9318      	str	r3, [sp, #96]	; 0x60
  407d34:	f01b 0f20 	tst.w	fp, #32
  407d38:	f040 84b9 	bne.w	4086ae <_vfprintf_r+0xed2>
  407d3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407d3e:	f01b 0f10 	tst.w	fp, #16
  407d42:	4613      	mov	r3, r2
  407d44:	f040 83dc 	bne.w	408500 <_vfprintf_r+0xd24>
  407d48:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407d4c:	f000 83d8 	beq.w	408500 <_vfprintf_r+0xd24>
  407d50:	3304      	adds	r3, #4
  407d52:	8814      	ldrh	r4, [r2, #0]
  407d54:	930e      	str	r3, [sp, #56]	; 0x38
  407d56:	2500      	movs	r5, #0
  407d58:	f01b 0f01 	tst.w	fp, #1
  407d5c:	f000 8322 	beq.w	4083a4 <_vfprintf_r+0xbc8>
  407d60:	ea54 0305 	orrs.w	r3, r4, r5
  407d64:	f000 831e 	beq.w	4083a4 <_vfprintf_r+0xbc8>
  407d68:	2330      	movs	r3, #48	; 0x30
  407d6a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  407d6e:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407d72:	f04b 0b02 	orr.w	fp, fp, #2
  407d76:	2302      	movs	r3, #2
  407d78:	e63c      	b.n	4079f4 <_vfprintf_r+0x218>
  407d7a:	f04b 0b20 	orr.w	fp, fp, #32
  407d7e:	f899 6000 	ldrb.w	r6, [r9]
  407d82:	e5aa      	b.n	4078da <_vfprintf_r+0xfe>
  407d84:	0040c814 	.word	0x0040c814
  407d88:	0040c824 	.word	0x0040c824
  407d8c:	0040c7f4 	.word	0x0040c7f4
  407d90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407d92:	6817      	ldr	r7, [r2, #0]
  407d94:	2400      	movs	r4, #0
  407d96:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  407d9a:	1d15      	adds	r5, r2, #4
  407d9c:	2f00      	cmp	r7, #0
  407d9e:	f000 864e 	beq.w	408a3e <_vfprintf_r+0x1262>
  407da2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407da4:	1c53      	adds	r3, r2, #1
  407da6:	f000 85cc 	beq.w	408942 <_vfprintf_r+0x1166>
  407daa:	4621      	mov	r1, r4
  407dac:	4638      	mov	r0, r7
  407dae:	f002 ff9f 	bl	40acf0 <memchr>
  407db2:	2800      	cmp	r0, #0
  407db4:	f000 8697 	beq.w	408ae6 <_vfprintf_r+0x130a>
  407db8:	1bc3      	subs	r3, r0, r7
  407dba:	930d      	str	r3, [sp, #52]	; 0x34
  407dbc:	9409      	str	r4, [sp, #36]	; 0x24
  407dbe:	950e      	str	r5, [sp, #56]	; 0x38
  407dc0:	f8cd b018 	str.w	fp, [sp, #24]
  407dc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407dc8:	9307      	str	r3, [sp, #28]
  407dca:	9410      	str	r4, [sp, #64]	; 0x40
  407dcc:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407dd0:	e636      	b.n	407a40 <_vfprintf_r+0x264>
  407dd2:	2a00      	cmp	r2, #0
  407dd4:	f040 8796 	bne.w	408d04 <_vfprintf_r+0x1528>
  407dd8:	f01b 0f20 	tst.w	fp, #32
  407ddc:	f040 845a 	bne.w	408694 <_vfprintf_r+0xeb8>
  407de0:	f01b 0f10 	tst.w	fp, #16
  407de4:	f040 83a2 	bne.w	40852c <_vfprintf_r+0xd50>
  407de8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407dec:	f000 839e 	beq.w	40852c <_vfprintf_r+0xd50>
  407df0:	990e      	ldr	r1, [sp, #56]	; 0x38
  407df2:	f9b1 4000 	ldrsh.w	r4, [r1]
  407df6:	3104      	adds	r1, #4
  407df8:	17e5      	asrs	r5, r4, #31
  407dfa:	4622      	mov	r2, r4
  407dfc:	462b      	mov	r3, r5
  407dfe:	910e      	str	r1, [sp, #56]	; 0x38
  407e00:	2a00      	cmp	r2, #0
  407e02:	f173 0300 	sbcs.w	r3, r3, #0
  407e06:	f2c0 8487 	blt.w	408718 <_vfprintf_r+0xf3c>
  407e0a:	9909      	ldr	r1, [sp, #36]	; 0x24
  407e0c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407e10:	1c4a      	adds	r2, r1, #1
  407e12:	f04f 0301 	mov.w	r3, #1
  407e16:	f47f adf5 	bne.w	407a04 <_vfprintf_r+0x228>
  407e1a:	ea54 0205 	orrs.w	r2, r4, r5
  407e1e:	f000 826c 	beq.w	4082fa <_vfprintf_r+0xb1e>
  407e22:	f8cd b018 	str.w	fp, [sp, #24]
  407e26:	2b01      	cmp	r3, #1
  407e28:	f000 8308 	beq.w	40843c <_vfprintf_r+0xc60>
  407e2c:	2b02      	cmp	r3, #2
  407e2e:	f040 8295 	bne.w	40835c <_vfprintf_r+0xb80>
  407e32:	9818      	ldr	r0, [sp, #96]	; 0x60
  407e34:	af30      	add	r7, sp, #192	; 0xc0
  407e36:	0923      	lsrs	r3, r4, #4
  407e38:	f004 010f 	and.w	r1, r4, #15
  407e3c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407e40:	092a      	lsrs	r2, r5, #4
  407e42:	461c      	mov	r4, r3
  407e44:	4615      	mov	r5, r2
  407e46:	5c43      	ldrb	r3, [r0, r1]
  407e48:	f807 3d01 	strb.w	r3, [r7, #-1]!
  407e4c:	ea54 0305 	orrs.w	r3, r4, r5
  407e50:	d1f1      	bne.n	407e36 <_vfprintf_r+0x65a>
  407e52:	ab30      	add	r3, sp, #192	; 0xc0
  407e54:	1bdb      	subs	r3, r3, r7
  407e56:	930d      	str	r3, [sp, #52]	; 0x34
  407e58:	e5ea      	b.n	407a30 <_vfprintf_r+0x254>
  407e5a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  407e5e:	f899 6000 	ldrb.w	r6, [r9]
  407e62:	e53a      	b.n	4078da <_vfprintf_r+0xfe>
  407e64:	f899 6000 	ldrb.w	r6, [r9]
  407e68:	2e6c      	cmp	r6, #108	; 0x6c
  407e6a:	bf03      	ittte	eq
  407e6c:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  407e70:	f04b 0b20 	orreq.w	fp, fp, #32
  407e74:	f109 0901 	addeq.w	r9, r9, #1
  407e78:	f04b 0b10 	orrne.w	fp, fp, #16
  407e7c:	e52d      	b.n	4078da <_vfprintf_r+0xfe>
  407e7e:	2a00      	cmp	r2, #0
  407e80:	f040 874c 	bne.w	408d1c <_vfprintf_r+0x1540>
  407e84:	f01b 0f20 	tst.w	fp, #32
  407e88:	f040 853f 	bne.w	40890a <_vfprintf_r+0x112e>
  407e8c:	f01b 0f10 	tst.w	fp, #16
  407e90:	f040 80fc 	bne.w	40808c <_vfprintf_r+0x8b0>
  407e94:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407e98:	f000 80f8 	beq.w	40808c <_vfprintf_r+0x8b0>
  407e9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407e9e:	6813      	ldr	r3, [r2, #0]
  407ea0:	3204      	adds	r2, #4
  407ea2:	920e      	str	r2, [sp, #56]	; 0x38
  407ea4:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  407ea8:	801a      	strh	r2, [r3, #0]
  407eaa:	e4e3      	b.n	407874 <_vfprintf_r+0x98>
  407eac:	f899 6000 	ldrb.w	r6, [r9]
  407eb0:	2900      	cmp	r1, #0
  407eb2:	f47f ad12 	bne.w	4078da <_vfprintf_r+0xfe>
  407eb6:	2201      	movs	r2, #1
  407eb8:	2120      	movs	r1, #32
  407eba:	e50e      	b.n	4078da <_vfprintf_r+0xfe>
  407ebc:	f899 6000 	ldrb.w	r6, [r9]
  407ec0:	2e2a      	cmp	r6, #42	; 0x2a
  407ec2:	f109 0001 	add.w	r0, r9, #1
  407ec6:	f000 86f1 	beq.w	408cac <_vfprintf_r+0x14d0>
  407eca:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407ece:	2b09      	cmp	r3, #9
  407ed0:	4681      	mov	r9, r0
  407ed2:	bf98      	it	ls
  407ed4:	2000      	movls	r0, #0
  407ed6:	f200 863d 	bhi.w	408b54 <_vfprintf_r+0x1378>
  407eda:	f819 6b01 	ldrb.w	r6, [r9], #1
  407ede:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  407ee2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  407ee6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407eea:	2b09      	cmp	r3, #9
  407eec:	d9f5      	bls.n	407eda <_vfprintf_r+0x6fe>
  407eee:	9009      	str	r0, [sp, #36]	; 0x24
  407ef0:	e4f5      	b.n	4078de <_vfprintf_r+0x102>
  407ef2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  407ef6:	f899 6000 	ldrb.w	r6, [r9]
  407efa:	e4ee      	b.n	4078da <_vfprintf_r+0xfe>
  407efc:	f899 6000 	ldrb.w	r6, [r9]
  407f00:	2201      	movs	r2, #1
  407f02:	212b      	movs	r1, #43	; 0x2b
  407f04:	e4e9      	b.n	4078da <_vfprintf_r+0xfe>
  407f06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407f08:	4bae      	ldr	r3, [pc, #696]	; (4081c4 <_vfprintf_r+0x9e8>)
  407f0a:	6814      	ldr	r4, [r2, #0]
  407f0c:	9318      	str	r3, [sp, #96]	; 0x60
  407f0e:	2678      	movs	r6, #120	; 0x78
  407f10:	2330      	movs	r3, #48	; 0x30
  407f12:	3204      	adds	r2, #4
  407f14:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  407f18:	f04b 0b02 	orr.w	fp, fp, #2
  407f1c:	920e      	str	r2, [sp, #56]	; 0x38
  407f1e:	2500      	movs	r5, #0
  407f20:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407f24:	2302      	movs	r3, #2
  407f26:	e565      	b.n	4079f4 <_vfprintf_r+0x218>
  407f28:	2a00      	cmp	r2, #0
  407f2a:	f040 86e4 	bne.w	408cf6 <_vfprintf_r+0x151a>
  407f2e:	4ba6      	ldr	r3, [pc, #664]	; (4081c8 <_vfprintf_r+0x9ec>)
  407f30:	9318      	str	r3, [sp, #96]	; 0x60
  407f32:	e6ff      	b.n	407d34 <_vfprintf_r+0x558>
  407f34:	990e      	ldr	r1, [sp, #56]	; 0x38
  407f36:	f8cd b018 	str.w	fp, [sp, #24]
  407f3a:	680a      	ldr	r2, [r1, #0]
  407f3c:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  407f40:	2300      	movs	r3, #0
  407f42:	460a      	mov	r2, r1
  407f44:	469a      	mov	sl, r3
  407f46:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407f4a:	3204      	adds	r2, #4
  407f4c:	2301      	movs	r3, #1
  407f4e:	9307      	str	r3, [sp, #28]
  407f50:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  407f54:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  407f58:	920e      	str	r2, [sp, #56]	; 0x38
  407f5a:	930d      	str	r3, [sp, #52]	; 0x34
  407f5c:	af26      	add	r7, sp, #152	; 0x98
  407f5e:	e575      	b.n	407a4c <_vfprintf_r+0x270>
  407f60:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407f64:	2000      	movs	r0, #0
  407f66:	f819 6b01 	ldrb.w	r6, [r9], #1
  407f6a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  407f6e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  407f72:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407f76:	2b09      	cmp	r3, #9
  407f78:	d9f5      	bls.n	407f66 <_vfprintf_r+0x78a>
  407f7a:	900c      	str	r0, [sp, #48]	; 0x30
  407f7c:	e4af      	b.n	4078de <_vfprintf_r+0x102>
  407f7e:	2a00      	cmp	r2, #0
  407f80:	f040 86c8 	bne.w	408d14 <_vfprintf_r+0x1538>
  407f84:	f04b 0b10 	orr.w	fp, fp, #16
  407f88:	e726      	b.n	407dd8 <_vfprintf_r+0x5fc>
  407f8a:	f04b 0b01 	orr.w	fp, fp, #1
  407f8e:	f899 6000 	ldrb.w	r6, [r9]
  407f92:	e4a2      	b.n	4078da <_vfprintf_r+0xfe>
  407f94:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  407f96:	6823      	ldr	r3, [r4, #0]
  407f98:	930c      	str	r3, [sp, #48]	; 0x30
  407f9a:	4618      	mov	r0, r3
  407f9c:	2800      	cmp	r0, #0
  407f9e:	4623      	mov	r3, r4
  407fa0:	f103 0304 	add.w	r3, r3, #4
  407fa4:	f6ff aeb8 	blt.w	407d18 <_vfprintf_r+0x53c>
  407fa8:	930e      	str	r3, [sp, #56]	; 0x38
  407faa:	f899 6000 	ldrb.w	r6, [r9]
  407fae:	e494      	b.n	4078da <_vfprintf_r+0xfe>
  407fb0:	2a00      	cmp	r2, #0
  407fb2:	f040 86b7 	bne.w	408d24 <_vfprintf_r+0x1548>
  407fb6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407fb8:	3507      	adds	r5, #7
  407fba:	f025 0307 	bic.w	r3, r5, #7
  407fbe:	f103 0208 	add.w	r2, r3, #8
  407fc2:	920e      	str	r2, [sp, #56]	; 0x38
  407fc4:	681a      	ldr	r2, [r3, #0]
  407fc6:	9213      	str	r2, [sp, #76]	; 0x4c
  407fc8:	685b      	ldr	r3, [r3, #4]
  407fca:	9312      	str	r3, [sp, #72]	; 0x48
  407fcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407fce:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  407fd0:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  407fd4:	4628      	mov	r0, r5
  407fd6:	4621      	mov	r1, r4
  407fd8:	f04f 32ff 	mov.w	r2, #4294967295
  407fdc:	4b7b      	ldr	r3, [pc, #492]	; (4081cc <_vfprintf_r+0x9f0>)
  407fde:	f003 ffc7 	bl	40bf70 <__aeabi_dcmpun>
  407fe2:	2800      	cmp	r0, #0
  407fe4:	f040 83a2 	bne.w	40872c <_vfprintf_r+0xf50>
  407fe8:	4628      	mov	r0, r5
  407fea:	4621      	mov	r1, r4
  407fec:	f04f 32ff 	mov.w	r2, #4294967295
  407ff0:	4b76      	ldr	r3, [pc, #472]	; (4081cc <_vfprintf_r+0x9f0>)
  407ff2:	f7fe fe37 	bl	406c64 <__aeabi_dcmple>
  407ff6:	2800      	cmp	r0, #0
  407ff8:	f040 8398 	bne.w	40872c <_vfprintf_r+0xf50>
  407ffc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407ffe:	9813      	ldr	r0, [sp, #76]	; 0x4c
  408000:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408002:	9912      	ldr	r1, [sp, #72]	; 0x48
  408004:	f7fe fe24 	bl	406c50 <__aeabi_dcmplt>
  408008:	2800      	cmp	r0, #0
  40800a:	f040 8435 	bne.w	408878 <_vfprintf_r+0x109c>
  40800e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408012:	4f6f      	ldr	r7, [pc, #444]	; (4081d0 <_vfprintf_r+0x9f4>)
  408014:	4b6f      	ldr	r3, [pc, #444]	; (4081d4 <_vfprintf_r+0x9f8>)
  408016:	2203      	movs	r2, #3
  408018:	2100      	movs	r1, #0
  40801a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40801e:	9207      	str	r2, [sp, #28]
  408020:	9109      	str	r1, [sp, #36]	; 0x24
  408022:	9006      	str	r0, [sp, #24]
  408024:	2e47      	cmp	r6, #71	; 0x47
  408026:	bfd8      	it	le
  408028:	461f      	movle	r7, r3
  40802a:	920d      	str	r2, [sp, #52]	; 0x34
  40802c:	9110      	str	r1, [sp, #64]	; 0x40
  40802e:	e507      	b.n	407a40 <_vfprintf_r+0x264>
  408030:	f04b 0b08 	orr.w	fp, fp, #8
  408034:	f899 6000 	ldrb.w	r6, [r9]
  408038:	e44f      	b.n	4078da <_vfprintf_r+0xfe>
  40803a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40803c:	3507      	adds	r5, #7
  40803e:	f025 0307 	bic.w	r3, r5, #7
  408042:	f103 0208 	add.w	r2, r3, #8
  408046:	e9d3 4500 	ldrd	r4, r5, [r3]
  40804a:	920e      	str	r2, [sp, #56]	; 0x38
  40804c:	2300      	movs	r3, #0
  40804e:	e4d1      	b.n	4079f4 <_vfprintf_r+0x218>
  408050:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408052:	3507      	adds	r5, #7
  408054:	f025 0307 	bic.w	r3, r5, #7
  408058:	f103 0208 	add.w	r2, r3, #8
  40805c:	e9d3 4500 	ldrd	r4, r5, [r3]
  408060:	920e      	str	r2, [sp, #56]	; 0x38
  408062:	2301      	movs	r3, #1
  408064:	e4c6      	b.n	4079f4 <_vfprintf_r+0x218>
  408066:	2a00      	cmp	r2, #0
  408068:	f040 8650 	bne.w	408d0c <_vfprintf_r+0x1530>
  40806c:	b1c6      	cbz	r6, 4080a0 <_vfprintf_r+0x8c4>
  40806e:	2300      	movs	r3, #0
  408070:	2201      	movs	r2, #1
  408072:	469a      	mov	sl, r3
  408074:	9207      	str	r2, [sp, #28]
  408076:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  40807a:	f8cd b018 	str.w	fp, [sp, #24]
  40807e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  408082:	9309      	str	r3, [sp, #36]	; 0x24
  408084:	9310      	str	r3, [sp, #64]	; 0x40
  408086:	920d      	str	r2, [sp, #52]	; 0x34
  408088:	af26      	add	r7, sp, #152	; 0x98
  40808a:	e4df      	b.n	407a4c <_vfprintf_r+0x270>
  40808c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40808e:	6813      	ldr	r3, [r2, #0]
  408090:	3204      	adds	r2, #4
  408092:	920e      	str	r2, [sp, #56]	; 0x38
  408094:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408096:	601a      	str	r2, [r3, #0]
  408098:	f7ff bbec 	b.w	407874 <_vfprintf_r+0x98>
  40809c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40809e:	e527      	b.n	407af0 <_vfprintf_r+0x314>
  4080a0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4080a2:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4080a6:	2b00      	cmp	r3, #0
  4080a8:	f040 8594 	bne.w	408bd4 <_vfprintf_r+0x13f8>
  4080ac:	2300      	movs	r3, #0
  4080ae:	9324      	str	r3, [sp, #144]	; 0x90
  4080b0:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4080b4:	f013 0f01 	tst.w	r3, #1
  4080b8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4080bc:	d102      	bne.n	4080c4 <_vfprintf_r+0x8e8>
  4080be:	059a      	lsls	r2, r3, #22
  4080c0:	f140 8249 	bpl.w	408556 <_vfprintf_r+0xd7a>
  4080c4:	065b      	lsls	r3, r3, #25
  4080c6:	f53f adec 	bmi.w	407ca2 <_vfprintf_r+0x4c6>
  4080ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4080cc:	b041      	add	sp, #260	; 0x104
  4080ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4080d2:	2e65      	cmp	r6, #101	; 0x65
  4080d4:	f340 80b2 	ble.w	40823c <_vfprintf_r+0xa60>
  4080d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4080da:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4080dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4080de:	9912      	ldr	r1, [sp, #72]	; 0x48
  4080e0:	f7fe fdac 	bl	406c3c <__aeabi_dcmpeq>
  4080e4:	2800      	cmp	r0, #0
  4080e6:	f000 8160 	beq.w	4083aa <_vfprintf_r+0xbce>
  4080ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4080ec:	4a3a      	ldr	r2, [pc, #232]	; (4081d8 <_vfprintf_r+0x9fc>)
  4080ee:	f8c8 2000 	str.w	r2, [r8]
  4080f2:	3301      	adds	r3, #1
  4080f4:	3401      	adds	r4, #1
  4080f6:	2201      	movs	r2, #1
  4080f8:	2b07      	cmp	r3, #7
  4080fa:	9425      	str	r4, [sp, #148]	; 0x94
  4080fc:	9324      	str	r3, [sp, #144]	; 0x90
  4080fe:	f8c8 2004 	str.w	r2, [r8, #4]
  408102:	f300 83bf 	bgt.w	408884 <_vfprintf_r+0x10a8>
  408106:	f108 0808 	add.w	r8, r8, #8
  40810a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40810c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40810e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408110:	4293      	cmp	r3, r2
  408112:	db03      	blt.n	40811c <_vfprintf_r+0x940>
  408114:	9b06      	ldr	r3, [sp, #24]
  408116:	07df      	lsls	r7, r3, #31
  408118:	f57f ad65 	bpl.w	407be6 <_vfprintf_r+0x40a>
  40811c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40811e:	9914      	ldr	r1, [sp, #80]	; 0x50
  408120:	9a15      	ldr	r2, [sp, #84]	; 0x54
  408122:	f8c8 2000 	str.w	r2, [r8]
  408126:	3301      	adds	r3, #1
  408128:	440c      	add	r4, r1
  40812a:	2b07      	cmp	r3, #7
  40812c:	f8c8 1004 	str.w	r1, [r8, #4]
  408130:	9425      	str	r4, [sp, #148]	; 0x94
  408132:	9324      	str	r3, [sp, #144]	; 0x90
  408134:	f300 83f8 	bgt.w	408928 <_vfprintf_r+0x114c>
  408138:	f108 0808 	add.w	r8, r8, #8
  40813c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40813e:	1e5e      	subs	r6, r3, #1
  408140:	2e00      	cmp	r6, #0
  408142:	f77f ad50 	ble.w	407be6 <_vfprintf_r+0x40a>
  408146:	2e10      	cmp	r6, #16
  408148:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40814a:	4d24      	ldr	r5, [pc, #144]	; (4081dc <_vfprintf_r+0xa00>)
  40814c:	f340 81dd 	ble.w	40850a <_vfprintf_r+0xd2e>
  408150:	2710      	movs	r7, #16
  408152:	f8dd a020 	ldr.w	sl, [sp, #32]
  408156:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40815a:	e005      	b.n	408168 <_vfprintf_r+0x98c>
  40815c:	f108 0808 	add.w	r8, r8, #8
  408160:	3e10      	subs	r6, #16
  408162:	2e10      	cmp	r6, #16
  408164:	f340 81d1 	ble.w	40850a <_vfprintf_r+0xd2e>
  408168:	3301      	adds	r3, #1
  40816a:	3410      	adds	r4, #16
  40816c:	2b07      	cmp	r3, #7
  40816e:	9425      	str	r4, [sp, #148]	; 0x94
  408170:	9324      	str	r3, [sp, #144]	; 0x90
  408172:	e888 00a0 	stmia.w	r8, {r5, r7}
  408176:	ddf1      	ble.n	40815c <_vfprintf_r+0x980>
  408178:	aa23      	add	r2, sp, #140	; 0x8c
  40817a:	4659      	mov	r1, fp
  40817c:	4650      	mov	r0, sl
  40817e:	f003 fc47 	bl	40ba10 <__sprint_r>
  408182:	2800      	cmp	r0, #0
  408184:	f040 83cd 	bne.w	408922 <_vfprintf_r+0x1146>
  408188:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40818a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40818c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408190:	e7e6      	b.n	408160 <_vfprintf_r+0x984>
  408192:	46aa      	mov	sl, r5
  408194:	e78c      	b.n	4080b0 <_vfprintf_r+0x8d4>
  408196:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408198:	9a07      	ldr	r2, [sp, #28]
  40819a:	eba3 0a02 	sub.w	sl, r3, r2
  40819e:	f1ba 0f00 	cmp.w	sl, #0
  4081a2:	f77f acca 	ble.w	407b3a <_vfprintf_r+0x35e>
  4081a6:	f1ba 0f10 	cmp.w	sl, #16
  4081aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4081ac:	4d0b      	ldr	r5, [pc, #44]	; (4081dc <_vfprintf_r+0xa00>)
  4081ae:	dd39      	ble.n	408224 <_vfprintf_r+0xa48>
  4081b0:	4642      	mov	r2, r8
  4081b2:	4621      	mov	r1, r4
  4081b4:	46b0      	mov	r8, r6
  4081b6:	f04f 0b10 	mov.w	fp, #16
  4081ba:	462e      	mov	r6, r5
  4081bc:	9c08      	ldr	r4, [sp, #32]
  4081be:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4081c0:	e015      	b.n	4081ee <_vfprintf_r+0xa12>
  4081c2:	bf00      	nop
  4081c4:	0040c7f4 	.word	0x0040c7f4
  4081c8:	0040c7e0 	.word	0x0040c7e0
  4081cc:	7fefffff 	.word	0x7fefffff
  4081d0:	0040c7d4 	.word	0x0040c7d4
  4081d4:	0040c7d0 	.word	0x0040c7d0
  4081d8:	0040c810 	.word	0x0040c810
  4081dc:	0040c824 	.word	0x0040c824
  4081e0:	f1aa 0a10 	sub.w	sl, sl, #16
  4081e4:	f1ba 0f10 	cmp.w	sl, #16
  4081e8:	f102 0208 	add.w	r2, r2, #8
  4081ec:	dd16      	ble.n	40821c <_vfprintf_r+0xa40>
  4081ee:	3301      	adds	r3, #1
  4081f0:	3110      	adds	r1, #16
  4081f2:	2b07      	cmp	r3, #7
  4081f4:	9125      	str	r1, [sp, #148]	; 0x94
  4081f6:	9324      	str	r3, [sp, #144]	; 0x90
  4081f8:	e882 0840 	stmia.w	r2, {r6, fp}
  4081fc:	ddf0      	ble.n	4081e0 <_vfprintf_r+0xa04>
  4081fe:	aa23      	add	r2, sp, #140	; 0x8c
  408200:	4629      	mov	r1, r5
  408202:	4620      	mov	r0, r4
  408204:	f003 fc04 	bl	40ba10 <__sprint_r>
  408208:	2800      	cmp	r0, #0
  40820a:	d1c2      	bne.n	408192 <_vfprintf_r+0x9b6>
  40820c:	f1aa 0a10 	sub.w	sl, sl, #16
  408210:	f1ba 0f10 	cmp.w	sl, #16
  408214:	9925      	ldr	r1, [sp, #148]	; 0x94
  408216:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408218:	aa30      	add	r2, sp, #192	; 0xc0
  40821a:	dce8      	bgt.n	4081ee <_vfprintf_r+0xa12>
  40821c:	4635      	mov	r5, r6
  40821e:	460c      	mov	r4, r1
  408220:	4646      	mov	r6, r8
  408222:	4690      	mov	r8, r2
  408224:	3301      	adds	r3, #1
  408226:	4454      	add	r4, sl
  408228:	2b07      	cmp	r3, #7
  40822a:	9425      	str	r4, [sp, #148]	; 0x94
  40822c:	9324      	str	r3, [sp, #144]	; 0x90
  40822e:	e888 0420 	stmia.w	r8, {r5, sl}
  408232:	f300 8264 	bgt.w	4086fe <_vfprintf_r+0xf22>
  408236:	f108 0808 	add.w	r8, r8, #8
  40823a:	e47e      	b.n	407b3a <_vfprintf_r+0x35e>
  40823c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40823e:	9e24      	ldr	r6, [sp, #144]	; 0x90
  408240:	2b01      	cmp	r3, #1
  408242:	f340 81fd 	ble.w	408640 <_vfprintf_r+0xe64>
  408246:	3601      	adds	r6, #1
  408248:	3401      	adds	r4, #1
  40824a:	2301      	movs	r3, #1
  40824c:	2e07      	cmp	r6, #7
  40824e:	9425      	str	r4, [sp, #148]	; 0x94
  408250:	9624      	str	r6, [sp, #144]	; 0x90
  408252:	f8c8 7000 	str.w	r7, [r8]
  408256:	f8c8 3004 	str.w	r3, [r8, #4]
  40825a:	f300 820e 	bgt.w	40867a <_vfprintf_r+0xe9e>
  40825e:	f108 0808 	add.w	r8, r8, #8
  408262:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408264:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408266:	f8c8 3000 	str.w	r3, [r8]
  40826a:	3601      	adds	r6, #1
  40826c:	4414      	add	r4, r2
  40826e:	2e07      	cmp	r6, #7
  408270:	9425      	str	r4, [sp, #148]	; 0x94
  408272:	9624      	str	r6, [sp, #144]	; 0x90
  408274:	f8c8 2004 	str.w	r2, [r8, #4]
  408278:	f300 822e 	bgt.w	4086d8 <_vfprintf_r+0xefc>
  40827c:	f108 0808 	add.w	r8, r8, #8
  408280:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408282:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408284:	9813      	ldr	r0, [sp, #76]	; 0x4c
  408286:	9912      	ldr	r1, [sp, #72]	; 0x48
  408288:	f7fe fcd8 	bl	406c3c <__aeabi_dcmpeq>
  40828c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40828e:	2800      	cmp	r0, #0
  408290:	f040 8106 	bne.w	4084a0 <_vfprintf_r+0xcc4>
  408294:	3b01      	subs	r3, #1
  408296:	3601      	adds	r6, #1
  408298:	3701      	adds	r7, #1
  40829a:	441c      	add	r4, r3
  40829c:	2e07      	cmp	r6, #7
  40829e:	9624      	str	r6, [sp, #144]	; 0x90
  4082a0:	9425      	str	r4, [sp, #148]	; 0x94
  4082a2:	f8c8 7000 	str.w	r7, [r8]
  4082a6:	f8c8 3004 	str.w	r3, [r8, #4]
  4082aa:	f300 81d9 	bgt.w	408660 <_vfprintf_r+0xe84>
  4082ae:	f108 0808 	add.w	r8, r8, #8
  4082b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4082b4:	f8c8 2004 	str.w	r2, [r8, #4]
  4082b8:	3601      	adds	r6, #1
  4082ba:	4414      	add	r4, r2
  4082bc:	ab1f      	add	r3, sp, #124	; 0x7c
  4082be:	2e07      	cmp	r6, #7
  4082c0:	9425      	str	r4, [sp, #148]	; 0x94
  4082c2:	9624      	str	r6, [sp, #144]	; 0x90
  4082c4:	f8c8 3000 	str.w	r3, [r8]
  4082c8:	f77f ac8b 	ble.w	407be2 <_vfprintf_r+0x406>
  4082cc:	aa23      	add	r2, sp, #140	; 0x8c
  4082ce:	990a      	ldr	r1, [sp, #40]	; 0x28
  4082d0:	9808      	ldr	r0, [sp, #32]
  4082d2:	f003 fb9d 	bl	40ba10 <__sprint_r>
  4082d6:	b958      	cbnz	r0, 4082f0 <_vfprintf_r+0xb14>
  4082d8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4082da:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4082de:	e482      	b.n	407be6 <_vfprintf_r+0x40a>
  4082e0:	aa23      	add	r2, sp, #140	; 0x8c
  4082e2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4082e4:	9808      	ldr	r0, [sp, #32]
  4082e6:	f003 fb93 	bl	40ba10 <__sprint_r>
  4082ea:	2800      	cmp	r0, #0
  4082ec:	f43f acc5 	beq.w	407c7a <_vfprintf_r+0x49e>
  4082f0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4082f4:	e6dc      	b.n	4080b0 <_vfprintf_r+0x8d4>
  4082f6:	f8dd b018 	ldr.w	fp, [sp, #24]
  4082fa:	2b01      	cmp	r3, #1
  4082fc:	f000 8121 	beq.w	408542 <_vfprintf_r+0xd66>
  408300:	2b02      	cmp	r3, #2
  408302:	d127      	bne.n	408354 <_vfprintf_r+0xb78>
  408304:	f8cd b018 	str.w	fp, [sp, #24]
  408308:	2400      	movs	r4, #0
  40830a:	2500      	movs	r5, #0
  40830c:	e591      	b.n	407e32 <_vfprintf_r+0x656>
  40830e:	aa23      	add	r2, sp, #140	; 0x8c
  408310:	990a      	ldr	r1, [sp, #40]	; 0x28
  408312:	9808      	ldr	r0, [sp, #32]
  408314:	f003 fb7c 	bl	40ba10 <__sprint_r>
  408318:	2800      	cmp	r0, #0
  40831a:	d1e9      	bne.n	4082f0 <_vfprintf_r+0xb14>
  40831c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40831e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408322:	e44d      	b.n	407bc0 <_vfprintf_r+0x3e4>
  408324:	aa23      	add	r2, sp, #140	; 0x8c
  408326:	990a      	ldr	r1, [sp, #40]	; 0x28
  408328:	9808      	ldr	r0, [sp, #32]
  40832a:	f003 fb71 	bl	40ba10 <__sprint_r>
  40832e:	2800      	cmp	r0, #0
  408330:	d1de      	bne.n	4082f0 <_vfprintf_r+0xb14>
  408332:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408334:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408338:	f7ff bbec 	b.w	407b14 <_vfprintf_r+0x338>
  40833c:	aa23      	add	r2, sp, #140	; 0x8c
  40833e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408340:	9808      	ldr	r0, [sp, #32]
  408342:	f003 fb65 	bl	40ba10 <__sprint_r>
  408346:	2800      	cmp	r0, #0
  408348:	d1d2      	bne.n	4082f0 <_vfprintf_r+0xb14>
  40834a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40834c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408350:	f7ff bbf0 	b.w	407b34 <_vfprintf_r+0x358>
  408354:	f8cd b018 	str.w	fp, [sp, #24]
  408358:	2400      	movs	r4, #0
  40835a:	2500      	movs	r5, #0
  40835c:	a930      	add	r1, sp, #192	; 0xc0
  40835e:	e000      	b.n	408362 <_vfprintf_r+0xb86>
  408360:	4639      	mov	r1, r7
  408362:	08e2      	lsrs	r2, r4, #3
  408364:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  408368:	08e8      	lsrs	r0, r5, #3
  40836a:	f004 0307 	and.w	r3, r4, #7
  40836e:	4605      	mov	r5, r0
  408370:	4614      	mov	r4, r2
  408372:	3330      	adds	r3, #48	; 0x30
  408374:	ea54 0205 	orrs.w	r2, r4, r5
  408378:	f801 3c01 	strb.w	r3, [r1, #-1]
  40837c:	f101 37ff 	add.w	r7, r1, #4294967295
  408380:	d1ee      	bne.n	408360 <_vfprintf_r+0xb84>
  408382:	9a06      	ldr	r2, [sp, #24]
  408384:	07d2      	lsls	r2, r2, #31
  408386:	f57f ad64 	bpl.w	407e52 <_vfprintf_r+0x676>
  40838a:	2b30      	cmp	r3, #48	; 0x30
  40838c:	f43f ad61 	beq.w	407e52 <_vfprintf_r+0x676>
  408390:	2330      	movs	r3, #48	; 0x30
  408392:	3902      	subs	r1, #2
  408394:	f807 3c01 	strb.w	r3, [r7, #-1]
  408398:	ab30      	add	r3, sp, #192	; 0xc0
  40839a:	1a5b      	subs	r3, r3, r1
  40839c:	930d      	str	r3, [sp, #52]	; 0x34
  40839e:	460f      	mov	r7, r1
  4083a0:	f7ff bb46 	b.w	407a30 <_vfprintf_r+0x254>
  4083a4:	2302      	movs	r3, #2
  4083a6:	f7ff bb25 	b.w	4079f4 <_vfprintf_r+0x218>
  4083aa:	991d      	ldr	r1, [sp, #116]	; 0x74
  4083ac:	2900      	cmp	r1, #0
  4083ae:	f340 8274 	ble.w	40889a <_vfprintf_r+0x10be>
  4083b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4083b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4083b6:	4293      	cmp	r3, r2
  4083b8:	bfa8      	it	ge
  4083ba:	4613      	movge	r3, r2
  4083bc:	2b00      	cmp	r3, #0
  4083be:	461e      	mov	r6, r3
  4083c0:	dd0d      	ble.n	4083de <_vfprintf_r+0xc02>
  4083c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4083c4:	f8c8 7000 	str.w	r7, [r8]
  4083c8:	3301      	adds	r3, #1
  4083ca:	4434      	add	r4, r6
  4083cc:	2b07      	cmp	r3, #7
  4083ce:	9425      	str	r4, [sp, #148]	; 0x94
  4083d0:	f8c8 6004 	str.w	r6, [r8, #4]
  4083d4:	9324      	str	r3, [sp, #144]	; 0x90
  4083d6:	f300 8324 	bgt.w	408a22 <_vfprintf_r+0x1246>
  4083da:	f108 0808 	add.w	r8, r8, #8
  4083de:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4083e0:	2e00      	cmp	r6, #0
  4083e2:	bfa8      	it	ge
  4083e4:	1b9b      	subge	r3, r3, r6
  4083e6:	2b00      	cmp	r3, #0
  4083e8:	461e      	mov	r6, r3
  4083ea:	f340 80d0 	ble.w	40858e <_vfprintf_r+0xdb2>
  4083ee:	2e10      	cmp	r6, #16
  4083f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4083f2:	4dc0      	ldr	r5, [pc, #768]	; (4086f4 <_vfprintf_r+0xf18>)
  4083f4:	f340 80b7 	ble.w	408566 <_vfprintf_r+0xd8a>
  4083f8:	4622      	mov	r2, r4
  4083fa:	f04f 0a10 	mov.w	sl, #16
  4083fe:	f8dd b020 	ldr.w	fp, [sp, #32]
  408402:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408404:	e005      	b.n	408412 <_vfprintf_r+0xc36>
  408406:	f108 0808 	add.w	r8, r8, #8
  40840a:	3e10      	subs	r6, #16
  40840c:	2e10      	cmp	r6, #16
  40840e:	f340 80a9 	ble.w	408564 <_vfprintf_r+0xd88>
  408412:	3301      	adds	r3, #1
  408414:	3210      	adds	r2, #16
  408416:	2b07      	cmp	r3, #7
  408418:	9225      	str	r2, [sp, #148]	; 0x94
  40841a:	9324      	str	r3, [sp, #144]	; 0x90
  40841c:	e888 0420 	stmia.w	r8, {r5, sl}
  408420:	ddf1      	ble.n	408406 <_vfprintf_r+0xc2a>
  408422:	aa23      	add	r2, sp, #140	; 0x8c
  408424:	4621      	mov	r1, r4
  408426:	4658      	mov	r0, fp
  408428:	f003 faf2 	bl	40ba10 <__sprint_r>
  40842c:	2800      	cmp	r0, #0
  40842e:	f040 8324 	bne.w	408a7a <_vfprintf_r+0x129e>
  408432:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408434:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408436:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40843a:	e7e6      	b.n	40840a <_vfprintf_r+0xc2e>
  40843c:	2d00      	cmp	r5, #0
  40843e:	bf08      	it	eq
  408440:	2c0a      	cmpeq	r4, #10
  408442:	d37c      	bcc.n	40853e <_vfprintf_r+0xd62>
  408444:	af30      	add	r7, sp, #192	; 0xc0
  408446:	4620      	mov	r0, r4
  408448:	4629      	mov	r1, r5
  40844a:	220a      	movs	r2, #10
  40844c:	2300      	movs	r3, #0
  40844e:	f003 fdcd 	bl	40bfec <__aeabi_uldivmod>
  408452:	3230      	adds	r2, #48	; 0x30
  408454:	f807 2d01 	strb.w	r2, [r7, #-1]!
  408458:	4620      	mov	r0, r4
  40845a:	4629      	mov	r1, r5
  40845c:	2300      	movs	r3, #0
  40845e:	220a      	movs	r2, #10
  408460:	f003 fdc4 	bl	40bfec <__aeabi_uldivmod>
  408464:	4604      	mov	r4, r0
  408466:	460d      	mov	r5, r1
  408468:	ea54 0305 	orrs.w	r3, r4, r5
  40846c:	d1eb      	bne.n	408446 <_vfprintf_r+0xc6a>
  40846e:	ab30      	add	r3, sp, #192	; 0xc0
  408470:	1bdb      	subs	r3, r3, r7
  408472:	930d      	str	r3, [sp, #52]	; 0x34
  408474:	f7ff badc 	b.w	407a30 <_vfprintf_r+0x254>
  408478:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40847a:	930d      	str	r3, [sp, #52]	; 0x34
  40847c:	af30      	add	r7, sp, #192	; 0xc0
  40847e:	f7ff bad7 	b.w	407a30 <_vfprintf_r+0x254>
  408482:	aa23      	add	r2, sp, #140	; 0x8c
  408484:	990a      	ldr	r1, [sp, #40]	; 0x28
  408486:	9808      	ldr	r0, [sp, #32]
  408488:	f003 fac2 	bl	40ba10 <__sprint_r>
  40848c:	2800      	cmp	r0, #0
  40848e:	f47f af2f 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408492:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408496:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408498:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40849c:	f7ff bb28 	b.w	407af0 <_vfprintf_r+0x314>
  4084a0:	1e5f      	subs	r7, r3, #1
  4084a2:	2f00      	cmp	r7, #0
  4084a4:	f77f af05 	ble.w	4082b2 <_vfprintf_r+0xad6>
  4084a8:	2f10      	cmp	r7, #16
  4084aa:	4d92      	ldr	r5, [pc, #584]	; (4086f4 <_vfprintf_r+0xf18>)
  4084ac:	f340 810a 	ble.w	4086c4 <_vfprintf_r+0xee8>
  4084b0:	f04f 0a10 	mov.w	sl, #16
  4084b4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4084b8:	e005      	b.n	4084c6 <_vfprintf_r+0xcea>
  4084ba:	f108 0808 	add.w	r8, r8, #8
  4084be:	3f10      	subs	r7, #16
  4084c0:	2f10      	cmp	r7, #16
  4084c2:	f340 80ff 	ble.w	4086c4 <_vfprintf_r+0xee8>
  4084c6:	3601      	adds	r6, #1
  4084c8:	3410      	adds	r4, #16
  4084ca:	2e07      	cmp	r6, #7
  4084cc:	9425      	str	r4, [sp, #148]	; 0x94
  4084ce:	9624      	str	r6, [sp, #144]	; 0x90
  4084d0:	e888 0420 	stmia.w	r8, {r5, sl}
  4084d4:	ddf1      	ble.n	4084ba <_vfprintf_r+0xcde>
  4084d6:	aa23      	add	r2, sp, #140	; 0x8c
  4084d8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4084da:	4658      	mov	r0, fp
  4084dc:	f003 fa98 	bl	40ba10 <__sprint_r>
  4084e0:	2800      	cmp	r0, #0
  4084e2:	f47f af05 	bne.w	4082f0 <_vfprintf_r+0xb14>
  4084e6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4084e8:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4084ea:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4084ee:	e7e6      	b.n	4084be <_vfprintf_r+0xce2>
  4084f0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4084f2:	460a      	mov	r2, r1
  4084f4:	3204      	adds	r2, #4
  4084f6:	680c      	ldr	r4, [r1, #0]
  4084f8:	920e      	str	r2, [sp, #56]	; 0x38
  4084fa:	2500      	movs	r5, #0
  4084fc:	f7ff ba7a 	b.w	4079f4 <_vfprintf_r+0x218>
  408500:	681c      	ldr	r4, [r3, #0]
  408502:	3304      	adds	r3, #4
  408504:	930e      	str	r3, [sp, #56]	; 0x38
  408506:	2500      	movs	r5, #0
  408508:	e426      	b.n	407d58 <_vfprintf_r+0x57c>
  40850a:	3301      	adds	r3, #1
  40850c:	4434      	add	r4, r6
  40850e:	2b07      	cmp	r3, #7
  408510:	9425      	str	r4, [sp, #148]	; 0x94
  408512:	9324      	str	r3, [sp, #144]	; 0x90
  408514:	e888 0060 	stmia.w	r8, {r5, r6}
  408518:	f77f ab63 	ble.w	407be2 <_vfprintf_r+0x406>
  40851c:	e6d6      	b.n	4082cc <_vfprintf_r+0xaf0>
  40851e:	3204      	adds	r2, #4
  408520:	681c      	ldr	r4, [r3, #0]
  408522:	920e      	str	r2, [sp, #56]	; 0x38
  408524:	2301      	movs	r3, #1
  408526:	2500      	movs	r5, #0
  408528:	f7ff ba64 	b.w	4079f4 <_vfprintf_r+0x218>
  40852c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40852e:	6814      	ldr	r4, [r2, #0]
  408530:	4613      	mov	r3, r2
  408532:	3304      	adds	r3, #4
  408534:	17e5      	asrs	r5, r4, #31
  408536:	930e      	str	r3, [sp, #56]	; 0x38
  408538:	4622      	mov	r2, r4
  40853a:	462b      	mov	r3, r5
  40853c:	e460      	b.n	407e00 <_vfprintf_r+0x624>
  40853e:	f8dd b018 	ldr.w	fp, [sp, #24]
  408542:	f8cd b018 	str.w	fp, [sp, #24]
  408546:	af40      	add	r7, sp, #256	; 0x100
  408548:	3430      	adds	r4, #48	; 0x30
  40854a:	2301      	movs	r3, #1
  40854c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  408550:	930d      	str	r3, [sp, #52]	; 0x34
  408552:	f7ff ba6d 	b.w	407a30 <_vfprintf_r+0x254>
  408556:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40855a:	f002 f895 	bl	40a688 <__retarget_lock_release_recursive>
  40855e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  408562:	e5af      	b.n	4080c4 <_vfprintf_r+0x8e8>
  408564:	4614      	mov	r4, r2
  408566:	3301      	adds	r3, #1
  408568:	4434      	add	r4, r6
  40856a:	2b07      	cmp	r3, #7
  40856c:	9425      	str	r4, [sp, #148]	; 0x94
  40856e:	9324      	str	r3, [sp, #144]	; 0x90
  408570:	e888 0060 	stmia.w	r8, {r5, r6}
  408574:	f340 816d 	ble.w	408852 <_vfprintf_r+0x1076>
  408578:	aa23      	add	r2, sp, #140	; 0x8c
  40857a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40857c:	9808      	ldr	r0, [sp, #32]
  40857e:	f003 fa47 	bl	40ba10 <__sprint_r>
  408582:	2800      	cmp	r0, #0
  408584:	f47f aeb4 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408588:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40858a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40858e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408590:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408592:	4293      	cmp	r3, r2
  408594:	f280 8158 	bge.w	408848 <_vfprintf_r+0x106c>
  408598:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40859a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40859c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40859e:	f8c8 1000 	str.w	r1, [r8]
  4085a2:	3201      	adds	r2, #1
  4085a4:	4404      	add	r4, r0
  4085a6:	2a07      	cmp	r2, #7
  4085a8:	9425      	str	r4, [sp, #148]	; 0x94
  4085aa:	f8c8 0004 	str.w	r0, [r8, #4]
  4085ae:	9224      	str	r2, [sp, #144]	; 0x90
  4085b0:	f300 8152 	bgt.w	408858 <_vfprintf_r+0x107c>
  4085b4:	f108 0808 	add.w	r8, r8, #8
  4085b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4085ba:	9910      	ldr	r1, [sp, #64]	; 0x40
  4085bc:	1ad3      	subs	r3, r2, r3
  4085be:	1a56      	subs	r6, r2, r1
  4085c0:	429e      	cmp	r6, r3
  4085c2:	bfa8      	it	ge
  4085c4:	461e      	movge	r6, r3
  4085c6:	2e00      	cmp	r6, #0
  4085c8:	dd0e      	ble.n	4085e8 <_vfprintf_r+0xe0c>
  4085ca:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4085cc:	f8c8 6004 	str.w	r6, [r8, #4]
  4085d0:	3201      	adds	r2, #1
  4085d2:	440f      	add	r7, r1
  4085d4:	4434      	add	r4, r6
  4085d6:	2a07      	cmp	r2, #7
  4085d8:	f8c8 7000 	str.w	r7, [r8]
  4085dc:	9425      	str	r4, [sp, #148]	; 0x94
  4085de:	9224      	str	r2, [sp, #144]	; 0x90
  4085e0:	f300 823c 	bgt.w	408a5c <_vfprintf_r+0x1280>
  4085e4:	f108 0808 	add.w	r8, r8, #8
  4085e8:	2e00      	cmp	r6, #0
  4085ea:	bfac      	ite	ge
  4085ec:	1b9e      	subge	r6, r3, r6
  4085ee:	461e      	movlt	r6, r3
  4085f0:	2e00      	cmp	r6, #0
  4085f2:	f77f aaf8 	ble.w	407be6 <_vfprintf_r+0x40a>
  4085f6:	2e10      	cmp	r6, #16
  4085f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4085fa:	4d3e      	ldr	r5, [pc, #248]	; (4086f4 <_vfprintf_r+0xf18>)
  4085fc:	dd85      	ble.n	40850a <_vfprintf_r+0xd2e>
  4085fe:	2710      	movs	r7, #16
  408600:	f8dd a020 	ldr.w	sl, [sp, #32]
  408604:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408608:	e005      	b.n	408616 <_vfprintf_r+0xe3a>
  40860a:	f108 0808 	add.w	r8, r8, #8
  40860e:	3e10      	subs	r6, #16
  408610:	2e10      	cmp	r6, #16
  408612:	f77f af7a 	ble.w	40850a <_vfprintf_r+0xd2e>
  408616:	3301      	adds	r3, #1
  408618:	3410      	adds	r4, #16
  40861a:	2b07      	cmp	r3, #7
  40861c:	9425      	str	r4, [sp, #148]	; 0x94
  40861e:	9324      	str	r3, [sp, #144]	; 0x90
  408620:	e888 00a0 	stmia.w	r8, {r5, r7}
  408624:	ddf1      	ble.n	40860a <_vfprintf_r+0xe2e>
  408626:	aa23      	add	r2, sp, #140	; 0x8c
  408628:	4659      	mov	r1, fp
  40862a:	4650      	mov	r0, sl
  40862c:	f003 f9f0 	bl	40ba10 <__sprint_r>
  408630:	2800      	cmp	r0, #0
  408632:	f040 8176 	bne.w	408922 <_vfprintf_r+0x1146>
  408636:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408638:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40863a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40863e:	e7e6      	b.n	40860e <_vfprintf_r+0xe32>
  408640:	9b06      	ldr	r3, [sp, #24]
  408642:	07d8      	lsls	r0, r3, #31
  408644:	f53f adff 	bmi.w	408246 <_vfprintf_r+0xa6a>
  408648:	3601      	adds	r6, #1
  40864a:	3401      	adds	r4, #1
  40864c:	2301      	movs	r3, #1
  40864e:	2e07      	cmp	r6, #7
  408650:	9425      	str	r4, [sp, #148]	; 0x94
  408652:	9624      	str	r6, [sp, #144]	; 0x90
  408654:	f8c8 7000 	str.w	r7, [r8]
  408658:	f8c8 3004 	str.w	r3, [r8, #4]
  40865c:	f77f ae27 	ble.w	4082ae <_vfprintf_r+0xad2>
  408660:	aa23      	add	r2, sp, #140	; 0x8c
  408662:	990a      	ldr	r1, [sp, #40]	; 0x28
  408664:	9808      	ldr	r0, [sp, #32]
  408666:	f003 f9d3 	bl	40ba10 <__sprint_r>
  40866a:	2800      	cmp	r0, #0
  40866c:	f47f ae40 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408670:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408672:	9e24      	ldr	r6, [sp, #144]	; 0x90
  408674:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408678:	e61b      	b.n	4082b2 <_vfprintf_r+0xad6>
  40867a:	aa23      	add	r2, sp, #140	; 0x8c
  40867c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40867e:	9808      	ldr	r0, [sp, #32]
  408680:	f003 f9c6 	bl	40ba10 <__sprint_r>
  408684:	2800      	cmp	r0, #0
  408686:	f47f ae33 	bne.w	4082f0 <_vfprintf_r+0xb14>
  40868a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40868c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40868e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408692:	e5e6      	b.n	408262 <_vfprintf_r+0xa86>
  408694:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408696:	3507      	adds	r5, #7
  408698:	f025 0507 	bic.w	r5, r5, #7
  40869c:	e9d5 2300 	ldrd	r2, r3, [r5]
  4086a0:	f105 0108 	add.w	r1, r5, #8
  4086a4:	910e      	str	r1, [sp, #56]	; 0x38
  4086a6:	4614      	mov	r4, r2
  4086a8:	461d      	mov	r5, r3
  4086aa:	f7ff bba9 	b.w	407e00 <_vfprintf_r+0x624>
  4086ae:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4086b0:	3507      	adds	r5, #7
  4086b2:	f025 0307 	bic.w	r3, r5, #7
  4086b6:	f103 0208 	add.w	r2, r3, #8
  4086ba:	920e      	str	r2, [sp, #56]	; 0x38
  4086bc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4086c0:	f7ff bb4a 	b.w	407d58 <_vfprintf_r+0x57c>
  4086c4:	3601      	adds	r6, #1
  4086c6:	443c      	add	r4, r7
  4086c8:	2e07      	cmp	r6, #7
  4086ca:	9425      	str	r4, [sp, #148]	; 0x94
  4086cc:	9624      	str	r6, [sp, #144]	; 0x90
  4086ce:	e888 00a0 	stmia.w	r8, {r5, r7}
  4086d2:	f77f adec 	ble.w	4082ae <_vfprintf_r+0xad2>
  4086d6:	e7c3      	b.n	408660 <_vfprintf_r+0xe84>
  4086d8:	aa23      	add	r2, sp, #140	; 0x8c
  4086da:	990a      	ldr	r1, [sp, #40]	; 0x28
  4086dc:	9808      	ldr	r0, [sp, #32]
  4086de:	f003 f997 	bl	40ba10 <__sprint_r>
  4086e2:	2800      	cmp	r0, #0
  4086e4:	f47f ae04 	bne.w	4082f0 <_vfprintf_r+0xb14>
  4086e8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4086ea:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4086ec:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4086f0:	e5c6      	b.n	408280 <_vfprintf_r+0xaa4>
  4086f2:	bf00      	nop
  4086f4:	0040c824 	.word	0x0040c824
  4086f8:	af30      	add	r7, sp, #192	; 0xc0
  4086fa:	f7ff b999 	b.w	407a30 <_vfprintf_r+0x254>
  4086fe:	aa23      	add	r2, sp, #140	; 0x8c
  408700:	990a      	ldr	r1, [sp, #40]	; 0x28
  408702:	9808      	ldr	r0, [sp, #32]
  408704:	f003 f984 	bl	40ba10 <__sprint_r>
  408708:	2800      	cmp	r0, #0
  40870a:	f47f adf1 	bne.w	4082f0 <_vfprintf_r+0xb14>
  40870e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408710:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408714:	f7ff ba11 	b.w	407b3a <_vfprintf_r+0x35e>
  408718:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40871c:	4264      	negs	r4, r4
  40871e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  408722:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  408726:	2301      	movs	r3, #1
  408728:	f7ff b968 	b.w	4079fc <_vfprintf_r+0x220>
  40872c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40872e:	4622      	mov	r2, r4
  408730:	4620      	mov	r0, r4
  408732:	9c12      	ldr	r4, [sp, #72]	; 0x48
  408734:	4623      	mov	r3, r4
  408736:	4621      	mov	r1, r4
  408738:	f003 fc1a 	bl	40bf70 <__aeabi_dcmpun>
  40873c:	2800      	cmp	r0, #0
  40873e:	f040 828c 	bne.w	408c5a <_vfprintf_r+0x147e>
  408742:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408744:	3301      	adds	r3, #1
  408746:	f026 0320 	bic.w	r3, r6, #32
  40874a:	930d      	str	r3, [sp, #52]	; 0x34
  40874c:	f000 8091 	beq.w	408872 <_vfprintf_r+0x1096>
  408750:	2b47      	cmp	r3, #71	; 0x47
  408752:	d104      	bne.n	40875e <_vfprintf_r+0xf82>
  408754:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408756:	2b00      	cmp	r3, #0
  408758:	bf08      	it	eq
  40875a:	2301      	moveq	r3, #1
  40875c:	9309      	str	r3, [sp, #36]	; 0x24
  40875e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  408762:	9306      	str	r3, [sp, #24]
  408764:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408766:	f1b3 0a00 	subs.w	sl, r3, #0
  40876a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40876c:	9307      	str	r3, [sp, #28]
  40876e:	bfbb      	ittet	lt
  408770:	4653      	movlt	r3, sl
  408772:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  408776:	2300      	movge	r3, #0
  408778:	232d      	movlt	r3, #45	; 0x2d
  40877a:	2e66      	cmp	r6, #102	; 0x66
  40877c:	930f      	str	r3, [sp, #60]	; 0x3c
  40877e:	f000 817f 	beq.w	408a80 <_vfprintf_r+0x12a4>
  408782:	2e46      	cmp	r6, #70	; 0x46
  408784:	f000 81d4 	beq.w	408b30 <_vfprintf_r+0x1354>
  408788:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40878a:	9a07      	ldr	r2, [sp, #28]
  40878c:	2b45      	cmp	r3, #69	; 0x45
  40878e:	bf0c      	ite	eq
  408790:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  408792:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  408794:	a821      	add	r0, sp, #132	; 0x84
  408796:	a91e      	add	r1, sp, #120	; 0x78
  408798:	bf08      	it	eq
  40879a:	1c5d      	addeq	r5, r3, #1
  40879c:	9004      	str	r0, [sp, #16]
  40879e:	9103      	str	r1, [sp, #12]
  4087a0:	a81d      	add	r0, sp, #116	; 0x74
  4087a2:	2102      	movs	r1, #2
  4087a4:	9002      	str	r0, [sp, #8]
  4087a6:	4653      	mov	r3, sl
  4087a8:	9501      	str	r5, [sp, #4]
  4087aa:	9100      	str	r1, [sp, #0]
  4087ac:	9808      	ldr	r0, [sp, #32]
  4087ae:	f000 fc0b 	bl	408fc8 <_dtoa_r>
  4087b2:	2e67      	cmp	r6, #103	; 0x67
  4087b4:	4607      	mov	r7, r0
  4087b6:	f040 81af 	bne.w	408b18 <_vfprintf_r+0x133c>
  4087ba:	f01b 0f01 	tst.w	fp, #1
  4087be:	f000 8213 	beq.w	408be8 <_vfprintf_r+0x140c>
  4087c2:	197c      	adds	r4, r7, r5
  4087c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4087c6:	9807      	ldr	r0, [sp, #28]
  4087c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4087ca:	4651      	mov	r1, sl
  4087cc:	f7fe fa36 	bl	406c3c <__aeabi_dcmpeq>
  4087d0:	2800      	cmp	r0, #0
  4087d2:	f040 8132 	bne.w	408a3a <_vfprintf_r+0x125e>
  4087d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4087d8:	42a3      	cmp	r3, r4
  4087da:	d206      	bcs.n	4087ea <_vfprintf_r+0x100e>
  4087dc:	2130      	movs	r1, #48	; 0x30
  4087de:	1c5a      	adds	r2, r3, #1
  4087e0:	9221      	str	r2, [sp, #132]	; 0x84
  4087e2:	7019      	strb	r1, [r3, #0]
  4087e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4087e6:	429c      	cmp	r4, r3
  4087e8:	d8f9      	bhi.n	4087de <_vfprintf_r+0x1002>
  4087ea:	1bdb      	subs	r3, r3, r7
  4087ec:	9311      	str	r3, [sp, #68]	; 0x44
  4087ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4087f0:	2b47      	cmp	r3, #71	; 0x47
  4087f2:	f000 80b9 	beq.w	408968 <_vfprintf_r+0x118c>
  4087f6:	2e65      	cmp	r6, #101	; 0x65
  4087f8:	f340 8276 	ble.w	408ce8 <_vfprintf_r+0x150c>
  4087fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4087fe:	9310      	str	r3, [sp, #64]	; 0x40
  408800:	2e66      	cmp	r6, #102	; 0x66
  408802:	f000 8162 	beq.w	408aca <_vfprintf_r+0x12ee>
  408806:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408808:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40880a:	4619      	mov	r1, r3
  40880c:	4291      	cmp	r1, r2
  40880e:	f300 814f 	bgt.w	408ab0 <_vfprintf_r+0x12d4>
  408812:	f01b 0f01 	tst.w	fp, #1
  408816:	f040 8209 	bne.w	408c2c <_vfprintf_r+0x1450>
  40881a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40881e:	9307      	str	r3, [sp, #28]
  408820:	920d      	str	r2, [sp, #52]	; 0x34
  408822:	2667      	movs	r6, #103	; 0x67
  408824:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408826:	2b00      	cmp	r3, #0
  408828:	f040 8096 	bne.w	408958 <_vfprintf_r+0x117c>
  40882c:	9309      	str	r3, [sp, #36]	; 0x24
  40882e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408832:	f7ff b905 	b.w	407a40 <_vfprintf_r+0x264>
  408836:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40883a:	f001 ff25 	bl	40a688 <__retarget_lock_release_recursive>
  40883e:	f04f 33ff 	mov.w	r3, #4294967295
  408842:	930b      	str	r3, [sp, #44]	; 0x2c
  408844:	f7ff ba30 	b.w	407ca8 <_vfprintf_r+0x4cc>
  408848:	9a06      	ldr	r2, [sp, #24]
  40884a:	07d5      	lsls	r5, r2, #31
  40884c:	f57f aeb4 	bpl.w	4085b8 <_vfprintf_r+0xddc>
  408850:	e6a2      	b.n	408598 <_vfprintf_r+0xdbc>
  408852:	f108 0808 	add.w	r8, r8, #8
  408856:	e69a      	b.n	40858e <_vfprintf_r+0xdb2>
  408858:	aa23      	add	r2, sp, #140	; 0x8c
  40885a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40885c:	9808      	ldr	r0, [sp, #32]
  40885e:	f003 f8d7 	bl	40ba10 <__sprint_r>
  408862:	2800      	cmp	r0, #0
  408864:	f47f ad44 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408868:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40886a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40886c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408870:	e6a2      	b.n	4085b8 <_vfprintf_r+0xddc>
  408872:	2306      	movs	r3, #6
  408874:	9309      	str	r3, [sp, #36]	; 0x24
  408876:	e772      	b.n	40875e <_vfprintf_r+0xf82>
  408878:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40887c:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  408880:	f7ff bbc7 	b.w	408012 <_vfprintf_r+0x836>
  408884:	aa23      	add	r2, sp, #140	; 0x8c
  408886:	990a      	ldr	r1, [sp, #40]	; 0x28
  408888:	9808      	ldr	r0, [sp, #32]
  40888a:	f003 f8c1 	bl	40ba10 <__sprint_r>
  40888e:	2800      	cmp	r0, #0
  408890:	f47f ad2e 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408894:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408898:	e437      	b.n	40810a <_vfprintf_r+0x92e>
  40889a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40889c:	4ab4      	ldr	r2, [pc, #720]	; (408b70 <_vfprintf_r+0x1394>)
  40889e:	f8c8 2000 	str.w	r2, [r8]
  4088a2:	3301      	adds	r3, #1
  4088a4:	3401      	adds	r4, #1
  4088a6:	2201      	movs	r2, #1
  4088a8:	2b07      	cmp	r3, #7
  4088aa:	9425      	str	r4, [sp, #148]	; 0x94
  4088ac:	9324      	str	r3, [sp, #144]	; 0x90
  4088ae:	f8c8 2004 	str.w	r2, [r8, #4]
  4088b2:	f300 8124 	bgt.w	408afe <_vfprintf_r+0x1322>
  4088b6:	f108 0808 	add.w	r8, r8, #8
  4088ba:	b929      	cbnz	r1, 4088c8 <_vfprintf_r+0x10ec>
  4088bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4088be:	b91b      	cbnz	r3, 4088c8 <_vfprintf_r+0x10ec>
  4088c0:	9b06      	ldr	r3, [sp, #24]
  4088c2:	07de      	lsls	r6, r3, #31
  4088c4:	f57f a98f 	bpl.w	407be6 <_vfprintf_r+0x40a>
  4088c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4088ca:	9814      	ldr	r0, [sp, #80]	; 0x50
  4088cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4088ce:	f8c8 2000 	str.w	r2, [r8]
  4088d2:	3301      	adds	r3, #1
  4088d4:	4602      	mov	r2, r0
  4088d6:	4422      	add	r2, r4
  4088d8:	2b07      	cmp	r3, #7
  4088da:	9225      	str	r2, [sp, #148]	; 0x94
  4088dc:	f8c8 0004 	str.w	r0, [r8, #4]
  4088e0:	9324      	str	r3, [sp, #144]	; 0x90
  4088e2:	f300 8169 	bgt.w	408bb8 <_vfprintf_r+0x13dc>
  4088e6:	f108 0808 	add.w	r8, r8, #8
  4088ea:	2900      	cmp	r1, #0
  4088ec:	f2c0 8136 	blt.w	408b5c <_vfprintf_r+0x1380>
  4088f0:	9911      	ldr	r1, [sp, #68]	; 0x44
  4088f2:	f8c8 7000 	str.w	r7, [r8]
  4088f6:	3301      	adds	r3, #1
  4088f8:	188c      	adds	r4, r1, r2
  4088fa:	2b07      	cmp	r3, #7
  4088fc:	9425      	str	r4, [sp, #148]	; 0x94
  4088fe:	9324      	str	r3, [sp, #144]	; 0x90
  408900:	f8c8 1004 	str.w	r1, [r8, #4]
  408904:	f77f a96d 	ble.w	407be2 <_vfprintf_r+0x406>
  408908:	e4e0      	b.n	4082cc <_vfprintf_r+0xaf0>
  40890a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40890c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40890e:	6813      	ldr	r3, [r2, #0]
  408910:	17cd      	asrs	r5, r1, #31
  408912:	4608      	mov	r0, r1
  408914:	3204      	adds	r2, #4
  408916:	4629      	mov	r1, r5
  408918:	920e      	str	r2, [sp, #56]	; 0x38
  40891a:	e9c3 0100 	strd	r0, r1, [r3]
  40891e:	f7fe bfa9 	b.w	407874 <_vfprintf_r+0x98>
  408922:	46da      	mov	sl, fp
  408924:	f7ff bbc4 	b.w	4080b0 <_vfprintf_r+0x8d4>
  408928:	aa23      	add	r2, sp, #140	; 0x8c
  40892a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40892c:	9808      	ldr	r0, [sp, #32]
  40892e:	f003 f86f 	bl	40ba10 <__sprint_r>
  408932:	2800      	cmp	r0, #0
  408934:	f47f acdc 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408938:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40893a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40893e:	f7ff bbfd 	b.w	40813c <_vfprintf_r+0x960>
  408942:	4638      	mov	r0, r7
  408944:	9409      	str	r4, [sp, #36]	; 0x24
  408946:	f7fe fedb 	bl	407700 <strlen>
  40894a:	950e      	str	r5, [sp, #56]	; 0x38
  40894c:	900d      	str	r0, [sp, #52]	; 0x34
  40894e:	f8cd b018 	str.w	fp, [sp, #24]
  408952:	4603      	mov	r3, r0
  408954:	f7ff ba36 	b.w	407dc4 <_vfprintf_r+0x5e8>
  408958:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40895c:	2300      	movs	r3, #0
  40895e:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  408962:	9309      	str	r3, [sp, #36]	; 0x24
  408964:	f7ff b86f 	b.w	407a46 <_vfprintf_r+0x26a>
  408968:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40896a:	9310      	str	r3, [sp, #64]	; 0x40
  40896c:	461a      	mov	r2, r3
  40896e:	3303      	adds	r3, #3
  408970:	db04      	blt.n	40897c <_vfprintf_r+0x11a0>
  408972:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408974:	4619      	mov	r1, r3
  408976:	4291      	cmp	r1, r2
  408978:	f6bf af45 	bge.w	408806 <_vfprintf_r+0x102a>
  40897c:	3e02      	subs	r6, #2
  40897e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408980:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  408984:	3b01      	subs	r3, #1
  408986:	2b00      	cmp	r3, #0
  408988:	931d      	str	r3, [sp, #116]	; 0x74
  40898a:	bfbd      	ittte	lt
  40898c:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  40898e:	f1c3 0301 	rsblt	r3, r3, #1
  408992:	222d      	movlt	r2, #45	; 0x2d
  408994:	222b      	movge	r2, #43	; 0x2b
  408996:	2b09      	cmp	r3, #9
  408998:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40899c:	f340 813e 	ble.w	408c1c <_vfprintf_r+0x1440>
  4089a0:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  4089a4:	4620      	mov	r0, r4
  4089a6:	4d73      	ldr	r5, [pc, #460]	; (408b74 <_vfprintf_r+0x1398>)
  4089a8:	e000      	b.n	4089ac <_vfprintf_r+0x11d0>
  4089aa:	4610      	mov	r0, r2
  4089ac:	fb85 1203 	smull	r1, r2, r5, r3
  4089b0:	17d9      	asrs	r1, r3, #31
  4089b2:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4089b6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4089ba:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4089be:	3230      	adds	r2, #48	; 0x30
  4089c0:	2909      	cmp	r1, #9
  4089c2:	f800 2c01 	strb.w	r2, [r0, #-1]
  4089c6:	460b      	mov	r3, r1
  4089c8:	f100 32ff 	add.w	r2, r0, #4294967295
  4089cc:	dced      	bgt.n	4089aa <_vfprintf_r+0x11ce>
  4089ce:	3330      	adds	r3, #48	; 0x30
  4089d0:	3802      	subs	r0, #2
  4089d2:	b2d9      	uxtb	r1, r3
  4089d4:	4284      	cmp	r4, r0
  4089d6:	f802 1c01 	strb.w	r1, [r2, #-1]
  4089da:	f240 8190 	bls.w	408cfe <_vfprintf_r+0x1522>
  4089de:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  4089e2:	4613      	mov	r3, r2
  4089e4:	e001      	b.n	4089ea <_vfprintf_r+0x120e>
  4089e6:	f813 1b01 	ldrb.w	r1, [r3], #1
  4089ea:	f800 1b01 	strb.w	r1, [r0], #1
  4089ee:	42a3      	cmp	r3, r4
  4089f0:	d1f9      	bne.n	4089e6 <_vfprintf_r+0x120a>
  4089f2:	3301      	adds	r3, #1
  4089f4:	1a9b      	subs	r3, r3, r2
  4089f6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4089fa:	4413      	add	r3, r2
  4089fc:	aa1f      	add	r2, sp, #124	; 0x7c
  4089fe:	1a9b      	subs	r3, r3, r2
  408a00:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408a02:	9319      	str	r3, [sp, #100]	; 0x64
  408a04:	2a01      	cmp	r2, #1
  408a06:	4413      	add	r3, r2
  408a08:	930d      	str	r3, [sp, #52]	; 0x34
  408a0a:	f340 8145 	ble.w	408c98 <_vfprintf_r+0x14bc>
  408a0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408a10:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408a12:	4413      	add	r3, r2
  408a14:	930d      	str	r3, [sp, #52]	; 0x34
  408a16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408a1a:	9307      	str	r3, [sp, #28]
  408a1c:	2300      	movs	r3, #0
  408a1e:	9310      	str	r3, [sp, #64]	; 0x40
  408a20:	e700      	b.n	408824 <_vfprintf_r+0x1048>
  408a22:	aa23      	add	r2, sp, #140	; 0x8c
  408a24:	990a      	ldr	r1, [sp, #40]	; 0x28
  408a26:	9808      	ldr	r0, [sp, #32]
  408a28:	f002 fff2 	bl	40ba10 <__sprint_r>
  408a2c:	2800      	cmp	r0, #0
  408a2e:	f47f ac5f 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408a32:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408a34:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408a38:	e4d1      	b.n	4083de <_vfprintf_r+0xc02>
  408a3a:	4623      	mov	r3, r4
  408a3c:	e6d5      	b.n	4087ea <_vfprintf_r+0x100e>
  408a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408a40:	9710      	str	r7, [sp, #64]	; 0x40
  408a42:	2b06      	cmp	r3, #6
  408a44:	bf28      	it	cs
  408a46:	2306      	movcs	r3, #6
  408a48:	9709      	str	r7, [sp, #36]	; 0x24
  408a4a:	46ba      	mov	sl, r7
  408a4c:	9307      	str	r3, [sp, #28]
  408a4e:	950e      	str	r5, [sp, #56]	; 0x38
  408a50:	f8cd b018 	str.w	fp, [sp, #24]
  408a54:	930d      	str	r3, [sp, #52]	; 0x34
  408a56:	4f48      	ldr	r7, [pc, #288]	; (408b78 <_vfprintf_r+0x139c>)
  408a58:	f7fe bff2 	b.w	407a40 <_vfprintf_r+0x264>
  408a5c:	aa23      	add	r2, sp, #140	; 0x8c
  408a5e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408a60:	9808      	ldr	r0, [sp, #32]
  408a62:	f002 ffd5 	bl	40ba10 <__sprint_r>
  408a66:	2800      	cmp	r0, #0
  408a68:	f47f ac42 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408a6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408a6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408a70:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408a72:	1ad3      	subs	r3, r2, r3
  408a74:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408a78:	e5b6      	b.n	4085e8 <_vfprintf_r+0xe0c>
  408a7a:	46a2      	mov	sl, r4
  408a7c:	f7ff bb18 	b.w	4080b0 <_vfprintf_r+0x8d4>
  408a80:	a821      	add	r0, sp, #132	; 0x84
  408a82:	a91e      	add	r1, sp, #120	; 0x78
  408a84:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408a86:	9004      	str	r0, [sp, #16]
  408a88:	9103      	str	r1, [sp, #12]
  408a8a:	a81d      	add	r0, sp, #116	; 0x74
  408a8c:	2103      	movs	r1, #3
  408a8e:	9002      	str	r0, [sp, #8]
  408a90:	9a07      	ldr	r2, [sp, #28]
  408a92:	9501      	str	r5, [sp, #4]
  408a94:	4653      	mov	r3, sl
  408a96:	9100      	str	r1, [sp, #0]
  408a98:	9808      	ldr	r0, [sp, #32]
  408a9a:	f000 fa95 	bl	408fc8 <_dtoa_r>
  408a9e:	4607      	mov	r7, r0
  408aa0:	1944      	adds	r4, r0, r5
  408aa2:	783b      	ldrb	r3, [r7, #0]
  408aa4:	2b30      	cmp	r3, #48	; 0x30
  408aa6:	f000 80ca 	beq.w	408c3e <_vfprintf_r+0x1462>
  408aaa:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  408aac:	442c      	add	r4, r5
  408aae:	e689      	b.n	4087c4 <_vfprintf_r+0xfe8>
  408ab0:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408ab2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408ab4:	4413      	add	r3, r2
  408ab6:	9a10      	ldr	r2, [sp, #64]	; 0x40
  408ab8:	930d      	str	r3, [sp, #52]	; 0x34
  408aba:	2a00      	cmp	r2, #0
  408abc:	f340 80e4 	ble.w	408c88 <_vfprintf_r+0x14ac>
  408ac0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408ac4:	9307      	str	r3, [sp, #28]
  408ac6:	2667      	movs	r6, #103	; 0x67
  408ac8:	e6ac      	b.n	408824 <_vfprintf_r+0x1048>
  408aca:	2b00      	cmp	r3, #0
  408acc:	f340 80fb 	ble.w	408cc6 <_vfprintf_r+0x14ea>
  408ad0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408ad2:	2a00      	cmp	r2, #0
  408ad4:	f040 80ce 	bne.w	408c74 <_vfprintf_r+0x1498>
  408ad8:	f01b 0f01 	tst.w	fp, #1
  408adc:	f040 80ca 	bne.w	408c74 <_vfprintf_r+0x1498>
  408ae0:	9307      	str	r3, [sp, #28]
  408ae2:	930d      	str	r3, [sp, #52]	; 0x34
  408ae4:	e69e      	b.n	408824 <_vfprintf_r+0x1048>
  408ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408ae8:	9307      	str	r3, [sp, #28]
  408aea:	930d      	str	r3, [sp, #52]	; 0x34
  408aec:	9009      	str	r0, [sp, #36]	; 0x24
  408aee:	950e      	str	r5, [sp, #56]	; 0x38
  408af0:	f8cd b018 	str.w	fp, [sp, #24]
  408af4:	9010      	str	r0, [sp, #64]	; 0x40
  408af6:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408afa:	f7fe bfa1 	b.w	407a40 <_vfprintf_r+0x264>
  408afe:	aa23      	add	r2, sp, #140	; 0x8c
  408b00:	990a      	ldr	r1, [sp, #40]	; 0x28
  408b02:	9808      	ldr	r0, [sp, #32]
  408b04:	f002 ff84 	bl	40ba10 <__sprint_r>
  408b08:	2800      	cmp	r0, #0
  408b0a:	f47f abf1 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408b0e:	991d      	ldr	r1, [sp, #116]	; 0x74
  408b10:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408b12:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408b16:	e6d0      	b.n	4088ba <_vfprintf_r+0x10de>
  408b18:	2e47      	cmp	r6, #71	; 0x47
  408b1a:	f47f ae52 	bne.w	4087c2 <_vfprintf_r+0xfe6>
  408b1e:	f01b 0f01 	tst.w	fp, #1
  408b22:	f000 80da 	beq.w	408cda <_vfprintf_r+0x14fe>
  408b26:	2e46      	cmp	r6, #70	; 0x46
  408b28:	eb07 0405 	add.w	r4, r7, r5
  408b2c:	d0b9      	beq.n	408aa2 <_vfprintf_r+0x12c6>
  408b2e:	e649      	b.n	4087c4 <_vfprintf_r+0xfe8>
  408b30:	a821      	add	r0, sp, #132	; 0x84
  408b32:	a91e      	add	r1, sp, #120	; 0x78
  408b34:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408b36:	9004      	str	r0, [sp, #16]
  408b38:	9103      	str	r1, [sp, #12]
  408b3a:	a81d      	add	r0, sp, #116	; 0x74
  408b3c:	2103      	movs	r1, #3
  408b3e:	9002      	str	r0, [sp, #8]
  408b40:	9a07      	ldr	r2, [sp, #28]
  408b42:	9401      	str	r4, [sp, #4]
  408b44:	4653      	mov	r3, sl
  408b46:	9100      	str	r1, [sp, #0]
  408b48:	9808      	ldr	r0, [sp, #32]
  408b4a:	f000 fa3d 	bl	408fc8 <_dtoa_r>
  408b4e:	4625      	mov	r5, r4
  408b50:	4607      	mov	r7, r0
  408b52:	e7e8      	b.n	408b26 <_vfprintf_r+0x134a>
  408b54:	2300      	movs	r3, #0
  408b56:	9309      	str	r3, [sp, #36]	; 0x24
  408b58:	f7fe bec1 	b.w	4078de <_vfprintf_r+0x102>
  408b5c:	424e      	negs	r6, r1
  408b5e:	3110      	adds	r1, #16
  408b60:	4d06      	ldr	r5, [pc, #24]	; (408b7c <_vfprintf_r+0x13a0>)
  408b62:	da43      	bge.n	408bec <_vfprintf_r+0x1410>
  408b64:	2410      	movs	r4, #16
  408b66:	f8dd a020 	ldr.w	sl, [sp, #32]
  408b6a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408b6e:	e00c      	b.n	408b8a <_vfprintf_r+0x13ae>
  408b70:	0040c810 	.word	0x0040c810
  408b74:	66666667 	.word	0x66666667
  408b78:	0040c808 	.word	0x0040c808
  408b7c:	0040c824 	.word	0x0040c824
  408b80:	f108 0808 	add.w	r8, r8, #8
  408b84:	3e10      	subs	r6, #16
  408b86:	2e10      	cmp	r6, #16
  408b88:	dd30      	ble.n	408bec <_vfprintf_r+0x1410>
  408b8a:	3301      	adds	r3, #1
  408b8c:	3210      	adds	r2, #16
  408b8e:	2b07      	cmp	r3, #7
  408b90:	9225      	str	r2, [sp, #148]	; 0x94
  408b92:	9324      	str	r3, [sp, #144]	; 0x90
  408b94:	f8c8 5000 	str.w	r5, [r8]
  408b98:	f8c8 4004 	str.w	r4, [r8, #4]
  408b9c:	ddf0      	ble.n	408b80 <_vfprintf_r+0x13a4>
  408b9e:	aa23      	add	r2, sp, #140	; 0x8c
  408ba0:	4659      	mov	r1, fp
  408ba2:	4650      	mov	r0, sl
  408ba4:	f002 ff34 	bl	40ba10 <__sprint_r>
  408ba8:	2800      	cmp	r0, #0
  408baa:	f47f aeba 	bne.w	408922 <_vfprintf_r+0x1146>
  408bae:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408bb0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408bb2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408bb6:	e7e5      	b.n	408b84 <_vfprintf_r+0x13a8>
  408bb8:	aa23      	add	r2, sp, #140	; 0x8c
  408bba:	990a      	ldr	r1, [sp, #40]	; 0x28
  408bbc:	9808      	ldr	r0, [sp, #32]
  408bbe:	f002 ff27 	bl	40ba10 <__sprint_r>
  408bc2:	2800      	cmp	r0, #0
  408bc4:	f47f ab94 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408bc8:	991d      	ldr	r1, [sp, #116]	; 0x74
  408bca:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408bcc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408bce:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408bd2:	e68a      	b.n	4088ea <_vfprintf_r+0x110e>
  408bd4:	9808      	ldr	r0, [sp, #32]
  408bd6:	aa23      	add	r2, sp, #140	; 0x8c
  408bd8:	4651      	mov	r1, sl
  408bda:	f002 ff19 	bl	40ba10 <__sprint_r>
  408bde:	2800      	cmp	r0, #0
  408be0:	f43f aa64 	beq.w	4080ac <_vfprintf_r+0x8d0>
  408be4:	f7ff ba64 	b.w	4080b0 <_vfprintf_r+0x8d4>
  408be8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408bea:	e5fe      	b.n	4087ea <_vfprintf_r+0x100e>
  408bec:	3301      	adds	r3, #1
  408bee:	4432      	add	r2, r6
  408bf0:	2b07      	cmp	r3, #7
  408bf2:	e888 0060 	stmia.w	r8, {r5, r6}
  408bf6:	9225      	str	r2, [sp, #148]	; 0x94
  408bf8:	9324      	str	r3, [sp, #144]	; 0x90
  408bfa:	f108 0808 	add.w	r8, r8, #8
  408bfe:	f77f ae77 	ble.w	4088f0 <_vfprintf_r+0x1114>
  408c02:	aa23      	add	r2, sp, #140	; 0x8c
  408c04:	990a      	ldr	r1, [sp, #40]	; 0x28
  408c06:	9808      	ldr	r0, [sp, #32]
  408c08:	f002 ff02 	bl	40ba10 <__sprint_r>
  408c0c:	2800      	cmp	r0, #0
  408c0e:	f47f ab6f 	bne.w	4082f0 <_vfprintf_r+0xb14>
  408c12:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408c14:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408c16:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408c1a:	e669      	b.n	4088f0 <_vfprintf_r+0x1114>
  408c1c:	3330      	adds	r3, #48	; 0x30
  408c1e:	2230      	movs	r2, #48	; 0x30
  408c20:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  408c24:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  408c28:	ab20      	add	r3, sp, #128	; 0x80
  408c2a:	e6e7      	b.n	4089fc <_vfprintf_r+0x1220>
  408c2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408c2e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408c30:	4413      	add	r3, r2
  408c32:	930d      	str	r3, [sp, #52]	; 0x34
  408c34:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408c38:	9307      	str	r3, [sp, #28]
  408c3a:	2667      	movs	r6, #103	; 0x67
  408c3c:	e5f2      	b.n	408824 <_vfprintf_r+0x1048>
  408c3e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408c40:	9807      	ldr	r0, [sp, #28]
  408c42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408c44:	4651      	mov	r1, sl
  408c46:	f7fd fff9 	bl	406c3c <__aeabi_dcmpeq>
  408c4a:	2800      	cmp	r0, #0
  408c4c:	f47f af2d 	bne.w	408aaa <_vfprintf_r+0x12ce>
  408c50:	f1c5 0501 	rsb	r5, r5, #1
  408c54:	951d      	str	r5, [sp, #116]	; 0x74
  408c56:	442c      	add	r4, r5
  408c58:	e5b4      	b.n	4087c4 <_vfprintf_r+0xfe8>
  408c5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408c5c:	4f33      	ldr	r7, [pc, #204]	; (408d2c <_vfprintf_r+0x1550>)
  408c5e:	2b00      	cmp	r3, #0
  408c60:	bfb6      	itet	lt
  408c62:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  408c66:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  408c6a:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  408c6e:	4b30      	ldr	r3, [pc, #192]	; (408d30 <_vfprintf_r+0x1554>)
  408c70:	f7ff b9d1 	b.w	408016 <_vfprintf_r+0x83a>
  408c74:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408c76:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408c78:	4413      	add	r3, r2
  408c7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408c7c:	441a      	add	r2, r3
  408c7e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  408c82:	920d      	str	r2, [sp, #52]	; 0x34
  408c84:	9307      	str	r3, [sp, #28]
  408c86:	e5cd      	b.n	408824 <_vfprintf_r+0x1048>
  408c88:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408c8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  408c8c:	f1c3 0301 	rsb	r3, r3, #1
  408c90:	441a      	add	r2, r3
  408c92:	4613      	mov	r3, r2
  408c94:	920d      	str	r2, [sp, #52]	; 0x34
  408c96:	e713      	b.n	408ac0 <_vfprintf_r+0x12e4>
  408c98:	f01b 0301 	ands.w	r3, fp, #1
  408c9c:	9310      	str	r3, [sp, #64]	; 0x40
  408c9e:	f47f aeb6 	bne.w	408a0e <_vfprintf_r+0x1232>
  408ca2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408ca4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408ca8:	9307      	str	r3, [sp, #28]
  408caa:	e5bb      	b.n	408824 <_vfprintf_r+0x1048>
  408cac:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408cae:	f899 6001 	ldrb.w	r6, [r9, #1]
  408cb2:	6823      	ldr	r3, [r4, #0]
  408cb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  408cb8:	9309      	str	r3, [sp, #36]	; 0x24
  408cba:	4623      	mov	r3, r4
  408cbc:	3304      	adds	r3, #4
  408cbe:	4681      	mov	r9, r0
  408cc0:	930e      	str	r3, [sp, #56]	; 0x38
  408cc2:	f7fe be0a 	b.w	4078da <_vfprintf_r+0xfe>
  408cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408cc8:	b913      	cbnz	r3, 408cd0 <_vfprintf_r+0x14f4>
  408cca:	f01b 0f01 	tst.w	fp, #1
  408cce:	d002      	beq.n	408cd6 <_vfprintf_r+0x14fa>
  408cd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408cd2:	3301      	adds	r3, #1
  408cd4:	e7d1      	b.n	408c7a <_vfprintf_r+0x149e>
  408cd6:	2301      	movs	r3, #1
  408cd8:	e702      	b.n	408ae0 <_vfprintf_r+0x1304>
  408cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408cdc:	1bdb      	subs	r3, r3, r7
  408cde:	9311      	str	r3, [sp, #68]	; 0x44
  408ce0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408ce2:	2b47      	cmp	r3, #71	; 0x47
  408ce4:	f43f ae40 	beq.w	408968 <_vfprintf_r+0x118c>
  408ce8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408cea:	9310      	str	r3, [sp, #64]	; 0x40
  408cec:	e647      	b.n	40897e <_vfprintf_r+0x11a2>
  408cee:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408cf2:	f7ff b81d 	b.w	407d30 <_vfprintf_r+0x554>
  408cf6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408cfa:	f7ff b918 	b.w	407f2e <_vfprintf_r+0x752>
  408cfe:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  408d02:	e67b      	b.n	4089fc <_vfprintf_r+0x1220>
  408d04:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408d08:	f7ff b866 	b.w	407dd8 <_vfprintf_r+0x5fc>
  408d0c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408d10:	f7ff b9ac 	b.w	40806c <_vfprintf_r+0x890>
  408d14:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408d18:	f7ff b934 	b.w	407f84 <_vfprintf_r+0x7a8>
  408d1c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408d20:	f7ff b8b0 	b.w	407e84 <_vfprintf_r+0x6a8>
  408d24:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408d28:	f7ff b945 	b.w	407fb6 <_vfprintf_r+0x7da>
  408d2c:	0040c7dc 	.word	0x0040c7dc
  408d30:	0040c7d8 	.word	0x0040c7d8

00408d34 <__sbprintf>:
  408d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408d38:	460c      	mov	r4, r1
  408d3a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  408d3e:	8989      	ldrh	r1, [r1, #12]
  408d40:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408d42:	89e5      	ldrh	r5, [r4, #14]
  408d44:	9619      	str	r6, [sp, #100]	; 0x64
  408d46:	f021 0102 	bic.w	r1, r1, #2
  408d4a:	4606      	mov	r6, r0
  408d4c:	69e0      	ldr	r0, [r4, #28]
  408d4e:	f8ad 100c 	strh.w	r1, [sp, #12]
  408d52:	4617      	mov	r7, r2
  408d54:	f44f 6180 	mov.w	r1, #1024	; 0x400
  408d58:	6a62      	ldr	r2, [r4, #36]	; 0x24
  408d5a:	f8ad 500e 	strh.w	r5, [sp, #14]
  408d5e:	4698      	mov	r8, r3
  408d60:	ad1a      	add	r5, sp, #104	; 0x68
  408d62:	2300      	movs	r3, #0
  408d64:	9007      	str	r0, [sp, #28]
  408d66:	a816      	add	r0, sp, #88	; 0x58
  408d68:	9209      	str	r2, [sp, #36]	; 0x24
  408d6a:	9306      	str	r3, [sp, #24]
  408d6c:	9500      	str	r5, [sp, #0]
  408d6e:	9504      	str	r5, [sp, #16]
  408d70:	9102      	str	r1, [sp, #8]
  408d72:	9105      	str	r1, [sp, #20]
  408d74:	f001 fc82 	bl	40a67c <__retarget_lock_init_recursive>
  408d78:	4643      	mov	r3, r8
  408d7a:	463a      	mov	r2, r7
  408d7c:	4669      	mov	r1, sp
  408d7e:	4630      	mov	r0, r6
  408d80:	f7fe fd2c 	bl	4077dc <_vfprintf_r>
  408d84:	1e05      	subs	r5, r0, #0
  408d86:	db07      	blt.n	408d98 <__sbprintf+0x64>
  408d88:	4630      	mov	r0, r6
  408d8a:	4669      	mov	r1, sp
  408d8c:	f001 f8e6 	bl	409f5c <_fflush_r>
  408d90:	2800      	cmp	r0, #0
  408d92:	bf18      	it	ne
  408d94:	f04f 35ff 	movne.w	r5, #4294967295
  408d98:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  408d9c:	065b      	lsls	r3, r3, #25
  408d9e:	d503      	bpl.n	408da8 <__sbprintf+0x74>
  408da0:	89a3      	ldrh	r3, [r4, #12]
  408da2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408da6:	81a3      	strh	r3, [r4, #12]
  408da8:	9816      	ldr	r0, [sp, #88]	; 0x58
  408daa:	f001 fc69 	bl	40a680 <__retarget_lock_close_recursive>
  408dae:	4628      	mov	r0, r5
  408db0:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  408db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00408db8 <__swsetup_r>:
  408db8:	b538      	push	{r3, r4, r5, lr}
  408dba:	4b30      	ldr	r3, [pc, #192]	; (408e7c <__swsetup_r+0xc4>)
  408dbc:	681b      	ldr	r3, [r3, #0]
  408dbe:	4605      	mov	r5, r0
  408dc0:	460c      	mov	r4, r1
  408dc2:	b113      	cbz	r3, 408dca <__swsetup_r+0x12>
  408dc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  408dc6:	2a00      	cmp	r2, #0
  408dc8:	d038      	beq.n	408e3c <__swsetup_r+0x84>
  408dca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408dce:	b293      	uxth	r3, r2
  408dd0:	0718      	lsls	r0, r3, #28
  408dd2:	d50c      	bpl.n	408dee <__swsetup_r+0x36>
  408dd4:	6920      	ldr	r0, [r4, #16]
  408dd6:	b1a8      	cbz	r0, 408e04 <__swsetup_r+0x4c>
  408dd8:	f013 0201 	ands.w	r2, r3, #1
  408ddc:	d01e      	beq.n	408e1c <__swsetup_r+0x64>
  408dde:	6963      	ldr	r3, [r4, #20]
  408de0:	2200      	movs	r2, #0
  408de2:	425b      	negs	r3, r3
  408de4:	61a3      	str	r3, [r4, #24]
  408de6:	60a2      	str	r2, [r4, #8]
  408de8:	b1f0      	cbz	r0, 408e28 <__swsetup_r+0x70>
  408dea:	2000      	movs	r0, #0
  408dec:	bd38      	pop	{r3, r4, r5, pc}
  408dee:	06d9      	lsls	r1, r3, #27
  408df0:	d53c      	bpl.n	408e6c <__swsetup_r+0xb4>
  408df2:	0758      	lsls	r0, r3, #29
  408df4:	d426      	bmi.n	408e44 <__swsetup_r+0x8c>
  408df6:	6920      	ldr	r0, [r4, #16]
  408df8:	f042 0308 	orr.w	r3, r2, #8
  408dfc:	81a3      	strh	r3, [r4, #12]
  408dfe:	b29b      	uxth	r3, r3
  408e00:	2800      	cmp	r0, #0
  408e02:	d1e9      	bne.n	408dd8 <__swsetup_r+0x20>
  408e04:	f403 7220 	and.w	r2, r3, #640	; 0x280
  408e08:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408e0c:	d0e4      	beq.n	408dd8 <__swsetup_r+0x20>
  408e0e:	4628      	mov	r0, r5
  408e10:	4621      	mov	r1, r4
  408e12:	f001 fc69 	bl	40a6e8 <__smakebuf_r>
  408e16:	89a3      	ldrh	r3, [r4, #12]
  408e18:	6920      	ldr	r0, [r4, #16]
  408e1a:	e7dd      	b.n	408dd8 <__swsetup_r+0x20>
  408e1c:	0799      	lsls	r1, r3, #30
  408e1e:	bf58      	it	pl
  408e20:	6962      	ldrpl	r2, [r4, #20]
  408e22:	60a2      	str	r2, [r4, #8]
  408e24:	2800      	cmp	r0, #0
  408e26:	d1e0      	bne.n	408dea <__swsetup_r+0x32>
  408e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408e2c:	061a      	lsls	r2, r3, #24
  408e2e:	d5dd      	bpl.n	408dec <__swsetup_r+0x34>
  408e30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408e34:	81a3      	strh	r3, [r4, #12]
  408e36:	f04f 30ff 	mov.w	r0, #4294967295
  408e3a:	bd38      	pop	{r3, r4, r5, pc}
  408e3c:	4618      	mov	r0, r3
  408e3e:	f001 f8e5 	bl	40a00c <__sinit>
  408e42:	e7c2      	b.n	408dca <__swsetup_r+0x12>
  408e44:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408e46:	b151      	cbz	r1, 408e5e <__swsetup_r+0xa6>
  408e48:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408e4c:	4299      	cmp	r1, r3
  408e4e:	d004      	beq.n	408e5a <__swsetup_r+0xa2>
  408e50:	4628      	mov	r0, r5
  408e52:	f001 f97d 	bl	40a150 <_free_r>
  408e56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408e5a:	2300      	movs	r3, #0
  408e5c:	6323      	str	r3, [r4, #48]	; 0x30
  408e5e:	2300      	movs	r3, #0
  408e60:	6920      	ldr	r0, [r4, #16]
  408e62:	6063      	str	r3, [r4, #4]
  408e64:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  408e68:	6020      	str	r0, [r4, #0]
  408e6a:	e7c5      	b.n	408df8 <__swsetup_r+0x40>
  408e6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  408e70:	2309      	movs	r3, #9
  408e72:	602b      	str	r3, [r5, #0]
  408e74:	f04f 30ff 	mov.w	r0, #4294967295
  408e78:	81a2      	strh	r2, [r4, #12]
  408e7a:	bd38      	pop	{r3, r4, r5, pc}
  408e7c:	2040000c 	.word	0x2040000c

00408e80 <register_fini>:
  408e80:	4b02      	ldr	r3, [pc, #8]	; (408e8c <register_fini+0xc>)
  408e82:	b113      	cbz	r3, 408e8a <register_fini+0xa>
  408e84:	4802      	ldr	r0, [pc, #8]	; (408e90 <register_fini+0x10>)
  408e86:	f000 b805 	b.w	408e94 <atexit>
  408e8a:	4770      	bx	lr
  408e8c:	00000000 	.word	0x00000000
  408e90:	0040a07d 	.word	0x0040a07d

00408e94 <atexit>:
  408e94:	2300      	movs	r3, #0
  408e96:	4601      	mov	r1, r0
  408e98:	461a      	mov	r2, r3
  408e9a:	4618      	mov	r0, r3
  408e9c:	f002 bdd8 	b.w	40ba50 <__register_exitproc>

00408ea0 <quorem>:
  408ea0:	6902      	ldr	r2, [r0, #16]
  408ea2:	690b      	ldr	r3, [r1, #16]
  408ea4:	4293      	cmp	r3, r2
  408ea6:	f300 808d 	bgt.w	408fc4 <quorem+0x124>
  408eaa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408eae:	f103 38ff 	add.w	r8, r3, #4294967295
  408eb2:	f101 0714 	add.w	r7, r1, #20
  408eb6:	f100 0b14 	add.w	fp, r0, #20
  408eba:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  408ebe:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  408ec2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  408ec6:	b083      	sub	sp, #12
  408ec8:	3201      	adds	r2, #1
  408eca:	fbb3 f9f2 	udiv	r9, r3, r2
  408ece:	eb0b 0304 	add.w	r3, fp, r4
  408ed2:	9400      	str	r4, [sp, #0]
  408ed4:	eb07 0a04 	add.w	sl, r7, r4
  408ed8:	9301      	str	r3, [sp, #4]
  408eda:	f1b9 0f00 	cmp.w	r9, #0
  408ede:	d039      	beq.n	408f54 <quorem+0xb4>
  408ee0:	2500      	movs	r5, #0
  408ee2:	462e      	mov	r6, r5
  408ee4:	46bc      	mov	ip, r7
  408ee6:	46de      	mov	lr, fp
  408ee8:	f85c 4b04 	ldr.w	r4, [ip], #4
  408eec:	f8de 3000 	ldr.w	r3, [lr]
  408ef0:	b2a2      	uxth	r2, r4
  408ef2:	fb09 5502 	mla	r5, r9, r2, r5
  408ef6:	0c22      	lsrs	r2, r4, #16
  408ef8:	0c2c      	lsrs	r4, r5, #16
  408efa:	fb09 4202 	mla	r2, r9, r2, r4
  408efe:	b2ad      	uxth	r5, r5
  408f00:	1b75      	subs	r5, r6, r5
  408f02:	b296      	uxth	r6, r2
  408f04:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  408f08:	fa15 f383 	uxtah	r3, r5, r3
  408f0c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  408f10:	b29b      	uxth	r3, r3
  408f12:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  408f16:	45e2      	cmp	sl, ip
  408f18:	ea4f 4512 	mov.w	r5, r2, lsr #16
  408f1c:	f84e 3b04 	str.w	r3, [lr], #4
  408f20:	ea4f 4626 	mov.w	r6, r6, asr #16
  408f24:	d2e0      	bcs.n	408ee8 <quorem+0x48>
  408f26:	9b00      	ldr	r3, [sp, #0]
  408f28:	f85b 3003 	ldr.w	r3, [fp, r3]
  408f2c:	b993      	cbnz	r3, 408f54 <quorem+0xb4>
  408f2e:	9c01      	ldr	r4, [sp, #4]
  408f30:	1f23      	subs	r3, r4, #4
  408f32:	459b      	cmp	fp, r3
  408f34:	d20c      	bcs.n	408f50 <quorem+0xb0>
  408f36:	f854 3c04 	ldr.w	r3, [r4, #-4]
  408f3a:	b94b      	cbnz	r3, 408f50 <quorem+0xb0>
  408f3c:	f1a4 0308 	sub.w	r3, r4, #8
  408f40:	e002      	b.n	408f48 <quorem+0xa8>
  408f42:	681a      	ldr	r2, [r3, #0]
  408f44:	3b04      	subs	r3, #4
  408f46:	b91a      	cbnz	r2, 408f50 <quorem+0xb0>
  408f48:	459b      	cmp	fp, r3
  408f4a:	f108 38ff 	add.w	r8, r8, #4294967295
  408f4e:	d3f8      	bcc.n	408f42 <quorem+0xa2>
  408f50:	f8c0 8010 	str.w	r8, [r0, #16]
  408f54:	4604      	mov	r4, r0
  408f56:	f002 fa23 	bl	40b3a0 <__mcmp>
  408f5a:	2800      	cmp	r0, #0
  408f5c:	db2e      	blt.n	408fbc <quorem+0x11c>
  408f5e:	f109 0901 	add.w	r9, r9, #1
  408f62:	465d      	mov	r5, fp
  408f64:	2300      	movs	r3, #0
  408f66:	f857 1b04 	ldr.w	r1, [r7], #4
  408f6a:	6828      	ldr	r0, [r5, #0]
  408f6c:	b28a      	uxth	r2, r1
  408f6e:	1a9a      	subs	r2, r3, r2
  408f70:	0c0b      	lsrs	r3, r1, #16
  408f72:	fa12 f280 	uxtah	r2, r2, r0
  408f76:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  408f7a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  408f7e:	b292      	uxth	r2, r2
  408f80:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408f84:	45ba      	cmp	sl, r7
  408f86:	f845 2b04 	str.w	r2, [r5], #4
  408f8a:	ea4f 4323 	mov.w	r3, r3, asr #16
  408f8e:	d2ea      	bcs.n	408f66 <quorem+0xc6>
  408f90:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  408f94:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  408f98:	b982      	cbnz	r2, 408fbc <quorem+0x11c>
  408f9a:	1f1a      	subs	r2, r3, #4
  408f9c:	4593      	cmp	fp, r2
  408f9e:	d20b      	bcs.n	408fb8 <quorem+0x118>
  408fa0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  408fa4:	b942      	cbnz	r2, 408fb8 <quorem+0x118>
  408fa6:	3b08      	subs	r3, #8
  408fa8:	e002      	b.n	408fb0 <quorem+0x110>
  408faa:	681a      	ldr	r2, [r3, #0]
  408fac:	3b04      	subs	r3, #4
  408fae:	b91a      	cbnz	r2, 408fb8 <quorem+0x118>
  408fb0:	459b      	cmp	fp, r3
  408fb2:	f108 38ff 	add.w	r8, r8, #4294967295
  408fb6:	d3f8      	bcc.n	408faa <quorem+0x10a>
  408fb8:	f8c4 8010 	str.w	r8, [r4, #16]
  408fbc:	4648      	mov	r0, r9
  408fbe:	b003      	add	sp, #12
  408fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408fc4:	2000      	movs	r0, #0
  408fc6:	4770      	bx	lr

00408fc8 <_dtoa_r>:
  408fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408fcc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  408fce:	b09b      	sub	sp, #108	; 0x6c
  408fd0:	4604      	mov	r4, r0
  408fd2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  408fd4:	4692      	mov	sl, r2
  408fd6:	469b      	mov	fp, r3
  408fd8:	b141      	cbz	r1, 408fec <_dtoa_r+0x24>
  408fda:	6c42      	ldr	r2, [r0, #68]	; 0x44
  408fdc:	604a      	str	r2, [r1, #4]
  408fde:	2301      	movs	r3, #1
  408fe0:	4093      	lsls	r3, r2
  408fe2:	608b      	str	r3, [r1, #8]
  408fe4:	f002 f804 	bl	40aff0 <_Bfree>
  408fe8:	2300      	movs	r3, #0
  408fea:	6423      	str	r3, [r4, #64]	; 0x40
  408fec:	f1bb 0f00 	cmp.w	fp, #0
  408ff0:	465d      	mov	r5, fp
  408ff2:	db35      	blt.n	409060 <_dtoa_r+0x98>
  408ff4:	2300      	movs	r3, #0
  408ff6:	6033      	str	r3, [r6, #0]
  408ff8:	4b9d      	ldr	r3, [pc, #628]	; (409270 <_dtoa_r+0x2a8>)
  408ffa:	43ab      	bics	r3, r5
  408ffc:	d015      	beq.n	40902a <_dtoa_r+0x62>
  408ffe:	4650      	mov	r0, sl
  409000:	4659      	mov	r1, fp
  409002:	2200      	movs	r2, #0
  409004:	2300      	movs	r3, #0
  409006:	f7fd fe19 	bl	406c3c <__aeabi_dcmpeq>
  40900a:	4680      	mov	r8, r0
  40900c:	2800      	cmp	r0, #0
  40900e:	d02d      	beq.n	40906c <_dtoa_r+0xa4>
  409010:	9a26      	ldr	r2, [sp, #152]	; 0x98
  409012:	2301      	movs	r3, #1
  409014:	6013      	str	r3, [r2, #0]
  409016:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409018:	2b00      	cmp	r3, #0
  40901a:	f000 80bd 	beq.w	409198 <_dtoa_r+0x1d0>
  40901e:	4895      	ldr	r0, [pc, #596]	; (409274 <_dtoa_r+0x2ac>)
  409020:	6018      	str	r0, [r3, #0]
  409022:	3801      	subs	r0, #1
  409024:	b01b      	add	sp, #108	; 0x6c
  409026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40902a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40902c:	f242 730f 	movw	r3, #9999	; 0x270f
  409030:	6013      	str	r3, [r2, #0]
  409032:	f1ba 0f00 	cmp.w	sl, #0
  409036:	d10d      	bne.n	409054 <_dtoa_r+0x8c>
  409038:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40903c:	b955      	cbnz	r5, 409054 <_dtoa_r+0x8c>
  40903e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409040:	488d      	ldr	r0, [pc, #564]	; (409278 <_dtoa_r+0x2b0>)
  409042:	2b00      	cmp	r3, #0
  409044:	d0ee      	beq.n	409024 <_dtoa_r+0x5c>
  409046:	f100 0308 	add.w	r3, r0, #8
  40904a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40904c:	6013      	str	r3, [r2, #0]
  40904e:	b01b      	add	sp, #108	; 0x6c
  409050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409054:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409056:	4889      	ldr	r0, [pc, #548]	; (40927c <_dtoa_r+0x2b4>)
  409058:	2b00      	cmp	r3, #0
  40905a:	d0e3      	beq.n	409024 <_dtoa_r+0x5c>
  40905c:	1cc3      	adds	r3, r0, #3
  40905e:	e7f4      	b.n	40904a <_dtoa_r+0x82>
  409060:	2301      	movs	r3, #1
  409062:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  409066:	6033      	str	r3, [r6, #0]
  409068:	46ab      	mov	fp, r5
  40906a:	e7c5      	b.n	408ff8 <_dtoa_r+0x30>
  40906c:	aa18      	add	r2, sp, #96	; 0x60
  40906e:	ab19      	add	r3, sp, #100	; 0x64
  409070:	9201      	str	r2, [sp, #4]
  409072:	9300      	str	r3, [sp, #0]
  409074:	4652      	mov	r2, sl
  409076:	465b      	mov	r3, fp
  409078:	4620      	mov	r0, r4
  40907a:	f002 fa31 	bl	40b4e0 <__d2b>
  40907e:	0d2b      	lsrs	r3, r5, #20
  409080:	4681      	mov	r9, r0
  409082:	d071      	beq.n	409168 <_dtoa_r+0x1a0>
  409084:	f3cb 0213 	ubfx	r2, fp, #0, #20
  409088:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40908c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40908e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  409092:	4650      	mov	r0, sl
  409094:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  409098:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40909c:	2200      	movs	r2, #0
  40909e:	4b78      	ldr	r3, [pc, #480]	; (409280 <_dtoa_r+0x2b8>)
  4090a0:	f7fd f9b0 	bl	406404 <__aeabi_dsub>
  4090a4:	a36c      	add	r3, pc, #432	; (adr r3, 409258 <_dtoa_r+0x290>)
  4090a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4090aa:	f7fd fb5f 	bl	40676c <__aeabi_dmul>
  4090ae:	a36c      	add	r3, pc, #432	; (adr r3, 409260 <_dtoa_r+0x298>)
  4090b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4090b4:	f7fd f9a8 	bl	406408 <__adddf3>
  4090b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4090bc:	4630      	mov	r0, r6
  4090be:	f7fd faef 	bl	4066a0 <__aeabi_i2d>
  4090c2:	a369      	add	r3, pc, #420	; (adr r3, 409268 <_dtoa_r+0x2a0>)
  4090c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4090c8:	f7fd fb50 	bl	40676c <__aeabi_dmul>
  4090cc:	4602      	mov	r2, r0
  4090ce:	460b      	mov	r3, r1
  4090d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4090d4:	f7fd f998 	bl	406408 <__adddf3>
  4090d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4090dc:	f002 ff5e 	bl	40bf9c <__aeabi_d2iz>
  4090e0:	2200      	movs	r2, #0
  4090e2:	9002      	str	r0, [sp, #8]
  4090e4:	2300      	movs	r3, #0
  4090e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4090ea:	f7fd fdb1 	bl	406c50 <__aeabi_dcmplt>
  4090ee:	2800      	cmp	r0, #0
  4090f0:	f040 8173 	bne.w	4093da <_dtoa_r+0x412>
  4090f4:	9d02      	ldr	r5, [sp, #8]
  4090f6:	2d16      	cmp	r5, #22
  4090f8:	f200 815d 	bhi.w	4093b6 <_dtoa_r+0x3ee>
  4090fc:	4b61      	ldr	r3, [pc, #388]	; (409284 <_dtoa_r+0x2bc>)
  4090fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  409102:	e9d3 0100 	ldrd	r0, r1, [r3]
  409106:	4652      	mov	r2, sl
  409108:	465b      	mov	r3, fp
  40910a:	f7fd fdbf 	bl	406c8c <__aeabi_dcmpgt>
  40910e:	2800      	cmp	r0, #0
  409110:	f000 81c5 	beq.w	40949e <_dtoa_r+0x4d6>
  409114:	1e6b      	subs	r3, r5, #1
  409116:	9302      	str	r3, [sp, #8]
  409118:	2300      	movs	r3, #0
  40911a:	930e      	str	r3, [sp, #56]	; 0x38
  40911c:	1bbf      	subs	r7, r7, r6
  40911e:	1e7b      	subs	r3, r7, #1
  409120:	9306      	str	r3, [sp, #24]
  409122:	f100 8154 	bmi.w	4093ce <_dtoa_r+0x406>
  409126:	2300      	movs	r3, #0
  409128:	9308      	str	r3, [sp, #32]
  40912a:	9b02      	ldr	r3, [sp, #8]
  40912c:	2b00      	cmp	r3, #0
  40912e:	f2c0 8145 	blt.w	4093bc <_dtoa_r+0x3f4>
  409132:	9a06      	ldr	r2, [sp, #24]
  409134:	930d      	str	r3, [sp, #52]	; 0x34
  409136:	4611      	mov	r1, r2
  409138:	4419      	add	r1, r3
  40913a:	2300      	movs	r3, #0
  40913c:	9106      	str	r1, [sp, #24]
  40913e:	930c      	str	r3, [sp, #48]	; 0x30
  409140:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409142:	2b09      	cmp	r3, #9
  409144:	d82a      	bhi.n	40919c <_dtoa_r+0x1d4>
  409146:	2b05      	cmp	r3, #5
  409148:	f340 865b 	ble.w	409e02 <_dtoa_r+0xe3a>
  40914c:	3b04      	subs	r3, #4
  40914e:	9324      	str	r3, [sp, #144]	; 0x90
  409150:	2500      	movs	r5, #0
  409152:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409154:	3b02      	subs	r3, #2
  409156:	2b03      	cmp	r3, #3
  409158:	f200 8642 	bhi.w	409de0 <_dtoa_r+0xe18>
  40915c:	e8df f013 	tbh	[pc, r3, lsl #1]
  409160:	02c903d4 	.word	0x02c903d4
  409164:	046103df 	.word	0x046103df
  409168:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40916a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40916c:	443e      	add	r6, r7
  40916e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  409172:	2b20      	cmp	r3, #32
  409174:	f340 818e 	ble.w	409494 <_dtoa_r+0x4cc>
  409178:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40917c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  409180:	409d      	lsls	r5, r3
  409182:	fa2a f000 	lsr.w	r0, sl, r0
  409186:	4328      	orrs	r0, r5
  409188:	f7fd fa7a 	bl	406680 <__aeabi_ui2d>
  40918c:	2301      	movs	r3, #1
  40918e:	3e01      	subs	r6, #1
  409190:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  409194:	9314      	str	r3, [sp, #80]	; 0x50
  409196:	e781      	b.n	40909c <_dtoa_r+0xd4>
  409198:	483b      	ldr	r0, [pc, #236]	; (409288 <_dtoa_r+0x2c0>)
  40919a:	e743      	b.n	409024 <_dtoa_r+0x5c>
  40919c:	2100      	movs	r1, #0
  40919e:	6461      	str	r1, [r4, #68]	; 0x44
  4091a0:	4620      	mov	r0, r4
  4091a2:	9125      	str	r1, [sp, #148]	; 0x94
  4091a4:	f001 fefe 	bl	40afa4 <_Balloc>
  4091a8:	f04f 33ff 	mov.w	r3, #4294967295
  4091ac:	930a      	str	r3, [sp, #40]	; 0x28
  4091ae:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4091b0:	930f      	str	r3, [sp, #60]	; 0x3c
  4091b2:	2301      	movs	r3, #1
  4091b4:	9004      	str	r0, [sp, #16]
  4091b6:	6420      	str	r0, [r4, #64]	; 0x40
  4091b8:	9224      	str	r2, [sp, #144]	; 0x90
  4091ba:	930b      	str	r3, [sp, #44]	; 0x2c
  4091bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4091be:	2b00      	cmp	r3, #0
  4091c0:	f2c0 80d9 	blt.w	409376 <_dtoa_r+0x3ae>
  4091c4:	9a02      	ldr	r2, [sp, #8]
  4091c6:	2a0e      	cmp	r2, #14
  4091c8:	f300 80d5 	bgt.w	409376 <_dtoa_r+0x3ae>
  4091cc:	4b2d      	ldr	r3, [pc, #180]	; (409284 <_dtoa_r+0x2bc>)
  4091ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4091d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4091d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4091da:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4091dc:	2b00      	cmp	r3, #0
  4091de:	f2c0 83ba 	blt.w	409956 <_dtoa_r+0x98e>
  4091e2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4091e6:	4650      	mov	r0, sl
  4091e8:	462a      	mov	r2, r5
  4091ea:	4633      	mov	r3, r6
  4091ec:	4659      	mov	r1, fp
  4091ee:	f7fd fbe7 	bl	4069c0 <__aeabi_ddiv>
  4091f2:	f002 fed3 	bl	40bf9c <__aeabi_d2iz>
  4091f6:	4680      	mov	r8, r0
  4091f8:	f7fd fa52 	bl	4066a0 <__aeabi_i2d>
  4091fc:	462a      	mov	r2, r5
  4091fe:	4633      	mov	r3, r6
  409200:	f7fd fab4 	bl	40676c <__aeabi_dmul>
  409204:	460b      	mov	r3, r1
  409206:	4602      	mov	r2, r0
  409208:	4659      	mov	r1, fp
  40920a:	4650      	mov	r0, sl
  40920c:	f7fd f8fa 	bl	406404 <__aeabi_dsub>
  409210:	9d04      	ldr	r5, [sp, #16]
  409212:	f108 0330 	add.w	r3, r8, #48	; 0x30
  409216:	702b      	strb	r3, [r5, #0]
  409218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40921a:	2b01      	cmp	r3, #1
  40921c:	4606      	mov	r6, r0
  40921e:	460f      	mov	r7, r1
  409220:	f105 0501 	add.w	r5, r5, #1
  409224:	d068      	beq.n	4092f8 <_dtoa_r+0x330>
  409226:	2200      	movs	r2, #0
  409228:	4b18      	ldr	r3, [pc, #96]	; (40928c <_dtoa_r+0x2c4>)
  40922a:	f7fd fa9f 	bl	40676c <__aeabi_dmul>
  40922e:	2200      	movs	r2, #0
  409230:	2300      	movs	r3, #0
  409232:	4606      	mov	r6, r0
  409234:	460f      	mov	r7, r1
  409236:	f7fd fd01 	bl	406c3c <__aeabi_dcmpeq>
  40923a:	2800      	cmp	r0, #0
  40923c:	f040 8088 	bne.w	409350 <_dtoa_r+0x388>
  409240:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  409244:	f04f 0a00 	mov.w	sl, #0
  409248:	f8df b040 	ldr.w	fp, [pc, #64]	; 40928c <_dtoa_r+0x2c4>
  40924c:	940c      	str	r4, [sp, #48]	; 0x30
  40924e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  409252:	e028      	b.n	4092a6 <_dtoa_r+0x2de>
  409254:	f3af 8000 	nop.w
  409258:	636f4361 	.word	0x636f4361
  40925c:	3fd287a7 	.word	0x3fd287a7
  409260:	8b60c8b3 	.word	0x8b60c8b3
  409264:	3fc68a28 	.word	0x3fc68a28
  409268:	509f79fb 	.word	0x509f79fb
  40926c:	3fd34413 	.word	0x3fd34413
  409270:	7ff00000 	.word	0x7ff00000
  409274:	0040c811 	.word	0x0040c811
  409278:	0040c834 	.word	0x0040c834
  40927c:	0040c840 	.word	0x0040c840
  409280:	3ff80000 	.word	0x3ff80000
  409284:	0040c870 	.word	0x0040c870
  409288:	0040c810 	.word	0x0040c810
  40928c:	40240000 	.word	0x40240000
  409290:	f7fd fa6c 	bl	40676c <__aeabi_dmul>
  409294:	2200      	movs	r2, #0
  409296:	2300      	movs	r3, #0
  409298:	4606      	mov	r6, r0
  40929a:	460f      	mov	r7, r1
  40929c:	f7fd fcce 	bl	406c3c <__aeabi_dcmpeq>
  4092a0:	2800      	cmp	r0, #0
  4092a2:	f040 83c1 	bne.w	409a28 <_dtoa_r+0xa60>
  4092a6:	4642      	mov	r2, r8
  4092a8:	464b      	mov	r3, r9
  4092aa:	4630      	mov	r0, r6
  4092ac:	4639      	mov	r1, r7
  4092ae:	f7fd fb87 	bl	4069c0 <__aeabi_ddiv>
  4092b2:	f002 fe73 	bl	40bf9c <__aeabi_d2iz>
  4092b6:	4604      	mov	r4, r0
  4092b8:	f7fd f9f2 	bl	4066a0 <__aeabi_i2d>
  4092bc:	4642      	mov	r2, r8
  4092be:	464b      	mov	r3, r9
  4092c0:	f7fd fa54 	bl	40676c <__aeabi_dmul>
  4092c4:	4602      	mov	r2, r0
  4092c6:	460b      	mov	r3, r1
  4092c8:	4630      	mov	r0, r6
  4092ca:	4639      	mov	r1, r7
  4092cc:	f7fd f89a 	bl	406404 <__aeabi_dsub>
  4092d0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4092d4:	9e04      	ldr	r6, [sp, #16]
  4092d6:	f805 eb01 	strb.w	lr, [r5], #1
  4092da:	eba5 0e06 	sub.w	lr, r5, r6
  4092de:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4092e0:	45b6      	cmp	lr, r6
  4092e2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4092e6:	4652      	mov	r2, sl
  4092e8:	465b      	mov	r3, fp
  4092ea:	d1d1      	bne.n	409290 <_dtoa_r+0x2c8>
  4092ec:	46a0      	mov	r8, r4
  4092ee:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4092f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4092f4:	4606      	mov	r6, r0
  4092f6:	460f      	mov	r7, r1
  4092f8:	4632      	mov	r2, r6
  4092fa:	463b      	mov	r3, r7
  4092fc:	4630      	mov	r0, r6
  4092fe:	4639      	mov	r1, r7
  409300:	f7fd f882 	bl	406408 <__adddf3>
  409304:	4606      	mov	r6, r0
  409306:	460f      	mov	r7, r1
  409308:	4602      	mov	r2, r0
  40930a:	460b      	mov	r3, r1
  40930c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409310:	f7fd fc9e 	bl	406c50 <__aeabi_dcmplt>
  409314:	b948      	cbnz	r0, 40932a <_dtoa_r+0x362>
  409316:	4632      	mov	r2, r6
  409318:	463b      	mov	r3, r7
  40931a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40931e:	f7fd fc8d 	bl	406c3c <__aeabi_dcmpeq>
  409322:	b1a8      	cbz	r0, 409350 <_dtoa_r+0x388>
  409324:	f018 0f01 	tst.w	r8, #1
  409328:	d012      	beq.n	409350 <_dtoa_r+0x388>
  40932a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40932e:	9a04      	ldr	r2, [sp, #16]
  409330:	1e6b      	subs	r3, r5, #1
  409332:	e004      	b.n	40933e <_dtoa_r+0x376>
  409334:	429a      	cmp	r2, r3
  409336:	f000 8401 	beq.w	409b3c <_dtoa_r+0xb74>
  40933a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40933e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  409342:	f103 0501 	add.w	r5, r3, #1
  409346:	d0f5      	beq.n	409334 <_dtoa_r+0x36c>
  409348:	f108 0801 	add.w	r8, r8, #1
  40934c:	f883 8000 	strb.w	r8, [r3]
  409350:	4649      	mov	r1, r9
  409352:	4620      	mov	r0, r4
  409354:	f001 fe4c 	bl	40aff0 <_Bfree>
  409358:	2200      	movs	r2, #0
  40935a:	9b02      	ldr	r3, [sp, #8]
  40935c:	702a      	strb	r2, [r5, #0]
  40935e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  409360:	3301      	adds	r3, #1
  409362:	6013      	str	r3, [r2, #0]
  409364:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409366:	2b00      	cmp	r3, #0
  409368:	f000 839e 	beq.w	409aa8 <_dtoa_r+0xae0>
  40936c:	9804      	ldr	r0, [sp, #16]
  40936e:	601d      	str	r5, [r3, #0]
  409370:	b01b      	add	sp, #108	; 0x6c
  409372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409376:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409378:	2a00      	cmp	r2, #0
  40937a:	d03e      	beq.n	4093fa <_dtoa_r+0x432>
  40937c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40937e:	2a01      	cmp	r2, #1
  409380:	f340 8311 	ble.w	4099a6 <_dtoa_r+0x9de>
  409384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409386:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409388:	1e5f      	subs	r7, r3, #1
  40938a:	42ba      	cmp	r2, r7
  40938c:	f2c0 838f 	blt.w	409aae <_dtoa_r+0xae6>
  409390:	1bd7      	subs	r7, r2, r7
  409392:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409394:	2b00      	cmp	r3, #0
  409396:	f2c0 848b 	blt.w	409cb0 <_dtoa_r+0xce8>
  40939a:	9d08      	ldr	r5, [sp, #32]
  40939c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40939e:	9a08      	ldr	r2, [sp, #32]
  4093a0:	441a      	add	r2, r3
  4093a2:	9208      	str	r2, [sp, #32]
  4093a4:	9a06      	ldr	r2, [sp, #24]
  4093a6:	2101      	movs	r1, #1
  4093a8:	441a      	add	r2, r3
  4093aa:	4620      	mov	r0, r4
  4093ac:	9206      	str	r2, [sp, #24]
  4093ae:	f001 feb9 	bl	40b124 <__i2b>
  4093b2:	4606      	mov	r6, r0
  4093b4:	e024      	b.n	409400 <_dtoa_r+0x438>
  4093b6:	2301      	movs	r3, #1
  4093b8:	930e      	str	r3, [sp, #56]	; 0x38
  4093ba:	e6af      	b.n	40911c <_dtoa_r+0x154>
  4093bc:	9a08      	ldr	r2, [sp, #32]
  4093be:	9b02      	ldr	r3, [sp, #8]
  4093c0:	1ad2      	subs	r2, r2, r3
  4093c2:	425b      	negs	r3, r3
  4093c4:	930c      	str	r3, [sp, #48]	; 0x30
  4093c6:	2300      	movs	r3, #0
  4093c8:	9208      	str	r2, [sp, #32]
  4093ca:	930d      	str	r3, [sp, #52]	; 0x34
  4093cc:	e6b8      	b.n	409140 <_dtoa_r+0x178>
  4093ce:	f1c7 0301 	rsb	r3, r7, #1
  4093d2:	9308      	str	r3, [sp, #32]
  4093d4:	2300      	movs	r3, #0
  4093d6:	9306      	str	r3, [sp, #24]
  4093d8:	e6a7      	b.n	40912a <_dtoa_r+0x162>
  4093da:	9d02      	ldr	r5, [sp, #8]
  4093dc:	4628      	mov	r0, r5
  4093de:	f7fd f95f 	bl	4066a0 <__aeabi_i2d>
  4093e2:	4602      	mov	r2, r0
  4093e4:	460b      	mov	r3, r1
  4093e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4093ea:	f7fd fc27 	bl	406c3c <__aeabi_dcmpeq>
  4093ee:	2800      	cmp	r0, #0
  4093f0:	f47f ae80 	bne.w	4090f4 <_dtoa_r+0x12c>
  4093f4:	1e6b      	subs	r3, r5, #1
  4093f6:	9302      	str	r3, [sp, #8]
  4093f8:	e67c      	b.n	4090f4 <_dtoa_r+0x12c>
  4093fa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4093fc:	9d08      	ldr	r5, [sp, #32]
  4093fe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409400:	2d00      	cmp	r5, #0
  409402:	dd0c      	ble.n	40941e <_dtoa_r+0x456>
  409404:	9906      	ldr	r1, [sp, #24]
  409406:	2900      	cmp	r1, #0
  409408:	460b      	mov	r3, r1
  40940a:	dd08      	ble.n	40941e <_dtoa_r+0x456>
  40940c:	42a9      	cmp	r1, r5
  40940e:	9a08      	ldr	r2, [sp, #32]
  409410:	bfa8      	it	ge
  409412:	462b      	movge	r3, r5
  409414:	1ad2      	subs	r2, r2, r3
  409416:	1aed      	subs	r5, r5, r3
  409418:	1acb      	subs	r3, r1, r3
  40941a:	9208      	str	r2, [sp, #32]
  40941c:	9306      	str	r3, [sp, #24]
  40941e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409420:	b1d3      	cbz	r3, 409458 <_dtoa_r+0x490>
  409422:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409424:	2b00      	cmp	r3, #0
  409426:	f000 82b7 	beq.w	409998 <_dtoa_r+0x9d0>
  40942a:	2f00      	cmp	r7, #0
  40942c:	dd10      	ble.n	409450 <_dtoa_r+0x488>
  40942e:	4631      	mov	r1, r6
  409430:	463a      	mov	r2, r7
  409432:	4620      	mov	r0, r4
  409434:	f001 ff12 	bl	40b25c <__pow5mult>
  409438:	464a      	mov	r2, r9
  40943a:	4601      	mov	r1, r0
  40943c:	4606      	mov	r6, r0
  40943e:	4620      	mov	r0, r4
  409440:	f001 fe7a 	bl	40b138 <__multiply>
  409444:	4649      	mov	r1, r9
  409446:	4680      	mov	r8, r0
  409448:	4620      	mov	r0, r4
  40944a:	f001 fdd1 	bl	40aff0 <_Bfree>
  40944e:	46c1      	mov	r9, r8
  409450:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409452:	1bda      	subs	r2, r3, r7
  409454:	f040 82a1 	bne.w	40999a <_dtoa_r+0x9d2>
  409458:	2101      	movs	r1, #1
  40945a:	4620      	mov	r0, r4
  40945c:	f001 fe62 	bl	40b124 <__i2b>
  409460:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409462:	2b00      	cmp	r3, #0
  409464:	4680      	mov	r8, r0
  409466:	dd1c      	ble.n	4094a2 <_dtoa_r+0x4da>
  409468:	4601      	mov	r1, r0
  40946a:	461a      	mov	r2, r3
  40946c:	4620      	mov	r0, r4
  40946e:	f001 fef5 	bl	40b25c <__pow5mult>
  409472:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409474:	2b01      	cmp	r3, #1
  409476:	4680      	mov	r8, r0
  409478:	f340 8254 	ble.w	409924 <_dtoa_r+0x95c>
  40947c:	2300      	movs	r3, #0
  40947e:	930c      	str	r3, [sp, #48]	; 0x30
  409480:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409484:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  409488:	6918      	ldr	r0, [r3, #16]
  40948a:	f001 fdfb 	bl	40b084 <__hi0bits>
  40948e:	f1c0 0020 	rsb	r0, r0, #32
  409492:	e010      	b.n	4094b6 <_dtoa_r+0x4ee>
  409494:	f1c3 0520 	rsb	r5, r3, #32
  409498:	fa0a f005 	lsl.w	r0, sl, r5
  40949c:	e674      	b.n	409188 <_dtoa_r+0x1c0>
  40949e:	900e      	str	r0, [sp, #56]	; 0x38
  4094a0:	e63c      	b.n	40911c <_dtoa_r+0x154>
  4094a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4094a4:	2b01      	cmp	r3, #1
  4094a6:	f340 8287 	ble.w	4099b8 <_dtoa_r+0x9f0>
  4094aa:	2300      	movs	r3, #0
  4094ac:	930c      	str	r3, [sp, #48]	; 0x30
  4094ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4094b0:	2001      	movs	r0, #1
  4094b2:	2b00      	cmp	r3, #0
  4094b4:	d1e4      	bne.n	409480 <_dtoa_r+0x4b8>
  4094b6:	9a06      	ldr	r2, [sp, #24]
  4094b8:	4410      	add	r0, r2
  4094ba:	f010 001f 	ands.w	r0, r0, #31
  4094be:	f000 80a1 	beq.w	409604 <_dtoa_r+0x63c>
  4094c2:	f1c0 0320 	rsb	r3, r0, #32
  4094c6:	2b04      	cmp	r3, #4
  4094c8:	f340 849e 	ble.w	409e08 <_dtoa_r+0xe40>
  4094cc:	9b08      	ldr	r3, [sp, #32]
  4094ce:	f1c0 001c 	rsb	r0, r0, #28
  4094d2:	4403      	add	r3, r0
  4094d4:	9308      	str	r3, [sp, #32]
  4094d6:	4613      	mov	r3, r2
  4094d8:	4403      	add	r3, r0
  4094da:	4405      	add	r5, r0
  4094dc:	9306      	str	r3, [sp, #24]
  4094de:	9b08      	ldr	r3, [sp, #32]
  4094e0:	2b00      	cmp	r3, #0
  4094e2:	dd05      	ble.n	4094f0 <_dtoa_r+0x528>
  4094e4:	4649      	mov	r1, r9
  4094e6:	461a      	mov	r2, r3
  4094e8:	4620      	mov	r0, r4
  4094ea:	f001 ff07 	bl	40b2fc <__lshift>
  4094ee:	4681      	mov	r9, r0
  4094f0:	9b06      	ldr	r3, [sp, #24]
  4094f2:	2b00      	cmp	r3, #0
  4094f4:	dd05      	ble.n	409502 <_dtoa_r+0x53a>
  4094f6:	4641      	mov	r1, r8
  4094f8:	461a      	mov	r2, r3
  4094fa:	4620      	mov	r0, r4
  4094fc:	f001 fefe 	bl	40b2fc <__lshift>
  409500:	4680      	mov	r8, r0
  409502:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409504:	2b00      	cmp	r3, #0
  409506:	f040 8086 	bne.w	409616 <_dtoa_r+0x64e>
  40950a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40950c:	2b00      	cmp	r3, #0
  40950e:	f340 8266 	ble.w	4099de <_dtoa_r+0xa16>
  409512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409514:	2b00      	cmp	r3, #0
  409516:	f000 8098 	beq.w	40964a <_dtoa_r+0x682>
  40951a:	2d00      	cmp	r5, #0
  40951c:	dd05      	ble.n	40952a <_dtoa_r+0x562>
  40951e:	4631      	mov	r1, r6
  409520:	462a      	mov	r2, r5
  409522:	4620      	mov	r0, r4
  409524:	f001 feea 	bl	40b2fc <__lshift>
  409528:	4606      	mov	r6, r0
  40952a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40952c:	2b00      	cmp	r3, #0
  40952e:	f040 8337 	bne.w	409ba0 <_dtoa_r+0xbd8>
  409532:	9606      	str	r6, [sp, #24]
  409534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409536:	9a04      	ldr	r2, [sp, #16]
  409538:	f8dd b018 	ldr.w	fp, [sp, #24]
  40953c:	3b01      	subs	r3, #1
  40953e:	18d3      	adds	r3, r2, r3
  409540:	930b      	str	r3, [sp, #44]	; 0x2c
  409542:	f00a 0301 	and.w	r3, sl, #1
  409546:	930c      	str	r3, [sp, #48]	; 0x30
  409548:	4617      	mov	r7, r2
  40954a:	46c2      	mov	sl, r8
  40954c:	4651      	mov	r1, sl
  40954e:	4648      	mov	r0, r9
  409550:	f7ff fca6 	bl	408ea0 <quorem>
  409554:	4631      	mov	r1, r6
  409556:	4605      	mov	r5, r0
  409558:	4648      	mov	r0, r9
  40955a:	f001 ff21 	bl	40b3a0 <__mcmp>
  40955e:	465a      	mov	r2, fp
  409560:	900a      	str	r0, [sp, #40]	; 0x28
  409562:	4651      	mov	r1, sl
  409564:	4620      	mov	r0, r4
  409566:	f001 ff37 	bl	40b3d8 <__mdiff>
  40956a:	68c2      	ldr	r2, [r0, #12]
  40956c:	4680      	mov	r8, r0
  40956e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  409572:	2a00      	cmp	r2, #0
  409574:	f040 822b 	bne.w	4099ce <_dtoa_r+0xa06>
  409578:	4601      	mov	r1, r0
  40957a:	4648      	mov	r0, r9
  40957c:	9308      	str	r3, [sp, #32]
  40957e:	f001 ff0f 	bl	40b3a0 <__mcmp>
  409582:	4641      	mov	r1, r8
  409584:	9006      	str	r0, [sp, #24]
  409586:	4620      	mov	r0, r4
  409588:	f001 fd32 	bl	40aff0 <_Bfree>
  40958c:	9a06      	ldr	r2, [sp, #24]
  40958e:	9b08      	ldr	r3, [sp, #32]
  409590:	b932      	cbnz	r2, 4095a0 <_dtoa_r+0x5d8>
  409592:	9924      	ldr	r1, [sp, #144]	; 0x90
  409594:	b921      	cbnz	r1, 4095a0 <_dtoa_r+0x5d8>
  409596:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409598:	2a00      	cmp	r2, #0
  40959a:	f000 83ef 	beq.w	409d7c <_dtoa_r+0xdb4>
  40959e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4095a0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4095a2:	2900      	cmp	r1, #0
  4095a4:	f2c0 829f 	blt.w	409ae6 <_dtoa_r+0xb1e>
  4095a8:	d105      	bne.n	4095b6 <_dtoa_r+0x5ee>
  4095aa:	9924      	ldr	r1, [sp, #144]	; 0x90
  4095ac:	b919      	cbnz	r1, 4095b6 <_dtoa_r+0x5ee>
  4095ae:	990c      	ldr	r1, [sp, #48]	; 0x30
  4095b0:	2900      	cmp	r1, #0
  4095b2:	f000 8298 	beq.w	409ae6 <_dtoa_r+0xb1e>
  4095b6:	2a00      	cmp	r2, #0
  4095b8:	f300 8306 	bgt.w	409bc8 <_dtoa_r+0xc00>
  4095bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4095be:	703b      	strb	r3, [r7, #0]
  4095c0:	f107 0801 	add.w	r8, r7, #1
  4095c4:	4297      	cmp	r7, r2
  4095c6:	4645      	mov	r5, r8
  4095c8:	f000 830c 	beq.w	409be4 <_dtoa_r+0xc1c>
  4095cc:	4649      	mov	r1, r9
  4095ce:	2300      	movs	r3, #0
  4095d0:	220a      	movs	r2, #10
  4095d2:	4620      	mov	r0, r4
  4095d4:	f001 fd16 	bl	40b004 <__multadd>
  4095d8:	455e      	cmp	r6, fp
  4095da:	4681      	mov	r9, r0
  4095dc:	4631      	mov	r1, r6
  4095de:	f04f 0300 	mov.w	r3, #0
  4095e2:	f04f 020a 	mov.w	r2, #10
  4095e6:	4620      	mov	r0, r4
  4095e8:	f000 81eb 	beq.w	4099c2 <_dtoa_r+0x9fa>
  4095ec:	f001 fd0a 	bl	40b004 <__multadd>
  4095f0:	4659      	mov	r1, fp
  4095f2:	4606      	mov	r6, r0
  4095f4:	2300      	movs	r3, #0
  4095f6:	220a      	movs	r2, #10
  4095f8:	4620      	mov	r0, r4
  4095fa:	f001 fd03 	bl	40b004 <__multadd>
  4095fe:	4647      	mov	r7, r8
  409600:	4683      	mov	fp, r0
  409602:	e7a3      	b.n	40954c <_dtoa_r+0x584>
  409604:	201c      	movs	r0, #28
  409606:	9b08      	ldr	r3, [sp, #32]
  409608:	4403      	add	r3, r0
  40960a:	9308      	str	r3, [sp, #32]
  40960c:	9b06      	ldr	r3, [sp, #24]
  40960e:	4403      	add	r3, r0
  409610:	4405      	add	r5, r0
  409612:	9306      	str	r3, [sp, #24]
  409614:	e763      	b.n	4094de <_dtoa_r+0x516>
  409616:	4641      	mov	r1, r8
  409618:	4648      	mov	r0, r9
  40961a:	f001 fec1 	bl	40b3a0 <__mcmp>
  40961e:	2800      	cmp	r0, #0
  409620:	f6bf af73 	bge.w	40950a <_dtoa_r+0x542>
  409624:	9f02      	ldr	r7, [sp, #8]
  409626:	4649      	mov	r1, r9
  409628:	2300      	movs	r3, #0
  40962a:	220a      	movs	r2, #10
  40962c:	4620      	mov	r0, r4
  40962e:	3f01      	subs	r7, #1
  409630:	9702      	str	r7, [sp, #8]
  409632:	f001 fce7 	bl	40b004 <__multadd>
  409636:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409638:	4681      	mov	r9, r0
  40963a:	2b00      	cmp	r3, #0
  40963c:	f040 83b6 	bne.w	409dac <_dtoa_r+0xde4>
  409640:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409642:	2b00      	cmp	r3, #0
  409644:	f340 83bf 	ble.w	409dc6 <_dtoa_r+0xdfe>
  409648:	930a      	str	r3, [sp, #40]	; 0x28
  40964a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40964e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409650:	465d      	mov	r5, fp
  409652:	e002      	b.n	40965a <_dtoa_r+0x692>
  409654:	f001 fcd6 	bl	40b004 <__multadd>
  409658:	4681      	mov	r9, r0
  40965a:	4641      	mov	r1, r8
  40965c:	4648      	mov	r0, r9
  40965e:	f7ff fc1f 	bl	408ea0 <quorem>
  409662:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  409666:	f805 ab01 	strb.w	sl, [r5], #1
  40966a:	eba5 030b 	sub.w	r3, r5, fp
  40966e:	42bb      	cmp	r3, r7
  409670:	f04f 020a 	mov.w	r2, #10
  409674:	f04f 0300 	mov.w	r3, #0
  409678:	4649      	mov	r1, r9
  40967a:	4620      	mov	r0, r4
  40967c:	dbea      	blt.n	409654 <_dtoa_r+0x68c>
  40967e:	9b04      	ldr	r3, [sp, #16]
  409680:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409682:	2a01      	cmp	r2, #1
  409684:	bfac      	ite	ge
  409686:	189b      	addge	r3, r3, r2
  409688:	3301      	addlt	r3, #1
  40968a:	461d      	mov	r5, r3
  40968c:	f04f 0b00 	mov.w	fp, #0
  409690:	4649      	mov	r1, r9
  409692:	2201      	movs	r2, #1
  409694:	4620      	mov	r0, r4
  409696:	f001 fe31 	bl	40b2fc <__lshift>
  40969a:	4641      	mov	r1, r8
  40969c:	4681      	mov	r9, r0
  40969e:	f001 fe7f 	bl	40b3a0 <__mcmp>
  4096a2:	2800      	cmp	r0, #0
  4096a4:	f340 823d 	ble.w	409b22 <_dtoa_r+0xb5a>
  4096a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4096ac:	9904      	ldr	r1, [sp, #16]
  4096ae:	1e6b      	subs	r3, r5, #1
  4096b0:	e004      	b.n	4096bc <_dtoa_r+0x6f4>
  4096b2:	428b      	cmp	r3, r1
  4096b4:	f000 81ae 	beq.w	409a14 <_dtoa_r+0xa4c>
  4096b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4096bc:	2a39      	cmp	r2, #57	; 0x39
  4096be:	f103 0501 	add.w	r5, r3, #1
  4096c2:	d0f6      	beq.n	4096b2 <_dtoa_r+0x6ea>
  4096c4:	3201      	adds	r2, #1
  4096c6:	701a      	strb	r2, [r3, #0]
  4096c8:	4641      	mov	r1, r8
  4096ca:	4620      	mov	r0, r4
  4096cc:	f001 fc90 	bl	40aff0 <_Bfree>
  4096d0:	2e00      	cmp	r6, #0
  4096d2:	f43f ae3d 	beq.w	409350 <_dtoa_r+0x388>
  4096d6:	f1bb 0f00 	cmp.w	fp, #0
  4096da:	d005      	beq.n	4096e8 <_dtoa_r+0x720>
  4096dc:	45b3      	cmp	fp, r6
  4096de:	d003      	beq.n	4096e8 <_dtoa_r+0x720>
  4096e0:	4659      	mov	r1, fp
  4096e2:	4620      	mov	r0, r4
  4096e4:	f001 fc84 	bl	40aff0 <_Bfree>
  4096e8:	4631      	mov	r1, r6
  4096ea:	4620      	mov	r0, r4
  4096ec:	f001 fc80 	bl	40aff0 <_Bfree>
  4096f0:	e62e      	b.n	409350 <_dtoa_r+0x388>
  4096f2:	2300      	movs	r3, #0
  4096f4:	930b      	str	r3, [sp, #44]	; 0x2c
  4096f6:	9b02      	ldr	r3, [sp, #8]
  4096f8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4096fa:	4413      	add	r3, r2
  4096fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4096fe:	3301      	adds	r3, #1
  409700:	2b01      	cmp	r3, #1
  409702:	461f      	mov	r7, r3
  409704:	461e      	mov	r6, r3
  409706:	930a      	str	r3, [sp, #40]	; 0x28
  409708:	bfb8      	it	lt
  40970a:	2701      	movlt	r7, #1
  40970c:	2100      	movs	r1, #0
  40970e:	2f17      	cmp	r7, #23
  409710:	6461      	str	r1, [r4, #68]	; 0x44
  409712:	d90a      	bls.n	40972a <_dtoa_r+0x762>
  409714:	2201      	movs	r2, #1
  409716:	2304      	movs	r3, #4
  409718:	005b      	lsls	r3, r3, #1
  40971a:	f103 0014 	add.w	r0, r3, #20
  40971e:	4287      	cmp	r7, r0
  409720:	4611      	mov	r1, r2
  409722:	f102 0201 	add.w	r2, r2, #1
  409726:	d2f7      	bcs.n	409718 <_dtoa_r+0x750>
  409728:	6461      	str	r1, [r4, #68]	; 0x44
  40972a:	4620      	mov	r0, r4
  40972c:	f001 fc3a 	bl	40afa4 <_Balloc>
  409730:	2e0e      	cmp	r6, #14
  409732:	9004      	str	r0, [sp, #16]
  409734:	6420      	str	r0, [r4, #64]	; 0x40
  409736:	f63f ad41 	bhi.w	4091bc <_dtoa_r+0x1f4>
  40973a:	2d00      	cmp	r5, #0
  40973c:	f43f ad3e 	beq.w	4091bc <_dtoa_r+0x1f4>
  409740:	9902      	ldr	r1, [sp, #8]
  409742:	2900      	cmp	r1, #0
  409744:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  409748:	f340 8202 	ble.w	409b50 <_dtoa_r+0xb88>
  40974c:	4bb8      	ldr	r3, [pc, #736]	; (409a30 <_dtoa_r+0xa68>)
  40974e:	f001 020f 	and.w	r2, r1, #15
  409752:	110d      	asrs	r5, r1, #4
  409754:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409758:	06e9      	lsls	r1, r5, #27
  40975a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40975e:	f140 81ae 	bpl.w	409abe <_dtoa_r+0xaf6>
  409762:	4bb4      	ldr	r3, [pc, #720]	; (409a34 <_dtoa_r+0xa6c>)
  409764:	4650      	mov	r0, sl
  409766:	4659      	mov	r1, fp
  409768:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40976c:	f7fd f928 	bl	4069c0 <__aeabi_ddiv>
  409770:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  409774:	f005 050f 	and.w	r5, r5, #15
  409778:	f04f 0a03 	mov.w	sl, #3
  40977c:	b18d      	cbz	r5, 4097a2 <_dtoa_r+0x7da>
  40977e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 409a34 <_dtoa_r+0xa6c>
  409782:	07ea      	lsls	r2, r5, #31
  409784:	d509      	bpl.n	40979a <_dtoa_r+0x7d2>
  409786:	4630      	mov	r0, r6
  409788:	4639      	mov	r1, r7
  40978a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40978e:	f7fc ffed 	bl	40676c <__aeabi_dmul>
  409792:	f10a 0a01 	add.w	sl, sl, #1
  409796:	4606      	mov	r6, r0
  409798:	460f      	mov	r7, r1
  40979a:	106d      	asrs	r5, r5, #1
  40979c:	f108 0808 	add.w	r8, r8, #8
  4097a0:	d1ef      	bne.n	409782 <_dtoa_r+0x7ba>
  4097a2:	463b      	mov	r3, r7
  4097a4:	4632      	mov	r2, r6
  4097a6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4097aa:	f7fd f909 	bl	4069c0 <__aeabi_ddiv>
  4097ae:	4607      	mov	r7, r0
  4097b0:	4688      	mov	r8, r1
  4097b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4097b4:	b143      	cbz	r3, 4097c8 <_dtoa_r+0x800>
  4097b6:	2200      	movs	r2, #0
  4097b8:	4b9f      	ldr	r3, [pc, #636]	; (409a38 <_dtoa_r+0xa70>)
  4097ba:	4638      	mov	r0, r7
  4097bc:	4641      	mov	r1, r8
  4097be:	f7fd fa47 	bl	406c50 <__aeabi_dcmplt>
  4097c2:	2800      	cmp	r0, #0
  4097c4:	f040 8286 	bne.w	409cd4 <_dtoa_r+0xd0c>
  4097c8:	4650      	mov	r0, sl
  4097ca:	f7fc ff69 	bl	4066a0 <__aeabi_i2d>
  4097ce:	463a      	mov	r2, r7
  4097d0:	4643      	mov	r3, r8
  4097d2:	f7fc ffcb 	bl	40676c <__aeabi_dmul>
  4097d6:	4b99      	ldr	r3, [pc, #612]	; (409a3c <_dtoa_r+0xa74>)
  4097d8:	2200      	movs	r2, #0
  4097da:	f7fc fe15 	bl	406408 <__adddf3>
  4097de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097e0:	4605      	mov	r5, r0
  4097e2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4097e6:	2b00      	cmp	r3, #0
  4097e8:	f000 813e 	beq.w	409a68 <_dtoa_r+0xaa0>
  4097ec:	9b02      	ldr	r3, [sp, #8]
  4097ee:	9315      	str	r3, [sp, #84]	; 0x54
  4097f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097f2:	9312      	str	r3, [sp, #72]	; 0x48
  4097f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4097f6:	2b00      	cmp	r3, #0
  4097f8:	f000 81fa 	beq.w	409bf0 <_dtoa_r+0xc28>
  4097fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4097fe:	4b8c      	ldr	r3, [pc, #560]	; (409a30 <_dtoa_r+0xa68>)
  409800:	498f      	ldr	r1, [pc, #572]	; (409a40 <_dtoa_r+0xa78>)
  409802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409806:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40980a:	2000      	movs	r0, #0
  40980c:	f7fd f8d8 	bl	4069c0 <__aeabi_ddiv>
  409810:	462a      	mov	r2, r5
  409812:	4633      	mov	r3, r6
  409814:	f7fc fdf6 	bl	406404 <__aeabi_dsub>
  409818:	4682      	mov	sl, r0
  40981a:	468b      	mov	fp, r1
  40981c:	4638      	mov	r0, r7
  40981e:	4641      	mov	r1, r8
  409820:	f002 fbbc 	bl	40bf9c <__aeabi_d2iz>
  409824:	4605      	mov	r5, r0
  409826:	f7fc ff3b 	bl	4066a0 <__aeabi_i2d>
  40982a:	4602      	mov	r2, r0
  40982c:	460b      	mov	r3, r1
  40982e:	4638      	mov	r0, r7
  409830:	4641      	mov	r1, r8
  409832:	f7fc fde7 	bl	406404 <__aeabi_dsub>
  409836:	3530      	adds	r5, #48	; 0x30
  409838:	fa5f f885 	uxtb.w	r8, r5
  40983c:	9d04      	ldr	r5, [sp, #16]
  40983e:	4606      	mov	r6, r0
  409840:	460f      	mov	r7, r1
  409842:	f885 8000 	strb.w	r8, [r5]
  409846:	4602      	mov	r2, r0
  409848:	460b      	mov	r3, r1
  40984a:	4650      	mov	r0, sl
  40984c:	4659      	mov	r1, fp
  40984e:	3501      	adds	r5, #1
  409850:	f7fd fa1c 	bl	406c8c <__aeabi_dcmpgt>
  409854:	2800      	cmp	r0, #0
  409856:	d154      	bne.n	409902 <_dtoa_r+0x93a>
  409858:	4632      	mov	r2, r6
  40985a:	463b      	mov	r3, r7
  40985c:	2000      	movs	r0, #0
  40985e:	4976      	ldr	r1, [pc, #472]	; (409a38 <_dtoa_r+0xa70>)
  409860:	f7fc fdd0 	bl	406404 <__aeabi_dsub>
  409864:	4602      	mov	r2, r0
  409866:	460b      	mov	r3, r1
  409868:	4650      	mov	r0, sl
  40986a:	4659      	mov	r1, fp
  40986c:	f7fd fa0e 	bl	406c8c <__aeabi_dcmpgt>
  409870:	2800      	cmp	r0, #0
  409872:	f040 8270 	bne.w	409d56 <_dtoa_r+0xd8e>
  409876:	9a12      	ldr	r2, [sp, #72]	; 0x48
  409878:	2a01      	cmp	r2, #1
  40987a:	f000 8111 	beq.w	409aa0 <_dtoa_r+0xad8>
  40987e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409880:	9a04      	ldr	r2, [sp, #16]
  409882:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409886:	4413      	add	r3, r2
  409888:	4699      	mov	r9, r3
  40988a:	e00d      	b.n	4098a8 <_dtoa_r+0x8e0>
  40988c:	2000      	movs	r0, #0
  40988e:	496a      	ldr	r1, [pc, #424]	; (409a38 <_dtoa_r+0xa70>)
  409890:	f7fc fdb8 	bl	406404 <__aeabi_dsub>
  409894:	4652      	mov	r2, sl
  409896:	465b      	mov	r3, fp
  409898:	f7fd f9da 	bl	406c50 <__aeabi_dcmplt>
  40989c:	2800      	cmp	r0, #0
  40989e:	f040 8258 	bne.w	409d52 <_dtoa_r+0xd8a>
  4098a2:	454d      	cmp	r5, r9
  4098a4:	f000 80fa 	beq.w	409a9c <_dtoa_r+0xad4>
  4098a8:	4650      	mov	r0, sl
  4098aa:	4659      	mov	r1, fp
  4098ac:	2200      	movs	r2, #0
  4098ae:	4b65      	ldr	r3, [pc, #404]	; (409a44 <_dtoa_r+0xa7c>)
  4098b0:	f7fc ff5c 	bl	40676c <__aeabi_dmul>
  4098b4:	2200      	movs	r2, #0
  4098b6:	4b63      	ldr	r3, [pc, #396]	; (409a44 <_dtoa_r+0xa7c>)
  4098b8:	4682      	mov	sl, r0
  4098ba:	468b      	mov	fp, r1
  4098bc:	4630      	mov	r0, r6
  4098be:	4639      	mov	r1, r7
  4098c0:	f7fc ff54 	bl	40676c <__aeabi_dmul>
  4098c4:	460f      	mov	r7, r1
  4098c6:	4606      	mov	r6, r0
  4098c8:	f002 fb68 	bl	40bf9c <__aeabi_d2iz>
  4098cc:	4680      	mov	r8, r0
  4098ce:	f7fc fee7 	bl	4066a0 <__aeabi_i2d>
  4098d2:	4602      	mov	r2, r0
  4098d4:	460b      	mov	r3, r1
  4098d6:	4630      	mov	r0, r6
  4098d8:	4639      	mov	r1, r7
  4098da:	f7fc fd93 	bl	406404 <__aeabi_dsub>
  4098de:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4098e2:	fa5f f888 	uxtb.w	r8, r8
  4098e6:	4652      	mov	r2, sl
  4098e8:	465b      	mov	r3, fp
  4098ea:	f805 8b01 	strb.w	r8, [r5], #1
  4098ee:	4606      	mov	r6, r0
  4098f0:	460f      	mov	r7, r1
  4098f2:	f7fd f9ad 	bl	406c50 <__aeabi_dcmplt>
  4098f6:	4632      	mov	r2, r6
  4098f8:	463b      	mov	r3, r7
  4098fa:	2800      	cmp	r0, #0
  4098fc:	d0c6      	beq.n	40988c <_dtoa_r+0x8c4>
  4098fe:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409902:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409904:	9302      	str	r3, [sp, #8]
  409906:	e523      	b.n	409350 <_dtoa_r+0x388>
  409908:	2300      	movs	r3, #0
  40990a:	930b      	str	r3, [sp, #44]	; 0x2c
  40990c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40990e:	2b00      	cmp	r3, #0
  409910:	f340 80dc 	ble.w	409acc <_dtoa_r+0xb04>
  409914:	461f      	mov	r7, r3
  409916:	461e      	mov	r6, r3
  409918:	930f      	str	r3, [sp, #60]	; 0x3c
  40991a:	930a      	str	r3, [sp, #40]	; 0x28
  40991c:	e6f6      	b.n	40970c <_dtoa_r+0x744>
  40991e:	2301      	movs	r3, #1
  409920:	930b      	str	r3, [sp, #44]	; 0x2c
  409922:	e7f3      	b.n	40990c <_dtoa_r+0x944>
  409924:	f1ba 0f00 	cmp.w	sl, #0
  409928:	f47f ada8 	bne.w	40947c <_dtoa_r+0x4b4>
  40992c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  409930:	2b00      	cmp	r3, #0
  409932:	f47f adba 	bne.w	4094aa <_dtoa_r+0x4e2>
  409936:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40993a:	0d3f      	lsrs	r7, r7, #20
  40993c:	053f      	lsls	r7, r7, #20
  40993e:	2f00      	cmp	r7, #0
  409940:	f000 820d 	beq.w	409d5e <_dtoa_r+0xd96>
  409944:	9b08      	ldr	r3, [sp, #32]
  409946:	3301      	adds	r3, #1
  409948:	9308      	str	r3, [sp, #32]
  40994a:	9b06      	ldr	r3, [sp, #24]
  40994c:	3301      	adds	r3, #1
  40994e:	9306      	str	r3, [sp, #24]
  409950:	2301      	movs	r3, #1
  409952:	930c      	str	r3, [sp, #48]	; 0x30
  409954:	e5ab      	b.n	4094ae <_dtoa_r+0x4e6>
  409956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409958:	2b00      	cmp	r3, #0
  40995a:	f73f ac42 	bgt.w	4091e2 <_dtoa_r+0x21a>
  40995e:	f040 8221 	bne.w	409da4 <_dtoa_r+0xddc>
  409962:	2200      	movs	r2, #0
  409964:	4b38      	ldr	r3, [pc, #224]	; (409a48 <_dtoa_r+0xa80>)
  409966:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40996a:	f7fc feff 	bl	40676c <__aeabi_dmul>
  40996e:	4652      	mov	r2, sl
  409970:	465b      	mov	r3, fp
  409972:	f7fd f981 	bl	406c78 <__aeabi_dcmpge>
  409976:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40997a:	4646      	mov	r6, r8
  40997c:	2800      	cmp	r0, #0
  40997e:	d041      	beq.n	409a04 <_dtoa_r+0xa3c>
  409980:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409982:	9d04      	ldr	r5, [sp, #16]
  409984:	43db      	mvns	r3, r3
  409986:	9302      	str	r3, [sp, #8]
  409988:	4641      	mov	r1, r8
  40998a:	4620      	mov	r0, r4
  40998c:	f001 fb30 	bl	40aff0 <_Bfree>
  409990:	2e00      	cmp	r6, #0
  409992:	f43f acdd 	beq.w	409350 <_dtoa_r+0x388>
  409996:	e6a7      	b.n	4096e8 <_dtoa_r+0x720>
  409998:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40999a:	4649      	mov	r1, r9
  40999c:	4620      	mov	r0, r4
  40999e:	f001 fc5d 	bl	40b25c <__pow5mult>
  4099a2:	4681      	mov	r9, r0
  4099a4:	e558      	b.n	409458 <_dtoa_r+0x490>
  4099a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4099a8:	2a00      	cmp	r2, #0
  4099aa:	f000 8187 	beq.w	409cbc <_dtoa_r+0xcf4>
  4099ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4099b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4099b4:	9d08      	ldr	r5, [sp, #32]
  4099b6:	e4f2      	b.n	40939e <_dtoa_r+0x3d6>
  4099b8:	f1ba 0f00 	cmp.w	sl, #0
  4099bc:	f47f ad75 	bne.w	4094aa <_dtoa_r+0x4e2>
  4099c0:	e7b4      	b.n	40992c <_dtoa_r+0x964>
  4099c2:	f001 fb1f 	bl	40b004 <__multadd>
  4099c6:	4647      	mov	r7, r8
  4099c8:	4606      	mov	r6, r0
  4099ca:	4683      	mov	fp, r0
  4099cc:	e5be      	b.n	40954c <_dtoa_r+0x584>
  4099ce:	4601      	mov	r1, r0
  4099d0:	4620      	mov	r0, r4
  4099d2:	9306      	str	r3, [sp, #24]
  4099d4:	f001 fb0c 	bl	40aff0 <_Bfree>
  4099d8:	2201      	movs	r2, #1
  4099da:	9b06      	ldr	r3, [sp, #24]
  4099dc:	e5e0      	b.n	4095a0 <_dtoa_r+0x5d8>
  4099de:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4099e0:	2b02      	cmp	r3, #2
  4099e2:	f77f ad96 	ble.w	409512 <_dtoa_r+0x54a>
  4099e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4099e8:	2b00      	cmp	r3, #0
  4099ea:	d1c9      	bne.n	409980 <_dtoa_r+0x9b8>
  4099ec:	4641      	mov	r1, r8
  4099ee:	2205      	movs	r2, #5
  4099f0:	4620      	mov	r0, r4
  4099f2:	f001 fb07 	bl	40b004 <__multadd>
  4099f6:	4601      	mov	r1, r0
  4099f8:	4680      	mov	r8, r0
  4099fa:	4648      	mov	r0, r9
  4099fc:	f001 fcd0 	bl	40b3a0 <__mcmp>
  409a00:	2800      	cmp	r0, #0
  409a02:	ddbd      	ble.n	409980 <_dtoa_r+0x9b8>
  409a04:	9a02      	ldr	r2, [sp, #8]
  409a06:	9904      	ldr	r1, [sp, #16]
  409a08:	2331      	movs	r3, #49	; 0x31
  409a0a:	3201      	adds	r2, #1
  409a0c:	9202      	str	r2, [sp, #8]
  409a0e:	700b      	strb	r3, [r1, #0]
  409a10:	1c4d      	adds	r5, r1, #1
  409a12:	e7b9      	b.n	409988 <_dtoa_r+0x9c0>
  409a14:	9a02      	ldr	r2, [sp, #8]
  409a16:	3201      	adds	r2, #1
  409a18:	9202      	str	r2, [sp, #8]
  409a1a:	9a04      	ldr	r2, [sp, #16]
  409a1c:	2331      	movs	r3, #49	; 0x31
  409a1e:	7013      	strb	r3, [r2, #0]
  409a20:	e652      	b.n	4096c8 <_dtoa_r+0x700>
  409a22:	2301      	movs	r3, #1
  409a24:	930b      	str	r3, [sp, #44]	; 0x2c
  409a26:	e666      	b.n	4096f6 <_dtoa_r+0x72e>
  409a28:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  409a2c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409a2e:	e48f      	b.n	409350 <_dtoa_r+0x388>
  409a30:	0040c870 	.word	0x0040c870
  409a34:	0040c848 	.word	0x0040c848
  409a38:	3ff00000 	.word	0x3ff00000
  409a3c:	401c0000 	.word	0x401c0000
  409a40:	3fe00000 	.word	0x3fe00000
  409a44:	40240000 	.word	0x40240000
  409a48:	40140000 	.word	0x40140000
  409a4c:	4650      	mov	r0, sl
  409a4e:	f7fc fe27 	bl	4066a0 <__aeabi_i2d>
  409a52:	463a      	mov	r2, r7
  409a54:	4643      	mov	r3, r8
  409a56:	f7fc fe89 	bl	40676c <__aeabi_dmul>
  409a5a:	2200      	movs	r2, #0
  409a5c:	4bc1      	ldr	r3, [pc, #772]	; (409d64 <_dtoa_r+0xd9c>)
  409a5e:	f7fc fcd3 	bl	406408 <__adddf3>
  409a62:	4605      	mov	r5, r0
  409a64:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409a68:	4641      	mov	r1, r8
  409a6a:	2200      	movs	r2, #0
  409a6c:	4bbe      	ldr	r3, [pc, #760]	; (409d68 <_dtoa_r+0xda0>)
  409a6e:	4638      	mov	r0, r7
  409a70:	f7fc fcc8 	bl	406404 <__aeabi_dsub>
  409a74:	462a      	mov	r2, r5
  409a76:	4633      	mov	r3, r6
  409a78:	4682      	mov	sl, r0
  409a7a:	468b      	mov	fp, r1
  409a7c:	f7fd f906 	bl	406c8c <__aeabi_dcmpgt>
  409a80:	4680      	mov	r8, r0
  409a82:	2800      	cmp	r0, #0
  409a84:	f040 8110 	bne.w	409ca8 <_dtoa_r+0xce0>
  409a88:	462a      	mov	r2, r5
  409a8a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  409a8e:	4650      	mov	r0, sl
  409a90:	4659      	mov	r1, fp
  409a92:	f7fd f8dd 	bl	406c50 <__aeabi_dcmplt>
  409a96:	b118      	cbz	r0, 409aa0 <_dtoa_r+0xad8>
  409a98:	4646      	mov	r6, r8
  409a9a:	e771      	b.n	409980 <_dtoa_r+0x9b8>
  409a9c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409aa0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  409aa4:	f7ff bb8a 	b.w	4091bc <_dtoa_r+0x1f4>
  409aa8:	9804      	ldr	r0, [sp, #16]
  409aaa:	f7ff babb 	b.w	409024 <_dtoa_r+0x5c>
  409aae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409ab0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  409ab2:	970c      	str	r7, [sp, #48]	; 0x30
  409ab4:	1afb      	subs	r3, r7, r3
  409ab6:	441a      	add	r2, r3
  409ab8:	920d      	str	r2, [sp, #52]	; 0x34
  409aba:	2700      	movs	r7, #0
  409abc:	e469      	b.n	409392 <_dtoa_r+0x3ca>
  409abe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  409ac2:	f04f 0a02 	mov.w	sl, #2
  409ac6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  409aca:	e657      	b.n	40977c <_dtoa_r+0x7b4>
  409acc:	2100      	movs	r1, #0
  409ace:	2301      	movs	r3, #1
  409ad0:	6461      	str	r1, [r4, #68]	; 0x44
  409ad2:	4620      	mov	r0, r4
  409ad4:	9325      	str	r3, [sp, #148]	; 0x94
  409ad6:	f001 fa65 	bl	40afa4 <_Balloc>
  409ada:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409adc:	9004      	str	r0, [sp, #16]
  409ade:	6420      	str	r0, [r4, #64]	; 0x40
  409ae0:	930a      	str	r3, [sp, #40]	; 0x28
  409ae2:	930f      	str	r3, [sp, #60]	; 0x3c
  409ae4:	e629      	b.n	40973a <_dtoa_r+0x772>
  409ae6:	2a00      	cmp	r2, #0
  409ae8:	46d0      	mov	r8, sl
  409aea:	f8cd b018 	str.w	fp, [sp, #24]
  409aee:	469a      	mov	sl, r3
  409af0:	dd11      	ble.n	409b16 <_dtoa_r+0xb4e>
  409af2:	4649      	mov	r1, r9
  409af4:	2201      	movs	r2, #1
  409af6:	4620      	mov	r0, r4
  409af8:	f001 fc00 	bl	40b2fc <__lshift>
  409afc:	4641      	mov	r1, r8
  409afe:	4681      	mov	r9, r0
  409b00:	f001 fc4e 	bl	40b3a0 <__mcmp>
  409b04:	2800      	cmp	r0, #0
  409b06:	f340 8146 	ble.w	409d96 <_dtoa_r+0xdce>
  409b0a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  409b0e:	f000 8106 	beq.w	409d1e <_dtoa_r+0xd56>
  409b12:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  409b16:	46b3      	mov	fp, r6
  409b18:	f887 a000 	strb.w	sl, [r7]
  409b1c:	1c7d      	adds	r5, r7, #1
  409b1e:	9e06      	ldr	r6, [sp, #24]
  409b20:	e5d2      	b.n	4096c8 <_dtoa_r+0x700>
  409b22:	d104      	bne.n	409b2e <_dtoa_r+0xb66>
  409b24:	f01a 0f01 	tst.w	sl, #1
  409b28:	d001      	beq.n	409b2e <_dtoa_r+0xb66>
  409b2a:	e5bd      	b.n	4096a8 <_dtoa_r+0x6e0>
  409b2c:	4615      	mov	r5, r2
  409b2e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409b32:	2b30      	cmp	r3, #48	; 0x30
  409b34:	f105 32ff 	add.w	r2, r5, #4294967295
  409b38:	d0f8      	beq.n	409b2c <_dtoa_r+0xb64>
  409b3a:	e5c5      	b.n	4096c8 <_dtoa_r+0x700>
  409b3c:	9904      	ldr	r1, [sp, #16]
  409b3e:	2230      	movs	r2, #48	; 0x30
  409b40:	700a      	strb	r2, [r1, #0]
  409b42:	9a02      	ldr	r2, [sp, #8]
  409b44:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409b48:	3201      	adds	r2, #1
  409b4a:	9202      	str	r2, [sp, #8]
  409b4c:	f7ff bbfc 	b.w	409348 <_dtoa_r+0x380>
  409b50:	f000 80bb 	beq.w	409cca <_dtoa_r+0xd02>
  409b54:	9b02      	ldr	r3, [sp, #8]
  409b56:	425d      	negs	r5, r3
  409b58:	4b84      	ldr	r3, [pc, #528]	; (409d6c <_dtoa_r+0xda4>)
  409b5a:	f005 020f 	and.w	r2, r5, #15
  409b5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409b62:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  409b6a:	f7fc fdff 	bl	40676c <__aeabi_dmul>
  409b6e:	112d      	asrs	r5, r5, #4
  409b70:	4607      	mov	r7, r0
  409b72:	4688      	mov	r8, r1
  409b74:	f000 812c 	beq.w	409dd0 <_dtoa_r+0xe08>
  409b78:	4e7d      	ldr	r6, [pc, #500]	; (409d70 <_dtoa_r+0xda8>)
  409b7a:	f04f 0a02 	mov.w	sl, #2
  409b7e:	07eb      	lsls	r3, r5, #31
  409b80:	d509      	bpl.n	409b96 <_dtoa_r+0xbce>
  409b82:	4638      	mov	r0, r7
  409b84:	4641      	mov	r1, r8
  409b86:	e9d6 2300 	ldrd	r2, r3, [r6]
  409b8a:	f7fc fdef 	bl	40676c <__aeabi_dmul>
  409b8e:	f10a 0a01 	add.w	sl, sl, #1
  409b92:	4607      	mov	r7, r0
  409b94:	4688      	mov	r8, r1
  409b96:	106d      	asrs	r5, r5, #1
  409b98:	f106 0608 	add.w	r6, r6, #8
  409b9c:	d1ef      	bne.n	409b7e <_dtoa_r+0xbb6>
  409b9e:	e608      	b.n	4097b2 <_dtoa_r+0x7ea>
  409ba0:	6871      	ldr	r1, [r6, #4]
  409ba2:	4620      	mov	r0, r4
  409ba4:	f001 f9fe 	bl	40afa4 <_Balloc>
  409ba8:	6933      	ldr	r3, [r6, #16]
  409baa:	3302      	adds	r3, #2
  409bac:	009a      	lsls	r2, r3, #2
  409bae:	4605      	mov	r5, r0
  409bb0:	f106 010c 	add.w	r1, r6, #12
  409bb4:	300c      	adds	r0, #12
  409bb6:	f001 f8eb 	bl	40ad90 <memcpy>
  409bba:	4629      	mov	r1, r5
  409bbc:	2201      	movs	r2, #1
  409bbe:	4620      	mov	r0, r4
  409bc0:	f001 fb9c 	bl	40b2fc <__lshift>
  409bc4:	9006      	str	r0, [sp, #24]
  409bc6:	e4b5      	b.n	409534 <_dtoa_r+0x56c>
  409bc8:	2b39      	cmp	r3, #57	; 0x39
  409bca:	f8cd b018 	str.w	fp, [sp, #24]
  409bce:	46d0      	mov	r8, sl
  409bd0:	f000 80a5 	beq.w	409d1e <_dtoa_r+0xd56>
  409bd4:	f103 0a01 	add.w	sl, r3, #1
  409bd8:	46b3      	mov	fp, r6
  409bda:	f887 a000 	strb.w	sl, [r7]
  409bde:	1c7d      	adds	r5, r7, #1
  409be0:	9e06      	ldr	r6, [sp, #24]
  409be2:	e571      	b.n	4096c8 <_dtoa_r+0x700>
  409be4:	465a      	mov	r2, fp
  409be6:	46d0      	mov	r8, sl
  409be8:	46b3      	mov	fp, r6
  409bea:	469a      	mov	sl, r3
  409bec:	4616      	mov	r6, r2
  409bee:	e54f      	b.n	409690 <_dtoa_r+0x6c8>
  409bf0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409bf2:	495e      	ldr	r1, [pc, #376]	; (409d6c <_dtoa_r+0xda4>)
  409bf4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  409bf8:	462a      	mov	r2, r5
  409bfa:	4633      	mov	r3, r6
  409bfc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  409c00:	f7fc fdb4 	bl	40676c <__aeabi_dmul>
  409c04:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  409c08:	4638      	mov	r0, r7
  409c0a:	4641      	mov	r1, r8
  409c0c:	f002 f9c6 	bl	40bf9c <__aeabi_d2iz>
  409c10:	4605      	mov	r5, r0
  409c12:	f7fc fd45 	bl	4066a0 <__aeabi_i2d>
  409c16:	460b      	mov	r3, r1
  409c18:	4602      	mov	r2, r0
  409c1a:	4641      	mov	r1, r8
  409c1c:	4638      	mov	r0, r7
  409c1e:	f7fc fbf1 	bl	406404 <__aeabi_dsub>
  409c22:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409c24:	460f      	mov	r7, r1
  409c26:	9904      	ldr	r1, [sp, #16]
  409c28:	3530      	adds	r5, #48	; 0x30
  409c2a:	2b01      	cmp	r3, #1
  409c2c:	700d      	strb	r5, [r1, #0]
  409c2e:	4606      	mov	r6, r0
  409c30:	f101 0501 	add.w	r5, r1, #1
  409c34:	d026      	beq.n	409c84 <_dtoa_r+0xcbc>
  409c36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409c38:	9a04      	ldr	r2, [sp, #16]
  409c3a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 409d78 <_dtoa_r+0xdb0>
  409c3e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409c42:	4413      	add	r3, r2
  409c44:	f04f 0a00 	mov.w	sl, #0
  409c48:	4699      	mov	r9, r3
  409c4a:	4652      	mov	r2, sl
  409c4c:	465b      	mov	r3, fp
  409c4e:	4630      	mov	r0, r6
  409c50:	4639      	mov	r1, r7
  409c52:	f7fc fd8b 	bl	40676c <__aeabi_dmul>
  409c56:	460f      	mov	r7, r1
  409c58:	4606      	mov	r6, r0
  409c5a:	f002 f99f 	bl	40bf9c <__aeabi_d2iz>
  409c5e:	4680      	mov	r8, r0
  409c60:	f7fc fd1e 	bl	4066a0 <__aeabi_i2d>
  409c64:	f108 0830 	add.w	r8, r8, #48	; 0x30
  409c68:	4602      	mov	r2, r0
  409c6a:	460b      	mov	r3, r1
  409c6c:	4630      	mov	r0, r6
  409c6e:	4639      	mov	r1, r7
  409c70:	f7fc fbc8 	bl	406404 <__aeabi_dsub>
  409c74:	f805 8b01 	strb.w	r8, [r5], #1
  409c78:	454d      	cmp	r5, r9
  409c7a:	4606      	mov	r6, r0
  409c7c:	460f      	mov	r7, r1
  409c7e:	d1e4      	bne.n	409c4a <_dtoa_r+0xc82>
  409c80:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409c84:	4b3b      	ldr	r3, [pc, #236]	; (409d74 <_dtoa_r+0xdac>)
  409c86:	2200      	movs	r2, #0
  409c88:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  409c8c:	f7fc fbbc 	bl	406408 <__adddf3>
  409c90:	4632      	mov	r2, r6
  409c92:	463b      	mov	r3, r7
  409c94:	f7fc ffdc 	bl	406c50 <__aeabi_dcmplt>
  409c98:	2800      	cmp	r0, #0
  409c9a:	d046      	beq.n	409d2a <_dtoa_r+0xd62>
  409c9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409c9e:	9302      	str	r3, [sp, #8]
  409ca0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409ca4:	f7ff bb43 	b.w	40932e <_dtoa_r+0x366>
  409ca8:	f04f 0800 	mov.w	r8, #0
  409cac:	4646      	mov	r6, r8
  409cae:	e6a9      	b.n	409a04 <_dtoa_r+0xa3c>
  409cb0:	9b08      	ldr	r3, [sp, #32]
  409cb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409cb4:	1a9d      	subs	r5, r3, r2
  409cb6:	2300      	movs	r3, #0
  409cb8:	f7ff bb71 	b.w	40939e <_dtoa_r+0x3d6>
  409cbc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  409cbe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409cc0:	9d08      	ldr	r5, [sp, #32]
  409cc2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  409cc6:	f7ff bb6a 	b.w	40939e <_dtoa_r+0x3d6>
  409cca:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  409cce:	f04f 0a02 	mov.w	sl, #2
  409cd2:	e56e      	b.n	4097b2 <_dtoa_r+0x7ea>
  409cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409cd6:	2b00      	cmp	r3, #0
  409cd8:	f43f aeb8 	beq.w	409a4c <_dtoa_r+0xa84>
  409cdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409cde:	2b00      	cmp	r3, #0
  409ce0:	f77f aede 	ble.w	409aa0 <_dtoa_r+0xad8>
  409ce4:	2200      	movs	r2, #0
  409ce6:	4b24      	ldr	r3, [pc, #144]	; (409d78 <_dtoa_r+0xdb0>)
  409ce8:	4638      	mov	r0, r7
  409cea:	4641      	mov	r1, r8
  409cec:	f7fc fd3e 	bl	40676c <__aeabi_dmul>
  409cf0:	4607      	mov	r7, r0
  409cf2:	4688      	mov	r8, r1
  409cf4:	f10a 0001 	add.w	r0, sl, #1
  409cf8:	f7fc fcd2 	bl	4066a0 <__aeabi_i2d>
  409cfc:	463a      	mov	r2, r7
  409cfe:	4643      	mov	r3, r8
  409d00:	f7fc fd34 	bl	40676c <__aeabi_dmul>
  409d04:	2200      	movs	r2, #0
  409d06:	4b17      	ldr	r3, [pc, #92]	; (409d64 <_dtoa_r+0xd9c>)
  409d08:	f7fc fb7e 	bl	406408 <__adddf3>
  409d0c:	9a02      	ldr	r2, [sp, #8]
  409d0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409d10:	9312      	str	r3, [sp, #72]	; 0x48
  409d12:	3a01      	subs	r2, #1
  409d14:	4605      	mov	r5, r0
  409d16:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409d1a:	9215      	str	r2, [sp, #84]	; 0x54
  409d1c:	e56a      	b.n	4097f4 <_dtoa_r+0x82c>
  409d1e:	2239      	movs	r2, #57	; 0x39
  409d20:	46b3      	mov	fp, r6
  409d22:	703a      	strb	r2, [r7, #0]
  409d24:	9e06      	ldr	r6, [sp, #24]
  409d26:	1c7d      	adds	r5, r7, #1
  409d28:	e4c0      	b.n	4096ac <_dtoa_r+0x6e4>
  409d2a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  409d2e:	2000      	movs	r0, #0
  409d30:	4910      	ldr	r1, [pc, #64]	; (409d74 <_dtoa_r+0xdac>)
  409d32:	f7fc fb67 	bl	406404 <__aeabi_dsub>
  409d36:	4632      	mov	r2, r6
  409d38:	463b      	mov	r3, r7
  409d3a:	f7fc ffa7 	bl	406c8c <__aeabi_dcmpgt>
  409d3e:	b908      	cbnz	r0, 409d44 <_dtoa_r+0xd7c>
  409d40:	e6ae      	b.n	409aa0 <_dtoa_r+0xad8>
  409d42:	4615      	mov	r5, r2
  409d44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409d48:	2b30      	cmp	r3, #48	; 0x30
  409d4a:	f105 32ff 	add.w	r2, r5, #4294967295
  409d4e:	d0f8      	beq.n	409d42 <_dtoa_r+0xd7a>
  409d50:	e5d7      	b.n	409902 <_dtoa_r+0x93a>
  409d52:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409d56:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409d58:	9302      	str	r3, [sp, #8]
  409d5a:	f7ff bae8 	b.w	40932e <_dtoa_r+0x366>
  409d5e:	970c      	str	r7, [sp, #48]	; 0x30
  409d60:	f7ff bba5 	b.w	4094ae <_dtoa_r+0x4e6>
  409d64:	401c0000 	.word	0x401c0000
  409d68:	40140000 	.word	0x40140000
  409d6c:	0040c870 	.word	0x0040c870
  409d70:	0040c848 	.word	0x0040c848
  409d74:	3fe00000 	.word	0x3fe00000
  409d78:	40240000 	.word	0x40240000
  409d7c:	2b39      	cmp	r3, #57	; 0x39
  409d7e:	f8cd b018 	str.w	fp, [sp, #24]
  409d82:	46d0      	mov	r8, sl
  409d84:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  409d88:	469a      	mov	sl, r3
  409d8a:	d0c8      	beq.n	409d1e <_dtoa_r+0xd56>
  409d8c:	f1bb 0f00 	cmp.w	fp, #0
  409d90:	f73f aebf 	bgt.w	409b12 <_dtoa_r+0xb4a>
  409d94:	e6bf      	b.n	409b16 <_dtoa_r+0xb4e>
  409d96:	f47f aebe 	bne.w	409b16 <_dtoa_r+0xb4e>
  409d9a:	f01a 0f01 	tst.w	sl, #1
  409d9e:	f43f aeba 	beq.w	409b16 <_dtoa_r+0xb4e>
  409da2:	e6b2      	b.n	409b0a <_dtoa_r+0xb42>
  409da4:	f04f 0800 	mov.w	r8, #0
  409da8:	4646      	mov	r6, r8
  409daa:	e5e9      	b.n	409980 <_dtoa_r+0x9b8>
  409dac:	4631      	mov	r1, r6
  409dae:	2300      	movs	r3, #0
  409db0:	220a      	movs	r2, #10
  409db2:	4620      	mov	r0, r4
  409db4:	f001 f926 	bl	40b004 <__multadd>
  409db8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409dba:	2b00      	cmp	r3, #0
  409dbc:	4606      	mov	r6, r0
  409dbe:	dd0a      	ble.n	409dd6 <_dtoa_r+0xe0e>
  409dc0:	930a      	str	r3, [sp, #40]	; 0x28
  409dc2:	f7ff bbaa 	b.w	40951a <_dtoa_r+0x552>
  409dc6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409dc8:	2b02      	cmp	r3, #2
  409dca:	dc23      	bgt.n	409e14 <_dtoa_r+0xe4c>
  409dcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409dce:	e43b      	b.n	409648 <_dtoa_r+0x680>
  409dd0:	f04f 0a02 	mov.w	sl, #2
  409dd4:	e4ed      	b.n	4097b2 <_dtoa_r+0x7ea>
  409dd6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409dd8:	2b02      	cmp	r3, #2
  409dda:	dc1b      	bgt.n	409e14 <_dtoa_r+0xe4c>
  409ddc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409dde:	e7ef      	b.n	409dc0 <_dtoa_r+0xdf8>
  409de0:	2500      	movs	r5, #0
  409de2:	6465      	str	r5, [r4, #68]	; 0x44
  409de4:	4629      	mov	r1, r5
  409de6:	4620      	mov	r0, r4
  409de8:	f001 f8dc 	bl	40afa4 <_Balloc>
  409dec:	f04f 33ff 	mov.w	r3, #4294967295
  409df0:	930a      	str	r3, [sp, #40]	; 0x28
  409df2:	930f      	str	r3, [sp, #60]	; 0x3c
  409df4:	2301      	movs	r3, #1
  409df6:	9004      	str	r0, [sp, #16]
  409df8:	9525      	str	r5, [sp, #148]	; 0x94
  409dfa:	6420      	str	r0, [r4, #64]	; 0x40
  409dfc:	930b      	str	r3, [sp, #44]	; 0x2c
  409dfe:	f7ff b9dd 	b.w	4091bc <_dtoa_r+0x1f4>
  409e02:	2501      	movs	r5, #1
  409e04:	f7ff b9a5 	b.w	409152 <_dtoa_r+0x18a>
  409e08:	f43f ab69 	beq.w	4094de <_dtoa_r+0x516>
  409e0c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  409e10:	f7ff bbf9 	b.w	409606 <_dtoa_r+0x63e>
  409e14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409e16:	930a      	str	r3, [sp, #40]	; 0x28
  409e18:	e5e5      	b.n	4099e6 <_dtoa_r+0xa1e>
  409e1a:	bf00      	nop

00409e1c <__sflush_r>:
  409e1c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  409e20:	b29a      	uxth	r2, r3
  409e22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409e26:	460d      	mov	r5, r1
  409e28:	0711      	lsls	r1, r2, #28
  409e2a:	4680      	mov	r8, r0
  409e2c:	d43a      	bmi.n	409ea4 <__sflush_r+0x88>
  409e2e:	686a      	ldr	r2, [r5, #4]
  409e30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  409e34:	2a00      	cmp	r2, #0
  409e36:	81ab      	strh	r3, [r5, #12]
  409e38:	dd6f      	ble.n	409f1a <__sflush_r+0xfe>
  409e3a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  409e3c:	2c00      	cmp	r4, #0
  409e3e:	d049      	beq.n	409ed4 <__sflush_r+0xb8>
  409e40:	2200      	movs	r2, #0
  409e42:	b29b      	uxth	r3, r3
  409e44:	f8d8 6000 	ldr.w	r6, [r8]
  409e48:	f8c8 2000 	str.w	r2, [r8]
  409e4c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  409e50:	d067      	beq.n	409f22 <__sflush_r+0x106>
  409e52:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  409e54:	075f      	lsls	r7, r3, #29
  409e56:	d505      	bpl.n	409e64 <__sflush_r+0x48>
  409e58:	6869      	ldr	r1, [r5, #4]
  409e5a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  409e5c:	1a52      	subs	r2, r2, r1
  409e5e:	b10b      	cbz	r3, 409e64 <__sflush_r+0x48>
  409e60:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  409e62:	1ad2      	subs	r2, r2, r3
  409e64:	2300      	movs	r3, #0
  409e66:	69e9      	ldr	r1, [r5, #28]
  409e68:	4640      	mov	r0, r8
  409e6a:	47a0      	blx	r4
  409e6c:	1c44      	adds	r4, r0, #1
  409e6e:	d03c      	beq.n	409eea <__sflush_r+0xce>
  409e70:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  409e74:	692a      	ldr	r2, [r5, #16]
  409e76:	602a      	str	r2, [r5, #0]
  409e78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  409e7c:	2200      	movs	r2, #0
  409e7e:	81ab      	strh	r3, [r5, #12]
  409e80:	04db      	lsls	r3, r3, #19
  409e82:	606a      	str	r2, [r5, #4]
  409e84:	d447      	bmi.n	409f16 <__sflush_r+0xfa>
  409e86:	6b29      	ldr	r1, [r5, #48]	; 0x30
  409e88:	f8c8 6000 	str.w	r6, [r8]
  409e8c:	b311      	cbz	r1, 409ed4 <__sflush_r+0xb8>
  409e8e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  409e92:	4299      	cmp	r1, r3
  409e94:	d002      	beq.n	409e9c <__sflush_r+0x80>
  409e96:	4640      	mov	r0, r8
  409e98:	f000 f95a 	bl	40a150 <_free_r>
  409e9c:	2000      	movs	r0, #0
  409e9e:	6328      	str	r0, [r5, #48]	; 0x30
  409ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409ea4:	692e      	ldr	r6, [r5, #16]
  409ea6:	b1ae      	cbz	r6, 409ed4 <__sflush_r+0xb8>
  409ea8:	682c      	ldr	r4, [r5, #0]
  409eaa:	602e      	str	r6, [r5, #0]
  409eac:	0791      	lsls	r1, r2, #30
  409eae:	bf0c      	ite	eq
  409eb0:	696b      	ldreq	r3, [r5, #20]
  409eb2:	2300      	movne	r3, #0
  409eb4:	1ba4      	subs	r4, r4, r6
  409eb6:	60ab      	str	r3, [r5, #8]
  409eb8:	e00a      	b.n	409ed0 <__sflush_r+0xb4>
  409eba:	4623      	mov	r3, r4
  409ebc:	4632      	mov	r2, r6
  409ebe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  409ec0:	69e9      	ldr	r1, [r5, #28]
  409ec2:	4640      	mov	r0, r8
  409ec4:	47b8      	blx	r7
  409ec6:	2800      	cmp	r0, #0
  409ec8:	eba4 0400 	sub.w	r4, r4, r0
  409ecc:	4406      	add	r6, r0
  409ece:	dd04      	ble.n	409eda <__sflush_r+0xbe>
  409ed0:	2c00      	cmp	r4, #0
  409ed2:	dcf2      	bgt.n	409eba <__sflush_r+0x9e>
  409ed4:	2000      	movs	r0, #0
  409ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409eda:	89ab      	ldrh	r3, [r5, #12]
  409edc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409ee0:	81ab      	strh	r3, [r5, #12]
  409ee2:	f04f 30ff 	mov.w	r0, #4294967295
  409ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409eea:	f8d8 4000 	ldr.w	r4, [r8]
  409eee:	2c1d      	cmp	r4, #29
  409ef0:	d8f3      	bhi.n	409eda <__sflush_r+0xbe>
  409ef2:	4b19      	ldr	r3, [pc, #100]	; (409f58 <__sflush_r+0x13c>)
  409ef4:	40e3      	lsrs	r3, r4
  409ef6:	43db      	mvns	r3, r3
  409ef8:	f013 0301 	ands.w	r3, r3, #1
  409efc:	d1ed      	bne.n	409eda <__sflush_r+0xbe>
  409efe:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  409f02:	606b      	str	r3, [r5, #4]
  409f04:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  409f08:	6929      	ldr	r1, [r5, #16]
  409f0a:	81ab      	strh	r3, [r5, #12]
  409f0c:	04da      	lsls	r2, r3, #19
  409f0e:	6029      	str	r1, [r5, #0]
  409f10:	d5b9      	bpl.n	409e86 <__sflush_r+0x6a>
  409f12:	2c00      	cmp	r4, #0
  409f14:	d1b7      	bne.n	409e86 <__sflush_r+0x6a>
  409f16:	6528      	str	r0, [r5, #80]	; 0x50
  409f18:	e7b5      	b.n	409e86 <__sflush_r+0x6a>
  409f1a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  409f1c:	2a00      	cmp	r2, #0
  409f1e:	dc8c      	bgt.n	409e3a <__sflush_r+0x1e>
  409f20:	e7d8      	b.n	409ed4 <__sflush_r+0xb8>
  409f22:	2301      	movs	r3, #1
  409f24:	69e9      	ldr	r1, [r5, #28]
  409f26:	4640      	mov	r0, r8
  409f28:	47a0      	blx	r4
  409f2a:	1c43      	adds	r3, r0, #1
  409f2c:	4602      	mov	r2, r0
  409f2e:	d002      	beq.n	409f36 <__sflush_r+0x11a>
  409f30:	89ab      	ldrh	r3, [r5, #12]
  409f32:	6aac      	ldr	r4, [r5, #40]	; 0x28
  409f34:	e78e      	b.n	409e54 <__sflush_r+0x38>
  409f36:	f8d8 3000 	ldr.w	r3, [r8]
  409f3a:	2b00      	cmp	r3, #0
  409f3c:	d0f8      	beq.n	409f30 <__sflush_r+0x114>
  409f3e:	2b1d      	cmp	r3, #29
  409f40:	d001      	beq.n	409f46 <__sflush_r+0x12a>
  409f42:	2b16      	cmp	r3, #22
  409f44:	d102      	bne.n	409f4c <__sflush_r+0x130>
  409f46:	f8c8 6000 	str.w	r6, [r8]
  409f4a:	e7c3      	b.n	409ed4 <__sflush_r+0xb8>
  409f4c:	89ab      	ldrh	r3, [r5, #12]
  409f4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409f52:	81ab      	strh	r3, [r5, #12]
  409f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409f58:	20400001 	.word	0x20400001

00409f5c <_fflush_r>:
  409f5c:	b538      	push	{r3, r4, r5, lr}
  409f5e:	460d      	mov	r5, r1
  409f60:	4604      	mov	r4, r0
  409f62:	b108      	cbz	r0, 409f68 <_fflush_r+0xc>
  409f64:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409f66:	b1bb      	cbz	r3, 409f98 <_fflush_r+0x3c>
  409f68:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  409f6c:	b188      	cbz	r0, 409f92 <_fflush_r+0x36>
  409f6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409f70:	07db      	lsls	r3, r3, #31
  409f72:	d401      	bmi.n	409f78 <_fflush_r+0x1c>
  409f74:	0581      	lsls	r1, r0, #22
  409f76:	d517      	bpl.n	409fa8 <_fflush_r+0x4c>
  409f78:	4620      	mov	r0, r4
  409f7a:	4629      	mov	r1, r5
  409f7c:	f7ff ff4e 	bl	409e1c <__sflush_r>
  409f80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409f82:	07da      	lsls	r2, r3, #31
  409f84:	4604      	mov	r4, r0
  409f86:	d402      	bmi.n	409f8e <_fflush_r+0x32>
  409f88:	89ab      	ldrh	r3, [r5, #12]
  409f8a:	059b      	lsls	r3, r3, #22
  409f8c:	d507      	bpl.n	409f9e <_fflush_r+0x42>
  409f8e:	4620      	mov	r0, r4
  409f90:	bd38      	pop	{r3, r4, r5, pc}
  409f92:	4604      	mov	r4, r0
  409f94:	4620      	mov	r0, r4
  409f96:	bd38      	pop	{r3, r4, r5, pc}
  409f98:	f000 f838 	bl	40a00c <__sinit>
  409f9c:	e7e4      	b.n	409f68 <_fflush_r+0xc>
  409f9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409fa0:	f000 fb72 	bl	40a688 <__retarget_lock_release_recursive>
  409fa4:	4620      	mov	r0, r4
  409fa6:	bd38      	pop	{r3, r4, r5, pc}
  409fa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409faa:	f000 fb6b 	bl	40a684 <__retarget_lock_acquire_recursive>
  409fae:	e7e3      	b.n	409f78 <_fflush_r+0x1c>

00409fb0 <_cleanup_r>:
  409fb0:	4901      	ldr	r1, [pc, #4]	; (409fb8 <_cleanup_r+0x8>)
  409fb2:	f000 bb2b 	b.w	40a60c <_fwalk_reent>
  409fb6:	bf00      	nop
  409fb8:	0040bb99 	.word	0x0040bb99

00409fbc <std.isra.0>:
  409fbc:	b510      	push	{r4, lr}
  409fbe:	2300      	movs	r3, #0
  409fc0:	4604      	mov	r4, r0
  409fc2:	8181      	strh	r1, [r0, #12]
  409fc4:	81c2      	strh	r2, [r0, #14]
  409fc6:	6003      	str	r3, [r0, #0]
  409fc8:	6043      	str	r3, [r0, #4]
  409fca:	6083      	str	r3, [r0, #8]
  409fcc:	6643      	str	r3, [r0, #100]	; 0x64
  409fce:	6103      	str	r3, [r0, #16]
  409fd0:	6143      	str	r3, [r0, #20]
  409fd2:	6183      	str	r3, [r0, #24]
  409fd4:	4619      	mov	r1, r3
  409fd6:	2208      	movs	r2, #8
  409fd8:	305c      	adds	r0, #92	; 0x5c
  409fda:	f7fd f9ef 	bl	4073bc <memset>
  409fde:	4807      	ldr	r0, [pc, #28]	; (409ffc <std.isra.0+0x40>)
  409fe0:	4907      	ldr	r1, [pc, #28]	; (40a000 <std.isra.0+0x44>)
  409fe2:	4a08      	ldr	r2, [pc, #32]	; (40a004 <std.isra.0+0x48>)
  409fe4:	4b08      	ldr	r3, [pc, #32]	; (40a008 <std.isra.0+0x4c>)
  409fe6:	6220      	str	r0, [r4, #32]
  409fe8:	61e4      	str	r4, [r4, #28]
  409fea:	6261      	str	r1, [r4, #36]	; 0x24
  409fec:	62a2      	str	r2, [r4, #40]	; 0x28
  409fee:	62e3      	str	r3, [r4, #44]	; 0x2c
  409ff0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  409ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409ff8:	f000 bb40 	b.w	40a67c <__retarget_lock_init_recursive>
  409ffc:	0040b909 	.word	0x0040b909
  40a000:	0040b92d 	.word	0x0040b92d
  40a004:	0040b969 	.word	0x0040b969
  40a008:	0040b989 	.word	0x0040b989

0040a00c <__sinit>:
  40a00c:	b510      	push	{r4, lr}
  40a00e:	4604      	mov	r4, r0
  40a010:	4812      	ldr	r0, [pc, #72]	; (40a05c <__sinit+0x50>)
  40a012:	f000 fb37 	bl	40a684 <__retarget_lock_acquire_recursive>
  40a016:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40a018:	b9d2      	cbnz	r2, 40a050 <__sinit+0x44>
  40a01a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40a01e:	4810      	ldr	r0, [pc, #64]	; (40a060 <__sinit+0x54>)
  40a020:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40a024:	2103      	movs	r1, #3
  40a026:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40a02a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40a02c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40a030:	6860      	ldr	r0, [r4, #4]
  40a032:	2104      	movs	r1, #4
  40a034:	f7ff ffc2 	bl	409fbc <std.isra.0>
  40a038:	2201      	movs	r2, #1
  40a03a:	2109      	movs	r1, #9
  40a03c:	68a0      	ldr	r0, [r4, #8]
  40a03e:	f7ff ffbd 	bl	409fbc <std.isra.0>
  40a042:	2202      	movs	r2, #2
  40a044:	2112      	movs	r1, #18
  40a046:	68e0      	ldr	r0, [r4, #12]
  40a048:	f7ff ffb8 	bl	409fbc <std.isra.0>
  40a04c:	2301      	movs	r3, #1
  40a04e:	63a3      	str	r3, [r4, #56]	; 0x38
  40a050:	4802      	ldr	r0, [pc, #8]	; (40a05c <__sinit+0x50>)
  40a052:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40a056:	f000 bb17 	b.w	40a688 <__retarget_lock_release_recursive>
  40a05a:	bf00      	nop
  40a05c:	20400ad4 	.word	0x20400ad4
  40a060:	00409fb1 	.word	0x00409fb1

0040a064 <__sfp_lock_acquire>:
  40a064:	4801      	ldr	r0, [pc, #4]	; (40a06c <__sfp_lock_acquire+0x8>)
  40a066:	f000 bb0d 	b.w	40a684 <__retarget_lock_acquire_recursive>
  40a06a:	bf00      	nop
  40a06c:	20400ae8 	.word	0x20400ae8

0040a070 <__sfp_lock_release>:
  40a070:	4801      	ldr	r0, [pc, #4]	; (40a078 <__sfp_lock_release+0x8>)
  40a072:	f000 bb09 	b.w	40a688 <__retarget_lock_release_recursive>
  40a076:	bf00      	nop
  40a078:	20400ae8 	.word	0x20400ae8

0040a07c <__libc_fini_array>:
  40a07c:	b538      	push	{r3, r4, r5, lr}
  40a07e:	4c0a      	ldr	r4, [pc, #40]	; (40a0a8 <__libc_fini_array+0x2c>)
  40a080:	4d0a      	ldr	r5, [pc, #40]	; (40a0ac <__libc_fini_array+0x30>)
  40a082:	1b64      	subs	r4, r4, r5
  40a084:	10a4      	asrs	r4, r4, #2
  40a086:	d00a      	beq.n	40a09e <__libc_fini_array+0x22>
  40a088:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40a08c:	3b01      	subs	r3, #1
  40a08e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40a092:	3c01      	subs	r4, #1
  40a094:	f855 3904 	ldr.w	r3, [r5], #-4
  40a098:	4798      	blx	r3
  40a09a:	2c00      	cmp	r4, #0
  40a09c:	d1f9      	bne.n	40a092 <__libc_fini_array+0x16>
  40a09e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40a0a2:	f002 bce3 	b.w	40ca6c <_fini>
  40a0a6:	bf00      	nop
  40a0a8:	0040ca7c 	.word	0x0040ca7c
  40a0ac:	0040ca78 	.word	0x0040ca78

0040a0b0 <_malloc_trim_r>:
  40a0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a0b2:	4f24      	ldr	r7, [pc, #144]	; (40a144 <_malloc_trim_r+0x94>)
  40a0b4:	460c      	mov	r4, r1
  40a0b6:	4606      	mov	r6, r0
  40a0b8:	f000 ff68 	bl	40af8c <__malloc_lock>
  40a0bc:	68bb      	ldr	r3, [r7, #8]
  40a0be:	685d      	ldr	r5, [r3, #4]
  40a0c0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40a0c4:	310f      	adds	r1, #15
  40a0c6:	f025 0503 	bic.w	r5, r5, #3
  40a0ca:	4429      	add	r1, r5
  40a0cc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40a0d0:	f021 010f 	bic.w	r1, r1, #15
  40a0d4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40a0d8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40a0dc:	db07      	blt.n	40a0ee <_malloc_trim_r+0x3e>
  40a0de:	2100      	movs	r1, #0
  40a0e0:	4630      	mov	r0, r6
  40a0e2:	f001 fbff 	bl	40b8e4 <_sbrk_r>
  40a0e6:	68bb      	ldr	r3, [r7, #8]
  40a0e8:	442b      	add	r3, r5
  40a0ea:	4298      	cmp	r0, r3
  40a0ec:	d004      	beq.n	40a0f8 <_malloc_trim_r+0x48>
  40a0ee:	4630      	mov	r0, r6
  40a0f0:	f000 ff52 	bl	40af98 <__malloc_unlock>
  40a0f4:	2000      	movs	r0, #0
  40a0f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a0f8:	4261      	negs	r1, r4
  40a0fa:	4630      	mov	r0, r6
  40a0fc:	f001 fbf2 	bl	40b8e4 <_sbrk_r>
  40a100:	3001      	adds	r0, #1
  40a102:	d00d      	beq.n	40a120 <_malloc_trim_r+0x70>
  40a104:	4b10      	ldr	r3, [pc, #64]	; (40a148 <_malloc_trim_r+0x98>)
  40a106:	68ba      	ldr	r2, [r7, #8]
  40a108:	6819      	ldr	r1, [r3, #0]
  40a10a:	1b2d      	subs	r5, r5, r4
  40a10c:	f045 0501 	orr.w	r5, r5, #1
  40a110:	4630      	mov	r0, r6
  40a112:	1b09      	subs	r1, r1, r4
  40a114:	6055      	str	r5, [r2, #4]
  40a116:	6019      	str	r1, [r3, #0]
  40a118:	f000 ff3e 	bl	40af98 <__malloc_unlock>
  40a11c:	2001      	movs	r0, #1
  40a11e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a120:	2100      	movs	r1, #0
  40a122:	4630      	mov	r0, r6
  40a124:	f001 fbde 	bl	40b8e4 <_sbrk_r>
  40a128:	68ba      	ldr	r2, [r7, #8]
  40a12a:	1a83      	subs	r3, r0, r2
  40a12c:	2b0f      	cmp	r3, #15
  40a12e:	ddde      	ble.n	40a0ee <_malloc_trim_r+0x3e>
  40a130:	4c06      	ldr	r4, [pc, #24]	; (40a14c <_malloc_trim_r+0x9c>)
  40a132:	4905      	ldr	r1, [pc, #20]	; (40a148 <_malloc_trim_r+0x98>)
  40a134:	6824      	ldr	r4, [r4, #0]
  40a136:	f043 0301 	orr.w	r3, r3, #1
  40a13a:	1b00      	subs	r0, r0, r4
  40a13c:	6053      	str	r3, [r2, #4]
  40a13e:	6008      	str	r0, [r1, #0]
  40a140:	e7d5      	b.n	40a0ee <_malloc_trim_r+0x3e>
  40a142:	bf00      	nop
  40a144:	2040043c 	.word	0x2040043c
  40a148:	20400a50 	.word	0x20400a50
  40a14c:	20400844 	.word	0x20400844

0040a150 <_free_r>:
  40a150:	2900      	cmp	r1, #0
  40a152:	d044      	beq.n	40a1de <_free_r+0x8e>
  40a154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a158:	460d      	mov	r5, r1
  40a15a:	4680      	mov	r8, r0
  40a15c:	f000 ff16 	bl	40af8c <__malloc_lock>
  40a160:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40a164:	4969      	ldr	r1, [pc, #420]	; (40a30c <_free_r+0x1bc>)
  40a166:	f027 0301 	bic.w	r3, r7, #1
  40a16a:	f1a5 0408 	sub.w	r4, r5, #8
  40a16e:	18e2      	adds	r2, r4, r3
  40a170:	688e      	ldr	r6, [r1, #8]
  40a172:	6850      	ldr	r0, [r2, #4]
  40a174:	42b2      	cmp	r2, r6
  40a176:	f020 0003 	bic.w	r0, r0, #3
  40a17a:	d05e      	beq.n	40a23a <_free_r+0xea>
  40a17c:	07fe      	lsls	r6, r7, #31
  40a17e:	6050      	str	r0, [r2, #4]
  40a180:	d40b      	bmi.n	40a19a <_free_r+0x4a>
  40a182:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40a186:	1be4      	subs	r4, r4, r7
  40a188:	f101 0e08 	add.w	lr, r1, #8
  40a18c:	68a5      	ldr	r5, [r4, #8]
  40a18e:	4575      	cmp	r5, lr
  40a190:	443b      	add	r3, r7
  40a192:	d06d      	beq.n	40a270 <_free_r+0x120>
  40a194:	68e7      	ldr	r7, [r4, #12]
  40a196:	60ef      	str	r7, [r5, #12]
  40a198:	60bd      	str	r5, [r7, #8]
  40a19a:	1815      	adds	r5, r2, r0
  40a19c:	686d      	ldr	r5, [r5, #4]
  40a19e:	07ed      	lsls	r5, r5, #31
  40a1a0:	d53e      	bpl.n	40a220 <_free_r+0xd0>
  40a1a2:	f043 0201 	orr.w	r2, r3, #1
  40a1a6:	6062      	str	r2, [r4, #4]
  40a1a8:	50e3      	str	r3, [r4, r3]
  40a1aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40a1ae:	d217      	bcs.n	40a1e0 <_free_r+0x90>
  40a1b0:	08db      	lsrs	r3, r3, #3
  40a1b2:	1c58      	adds	r0, r3, #1
  40a1b4:	109a      	asrs	r2, r3, #2
  40a1b6:	684d      	ldr	r5, [r1, #4]
  40a1b8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40a1bc:	60a7      	str	r7, [r4, #8]
  40a1be:	2301      	movs	r3, #1
  40a1c0:	4093      	lsls	r3, r2
  40a1c2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40a1c6:	432b      	orrs	r3, r5
  40a1c8:	3a08      	subs	r2, #8
  40a1ca:	60e2      	str	r2, [r4, #12]
  40a1cc:	604b      	str	r3, [r1, #4]
  40a1ce:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40a1d2:	60fc      	str	r4, [r7, #12]
  40a1d4:	4640      	mov	r0, r8
  40a1d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a1da:	f000 bedd 	b.w	40af98 <__malloc_unlock>
  40a1de:	4770      	bx	lr
  40a1e0:	0a5a      	lsrs	r2, r3, #9
  40a1e2:	2a04      	cmp	r2, #4
  40a1e4:	d852      	bhi.n	40a28c <_free_r+0x13c>
  40a1e6:	099a      	lsrs	r2, r3, #6
  40a1e8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40a1ec:	00ff      	lsls	r7, r7, #3
  40a1ee:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40a1f2:	19c8      	adds	r0, r1, r7
  40a1f4:	59ca      	ldr	r2, [r1, r7]
  40a1f6:	3808      	subs	r0, #8
  40a1f8:	4290      	cmp	r0, r2
  40a1fa:	d04f      	beq.n	40a29c <_free_r+0x14c>
  40a1fc:	6851      	ldr	r1, [r2, #4]
  40a1fe:	f021 0103 	bic.w	r1, r1, #3
  40a202:	428b      	cmp	r3, r1
  40a204:	d232      	bcs.n	40a26c <_free_r+0x11c>
  40a206:	6892      	ldr	r2, [r2, #8]
  40a208:	4290      	cmp	r0, r2
  40a20a:	d1f7      	bne.n	40a1fc <_free_r+0xac>
  40a20c:	68c3      	ldr	r3, [r0, #12]
  40a20e:	60a0      	str	r0, [r4, #8]
  40a210:	60e3      	str	r3, [r4, #12]
  40a212:	609c      	str	r4, [r3, #8]
  40a214:	60c4      	str	r4, [r0, #12]
  40a216:	4640      	mov	r0, r8
  40a218:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a21c:	f000 bebc 	b.w	40af98 <__malloc_unlock>
  40a220:	6895      	ldr	r5, [r2, #8]
  40a222:	4f3b      	ldr	r7, [pc, #236]	; (40a310 <_free_r+0x1c0>)
  40a224:	42bd      	cmp	r5, r7
  40a226:	4403      	add	r3, r0
  40a228:	d040      	beq.n	40a2ac <_free_r+0x15c>
  40a22a:	68d0      	ldr	r0, [r2, #12]
  40a22c:	60e8      	str	r0, [r5, #12]
  40a22e:	f043 0201 	orr.w	r2, r3, #1
  40a232:	6085      	str	r5, [r0, #8]
  40a234:	6062      	str	r2, [r4, #4]
  40a236:	50e3      	str	r3, [r4, r3]
  40a238:	e7b7      	b.n	40a1aa <_free_r+0x5a>
  40a23a:	07ff      	lsls	r7, r7, #31
  40a23c:	4403      	add	r3, r0
  40a23e:	d407      	bmi.n	40a250 <_free_r+0x100>
  40a240:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40a244:	1aa4      	subs	r4, r4, r2
  40a246:	4413      	add	r3, r2
  40a248:	68a0      	ldr	r0, [r4, #8]
  40a24a:	68e2      	ldr	r2, [r4, #12]
  40a24c:	60c2      	str	r2, [r0, #12]
  40a24e:	6090      	str	r0, [r2, #8]
  40a250:	4a30      	ldr	r2, [pc, #192]	; (40a314 <_free_r+0x1c4>)
  40a252:	6812      	ldr	r2, [r2, #0]
  40a254:	f043 0001 	orr.w	r0, r3, #1
  40a258:	4293      	cmp	r3, r2
  40a25a:	6060      	str	r0, [r4, #4]
  40a25c:	608c      	str	r4, [r1, #8]
  40a25e:	d3b9      	bcc.n	40a1d4 <_free_r+0x84>
  40a260:	4b2d      	ldr	r3, [pc, #180]	; (40a318 <_free_r+0x1c8>)
  40a262:	4640      	mov	r0, r8
  40a264:	6819      	ldr	r1, [r3, #0]
  40a266:	f7ff ff23 	bl	40a0b0 <_malloc_trim_r>
  40a26a:	e7b3      	b.n	40a1d4 <_free_r+0x84>
  40a26c:	4610      	mov	r0, r2
  40a26e:	e7cd      	b.n	40a20c <_free_r+0xbc>
  40a270:	1811      	adds	r1, r2, r0
  40a272:	6849      	ldr	r1, [r1, #4]
  40a274:	07c9      	lsls	r1, r1, #31
  40a276:	d444      	bmi.n	40a302 <_free_r+0x1b2>
  40a278:	6891      	ldr	r1, [r2, #8]
  40a27a:	68d2      	ldr	r2, [r2, #12]
  40a27c:	60ca      	str	r2, [r1, #12]
  40a27e:	4403      	add	r3, r0
  40a280:	f043 0001 	orr.w	r0, r3, #1
  40a284:	6091      	str	r1, [r2, #8]
  40a286:	6060      	str	r0, [r4, #4]
  40a288:	50e3      	str	r3, [r4, r3]
  40a28a:	e7a3      	b.n	40a1d4 <_free_r+0x84>
  40a28c:	2a14      	cmp	r2, #20
  40a28e:	d816      	bhi.n	40a2be <_free_r+0x16e>
  40a290:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40a294:	00ff      	lsls	r7, r7, #3
  40a296:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40a29a:	e7aa      	b.n	40a1f2 <_free_r+0xa2>
  40a29c:	10aa      	asrs	r2, r5, #2
  40a29e:	2301      	movs	r3, #1
  40a2a0:	684d      	ldr	r5, [r1, #4]
  40a2a2:	4093      	lsls	r3, r2
  40a2a4:	432b      	orrs	r3, r5
  40a2a6:	604b      	str	r3, [r1, #4]
  40a2a8:	4603      	mov	r3, r0
  40a2aa:	e7b0      	b.n	40a20e <_free_r+0xbe>
  40a2ac:	f043 0201 	orr.w	r2, r3, #1
  40a2b0:	614c      	str	r4, [r1, #20]
  40a2b2:	610c      	str	r4, [r1, #16]
  40a2b4:	60e5      	str	r5, [r4, #12]
  40a2b6:	60a5      	str	r5, [r4, #8]
  40a2b8:	6062      	str	r2, [r4, #4]
  40a2ba:	50e3      	str	r3, [r4, r3]
  40a2bc:	e78a      	b.n	40a1d4 <_free_r+0x84>
  40a2be:	2a54      	cmp	r2, #84	; 0x54
  40a2c0:	d806      	bhi.n	40a2d0 <_free_r+0x180>
  40a2c2:	0b1a      	lsrs	r2, r3, #12
  40a2c4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40a2c8:	00ff      	lsls	r7, r7, #3
  40a2ca:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40a2ce:	e790      	b.n	40a1f2 <_free_r+0xa2>
  40a2d0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40a2d4:	d806      	bhi.n	40a2e4 <_free_r+0x194>
  40a2d6:	0bda      	lsrs	r2, r3, #15
  40a2d8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40a2dc:	00ff      	lsls	r7, r7, #3
  40a2de:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40a2e2:	e786      	b.n	40a1f2 <_free_r+0xa2>
  40a2e4:	f240 5054 	movw	r0, #1364	; 0x554
  40a2e8:	4282      	cmp	r2, r0
  40a2ea:	d806      	bhi.n	40a2fa <_free_r+0x1aa>
  40a2ec:	0c9a      	lsrs	r2, r3, #18
  40a2ee:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40a2f2:	00ff      	lsls	r7, r7, #3
  40a2f4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40a2f8:	e77b      	b.n	40a1f2 <_free_r+0xa2>
  40a2fa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40a2fe:	257e      	movs	r5, #126	; 0x7e
  40a300:	e777      	b.n	40a1f2 <_free_r+0xa2>
  40a302:	f043 0101 	orr.w	r1, r3, #1
  40a306:	6061      	str	r1, [r4, #4]
  40a308:	6013      	str	r3, [r2, #0]
  40a30a:	e763      	b.n	40a1d4 <_free_r+0x84>
  40a30c:	2040043c 	.word	0x2040043c
  40a310:	20400444 	.word	0x20400444
  40a314:	20400848 	.word	0x20400848
  40a318:	20400a80 	.word	0x20400a80

0040a31c <__sfvwrite_r>:
  40a31c:	6893      	ldr	r3, [r2, #8]
  40a31e:	2b00      	cmp	r3, #0
  40a320:	d073      	beq.n	40a40a <__sfvwrite_r+0xee>
  40a322:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a326:	898b      	ldrh	r3, [r1, #12]
  40a328:	b083      	sub	sp, #12
  40a32a:	460c      	mov	r4, r1
  40a32c:	0719      	lsls	r1, r3, #28
  40a32e:	9000      	str	r0, [sp, #0]
  40a330:	4616      	mov	r6, r2
  40a332:	d526      	bpl.n	40a382 <__sfvwrite_r+0x66>
  40a334:	6922      	ldr	r2, [r4, #16]
  40a336:	b322      	cbz	r2, 40a382 <__sfvwrite_r+0x66>
  40a338:	f013 0002 	ands.w	r0, r3, #2
  40a33c:	6835      	ldr	r5, [r6, #0]
  40a33e:	d02c      	beq.n	40a39a <__sfvwrite_r+0x7e>
  40a340:	f04f 0900 	mov.w	r9, #0
  40a344:	4fb0      	ldr	r7, [pc, #704]	; (40a608 <__sfvwrite_r+0x2ec>)
  40a346:	46c8      	mov	r8, r9
  40a348:	46b2      	mov	sl, r6
  40a34a:	45b8      	cmp	r8, r7
  40a34c:	4643      	mov	r3, r8
  40a34e:	464a      	mov	r2, r9
  40a350:	bf28      	it	cs
  40a352:	463b      	movcs	r3, r7
  40a354:	9800      	ldr	r0, [sp, #0]
  40a356:	f1b8 0f00 	cmp.w	r8, #0
  40a35a:	d050      	beq.n	40a3fe <__sfvwrite_r+0xe2>
  40a35c:	69e1      	ldr	r1, [r4, #28]
  40a35e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a360:	47b0      	blx	r6
  40a362:	2800      	cmp	r0, #0
  40a364:	dd58      	ble.n	40a418 <__sfvwrite_r+0xfc>
  40a366:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a36a:	1a1b      	subs	r3, r3, r0
  40a36c:	4481      	add	r9, r0
  40a36e:	eba8 0800 	sub.w	r8, r8, r0
  40a372:	f8ca 3008 	str.w	r3, [sl, #8]
  40a376:	2b00      	cmp	r3, #0
  40a378:	d1e7      	bne.n	40a34a <__sfvwrite_r+0x2e>
  40a37a:	2000      	movs	r0, #0
  40a37c:	b003      	add	sp, #12
  40a37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a382:	4621      	mov	r1, r4
  40a384:	9800      	ldr	r0, [sp, #0]
  40a386:	f7fe fd17 	bl	408db8 <__swsetup_r>
  40a38a:	2800      	cmp	r0, #0
  40a38c:	f040 8133 	bne.w	40a5f6 <__sfvwrite_r+0x2da>
  40a390:	89a3      	ldrh	r3, [r4, #12]
  40a392:	6835      	ldr	r5, [r6, #0]
  40a394:	f013 0002 	ands.w	r0, r3, #2
  40a398:	d1d2      	bne.n	40a340 <__sfvwrite_r+0x24>
  40a39a:	f013 0901 	ands.w	r9, r3, #1
  40a39e:	d145      	bne.n	40a42c <__sfvwrite_r+0x110>
  40a3a0:	464f      	mov	r7, r9
  40a3a2:	9601      	str	r6, [sp, #4]
  40a3a4:	b337      	cbz	r7, 40a3f4 <__sfvwrite_r+0xd8>
  40a3a6:	059a      	lsls	r2, r3, #22
  40a3a8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40a3ac:	f140 8083 	bpl.w	40a4b6 <__sfvwrite_r+0x19a>
  40a3b0:	4547      	cmp	r7, r8
  40a3b2:	46c3      	mov	fp, r8
  40a3b4:	f0c0 80ab 	bcc.w	40a50e <__sfvwrite_r+0x1f2>
  40a3b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40a3bc:	f040 80ac 	bne.w	40a518 <__sfvwrite_r+0x1fc>
  40a3c0:	6820      	ldr	r0, [r4, #0]
  40a3c2:	46ba      	mov	sl, r7
  40a3c4:	465a      	mov	r2, fp
  40a3c6:	4649      	mov	r1, r9
  40a3c8:	f000 fd7c 	bl	40aec4 <memmove>
  40a3cc:	68a2      	ldr	r2, [r4, #8]
  40a3ce:	6823      	ldr	r3, [r4, #0]
  40a3d0:	eba2 0208 	sub.w	r2, r2, r8
  40a3d4:	445b      	add	r3, fp
  40a3d6:	60a2      	str	r2, [r4, #8]
  40a3d8:	6023      	str	r3, [r4, #0]
  40a3da:	9a01      	ldr	r2, [sp, #4]
  40a3dc:	6893      	ldr	r3, [r2, #8]
  40a3de:	eba3 030a 	sub.w	r3, r3, sl
  40a3e2:	44d1      	add	r9, sl
  40a3e4:	eba7 070a 	sub.w	r7, r7, sl
  40a3e8:	6093      	str	r3, [r2, #8]
  40a3ea:	2b00      	cmp	r3, #0
  40a3ec:	d0c5      	beq.n	40a37a <__sfvwrite_r+0x5e>
  40a3ee:	89a3      	ldrh	r3, [r4, #12]
  40a3f0:	2f00      	cmp	r7, #0
  40a3f2:	d1d8      	bne.n	40a3a6 <__sfvwrite_r+0x8a>
  40a3f4:	f8d5 9000 	ldr.w	r9, [r5]
  40a3f8:	686f      	ldr	r7, [r5, #4]
  40a3fa:	3508      	adds	r5, #8
  40a3fc:	e7d2      	b.n	40a3a4 <__sfvwrite_r+0x88>
  40a3fe:	f8d5 9000 	ldr.w	r9, [r5]
  40a402:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40a406:	3508      	adds	r5, #8
  40a408:	e79f      	b.n	40a34a <__sfvwrite_r+0x2e>
  40a40a:	2000      	movs	r0, #0
  40a40c:	4770      	bx	lr
  40a40e:	4621      	mov	r1, r4
  40a410:	9800      	ldr	r0, [sp, #0]
  40a412:	f7ff fda3 	bl	409f5c <_fflush_r>
  40a416:	b370      	cbz	r0, 40a476 <__sfvwrite_r+0x15a>
  40a418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a41c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a420:	f04f 30ff 	mov.w	r0, #4294967295
  40a424:	81a3      	strh	r3, [r4, #12]
  40a426:	b003      	add	sp, #12
  40a428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a42c:	4681      	mov	r9, r0
  40a42e:	4633      	mov	r3, r6
  40a430:	464e      	mov	r6, r9
  40a432:	46a8      	mov	r8, r5
  40a434:	469a      	mov	sl, r3
  40a436:	464d      	mov	r5, r9
  40a438:	b34e      	cbz	r6, 40a48e <__sfvwrite_r+0x172>
  40a43a:	b380      	cbz	r0, 40a49e <__sfvwrite_r+0x182>
  40a43c:	6820      	ldr	r0, [r4, #0]
  40a43e:	6923      	ldr	r3, [r4, #16]
  40a440:	6962      	ldr	r2, [r4, #20]
  40a442:	45b1      	cmp	r9, r6
  40a444:	46cb      	mov	fp, r9
  40a446:	bf28      	it	cs
  40a448:	46b3      	movcs	fp, r6
  40a44a:	4298      	cmp	r0, r3
  40a44c:	465f      	mov	r7, fp
  40a44e:	d904      	bls.n	40a45a <__sfvwrite_r+0x13e>
  40a450:	68a3      	ldr	r3, [r4, #8]
  40a452:	4413      	add	r3, r2
  40a454:	459b      	cmp	fp, r3
  40a456:	f300 80a6 	bgt.w	40a5a6 <__sfvwrite_r+0x28a>
  40a45a:	4593      	cmp	fp, r2
  40a45c:	db4b      	blt.n	40a4f6 <__sfvwrite_r+0x1da>
  40a45e:	4613      	mov	r3, r2
  40a460:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a462:	69e1      	ldr	r1, [r4, #28]
  40a464:	9800      	ldr	r0, [sp, #0]
  40a466:	462a      	mov	r2, r5
  40a468:	47b8      	blx	r7
  40a46a:	1e07      	subs	r7, r0, #0
  40a46c:	ddd4      	ble.n	40a418 <__sfvwrite_r+0xfc>
  40a46e:	ebb9 0907 	subs.w	r9, r9, r7
  40a472:	d0cc      	beq.n	40a40e <__sfvwrite_r+0xf2>
  40a474:	2001      	movs	r0, #1
  40a476:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a47a:	1bdb      	subs	r3, r3, r7
  40a47c:	443d      	add	r5, r7
  40a47e:	1bf6      	subs	r6, r6, r7
  40a480:	f8ca 3008 	str.w	r3, [sl, #8]
  40a484:	2b00      	cmp	r3, #0
  40a486:	f43f af78 	beq.w	40a37a <__sfvwrite_r+0x5e>
  40a48a:	2e00      	cmp	r6, #0
  40a48c:	d1d5      	bne.n	40a43a <__sfvwrite_r+0x11e>
  40a48e:	f108 0308 	add.w	r3, r8, #8
  40a492:	e913 0060 	ldmdb	r3, {r5, r6}
  40a496:	4698      	mov	r8, r3
  40a498:	3308      	adds	r3, #8
  40a49a:	2e00      	cmp	r6, #0
  40a49c:	d0f9      	beq.n	40a492 <__sfvwrite_r+0x176>
  40a49e:	4632      	mov	r2, r6
  40a4a0:	210a      	movs	r1, #10
  40a4a2:	4628      	mov	r0, r5
  40a4a4:	f000 fc24 	bl	40acf0 <memchr>
  40a4a8:	2800      	cmp	r0, #0
  40a4aa:	f000 80a1 	beq.w	40a5f0 <__sfvwrite_r+0x2d4>
  40a4ae:	3001      	adds	r0, #1
  40a4b0:	eba0 0905 	sub.w	r9, r0, r5
  40a4b4:	e7c2      	b.n	40a43c <__sfvwrite_r+0x120>
  40a4b6:	6820      	ldr	r0, [r4, #0]
  40a4b8:	6923      	ldr	r3, [r4, #16]
  40a4ba:	4298      	cmp	r0, r3
  40a4bc:	d802      	bhi.n	40a4c4 <__sfvwrite_r+0x1a8>
  40a4be:	6963      	ldr	r3, [r4, #20]
  40a4c0:	429f      	cmp	r7, r3
  40a4c2:	d25d      	bcs.n	40a580 <__sfvwrite_r+0x264>
  40a4c4:	45b8      	cmp	r8, r7
  40a4c6:	bf28      	it	cs
  40a4c8:	46b8      	movcs	r8, r7
  40a4ca:	4642      	mov	r2, r8
  40a4cc:	4649      	mov	r1, r9
  40a4ce:	f000 fcf9 	bl	40aec4 <memmove>
  40a4d2:	68a3      	ldr	r3, [r4, #8]
  40a4d4:	6822      	ldr	r2, [r4, #0]
  40a4d6:	eba3 0308 	sub.w	r3, r3, r8
  40a4da:	4442      	add	r2, r8
  40a4dc:	60a3      	str	r3, [r4, #8]
  40a4de:	6022      	str	r2, [r4, #0]
  40a4e0:	b10b      	cbz	r3, 40a4e6 <__sfvwrite_r+0x1ca>
  40a4e2:	46c2      	mov	sl, r8
  40a4e4:	e779      	b.n	40a3da <__sfvwrite_r+0xbe>
  40a4e6:	4621      	mov	r1, r4
  40a4e8:	9800      	ldr	r0, [sp, #0]
  40a4ea:	f7ff fd37 	bl	409f5c <_fflush_r>
  40a4ee:	2800      	cmp	r0, #0
  40a4f0:	d192      	bne.n	40a418 <__sfvwrite_r+0xfc>
  40a4f2:	46c2      	mov	sl, r8
  40a4f4:	e771      	b.n	40a3da <__sfvwrite_r+0xbe>
  40a4f6:	465a      	mov	r2, fp
  40a4f8:	4629      	mov	r1, r5
  40a4fa:	f000 fce3 	bl	40aec4 <memmove>
  40a4fe:	68a2      	ldr	r2, [r4, #8]
  40a500:	6823      	ldr	r3, [r4, #0]
  40a502:	eba2 020b 	sub.w	r2, r2, fp
  40a506:	445b      	add	r3, fp
  40a508:	60a2      	str	r2, [r4, #8]
  40a50a:	6023      	str	r3, [r4, #0]
  40a50c:	e7af      	b.n	40a46e <__sfvwrite_r+0x152>
  40a50e:	6820      	ldr	r0, [r4, #0]
  40a510:	46b8      	mov	r8, r7
  40a512:	46ba      	mov	sl, r7
  40a514:	46bb      	mov	fp, r7
  40a516:	e755      	b.n	40a3c4 <__sfvwrite_r+0xa8>
  40a518:	6962      	ldr	r2, [r4, #20]
  40a51a:	6820      	ldr	r0, [r4, #0]
  40a51c:	6921      	ldr	r1, [r4, #16]
  40a51e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40a522:	eba0 0a01 	sub.w	sl, r0, r1
  40a526:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40a52a:	f10a 0001 	add.w	r0, sl, #1
  40a52e:	ea4f 0868 	mov.w	r8, r8, asr #1
  40a532:	4438      	add	r0, r7
  40a534:	4540      	cmp	r0, r8
  40a536:	4642      	mov	r2, r8
  40a538:	bf84      	itt	hi
  40a53a:	4680      	movhi	r8, r0
  40a53c:	4642      	movhi	r2, r8
  40a53e:	055b      	lsls	r3, r3, #21
  40a540:	d544      	bpl.n	40a5cc <__sfvwrite_r+0x2b0>
  40a542:	4611      	mov	r1, r2
  40a544:	9800      	ldr	r0, [sp, #0]
  40a546:	f000 f921 	bl	40a78c <_malloc_r>
  40a54a:	4683      	mov	fp, r0
  40a54c:	2800      	cmp	r0, #0
  40a54e:	d055      	beq.n	40a5fc <__sfvwrite_r+0x2e0>
  40a550:	4652      	mov	r2, sl
  40a552:	6921      	ldr	r1, [r4, #16]
  40a554:	f000 fc1c 	bl	40ad90 <memcpy>
  40a558:	89a3      	ldrh	r3, [r4, #12]
  40a55a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40a55e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a562:	81a3      	strh	r3, [r4, #12]
  40a564:	eb0b 000a 	add.w	r0, fp, sl
  40a568:	eba8 030a 	sub.w	r3, r8, sl
  40a56c:	f8c4 b010 	str.w	fp, [r4, #16]
  40a570:	f8c4 8014 	str.w	r8, [r4, #20]
  40a574:	6020      	str	r0, [r4, #0]
  40a576:	60a3      	str	r3, [r4, #8]
  40a578:	46b8      	mov	r8, r7
  40a57a:	46ba      	mov	sl, r7
  40a57c:	46bb      	mov	fp, r7
  40a57e:	e721      	b.n	40a3c4 <__sfvwrite_r+0xa8>
  40a580:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40a584:	42b9      	cmp	r1, r7
  40a586:	bf28      	it	cs
  40a588:	4639      	movcs	r1, r7
  40a58a:	464a      	mov	r2, r9
  40a58c:	fb91 f1f3 	sdiv	r1, r1, r3
  40a590:	9800      	ldr	r0, [sp, #0]
  40a592:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a594:	fb03 f301 	mul.w	r3, r3, r1
  40a598:	69e1      	ldr	r1, [r4, #28]
  40a59a:	47b0      	blx	r6
  40a59c:	f1b0 0a00 	subs.w	sl, r0, #0
  40a5a0:	f73f af1b 	bgt.w	40a3da <__sfvwrite_r+0xbe>
  40a5a4:	e738      	b.n	40a418 <__sfvwrite_r+0xfc>
  40a5a6:	461a      	mov	r2, r3
  40a5a8:	4629      	mov	r1, r5
  40a5aa:	9301      	str	r3, [sp, #4]
  40a5ac:	f000 fc8a 	bl	40aec4 <memmove>
  40a5b0:	6822      	ldr	r2, [r4, #0]
  40a5b2:	9b01      	ldr	r3, [sp, #4]
  40a5b4:	9800      	ldr	r0, [sp, #0]
  40a5b6:	441a      	add	r2, r3
  40a5b8:	6022      	str	r2, [r4, #0]
  40a5ba:	4621      	mov	r1, r4
  40a5bc:	f7ff fcce 	bl	409f5c <_fflush_r>
  40a5c0:	9b01      	ldr	r3, [sp, #4]
  40a5c2:	2800      	cmp	r0, #0
  40a5c4:	f47f af28 	bne.w	40a418 <__sfvwrite_r+0xfc>
  40a5c8:	461f      	mov	r7, r3
  40a5ca:	e750      	b.n	40a46e <__sfvwrite_r+0x152>
  40a5cc:	9800      	ldr	r0, [sp, #0]
  40a5ce:	f000 ffe3 	bl	40b598 <_realloc_r>
  40a5d2:	4683      	mov	fp, r0
  40a5d4:	2800      	cmp	r0, #0
  40a5d6:	d1c5      	bne.n	40a564 <__sfvwrite_r+0x248>
  40a5d8:	9d00      	ldr	r5, [sp, #0]
  40a5da:	6921      	ldr	r1, [r4, #16]
  40a5dc:	4628      	mov	r0, r5
  40a5de:	f7ff fdb7 	bl	40a150 <_free_r>
  40a5e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a5e6:	220c      	movs	r2, #12
  40a5e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40a5ec:	602a      	str	r2, [r5, #0]
  40a5ee:	e715      	b.n	40a41c <__sfvwrite_r+0x100>
  40a5f0:	f106 0901 	add.w	r9, r6, #1
  40a5f4:	e722      	b.n	40a43c <__sfvwrite_r+0x120>
  40a5f6:	f04f 30ff 	mov.w	r0, #4294967295
  40a5fa:	e6bf      	b.n	40a37c <__sfvwrite_r+0x60>
  40a5fc:	9a00      	ldr	r2, [sp, #0]
  40a5fe:	230c      	movs	r3, #12
  40a600:	6013      	str	r3, [r2, #0]
  40a602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a606:	e709      	b.n	40a41c <__sfvwrite_r+0x100>
  40a608:	7ffffc00 	.word	0x7ffffc00

0040a60c <_fwalk_reent>:
  40a60c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a610:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40a614:	d01f      	beq.n	40a656 <_fwalk_reent+0x4a>
  40a616:	4688      	mov	r8, r1
  40a618:	4606      	mov	r6, r0
  40a61a:	f04f 0900 	mov.w	r9, #0
  40a61e:	687d      	ldr	r5, [r7, #4]
  40a620:	68bc      	ldr	r4, [r7, #8]
  40a622:	3d01      	subs	r5, #1
  40a624:	d411      	bmi.n	40a64a <_fwalk_reent+0x3e>
  40a626:	89a3      	ldrh	r3, [r4, #12]
  40a628:	2b01      	cmp	r3, #1
  40a62a:	f105 35ff 	add.w	r5, r5, #4294967295
  40a62e:	d908      	bls.n	40a642 <_fwalk_reent+0x36>
  40a630:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40a634:	3301      	adds	r3, #1
  40a636:	4621      	mov	r1, r4
  40a638:	4630      	mov	r0, r6
  40a63a:	d002      	beq.n	40a642 <_fwalk_reent+0x36>
  40a63c:	47c0      	blx	r8
  40a63e:	ea49 0900 	orr.w	r9, r9, r0
  40a642:	1c6b      	adds	r3, r5, #1
  40a644:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40a648:	d1ed      	bne.n	40a626 <_fwalk_reent+0x1a>
  40a64a:	683f      	ldr	r7, [r7, #0]
  40a64c:	2f00      	cmp	r7, #0
  40a64e:	d1e6      	bne.n	40a61e <_fwalk_reent+0x12>
  40a650:	4648      	mov	r0, r9
  40a652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a656:	46b9      	mov	r9, r7
  40a658:	4648      	mov	r0, r9
  40a65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a65e:	bf00      	nop

0040a660 <_localeconv_r>:
  40a660:	4a04      	ldr	r2, [pc, #16]	; (40a674 <_localeconv_r+0x14>)
  40a662:	4b05      	ldr	r3, [pc, #20]	; (40a678 <_localeconv_r+0x18>)
  40a664:	6812      	ldr	r2, [r2, #0]
  40a666:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40a668:	2800      	cmp	r0, #0
  40a66a:	bf08      	it	eq
  40a66c:	4618      	moveq	r0, r3
  40a66e:	30f0      	adds	r0, #240	; 0xf0
  40a670:	4770      	bx	lr
  40a672:	bf00      	nop
  40a674:	2040000c 	.word	0x2040000c
  40a678:	2040084c 	.word	0x2040084c

0040a67c <__retarget_lock_init_recursive>:
  40a67c:	4770      	bx	lr
  40a67e:	bf00      	nop

0040a680 <__retarget_lock_close_recursive>:
  40a680:	4770      	bx	lr
  40a682:	bf00      	nop

0040a684 <__retarget_lock_acquire_recursive>:
  40a684:	4770      	bx	lr
  40a686:	bf00      	nop

0040a688 <__retarget_lock_release_recursive>:
  40a688:	4770      	bx	lr
  40a68a:	bf00      	nop

0040a68c <__swhatbuf_r>:
  40a68c:	b570      	push	{r4, r5, r6, lr}
  40a68e:	460c      	mov	r4, r1
  40a690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a694:	2900      	cmp	r1, #0
  40a696:	b090      	sub	sp, #64	; 0x40
  40a698:	4615      	mov	r5, r2
  40a69a:	461e      	mov	r6, r3
  40a69c:	db14      	blt.n	40a6c8 <__swhatbuf_r+0x3c>
  40a69e:	aa01      	add	r2, sp, #4
  40a6a0:	f001 fb60 	bl	40bd64 <_fstat_r>
  40a6a4:	2800      	cmp	r0, #0
  40a6a6:	db0f      	blt.n	40a6c8 <__swhatbuf_r+0x3c>
  40a6a8:	9a02      	ldr	r2, [sp, #8]
  40a6aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40a6ae:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40a6b2:	fab2 f282 	clz	r2, r2
  40a6b6:	0952      	lsrs	r2, r2, #5
  40a6b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a6bc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40a6c0:	6032      	str	r2, [r6, #0]
  40a6c2:	602b      	str	r3, [r5, #0]
  40a6c4:	b010      	add	sp, #64	; 0x40
  40a6c6:	bd70      	pop	{r4, r5, r6, pc}
  40a6c8:	89a2      	ldrh	r2, [r4, #12]
  40a6ca:	2300      	movs	r3, #0
  40a6cc:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40a6d0:	6033      	str	r3, [r6, #0]
  40a6d2:	d004      	beq.n	40a6de <__swhatbuf_r+0x52>
  40a6d4:	2240      	movs	r2, #64	; 0x40
  40a6d6:	4618      	mov	r0, r3
  40a6d8:	602a      	str	r2, [r5, #0]
  40a6da:	b010      	add	sp, #64	; 0x40
  40a6dc:	bd70      	pop	{r4, r5, r6, pc}
  40a6de:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a6e2:	602b      	str	r3, [r5, #0]
  40a6e4:	b010      	add	sp, #64	; 0x40
  40a6e6:	bd70      	pop	{r4, r5, r6, pc}

0040a6e8 <__smakebuf_r>:
  40a6e8:	898a      	ldrh	r2, [r1, #12]
  40a6ea:	0792      	lsls	r2, r2, #30
  40a6ec:	460b      	mov	r3, r1
  40a6ee:	d506      	bpl.n	40a6fe <__smakebuf_r+0x16>
  40a6f0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40a6f4:	2101      	movs	r1, #1
  40a6f6:	601a      	str	r2, [r3, #0]
  40a6f8:	611a      	str	r2, [r3, #16]
  40a6fa:	6159      	str	r1, [r3, #20]
  40a6fc:	4770      	bx	lr
  40a6fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a700:	b083      	sub	sp, #12
  40a702:	ab01      	add	r3, sp, #4
  40a704:	466a      	mov	r2, sp
  40a706:	460c      	mov	r4, r1
  40a708:	4606      	mov	r6, r0
  40a70a:	f7ff ffbf 	bl	40a68c <__swhatbuf_r>
  40a70e:	9900      	ldr	r1, [sp, #0]
  40a710:	4605      	mov	r5, r0
  40a712:	4630      	mov	r0, r6
  40a714:	f000 f83a 	bl	40a78c <_malloc_r>
  40a718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a71c:	b1d8      	cbz	r0, 40a756 <__smakebuf_r+0x6e>
  40a71e:	9a01      	ldr	r2, [sp, #4]
  40a720:	4f15      	ldr	r7, [pc, #84]	; (40a778 <__smakebuf_r+0x90>)
  40a722:	9900      	ldr	r1, [sp, #0]
  40a724:	63f7      	str	r7, [r6, #60]	; 0x3c
  40a726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a72a:	81a3      	strh	r3, [r4, #12]
  40a72c:	6020      	str	r0, [r4, #0]
  40a72e:	6120      	str	r0, [r4, #16]
  40a730:	6161      	str	r1, [r4, #20]
  40a732:	b91a      	cbnz	r2, 40a73c <__smakebuf_r+0x54>
  40a734:	432b      	orrs	r3, r5
  40a736:	81a3      	strh	r3, [r4, #12]
  40a738:	b003      	add	sp, #12
  40a73a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a73c:	4630      	mov	r0, r6
  40a73e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a742:	f001 fb23 	bl	40bd8c <_isatty_r>
  40a746:	b1a0      	cbz	r0, 40a772 <__smakebuf_r+0x8a>
  40a748:	89a3      	ldrh	r3, [r4, #12]
  40a74a:	f023 0303 	bic.w	r3, r3, #3
  40a74e:	f043 0301 	orr.w	r3, r3, #1
  40a752:	b21b      	sxth	r3, r3
  40a754:	e7ee      	b.n	40a734 <__smakebuf_r+0x4c>
  40a756:	059a      	lsls	r2, r3, #22
  40a758:	d4ee      	bmi.n	40a738 <__smakebuf_r+0x50>
  40a75a:	f023 0303 	bic.w	r3, r3, #3
  40a75e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40a762:	f043 0302 	orr.w	r3, r3, #2
  40a766:	2101      	movs	r1, #1
  40a768:	81a3      	strh	r3, [r4, #12]
  40a76a:	6022      	str	r2, [r4, #0]
  40a76c:	6122      	str	r2, [r4, #16]
  40a76e:	6161      	str	r1, [r4, #20]
  40a770:	e7e2      	b.n	40a738 <__smakebuf_r+0x50>
  40a772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a776:	e7dd      	b.n	40a734 <__smakebuf_r+0x4c>
  40a778:	00409fb1 	.word	0x00409fb1

0040a77c <malloc>:
  40a77c:	4b02      	ldr	r3, [pc, #8]	; (40a788 <malloc+0xc>)
  40a77e:	4601      	mov	r1, r0
  40a780:	6818      	ldr	r0, [r3, #0]
  40a782:	f000 b803 	b.w	40a78c <_malloc_r>
  40a786:	bf00      	nop
  40a788:	2040000c 	.word	0x2040000c

0040a78c <_malloc_r>:
  40a78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a790:	f101 060b 	add.w	r6, r1, #11
  40a794:	2e16      	cmp	r6, #22
  40a796:	b083      	sub	sp, #12
  40a798:	4605      	mov	r5, r0
  40a79a:	f240 809e 	bls.w	40a8da <_malloc_r+0x14e>
  40a79e:	f036 0607 	bics.w	r6, r6, #7
  40a7a2:	f100 80bd 	bmi.w	40a920 <_malloc_r+0x194>
  40a7a6:	42b1      	cmp	r1, r6
  40a7a8:	f200 80ba 	bhi.w	40a920 <_malloc_r+0x194>
  40a7ac:	f000 fbee 	bl	40af8c <__malloc_lock>
  40a7b0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40a7b4:	f0c0 8293 	bcc.w	40acde <_malloc_r+0x552>
  40a7b8:	0a73      	lsrs	r3, r6, #9
  40a7ba:	f000 80b8 	beq.w	40a92e <_malloc_r+0x1a2>
  40a7be:	2b04      	cmp	r3, #4
  40a7c0:	f200 8179 	bhi.w	40aab6 <_malloc_r+0x32a>
  40a7c4:	09b3      	lsrs	r3, r6, #6
  40a7c6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40a7ca:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40a7ce:	00c3      	lsls	r3, r0, #3
  40a7d0:	4fbf      	ldr	r7, [pc, #764]	; (40aad0 <_malloc_r+0x344>)
  40a7d2:	443b      	add	r3, r7
  40a7d4:	f1a3 0108 	sub.w	r1, r3, #8
  40a7d8:	685c      	ldr	r4, [r3, #4]
  40a7da:	42a1      	cmp	r1, r4
  40a7dc:	d106      	bne.n	40a7ec <_malloc_r+0x60>
  40a7de:	e00c      	b.n	40a7fa <_malloc_r+0x6e>
  40a7e0:	2a00      	cmp	r2, #0
  40a7e2:	f280 80aa 	bge.w	40a93a <_malloc_r+0x1ae>
  40a7e6:	68e4      	ldr	r4, [r4, #12]
  40a7e8:	42a1      	cmp	r1, r4
  40a7ea:	d006      	beq.n	40a7fa <_malloc_r+0x6e>
  40a7ec:	6863      	ldr	r3, [r4, #4]
  40a7ee:	f023 0303 	bic.w	r3, r3, #3
  40a7f2:	1b9a      	subs	r2, r3, r6
  40a7f4:	2a0f      	cmp	r2, #15
  40a7f6:	ddf3      	ble.n	40a7e0 <_malloc_r+0x54>
  40a7f8:	4670      	mov	r0, lr
  40a7fa:	693c      	ldr	r4, [r7, #16]
  40a7fc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40aae4 <_malloc_r+0x358>
  40a800:	4574      	cmp	r4, lr
  40a802:	f000 81ab 	beq.w	40ab5c <_malloc_r+0x3d0>
  40a806:	6863      	ldr	r3, [r4, #4]
  40a808:	f023 0303 	bic.w	r3, r3, #3
  40a80c:	1b9a      	subs	r2, r3, r6
  40a80e:	2a0f      	cmp	r2, #15
  40a810:	f300 8190 	bgt.w	40ab34 <_malloc_r+0x3a8>
  40a814:	2a00      	cmp	r2, #0
  40a816:	f8c7 e014 	str.w	lr, [r7, #20]
  40a81a:	f8c7 e010 	str.w	lr, [r7, #16]
  40a81e:	f280 809d 	bge.w	40a95c <_malloc_r+0x1d0>
  40a822:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40a826:	f080 8161 	bcs.w	40aaec <_malloc_r+0x360>
  40a82a:	08db      	lsrs	r3, r3, #3
  40a82c:	f103 0c01 	add.w	ip, r3, #1
  40a830:	1099      	asrs	r1, r3, #2
  40a832:	687a      	ldr	r2, [r7, #4]
  40a834:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40a838:	f8c4 8008 	str.w	r8, [r4, #8]
  40a83c:	2301      	movs	r3, #1
  40a83e:	408b      	lsls	r3, r1
  40a840:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40a844:	4313      	orrs	r3, r2
  40a846:	3908      	subs	r1, #8
  40a848:	60e1      	str	r1, [r4, #12]
  40a84a:	607b      	str	r3, [r7, #4]
  40a84c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40a850:	f8c8 400c 	str.w	r4, [r8, #12]
  40a854:	1082      	asrs	r2, r0, #2
  40a856:	2401      	movs	r4, #1
  40a858:	4094      	lsls	r4, r2
  40a85a:	429c      	cmp	r4, r3
  40a85c:	f200 808b 	bhi.w	40a976 <_malloc_r+0x1ea>
  40a860:	421c      	tst	r4, r3
  40a862:	d106      	bne.n	40a872 <_malloc_r+0xe6>
  40a864:	f020 0003 	bic.w	r0, r0, #3
  40a868:	0064      	lsls	r4, r4, #1
  40a86a:	421c      	tst	r4, r3
  40a86c:	f100 0004 	add.w	r0, r0, #4
  40a870:	d0fa      	beq.n	40a868 <_malloc_r+0xdc>
  40a872:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40a876:	46cc      	mov	ip, r9
  40a878:	4680      	mov	r8, r0
  40a87a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40a87e:	459c      	cmp	ip, r3
  40a880:	d107      	bne.n	40a892 <_malloc_r+0x106>
  40a882:	e16d      	b.n	40ab60 <_malloc_r+0x3d4>
  40a884:	2a00      	cmp	r2, #0
  40a886:	f280 817b 	bge.w	40ab80 <_malloc_r+0x3f4>
  40a88a:	68db      	ldr	r3, [r3, #12]
  40a88c:	459c      	cmp	ip, r3
  40a88e:	f000 8167 	beq.w	40ab60 <_malloc_r+0x3d4>
  40a892:	6859      	ldr	r1, [r3, #4]
  40a894:	f021 0103 	bic.w	r1, r1, #3
  40a898:	1b8a      	subs	r2, r1, r6
  40a89a:	2a0f      	cmp	r2, #15
  40a89c:	ddf2      	ble.n	40a884 <_malloc_r+0xf8>
  40a89e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40a8a2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40a8a6:	9300      	str	r3, [sp, #0]
  40a8a8:	199c      	adds	r4, r3, r6
  40a8aa:	4628      	mov	r0, r5
  40a8ac:	f046 0601 	orr.w	r6, r6, #1
  40a8b0:	f042 0501 	orr.w	r5, r2, #1
  40a8b4:	605e      	str	r6, [r3, #4]
  40a8b6:	f8c8 c00c 	str.w	ip, [r8, #12]
  40a8ba:	f8cc 8008 	str.w	r8, [ip, #8]
  40a8be:	617c      	str	r4, [r7, #20]
  40a8c0:	613c      	str	r4, [r7, #16]
  40a8c2:	f8c4 e00c 	str.w	lr, [r4, #12]
  40a8c6:	f8c4 e008 	str.w	lr, [r4, #8]
  40a8ca:	6065      	str	r5, [r4, #4]
  40a8cc:	505a      	str	r2, [r3, r1]
  40a8ce:	f000 fb63 	bl	40af98 <__malloc_unlock>
  40a8d2:	9b00      	ldr	r3, [sp, #0]
  40a8d4:	f103 0408 	add.w	r4, r3, #8
  40a8d8:	e01e      	b.n	40a918 <_malloc_r+0x18c>
  40a8da:	2910      	cmp	r1, #16
  40a8dc:	d820      	bhi.n	40a920 <_malloc_r+0x194>
  40a8de:	f000 fb55 	bl	40af8c <__malloc_lock>
  40a8e2:	2610      	movs	r6, #16
  40a8e4:	2318      	movs	r3, #24
  40a8e6:	2002      	movs	r0, #2
  40a8e8:	4f79      	ldr	r7, [pc, #484]	; (40aad0 <_malloc_r+0x344>)
  40a8ea:	443b      	add	r3, r7
  40a8ec:	f1a3 0208 	sub.w	r2, r3, #8
  40a8f0:	685c      	ldr	r4, [r3, #4]
  40a8f2:	4294      	cmp	r4, r2
  40a8f4:	f000 813d 	beq.w	40ab72 <_malloc_r+0x3e6>
  40a8f8:	6863      	ldr	r3, [r4, #4]
  40a8fa:	68e1      	ldr	r1, [r4, #12]
  40a8fc:	68a6      	ldr	r6, [r4, #8]
  40a8fe:	f023 0303 	bic.w	r3, r3, #3
  40a902:	4423      	add	r3, r4
  40a904:	4628      	mov	r0, r5
  40a906:	685a      	ldr	r2, [r3, #4]
  40a908:	60f1      	str	r1, [r6, #12]
  40a90a:	f042 0201 	orr.w	r2, r2, #1
  40a90e:	608e      	str	r6, [r1, #8]
  40a910:	605a      	str	r2, [r3, #4]
  40a912:	f000 fb41 	bl	40af98 <__malloc_unlock>
  40a916:	3408      	adds	r4, #8
  40a918:	4620      	mov	r0, r4
  40a91a:	b003      	add	sp, #12
  40a91c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a920:	2400      	movs	r4, #0
  40a922:	230c      	movs	r3, #12
  40a924:	4620      	mov	r0, r4
  40a926:	602b      	str	r3, [r5, #0]
  40a928:	b003      	add	sp, #12
  40a92a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a92e:	2040      	movs	r0, #64	; 0x40
  40a930:	f44f 7300 	mov.w	r3, #512	; 0x200
  40a934:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40a938:	e74a      	b.n	40a7d0 <_malloc_r+0x44>
  40a93a:	4423      	add	r3, r4
  40a93c:	68e1      	ldr	r1, [r4, #12]
  40a93e:	685a      	ldr	r2, [r3, #4]
  40a940:	68a6      	ldr	r6, [r4, #8]
  40a942:	f042 0201 	orr.w	r2, r2, #1
  40a946:	60f1      	str	r1, [r6, #12]
  40a948:	4628      	mov	r0, r5
  40a94a:	608e      	str	r6, [r1, #8]
  40a94c:	605a      	str	r2, [r3, #4]
  40a94e:	f000 fb23 	bl	40af98 <__malloc_unlock>
  40a952:	3408      	adds	r4, #8
  40a954:	4620      	mov	r0, r4
  40a956:	b003      	add	sp, #12
  40a958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a95c:	4423      	add	r3, r4
  40a95e:	4628      	mov	r0, r5
  40a960:	685a      	ldr	r2, [r3, #4]
  40a962:	f042 0201 	orr.w	r2, r2, #1
  40a966:	605a      	str	r2, [r3, #4]
  40a968:	f000 fb16 	bl	40af98 <__malloc_unlock>
  40a96c:	3408      	adds	r4, #8
  40a96e:	4620      	mov	r0, r4
  40a970:	b003      	add	sp, #12
  40a972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a976:	68bc      	ldr	r4, [r7, #8]
  40a978:	6863      	ldr	r3, [r4, #4]
  40a97a:	f023 0803 	bic.w	r8, r3, #3
  40a97e:	45b0      	cmp	r8, r6
  40a980:	d304      	bcc.n	40a98c <_malloc_r+0x200>
  40a982:	eba8 0306 	sub.w	r3, r8, r6
  40a986:	2b0f      	cmp	r3, #15
  40a988:	f300 8085 	bgt.w	40aa96 <_malloc_r+0x30a>
  40a98c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40aae8 <_malloc_r+0x35c>
  40a990:	4b50      	ldr	r3, [pc, #320]	; (40aad4 <_malloc_r+0x348>)
  40a992:	f8d9 2000 	ldr.w	r2, [r9]
  40a996:	681b      	ldr	r3, [r3, #0]
  40a998:	3201      	adds	r2, #1
  40a99a:	4433      	add	r3, r6
  40a99c:	eb04 0a08 	add.w	sl, r4, r8
  40a9a0:	f000 8155 	beq.w	40ac4e <_malloc_r+0x4c2>
  40a9a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40a9a8:	330f      	adds	r3, #15
  40a9aa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40a9ae:	f02b 0b0f 	bic.w	fp, fp, #15
  40a9b2:	4659      	mov	r1, fp
  40a9b4:	4628      	mov	r0, r5
  40a9b6:	f000 ff95 	bl	40b8e4 <_sbrk_r>
  40a9ba:	1c41      	adds	r1, r0, #1
  40a9bc:	4602      	mov	r2, r0
  40a9be:	f000 80fc 	beq.w	40abba <_malloc_r+0x42e>
  40a9c2:	4582      	cmp	sl, r0
  40a9c4:	f200 80f7 	bhi.w	40abb6 <_malloc_r+0x42a>
  40a9c8:	4b43      	ldr	r3, [pc, #268]	; (40aad8 <_malloc_r+0x34c>)
  40a9ca:	6819      	ldr	r1, [r3, #0]
  40a9cc:	4459      	add	r1, fp
  40a9ce:	6019      	str	r1, [r3, #0]
  40a9d0:	f000 814d 	beq.w	40ac6e <_malloc_r+0x4e2>
  40a9d4:	f8d9 0000 	ldr.w	r0, [r9]
  40a9d8:	3001      	adds	r0, #1
  40a9da:	bf1b      	ittet	ne
  40a9dc:	eba2 0a0a 	subne.w	sl, r2, sl
  40a9e0:	4451      	addne	r1, sl
  40a9e2:	f8c9 2000 	streq.w	r2, [r9]
  40a9e6:	6019      	strne	r1, [r3, #0]
  40a9e8:	f012 0107 	ands.w	r1, r2, #7
  40a9ec:	f000 8115 	beq.w	40ac1a <_malloc_r+0x48e>
  40a9f0:	f1c1 0008 	rsb	r0, r1, #8
  40a9f4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40a9f8:	4402      	add	r2, r0
  40a9fa:	3108      	adds	r1, #8
  40a9fc:	eb02 090b 	add.w	r9, r2, fp
  40aa00:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40aa04:	eba1 0909 	sub.w	r9, r1, r9
  40aa08:	4649      	mov	r1, r9
  40aa0a:	4628      	mov	r0, r5
  40aa0c:	9301      	str	r3, [sp, #4]
  40aa0e:	9200      	str	r2, [sp, #0]
  40aa10:	f000 ff68 	bl	40b8e4 <_sbrk_r>
  40aa14:	1c43      	adds	r3, r0, #1
  40aa16:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40aa1a:	f000 8143 	beq.w	40aca4 <_malloc_r+0x518>
  40aa1e:	1a80      	subs	r0, r0, r2
  40aa20:	4448      	add	r0, r9
  40aa22:	f040 0001 	orr.w	r0, r0, #1
  40aa26:	6819      	ldr	r1, [r3, #0]
  40aa28:	60ba      	str	r2, [r7, #8]
  40aa2a:	4449      	add	r1, r9
  40aa2c:	42bc      	cmp	r4, r7
  40aa2e:	6050      	str	r0, [r2, #4]
  40aa30:	6019      	str	r1, [r3, #0]
  40aa32:	d017      	beq.n	40aa64 <_malloc_r+0x2d8>
  40aa34:	f1b8 0f0f 	cmp.w	r8, #15
  40aa38:	f240 80fb 	bls.w	40ac32 <_malloc_r+0x4a6>
  40aa3c:	6860      	ldr	r0, [r4, #4]
  40aa3e:	f1a8 020c 	sub.w	r2, r8, #12
  40aa42:	f022 0207 	bic.w	r2, r2, #7
  40aa46:	eb04 0e02 	add.w	lr, r4, r2
  40aa4a:	f000 0001 	and.w	r0, r0, #1
  40aa4e:	f04f 0c05 	mov.w	ip, #5
  40aa52:	4310      	orrs	r0, r2
  40aa54:	2a0f      	cmp	r2, #15
  40aa56:	6060      	str	r0, [r4, #4]
  40aa58:	f8ce c004 	str.w	ip, [lr, #4]
  40aa5c:	f8ce c008 	str.w	ip, [lr, #8]
  40aa60:	f200 8117 	bhi.w	40ac92 <_malloc_r+0x506>
  40aa64:	4b1d      	ldr	r3, [pc, #116]	; (40aadc <_malloc_r+0x350>)
  40aa66:	68bc      	ldr	r4, [r7, #8]
  40aa68:	681a      	ldr	r2, [r3, #0]
  40aa6a:	4291      	cmp	r1, r2
  40aa6c:	bf88      	it	hi
  40aa6e:	6019      	strhi	r1, [r3, #0]
  40aa70:	4b1b      	ldr	r3, [pc, #108]	; (40aae0 <_malloc_r+0x354>)
  40aa72:	681a      	ldr	r2, [r3, #0]
  40aa74:	4291      	cmp	r1, r2
  40aa76:	6862      	ldr	r2, [r4, #4]
  40aa78:	bf88      	it	hi
  40aa7a:	6019      	strhi	r1, [r3, #0]
  40aa7c:	f022 0203 	bic.w	r2, r2, #3
  40aa80:	4296      	cmp	r6, r2
  40aa82:	eba2 0306 	sub.w	r3, r2, r6
  40aa86:	d801      	bhi.n	40aa8c <_malloc_r+0x300>
  40aa88:	2b0f      	cmp	r3, #15
  40aa8a:	dc04      	bgt.n	40aa96 <_malloc_r+0x30a>
  40aa8c:	4628      	mov	r0, r5
  40aa8e:	f000 fa83 	bl	40af98 <__malloc_unlock>
  40aa92:	2400      	movs	r4, #0
  40aa94:	e740      	b.n	40a918 <_malloc_r+0x18c>
  40aa96:	19a2      	adds	r2, r4, r6
  40aa98:	f043 0301 	orr.w	r3, r3, #1
  40aa9c:	f046 0601 	orr.w	r6, r6, #1
  40aaa0:	6066      	str	r6, [r4, #4]
  40aaa2:	4628      	mov	r0, r5
  40aaa4:	60ba      	str	r2, [r7, #8]
  40aaa6:	6053      	str	r3, [r2, #4]
  40aaa8:	f000 fa76 	bl	40af98 <__malloc_unlock>
  40aaac:	3408      	adds	r4, #8
  40aaae:	4620      	mov	r0, r4
  40aab0:	b003      	add	sp, #12
  40aab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40aab6:	2b14      	cmp	r3, #20
  40aab8:	d971      	bls.n	40ab9e <_malloc_r+0x412>
  40aaba:	2b54      	cmp	r3, #84	; 0x54
  40aabc:	f200 80a3 	bhi.w	40ac06 <_malloc_r+0x47a>
  40aac0:	0b33      	lsrs	r3, r6, #12
  40aac2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40aac6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40aaca:	00c3      	lsls	r3, r0, #3
  40aacc:	e680      	b.n	40a7d0 <_malloc_r+0x44>
  40aace:	bf00      	nop
  40aad0:	2040043c 	.word	0x2040043c
  40aad4:	20400a80 	.word	0x20400a80
  40aad8:	20400a50 	.word	0x20400a50
  40aadc:	20400a78 	.word	0x20400a78
  40aae0:	20400a7c 	.word	0x20400a7c
  40aae4:	20400444 	.word	0x20400444
  40aae8:	20400844 	.word	0x20400844
  40aaec:	0a5a      	lsrs	r2, r3, #9
  40aaee:	2a04      	cmp	r2, #4
  40aaf0:	d95b      	bls.n	40abaa <_malloc_r+0x41e>
  40aaf2:	2a14      	cmp	r2, #20
  40aaf4:	f200 80ae 	bhi.w	40ac54 <_malloc_r+0x4c8>
  40aaf8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40aafc:	00c9      	lsls	r1, r1, #3
  40aafe:	325b      	adds	r2, #91	; 0x5b
  40ab00:	eb07 0c01 	add.w	ip, r7, r1
  40ab04:	5879      	ldr	r1, [r7, r1]
  40ab06:	f1ac 0c08 	sub.w	ip, ip, #8
  40ab0a:	458c      	cmp	ip, r1
  40ab0c:	f000 8088 	beq.w	40ac20 <_malloc_r+0x494>
  40ab10:	684a      	ldr	r2, [r1, #4]
  40ab12:	f022 0203 	bic.w	r2, r2, #3
  40ab16:	4293      	cmp	r3, r2
  40ab18:	d273      	bcs.n	40ac02 <_malloc_r+0x476>
  40ab1a:	6889      	ldr	r1, [r1, #8]
  40ab1c:	458c      	cmp	ip, r1
  40ab1e:	d1f7      	bne.n	40ab10 <_malloc_r+0x384>
  40ab20:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40ab24:	687b      	ldr	r3, [r7, #4]
  40ab26:	60e2      	str	r2, [r4, #12]
  40ab28:	f8c4 c008 	str.w	ip, [r4, #8]
  40ab2c:	6094      	str	r4, [r2, #8]
  40ab2e:	f8cc 400c 	str.w	r4, [ip, #12]
  40ab32:	e68f      	b.n	40a854 <_malloc_r+0xc8>
  40ab34:	19a1      	adds	r1, r4, r6
  40ab36:	f046 0c01 	orr.w	ip, r6, #1
  40ab3a:	f042 0601 	orr.w	r6, r2, #1
  40ab3e:	f8c4 c004 	str.w	ip, [r4, #4]
  40ab42:	4628      	mov	r0, r5
  40ab44:	6179      	str	r1, [r7, #20]
  40ab46:	6139      	str	r1, [r7, #16]
  40ab48:	f8c1 e00c 	str.w	lr, [r1, #12]
  40ab4c:	f8c1 e008 	str.w	lr, [r1, #8]
  40ab50:	604e      	str	r6, [r1, #4]
  40ab52:	50e2      	str	r2, [r4, r3]
  40ab54:	f000 fa20 	bl	40af98 <__malloc_unlock>
  40ab58:	3408      	adds	r4, #8
  40ab5a:	e6dd      	b.n	40a918 <_malloc_r+0x18c>
  40ab5c:	687b      	ldr	r3, [r7, #4]
  40ab5e:	e679      	b.n	40a854 <_malloc_r+0xc8>
  40ab60:	f108 0801 	add.w	r8, r8, #1
  40ab64:	f018 0f03 	tst.w	r8, #3
  40ab68:	f10c 0c08 	add.w	ip, ip, #8
  40ab6c:	f47f ae85 	bne.w	40a87a <_malloc_r+0xee>
  40ab70:	e02d      	b.n	40abce <_malloc_r+0x442>
  40ab72:	68dc      	ldr	r4, [r3, #12]
  40ab74:	42a3      	cmp	r3, r4
  40ab76:	bf08      	it	eq
  40ab78:	3002      	addeq	r0, #2
  40ab7a:	f43f ae3e 	beq.w	40a7fa <_malloc_r+0x6e>
  40ab7e:	e6bb      	b.n	40a8f8 <_malloc_r+0x16c>
  40ab80:	4419      	add	r1, r3
  40ab82:	461c      	mov	r4, r3
  40ab84:	684a      	ldr	r2, [r1, #4]
  40ab86:	68db      	ldr	r3, [r3, #12]
  40ab88:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40ab8c:	f042 0201 	orr.w	r2, r2, #1
  40ab90:	604a      	str	r2, [r1, #4]
  40ab92:	4628      	mov	r0, r5
  40ab94:	60f3      	str	r3, [r6, #12]
  40ab96:	609e      	str	r6, [r3, #8]
  40ab98:	f000 f9fe 	bl	40af98 <__malloc_unlock>
  40ab9c:	e6bc      	b.n	40a918 <_malloc_r+0x18c>
  40ab9e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40aba2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40aba6:	00c3      	lsls	r3, r0, #3
  40aba8:	e612      	b.n	40a7d0 <_malloc_r+0x44>
  40abaa:	099a      	lsrs	r2, r3, #6
  40abac:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40abb0:	00c9      	lsls	r1, r1, #3
  40abb2:	3238      	adds	r2, #56	; 0x38
  40abb4:	e7a4      	b.n	40ab00 <_malloc_r+0x374>
  40abb6:	42bc      	cmp	r4, r7
  40abb8:	d054      	beq.n	40ac64 <_malloc_r+0x4d8>
  40abba:	68bc      	ldr	r4, [r7, #8]
  40abbc:	6862      	ldr	r2, [r4, #4]
  40abbe:	f022 0203 	bic.w	r2, r2, #3
  40abc2:	e75d      	b.n	40aa80 <_malloc_r+0x2f4>
  40abc4:	f859 3908 	ldr.w	r3, [r9], #-8
  40abc8:	4599      	cmp	r9, r3
  40abca:	f040 8086 	bne.w	40acda <_malloc_r+0x54e>
  40abce:	f010 0f03 	tst.w	r0, #3
  40abd2:	f100 30ff 	add.w	r0, r0, #4294967295
  40abd6:	d1f5      	bne.n	40abc4 <_malloc_r+0x438>
  40abd8:	687b      	ldr	r3, [r7, #4]
  40abda:	ea23 0304 	bic.w	r3, r3, r4
  40abde:	607b      	str	r3, [r7, #4]
  40abe0:	0064      	lsls	r4, r4, #1
  40abe2:	429c      	cmp	r4, r3
  40abe4:	f63f aec7 	bhi.w	40a976 <_malloc_r+0x1ea>
  40abe8:	2c00      	cmp	r4, #0
  40abea:	f43f aec4 	beq.w	40a976 <_malloc_r+0x1ea>
  40abee:	421c      	tst	r4, r3
  40abf0:	4640      	mov	r0, r8
  40abf2:	f47f ae3e 	bne.w	40a872 <_malloc_r+0xe6>
  40abf6:	0064      	lsls	r4, r4, #1
  40abf8:	421c      	tst	r4, r3
  40abfa:	f100 0004 	add.w	r0, r0, #4
  40abfe:	d0fa      	beq.n	40abf6 <_malloc_r+0x46a>
  40ac00:	e637      	b.n	40a872 <_malloc_r+0xe6>
  40ac02:	468c      	mov	ip, r1
  40ac04:	e78c      	b.n	40ab20 <_malloc_r+0x394>
  40ac06:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40ac0a:	d815      	bhi.n	40ac38 <_malloc_r+0x4ac>
  40ac0c:	0bf3      	lsrs	r3, r6, #15
  40ac0e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40ac12:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40ac16:	00c3      	lsls	r3, r0, #3
  40ac18:	e5da      	b.n	40a7d0 <_malloc_r+0x44>
  40ac1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40ac1e:	e6ed      	b.n	40a9fc <_malloc_r+0x270>
  40ac20:	687b      	ldr	r3, [r7, #4]
  40ac22:	1092      	asrs	r2, r2, #2
  40ac24:	2101      	movs	r1, #1
  40ac26:	fa01 f202 	lsl.w	r2, r1, r2
  40ac2a:	4313      	orrs	r3, r2
  40ac2c:	607b      	str	r3, [r7, #4]
  40ac2e:	4662      	mov	r2, ip
  40ac30:	e779      	b.n	40ab26 <_malloc_r+0x39a>
  40ac32:	2301      	movs	r3, #1
  40ac34:	6053      	str	r3, [r2, #4]
  40ac36:	e729      	b.n	40aa8c <_malloc_r+0x300>
  40ac38:	f240 5254 	movw	r2, #1364	; 0x554
  40ac3c:	4293      	cmp	r3, r2
  40ac3e:	d822      	bhi.n	40ac86 <_malloc_r+0x4fa>
  40ac40:	0cb3      	lsrs	r3, r6, #18
  40ac42:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40ac46:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40ac4a:	00c3      	lsls	r3, r0, #3
  40ac4c:	e5c0      	b.n	40a7d0 <_malloc_r+0x44>
  40ac4e:	f103 0b10 	add.w	fp, r3, #16
  40ac52:	e6ae      	b.n	40a9b2 <_malloc_r+0x226>
  40ac54:	2a54      	cmp	r2, #84	; 0x54
  40ac56:	d829      	bhi.n	40acac <_malloc_r+0x520>
  40ac58:	0b1a      	lsrs	r2, r3, #12
  40ac5a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40ac5e:	00c9      	lsls	r1, r1, #3
  40ac60:	326e      	adds	r2, #110	; 0x6e
  40ac62:	e74d      	b.n	40ab00 <_malloc_r+0x374>
  40ac64:	4b20      	ldr	r3, [pc, #128]	; (40ace8 <_malloc_r+0x55c>)
  40ac66:	6819      	ldr	r1, [r3, #0]
  40ac68:	4459      	add	r1, fp
  40ac6a:	6019      	str	r1, [r3, #0]
  40ac6c:	e6b2      	b.n	40a9d4 <_malloc_r+0x248>
  40ac6e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40ac72:	2800      	cmp	r0, #0
  40ac74:	f47f aeae 	bne.w	40a9d4 <_malloc_r+0x248>
  40ac78:	eb08 030b 	add.w	r3, r8, fp
  40ac7c:	68ba      	ldr	r2, [r7, #8]
  40ac7e:	f043 0301 	orr.w	r3, r3, #1
  40ac82:	6053      	str	r3, [r2, #4]
  40ac84:	e6ee      	b.n	40aa64 <_malloc_r+0x2d8>
  40ac86:	207f      	movs	r0, #127	; 0x7f
  40ac88:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40ac8c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40ac90:	e59e      	b.n	40a7d0 <_malloc_r+0x44>
  40ac92:	f104 0108 	add.w	r1, r4, #8
  40ac96:	4628      	mov	r0, r5
  40ac98:	9300      	str	r3, [sp, #0]
  40ac9a:	f7ff fa59 	bl	40a150 <_free_r>
  40ac9e:	9b00      	ldr	r3, [sp, #0]
  40aca0:	6819      	ldr	r1, [r3, #0]
  40aca2:	e6df      	b.n	40aa64 <_malloc_r+0x2d8>
  40aca4:	2001      	movs	r0, #1
  40aca6:	f04f 0900 	mov.w	r9, #0
  40acaa:	e6bc      	b.n	40aa26 <_malloc_r+0x29a>
  40acac:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40acb0:	d805      	bhi.n	40acbe <_malloc_r+0x532>
  40acb2:	0bda      	lsrs	r2, r3, #15
  40acb4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40acb8:	00c9      	lsls	r1, r1, #3
  40acba:	3277      	adds	r2, #119	; 0x77
  40acbc:	e720      	b.n	40ab00 <_malloc_r+0x374>
  40acbe:	f240 5154 	movw	r1, #1364	; 0x554
  40acc2:	428a      	cmp	r2, r1
  40acc4:	d805      	bhi.n	40acd2 <_malloc_r+0x546>
  40acc6:	0c9a      	lsrs	r2, r3, #18
  40acc8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40accc:	00c9      	lsls	r1, r1, #3
  40acce:	327c      	adds	r2, #124	; 0x7c
  40acd0:	e716      	b.n	40ab00 <_malloc_r+0x374>
  40acd2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40acd6:	227e      	movs	r2, #126	; 0x7e
  40acd8:	e712      	b.n	40ab00 <_malloc_r+0x374>
  40acda:	687b      	ldr	r3, [r7, #4]
  40acdc:	e780      	b.n	40abe0 <_malloc_r+0x454>
  40acde:	08f0      	lsrs	r0, r6, #3
  40ace0:	f106 0308 	add.w	r3, r6, #8
  40ace4:	e600      	b.n	40a8e8 <_malloc_r+0x15c>
  40ace6:	bf00      	nop
  40ace8:	20400a50 	.word	0x20400a50
  40acec:	00000000 	.word	0x00000000

0040acf0 <memchr>:
  40acf0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40acf4:	2a10      	cmp	r2, #16
  40acf6:	db2b      	blt.n	40ad50 <memchr+0x60>
  40acf8:	f010 0f07 	tst.w	r0, #7
  40acfc:	d008      	beq.n	40ad10 <memchr+0x20>
  40acfe:	f810 3b01 	ldrb.w	r3, [r0], #1
  40ad02:	3a01      	subs	r2, #1
  40ad04:	428b      	cmp	r3, r1
  40ad06:	d02d      	beq.n	40ad64 <memchr+0x74>
  40ad08:	f010 0f07 	tst.w	r0, #7
  40ad0c:	b342      	cbz	r2, 40ad60 <memchr+0x70>
  40ad0e:	d1f6      	bne.n	40acfe <memchr+0xe>
  40ad10:	b4f0      	push	{r4, r5, r6, r7}
  40ad12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40ad16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40ad1a:	f022 0407 	bic.w	r4, r2, #7
  40ad1e:	f07f 0700 	mvns.w	r7, #0
  40ad22:	2300      	movs	r3, #0
  40ad24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40ad28:	3c08      	subs	r4, #8
  40ad2a:	ea85 0501 	eor.w	r5, r5, r1
  40ad2e:	ea86 0601 	eor.w	r6, r6, r1
  40ad32:	fa85 f547 	uadd8	r5, r5, r7
  40ad36:	faa3 f587 	sel	r5, r3, r7
  40ad3a:	fa86 f647 	uadd8	r6, r6, r7
  40ad3e:	faa5 f687 	sel	r6, r5, r7
  40ad42:	b98e      	cbnz	r6, 40ad68 <memchr+0x78>
  40ad44:	d1ee      	bne.n	40ad24 <memchr+0x34>
  40ad46:	bcf0      	pop	{r4, r5, r6, r7}
  40ad48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40ad4c:	f002 0207 	and.w	r2, r2, #7
  40ad50:	b132      	cbz	r2, 40ad60 <memchr+0x70>
  40ad52:	f810 3b01 	ldrb.w	r3, [r0], #1
  40ad56:	3a01      	subs	r2, #1
  40ad58:	ea83 0301 	eor.w	r3, r3, r1
  40ad5c:	b113      	cbz	r3, 40ad64 <memchr+0x74>
  40ad5e:	d1f8      	bne.n	40ad52 <memchr+0x62>
  40ad60:	2000      	movs	r0, #0
  40ad62:	4770      	bx	lr
  40ad64:	3801      	subs	r0, #1
  40ad66:	4770      	bx	lr
  40ad68:	2d00      	cmp	r5, #0
  40ad6a:	bf06      	itte	eq
  40ad6c:	4635      	moveq	r5, r6
  40ad6e:	3803      	subeq	r0, #3
  40ad70:	3807      	subne	r0, #7
  40ad72:	f015 0f01 	tst.w	r5, #1
  40ad76:	d107      	bne.n	40ad88 <memchr+0x98>
  40ad78:	3001      	adds	r0, #1
  40ad7a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40ad7e:	bf02      	ittt	eq
  40ad80:	3001      	addeq	r0, #1
  40ad82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40ad86:	3001      	addeq	r0, #1
  40ad88:	bcf0      	pop	{r4, r5, r6, r7}
  40ad8a:	3801      	subs	r0, #1
  40ad8c:	4770      	bx	lr
  40ad8e:	bf00      	nop

0040ad90 <memcpy>:
  40ad90:	4684      	mov	ip, r0
  40ad92:	ea41 0300 	orr.w	r3, r1, r0
  40ad96:	f013 0303 	ands.w	r3, r3, #3
  40ad9a:	d16d      	bne.n	40ae78 <memcpy+0xe8>
  40ad9c:	3a40      	subs	r2, #64	; 0x40
  40ad9e:	d341      	bcc.n	40ae24 <memcpy+0x94>
  40ada0:	f851 3b04 	ldr.w	r3, [r1], #4
  40ada4:	f840 3b04 	str.w	r3, [r0], #4
  40ada8:	f851 3b04 	ldr.w	r3, [r1], #4
  40adac:	f840 3b04 	str.w	r3, [r0], #4
  40adb0:	f851 3b04 	ldr.w	r3, [r1], #4
  40adb4:	f840 3b04 	str.w	r3, [r0], #4
  40adb8:	f851 3b04 	ldr.w	r3, [r1], #4
  40adbc:	f840 3b04 	str.w	r3, [r0], #4
  40adc0:	f851 3b04 	ldr.w	r3, [r1], #4
  40adc4:	f840 3b04 	str.w	r3, [r0], #4
  40adc8:	f851 3b04 	ldr.w	r3, [r1], #4
  40adcc:	f840 3b04 	str.w	r3, [r0], #4
  40add0:	f851 3b04 	ldr.w	r3, [r1], #4
  40add4:	f840 3b04 	str.w	r3, [r0], #4
  40add8:	f851 3b04 	ldr.w	r3, [r1], #4
  40addc:	f840 3b04 	str.w	r3, [r0], #4
  40ade0:	f851 3b04 	ldr.w	r3, [r1], #4
  40ade4:	f840 3b04 	str.w	r3, [r0], #4
  40ade8:	f851 3b04 	ldr.w	r3, [r1], #4
  40adec:	f840 3b04 	str.w	r3, [r0], #4
  40adf0:	f851 3b04 	ldr.w	r3, [r1], #4
  40adf4:	f840 3b04 	str.w	r3, [r0], #4
  40adf8:	f851 3b04 	ldr.w	r3, [r1], #4
  40adfc:	f840 3b04 	str.w	r3, [r0], #4
  40ae00:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae04:	f840 3b04 	str.w	r3, [r0], #4
  40ae08:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae0c:	f840 3b04 	str.w	r3, [r0], #4
  40ae10:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae14:	f840 3b04 	str.w	r3, [r0], #4
  40ae18:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae1c:	f840 3b04 	str.w	r3, [r0], #4
  40ae20:	3a40      	subs	r2, #64	; 0x40
  40ae22:	d2bd      	bcs.n	40ada0 <memcpy+0x10>
  40ae24:	3230      	adds	r2, #48	; 0x30
  40ae26:	d311      	bcc.n	40ae4c <memcpy+0xbc>
  40ae28:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae2c:	f840 3b04 	str.w	r3, [r0], #4
  40ae30:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae34:	f840 3b04 	str.w	r3, [r0], #4
  40ae38:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae3c:	f840 3b04 	str.w	r3, [r0], #4
  40ae40:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae44:	f840 3b04 	str.w	r3, [r0], #4
  40ae48:	3a10      	subs	r2, #16
  40ae4a:	d2ed      	bcs.n	40ae28 <memcpy+0x98>
  40ae4c:	320c      	adds	r2, #12
  40ae4e:	d305      	bcc.n	40ae5c <memcpy+0xcc>
  40ae50:	f851 3b04 	ldr.w	r3, [r1], #4
  40ae54:	f840 3b04 	str.w	r3, [r0], #4
  40ae58:	3a04      	subs	r2, #4
  40ae5a:	d2f9      	bcs.n	40ae50 <memcpy+0xc0>
  40ae5c:	3204      	adds	r2, #4
  40ae5e:	d008      	beq.n	40ae72 <memcpy+0xe2>
  40ae60:	07d2      	lsls	r2, r2, #31
  40ae62:	bf1c      	itt	ne
  40ae64:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40ae68:	f800 3b01 	strbne.w	r3, [r0], #1
  40ae6c:	d301      	bcc.n	40ae72 <memcpy+0xe2>
  40ae6e:	880b      	ldrh	r3, [r1, #0]
  40ae70:	8003      	strh	r3, [r0, #0]
  40ae72:	4660      	mov	r0, ip
  40ae74:	4770      	bx	lr
  40ae76:	bf00      	nop
  40ae78:	2a08      	cmp	r2, #8
  40ae7a:	d313      	bcc.n	40aea4 <memcpy+0x114>
  40ae7c:	078b      	lsls	r3, r1, #30
  40ae7e:	d08d      	beq.n	40ad9c <memcpy+0xc>
  40ae80:	f010 0303 	ands.w	r3, r0, #3
  40ae84:	d08a      	beq.n	40ad9c <memcpy+0xc>
  40ae86:	f1c3 0304 	rsb	r3, r3, #4
  40ae8a:	1ad2      	subs	r2, r2, r3
  40ae8c:	07db      	lsls	r3, r3, #31
  40ae8e:	bf1c      	itt	ne
  40ae90:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40ae94:	f800 3b01 	strbne.w	r3, [r0], #1
  40ae98:	d380      	bcc.n	40ad9c <memcpy+0xc>
  40ae9a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40ae9e:	f820 3b02 	strh.w	r3, [r0], #2
  40aea2:	e77b      	b.n	40ad9c <memcpy+0xc>
  40aea4:	3a04      	subs	r2, #4
  40aea6:	d3d9      	bcc.n	40ae5c <memcpy+0xcc>
  40aea8:	3a01      	subs	r2, #1
  40aeaa:	f811 3b01 	ldrb.w	r3, [r1], #1
  40aeae:	f800 3b01 	strb.w	r3, [r0], #1
  40aeb2:	d2f9      	bcs.n	40aea8 <memcpy+0x118>
  40aeb4:	780b      	ldrb	r3, [r1, #0]
  40aeb6:	7003      	strb	r3, [r0, #0]
  40aeb8:	784b      	ldrb	r3, [r1, #1]
  40aeba:	7043      	strb	r3, [r0, #1]
  40aebc:	788b      	ldrb	r3, [r1, #2]
  40aebe:	7083      	strb	r3, [r0, #2]
  40aec0:	4660      	mov	r0, ip
  40aec2:	4770      	bx	lr

0040aec4 <memmove>:
  40aec4:	4288      	cmp	r0, r1
  40aec6:	b5f0      	push	{r4, r5, r6, r7, lr}
  40aec8:	d90d      	bls.n	40aee6 <memmove+0x22>
  40aeca:	188b      	adds	r3, r1, r2
  40aecc:	4298      	cmp	r0, r3
  40aece:	d20a      	bcs.n	40aee6 <memmove+0x22>
  40aed0:	1884      	adds	r4, r0, r2
  40aed2:	2a00      	cmp	r2, #0
  40aed4:	d051      	beq.n	40af7a <memmove+0xb6>
  40aed6:	4622      	mov	r2, r4
  40aed8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40aedc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40aee0:	4299      	cmp	r1, r3
  40aee2:	d1f9      	bne.n	40aed8 <memmove+0x14>
  40aee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40aee6:	2a0f      	cmp	r2, #15
  40aee8:	d948      	bls.n	40af7c <memmove+0xb8>
  40aeea:	ea41 0300 	orr.w	r3, r1, r0
  40aeee:	079b      	lsls	r3, r3, #30
  40aef0:	d146      	bne.n	40af80 <memmove+0xbc>
  40aef2:	f100 0410 	add.w	r4, r0, #16
  40aef6:	f101 0310 	add.w	r3, r1, #16
  40aefa:	4615      	mov	r5, r2
  40aefc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40af00:	f844 6c10 	str.w	r6, [r4, #-16]
  40af04:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40af08:	f844 6c0c 	str.w	r6, [r4, #-12]
  40af0c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40af10:	f844 6c08 	str.w	r6, [r4, #-8]
  40af14:	3d10      	subs	r5, #16
  40af16:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40af1a:	f844 6c04 	str.w	r6, [r4, #-4]
  40af1e:	2d0f      	cmp	r5, #15
  40af20:	f103 0310 	add.w	r3, r3, #16
  40af24:	f104 0410 	add.w	r4, r4, #16
  40af28:	d8e8      	bhi.n	40aefc <memmove+0x38>
  40af2a:	f1a2 0310 	sub.w	r3, r2, #16
  40af2e:	f023 030f 	bic.w	r3, r3, #15
  40af32:	f002 0e0f 	and.w	lr, r2, #15
  40af36:	3310      	adds	r3, #16
  40af38:	f1be 0f03 	cmp.w	lr, #3
  40af3c:	4419      	add	r1, r3
  40af3e:	4403      	add	r3, r0
  40af40:	d921      	bls.n	40af86 <memmove+0xc2>
  40af42:	1f1e      	subs	r6, r3, #4
  40af44:	460d      	mov	r5, r1
  40af46:	4674      	mov	r4, lr
  40af48:	3c04      	subs	r4, #4
  40af4a:	f855 7b04 	ldr.w	r7, [r5], #4
  40af4e:	f846 7f04 	str.w	r7, [r6, #4]!
  40af52:	2c03      	cmp	r4, #3
  40af54:	d8f8      	bhi.n	40af48 <memmove+0x84>
  40af56:	f1ae 0404 	sub.w	r4, lr, #4
  40af5a:	f024 0403 	bic.w	r4, r4, #3
  40af5e:	3404      	adds	r4, #4
  40af60:	4421      	add	r1, r4
  40af62:	4423      	add	r3, r4
  40af64:	f002 0203 	and.w	r2, r2, #3
  40af68:	b162      	cbz	r2, 40af84 <memmove+0xc0>
  40af6a:	3b01      	subs	r3, #1
  40af6c:	440a      	add	r2, r1
  40af6e:	f811 4b01 	ldrb.w	r4, [r1], #1
  40af72:	f803 4f01 	strb.w	r4, [r3, #1]!
  40af76:	428a      	cmp	r2, r1
  40af78:	d1f9      	bne.n	40af6e <memmove+0xaa>
  40af7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40af7c:	4603      	mov	r3, r0
  40af7e:	e7f3      	b.n	40af68 <memmove+0xa4>
  40af80:	4603      	mov	r3, r0
  40af82:	e7f2      	b.n	40af6a <memmove+0xa6>
  40af84:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40af86:	4672      	mov	r2, lr
  40af88:	e7ee      	b.n	40af68 <memmove+0xa4>
  40af8a:	bf00      	nop

0040af8c <__malloc_lock>:
  40af8c:	4801      	ldr	r0, [pc, #4]	; (40af94 <__malloc_lock+0x8>)
  40af8e:	f7ff bb79 	b.w	40a684 <__retarget_lock_acquire_recursive>
  40af92:	bf00      	nop
  40af94:	20400ad8 	.word	0x20400ad8

0040af98 <__malloc_unlock>:
  40af98:	4801      	ldr	r0, [pc, #4]	; (40afa0 <__malloc_unlock+0x8>)
  40af9a:	f7ff bb75 	b.w	40a688 <__retarget_lock_release_recursive>
  40af9e:	bf00      	nop
  40afa0:	20400ad8 	.word	0x20400ad8

0040afa4 <_Balloc>:
  40afa4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40afa6:	b570      	push	{r4, r5, r6, lr}
  40afa8:	4605      	mov	r5, r0
  40afaa:	460c      	mov	r4, r1
  40afac:	b14b      	cbz	r3, 40afc2 <_Balloc+0x1e>
  40afae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40afb2:	b180      	cbz	r0, 40afd6 <_Balloc+0x32>
  40afb4:	6802      	ldr	r2, [r0, #0]
  40afb6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40afba:	2300      	movs	r3, #0
  40afbc:	6103      	str	r3, [r0, #16]
  40afbe:	60c3      	str	r3, [r0, #12]
  40afc0:	bd70      	pop	{r4, r5, r6, pc}
  40afc2:	2221      	movs	r2, #33	; 0x21
  40afc4:	2104      	movs	r1, #4
  40afc6:	f000 fda5 	bl	40bb14 <_calloc_r>
  40afca:	64e8      	str	r0, [r5, #76]	; 0x4c
  40afcc:	4603      	mov	r3, r0
  40afce:	2800      	cmp	r0, #0
  40afd0:	d1ed      	bne.n	40afae <_Balloc+0xa>
  40afd2:	2000      	movs	r0, #0
  40afd4:	bd70      	pop	{r4, r5, r6, pc}
  40afd6:	2101      	movs	r1, #1
  40afd8:	fa01 f604 	lsl.w	r6, r1, r4
  40afdc:	1d72      	adds	r2, r6, #5
  40afde:	4628      	mov	r0, r5
  40afe0:	0092      	lsls	r2, r2, #2
  40afe2:	f000 fd97 	bl	40bb14 <_calloc_r>
  40afe6:	2800      	cmp	r0, #0
  40afe8:	d0f3      	beq.n	40afd2 <_Balloc+0x2e>
  40afea:	6044      	str	r4, [r0, #4]
  40afec:	6086      	str	r6, [r0, #8]
  40afee:	e7e4      	b.n	40afba <_Balloc+0x16>

0040aff0 <_Bfree>:
  40aff0:	b131      	cbz	r1, 40b000 <_Bfree+0x10>
  40aff2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40aff4:	684a      	ldr	r2, [r1, #4]
  40aff6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40affa:	6008      	str	r0, [r1, #0]
  40affc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40b000:	4770      	bx	lr
  40b002:	bf00      	nop

0040b004 <__multadd>:
  40b004:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b006:	690c      	ldr	r4, [r1, #16]
  40b008:	b083      	sub	sp, #12
  40b00a:	460d      	mov	r5, r1
  40b00c:	4606      	mov	r6, r0
  40b00e:	f101 0e14 	add.w	lr, r1, #20
  40b012:	2700      	movs	r7, #0
  40b014:	f8de 0000 	ldr.w	r0, [lr]
  40b018:	b281      	uxth	r1, r0
  40b01a:	fb02 3301 	mla	r3, r2, r1, r3
  40b01e:	0c01      	lsrs	r1, r0, #16
  40b020:	0c18      	lsrs	r0, r3, #16
  40b022:	fb02 0101 	mla	r1, r2, r1, r0
  40b026:	b29b      	uxth	r3, r3
  40b028:	3701      	adds	r7, #1
  40b02a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40b02e:	42bc      	cmp	r4, r7
  40b030:	f84e 3b04 	str.w	r3, [lr], #4
  40b034:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40b038:	dcec      	bgt.n	40b014 <__multadd+0x10>
  40b03a:	b13b      	cbz	r3, 40b04c <__multadd+0x48>
  40b03c:	68aa      	ldr	r2, [r5, #8]
  40b03e:	4294      	cmp	r4, r2
  40b040:	da07      	bge.n	40b052 <__multadd+0x4e>
  40b042:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40b046:	3401      	adds	r4, #1
  40b048:	6153      	str	r3, [r2, #20]
  40b04a:	612c      	str	r4, [r5, #16]
  40b04c:	4628      	mov	r0, r5
  40b04e:	b003      	add	sp, #12
  40b050:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b052:	6869      	ldr	r1, [r5, #4]
  40b054:	9301      	str	r3, [sp, #4]
  40b056:	3101      	adds	r1, #1
  40b058:	4630      	mov	r0, r6
  40b05a:	f7ff ffa3 	bl	40afa4 <_Balloc>
  40b05e:	692a      	ldr	r2, [r5, #16]
  40b060:	3202      	adds	r2, #2
  40b062:	f105 010c 	add.w	r1, r5, #12
  40b066:	4607      	mov	r7, r0
  40b068:	0092      	lsls	r2, r2, #2
  40b06a:	300c      	adds	r0, #12
  40b06c:	f7ff fe90 	bl	40ad90 <memcpy>
  40b070:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40b072:	6869      	ldr	r1, [r5, #4]
  40b074:	9b01      	ldr	r3, [sp, #4]
  40b076:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40b07a:	6028      	str	r0, [r5, #0]
  40b07c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40b080:	463d      	mov	r5, r7
  40b082:	e7de      	b.n	40b042 <__multadd+0x3e>

0040b084 <__hi0bits>:
  40b084:	0c02      	lsrs	r2, r0, #16
  40b086:	0412      	lsls	r2, r2, #16
  40b088:	4603      	mov	r3, r0
  40b08a:	b9b2      	cbnz	r2, 40b0ba <__hi0bits+0x36>
  40b08c:	0403      	lsls	r3, r0, #16
  40b08e:	2010      	movs	r0, #16
  40b090:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40b094:	bf04      	itt	eq
  40b096:	021b      	lsleq	r3, r3, #8
  40b098:	3008      	addeq	r0, #8
  40b09a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40b09e:	bf04      	itt	eq
  40b0a0:	011b      	lsleq	r3, r3, #4
  40b0a2:	3004      	addeq	r0, #4
  40b0a4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40b0a8:	bf04      	itt	eq
  40b0aa:	009b      	lsleq	r3, r3, #2
  40b0ac:	3002      	addeq	r0, #2
  40b0ae:	2b00      	cmp	r3, #0
  40b0b0:	db02      	blt.n	40b0b8 <__hi0bits+0x34>
  40b0b2:	005b      	lsls	r3, r3, #1
  40b0b4:	d403      	bmi.n	40b0be <__hi0bits+0x3a>
  40b0b6:	2020      	movs	r0, #32
  40b0b8:	4770      	bx	lr
  40b0ba:	2000      	movs	r0, #0
  40b0bc:	e7e8      	b.n	40b090 <__hi0bits+0xc>
  40b0be:	3001      	adds	r0, #1
  40b0c0:	4770      	bx	lr
  40b0c2:	bf00      	nop

0040b0c4 <__lo0bits>:
  40b0c4:	6803      	ldr	r3, [r0, #0]
  40b0c6:	f013 0207 	ands.w	r2, r3, #7
  40b0ca:	4601      	mov	r1, r0
  40b0cc:	d007      	beq.n	40b0de <__lo0bits+0x1a>
  40b0ce:	07da      	lsls	r2, r3, #31
  40b0d0:	d421      	bmi.n	40b116 <__lo0bits+0x52>
  40b0d2:	0798      	lsls	r0, r3, #30
  40b0d4:	d421      	bmi.n	40b11a <__lo0bits+0x56>
  40b0d6:	089b      	lsrs	r3, r3, #2
  40b0d8:	600b      	str	r3, [r1, #0]
  40b0da:	2002      	movs	r0, #2
  40b0dc:	4770      	bx	lr
  40b0de:	b298      	uxth	r0, r3
  40b0e0:	b198      	cbz	r0, 40b10a <__lo0bits+0x46>
  40b0e2:	4610      	mov	r0, r2
  40b0e4:	f013 0fff 	tst.w	r3, #255	; 0xff
  40b0e8:	bf04      	itt	eq
  40b0ea:	0a1b      	lsreq	r3, r3, #8
  40b0ec:	3008      	addeq	r0, #8
  40b0ee:	071a      	lsls	r2, r3, #28
  40b0f0:	bf04      	itt	eq
  40b0f2:	091b      	lsreq	r3, r3, #4
  40b0f4:	3004      	addeq	r0, #4
  40b0f6:	079a      	lsls	r2, r3, #30
  40b0f8:	bf04      	itt	eq
  40b0fa:	089b      	lsreq	r3, r3, #2
  40b0fc:	3002      	addeq	r0, #2
  40b0fe:	07da      	lsls	r2, r3, #31
  40b100:	d407      	bmi.n	40b112 <__lo0bits+0x4e>
  40b102:	085b      	lsrs	r3, r3, #1
  40b104:	d104      	bne.n	40b110 <__lo0bits+0x4c>
  40b106:	2020      	movs	r0, #32
  40b108:	4770      	bx	lr
  40b10a:	0c1b      	lsrs	r3, r3, #16
  40b10c:	2010      	movs	r0, #16
  40b10e:	e7e9      	b.n	40b0e4 <__lo0bits+0x20>
  40b110:	3001      	adds	r0, #1
  40b112:	600b      	str	r3, [r1, #0]
  40b114:	4770      	bx	lr
  40b116:	2000      	movs	r0, #0
  40b118:	4770      	bx	lr
  40b11a:	085b      	lsrs	r3, r3, #1
  40b11c:	600b      	str	r3, [r1, #0]
  40b11e:	2001      	movs	r0, #1
  40b120:	4770      	bx	lr
  40b122:	bf00      	nop

0040b124 <__i2b>:
  40b124:	b510      	push	{r4, lr}
  40b126:	460c      	mov	r4, r1
  40b128:	2101      	movs	r1, #1
  40b12a:	f7ff ff3b 	bl	40afa4 <_Balloc>
  40b12e:	2201      	movs	r2, #1
  40b130:	6144      	str	r4, [r0, #20]
  40b132:	6102      	str	r2, [r0, #16]
  40b134:	bd10      	pop	{r4, pc}
  40b136:	bf00      	nop

0040b138 <__multiply>:
  40b138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b13c:	690c      	ldr	r4, [r1, #16]
  40b13e:	6915      	ldr	r5, [r2, #16]
  40b140:	42ac      	cmp	r4, r5
  40b142:	b083      	sub	sp, #12
  40b144:	468b      	mov	fp, r1
  40b146:	4616      	mov	r6, r2
  40b148:	da04      	bge.n	40b154 <__multiply+0x1c>
  40b14a:	4622      	mov	r2, r4
  40b14c:	46b3      	mov	fp, r6
  40b14e:	462c      	mov	r4, r5
  40b150:	460e      	mov	r6, r1
  40b152:	4615      	mov	r5, r2
  40b154:	f8db 3008 	ldr.w	r3, [fp, #8]
  40b158:	f8db 1004 	ldr.w	r1, [fp, #4]
  40b15c:	eb04 0805 	add.w	r8, r4, r5
  40b160:	4598      	cmp	r8, r3
  40b162:	bfc8      	it	gt
  40b164:	3101      	addgt	r1, #1
  40b166:	f7ff ff1d 	bl	40afa4 <_Balloc>
  40b16a:	f100 0914 	add.w	r9, r0, #20
  40b16e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40b172:	45d1      	cmp	r9, sl
  40b174:	9000      	str	r0, [sp, #0]
  40b176:	d205      	bcs.n	40b184 <__multiply+0x4c>
  40b178:	464b      	mov	r3, r9
  40b17a:	2100      	movs	r1, #0
  40b17c:	f843 1b04 	str.w	r1, [r3], #4
  40b180:	459a      	cmp	sl, r3
  40b182:	d8fb      	bhi.n	40b17c <__multiply+0x44>
  40b184:	f106 0c14 	add.w	ip, r6, #20
  40b188:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40b18c:	f10b 0b14 	add.w	fp, fp, #20
  40b190:	459c      	cmp	ip, r3
  40b192:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40b196:	d24c      	bcs.n	40b232 <__multiply+0xfa>
  40b198:	f8cd a004 	str.w	sl, [sp, #4]
  40b19c:	469a      	mov	sl, r3
  40b19e:	f8dc 5000 	ldr.w	r5, [ip]
  40b1a2:	b2af      	uxth	r7, r5
  40b1a4:	b1ef      	cbz	r7, 40b1e2 <__multiply+0xaa>
  40b1a6:	2100      	movs	r1, #0
  40b1a8:	464d      	mov	r5, r9
  40b1aa:	465e      	mov	r6, fp
  40b1ac:	460c      	mov	r4, r1
  40b1ae:	f856 2b04 	ldr.w	r2, [r6], #4
  40b1b2:	6828      	ldr	r0, [r5, #0]
  40b1b4:	b293      	uxth	r3, r2
  40b1b6:	b281      	uxth	r1, r0
  40b1b8:	fb07 1303 	mla	r3, r7, r3, r1
  40b1bc:	0c12      	lsrs	r2, r2, #16
  40b1be:	0c01      	lsrs	r1, r0, #16
  40b1c0:	4423      	add	r3, r4
  40b1c2:	fb07 1102 	mla	r1, r7, r2, r1
  40b1c6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40b1ca:	b29b      	uxth	r3, r3
  40b1cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40b1d0:	45b6      	cmp	lr, r6
  40b1d2:	f845 3b04 	str.w	r3, [r5], #4
  40b1d6:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40b1da:	d8e8      	bhi.n	40b1ae <__multiply+0x76>
  40b1dc:	602c      	str	r4, [r5, #0]
  40b1de:	f8dc 5000 	ldr.w	r5, [ip]
  40b1e2:	0c2d      	lsrs	r5, r5, #16
  40b1e4:	d01d      	beq.n	40b222 <__multiply+0xea>
  40b1e6:	f8d9 3000 	ldr.w	r3, [r9]
  40b1ea:	4648      	mov	r0, r9
  40b1ec:	461c      	mov	r4, r3
  40b1ee:	4659      	mov	r1, fp
  40b1f0:	2200      	movs	r2, #0
  40b1f2:	880e      	ldrh	r6, [r1, #0]
  40b1f4:	0c24      	lsrs	r4, r4, #16
  40b1f6:	fb05 4406 	mla	r4, r5, r6, r4
  40b1fa:	4422      	add	r2, r4
  40b1fc:	b29b      	uxth	r3, r3
  40b1fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40b202:	f840 3b04 	str.w	r3, [r0], #4
  40b206:	f851 3b04 	ldr.w	r3, [r1], #4
  40b20a:	6804      	ldr	r4, [r0, #0]
  40b20c:	0c1b      	lsrs	r3, r3, #16
  40b20e:	b2a6      	uxth	r6, r4
  40b210:	fb05 6303 	mla	r3, r5, r3, r6
  40b214:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40b218:	458e      	cmp	lr, r1
  40b21a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40b21e:	d8e8      	bhi.n	40b1f2 <__multiply+0xba>
  40b220:	6003      	str	r3, [r0, #0]
  40b222:	f10c 0c04 	add.w	ip, ip, #4
  40b226:	45e2      	cmp	sl, ip
  40b228:	f109 0904 	add.w	r9, r9, #4
  40b22c:	d8b7      	bhi.n	40b19e <__multiply+0x66>
  40b22e:	f8dd a004 	ldr.w	sl, [sp, #4]
  40b232:	f1b8 0f00 	cmp.w	r8, #0
  40b236:	dd0b      	ble.n	40b250 <__multiply+0x118>
  40b238:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40b23c:	f1aa 0a04 	sub.w	sl, sl, #4
  40b240:	b11b      	cbz	r3, 40b24a <__multiply+0x112>
  40b242:	e005      	b.n	40b250 <__multiply+0x118>
  40b244:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40b248:	b913      	cbnz	r3, 40b250 <__multiply+0x118>
  40b24a:	f1b8 0801 	subs.w	r8, r8, #1
  40b24e:	d1f9      	bne.n	40b244 <__multiply+0x10c>
  40b250:	9800      	ldr	r0, [sp, #0]
  40b252:	f8c0 8010 	str.w	r8, [r0, #16]
  40b256:	b003      	add	sp, #12
  40b258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040b25c <__pow5mult>:
  40b25c:	f012 0303 	ands.w	r3, r2, #3
  40b260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b264:	4614      	mov	r4, r2
  40b266:	4607      	mov	r7, r0
  40b268:	d12e      	bne.n	40b2c8 <__pow5mult+0x6c>
  40b26a:	460d      	mov	r5, r1
  40b26c:	10a4      	asrs	r4, r4, #2
  40b26e:	d01c      	beq.n	40b2aa <__pow5mult+0x4e>
  40b270:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40b272:	b396      	cbz	r6, 40b2da <__pow5mult+0x7e>
  40b274:	07e3      	lsls	r3, r4, #31
  40b276:	f04f 0800 	mov.w	r8, #0
  40b27a:	d406      	bmi.n	40b28a <__pow5mult+0x2e>
  40b27c:	1064      	asrs	r4, r4, #1
  40b27e:	d014      	beq.n	40b2aa <__pow5mult+0x4e>
  40b280:	6830      	ldr	r0, [r6, #0]
  40b282:	b1a8      	cbz	r0, 40b2b0 <__pow5mult+0x54>
  40b284:	4606      	mov	r6, r0
  40b286:	07e3      	lsls	r3, r4, #31
  40b288:	d5f8      	bpl.n	40b27c <__pow5mult+0x20>
  40b28a:	4632      	mov	r2, r6
  40b28c:	4629      	mov	r1, r5
  40b28e:	4638      	mov	r0, r7
  40b290:	f7ff ff52 	bl	40b138 <__multiply>
  40b294:	b1b5      	cbz	r5, 40b2c4 <__pow5mult+0x68>
  40b296:	686a      	ldr	r2, [r5, #4]
  40b298:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40b29a:	1064      	asrs	r4, r4, #1
  40b29c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40b2a0:	6029      	str	r1, [r5, #0]
  40b2a2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40b2a6:	4605      	mov	r5, r0
  40b2a8:	d1ea      	bne.n	40b280 <__pow5mult+0x24>
  40b2aa:	4628      	mov	r0, r5
  40b2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b2b0:	4632      	mov	r2, r6
  40b2b2:	4631      	mov	r1, r6
  40b2b4:	4638      	mov	r0, r7
  40b2b6:	f7ff ff3f 	bl	40b138 <__multiply>
  40b2ba:	6030      	str	r0, [r6, #0]
  40b2bc:	f8c0 8000 	str.w	r8, [r0]
  40b2c0:	4606      	mov	r6, r0
  40b2c2:	e7e0      	b.n	40b286 <__pow5mult+0x2a>
  40b2c4:	4605      	mov	r5, r0
  40b2c6:	e7d9      	b.n	40b27c <__pow5mult+0x20>
  40b2c8:	1e5a      	subs	r2, r3, #1
  40b2ca:	4d0b      	ldr	r5, [pc, #44]	; (40b2f8 <__pow5mult+0x9c>)
  40b2cc:	2300      	movs	r3, #0
  40b2ce:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40b2d2:	f7ff fe97 	bl	40b004 <__multadd>
  40b2d6:	4605      	mov	r5, r0
  40b2d8:	e7c8      	b.n	40b26c <__pow5mult+0x10>
  40b2da:	2101      	movs	r1, #1
  40b2dc:	4638      	mov	r0, r7
  40b2de:	f7ff fe61 	bl	40afa4 <_Balloc>
  40b2e2:	f240 2171 	movw	r1, #625	; 0x271
  40b2e6:	2201      	movs	r2, #1
  40b2e8:	2300      	movs	r3, #0
  40b2ea:	6141      	str	r1, [r0, #20]
  40b2ec:	6102      	str	r2, [r0, #16]
  40b2ee:	4606      	mov	r6, r0
  40b2f0:	64b8      	str	r0, [r7, #72]	; 0x48
  40b2f2:	6003      	str	r3, [r0, #0]
  40b2f4:	e7be      	b.n	40b274 <__pow5mult+0x18>
  40b2f6:	bf00      	nop
  40b2f8:	0040c938 	.word	0x0040c938

0040b2fc <__lshift>:
  40b2fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40b300:	4691      	mov	r9, r2
  40b302:	690a      	ldr	r2, [r1, #16]
  40b304:	688b      	ldr	r3, [r1, #8]
  40b306:	ea4f 1469 	mov.w	r4, r9, asr #5
  40b30a:	eb04 0802 	add.w	r8, r4, r2
  40b30e:	f108 0501 	add.w	r5, r8, #1
  40b312:	429d      	cmp	r5, r3
  40b314:	460e      	mov	r6, r1
  40b316:	4607      	mov	r7, r0
  40b318:	6849      	ldr	r1, [r1, #4]
  40b31a:	dd04      	ble.n	40b326 <__lshift+0x2a>
  40b31c:	005b      	lsls	r3, r3, #1
  40b31e:	429d      	cmp	r5, r3
  40b320:	f101 0101 	add.w	r1, r1, #1
  40b324:	dcfa      	bgt.n	40b31c <__lshift+0x20>
  40b326:	4638      	mov	r0, r7
  40b328:	f7ff fe3c 	bl	40afa4 <_Balloc>
  40b32c:	2c00      	cmp	r4, #0
  40b32e:	f100 0314 	add.w	r3, r0, #20
  40b332:	dd06      	ble.n	40b342 <__lshift+0x46>
  40b334:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40b338:	2100      	movs	r1, #0
  40b33a:	f843 1b04 	str.w	r1, [r3], #4
  40b33e:	429a      	cmp	r2, r3
  40b340:	d1fb      	bne.n	40b33a <__lshift+0x3e>
  40b342:	6934      	ldr	r4, [r6, #16]
  40b344:	f106 0114 	add.w	r1, r6, #20
  40b348:	f019 091f 	ands.w	r9, r9, #31
  40b34c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40b350:	d01d      	beq.n	40b38e <__lshift+0x92>
  40b352:	f1c9 0c20 	rsb	ip, r9, #32
  40b356:	2200      	movs	r2, #0
  40b358:	680c      	ldr	r4, [r1, #0]
  40b35a:	fa04 f409 	lsl.w	r4, r4, r9
  40b35e:	4314      	orrs	r4, r2
  40b360:	f843 4b04 	str.w	r4, [r3], #4
  40b364:	f851 2b04 	ldr.w	r2, [r1], #4
  40b368:	458e      	cmp	lr, r1
  40b36a:	fa22 f20c 	lsr.w	r2, r2, ip
  40b36e:	d8f3      	bhi.n	40b358 <__lshift+0x5c>
  40b370:	601a      	str	r2, [r3, #0]
  40b372:	b10a      	cbz	r2, 40b378 <__lshift+0x7c>
  40b374:	f108 0502 	add.w	r5, r8, #2
  40b378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40b37a:	6872      	ldr	r2, [r6, #4]
  40b37c:	3d01      	subs	r5, #1
  40b37e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40b382:	6105      	str	r5, [r0, #16]
  40b384:	6031      	str	r1, [r6, #0]
  40b386:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40b38a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b38e:	3b04      	subs	r3, #4
  40b390:	f851 2b04 	ldr.w	r2, [r1], #4
  40b394:	f843 2f04 	str.w	r2, [r3, #4]!
  40b398:	458e      	cmp	lr, r1
  40b39a:	d8f9      	bhi.n	40b390 <__lshift+0x94>
  40b39c:	e7ec      	b.n	40b378 <__lshift+0x7c>
  40b39e:	bf00      	nop

0040b3a0 <__mcmp>:
  40b3a0:	b430      	push	{r4, r5}
  40b3a2:	690b      	ldr	r3, [r1, #16]
  40b3a4:	4605      	mov	r5, r0
  40b3a6:	6900      	ldr	r0, [r0, #16]
  40b3a8:	1ac0      	subs	r0, r0, r3
  40b3aa:	d10f      	bne.n	40b3cc <__mcmp+0x2c>
  40b3ac:	009b      	lsls	r3, r3, #2
  40b3ae:	3514      	adds	r5, #20
  40b3b0:	3114      	adds	r1, #20
  40b3b2:	4419      	add	r1, r3
  40b3b4:	442b      	add	r3, r5
  40b3b6:	e001      	b.n	40b3bc <__mcmp+0x1c>
  40b3b8:	429d      	cmp	r5, r3
  40b3ba:	d207      	bcs.n	40b3cc <__mcmp+0x2c>
  40b3bc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40b3c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40b3c4:	4294      	cmp	r4, r2
  40b3c6:	d0f7      	beq.n	40b3b8 <__mcmp+0x18>
  40b3c8:	d302      	bcc.n	40b3d0 <__mcmp+0x30>
  40b3ca:	2001      	movs	r0, #1
  40b3cc:	bc30      	pop	{r4, r5}
  40b3ce:	4770      	bx	lr
  40b3d0:	f04f 30ff 	mov.w	r0, #4294967295
  40b3d4:	e7fa      	b.n	40b3cc <__mcmp+0x2c>
  40b3d6:	bf00      	nop

0040b3d8 <__mdiff>:
  40b3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b3dc:	690f      	ldr	r7, [r1, #16]
  40b3de:	460e      	mov	r6, r1
  40b3e0:	6911      	ldr	r1, [r2, #16]
  40b3e2:	1a7f      	subs	r7, r7, r1
  40b3e4:	2f00      	cmp	r7, #0
  40b3e6:	4690      	mov	r8, r2
  40b3e8:	d117      	bne.n	40b41a <__mdiff+0x42>
  40b3ea:	0089      	lsls	r1, r1, #2
  40b3ec:	f106 0514 	add.w	r5, r6, #20
  40b3f0:	f102 0e14 	add.w	lr, r2, #20
  40b3f4:	186b      	adds	r3, r5, r1
  40b3f6:	4471      	add	r1, lr
  40b3f8:	e001      	b.n	40b3fe <__mdiff+0x26>
  40b3fa:	429d      	cmp	r5, r3
  40b3fc:	d25c      	bcs.n	40b4b8 <__mdiff+0xe0>
  40b3fe:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40b402:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40b406:	42a2      	cmp	r2, r4
  40b408:	d0f7      	beq.n	40b3fa <__mdiff+0x22>
  40b40a:	d25e      	bcs.n	40b4ca <__mdiff+0xf2>
  40b40c:	4633      	mov	r3, r6
  40b40e:	462c      	mov	r4, r5
  40b410:	4646      	mov	r6, r8
  40b412:	4675      	mov	r5, lr
  40b414:	4698      	mov	r8, r3
  40b416:	2701      	movs	r7, #1
  40b418:	e005      	b.n	40b426 <__mdiff+0x4e>
  40b41a:	db58      	blt.n	40b4ce <__mdiff+0xf6>
  40b41c:	f106 0514 	add.w	r5, r6, #20
  40b420:	f108 0414 	add.w	r4, r8, #20
  40b424:	2700      	movs	r7, #0
  40b426:	6871      	ldr	r1, [r6, #4]
  40b428:	f7ff fdbc 	bl	40afa4 <_Balloc>
  40b42c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40b430:	6936      	ldr	r6, [r6, #16]
  40b432:	60c7      	str	r7, [r0, #12]
  40b434:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40b438:	46a6      	mov	lr, r4
  40b43a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40b43e:	f100 0414 	add.w	r4, r0, #20
  40b442:	2300      	movs	r3, #0
  40b444:	f85e 1b04 	ldr.w	r1, [lr], #4
  40b448:	f855 8b04 	ldr.w	r8, [r5], #4
  40b44c:	b28a      	uxth	r2, r1
  40b44e:	fa13 f388 	uxtah	r3, r3, r8
  40b452:	0c09      	lsrs	r1, r1, #16
  40b454:	1a9a      	subs	r2, r3, r2
  40b456:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40b45a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40b45e:	b292      	uxth	r2, r2
  40b460:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40b464:	45f4      	cmp	ip, lr
  40b466:	f844 2b04 	str.w	r2, [r4], #4
  40b46a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40b46e:	d8e9      	bhi.n	40b444 <__mdiff+0x6c>
  40b470:	42af      	cmp	r7, r5
  40b472:	d917      	bls.n	40b4a4 <__mdiff+0xcc>
  40b474:	46a4      	mov	ip, r4
  40b476:	46ae      	mov	lr, r5
  40b478:	f85e 2b04 	ldr.w	r2, [lr], #4
  40b47c:	fa13 f382 	uxtah	r3, r3, r2
  40b480:	1419      	asrs	r1, r3, #16
  40b482:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40b486:	b29b      	uxth	r3, r3
  40b488:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40b48c:	4577      	cmp	r7, lr
  40b48e:	f84c 2b04 	str.w	r2, [ip], #4
  40b492:	ea4f 4321 	mov.w	r3, r1, asr #16
  40b496:	d8ef      	bhi.n	40b478 <__mdiff+0xa0>
  40b498:	43ed      	mvns	r5, r5
  40b49a:	442f      	add	r7, r5
  40b49c:	f027 0703 	bic.w	r7, r7, #3
  40b4a0:	3704      	adds	r7, #4
  40b4a2:	443c      	add	r4, r7
  40b4a4:	3c04      	subs	r4, #4
  40b4a6:	b922      	cbnz	r2, 40b4b2 <__mdiff+0xda>
  40b4a8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40b4ac:	3e01      	subs	r6, #1
  40b4ae:	2b00      	cmp	r3, #0
  40b4b0:	d0fa      	beq.n	40b4a8 <__mdiff+0xd0>
  40b4b2:	6106      	str	r6, [r0, #16]
  40b4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b4b8:	2100      	movs	r1, #0
  40b4ba:	f7ff fd73 	bl	40afa4 <_Balloc>
  40b4be:	2201      	movs	r2, #1
  40b4c0:	2300      	movs	r3, #0
  40b4c2:	6102      	str	r2, [r0, #16]
  40b4c4:	6143      	str	r3, [r0, #20]
  40b4c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b4ca:	4674      	mov	r4, lr
  40b4cc:	e7ab      	b.n	40b426 <__mdiff+0x4e>
  40b4ce:	4633      	mov	r3, r6
  40b4d0:	f106 0414 	add.w	r4, r6, #20
  40b4d4:	f102 0514 	add.w	r5, r2, #20
  40b4d8:	4616      	mov	r6, r2
  40b4da:	2701      	movs	r7, #1
  40b4dc:	4698      	mov	r8, r3
  40b4de:	e7a2      	b.n	40b426 <__mdiff+0x4e>

0040b4e0 <__d2b>:
  40b4e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b4e4:	b082      	sub	sp, #8
  40b4e6:	2101      	movs	r1, #1
  40b4e8:	461c      	mov	r4, r3
  40b4ea:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40b4ee:	4615      	mov	r5, r2
  40b4f0:	9e08      	ldr	r6, [sp, #32]
  40b4f2:	f7ff fd57 	bl	40afa4 <_Balloc>
  40b4f6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40b4fa:	4680      	mov	r8, r0
  40b4fc:	b10f      	cbz	r7, 40b502 <__d2b+0x22>
  40b4fe:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40b502:	9401      	str	r4, [sp, #4]
  40b504:	b31d      	cbz	r5, 40b54e <__d2b+0x6e>
  40b506:	a802      	add	r0, sp, #8
  40b508:	f840 5d08 	str.w	r5, [r0, #-8]!
  40b50c:	f7ff fdda 	bl	40b0c4 <__lo0bits>
  40b510:	2800      	cmp	r0, #0
  40b512:	d134      	bne.n	40b57e <__d2b+0x9e>
  40b514:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40b518:	f8c8 2014 	str.w	r2, [r8, #20]
  40b51c:	2b00      	cmp	r3, #0
  40b51e:	bf0c      	ite	eq
  40b520:	2101      	moveq	r1, #1
  40b522:	2102      	movne	r1, #2
  40b524:	f8c8 3018 	str.w	r3, [r8, #24]
  40b528:	f8c8 1010 	str.w	r1, [r8, #16]
  40b52c:	b9df      	cbnz	r7, 40b566 <__d2b+0x86>
  40b52e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40b532:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40b536:	6030      	str	r0, [r6, #0]
  40b538:	6918      	ldr	r0, [r3, #16]
  40b53a:	f7ff fda3 	bl	40b084 <__hi0bits>
  40b53e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b540:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40b544:	6018      	str	r0, [r3, #0]
  40b546:	4640      	mov	r0, r8
  40b548:	b002      	add	sp, #8
  40b54a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b54e:	a801      	add	r0, sp, #4
  40b550:	f7ff fdb8 	bl	40b0c4 <__lo0bits>
  40b554:	9b01      	ldr	r3, [sp, #4]
  40b556:	f8c8 3014 	str.w	r3, [r8, #20]
  40b55a:	2101      	movs	r1, #1
  40b55c:	3020      	adds	r0, #32
  40b55e:	f8c8 1010 	str.w	r1, [r8, #16]
  40b562:	2f00      	cmp	r7, #0
  40b564:	d0e3      	beq.n	40b52e <__d2b+0x4e>
  40b566:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b568:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40b56c:	4407      	add	r7, r0
  40b56e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40b572:	6037      	str	r7, [r6, #0]
  40b574:	6018      	str	r0, [r3, #0]
  40b576:	4640      	mov	r0, r8
  40b578:	b002      	add	sp, #8
  40b57a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b57e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40b582:	f1c0 0220 	rsb	r2, r0, #32
  40b586:	fa03 f202 	lsl.w	r2, r3, r2
  40b58a:	430a      	orrs	r2, r1
  40b58c:	40c3      	lsrs	r3, r0
  40b58e:	9301      	str	r3, [sp, #4]
  40b590:	f8c8 2014 	str.w	r2, [r8, #20]
  40b594:	e7c2      	b.n	40b51c <__d2b+0x3c>
  40b596:	bf00      	nop

0040b598 <_realloc_r>:
  40b598:	2900      	cmp	r1, #0
  40b59a:	f000 8095 	beq.w	40b6c8 <_realloc_r+0x130>
  40b59e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b5a2:	460d      	mov	r5, r1
  40b5a4:	4616      	mov	r6, r2
  40b5a6:	b083      	sub	sp, #12
  40b5a8:	4680      	mov	r8, r0
  40b5aa:	f106 070b 	add.w	r7, r6, #11
  40b5ae:	f7ff fced 	bl	40af8c <__malloc_lock>
  40b5b2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40b5b6:	2f16      	cmp	r7, #22
  40b5b8:	f02e 0403 	bic.w	r4, lr, #3
  40b5bc:	f1a5 0908 	sub.w	r9, r5, #8
  40b5c0:	d83c      	bhi.n	40b63c <_realloc_r+0xa4>
  40b5c2:	2210      	movs	r2, #16
  40b5c4:	4617      	mov	r7, r2
  40b5c6:	42be      	cmp	r6, r7
  40b5c8:	d83d      	bhi.n	40b646 <_realloc_r+0xae>
  40b5ca:	4294      	cmp	r4, r2
  40b5cc:	da43      	bge.n	40b656 <_realloc_r+0xbe>
  40b5ce:	4bc4      	ldr	r3, [pc, #784]	; (40b8e0 <_realloc_r+0x348>)
  40b5d0:	6899      	ldr	r1, [r3, #8]
  40b5d2:	eb09 0004 	add.w	r0, r9, r4
  40b5d6:	4288      	cmp	r0, r1
  40b5d8:	f000 80b4 	beq.w	40b744 <_realloc_r+0x1ac>
  40b5dc:	6843      	ldr	r3, [r0, #4]
  40b5de:	f023 0101 	bic.w	r1, r3, #1
  40b5e2:	4401      	add	r1, r0
  40b5e4:	6849      	ldr	r1, [r1, #4]
  40b5e6:	07c9      	lsls	r1, r1, #31
  40b5e8:	d54c      	bpl.n	40b684 <_realloc_r+0xec>
  40b5ea:	f01e 0f01 	tst.w	lr, #1
  40b5ee:	f000 809b 	beq.w	40b728 <_realloc_r+0x190>
  40b5f2:	4631      	mov	r1, r6
  40b5f4:	4640      	mov	r0, r8
  40b5f6:	f7ff f8c9 	bl	40a78c <_malloc_r>
  40b5fa:	4606      	mov	r6, r0
  40b5fc:	2800      	cmp	r0, #0
  40b5fe:	d03a      	beq.n	40b676 <_realloc_r+0xde>
  40b600:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40b604:	f023 0301 	bic.w	r3, r3, #1
  40b608:	444b      	add	r3, r9
  40b60a:	f1a0 0208 	sub.w	r2, r0, #8
  40b60e:	429a      	cmp	r2, r3
  40b610:	f000 8121 	beq.w	40b856 <_realloc_r+0x2be>
  40b614:	1f22      	subs	r2, r4, #4
  40b616:	2a24      	cmp	r2, #36	; 0x24
  40b618:	f200 8107 	bhi.w	40b82a <_realloc_r+0x292>
  40b61c:	2a13      	cmp	r2, #19
  40b61e:	f200 80db 	bhi.w	40b7d8 <_realloc_r+0x240>
  40b622:	4603      	mov	r3, r0
  40b624:	462a      	mov	r2, r5
  40b626:	6811      	ldr	r1, [r2, #0]
  40b628:	6019      	str	r1, [r3, #0]
  40b62a:	6851      	ldr	r1, [r2, #4]
  40b62c:	6059      	str	r1, [r3, #4]
  40b62e:	6892      	ldr	r2, [r2, #8]
  40b630:	609a      	str	r2, [r3, #8]
  40b632:	4629      	mov	r1, r5
  40b634:	4640      	mov	r0, r8
  40b636:	f7fe fd8b 	bl	40a150 <_free_r>
  40b63a:	e01c      	b.n	40b676 <_realloc_r+0xde>
  40b63c:	f027 0707 	bic.w	r7, r7, #7
  40b640:	2f00      	cmp	r7, #0
  40b642:	463a      	mov	r2, r7
  40b644:	dabf      	bge.n	40b5c6 <_realloc_r+0x2e>
  40b646:	2600      	movs	r6, #0
  40b648:	230c      	movs	r3, #12
  40b64a:	4630      	mov	r0, r6
  40b64c:	f8c8 3000 	str.w	r3, [r8]
  40b650:	b003      	add	sp, #12
  40b652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b656:	462e      	mov	r6, r5
  40b658:	1be3      	subs	r3, r4, r7
  40b65a:	2b0f      	cmp	r3, #15
  40b65c:	d81e      	bhi.n	40b69c <_realloc_r+0x104>
  40b65e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40b662:	f003 0301 	and.w	r3, r3, #1
  40b666:	4323      	orrs	r3, r4
  40b668:	444c      	add	r4, r9
  40b66a:	f8c9 3004 	str.w	r3, [r9, #4]
  40b66e:	6863      	ldr	r3, [r4, #4]
  40b670:	f043 0301 	orr.w	r3, r3, #1
  40b674:	6063      	str	r3, [r4, #4]
  40b676:	4640      	mov	r0, r8
  40b678:	f7ff fc8e 	bl	40af98 <__malloc_unlock>
  40b67c:	4630      	mov	r0, r6
  40b67e:	b003      	add	sp, #12
  40b680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b684:	f023 0303 	bic.w	r3, r3, #3
  40b688:	18e1      	adds	r1, r4, r3
  40b68a:	4291      	cmp	r1, r2
  40b68c:	db1f      	blt.n	40b6ce <_realloc_r+0x136>
  40b68e:	68c3      	ldr	r3, [r0, #12]
  40b690:	6882      	ldr	r2, [r0, #8]
  40b692:	462e      	mov	r6, r5
  40b694:	60d3      	str	r3, [r2, #12]
  40b696:	460c      	mov	r4, r1
  40b698:	609a      	str	r2, [r3, #8]
  40b69a:	e7dd      	b.n	40b658 <_realloc_r+0xc0>
  40b69c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40b6a0:	eb09 0107 	add.w	r1, r9, r7
  40b6a4:	f002 0201 	and.w	r2, r2, #1
  40b6a8:	444c      	add	r4, r9
  40b6aa:	f043 0301 	orr.w	r3, r3, #1
  40b6ae:	4317      	orrs	r7, r2
  40b6b0:	f8c9 7004 	str.w	r7, [r9, #4]
  40b6b4:	604b      	str	r3, [r1, #4]
  40b6b6:	6863      	ldr	r3, [r4, #4]
  40b6b8:	f043 0301 	orr.w	r3, r3, #1
  40b6bc:	3108      	adds	r1, #8
  40b6be:	6063      	str	r3, [r4, #4]
  40b6c0:	4640      	mov	r0, r8
  40b6c2:	f7fe fd45 	bl	40a150 <_free_r>
  40b6c6:	e7d6      	b.n	40b676 <_realloc_r+0xde>
  40b6c8:	4611      	mov	r1, r2
  40b6ca:	f7ff b85f 	b.w	40a78c <_malloc_r>
  40b6ce:	f01e 0f01 	tst.w	lr, #1
  40b6d2:	d18e      	bne.n	40b5f2 <_realloc_r+0x5a>
  40b6d4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40b6d8:	eba9 0a01 	sub.w	sl, r9, r1
  40b6dc:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b6e0:	f021 0103 	bic.w	r1, r1, #3
  40b6e4:	440b      	add	r3, r1
  40b6e6:	4423      	add	r3, r4
  40b6e8:	4293      	cmp	r3, r2
  40b6ea:	db25      	blt.n	40b738 <_realloc_r+0x1a0>
  40b6ec:	68c2      	ldr	r2, [r0, #12]
  40b6ee:	6881      	ldr	r1, [r0, #8]
  40b6f0:	4656      	mov	r6, sl
  40b6f2:	60ca      	str	r2, [r1, #12]
  40b6f4:	6091      	str	r1, [r2, #8]
  40b6f6:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b6fa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40b6fe:	1f22      	subs	r2, r4, #4
  40b700:	2a24      	cmp	r2, #36	; 0x24
  40b702:	60c1      	str	r1, [r0, #12]
  40b704:	6088      	str	r0, [r1, #8]
  40b706:	f200 8094 	bhi.w	40b832 <_realloc_r+0x29a>
  40b70a:	2a13      	cmp	r2, #19
  40b70c:	d96f      	bls.n	40b7ee <_realloc_r+0x256>
  40b70e:	6829      	ldr	r1, [r5, #0]
  40b710:	f8ca 1008 	str.w	r1, [sl, #8]
  40b714:	6869      	ldr	r1, [r5, #4]
  40b716:	f8ca 100c 	str.w	r1, [sl, #12]
  40b71a:	2a1b      	cmp	r2, #27
  40b71c:	f200 80a2 	bhi.w	40b864 <_realloc_r+0x2cc>
  40b720:	3508      	adds	r5, #8
  40b722:	f10a 0210 	add.w	r2, sl, #16
  40b726:	e063      	b.n	40b7f0 <_realloc_r+0x258>
  40b728:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40b72c:	eba9 0a03 	sub.w	sl, r9, r3
  40b730:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b734:	f021 0103 	bic.w	r1, r1, #3
  40b738:	1863      	adds	r3, r4, r1
  40b73a:	4293      	cmp	r3, r2
  40b73c:	f6ff af59 	blt.w	40b5f2 <_realloc_r+0x5a>
  40b740:	4656      	mov	r6, sl
  40b742:	e7d8      	b.n	40b6f6 <_realloc_r+0x15e>
  40b744:	6841      	ldr	r1, [r0, #4]
  40b746:	f021 0b03 	bic.w	fp, r1, #3
  40b74a:	44a3      	add	fp, r4
  40b74c:	f107 0010 	add.w	r0, r7, #16
  40b750:	4583      	cmp	fp, r0
  40b752:	da56      	bge.n	40b802 <_realloc_r+0x26a>
  40b754:	f01e 0f01 	tst.w	lr, #1
  40b758:	f47f af4b 	bne.w	40b5f2 <_realloc_r+0x5a>
  40b75c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40b760:	eba9 0a01 	sub.w	sl, r9, r1
  40b764:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b768:	f021 0103 	bic.w	r1, r1, #3
  40b76c:	448b      	add	fp, r1
  40b76e:	4558      	cmp	r0, fp
  40b770:	dce2      	bgt.n	40b738 <_realloc_r+0x1a0>
  40b772:	4656      	mov	r6, sl
  40b774:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b778:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40b77c:	1f22      	subs	r2, r4, #4
  40b77e:	2a24      	cmp	r2, #36	; 0x24
  40b780:	60c1      	str	r1, [r0, #12]
  40b782:	6088      	str	r0, [r1, #8]
  40b784:	f200 808f 	bhi.w	40b8a6 <_realloc_r+0x30e>
  40b788:	2a13      	cmp	r2, #19
  40b78a:	f240 808a 	bls.w	40b8a2 <_realloc_r+0x30a>
  40b78e:	6829      	ldr	r1, [r5, #0]
  40b790:	f8ca 1008 	str.w	r1, [sl, #8]
  40b794:	6869      	ldr	r1, [r5, #4]
  40b796:	f8ca 100c 	str.w	r1, [sl, #12]
  40b79a:	2a1b      	cmp	r2, #27
  40b79c:	f200 808a 	bhi.w	40b8b4 <_realloc_r+0x31c>
  40b7a0:	3508      	adds	r5, #8
  40b7a2:	f10a 0210 	add.w	r2, sl, #16
  40b7a6:	6829      	ldr	r1, [r5, #0]
  40b7a8:	6011      	str	r1, [r2, #0]
  40b7aa:	6869      	ldr	r1, [r5, #4]
  40b7ac:	6051      	str	r1, [r2, #4]
  40b7ae:	68a9      	ldr	r1, [r5, #8]
  40b7b0:	6091      	str	r1, [r2, #8]
  40b7b2:	eb0a 0107 	add.w	r1, sl, r7
  40b7b6:	ebab 0207 	sub.w	r2, fp, r7
  40b7ba:	f042 0201 	orr.w	r2, r2, #1
  40b7be:	6099      	str	r1, [r3, #8]
  40b7c0:	604a      	str	r2, [r1, #4]
  40b7c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b7c6:	f003 0301 	and.w	r3, r3, #1
  40b7ca:	431f      	orrs	r7, r3
  40b7cc:	4640      	mov	r0, r8
  40b7ce:	f8ca 7004 	str.w	r7, [sl, #4]
  40b7d2:	f7ff fbe1 	bl	40af98 <__malloc_unlock>
  40b7d6:	e751      	b.n	40b67c <_realloc_r+0xe4>
  40b7d8:	682b      	ldr	r3, [r5, #0]
  40b7da:	6003      	str	r3, [r0, #0]
  40b7dc:	686b      	ldr	r3, [r5, #4]
  40b7de:	6043      	str	r3, [r0, #4]
  40b7e0:	2a1b      	cmp	r2, #27
  40b7e2:	d82d      	bhi.n	40b840 <_realloc_r+0x2a8>
  40b7e4:	f100 0308 	add.w	r3, r0, #8
  40b7e8:	f105 0208 	add.w	r2, r5, #8
  40b7ec:	e71b      	b.n	40b626 <_realloc_r+0x8e>
  40b7ee:	4632      	mov	r2, r6
  40b7f0:	6829      	ldr	r1, [r5, #0]
  40b7f2:	6011      	str	r1, [r2, #0]
  40b7f4:	6869      	ldr	r1, [r5, #4]
  40b7f6:	6051      	str	r1, [r2, #4]
  40b7f8:	68a9      	ldr	r1, [r5, #8]
  40b7fa:	6091      	str	r1, [r2, #8]
  40b7fc:	461c      	mov	r4, r3
  40b7fe:	46d1      	mov	r9, sl
  40b800:	e72a      	b.n	40b658 <_realloc_r+0xc0>
  40b802:	eb09 0107 	add.w	r1, r9, r7
  40b806:	ebab 0b07 	sub.w	fp, fp, r7
  40b80a:	f04b 0201 	orr.w	r2, fp, #1
  40b80e:	6099      	str	r1, [r3, #8]
  40b810:	604a      	str	r2, [r1, #4]
  40b812:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40b816:	f003 0301 	and.w	r3, r3, #1
  40b81a:	431f      	orrs	r7, r3
  40b81c:	4640      	mov	r0, r8
  40b81e:	f845 7c04 	str.w	r7, [r5, #-4]
  40b822:	f7ff fbb9 	bl	40af98 <__malloc_unlock>
  40b826:	462e      	mov	r6, r5
  40b828:	e728      	b.n	40b67c <_realloc_r+0xe4>
  40b82a:	4629      	mov	r1, r5
  40b82c:	f7ff fb4a 	bl	40aec4 <memmove>
  40b830:	e6ff      	b.n	40b632 <_realloc_r+0x9a>
  40b832:	4629      	mov	r1, r5
  40b834:	4630      	mov	r0, r6
  40b836:	461c      	mov	r4, r3
  40b838:	46d1      	mov	r9, sl
  40b83a:	f7ff fb43 	bl	40aec4 <memmove>
  40b83e:	e70b      	b.n	40b658 <_realloc_r+0xc0>
  40b840:	68ab      	ldr	r3, [r5, #8]
  40b842:	6083      	str	r3, [r0, #8]
  40b844:	68eb      	ldr	r3, [r5, #12]
  40b846:	60c3      	str	r3, [r0, #12]
  40b848:	2a24      	cmp	r2, #36	; 0x24
  40b84a:	d017      	beq.n	40b87c <_realloc_r+0x2e4>
  40b84c:	f100 0310 	add.w	r3, r0, #16
  40b850:	f105 0210 	add.w	r2, r5, #16
  40b854:	e6e7      	b.n	40b626 <_realloc_r+0x8e>
  40b856:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40b85a:	f023 0303 	bic.w	r3, r3, #3
  40b85e:	441c      	add	r4, r3
  40b860:	462e      	mov	r6, r5
  40b862:	e6f9      	b.n	40b658 <_realloc_r+0xc0>
  40b864:	68a9      	ldr	r1, [r5, #8]
  40b866:	f8ca 1010 	str.w	r1, [sl, #16]
  40b86a:	68e9      	ldr	r1, [r5, #12]
  40b86c:	f8ca 1014 	str.w	r1, [sl, #20]
  40b870:	2a24      	cmp	r2, #36	; 0x24
  40b872:	d00c      	beq.n	40b88e <_realloc_r+0x2f6>
  40b874:	3510      	adds	r5, #16
  40b876:	f10a 0218 	add.w	r2, sl, #24
  40b87a:	e7b9      	b.n	40b7f0 <_realloc_r+0x258>
  40b87c:	692b      	ldr	r3, [r5, #16]
  40b87e:	6103      	str	r3, [r0, #16]
  40b880:	696b      	ldr	r3, [r5, #20]
  40b882:	6143      	str	r3, [r0, #20]
  40b884:	f105 0218 	add.w	r2, r5, #24
  40b888:	f100 0318 	add.w	r3, r0, #24
  40b88c:	e6cb      	b.n	40b626 <_realloc_r+0x8e>
  40b88e:	692a      	ldr	r2, [r5, #16]
  40b890:	f8ca 2018 	str.w	r2, [sl, #24]
  40b894:	696a      	ldr	r2, [r5, #20]
  40b896:	f8ca 201c 	str.w	r2, [sl, #28]
  40b89a:	3518      	adds	r5, #24
  40b89c:	f10a 0220 	add.w	r2, sl, #32
  40b8a0:	e7a6      	b.n	40b7f0 <_realloc_r+0x258>
  40b8a2:	4632      	mov	r2, r6
  40b8a4:	e77f      	b.n	40b7a6 <_realloc_r+0x20e>
  40b8a6:	4629      	mov	r1, r5
  40b8a8:	4630      	mov	r0, r6
  40b8aa:	9301      	str	r3, [sp, #4]
  40b8ac:	f7ff fb0a 	bl	40aec4 <memmove>
  40b8b0:	9b01      	ldr	r3, [sp, #4]
  40b8b2:	e77e      	b.n	40b7b2 <_realloc_r+0x21a>
  40b8b4:	68a9      	ldr	r1, [r5, #8]
  40b8b6:	f8ca 1010 	str.w	r1, [sl, #16]
  40b8ba:	68e9      	ldr	r1, [r5, #12]
  40b8bc:	f8ca 1014 	str.w	r1, [sl, #20]
  40b8c0:	2a24      	cmp	r2, #36	; 0x24
  40b8c2:	d003      	beq.n	40b8cc <_realloc_r+0x334>
  40b8c4:	3510      	adds	r5, #16
  40b8c6:	f10a 0218 	add.w	r2, sl, #24
  40b8ca:	e76c      	b.n	40b7a6 <_realloc_r+0x20e>
  40b8cc:	692a      	ldr	r2, [r5, #16]
  40b8ce:	f8ca 2018 	str.w	r2, [sl, #24]
  40b8d2:	696a      	ldr	r2, [r5, #20]
  40b8d4:	f8ca 201c 	str.w	r2, [sl, #28]
  40b8d8:	3518      	adds	r5, #24
  40b8da:	f10a 0220 	add.w	r2, sl, #32
  40b8de:	e762      	b.n	40b7a6 <_realloc_r+0x20e>
  40b8e0:	2040043c 	.word	0x2040043c

0040b8e4 <_sbrk_r>:
  40b8e4:	b538      	push	{r3, r4, r5, lr}
  40b8e6:	4c07      	ldr	r4, [pc, #28]	; (40b904 <_sbrk_r+0x20>)
  40b8e8:	2300      	movs	r3, #0
  40b8ea:	4605      	mov	r5, r0
  40b8ec:	4608      	mov	r0, r1
  40b8ee:	6023      	str	r3, [r4, #0]
  40b8f0:	f7f5 fe0e 	bl	401510 <_sbrk>
  40b8f4:	1c43      	adds	r3, r0, #1
  40b8f6:	d000      	beq.n	40b8fa <_sbrk_r+0x16>
  40b8f8:	bd38      	pop	{r3, r4, r5, pc}
  40b8fa:	6823      	ldr	r3, [r4, #0]
  40b8fc:	2b00      	cmp	r3, #0
  40b8fe:	d0fb      	beq.n	40b8f8 <_sbrk_r+0x14>
  40b900:	602b      	str	r3, [r5, #0]
  40b902:	bd38      	pop	{r3, r4, r5, pc}
  40b904:	20400aec 	.word	0x20400aec

0040b908 <__sread>:
  40b908:	b510      	push	{r4, lr}
  40b90a:	460c      	mov	r4, r1
  40b90c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b910:	f000 fa88 	bl	40be24 <_read_r>
  40b914:	2800      	cmp	r0, #0
  40b916:	db03      	blt.n	40b920 <__sread+0x18>
  40b918:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40b91a:	4403      	add	r3, r0
  40b91c:	6523      	str	r3, [r4, #80]	; 0x50
  40b91e:	bd10      	pop	{r4, pc}
  40b920:	89a3      	ldrh	r3, [r4, #12]
  40b922:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b926:	81a3      	strh	r3, [r4, #12]
  40b928:	bd10      	pop	{r4, pc}
  40b92a:	bf00      	nop

0040b92c <__swrite>:
  40b92c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b930:	4616      	mov	r6, r2
  40b932:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40b936:	461f      	mov	r7, r3
  40b938:	05d3      	lsls	r3, r2, #23
  40b93a:	460c      	mov	r4, r1
  40b93c:	4605      	mov	r5, r0
  40b93e:	d507      	bpl.n	40b950 <__swrite+0x24>
  40b940:	2200      	movs	r2, #0
  40b942:	2302      	movs	r3, #2
  40b944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b948:	f000 fa40 	bl	40bdcc <_lseek_r>
  40b94c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b950:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40b954:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40b958:	81a2      	strh	r2, [r4, #12]
  40b95a:	463b      	mov	r3, r7
  40b95c:	4632      	mov	r2, r6
  40b95e:	4628      	mov	r0, r5
  40b960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b964:	f000 b85e 	b.w	40ba24 <_write_r>

0040b968 <__sseek>:
  40b968:	b510      	push	{r4, lr}
  40b96a:	460c      	mov	r4, r1
  40b96c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b970:	f000 fa2c 	bl	40bdcc <_lseek_r>
  40b974:	89a3      	ldrh	r3, [r4, #12]
  40b976:	1c42      	adds	r2, r0, #1
  40b978:	bf0e      	itee	eq
  40b97a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40b97e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40b982:	6520      	strne	r0, [r4, #80]	; 0x50
  40b984:	81a3      	strh	r3, [r4, #12]
  40b986:	bd10      	pop	{r4, pc}

0040b988 <__sclose>:
  40b988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b98c:	f000 b8f2 	b.w	40bb74 <_close_r>

0040b990 <__sprint_r.part.0>:
  40b990:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b994:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40b996:	049c      	lsls	r4, r3, #18
  40b998:	4693      	mov	fp, r2
  40b99a:	d52f      	bpl.n	40b9fc <__sprint_r.part.0+0x6c>
  40b99c:	6893      	ldr	r3, [r2, #8]
  40b99e:	6812      	ldr	r2, [r2, #0]
  40b9a0:	b353      	cbz	r3, 40b9f8 <__sprint_r.part.0+0x68>
  40b9a2:	460e      	mov	r6, r1
  40b9a4:	4607      	mov	r7, r0
  40b9a6:	f102 0908 	add.w	r9, r2, #8
  40b9aa:	e919 0420 	ldmdb	r9, {r5, sl}
  40b9ae:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40b9b2:	d017      	beq.n	40b9e4 <__sprint_r.part.0+0x54>
  40b9b4:	3d04      	subs	r5, #4
  40b9b6:	2400      	movs	r4, #0
  40b9b8:	e001      	b.n	40b9be <__sprint_r.part.0+0x2e>
  40b9ba:	45a0      	cmp	r8, r4
  40b9bc:	d010      	beq.n	40b9e0 <__sprint_r.part.0+0x50>
  40b9be:	4632      	mov	r2, r6
  40b9c0:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40b9c4:	4638      	mov	r0, r7
  40b9c6:	f000 f999 	bl	40bcfc <_fputwc_r>
  40b9ca:	1c43      	adds	r3, r0, #1
  40b9cc:	f104 0401 	add.w	r4, r4, #1
  40b9d0:	d1f3      	bne.n	40b9ba <__sprint_r.part.0+0x2a>
  40b9d2:	2300      	movs	r3, #0
  40b9d4:	f8cb 3008 	str.w	r3, [fp, #8]
  40b9d8:	f8cb 3004 	str.w	r3, [fp, #4]
  40b9dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b9e0:	f8db 3008 	ldr.w	r3, [fp, #8]
  40b9e4:	f02a 0a03 	bic.w	sl, sl, #3
  40b9e8:	eba3 030a 	sub.w	r3, r3, sl
  40b9ec:	f8cb 3008 	str.w	r3, [fp, #8]
  40b9f0:	f109 0908 	add.w	r9, r9, #8
  40b9f4:	2b00      	cmp	r3, #0
  40b9f6:	d1d8      	bne.n	40b9aa <__sprint_r.part.0+0x1a>
  40b9f8:	2000      	movs	r0, #0
  40b9fa:	e7ea      	b.n	40b9d2 <__sprint_r.part.0+0x42>
  40b9fc:	f7fe fc8e 	bl	40a31c <__sfvwrite_r>
  40ba00:	2300      	movs	r3, #0
  40ba02:	f8cb 3008 	str.w	r3, [fp, #8]
  40ba06:	f8cb 3004 	str.w	r3, [fp, #4]
  40ba0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ba0e:	bf00      	nop

0040ba10 <__sprint_r>:
  40ba10:	6893      	ldr	r3, [r2, #8]
  40ba12:	b10b      	cbz	r3, 40ba18 <__sprint_r+0x8>
  40ba14:	f7ff bfbc 	b.w	40b990 <__sprint_r.part.0>
  40ba18:	b410      	push	{r4}
  40ba1a:	4618      	mov	r0, r3
  40ba1c:	6053      	str	r3, [r2, #4]
  40ba1e:	bc10      	pop	{r4}
  40ba20:	4770      	bx	lr
  40ba22:	bf00      	nop

0040ba24 <_write_r>:
  40ba24:	b570      	push	{r4, r5, r6, lr}
  40ba26:	460d      	mov	r5, r1
  40ba28:	4c08      	ldr	r4, [pc, #32]	; (40ba4c <_write_r+0x28>)
  40ba2a:	4611      	mov	r1, r2
  40ba2c:	4606      	mov	r6, r0
  40ba2e:	461a      	mov	r2, r3
  40ba30:	4628      	mov	r0, r5
  40ba32:	2300      	movs	r3, #0
  40ba34:	6023      	str	r3, [r4, #0]
  40ba36:	f7f5 fdf5 	bl	401624 <_write>
  40ba3a:	1c43      	adds	r3, r0, #1
  40ba3c:	d000      	beq.n	40ba40 <_write_r+0x1c>
  40ba3e:	bd70      	pop	{r4, r5, r6, pc}
  40ba40:	6823      	ldr	r3, [r4, #0]
  40ba42:	2b00      	cmp	r3, #0
  40ba44:	d0fb      	beq.n	40ba3e <_write_r+0x1a>
  40ba46:	6033      	str	r3, [r6, #0]
  40ba48:	bd70      	pop	{r4, r5, r6, pc}
  40ba4a:	bf00      	nop
  40ba4c:	20400aec 	.word	0x20400aec

0040ba50 <__register_exitproc>:
  40ba50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40ba54:	4d2c      	ldr	r5, [pc, #176]	; (40bb08 <__register_exitproc+0xb8>)
  40ba56:	4606      	mov	r6, r0
  40ba58:	6828      	ldr	r0, [r5, #0]
  40ba5a:	4698      	mov	r8, r3
  40ba5c:	460f      	mov	r7, r1
  40ba5e:	4691      	mov	r9, r2
  40ba60:	f7fe fe10 	bl	40a684 <__retarget_lock_acquire_recursive>
  40ba64:	4b29      	ldr	r3, [pc, #164]	; (40bb0c <__register_exitproc+0xbc>)
  40ba66:	681c      	ldr	r4, [r3, #0]
  40ba68:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40ba6c:	2b00      	cmp	r3, #0
  40ba6e:	d03e      	beq.n	40baee <__register_exitproc+0x9e>
  40ba70:	685a      	ldr	r2, [r3, #4]
  40ba72:	2a1f      	cmp	r2, #31
  40ba74:	dc1c      	bgt.n	40bab0 <__register_exitproc+0x60>
  40ba76:	f102 0e01 	add.w	lr, r2, #1
  40ba7a:	b176      	cbz	r6, 40ba9a <__register_exitproc+0x4a>
  40ba7c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40ba80:	2401      	movs	r4, #1
  40ba82:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40ba86:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40ba8a:	4094      	lsls	r4, r2
  40ba8c:	4320      	orrs	r0, r4
  40ba8e:	2e02      	cmp	r6, #2
  40ba90:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40ba94:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40ba98:	d023      	beq.n	40bae2 <__register_exitproc+0x92>
  40ba9a:	3202      	adds	r2, #2
  40ba9c:	f8c3 e004 	str.w	lr, [r3, #4]
  40baa0:	6828      	ldr	r0, [r5, #0]
  40baa2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40baa6:	f7fe fdef 	bl	40a688 <__retarget_lock_release_recursive>
  40baaa:	2000      	movs	r0, #0
  40baac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40bab0:	4b17      	ldr	r3, [pc, #92]	; (40bb10 <__register_exitproc+0xc0>)
  40bab2:	b30b      	cbz	r3, 40baf8 <__register_exitproc+0xa8>
  40bab4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40bab8:	f7fe fe60 	bl	40a77c <malloc>
  40babc:	4603      	mov	r3, r0
  40babe:	b1d8      	cbz	r0, 40baf8 <__register_exitproc+0xa8>
  40bac0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40bac4:	6002      	str	r2, [r0, #0]
  40bac6:	2100      	movs	r1, #0
  40bac8:	6041      	str	r1, [r0, #4]
  40baca:	460a      	mov	r2, r1
  40bacc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40bad0:	f04f 0e01 	mov.w	lr, #1
  40bad4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40bad8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40badc:	2e00      	cmp	r6, #0
  40bade:	d0dc      	beq.n	40ba9a <__register_exitproc+0x4a>
  40bae0:	e7cc      	b.n	40ba7c <__register_exitproc+0x2c>
  40bae2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40bae6:	430c      	orrs	r4, r1
  40bae8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40baec:	e7d5      	b.n	40ba9a <__register_exitproc+0x4a>
  40baee:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40baf2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40baf6:	e7bb      	b.n	40ba70 <__register_exitproc+0x20>
  40baf8:	6828      	ldr	r0, [r5, #0]
  40bafa:	f7fe fdc5 	bl	40a688 <__retarget_lock_release_recursive>
  40bafe:	f04f 30ff 	mov.w	r0, #4294967295
  40bb02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40bb06:	bf00      	nop
  40bb08:	20400438 	.word	0x20400438
  40bb0c:	0040c7c8 	.word	0x0040c7c8
  40bb10:	0040a77d 	.word	0x0040a77d

0040bb14 <_calloc_r>:
  40bb14:	b510      	push	{r4, lr}
  40bb16:	fb02 f101 	mul.w	r1, r2, r1
  40bb1a:	f7fe fe37 	bl	40a78c <_malloc_r>
  40bb1e:	4604      	mov	r4, r0
  40bb20:	b1d8      	cbz	r0, 40bb5a <_calloc_r+0x46>
  40bb22:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40bb26:	f022 0203 	bic.w	r2, r2, #3
  40bb2a:	3a04      	subs	r2, #4
  40bb2c:	2a24      	cmp	r2, #36	; 0x24
  40bb2e:	d818      	bhi.n	40bb62 <_calloc_r+0x4e>
  40bb30:	2a13      	cmp	r2, #19
  40bb32:	d914      	bls.n	40bb5e <_calloc_r+0x4a>
  40bb34:	2300      	movs	r3, #0
  40bb36:	2a1b      	cmp	r2, #27
  40bb38:	6003      	str	r3, [r0, #0]
  40bb3a:	6043      	str	r3, [r0, #4]
  40bb3c:	d916      	bls.n	40bb6c <_calloc_r+0x58>
  40bb3e:	2a24      	cmp	r2, #36	; 0x24
  40bb40:	6083      	str	r3, [r0, #8]
  40bb42:	60c3      	str	r3, [r0, #12]
  40bb44:	bf11      	iteee	ne
  40bb46:	f100 0210 	addne.w	r2, r0, #16
  40bb4a:	6103      	streq	r3, [r0, #16]
  40bb4c:	6143      	streq	r3, [r0, #20]
  40bb4e:	f100 0218 	addeq.w	r2, r0, #24
  40bb52:	2300      	movs	r3, #0
  40bb54:	6013      	str	r3, [r2, #0]
  40bb56:	6053      	str	r3, [r2, #4]
  40bb58:	6093      	str	r3, [r2, #8]
  40bb5a:	4620      	mov	r0, r4
  40bb5c:	bd10      	pop	{r4, pc}
  40bb5e:	4602      	mov	r2, r0
  40bb60:	e7f7      	b.n	40bb52 <_calloc_r+0x3e>
  40bb62:	2100      	movs	r1, #0
  40bb64:	f7fb fc2a 	bl	4073bc <memset>
  40bb68:	4620      	mov	r0, r4
  40bb6a:	bd10      	pop	{r4, pc}
  40bb6c:	f100 0208 	add.w	r2, r0, #8
  40bb70:	e7ef      	b.n	40bb52 <_calloc_r+0x3e>
  40bb72:	bf00      	nop

0040bb74 <_close_r>:
  40bb74:	b538      	push	{r3, r4, r5, lr}
  40bb76:	4c07      	ldr	r4, [pc, #28]	; (40bb94 <_close_r+0x20>)
  40bb78:	2300      	movs	r3, #0
  40bb7a:	4605      	mov	r5, r0
  40bb7c:	4608      	mov	r0, r1
  40bb7e:	6023      	str	r3, [r4, #0]
  40bb80:	f7f5 fcf2 	bl	401568 <_close>
  40bb84:	1c43      	adds	r3, r0, #1
  40bb86:	d000      	beq.n	40bb8a <_close_r+0x16>
  40bb88:	bd38      	pop	{r3, r4, r5, pc}
  40bb8a:	6823      	ldr	r3, [r4, #0]
  40bb8c:	2b00      	cmp	r3, #0
  40bb8e:	d0fb      	beq.n	40bb88 <_close_r+0x14>
  40bb90:	602b      	str	r3, [r5, #0]
  40bb92:	bd38      	pop	{r3, r4, r5, pc}
  40bb94:	20400aec 	.word	0x20400aec

0040bb98 <_fclose_r>:
  40bb98:	b570      	push	{r4, r5, r6, lr}
  40bb9a:	b159      	cbz	r1, 40bbb4 <_fclose_r+0x1c>
  40bb9c:	4605      	mov	r5, r0
  40bb9e:	460c      	mov	r4, r1
  40bba0:	b110      	cbz	r0, 40bba8 <_fclose_r+0x10>
  40bba2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40bba4:	2b00      	cmp	r3, #0
  40bba6:	d03c      	beq.n	40bc22 <_fclose_r+0x8a>
  40bba8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40bbaa:	07d8      	lsls	r0, r3, #31
  40bbac:	d505      	bpl.n	40bbba <_fclose_r+0x22>
  40bbae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bbb2:	b92b      	cbnz	r3, 40bbc0 <_fclose_r+0x28>
  40bbb4:	2600      	movs	r6, #0
  40bbb6:	4630      	mov	r0, r6
  40bbb8:	bd70      	pop	{r4, r5, r6, pc}
  40bbba:	89a3      	ldrh	r3, [r4, #12]
  40bbbc:	0599      	lsls	r1, r3, #22
  40bbbe:	d53c      	bpl.n	40bc3a <_fclose_r+0xa2>
  40bbc0:	4621      	mov	r1, r4
  40bbc2:	4628      	mov	r0, r5
  40bbc4:	f7fe f92a 	bl	409e1c <__sflush_r>
  40bbc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40bbca:	4606      	mov	r6, r0
  40bbcc:	b133      	cbz	r3, 40bbdc <_fclose_r+0x44>
  40bbce:	69e1      	ldr	r1, [r4, #28]
  40bbd0:	4628      	mov	r0, r5
  40bbd2:	4798      	blx	r3
  40bbd4:	2800      	cmp	r0, #0
  40bbd6:	bfb8      	it	lt
  40bbd8:	f04f 36ff 	movlt.w	r6, #4294967295
  40bbdc:	89a3      	ldrh	r3, [r4, #12]
  40bbde:	061a      	lsls	r2, r3, #24
  40bbe0:	d422      	bmi.n	40bc28 <_fclose_r+0x90>
  40bbe2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40bbe4:	b141      	cbz	r1, 40bbf8 <_fclose_r+0x60>
  40bbe6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40bbea:	4299      	cmp	r1, r3
  40bbec:	d002      	beq.n	40bbf4 <_fclose_r+0x5c>
  40bbee:	4628      	mov	r0, r5
  40bbf0:	f7fe faae 	bl	40a150 <_free_r>
  40bbf4:	2300      	movs	r3, #0
  40bbf6:	6323      	str	r3, [r4, #48]	; 0x30
  40bbf8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40bbfa:	b121      	cbz	r1, 40bc06 <_fclose_r+0x6e>
  40bbfc:	4628      	mov	r0, r5
  40bbfe:	f7fe faa7 	bl	40a150 <_free_r>
  40bc02:	2300      	movs	r3, #0
  40bc04:	6463      	str	r3, [r4, #68]	; 0x44
  40bc06:	f7fe fa2d 	bl	40a064 <__sfp_lock_acquire>
  40bc0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40bc0c:	2200      	movs	r2, #0
  40bc0e:	07db      	lsls	r3, r3, #31
  40bc10:	81a2      	strh	r2, [r4, #12]
  40bc12:	d50e      	bpl.n	40bc32 <_fclose_r+0x9a>
  40bc14:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40bc16:	f7fe fd33 	bl	40a680 <__retarget_lock_close_recursive>
  40bc1a:	f7fe fa29 	bl	40a070 <__sfp_lock_release>
  40bc1e:	4630      	mov	r0, r6
  40bc20:	bd70      	pop	{r4, r5, r6, pc}
  40bc22:	f7fe f9f3 	bl	40a00c <__sinit>
  40bc26:	e7bf      	b.n	40bba8 <_fclose_r+0x10>
  40bc28:	6921      	ldr	r1, [r4, #16]
  40bc2a:	4628      	mov	r0, r5
  40bc2c:	f7fe fa90 	bl	40a150 <_free_r>
  40bc30:	e7d7      	b.n	40bbe2 <_fclose_r+0x4a>
  40bc32:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40bc34:	f7fe fd28 	bl	40a688 <__retarget_lock_release_recursive>
  40bc38:	e7ec      	b.n	40bc14 <_fclose_r+0x7c>
  40bc3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40bc3c:	f7fe fd22 	bl	40a684 <__retarget_lock_acquire_recursive>
  40bc40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bc44:	2b00      	cmp	r3, #0
  40bc46:	d1bb      	bne.n	40bbc0 <_fclose_r+0x28>
  40bc48:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40bc4a:	f016 0601 	ands.w	r6, r6, #1
  40bc4e:	d1b1      	bne.n	40bbb4 <_fclose_r+0x1c>
  40bc50:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40bc52:	f7fe fd19 	bl	40a688 <__retarget_lock_release_recursive>
  40bc56:	4630      	mov	r0, r6
  40bc58:	bd70      	pop	{r4, r5, r6, pc}
  40bc5a:	bf00      	nop

0040bc5c <__fputwc>:
  40bc5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40bc60:	b082      	sub	sp, #8
  40bc62:	4680      	mov	r8, r0
  40bc64:	4689      	mov	r9, r1
  40bc66:	4614      	mov	r4, r2
  40bc68:	f000 f8a2 	bl	40bdb0 <__locale_mb_cur_max>
  40bc6c:	2801      	cmp	r0, #1
  40bc6e:	d036      	beq.n	40bcde <__fputwc+0x82>
  40bc70:	464a      	mov	r2, r9
  40bc72:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40bc76:	a901      	add	r1, sp, #4
  40bc78:	4640      	mov	r0, r8
  40bc7a:	f000 f941 	bl	40bf00 <_wcrtomb_r>
  40bc7e:	1c42      	adds	r2, r0, #1
  40bc80:	4606      	mov	r6, r0
  40bc82:	d025      	beq.n	40bcd0 <__fputwc+0x74>
  40bc84:	b3a8      	cbz	r0, 40bcf2 <__fputwc+0x96>
  40bc86:	f89d e004 	ldrb.w	lr, [sp, #4]
  40bc8a:	2500      	movs	r5, #0
  40bc8c:	f10d 0a04 	add.w	sl, sp, #4
  40bc90:	e009      	b.n	40bca6 <__fputwc+0x4a>
  40bc92:	6823      	ldr	r3, [r4, #0]
  40bc94:	1c5a      	adds	r2, r3, #1
  40bc96:	6022      	str	r2, [r4, #0]
  40bc98:	f883 e000 	strb.w	lr, [r3]
  40bc9c:	3501      	adds	r5, #1
  40bc9e:	42b5      	cmp	r5, r6
  40bca0:	d227      	bcs.n	40bcf2 <__fputwc+0x96>
  40bca2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40bca6:	68a3      	ldr	r3, [r4, #8]
  40bca8:	3b01      	subs	r3, #1
  40bcaa:	2b00      	cmp	r3, #0
  40bcac:	60a3      	str	r3, [r4, #8]
  40bcae:	daf0      	bge.n	40bc92 <__fputwc+0x36>
  40bcb0:	69a7      	ldr	r7, [r4, #24]
  40bcb2:	42bb      	cmp	r3, r7
  40bcb4:	4671      	mov	r1, lr
  40bcb6:	4622      	mov	r2, r4
  40bcb8:	4640      	mov	r0, r8
  40bcba:	db02      	blt.n	40bcc2 <__fputwc+0x66>
  40bcbc:	f1be 0f0a 	cmp.w	lr, #10
  40bcc0:	d1e7      	bne.n	40bc92 <__fputwc+0x36>
  40bcc2:	f000 f8c5 	bl	40be50 <__swbuf_r>
  40bcc6:	1c43      	adds	r3, r0, #1
  40bcc8:	d1e8      	bne.n	40bc9c <__fputwc+0x40>
  40bcca:	b002      	add	sp, #8
  40bccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bcd0:	89a3      	ldrh	r3, [r4, #12]
  40bcd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bcd6:	81a3      	strh	r3, [r4, #12]
  40bcd8:	b002      	add	sp, #8
  40bcda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bcde:	f109 33ff 	add.w	r3, r9, #4294967295
  40bce2:	2bfe      	cmp	r3, #254	; 0xfe
  40bce4:	d8c4      	bhi.n	40bc70 <__fputwc+0x14>
  40bce6:	fa5f fe89 	uxtb.w	lr, r9
  40bcea:	4606      	mov	r6, r0
  40bcec:	f88d e004 	strb.w	lr, [sp, #4]
  40bcf0:	e7cb      	b.n	40bc8a <__fputwc+0x2e>
  40bcf2:	4648      	mov	r0, r9
  40bcf4:	b002      	add	sp, #8
  40bcf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bcfa:	bf00      	nop

0040bcfc <_fputwc_r>:
  40bcfc:	b530      	push	{r4, r5, lr}
  40bcfe:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40bd00:	f013 0f01 	tst.w	r3, #1
  40bd04:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40bd08:	4614      	mov	r4, r2
  40bd0a:	b083      	sub	sp, #12
  40bd0c:	4605      	mov	r5, r0
  40bd0e:	b29a      	uxth	r2, r3
  40bd10:	d101      	bne.n	40bd16 <_fputwc_r+0x1a>
  40bd12:	0590      	lsls	r0, r2, #22
  40bd14:	d51c      	bpl.n	40bd50 <_fputwc_r+0x54>
  40bd16:	0490      	lsls	r0, r2, #18
  40bd18:	d406      	bmi.n	40bd28 <_fputwc_r+0x2c>
  40bd1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40bd1c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40bd20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40bd24:	81a3      	strh	r3, [r4, #12]
  40bd26:	6662      	str	r2, [r4, #100]	; 0x64
  40bd28:	4628      	mov	r0, r5
  40bd2a:	4622      	mov	r2, r4
  40bd2c:	f7ff ff96 	bl	40bc5c <__fputwc>
  40bd30:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40bd32:	07da      	lsls	r2, r3, #31
  40bd34:	4605      	mov	r5, r0
  40bd36:	d402      	bmi.n	40bd3e <_fputwc_r+0x42>
  40bd38:	89a3      	ldrh	r3, [r4, #12]
  40bd3a:	059b      	lsls	r3, r3, #22
  40bd3c:	d502      	bpl.n	40bd44 <_fputwc_r+0x48>
  40bd3e:	4628      	mov	r0, r5
  40bd40:	b003      	add	sp, #12
  40bd42:	bd30      	pop	{r4, r5, pc}
  40bd44:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40bd46:	f7fe fc9f 	bl	40a688 <__retarget_lock_release_recursive>
  40bd4a:	4628      	mov	r0, r5
  40bd4c:	b003      	add	sp, #12
  40bd4e:	bd30      	pop	{r4, r5, pc}
  40bd50:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40bd52:	9101      	str	r1, [sp, #4]
  40bd54:	f7fe fc96 	bl	40a684 <__retarget_lock_acquire_recursive>
  40bd58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bd5c:	9901      	ldr	r1, [sp, #4]
  40bd5e:	b29a      	uxth	r2, r3
  40bd60:	e7d9      	b.n	40bd16 <_fputwc_r+0x1a>
  40bd62:	bf00      	nop

0040bd64 <_fstat_r>:
  40bd64:	b538      	push	{r3, r4, r5, lr}
  40bd66:	460b      	mov	r3, r1
  40bd68:	4c07      	ldr	r4, [pc, #28]	; (40bd88 <_fstat_r+0x24>)
  40bd6a:	4605      	mov	r5, r0
  40bd6c:	4611      	mov	r1, r2
  40bd6e:	4618      	mov	r0, r3
  40bd70:	2300      	movs	r3, #0
  40bd72:	6023      	str	r3, [r4, #0]
  40bd74:	f7f5 fc04 	bl	401580 <_fstat>
  40bd78:	1c43      	adds	r3, r0, #1
  40bd7a:	d000      	beq.n	40bd7e <_fstat_r+0x1a>
  40bd7c:	bd38      	pop	{r3, r4, r5, pc}
  40bd7e:	6823      	ldr	r3, [r4, #0]
  40bd80:	2b00      	cmp	r3, #0
  40bd82:	d0fb      	beq.n	40bd7c <_fstat_r+0x18>
  40bd84:	602b      	str	r3, [r5, #0]
  40bd86:	bd38      	pop	{r3, r4, r5, pc}
  40bd88:	20400aec 	.word	0x20400aec

0040bd8c <_isatty_r>:
  40bd8c:	b538      	push	{r3, r4, r5, lr}
  40bd8e:	4c07      	ldr	r4, [pc, #28]	; (40bdac <_isatty_r+0x20>)
  40bd90:	2300      	movs	r3, #0
  40bd92:	4605      	mov	r5, r0
  40bd94:	4608      	mov	r0, r1
  40bd96:	6023      	str	r3, [r4, #0]
  40bd98:	f7f5 fc02 	bl	4015a0 <_isatty>
  40bd9c:	1c43      	adds	r3, r0, #1
  40bd9e:	d000      	beq.n	40bda2 <_isatty_r+0x16>
  40bda0:	bd38      	pop	{r3, r4, r5, pc}
  40bda2:	6823      	ldr	r3, [r4, #0]
  40bda4:	2b00      	cmp	r3, #0
  40bda6:	d0fb      	beq.n	40bda0 <_isatty_r+0x14>
  40bda8:	602b      	str	r3, [r5, #0]
  40bdaa:	bd38      	pop	{r3, r4, r5, pc}
  40bdac:	20400aec 	.word	0x20400aec

0040bdb0 <__locale_mb_cur_max>:
  40bdb0:	4b04      	ldr	r3, [pc, #16]	; (40bdc4 <__locale_mb_cur_max+0x14>)
  40bdb2:	4a05      	ldr	r2, [pc, #20]	; (40bdc8 <__locale_mb_cur_max+0x18>)
  40bdb4:	681b      	ldr	r3, [r3, #0]
  40bdb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40bdb8:	2b00      	cmp	r3, #0
  40bdba:	bf08      	it	eq
  40bdbc:	4613      	moveq	r3, r2
  40bdbe:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40bdc2:	4770      	bx	lr
  40bdc4:	2040000c 	.word	0x2040000c
  40bdc8:	2040084c 	.word	0x2040084c

0040bdcc <_lseek_r>:
  40bdcc:	b570      	push	{r4, r5, r6, lr}
  40bdce:	460d      	mov	r5, r1
  40bdd0:	4c08      	ldr	r4, [pc, #32]	; (40bdf4 <_lseek_r+0x28>)
  40bdd2:	4611      	mov	r1, r2
  40bdd4:	4606      	mov	r6, r0
  40bdd6:	461a      	mov	r2, r3
  40bdd8:	4628      	mov	r0, r5
  40bdda:	2300      	movs	r3, #0
  40bddc:	6023      	str	r3, [r4, #0]
  40bdde:	f7f5 fbea 	bl	4015b6 <_lseek>
  40bde2:	1c43      	adds	r3, r0, #1
  40bde4:	d000      	beq.n	40bde8 <_lseek_r+0x1c>
  40bde6:	bd70      	pop	{r4, r5, r6, pc}
  40bde8:	6823      	ldr	r3, [r4, #0]
  40bdea:	2b00      	cmp	r3, #0
  40bdec:	d0fb      	beq.n	40bde6 <_lseek_r+0x1a>
  40bdee:	6033      	str	r3, [r6, #0]
  40bdf0:	bd70      	pop	{r4, r5, r6, pc}
  40bdf2:	bf00      	nop
  40bdf4:	20400aec 	.word	0x20400aec

0040bdf8 <__ascii_mbtowc>:
  40bdf8:	b082      	sub	sp, #8
  40bdfa:	b149      	cbz	r1, 40be10 <__ascii_mbtowc+0x18>
  40bdfc:	b15a      	cbz	r2, 40be16 <__ascii_mbtowc+0x1e>
  40bdfe:	b16b      	cbz	r3, 40be1c <__ascii_mbtowc+0x24>
  40be00:	7813      	ldrb	r3, [r2, #0]
  40be02:	600b      	str	r3, [r1, #0]
  40be04:	7812      	ldrb	r2, [r2, #0]
  40be06:	1c10      	adds	r0, r2, #0
  40be08:	bf18      	it	ne
  40be0a:	2001      	movne	r0, #1
  40be0c:	b002      	add	sp, #8
  40be0e:	4770      	bx	lr
  40be10:	a901      	add	r1, sp, #4
  40be12:	2a00      	cmp	r2, #0
  40be14:	d1f3      	bne.n	40bdfe <__ascii_mbtowc+0x6>
  40be16:	4610      	mov	r0, r2
  40be18:	b002      	add	sp, #8
  40be1a:	4770      	bx	lr
  40be1c:	f06f 0001 	mvn.w	r0, #1
  40be20:	e7f4      	b.n	40be0c <__ascii_mbtowc+0x14>
  40be22:	bf00      	nop

0040be24 <_read_r>:
  40be24:	b570      	push	{r4, r5, r6, lr}
  40be26:	460d      	mov	r5, r1
  40be28:	4c08      	ldr	r4, [pc, #32]	; (40be4c <_read_r+0x28>)
  40be2a:	4611      	mov	r1, r2
  40be2c:	4606      	mov	r6, r0
  40be2e:	461a      	mov	r2, r3
  40be30:	4628      	mov	r0, r5
  40be32:	2300      	movs	r3, #0
  40be34:	6023      	str	r3, [r4, #0]
  40be36:	f7f5 fbcb 	bl	4015d0 <_read>
  40be3a:	1c43      	adds	r3, r0, #1
  40be3c:	d000      	beq.n	40be40 <_read_r+0x1c>
  40be3e:	bd70      	pop	{r4, r5, r6, pc}
  40be40:	6823      	ldr	r3, [r4, #0]
  40be42:	2b00      	cmp	r3, #0
  40be44:	d0fb      	beq.n	40be3e <_read_r+0x1a>
  40be46:	6033      	str	r3, [r6, #0]
  40be48:	bd70      	pop	{r4, r5, r6, pc}
  40be4a:	bf00      	nop
  40be4c:	20400aec 	.word	0x20400aec

0040be50 <__swbuf_r>:
  40be50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40be52:	460d      	mov	r5, r1
  40be54:	4614      	mov	r4, r2
  40be56:	4606      	mov	r6, r0
  40be58:	b110      	cbz	r0, 40be60 <__swbuf_r+0x10>
  40be5a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40be5c:	2b00      	cmp	r3, #0
  40be5e:	d04b      	beq.n	40bef8 <__swbuf_r+0xa8>
  40be60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40be64:	69a3      	ldr	r3, [r4, #24]
  40be66:	60a3      	str	r3, [r4, #8]
  40be68:	b291      	uxth	r1, r2
  40be6a:	0708      	lsls	r0, r1, #28
  40be6c:	d539      	bpl.n	40bee2 <__swbuf_r+0x92>
  40be6e:	6923      	ldr	r3, [r4, #16]
  40be70:	2b00      	cmp	r3, #0
  40be72:	d036      	beq.n	40bee2 <__swbuf_r+0x92>
  40be74:	b2ed      	uxtb	r5, r5
  40be76:	0489      	lsls	r1, r1, #18
  40be78:	462f      	mov	r7, r5
  40be7a:	d515      	bpl.n	40bea8 <__swbuf_r+0x58>
  40be7c:	6822      	ldr	r2, [r4, #0]
  40be7e:	6961      	ldr	r1, [r4, #20]
  40be80:	1ad3      	subs	r3, r2, r3
  40be82:	428b      	cmp	r3, r1
  40be84:	da1c      	bge.n	40bec0 <__swbuf_r+0x70>
  40be86:	3301      	adds	r3, #1
  40be88:	68a1      	ldr	r1, [r4, #8]
  40be8a:	1c50      	adds	r0, r2, #1
  40be8c:	3901      	subs	r1, #1
  40be8e:	60a1      	str	r1, [r4, #8]
  40be90:	6020      	str	r0, [r4, #0]
  40be92:	7015      	strb	r5, [r2, #0]
  40be94:	6962      	ldr	r2, [r4, #20]
  40be96:	429a      	cmp	r2, r3
  40be98:	d01a      	beq.n	40bed0 <__swbuf_r+0x80>
  40be9a:	89a3      	ldrh	r3, [r4, #12]
  40be9c:	07db      	lsls	r3, r3, #31
  40be9e:	d501      	bpl.n	40bea4 <__swbuf_r+0x54>
  40bea0:	2d0a      	cmp	r5, #10
  40bea2:	d015      	beq.n	40bed0 <__swbuf_r+0x80>
  40bea4:	4638      	mov	r0, r7
  40bea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bea8:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40beaa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40beae:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40beb2:	81a2      	strh	r2, [r4, #12]
  40beb4:	6822      	ldr	r2, [r4, #0]
  40beb6:	6661      	str	r1, [r4, #100]	; 0x64
  40beb8:	6961      	ldr	r1, [r4, #20]
  40beba:	1ad3      	subs	r3, r2, r3
  40bebc:	428b      	cmp	r3, r1
  40bebe:	dbe2      	blt.n	40be86 <__swbuf_r+0x36>
  40bec0:	4621      	mov	r1, r4
  40bec2:	4630      	mov	r0, r6
  40bec4:	f7fe f84a 	bl	409f5c <_fflush_r>
  40bec8:	b940      	cbnz	r0, 40bedc <__swbuf_r+0x8c>
  40beca:	6822      	ldr	r2, [r4, #0]
  40becc:	2301      	movs	r3, #1
  40bece:	e7db      	b.n	40be88 <__swbuf_r+0x38>
  40bed0:	4621      	mov	r1, r4
  40bed2:	4630      	mov	r0, r6
  40bed4:	f7fe f842 	bl	409f5c <_fflush_r>
  40bed8:	2800      	cmp	r0, #0
  40beda:	d0e3      	beq.n	40bea4 <__swbuf_r+0x54>
  40bedc:	f04f 37ff 	mov.w	r7, #4294967295
  40bee0:	e7e0      	b.n	40bea4 <__swbuf_r+0x54>
  40bee2:	4621      	mov	r1, r4
  40bee4:	4630      	mov	r0, r6
  40bee6:	f7fc ff67 	bl	408db8 <__swsetup_r>
  40beea:	2800      	cmp	r0, #0
  40beec:	d1f6      	bne.n	40bedc <__swbuf_r+0x8c>
  40beee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40bef2:	6923      	ldr	r3, [r4, #16]
  40bef4:	b291      	uxth	r1, r2
  40bef6:	e7bd      	b.n	40be74 <__swbuf_r+0x24>
  40bef8:	f7fe f888 	bl	40a00c <__sinit>
  40befc:	e7b0      	b.n	40be60 <__swbuf_r+0x10>
  40befe:	bf00      	nop

0040bf00 <_wcrtomb_r>:
  40bf00:	b5f0      	push	{r4, r5, r6, r7, lr}
  40bf02:	4606      	mov	r6, r0
  40bf04:	b085      	sub	sp, #20
  40bf06:	461f      	mov	r7, r3
  40bf08:	b189      	cbz	r1, 40bf2e <_wcrtomb_r+0x2e>
  40bf0a:	4c10      	ldr	r4, [pc, #64]	; (40bf4c <_wcrtomb_r+0x4c>)
  40bf0c:	4d10      	ldr	r5, [pc, #64]	; (40bf50 <_wcrtomb_r+0x50>)
  40bf0e:	6824      	ldr	r4, [r4, #0]
  40bf10:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40bf12:	2c00      	cmp	r4, #0
  40bf14:	bf08      	it	eq
  40bf16:	462c      	moveq	r4, r5
  40bf18:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40bf1c:	47a0      	blx	r4
  40bf1e:	1c43      	adds	r3, r0, #1
  40bf20:	d103      	bne.n	40bf2a <_wcrtomb_r+0x2a>
  40bf22:	2200      	movs	r2, #0
  40bf24:	238a      	movs	r3, #138	; 0x8a
  40bf26:	603a      	str	r2, [r7, #0]
  40bf28:	6033      	str	r3, [r6, #0]
  40bf2a:	b005      	add	sp, #20
  40bf2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40bf2e:	460c      	mov	r4, r1
  40bf30:	4906      	ldr	r1, [pc, #24]	; (40bf4c <_wcrtomb_r+0x4c>)
  40bf32:	4a07      	ldr	r2, [pc, #28]	; (40bf50 <_wcrtomb_r+0x50>)
  40bf34:	6809      	ldr	r1, [r1, #0]
  40bf36:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40bf38:	2900      	cmp	r1, #0
  40bf3a:	bf08      	it	eq
  40bf3c:	4611      	moveq	r1, r2
  40bf3e:	4622      	mov	r2, r4
  40bf40:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40bf44:	a901      	add	r1, sp, #4
  40bf46:	47a0      	blx	r4
  40bf48:	e7e9      	b.n	40bf1e <_wcrtomb_r+0x1e>
  40bf4a:	bf00      	nop
  40bf4c:	2040000c 	.word	0x2040000c
  40bf50:	2040084c 	.word	0x2040084c

0040bf54 <__ascii_wctomb>:
  40bf54:	b121      	cbz	r1, 40bf60 <__ascii_wctomb+0xc>
  40bf56:	2aff      	cmp	r2, #255	; 0xff
  40bf58:	d804      	bhi.n	40bf64 <__ascii_wctomb+0x10>
  40bf5a:	700a      	strb	r2, [r1, #0]
  40bf5c:	2001      	movs	r0, #1
  40bf5e:	4770      	bx	lr
  40bf60:	4608      	mov	r0, r1
  40bf62:	4770      	bx	lr
  40bf64:	238a      	movs	r3, #138	; 0x8a
  40bf66:	6003      	str	r3, [r0, #0]
  40bf68:	f04f 30ff 	mov.w	r0, #4294967295
  40bf6c:	4770      	bx	lr
  40bf6e:	bf00      	nop

0040bf70 <__aeabi_dcmpun>:
  40bf70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40bf74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40bf78:	d102      	bne.n	40bf80 <__aeabi_dcmpun+0x10>
  40bf7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40bf7e:	d10a      	bne.n	40bf96 <__aeabi_dcmpun+0x26>
  40bf80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40bf84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40bf88:	d102      	bne.n	40bf90 <__aeabi_dcmpun+0x20>
  40bf8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40bf8e:	d102      	bne.n	40bf96 <__aeabi_dcmpun+0x26>
  40bf90:	f04f 0000 	mov.w	r0, #0
  40bf94:	4770      	bx	lr
  40bf96:	f04f 0001 	mov.w	r0, #1
  40bf9a:	4770      	bx	lr

0040bf9c <__aeabi_d2iz>:
  40bf9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40bfa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40bfa4:	d215      	bcs.n	40bfd2 <__aeabi_d2iz+0x36>
  40bfa6:	d511      	bpl.n	40bfcc <__aeabi_d2iz+0x30>
  40bfa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40bfac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40bfb0:	d912      	bls.n	40bfd8 <__aeabi_d2iz+0x3c>
  40bfb2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40bfb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40bfba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40bfbe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40bfc2:	fa23 f002 	lsr.w	r0, r3, r2
  40bfc6:	bf18      	it	ne
  40bfc8:	4240      	negne	r0, r0
  40bfca:	4770      	bx	lr
  40bfcc:	f04f 0000 	mov.w	r0, #0
  40bfd0:	4770      	bx	lr
  40bfd2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40bfd6:	d105      	bne.n	40bfe4 <__aeabi_d2iz+0x48>
  40bfd8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40bfdc:	bf08      	it	eq
  40bfde:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40bfe2:	4770      	bx	lr
  40bfe4:	f04f 0000 	mov.w	r0, #0
  40bfe8:	4770      	bx	lr
  40bfea:	bf00      	nop

0040bfec <__aeabi_uldivmod>:
  40bfec:	b953      	cbnz	r3, 40c004 <__aeabi_uldivmod+0x18>
  40bfee:	b94a      	cbnz	r2, 40c004 <__aeabi_uldivmod+0x18>
  40bff0:	2900      	cmp	r1, #0
  40bff2:	bf08      	it	eq
  40bff4:	2800      	cmpeq	r0, #0
  40bff6:	bf1c      	itt	ne
  40bff8:	f04f 31ff 	movne.w	r1, #4294967295
  40bffc:	f04f 30ff 	movne.w	r0, #4294967295
  40c000:	f000 b97a 	b.w	40c2f8 <__aeabi_idiv0>
  40c004:	f1ad 0c08 	sub.w	ip, sp, #8
  40c008:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40c00c:	f000 f806 	bl	40c01c <__udivmoddi4>
  40c010:	f8dd e004 	ldr.w	lr, [sp, #4]
  40c014:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40c018:	b004      	add	sp, #16
  40c01a:	4770      	bx	lr

0040c01c <__udivmoddi4>:
  40c01c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c020:	468c      	mov	ip, r1
  40c022:	460d      	mov	r5, r1
  40c024:	4604      	mov	r4, r0
  40c026:	9e08      	ldr	r6, [sp, #32]
  40c028:	2b00      	cmp	r3, #0
  40c02a:	d151      	bne.n	40c0d0 <__udivmoddi4+0xb4>
  40c02c:	428a      	cmp	r2, r1
  40c02e:	4617      	mov	r7, r2
  40c030:	d96d      	bls.n	40c10e <__udivmoddi4+0xf2>
  40c032:	fab2 fe82 	clz	lr, r2
  40c036:	f1be 0f00 	cmp.w	lr, #0
  40c03a:	d00b      	beq.n	40c054 <__udivmoddi4+0x38>
  40c03c:	f1ce 0c20 	rsb	ip, lr, #32
  40c040:	fa01 f50e 	lsl.w	r5, r1, lr
  40c044:	fa20 fc0c 	lsr.w	ip, r0, ip
  40c048:	fa02 f70e 	lsl.w	r7, r2, lr
  40c04c:	ea4c 0c05 	orr.w	ip, ip, r5
  40c050:	fa00 f40e 	lsl.w	r4, r0, lr
  40c054:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40c058:	0c25      	lsrs	r5, r4, #16
  40c05a:	fbbc f8fa 	udiv	r8, ip, sl
  40c05e:	fa1f f987 	uxth.w	r9, r7
  40c062:	fb0a cc18 	mls	ip, sl, r8, ip
  40c066:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40c06a:	fb08 f309 	mul.w	r3, r8, r9
  40c06e:	42ab      	cmp	r3, r5
  40c070:	d90a      	bls.n	40c088 <__udivmoddi4+0x6c>
  40c072:	19ed      	adds	r5, r5, r7
  40c074:	f108 32ff 	add.w	r2, r8, #4294967295
  40c078:	f080 8123 	bcs.w	40c2c2 <__udivmoddi4+0x2a6>
  40c07c:	42ab      	cmp	r3, r5
  40c07e:	f240 8120 	bls.w	40c2c2 <__udivmoddi4+0x2a6>
  40c082:	f1a8 0802 	sub.w	r8, r8, #2
  40c086:	443d      	add	r5, r7
  40c088:	1aed      	subs	r5, r5, r3
  40c08a:	b2a4      	uxth	r4, r4
  40c08c:	fbb5 f0fa 	udiv	r0, r5, sl
  40c090:	fb0a 5510 	mls	r5, sl, r0, r5
  40c094:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40c098:	fb00 f909 	mul.w	r9, r0, r9
  40c09c:	45a1      	cmp	r9, r4
  40c09e:	d909      	bls.n	40c0b4 <__udivmoddi4+0x98>
  40c0a0:	19e4      	adds	r4, r4, r7
  40c0a2:	f100 33ff 	add.w	r3, r0, #4294967295
  40c0a6:	f080 810a 	bcs.w	40c2be <__udivmoddi4+0x2a2>
  40c0aa:	45a1      	cmp	r9, r4
  40c0ac:	f240 8107 	bls.w	40c2be <__udivmoddi4+0x2a2>
  40c0b0:	3802      	subs	r0, #2
  40c0b2:	443c      	add	r4, r7
  40c0b4:	eba4 0409 	sub.w	r4, r4, r9
  40c0b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40c0bc:	2100      	movs	r1, #0
  40c0be:	2e00      	cmp	r6, #0
  40c0c0:	d061      	beq.n	40c186 <__udivmoddi4+0x16a>
  40c0c2:	fa24 f40e 	lsr.w	r4, r4, lr
  40c0c6:	2300      	movs	r3, #0
  40c0c8:	6034      	str	r4, [r6, #0]
  40c0ca:	6073      	str	r3, [r6, #4]
  40c0cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c0d0:	428b      	cmp	r3, r1
  40c0d2:	d907      	bls.n	40c0e4 <__udivmoddi4+0xc8>
  40c0d4:	2e00      	cmp	r6, #0
  40c0d6:	d054      	beq.n	40c182 <__udivmoddi4+0x166>
  40c0d8:	2100      	movs	r1, #0
  40c0da:	e886 0021 	stmia.w	r6, {r0, r5}
  40c0de:	4608      	mov	r0, r1
  40c0e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c0e4:	fab3 f183 	clz	r1, r3
  40c0e8:	2900      	cmp	r1, #0
  40c0ea:	f040 808e 	bne.w	40c20a <__udivmoddi4+0x1ee>
  40c0ee:	42ab      	cmp	r3, r5
  40c0f0:	d302      	bcc.n	40c0f8 <__udivmoddi4+0xdc>
  40c0f2:	4282      	cmp	r2, r0
  40c0f4:	f200 80fa 	bhi.w	40c2ec <__udivmoddi4+0x2d0>
  40c0f8:	1a84      	subs	r4, r0, r2
  40c0fa:	eb65 0503 	sbc.w	r5, r5, r3
  40c0fe:	2001      	movs	r0, #1
  40c100:	46ac      	mov	ip, r5
  40c102:	2e00      	cmp	r6, #0
  40c104:	d03f      	beq.n	40c186 <__udivmoddi4+0x16a>
  40c106:	e886 1010 	stmia.w	r6, {r4, ip}
  40c10a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c10e:	b912      	cbnz	r2, 40c116 <__udivmoddi4+0xfa>
  40c110:	2701      	movs	r7, #1
  40c112:	fbb7 f7f2 	udiv	r7, r7, r2
  40c116:	fab7 fe87 	clz	lr, r7
  40c11a:	f1be 0f00 	cmp.w	lr, #0
  40c11e:	d134      	bne.n	40c18a <__udivmoddi4+0x16e>
  40c120:	1beb      	subs	r3, r5, r7
  40c122:	0c3a      	lsrs	r2, r7, #16
  40c124:	fa1f fc87 	uxth.w	ip, r7
  40c128:	2101      	movs	r1, #1
  40c12a:	fbb3 f8f2 	udiv	r8, r3, r2
  40c12e:	0c25      	lsrs	r5, r4, #16
  40c130:	fb02 3318 	mls	r3, r2, r8, r3
  40c134:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40c138:	fb0c f308 	mul.w	r3, ip, r8
  40c13c:	42ab      	cmp	r3, r5
  40c13e:	d907      	bls.n	40c150 <__udivmoddi4+0x134>
  40c140:	19ed      	adds	r5, r5, r7
  40c142:	f108 30ff 	add.w	r0, r8, #4294967295
  40c146:	d202      	bcs.n	40c14e <__udivmoddi4+0x132>
  40c148:	42ab      	cmp	r3, r5
  40c14a:	f200 80d1 	bhi.w	40c2f0 <__udivmoddi4+0x2d4>
  40c14e:	4680      	mov	r8, r0
  40c150:	1aed      	subs	r5, r5, r3
  40c152:	b2a3      	uxth	r3, r4
  40c154:	fbb5 f0f2 	udiv	r0, r5, r2
  40c158:	fb02 5510 	mls	r5, r2, r0, r5
  40c15c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40c160:	fb0c fc00 	mul.w	ip, ip, r0
  40c164:	45a4      	cmp	ip, r4
  40c166:	d907      	bls.n	40c178 <__udivmoddi4+0x15c>
  40c168:	19e4      	adds	r4, r4, r7
  40c16a:	f100 33ff 	add.w	r3, r0, #4294967295
  40c16e:	d202      	bcs.n	40c176 <__udivmoddi4+0x15a>
  40c170:	45a4      	cmp	ip, r4
  40c172:	f200 80b8 	bhi.w	40c2e6 <__udivmoddi4+0x2ca>
  40c176:	4618      	mov	r0, r3
  40c178:	eba4 040c 	sub.w	r4, r4, ip
  40c17c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40c180:	e79d      	b.n	40c0be <__udivmoddi4+0xa2>
  40c182:	4631      	mov	r1, r6
  40c184:	4630      	mov	r0, r6
  40c186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c18a:	f1ce 0420 	rsb	r4, lr, #32
  40c18e:	fa05 f30e 	lsl.w	r3, r5, lr
  40c192:	fa07 f70e 	lsl.w	r7, r7, lr
  40c196:	fa20 f804 	lsr.w	r8, r0, r4
  40c19a:	0c3a      	lsrs	r2, r7, #16
  40c19c:	fa25 f404 	lsr.w	r4, r5, r4
  40c1a0:	ea48 0803 	orr.w	r8, r8, r3
  40c1a4:	fbb4 f1f2 	udiv	r1, r4, r2
  40c1a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40c1ac:	fb02 4411 	mls	r4, r2, r1, r4
  40c1b0:	fa1f fc87 	uxth.w	ip, r7
  40c1b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40c1b8:	fb01 f30c 	mul.w	r3, r1, ip
  40c1bc:	42ab      	cmp	r3, r5
  40c1be:	fa00 f40e 	lsl.w	r4, r0, lr
  40c1c2:	d909      	bls.n	40c1d8 <__udivmoddi4+0x1bc>
  40c1c4:	19ed      	adds	r5, r5, r7
  40c1c6:	f101 30ff 	add.w	r0, r1, #4294967295
  40c1ca:	f080 808a 	bcs.w	40c2e2 <__udivmoddi4+0x2c6>
  40c1ce:	42ab      	cmp	r3, r5
  40c1d0:	f240 8087 	bls.w	40c2e2 <__udivmoddi4+0x2c6>
  40c1d4:	3902      	subs	r1, #2
  40c1d6:	443d      	add	r5, r7
  40c1d8:	1aeb      	subs	r3, r5, r3
  40c1da:	fa1f f588 	uxth.w	r5, r8
  40c1de:	fbb3 f0f2 	udiv	r0, r3, r2
  40c1e2:	fb02 3310 	mls	r3, r2, r0, r3
  40c1e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40c1ea:	fb00 f30c 	mul.w	r3, r0, ip
  40c1ee:	42ab      	cmp	r3, r5
  40c1f0:	d907      	bls.n	40c202 <__udivmoddi4+0x1e6>
  40c1f2:	19ed      	adds	r5, r5, r7
  40c1f4:	f100 38ff 	add.w	r8, r0, #4294967295
  40c1f8:	d26f      	bcs.n	40c2da <__udivmoddi4+0x2be>
  40c1fa:	42ab      	cmp	r3, r5
  40c1fc:	d96d      	bls.n	40c2da <__udivmoddi4+0x2be>
  40c1fe:	3802      	subs	r0, #2
  40c200:	443d      	add	r5, r7
  40c202:	1aeb      	subs	r3, r5, r3
  40c204:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40c208:	e78f      	b.n	40c12a <__udivmoddi4+0x10e>
  40c20a:	f1c1 0720 	rsb	r7, r1, #32
  40c20e:	fa22 f807 	lsr.w	r8, r2, r7
  40c212:	408b      	lsls	r3, r1
  40c214:	fa05 f401 	lsl.w	r4, r5, r1
  40c218:	ea48 0303 	orr.w	r3, r8, r3
  40c21c:	fa20 fe07 	lsr.w	lr, r0, r7
  40c220:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40c224:	40fd      	lsrs	r5, r7
  40c226:	ea4e 0e04 	orr.w	lr, lr, r4
  40c22a:	fbb5 f9fc 	udiv	r9, r5, ip
  40c22e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40c232:	fb0c 5519 	mls	r5, ip, r9, r5
  40c236:	fa1f f883 	uxth.w	r8, r3
  40c23a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40c23e:	fb09 f408 	mul.w	r4, r9, r8
  40c242:	42ac      	cmp	r4, r5
  40c244:	fa02 f201 	lsl.w	r2, r2, r1
  40c248:	fa00 fa01 	lsl.w	sl, r0, r1
  40c24c:	d908      	bls.n	40c260 <__udivmoddi4+0x244>
  40c24e:	18ed      	adds	r5, r5, r3
  40c250:	f109 30ff 	add.w	r0, r9, #4294967295
  40c254:	d243      	bcs.n	40c2de <__udivmoddi4+0x2c2>
  40c256:	42ac      	cmp	r4, r5
  40c258:	d941      	bls.n	40c2de <__udivmoddi4+0x2c2>
  40c25a:	f1a9 0902 	sub.w	r9, r9, #2
  40c25e:	441d      	add	r5, r3
  40c260:	1b2d      	subs	r5, r5, r4
  40c262:	fa1f fe8e 	uxth.w	lr, lr
  40c266:	fbb5 f0fc 	udiv	r0, r5, ip
  40c26a:	fb0c 5510 	mls	r5, ip, r0, r5
  40c26e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40c272:	fb00 f808 	mul.w	r8, r0, r8
  40c276:	45a0      	cmp	r8, r4
  40c278:	d907      	bls.n	40c28a <__udivmoddi4+0x26e>
  40c27a:	18e4      	adds	r4, r4, r3
  40c27c:	f100 35ff 	add.w	r5, r0, #4294967295
  40c280:	d229      	bcs.n	40c2d6 <__udivmoddi4+0x2ba>
  40c282:	45a0      	cmp	r8, r4
  40c284:	d927      	bls.n	40c2d6 <__udivmoddi4+0x2ba>
  40c286:	3802      	subs	r0, #2
  40c288:	441c      	add	r4, r3
  40c28a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40c28e:	eba4 0408 	sub.w	r4, r4, r8
  40c292:	fba0 8902 	umull	r8, r9, r0, r2
  40c296:	454c      	cmp	r4, r9
  40c298:	46c6      	mov	lr, r8
  40c29a:	464d      	mov	r5, r9
  40c29c:	d315      	bcc.n	40c2ca <__udivmoddi4+0x2ae>
  40c29e:	d012      	beq.n	40c2c6 <__udivmoddi4+0x2aa>
  40c2a0:	b156      	cbz	r6, 40c2b8 <__udivmoddi4+0x29c>
  40c2a2:	ebba 030e 	subs.w	r3, sl, lr
  40c2a6:	eb64 0405 	sbc.w	r4, r4, r5
  40c2aa:	fa04 f707 	lsl.w	r7, r4, r7
  40c2ae:	40cb      	lsrs	r3, r1
  40c2b0:	431f      	orrs	r7, r3
  40c2b2:	40cc      	lsrs	r4, r1
  40c2b4:	6037      	str	r7, [r6, #0]
  40c2b6:	6074      	str	r4, [r6, #4]
  40c2b8:	2100      	movs	r1, #0
  40c2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c2be:	4618      	mov	r0, r3
  40c2c0:	e6f8      	b.n	40c0b4 <__udivmoddi4+0x98>
  40c2c2:	4690      	mov	r8, r2
  40c2c4:	e6e0      	b.n	40c088 <__udivmoddi4+0x6c>
  40c2c6:	45c2      	cmp	sl, r8
  40c2c8:	d2ea      	bcs.n	40c2a0 <__udivmoddi4+0x284>
  40c2ca:	ebb8 0e02 	subs.w	lr, r8, r2
  40c2ce:	eb69 0503 	sbc.w	r5, r9, r3
  40c2d2:	3801      	subs	r0, #1
  40c2d4:	e7e4      	b.n	40c2a0 <__udivmoddi4+0x284>
  40c2d6:	4628      	mov	r0, r5
  40c2d8:	e7d7      	b.n	40c28a <__udivmoddi4+0x26e>
  40c2da:	4640      	mov	r0, r8
  40c2dc:	e791      	b.n	40c202 <__udivmoddi4+0x1e6>
  40c2de:	4681      	mov	r9, r0
  40c2e0:	e7be      	b.n	40c260 <__udivmoddi4+0x244>
  40c2e2:	4601      	mov	r1, r0
  40c2e4:	e778      	b.n	40c1d8 <__udivmoddi4+0x1bc>
  40c2e6:	3802      	subs	r0, #2
  40c2e8:	443c      	add	r4, r7
  40c2ea:	e745      	b.n	40c178 <__udivmoddi4+0x15c>
  40c2ec:	4608      	mov	r0, r1
  40c2ee:	e708      	b.n	40c102 <__udivmoddi4+0xe6>
  40c2f0:	f1a8 0802 	sub.w	r8, r8, #2
  40c2f4:	443d      	add	r5, r7
  40c2f6:	e72b      	b.n	40c150 <__udivmoddi4+0x134>

0040c2f8 <__aeabi_idiv0>:
  40c2f8:	4770      	bx	lr
  40c2fa:	bf00      	nop
  40c2fc:	3f000000 	.word	0x3f000000
  40c300:	42b40000 	.word	0x42b40000
  40c304:	42b40000 	.word	0x42b40000
  40c308:	00000000 	.word	0x00000000
  40c30c:	0001c200 	.word	0x0001c200
  40c310:	000000c0 	.word	0x000000c0
  40c314:	00000800 	.word	0x00000800
  40c318:	00000000 	.word	0x00000000
  40c31c:	63696e49 	.word	0x63696e49
  40c320:	696c6169 	.word	0x696c6169
  40c324:	646e617a 	.word	0x646e617a
  40c328:	7562206f 	.word	0x7562206f
  40c32c:	32692073 	.word	0x32692073
  40c330:	00002063 	.word	0x00002063
  40c334:	5252455b 	.word	0x5252455b
  40c338:	5b205d4f 	.word	0x5b205d4f
  40c33c:	5d633269 	.word	0x5d633269
  40c340:	65725b20 	.word	0x65725b20
  40c344:	205d6461 	.word	0x205d6461
  40c348:	00000000 	.word	0x00000000
  40c34c:	5252455b 	.word	0x5252455b
  40c350:	5b205d4f 	.word	0x5b205d4f
  40c354:	5d75636d 	.word	0x5d75636d
  40c358:	72575b20 	.word	0x72575b20
  40c35c:	20676e6f 	.word	0x20676e6f
  40c360:	69766564 	.word	0x69766564
  40c364:	205d6563 	.word	0x205d6563
  40c368:	2578305b 	.word	0x2578305b
  40c36c:	205d5832 	.word	0x205d5832
  40c370:	0000000a 	.word	0x0000000a
  40c374:	5252455b 	.word	0x5252455b
  40c378:	5b205d4f 	.word	0x5b205d4f
  40c37c:	5d633269 	.word	0x5d633269
  40c380:	72775b20 	.word	0x72775b20
  40c384:	5d657469 	.word	0x5d657469
  40c388:	00000020 	.word	0x00000020
  40c38c:	203a6625 	.word	0x203a6625
  40c390:	6c6c6f52 	.word	0x6c6c6f52
  40c394:	2e302520 	.word	0x2e302520
  40c398:	202c6631 	.word	0x202c6631
  40c39c:	63746950 	.word	0x63746950
  40c3a0:	30252068 	.word	0x30252068
  40c3a4:	2c66312e 	.word	0x2c66312e
  40c3a8:	77615920 	.word	0x77615920
  40c3ac:	2e302520 	.word	0x2e302520
  40c3b0:	000a6631 	.word	0x000a6631
  40c3b4:	6e697361 	.word	0x6e697361
  40c3b8:	00000066 	.word	0x00000066
  40c3bc:	66776f70 	.word	0x66776f70
  40c3c0:	00000000 	.word	0x00000000

0040c3c4 <npio2_hw>:
  40c3c4:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
  40c3d4:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
  40c3e4:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
  40c3f4:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
  40c404:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
  40c414:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
  40c424:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
  40c434:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

0040c444 <two_over_pi>:
  40c444:	000000a2 000000f9 00000083 0000006e     ............n...
  40c454:	0000004e 00000044 00000015 00000029     N...D.......)...
  40c464:	000000fc 00000027 00000057 000000d1     ....'...W.......
  40c474:	000000f5 00000034 000000dd 000000c0     ....4...........
  40c484:	000000db 00000062 00000095 00000099     ....b...........
  40c494:	0000003c 00000043 00000090 00000041     <...C.......A...
  40c4a4:	000000fe 00000051 00000063 000000ab     ....Q...c.......
  40c4b4:	000000de 000000bb 000000c5 00000061     ............a...
  40c4c4:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
  40c4d4:	00000042 0000004d 000000d2 000000e0     B...M...........
  40c4e4:	00000006 00000049 0000002e 000000ea     ....I...........
  40c4f4:	00000009 000000d1 00000092 0000001c     ................
  40c504:	000000fe 0000001d 000000eb 0000001c     ................
  40c514:	000000b1 00000029 000000a7 0000003e     ....).......>...
  40c524:	000000e8 00000082 00000035 000000f5     ........5.......
  40c534:	0000002e 000000bb 00000044 00000084     ........D.......
  40c544:	000000e9 0000009c 00000070 00000026     ........p...&...
  40c554:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
  40c564:	00000039 00000091 000000d6 00000039     9...........9...
  40c574:	00000083 00000053 00000039 000000f4     ....S...9.......
  40c584:	0000009c 00000084 0000005f 0000008b     ........_.......
  40c594:	000000bd 000000f9 00000028 0000003b     ........(...;...
  40c5a4:	0000001f 000000f8 00000097 000000ff     ................
  40c5b4:	000000de 00000005 00000098 0000000f     ................
  40c5c4:	000000ef 0000002f 00000011 0000008b     ..../...........
  40c5d4:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
  40c5e4:	0000006d 00000036 0000007e 000000cf     m...6...~.......
  40c5f4:	00000027 000000cb 00000009 000000b7     '...............
  40c604:	0000004f 00000046 0000003f 00000066     O...F...?...f...
  40c614:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
  40c624:	00000075 00000027 000000ba 000000c7     u...'...........
  40c634:	000000eb 000000e5 000000f1 0000007b     ............{...
  40c644:	0000003d 00000007 00000039 000000f7     =.......9.......
  40c654:	0000008a 00000052 00000092 000000ea     ....R...........
  40c664:	0000006b 000000fb 0000005f 000000b1     k......._.......
  40c674:	0000001f 0000008d 0000005d 00000008     ........].......
  40c684:	00000056 00000003 00000030 00000046     V.......0...F...
  40c694:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
  40c6a4:	000000f0 000000cf 000000bc 00000020     ............ ...
  40c6b4:	0000009a 000000f4 00000036 0000001d     ........6.......
  40c6c4:	000000a9 000000e3 00000091 00000061     ............a...
  40c6d4:	0000005e 000000e6 0000001b 00000008     ^...............
  40c6e4:	00000065 00000099 00000085 0000005f     e..........._...
  40c6f4:	00000014 000000a0 00000068 00000040     ........h...@...
  40c704:	0000008d 000000ff 000000d8 00000080     ................
  40c714:	0000004d 00000073 00000027 00000031     M...s...'...1...
  40c724:	00000006 00000006 00000015 00000056     ............V...
  40c734:	000000ca 00000073 000000a8 000000c9     ....s...........
  40c744:	00000060 000000e2 0000007b 000000c0     `.......{.......
  40c754:	0000008c 0000006b                       ....k...

0040c75c <PIo2>:
  40c75c:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
  40c76c:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
  40c77c:	1fc40000 1bc60000 17440000              ..........D.

0040c788 <init_jk>:
  40c788:	00000004 00000007 00000009 00000000     ................

0040c798 <TWO52>:
  40c798:	00000000 43300000 00000000 c3300000     ......0C......0.

0040c7a8 <atanhi>:
  40c7a8:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?

0040c7b8 <atanlo>:
  40c7b8:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040c7c8 <_global_impure_ptr>:
  40c7c8:	20400010 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  40c7d8:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  40c7e8:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40c7f8:	37363534 62613938 66656463 00000000     456789abcdef....
  40c808:	6c756e28 0000296c 00000030              (null)..0...

0040c814 <blanks.7238>:
  40c814:	20202020 20202020 20202020 20202020                     

0040c824 <zeroes.7239>:
  40c824:	30303030 30303030 30303030 30303030     0000000000000000
  40c834:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40c844:	00000000                                ....

0040c848 <__mprec_bigtens>:
  40c848:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40c858:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40c868:	7f73bf3c 75154fdd                       <.s..O.u

0040c870 <__mprec_tens>:
  40c870:	00000000 3ff00000 00000000 40240000     .......?......$@
  40c880:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40c890:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40c8a0:	00000000 412e8480 00000000 416312d0     .......A......cA
  40c8b0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40c8c0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40c8d0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40c8e0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40c8f0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40c900:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40c910:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40c920:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40c930:	79d99db4 44ea7843                       ...yCx.D

0040c938 <p05.6055>:
  40c938:	00000005 00000019 0000007d 00000043     ........}...C...
  40c948:	49534f50 00000058 0000002e              POSIX.......

0040c954 <_ctype_>:
  40c954:	20202000 20202020 28282020 20282828     .         ((((( 
  40c964:	20202020 20202020 20202020 20202020                     
  40c974:	10108820 10101010 10101010 10101010      ...............
  40c984:	04040410 04040404 10040404 10101010     ................
  40c994:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40c9a4:	01010101 01010101 01010101 10101010     ................
  40c9b4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40c9c4:	02020202 02020202 02020202 10101010     ................
  40c9d4:	00000020 00000000 00000000 00000000      ...............
	...

0040ca58 <_init>:
  40ca58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ca5a:	bf00      	nop
  40ca5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ca5e:	bc08      	pop	{r3}
  40ca60:	469e      	mov	lr, r3
  40ca62:	4770      	bx	lr

0040ca64 <__init_array_start>:
  40ca64:	00408e81 	.word	0x00408e81

0040ca68 <__frame_dummy_init_array_entry>:
  40ca68:	00400165                                e.@.

0040ca6c <_fini>:
  40ca6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ca6e:	bf00      	nop
  40ca70:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40ca72:	bc08      	pop	{r3}
  40ca74:	469e      	mov	lr, r3
  40ca76:	4770      	bx	lr

0040ca78 <__fini_array_start>:
  40ca78:	00400141 	.word	0x00400141
