#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Apr  9 16:36:56 2024
# Process ID: 12156
# Current directory: C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1
# Command line: vivado.exe -log blockdesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source blockdesign_wrapper.tcl -notrace
# Log file: C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper.vdi
# Journal file: C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1\vivado.jou
# Running On: Lenovo-Jochem, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
source blockdesign_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1364.652 ; gain = 159.402
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.574 ; gain = 48.793
Command: link_design -top blockdesign_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_DeBounce_0_0/blockdesign_DeBounce_0_0.dcp' for cell 'blockdesign_i/DeBounce_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_comunication_protocol_0_0/blockdesign_comunication_protocol_0_0.dcp' for cell 'blockdesign_i/comunication_protocol_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_fifo_generator_0_0/blockdesign_fifo_generator_0_0.dcp' for cell 'blockdesign_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_keypad_0_0/blockdesign_keypad_0_0.dcp' for cell 'blockdesign_i/keypad_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0.dcp' for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_processing_system7_0_0/blockdesign_processing_system7_0_0.dcp' for cell 'blockdesign_i/connection_embedded/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0.dcp' for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0.dcp' for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0.dcp' for cell 'blockdesign_i/connection_embedded/status_led_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0.dcp' for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_xbar_0/blockdesign_xbar_0.dcp' for cell 'blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_auto_pc_0/blockdesign_auto_pc_0.dcp' for cell 'blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_divider_0_0/blockdesign_clk_divider_0_0.dcp' for cell 'blockdesign_i/filter_sterretje/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_hold_detector_0_0/blockdesign_hold_detector_0_0.dcp' for cell 'blockdesign_i/filter_sterretje/hold_detector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_util_reduced_logic_0_0/blockdesign_util_reduced_logic_0_0.dcp' for cell 'blockdesign_i/filter_sterretje/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_util_vector_logic_0_0/blockdesign_util_vector_logic_0_0.dcp' for cell 'blockdesign_i/filter_sterretje/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1861.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_0_0/blockdesign_axi_gpio_0_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_input_value_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_processing_system7_0_0/blockdesign_processing_system7_0_0.xdc] for cell 'blockdesign_i/connection_embedded/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_processing_system7_0_0/blockdesign_processing_system7_0_0.xdc] for cell 'blockdesign_i/connection_embedded/processing_system7_0/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0_board.xdc] for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_1_0/blockdesign_axi_gpio_1_0.xdc] for cell 'blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0_board.xdc] for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0_board.xdc] for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0.xdc] for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_2_0/blockdesign_axi_gpio_2_0.xdc] for cell 'blockdesign_i/connection_embedded/transmit_keys_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0_board.xdc] for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0_board.xdc] for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0.xdc] for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/blockdesign_proc_sys_reset_0_0.xdc] for cell 'blockdesign_i/connection_embedded/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0_board.xdc] for cell 'blockdesign_i/connection_embedded/status_led_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0_board.xdc] for cell 'blockdesign_i/connection_embedded/status_led_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0.xdc] for cell 'blockdesign_i/connection_embedded/status_led_RnM/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_axi_gpio_3_0/blockdesign_axi_gpio_3_0.xdc] for cell 'blockdesign_i/connection_embedded/status_led_RnM/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_fifo_generator_0_0/blockdesign_fifo_generator_0_0.xdc] for cell 'blockdesign_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.gen/sources_1/bd/blockdesign/ip/blockdesign_fifo_generator_0_0/blockdesign_fifo_generator_0_0.xdc] for cell 'blockdesign_i/fifo_generator_0/U0'
Parsing XDC File [C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2028.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.910 ; gain = 606.336
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2051.902 ; gain = 22.992

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17e8737df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.031 ; gain = 543.129

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 192453132

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 58 cells
INFO: [Opt 31-1021] In phase Retarget, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1989ee0c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1124a5af5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 195 cells
INFO: [Opt 31-1021] In phase Sweep, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_BUFG_inst to drive 32 load(s) on clock net blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1a3a934d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.433 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 124453798

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1239d8c1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.588 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              58  |                                              6  |
|  Constant propagation         |               4  |              10  |                                              4  |
|  Sweep                        |               0  |             195  |                                             10  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              5  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2943.082 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c6ced89a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2943.082 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c6ced89a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2943.082 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c6ced89a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2943.082 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2943.082 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c6ced89a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2943.082 ; gain = 914.172
INFO: [runtcl-4] Executing : report_drc -file blockdesign_wrapper_drc_opted.rpt -pb blockdesign_wrapper_drc_opted.pb -rpx blockdesign_wrapper_drc_opted.rpx
Command: report_drc -file blockdesign_wrapper_drc_opted.rpt -pb blockdesign_wrapper_drc_opted.pb -rpx blockdesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3b879298

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2943.082 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6e3f241

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.663 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cebe30b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cebe30b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cebe30b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2091d9c60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2082e5ba4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2082e5ba4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 197e5c731

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 41 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 0 LUT, combined 18 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2943.082 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             18  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             18  |                    18  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1aceb7f69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1d0e04e1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d0e04e1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d72229b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: aad4434a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e9e4df82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1762fb857

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b4f398b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ab2db4b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 120f2dda6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 120f2dda6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 142cf34cf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.744 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ad884235

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ad884235

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 142cf34cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.744. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18065ff43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18065ff43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18065ff43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18065ff43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 18065ff43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2943.082 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d05af715

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000
Ending Placer Task | Checksum: 17235f405

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file blockdesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file blockdesign_wrapper_utilization_placed.rpt -pb blockdesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file blockdesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2943.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 2951.914 ; gain = 8.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2953.398 ; gain = 1.484
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 2980.109 ; gain = 20.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dfac395c ConstDB: 0 ShapeSum: 9289baa9 RouteDB: 0
Post Restoration Checksum: NetGraph: 5fc803b7 | NumContArr: 5389dcf1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: cc5c3655

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3070.641 ; gain = 89.359

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cc5c3655

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3070.641 ; gain = 89.359

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cc5c3655

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3070.641 ; gain = 89.359
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2658e8bdc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3088.590 ; gain = 107.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.788  | TNS=0.000  | WHS=-0.187 | THS=-27.339|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00253702 %
  Global Horizontal Routing Utilization  = 0.00126775 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2045
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2041
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 2c342632a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c342632a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3088.590 ; gain = 107.309
Phase 3 Initial Routing | Checksum: 2c9b73379

Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.375  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1963b062e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.375  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11d4cecff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309
Phase 4 Rip-up And Reroute | Checksum: 11d4cecff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11d4cecff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11d4cecff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309
Phase 5 Delay and Skew Optimization | Checksum: 11d4cecff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7c4ee255

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.506  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13a3bd15a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309
Phase 6 Post Hold Fix | Checksum: 13a3bd15a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.276898 %
  Global Horizontal Routing Utilization  = 0.344828 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 660a50bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 660a50bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12f1e62e6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.506  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12f1e62e6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 14f6619a3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3088.590 ; gain = 107.309

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3088.590 ; gain = 108.480
INFO: [runtcl-4] Executing : report_drc -file blockdesign_wrapper_drc_routed.rpt -pb blockdesign_wrapper_drc_routed.pb -rpx blockdesign_wrapper_drc_routed.rpx
Command: report_drc -file blockdesign_wrapper_drc_routed.rpt -pb blockdesign_wrapper_drc_routed.pb -rpx blockdesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file blockdesign_wrapper_methodology_drc_routed.rpt -pb blockdesign_wrapper_methodology_drc_routed.pb -rpx blockdesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file blockdesign_wrapper_methodology_drc_routed.rpt -pb blockdesign_wrapper_methodology_drc_routed.pb -rpx blockdesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
Command: report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file blockdesign_wrapper_route_status.rpt -pb blockdesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file blockdesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file blockdesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file blockdesign_wrapper_bus_skew_routed.rpt -pb blockdesign_wrapper_bus_skew_routed.pb -rpx blockdesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 3128.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/mo8-digitaal-zender/mo8-digitaal-zender/mo8-digitaal-zender.runs/impl_1/blockdesign_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force blockdesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/keypad_0/U0/Row_0_reg_i_2_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/keypad_0/U0/Row_0_reg_i_2/O, cell blockdesign_i/keypad_0/U0/Row_0_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 3 net(s) have no routable loads. The problem bus(es) and/or net(s) are blockdesign_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, blockdesign_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, and blockdesign_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blockdesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3685.234 ; gain = 556.523
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 16:38:47 2024...
