# RISC-V C910 [TH1520] Accelerator Development Platform

A minimal, bare-metal development framework for the T-Head C910 (RISC-V 64-bit) processor, running FreeRTOS. This project serves as a baseline for developing and testing custom hardware accelerators (RoCC/MMIO). This project explores a full-stack **Hostâ€“Accelerator architecture** for accelerating equivariant neural networks (MACE)

## ðŸ“Š Project Status

This repository implements a custom Verilog-based Neural Processing Unit (NPU).
Development is ongoing and tracked at a module and feature level. Progress is tracked using GitHub Milestones. High-level status is summarized below.

### Overall Progress
- [x] High-level architecture definition
- [x] Instruction set specification
- [ ] Compute core (MAC array)
- [ ] Memory subsystem
- [ ] DMA / data movement engine
- [ ] Control & scheduler
- [ ] Verification (testbenches)
- [ ] FPGA prototype
- [ ] Documentation & examples

## Project Structure

```text
.
â”œâ”€â”€ app/            # User application and FreeRTOSConfig
â”œâ”€â”€ freertos/       # FreeRTOS Kernel source
â”œâ”€â”€ platform/       # Board Support Package (BSP)
â”‚   â”œâ”€â”€ c910/       # Startup code, Linker scripts, IRQ handling
â”‚   â””â”€â”€ drivers/    # Custom Accelerator drivers
â””â”€â”€ Makefile        # Build system


Prerequisites
Toolchain: Xuantie RISC-V GNU Toolchain (supporting rv64gcv0p7).

Hardware/Sim: C910-based SoC or QEMU instance.

Build Instructions
Set Toolchain Path: Ensure riscv64-unknown-elf-gcc is in your PATH.

Build Firmware:

Bash

make
This generates build/firmware.elf.

Configuration
Memory Map: Edit platform/c910/linker.ld to match your target RAM layout.

Peripherals: UART and Timer addresses are defined in platform/c910/.

Vector Extensions: The C910 uses RVV 0.7.1. Ensure ARCH_FLAGS in Makefile matches your hardware support.


