
GrzalekV4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000137cc  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  08013a20  08013a20  00014a20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080140a4  080140a4  000161d4  2**0
                  CONTENTS
  4 .ARM          00000008  080140a4  080140a4  000150a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080140ac  080140ac  000161d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080140ac  080140ac  000150ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080140b0  080140b0  000150b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080140b4  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200001d4  08014288  000161d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  08014288  000164ec  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000161d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000239b1  00000000  00000000  0001620a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036eb  00000000  00000000  00039bbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b8  00000000  00000000  0003d2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000128f  00000000  00000000  0003ea60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037efe  00000000  00000000  0003fcef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001edcd  00000000  00000000  00077bed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00155f97  00000000  00000000  000969ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ec951  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008330  00000000  00000000  001ec994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001f4cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	08013a04 	.word	0x08013a04

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	08013a04 	.word	0x08013a04

08000290 <strcmp>:
 8000290:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000294:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000298:	2a01      	cmp	r2, #1
 800029a:	bf28      	it	cs
 800029c:	429a      	cmpcs	r2, r3
 800029e:	d0f7      	beq.n	8000290 <strcmp>
 80002a0:	1ad0      	subs	r0, r2, r3
 80002a2:	4770      	bx	lr

080002a4 <strlen>:
 80002a4:	4603      	mov	r3, r0
 80002a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d1fb      	bne.n	80002a6 <strlen+0x2>
 80002ae:	1a18      	subs	r0, r3, r0
 80002b0:	3801      	subs	r0, #1
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_drsub>:
 80002b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b8:	e002      	b.n	80002c0 <__adddf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_dsub>:
 80002bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002c0 <__adddf3>:
 80002c0:	b530      	push	{r4, r5, lr}
 80002c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ca:	ea94 0f05 	teq	r4, r5
 80002ce:	bf08      	it	eq
 80002d0:	ea90 0f02 	teqeq	r0, r2
 80002d4:	bf1f      	itttt	ne
 80002d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e6:	f000 80e2 	beq.w	80004ae <__adddf3+0x1ee>
 80002ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f2:	bfb8      	it	lt
 80002f4:	426d      	neglt	r5, r5
 80002f6:	dd0c      	ble.n	8000312 <__adddf3+0x52>
 80002f8:	442c      	add	r4, r5
 80002fa:	ea80 0202 	eor.w	r2, r0, r2
 80002fe:	ea81 0303 	eor.w	r3, r1, r3
 8000302:	ea82 0000 	eor.w	r0, r2, r0
 8000306:	ea83 0101 	eor.w	r1, r3, r1
 800030a:	ea80 0202 	eor.w	r2, r0, r2
 800030e:	ea81 0303 	eor.w	r3, r1, r3
 8000312:	2d36      	cmp	r5, #54	@ 0x36
 8000314:	bf88      	it	hi
 8000316:	bd30      	pophi	{r4, r5, pc}
 8000318:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800031c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000320:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000324:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x70>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000334:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000338:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x84>
 800033e:	4252      	negs	r2, r2
 8000340:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000344:	ea94 0f05 	teq	r4, r5
 8000348:	f000 80a7 	beq.w	800049a <__adddf3+0x1da>
 800034c:	f1a4 0401 	sub.w	r4, r4, #1
 8000350:	f1d5 0e20 	rsbs	lr, r5, #32
 8000354:	db0d      	blt.n	8000372 <__adddf3+0xb2>
 8000356:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035a:	fa22 f205 	lsr.w	r2, r2, r5
 800035e:	1880      	adds	r0, r0, r2
 8000360:	f141 0100 	adc.w	r1, r1, #0
 8000364:	fa03 f20e 	lsl.w	r2, r3, lr
 8000368:	1880      	adds	r0, r0, r2
 800036a:	fa43 f305 	asr.w	r3, r3, r5
 800036e:	4159      	adcs	r1, r3
 8000370:	e00e      	b.n	8000390 <__adddf3+0xd0>
 8000372:	f1a5 0520 	sub.w	r5, r5, #32
 8000376:	f10e 0e20 	add.w	lr, lr, #32
 800037a:	2a01      	cmp	r2, #1
 800037c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000380:	bf28      	it	cs
 8000382:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	18c0      	adds	r0, r0, r3
 800038c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000390:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000394:	d507      	bpl.n	80003a6 <__adddf3+0xe6>
 8000396:	f04f 0e00 	mov.w	lr, #0
 800039a:	f1dc 0c00 	rsbs	ip, ip, #0
 800039e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003aa:	d31b      	bcc.n	80003e4 <__adddf3+0x124>
 80003ac:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003b0:	d30c      	bcc.n	80003cc <__adddf3+0x10c>
 80003b2:	0849      	lsrs	r1, r1, #1
 80003b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003bc:	f104 0401 	add.w	r4, r4, #1
 80003c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c8:	f080 809a 	bcs.w	8000500 <__adddf3+0x240>
 80003cc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003d0:	bf08      	it	eq
 80003d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d6:	f150 0000 	adcs.w	r0, r0, #0
 80003da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003de:	ea41 0105 	orr.w	r1, r1, r5
 80003e2:	bd30      	pop	{r4, r5, pc}
 80003e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e8:	4140      	adcs	r0, r0
 80003ea:	eb41 0101 	adc.w	r1, r1, r1
 80003ee:	3c01      	subs	r4, #1
 80003f0:	bf28      	it	cs
 80003f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f6:	d2e9      	bcs.n	80003cc <__adddf3+0x10c>
 80003f8:	f091 0f00 	teq	r1, #0
 80003fc:	bf04      	itt	eq
 80003fe:	4601      	moveq	r1, r0
 8000400:	2000      	moveq	r0, #0
 8000402:	fab1 f381 	clz	r3, r1
 8000406:	bf08      	it	eq
 8000408:	3320      	addeq	r3, #32
 800040a:	f1a3 030b 	sub.w	r3, r3, #11
 800040e:	f1b3 0220 	subs.w	r2, r3, #32
 8000412:	da0c      	bge.n	800042e <__adddf3+0x16e>
 8000414:	320c      	adds	r2, #12
 8000416:	dd08      	ble.n	800042a <__adddf3+0x16a>
 8000418:	f102 0c14 	add.w	ip, r2, #20
 800041c:	f1c2 020c 	rsb	r2, r2, #12
 8000420:	fa01 f00c 	lsl.w	r0, r1, ip
 8000424:	fa21 f102 	lsr.w	r1, r1, r2
 8000428:	e00c      	b.n	8000444 <__adddf3+0x184>
 800042a:	f102 0214 	add.w	r2, r2, #20
 800042e:	bfd8      	it	le
 8000430:	f1c2 0c20 	rsble	ip, r2, #32
 8000434:	fa01 f102 	lsl.w	r1, r1, r2
 8000438:	fa20 fc0c 	lsr.w	ip, r0, ip
 800043c:	bfdc      	itt	le
 800043e:	ea41 010c 	orrle.w	r1, r1, ip
 8000442:	4090      	lslle	r0, r2
 8000444:	1ae4      	subs	r4, r4, r3
 8000446:	bfa2      	ittt	ge
 8000448:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800044c:	4329      	orrge	r1, r5
 800044e:	bd30      	popge	{r4, r5, pc}
 8000450:	ea6f 0404 	mvn.w	r4, r4
 8000454:	3c1f      	subs	r4, #31
 8000456:	da1c      	bge.n	8000492 <__adddf3+0x1d2>
 8000458:	340c      	adds	r4, #12
 800045a:	dc0e      	bgt.n	800047a <__adddf3+0x1ba>
 800045c:	f104 0414 	add.w	r4, r4, #20
 8000460:	f1c4 0220 	rsb	r2, r4, #32
 8000464:	fa20 f004 	lsr.w	r0, r0, r4
 8000468:	fa01 f302 	lsl.w	r3, r1, r2
 800046c:	ea40 0003 	orr.w	r0, r0, r3
 8000470:	fa21 f304 	lsr.w	r3, r1, r4
 8000474:	ea45 0103 	orr.w	r1, r5, r3
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f1c4 040c 	rsb	r4, r4, #12
 800047e:	f1c4 0220 	rsb	r2, r4, #32
 8000482:	fa20 f002 	lsr.w	r0, r0, r2
 8000486:	fa01 f304 	lsl.w	r3, r1, r4
 800048a:	ea40 0003 	orr.w	r0, r0, r3
 800048e:	4629      	mov	r1, r5
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	fa21 f004 	lsr.w	r0, r1, r4
 8000496:	4629      	mov	r1, r5
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	f094 0f00 	teq	r4, #0
 800049e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004a2:	bf06      	itte	eq
 80004a4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a8:	3401      	addeq	r4, #1
 80004aa:	3d01      	subne	r5, #1
 80004ac:	e74e      	b.n	800034c <__adddf3+0x8c>
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf18      	it	ne
 80004b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b8:	d029      	beq.n	800050e <__adddf3+0x24e>
 80004ba:	ea94 0f05 	teq	r4, r5
 80004be:	bf08      	it	eq
 80004c0:	ea90 0f02 	teqeq	r0, r2
 80004c4:	d005      	beq.n	80004d2 <__adddf3+0x212>
 80004c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ca:	bf04      	itt	eq
 80004cc:	4619      	moveq	r1, r3
 80004ce:	4610      	moveq	r0, r2
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea91 0f03 	teq	r1, r3
 80004d6:	bf1e      	ittt	ne
 80004d8:	2100      	movne	r1, #0
 80004da:	2000      	movne	r0, #0
 80004dc:	bd30      	popne	{r4, r5, pc}
 80004de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e2:	d105      	bne.n	80004f0 <__adddf3+0x230>
 80004e4:	0040      	lsls	r0, r0, #1
 80004e6:	4149      	adcs	r1, r1
 80004e8:	bf28      	it	cs
 80004ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f4:	bf3c      	itt	cc
 80004f6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004fa:	bd30      	popcc	{r4, r5, pc}
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000504:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000512:	bf1a      	itte	ne
 8000514:	4619      	movne	r1, r3
 8000516:	4610      	movne	r0, r2
 8000518:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800051c:	bf1c      	itt	ne
 800051e:	460b      	movne	r3, r1
 8000520:	4602      	movne	r2, r0
 8000522:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000526:	bf06      	itte	eq
 8000528:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800052c:	ea91 0f03 	teqeq	r1, r3
 8000530:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	bf00      	nop

08000538 <__aeabi_ui2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f04f 0500 	mov.w	r5, #0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e750      	b.n	80003f8 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_i2d>:
 8000558:	f090 0f00 	teq	r0, #0
 800055c:	bf04      	itt	eq
 800055e:	2100      	moveq	r1, #0
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000568:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000570:	bf48      	it	mi
 8000572:	4240      	negmi	r0, r0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e73e      	b.n	80003f8 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_f2d>:
 800057c:	0042      	lsls	r2, r0, #1
 800057e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000582:	ea4f 0131 	mov.w	r1, r1, rrx
 8000586:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058a:	bf1f      	itttt	ne
 800058c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000590:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000594:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000598:	4770      	bxne	lr
 800059a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059e:	bf08      	it	eq
 80005a0:	4770      	bxeq	lr
 80005a2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a6:	bf04      	itt	eq
 80005a8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005bc:	e71c      	b.n	80003f8 <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_ul2d>:
 80005c0:	ea50 0201 	orrs.w	r2, r0, r1
 80005c4:	bf08      	it	eq
 80005c6:	4770      	bxeq	lr
 80005c8:	b530      	push	{r4, r5, lr}
 80005ca:	f04f 0500 	mov.w	r5, #0
 80005ce:	e00a      	b.n	80005e6 <__aeabi_l2d+0x16>

080005d0 <__aeabi_l2d>:
 80005d0:	ea50 0201 	orrs.w	r2, r0, r1
 80005d4:	bf08      	it	eq
 80005d6:	4770      	bxeq	lr
 80005d8:	b530      	push	{r4, r5, lr}
 80005da:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005de:	d502      	bpl.n	80005e6 <__aeabi_l2d+0x16>
 80005e0:	4240      	negs	r0, r0
 80005e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ea:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f2:	f43f aed8 	beq.w	80003a6 <__adddf3+0xe6>
 80005f6:	f04f 0203 	mov.w	r2, #3
 80005fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fe:	bf18      	it	ne
 8000600:	3203      	addne	r2, #3
 8000602:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000606:	bf18      	it	ne
 8000608:	3203      	addne	r2, #3
 800060a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060e:	f1c2 0320 	rsb	r3, r2, #32
 8000612:	fa00 fc03 	lsl.w	ip, r0, r3
 8000616:	fa20 f002 	lsr.w	r0, r0, r2
 800061a:	fa01 fe03 	lsl.w	lr, r1, r3
 800061e:	ea40 000e 	orr.w	r0, r0, lr
 8000622:	fa21 f102 	lsr.w	r1, r1, r2
 8000626:	4414      	add	r4, r2
 8000628:	e6bd      	b.n	80003a6 <__adddf3+0xe6>
 800062a:	bf00      	nop

0800062c <__aeabi_dmul>:
 800062c:	b570      	push	{r4, r5, r6, lr}
 800062e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000632:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000636:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063a:	bf1d      	ittte	ne
 800063c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000640:	ea94 0f0c 	teqne	r4, ip
 8000644:	ea95 0f0c 	teqne	r5, ip
 8000648:	f000 f8de 	bleq	8000808 <__aeabi_dmul+0x1dc>
 800064c:	442c      	add	r4, r5
 800064e:	ea81 0603 	eor.w	r6, r1, r3
 8000652:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000656:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065e:	bf18      	it	ne
 8000660:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800066c:	d038      	beq.n	80006e0 <__aeabi_dmul+0xb4>
 800066e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000672:	f04f 0500 	mov.w	r5, #0
 8000676:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000682:	f04f 0600 	mov.w	r6, #0
 8000686:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068a:	f09c 0f00 	teq	ip, #0
 800068e:	bf18      	it	ne
 8000690:	f04e 0e01 	orrne.w	lr, lr, #1
 8000694:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000698:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800069c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006a0:	d204      	bcs.n	80006ac <__aeabi_dmul+0x80>
 80006a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a6:	416d      	adcs	r5, r5
 80006a8:	eb46 0606 	adc.w	r6, r6, r6
 80006ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c4:	bf88      	it	hi
 80006c6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006ca:	d81e      	bhi.n	800070a <__aeabi_dmul+0xde>
 80006cc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006d0:	bf08      	it	eq
 80006d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d6:	f150 0000 	adcs.w	r0, r0, #0
 80006da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e4:	ea46 0101 	orr.w	r1, r6, r1
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	ea81 0103 	eor.w	r1, r1, r3
 80006f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f4:	bfc2      	ittt	gt
 80006f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000704:	f04f 0e00 	mov.w	lr, #0
 8000708:	3c01      	subs	r4, #1
 800070a:	f300 80ab 	bgt.w	8000864 <__aeabi_dmul+0x238>
 800070e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000712:	bfde      	ittt	le
 8000714:	2000      	movle	r0, #0
 8000716:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800071a:	bd70      	pople	{r4, r5, r6, pc}
 800071c:	f1c4 0400 	rsb	r4, r4, #0
 8000720:	3c20      	subs	r4, #32
 8000722:	da35      	bge.n	8000790 <__aeabi_dmul+0x164>
 8000724:	340c      	adds	r4, #12
 8000726:	dc1b      	bgt.n	8000760 <__aeabi_dmul+0x134>
 8000728:	f104 0414 	add.w	r4, r4, #20
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f305 	lsl.w	r3, r0, r5
 8000734:	fa20 f004 	lsr.w	r0, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea40 0002 	orr.w	r0, r0, r2
 8000740:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	fa21 f604 	lsr.w	r6, r1, r4
 8000750:	eb42 0106 	adc.w	r1, r2, r6
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f1c4 040c 	rsb	r4, r4, #12
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f304 	lsl.w	r3, r0, r4
 800076c:	fa20 f005 	lsr.w	r0, r0, r5
 8000770:	fa01 f204 	lsl.w	r2, r1, r4
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	f141 0100 	adc.w	r1, r1, #0
 8000784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000788:	bf08      	it	eq
 800078a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078e:	bd70      	pop	{r4, r5, r6, pc}
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f205 	lsl.w	r2, r0, r5
 8000798:	ea4e 0e02 	orr.w	lr, lr, r2
 800079c:	fa20 f304 	lsr.w	r3, r0, r4
 80007a0:	fa01 f205 	lsl.w	r2, r1, r5
 80007a4:	ea43 0302 	orr.w	r3, r3, r2
 80007a8:	fa21 f004 	lsr.w	r0, r1, r4
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	fa21 f204 	lsr.w	r2, r1, r4
 80007b4:	ea20 0002 	bic.w	r0, r0, r2
 80007b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c0:	bf08      	it	eq
 80007c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c6:	bd70      	pop	{r4, r5, r6, pc}
 80007c8:	f094 0f00 	teq	r4, #0
 80007cc:	d10f      	bne.n	80007ee <__aeabi_dmul+0x1c2>
 80007ce:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007d2:	0040      	lsls	r0, r0, #1
 80007d4:	eb41 0101 	adc.w	r1, r1, r1
 80007d8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3c01      	subeq	r4, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1a6>
 80007e2:	ea41 0106 	orr.w	r1, r1, r6
 80007e6:	f095 0f00 	teq	r5, #0
 80007ea:	bf18      	it	ne
 80007ec:	4770      	bxne	lr
 80007ee:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007f2:	0052      	lsls	r2, r2, #1
 80007f4:	eb43 0303 	adc.w	r3, r3, r3
 80007f8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007fc:	bf08      	it	eq
 80007fe:	3d01      	subeq	r5, #1
 8000800:	d0f7      	beq.n	80007f2 <__aeabi_dmul+0x1c6>
 8000802:	ea43 0306 	orr.w	r3, r3, r6
 8000806:	4770      	bx	lr
 8000808:	ea94 0f0c 	teq	r4, ip
 800080c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000810:	bf18      	it	ne
 8000812:	ea95 0f0c 	teqne	r5, ip
 8000816:	d00c      	beq.n	8000832 <__aeabi_dmul+0x206>
 8000818:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081c:	bf18      	it	ne
 800081e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000822:	d1d1      	bne.n	80007c8 <__aeabi_dmul+0x19c>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000836:	bf06      	itte	eq
 8000838:	4610      	moveq	r0, r2
 800083a:	4619      	moveq	r1, r3
 800083c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000840:	d019      	beq.n	8000876 <__aeabi_dmul+0x24a>
 8000842:	ea94 0f0c 	teq	r4, ip
 8000846:	d102      	bne.n	800084e <__aeabi_dmul+0x222>
 8000848:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800084c:	d113      	bne.n	8000876 <__aeabi_dmul+0x24a>
 800084e:	ea95 0f0c 	teq	r5, ip
 8000852:	d105      	bne.n	8000860 <__aeabi_dmul+0x234>
 8000854:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000858:	bf1c      	itt	ne
 800085a:	4610      	movne	r0, r2
 800085c:	4619      	movne	r1, r3
 800085e:	d10a      	bne.n	8000876 <__aeabi_dmul+0x24a>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000870:	f04f 0000 	mov.w	r0, #0
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800087a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087e:	bd70      	pop	{r4, r5, r6, pc}

08000880 <__aeabi_ddiv>:
 8000880:	b570      	push	{r4, r5, r6, lr}
 8000882:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000886:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800088a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088e:	bf1d      	ittte	ne
 8000890:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000894:	ea94 0f0c 	teqne	r4, ip
 8000898:	ea95 0f0c 	teqne	r5, ip
 800089c:	f000 f8a7 	bleq	80009ee <__aeabi_ddiv+0x16e>
 80008a0:	eba4 0405 	sub.w	r4, r4, r5
 80008a4:	ea81 0e03 	eor.w	lr, r1, r3
 80008a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b0:	f000 8088 	beq.w	80009c4 <__aeabi_ddiv+0x144>
 80008b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d8:	429d      	cmp	r5, r3
 80008da:	bf08      	it	eq
 80008dc:	4296      	cmpeq	r6, r2
 80008de:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008e2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e6:	d202      	bcs.n	80008ee <__aeabi_ddiv+0x6e>
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	1ab6      	subs	r6, r6, r2
 80008f0:	eb65 0503 	sbc.w	r5, r5, r3
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fe:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000902:	ebb6 0e02 	subs.w	lr, r6, r2
 8000906:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090a:	bf22      	ittt	cs
 800090c:	1ab6      	subcs	r6, r6, r2
 800090e:	4675      	movcs	r5, lr
 8000910:	ea40 000c 	orrcs.w	r0, r0, ip
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	ebb6 0e02 	subs.w	lr, r6, r2
 800091e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000922:	bf22      	ittt	cs
 8000924:	1ab6      	subcs	r6, r6, r2
 8000926:	4675      	movcs	r5, lr
 8000928:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800092c:	085b      	lsrs	r3, r3, #1
 800092e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000932:	ebb6 0e02 	subs.w	lr, r6, r2
 8000936:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093a:	bf22      	ittt	cs
 800093c:	1ab6      	subcs	r6, r6, r2
 800093e:	4675      	movcs	r5, lr
 8000940:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000944:	085b      	lsrs	r3, r3, #1
 8000946:	ea4f 0232 	mov.w	r2, r2, rrx
 800094a:	ebb6 0e02 	subs.w	lr, r6, r2
 800094e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000952:	bf22      	ittt	cs
 8000954:	1ab6      	subcs	r6, r6, r2
 8000956:	4675      	movcs	r5, lr
 8000958:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800095c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000960:	d018      	beq.n	8000994 <__aeabi_ddiv+0x114>
 8000962:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000966:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000972:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000976:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097e:	d1c0      	bne.n	8000902 <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	d10b      	bne.n	800099e <__aeabi_ddiv+0x11e>
 8000986:	ea41 0100 	orr.w	r1, r1, r0
 800098a:	f04f 0000 	mov.w	r0, #0
 800098e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000992:	e7b6      	b.n	8000902 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	bf04      	itt	eq
 800099a:	4301      	orreq	r1, r0
 800099c:	2000      	moveq	r0, #0
 800099e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009a2:	bf88      	it	hi
 80009a4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a8:	f63f aeaf 	bhi.w	800070a <__aeabi_dmul+0xde>
 80009ac:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b0:	bf04      	itt	eq
 80009b2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ba:	f150 0000 	adcs.w	r0, r0, #0
 80009be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c2:	bd70      	pop	{r4, r5, r6, pc}
 80009c4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009cc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d0:	bfc2      	ittt	gt
 80009d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009da:	bd70      	popgt	{r4, r5, r6, pc}
 80009dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009e0:	f04f 0e00 	mov.w	lr, #0
 80009e4:	3c01      	subs	r4, #1
 80009e6:	e690      	b.n	800070a <__aeabi_dmul+0xde>
 80009e8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ec:	e68d      	b.n	800070a <__aeabi_dmul+0xde>
 80009ee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f2:	ea94 0f0c 	teq	r4, ip
 80009f6:	bf08      	it	eq
 80009f8:	ea95 0f0c 	teqeq	r5, ip
 80009fc:	f43f af3b 	beq.w	8000876 <__aeabi_dmul+0x24a>
 8000a00:	ea94 0f0c 	teq	r4, ip
 8000a04:	d10a      	bne.n	8000a1c <__aeabi_ddiv+0x19c>
 8000a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0a:	f47f af34 	bne.w	8000876 <__aeabi_dmul+0x24a>
 8000a0e:	ea95 0f0c 	teq	r5, ip
 8000a12:	f47f af25 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e72c      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a1c:	ea95 0f0c 	teq	r5, ip
 8000a20:	d106      	bne.n	8000a30 <__aeabi_ddiv+0x1b0>
 8000a22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a26:	f43f aefd 	beq.w	8000824 <__aeabi_dmul+0x1f8>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e722      	b.n	8000876 <__aeabi_dmul+0x24a>
 8000a30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a34:	bf18      	it	ne
 8000a36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3a:	f47f aec5 	bne.w	80007c8 <__aeabi_dmul+0x19c>
 8000a3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a42:	f47f af0d 	bne.w	8000860 <__aeabi_dmul+0x234>
 8000a46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4a:	f47f aeeb 	bne.w	8000824 <__aeabi_dmul+0x1f8>
 8000a4e:	e712      	b.n	8000876 <__aeabi_dmul+0x24a>

08000a50 <__gedf2>:
 8000a50:	f04f 3cff 	mov.w	ip, #4294967295
 8000a54:	e006      	b.n	8000a64 <__cmpdf2+0x4>
 8000a56:	bf00      	nop

08000a58 <__ledf2>:
 8000a58:	f04f 0c01 	mov.w	ip, #1
 8000a5c:	e002      	b.n	8000a64 <__cmpdf2+0x4>
 8000a5e:	bf00      	nop

08000a60 <__cmpdf2>:
 8000a60:	f04f 0c01 	mov.w	ip, #1
 8000a64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7a:	d01b      	beq.n	8000ab4 <__cmpdf2+0x54>
 8000a7c:	b001      	add	sp, #4
 8000a7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a82:	bf0c      	ite	eq
 8000a84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a88:	ea91 0f03 	teqne	r1, r3
 8000a8c:	bf02      	ittt	eq
 8000a8e:	ea90 0f02 	teqeq	r0, r2
 8000a92:	2000      	moveq	r0, #0
 8000a94:	4770      	bxeq	lr
 8000a96:	f110 0f00 	cmn.w	r0, #0
 8000a9a:	ea91 0f03 	teq	r1, r3
 8000a9e:	bf58      	it	pl
 8000aa0:	4299      	cmppl	r1, r3
 8000aa2:	bf08      	it	eq
 8000aa4:	4290      	cmpeq	r0, r2
 8000aa6:	bf2c      	ite	cs
 8000aa8:	17d8      	asrcs	r0, r3, #31
 8000aaa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aae:	f040 0001 	orr.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__cmpdf2+0x64>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d107      	bne.n	8000ad4 <__cmpdf2+0x74>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d1d6      	bne.n	8000a7c <__cmpdf2+0x1c>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d0d3      	beq.n	8000a7c <__cmpdf2+0x1c>
 8000ad4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_cdrcmple>:
 8000adc:	4684      	mov	ip, r0
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4662      	mov	r2, ip
 8000ae2:	468c      	mov	ip, r1
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4663      	mov	r3, ip
 8000ae8:	e000      	b.n	8000aec <__aeabi_cdcmpeq>
 8000aea:	bf00      	nop

08000aec <__aeabi_cdcmpeq>:
 8000aec:	b501      	push	{r0, lr}
 8000aee:	f7ff ffb7 	bl	8000a60 <__cmpdf2>
 8000af2:	2800      	cmp	r0, #0
 8000af4:	bf48      	it	mi
 8000af6:	f110 0f00 	cmnmi.w	r0, #0
 8000afa:	bd01      	pop	{r0, pc}

08000afc <__aeabi_dcmpeq>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff fff4 	bl	8000aec <__aeabi_cdcmpeq>
 8000b04:	bf0c      	ite	eq
 8000b06:	2001      	moveq	r0, #1
 8000b08:	2000      	movne	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmplt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffea 	bl	8000aec <__aeabi_cdcmpeq>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmple>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffe0 	bl	8000aec <__aeabi_cdcmpeq>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpge>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffce 	bl	8000adc <__aeabi_cdrcmple>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpgt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffc4 	bl	8000adc <__aeabi_cdrcmple>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpun>:
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__aeabi_dcmpun+0x10>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d10a      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d102      	bne.n	8000b80 <__aeabi_dcmpun+0x20>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_dcmpun+0x26>
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0001 	mov.w	r0, #1
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2iz>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b94:	d215      	bcs.n	8000bc2 <__aeabi_d2iz+0x36>
 8000b96:	d511      	bpl.n	8000bbc <__aeabi_d2iz+0x30>
 8000b98:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d912      	bls.n	8000bc8 <__aeabi_d2iz+0x3c>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d105      	bne.n	8000bd4 <__aeabi_d2iz+0x48>
 8000bc8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	bf08      	it	eq
 8000bce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_d2uiz>:
 8000bdc:	004a      	lsls	r2, r1, #1
 8000bde:	d211      	bcs.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be4:	d211      	bcs.n	8000c0a <__aeabi_d2uiz+0x2e>
 8000be6:	d50d      	bpl.n	8000c04 <__aeabi_d2uiz+0x28>
 8000be8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bf0:	d40e      	bmi.n	8000c10 <__aeabi_d2uiz+0x34>
 8000bf2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfe:	fa23 f002 	lsr.w	r0, r3, r2
 8000c02:	4770      	bx	lr
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0e:	d102      	bne.n	8000c16 <__aeabi_d2uiz+0x3a>
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	4770      	bx	lr
 8000c16:	f04f 0000 	mov.w	r0, #0
 8000c1a:	4770      	bx	lr

08000c1c <__aeabi_d2f>:
 8000c1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c24:	bf24      	itt	cs
 8000c26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2e:	d90d      	bls.n	8000c4c <__aeabi_d2f+0x30>
 8000c30:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c3c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c44:	bf08      	it	eq
 8000c46:	f020 0001 	biceq.w	r0, r0, #1
 8000c4a:	4770      	bx	lr
 8000c4c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c50:	d121      	bne.n	8000c96 <__aeabi_d2f+0x7a>
 8000c52:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c56:	bfbc      	itt	lt
 8000c58:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	4770      	bxlt	lr
 8000c5e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c66:	f1c2 0218 	rsb	r2, r2, #24
 8000c6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c72:	fa20 f002 	lsr.w	r0, r0, r2
 8000c76:	bf18      	it	ne
 8000c78:	f040 0001 	orrne.w	r0, r0, #1
 8000c7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c88:	ea40 000c 	orr.w	r0, r0, ip
 8000c8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c94:	e7cc      	b.n	8000c30 <__aeabi_d2f+0x14>
 8000c96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c9a:	d107      	bne.n	8000cac <__aeabi_d2f+0x90>
 8000c9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ca0:	bf1e      	ittt	ne
 8000ca2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000caa:	4770      	bxne	lr
 8000cac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <__aeabi_uldivmod>:
 8000cbc:	b953      	cbnz	r3, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cbe:	b94a      	cbnz	r2, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cc0:	2900      	cmp	r1, #0
 8000cc2:	bf08      	it	eq
 8000cc4:	2800      	cmpeq	r0, #0
 8000cc6:	bf1c      	itt	ne
 8000cc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000ccc:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd0:	f000 b9b4 	b.w	800103c <__aeabi_idiv0>
 8000cd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cdc:	f000 f83c 	bl	8000d58 <__udivmoddi4>
 8000ce0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce8:	b004      	add	sp, #16
 8000cea:	4770      	bx	lr

08000cec <__aeabi_d2lz>:
 8000cec:	b538      	push	{r3, r4, r5, lr}
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	4604      	mov	r4, r0
 8000cf4:	460d      	mov	r5, r1
 8000cf6:	f7ff ff0b 	bl	8000b10 <__aeabi_dcmplt>
 8000cfa:	b928      	cbnz	r0, 8000d08 <__aeabi_d2lz+0x1c>
 8000cfc:	4620      	mov	r0, r4
 8000cfe:	4629      	mov	r1, r5
 8000d00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d04:	f000 b80a 	b.w	8000d1c <__aeabi_d2ulz>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0e:	f000 f805 	bl	8000d1c <__aeabi_d2ulz>
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	bd38      	pop	{r3, r4, r5, pc}
 8000d1a:	bf00      	nop

08000d1c <__aeabi_d2ulz>:
 8000d1c:	b5d0      	push	{r4, r6, r7, lr}
 8000d1e:	2200      	movs	r2, #0
 8000d20:	4b0b      	ldr	r3, [pc, #44]	@ (8000d50 <__aeabi_d2ulz+0x34>)
 8000d22:	4606      	mov	r6, r0
 8000d24:	460f      	mov	r7, r1
 8000d26:	f7ff fc81 	bl	800062c <__aeabi_dmul>
 8000d2a:	f7ff ff57 	bl	8000bdc <__aeabi_d2uiz>
 8000d2e:	4604      	mov	r4, r0
 8000d30:	f7ff fc02 	bl	8000538 <__aeabi_ui2d>
 8000d34:	2200      	movs	r2, #0
 8000d36:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <__aeabi_d2ulz+0x38>)
 8000d38:	f7ff fc78 	bl	800062c <__aeabi_dmul>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	4630      	mov	r0, r6
 8000d42:	4639      	mov	r1, r7
 8000d44:	f7ff faba 	bl	80002bc <__aeabi_dsub>
 8000d48:	f7ff ff48 	bl	8000bdc <__aeabi_d2uiz>
 8000d4c:	4621      	mov	r1, r4
 8000d4e:	bdd0      	pop	{r4, r6, r7, pc}
 8000d50:	3df00000 	.word	0x3df00000
 8000d54:	41f00000 	.word	0x41f00000

08000d58 <__udivmoddi4>:
 8000d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d5c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d5e:	460c      	mov	r4, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14d      	bne.n	8000e00 <__udivmoddi4+0xa8>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	460f      	mov	r7, r1
 8000d68:	4684      	mov	ip, r0
 8000d6a:	4696      	mov	lr, r2
 8000d6c:	fab2 f382 	clz	r3, r2
 8000d70:	d960      	bls.n	8000e34 <__udivmoddi4+0xdc>
 8000d72:	b14b      	cbz	r3, 8000d88 <__udivmoddi4+0x30>
 8000d74:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d78:	f1c3 0220 	rsb	r2, r3, #32
 8000d7c:	409f      	lsls	r7, r3
 8000d7e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d82:	fa20 f202 	lsr.w	r2, r0, r2
 8000d86:	4317      	orrs	r7, r2
 8000d88:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000d8c:	fa1f f48e 	uxth.w	r4, lr
 8000d90:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d94:	fbb7 f1f6 	udiv	r1, r7, r6
 8000d98:	fb06 7711 	mls	r7, r6, r1, r7
 8000d9c:	fb01 f004 	mul.w	r0, r1, r4
 8000da0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da4:	4290      	cmp	r0, r2
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da8:	eb1e 0202 	adds.w	r2, lr, r2
 8000dac:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db0:	d202      	bcs.n	8000db8 <__udivmoddi4+0x60>
 8000db2:	4290      	cmp	r0, r2
 8000db4:	f200 812d 	bhi.w	8001012 <__udivmoddi4+0x2ba>
 8000db8:	4639      	mov	r1, r7
 8000dba:	1a12      	subs	r2, r2, r0
 8000dbc:	fa1f fc8c 	uxth.w	ip, ip
 8000dc0:	fbb2 f0f6 	udiv	r0, r2, r6
 8000dc4:	fb06 2210 	mls	r2, r6, r0, r2
 8000dc8:	fb00 f404 	mul.w	r4, r0, r4
 8000dcc:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000dd0:	4564      	cmp	r4, ip
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x8e>
 8000dd4:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000dd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x8c>
 8000dde:	4564      	cmp	r4, ip
 8000de0:	f200 811a 	bhi.w	8001018 <__udivmoddi4+0x2c0>
 8000de4:	4610      	mov	r0, r2
 8000de6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dea:	ebac 0c04 	sub.w	ip, ip, r4
 8000dee:	2100      	movs	r1, #0
 8000df0:	b125      	cbz	r5, 8000dfc <__udivmoddi4+0xa4>
 8000df2:	fa2c f303 	lsr.w	r3, ip, r3
 8000df6:	2200      	movs	r2, #0
 8000df8:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e00:	428b      	cmp	r3, r1
 8000e02:	d905      	bls.n	8000e10 <__udivmoddi4+0xb8>
 8000e04:	b10d      	cbz	r5, 8000e0a <__udivmoddi4+0xb2>
 8000e06:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	e7f5      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000e10:	fab3 f183 	clz	r1, r3
 8000e14:	2900      	cmp	r1, #0
 8000e16:	d14d      	bne.n	8000eb4 <__udivmoddi4+0x15c>
 8000e18:	42a3      	cmp	r3, r4
 8000e1a:	f0c0 80f2 	bcc.w	8001002 <__udivmoddi4+0x2aa>
 8000e1e:	4290      	cmp	r0, r2
 8000e20:	f080 80ef 	bcs.w	8001002 <__udivmoddi4+0x2aa>
 8000e24:	4606      	mov	r6, r0
 8000e26:	4623      	mov	r3, r4
 8000e28:	4608      	mov	r0, r1
 8000e2a:	2d00      	cmp	r5, #0
 8000e2c:	d0e6      	beq.n	8000dfc <__udivmoddi4+0xa4>
 8000e2e:	e9c5 6300 	strd	r6, r3, [r5]
 8000e32:	e7e3      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f040 80a2 	bne.w	8000f7e <__udivmoddi4+0x226>
 8000e3a:	1a8a      	subs	r2, r1, r2
 8000e3c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e40:	fa1f f68e 	uxth.w	r6, lr
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb2 f4f7 	udiv	r4, r2, r7
 8000e4a:	fb07 2014 	mls	r0, r7, r4, r2
 8000e4e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000e52:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e56:	fb06 f004 	mul.w	r0, r6, r4
 8000e5a:	4290      	cmp	r0, r2
 8000e5c:	d90f      	bls.n	8000e7e <__udivmoddi4+0x126>
 8000e5e:	eb1e 0202 	adds.w	r2, lr, r2
 8000e62:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e66:	bf2c      	ite	cs
 8000e68:	f04f 0901 	movcs.w	r9, #1
 8000e6c:	f04f 0900 	movcc.w	r9, #0
 8000e70:	4290      	cmp	r0, r2
 8000e72:	d903      	bls.n	8000e7c <__udivmoddi4+0x124>
 8000e74:	f1b9 0f00 	cmp.w	r9, #0
 8000e78:	f000 80c8 	beq.w	800100c <__udivmoddi4+0x2b4>
 8000e7c:	4644      	mov	r4, r8
 8000e7e:	1a12      	subs	r2, r2, r0
 8000e80:	fa1f fc8c 	uxth.w	ip, ip
 8000e84:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e88:	fb07 2210 	mls	r2, r7, r0, r2
 8000e8c:	fb00 f606 	mul.w	r6, r0, r6
 8000e90:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000e94:	4566      	cmp	r6, ip
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x152>
 8000e98:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000e9c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x150>
 8000ea2:	4566      	cmp	r6, ip
 8000ea4:	f200 80bb 	bhi.w	800101e <__udivmoddi4+0x2c6>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	ebac 0c06 	sub.w	ip, ip, r6
 8000eae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000eb2:	e79d      	b.n	8000df0 <__udivmoddi4+0x98>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa04 fe01 	lsl.w	lr, r4, r1
 8000ebe:	fa22 f706 	lsr.w	r7, r2, r6
 8000ec2:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec6:	40f4      	lsrs	r4, r6
 8000ec8:	408a      	lsls	r2, r1
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	ea4e 030c 	orr.w	r3, lr, ip
 8000ed0:	fa00 fe01 	lsl.w	lr, r0, r1
 8000ed4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ed8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ee4:	fb08 4410 	mls	r4, r8, r0, r4
 8000ee8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eec:	fb00 f90c 	mul.w	r9, r0, ip
 8000ef0:	45a1      	cmp	r9, r4
 8000ef2:	d90e      	bls.n	8000f12 <__udivmoddi4+0x1ba>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000efa:	bf2c      	ite	cs
 8000efc:	f04f 0b01 	movcs.w	fp, #1
 8000f00:	f04f 0b00 	movcc.w	fp, #0
 8000f04:	45a1      	cmp	r9, r4
 8000f06:	d903      	bls.n	8000f10 <__udivmoddi4+0x1b8>
 8000f08:	f1bb 0f00 	cmp.w	fp, #0
 8000f0c:	f000 8093 	beq.w	8001036 <__udivmoddi4+0x2de>
 8000f10:	4650      	mov	r0, sl
 8000f12:	eba4 0409 	sub.w	r4, r4, r9
 8000f16:	fa1f f983 	uxth.w	r9, r3
 8000f1a:	fbb4 f3f8 	udiv	r3, r4, r8
 8000f1e:	fb08 4413 	mls	r4, r8, r3, r4
 8000f22:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f26:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d906      	bls.n	8000f3c <__udivmoddi4+0x1e4>
 8000f2e:	193c      	adds	r4, r7, r4
 8000f30:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f34:	d201      	bcs.n	8000f3a <__udivmoddi4+0x1e2>
 8000f36:	45a4      	cmp	ip, r4
 8000f38:	d87a      	bhi.n	8001030 <__udivmoddi4+0x2d8>
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f40:	eba4 040c 	sub.w	r4, r4, ip
 8000f44:	fba0 9802 	umull	r9, r8, r0, r2
 8000f48:	4544      	cmp	r4, r8
 8000f4a:	46cc      	mov	ip, r9
 8000f4c:	4643      	mov	r3, r8
 8000f4e:	d302      	bcc.n	8000f56 <__udivmoddi4+0x1fe>
 8000f50:	d106      	bne.n	8000f60 <__udivmoddi4+0x208>
 8000f52:	45ce      	cmp	lr, r9
 8000f54:	d204      	bcs.n	8000f60 <__udivmoddi4+0x208>
 8000f56:	3801      	subs	r0, #1
 8000f58:	ebb9 0c02 	subs.w	ip, r9, r2
 8000f5c:	eb68 0307 	sbc.w	r3, r8, r7
 8000f60:	b15d      	cbz	r5, 8000f7a <__udivmoddi4+0x222>
 8000f62:	ebbe 020c 	subs.w	r2, lr, ip
 8000f66:	eb64 0403 	sbc.w	r4, r4, r3
 8000f6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f72:	40cc      	lsrs	r4, r1
 8000f74:	431e      	orrs	r6, r3
 8000f76:	e9c5 6400 	strd	r6, r4, [r5]
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	e73e      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000f7e:	fa02 fe03 	lsl.w	lr, r2, r3
 8000f82:	f1c3 0120 	rsb	r1, r3, #32
 8000f86:	fa04 f203 	lsl.w	r2, r4, r3
 8000f8a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000f8e:	40cc      	lsrs	r4, r1
 8000f90:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000f94:	fa20 f101 	lsr.w	r1, r0, r1
 8000f98:	fa1f f68e 	uxth.w	r6, lr
 8000f9c:	fbb4 f0f7 	udiv	r0, r4, r7
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	fb07 4410 	mls	r4, r7, r0, r4
 8000fa6:	0c11      	lsrs	r1, r2, #16
 8000fa8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000fac:	fb00 f406 	mul.w	r4, r0, r6
 8000fb0:	428c      	cmp	r4, r1
 8000fb2:	d90e      	bls.n	8000fd2 <__udivmoddi4+0x27a>
 8000fb4:	eb1e 0101 	adds.w	r1, lr, r1
 8000fb8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fbc:	bf2c      	ite	cs
 8000fbe:	f04f 0901 	movcs.w	r9, #1
 8000fc2:	f04f 0900 	movcc.w	r9, #0
 8000fc6:	428c      	cmp	r4, r1
 8000fc8:	d902      	bls.n	8000fd0 <__udivmoddi4+0x278>
 8000fca:	f1b9 0f00 	cmp.w	r9, #0
 8000fce:	d02c      	beq.n	800102a <__udivmoddi4+0x2d2>
 8000fd0:	4640      	mov	r0, r8
 8000fd2:	1b09      	subs	r1, r1, r4
 8000fd4:	b292      	uxth	r2, r2
 8000fd6:	fbb1 f4f7 	udiv	r4, r1, r7
 8000fda:	fb07 1114 	mls	r1, r7, r4, r1
 8000fde:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe2:	fb04 f106 	mul.w	r1, r4, r6
 8000fe6:	4291      	cmp	r1, r2
 8000fe8:	d907      	bls.n	8000ffa <__udivmoddi4+0x2a2>
 8000fea:	eb1e 0202 	adds.w	r2, lr, r2
 8000fee:	f104 38ff 	add.w	r8, r4, #4294967295
 8000ff2:	d201      	bcs.n	8000ff8 <__udivmoddi4+0x2a0>
 8000ff4:	4291      	cmp	r1, r2
 8000ff6:	d815      	bhi.n	8001024 <__udivmoddi4+0x2cc>
 8000ff8:	4644      	mov	r4, r8
 8000ffa:	1a52      	subs	r2, r2, r1
 8000ffc:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8001000:	e721      	b.n	8000e46 <__udivmoddi4+0xee>
 8001002:	1a86      	subs	r6, r0, r2
 8001004:	eb64 0303 	sbc.w	r3, r4, r3
 8001008:	2001      	movs	r0, #1
 800100a:	e70e      	b.n	8000e2a <__udivmoddi4+0xd2>
 800100c:	3c02      	subs	r4, #2
 800100e:	4472      	add	r2, lr
 8001010:	e735      	b.n	8000e7e <__udivmoddi4+0x126>
 8001012:	3902      	subs	r1, #2
 8001014:	4472      	add	r2, lr
 8001016:	e6d0      	b.n	8000dba <__udivmoddi4+0x62>
 8001018:	44f4      	add	ip, lr
 800101a:	3802      	subs	r0, #2
 800101c:	e6e3      	b.n	8000de6 <__udivmoddi4+0x8e>
 800101e:	44f4      	add	ip, lr
 8001020:	3802      	subs	r0, #2
 8001022:	e742      	b.n	8000eaa <__udivmoddi4+0x152>
 8001024:	3c02      	subs	r4, #2
 8001026:	4472      	add	r2, lr
 8001028:	e7e7      	b.n	8000ffa <__udivmoddi4+0x2a2>
 800102a:	3802      	subs	r0, #2
 800102c:	4471      	add	r1, lr
 800102e:	e7d0      	b.n	8000fd2 <__udivmoddi4+0x27a>
 8001030:	3b02      	subs	r3, #2
 8001032:	443c      	add	r4, r7
 8001034:	e782      	b.n	8000f3c <__udivmoddi4+0x1e4>
 8001036:	3802      	subs	r0, #2
 8001038:	443c      	add	r4, r7
 800103a:	e76a      	b.n	8000f12 <__udivmoddi4+0x1ba>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af04      	add	r7, sp, #16
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <BMP280_Read8+0x38>)
 8001050:	6818      	ldr	r0, [r3, #0]
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	b29a      	uxth	r2, r3
 8001056:	230a      	movs	r3, #10
 8001058:	9302      	str	r3, [sp, #8]
 800105a:	2301      	movs	r3, #1
 800105c:	9301      	str	r3, [sp, #4]
 800105e:	f107 030f 	add.w	r3, r7, #15
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2301      	movs	r3, #1
 8001066:	21ec      	movs	r1, #236	@ 0xec
 8001068:	f003 ff46 	bl	8004ef8 <HAL_I2C_Mem_Read>
  return tmp;
 800106c:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200001f0 	.word	0x200001f0

0800107c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af04      	add	r7, sp, #16
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8001086:	4b0d      	ldr	r3, [pc, #52]	@ (80010bc <BMP280_Read16+0x40>)
 8001088:	6818      	ldr	r0, [r3, #0]
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	b29a      	uxth	r2, r3
 800108e:	230a      	movs	r3, #10
 8001090:	9302      	str	r3, [sp, #8]
 8001092:	2302      	movs	r3, #2
 8001094:	9301      	str	r3, [sp, #4]
 8001096:	f107 030c 	add.w	r3, r7, #12
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	21ec      	movs	r1, #236	@ 0xec
 80010a0:	f003 ff2a 	bl	8004ef8 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 80010a4:	7b3b      	ldrb	r3, [r7, #12]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	7b7b      	ldrb	r3, [r7, #13]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	200001f0 	.word	0x200001f0

080010c0 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff ffd5 	bl	800107c <BMP280_Read16>
 80010d2:	4603      	mov	r3, r0
 80010d4:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 80010d6:	89fb      	ldrh	r3, [r7, #14]
 80010d8:	0a1b      	lsrs	r3, r3, #8
 80010da:	b29b      	uxth	r3, r3
 80010dc:	b21a      	sxth	r2, r3
 80010de:	89fb      	ldrh	r3, [r7, #14]
 80010e0:	021b      	lsls	r3, r3, #8
 80010e2:	b21b      	sxth	r3, r3
 80010e4:	4313      	orrs	r3, r2
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	b29b      	uxth	r3, r3
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
	...

080010f4 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af04      	add	r7, sp, #16
 80010fa:	4603      	mov	r3, r0
 80010fc:	460a      	mov	r2, r1
 80010fe:	71fb      	strb	r3, [r7, #7]
 8001100:	4613      	mov	r3, r2
 8001102:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <BMP280_Write8+0x34>)
 8001106:	6818      	ldr	r0, [r3, #0]
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	b29a      	uxth	r2, r3
 800110c:	230a      	movs	r3, #10
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	2301      	movs	r3, #1
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	1dbb      	adds	r3, r7, #6
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2301      	movs	r3, #1
 800111a:	21ec      	movs	r1, #236	@ 0xec
 800111c:	f003 fdd8 	bl	8004cd0 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200001f0 	.word	0x200001f0

0800112c <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af04      	add	r7, sp, #16
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8001136:	4b0d      	ldr	r3, [pc, #52]	@ (800116c <BMP280_Read24+0x40>)
 8001138:	6818      	ldr	r0, [r3, #0]
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	b29a      	uxth	r2, r3
 800113e:	230a      	movs	r3, #10
 8001140:	9302      	str	r3, [sp, #8]
 8001142:	2303      	movs	r3, #3
 8001144:	9301      	str	r3, [sp, #4]
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2301      	movs	r3, #1
 800114e:	21ec      	movs	r1, #236	@ 0xec
 8001150:	f003 fed2 	bl	8004ef8 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001154:	7b3b      	ldrb	r3, [r7, #12]
 8001156:	041a      	lsls	r2, r3, #16
 8001158:	7b7b      	ldrb	r3, [r7, #13]
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	4313      	orrs	r3, r2
 800115e:	7bba      	ldrb	r2, [r7, #14]
 8001160:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8001162:	4618      	mov	r0, r3
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200001f0 	.word	0x200001f0

08001170 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	4608      	mov	r0, r1
 800117a:	4611      	mov	r1, r2
 800117c:	461a      	mov	r2, r3
 800117e:	4603      	mov	r3, r0
 8001180:	70fb      	strb	r3, [r7, #3]
 8001182:	460b      	mov	r3, r1
 8001184:	70bb      	strb	r3, [r7, #2]
 8001186:	4613      	mov	r3, r2
 8001188:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800118a:	4a48      	ldr	r2, [pc, #288]	@ (80012ac <BMP280_Init+0x13c>)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001190:	787b      	ldrb	r3, [r7, #1]
 8001192:	2b03      	cmp	r3, #3
 8001194:	d901      	bls.n	800119a <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8001196:	2303      	movs	r3, #3
 8001198:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800119a:	4a45      	ldr	r2, [pc, #276]	@ (80012b0 <BMP280_Init+0x140>)
 800119c:	787b      	ldrb	r3, [r7, #1]
 800119e:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 80011a0:	787b      	ldrb	r3, [r7, #1]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d101      	bne.n	80011aa <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 80011a6:	2300      	movs	r3, #0
 80011a8:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 80011aa:	78fb      	ldrb	r3, [r7, #3]
 80011ac:	2b05      	cmp	r3, #5
 80011ae:	d901      	bls.n	80011b4 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 80011b0:	2305      	movs	r3, #5
 80011b2:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 80011b4:	4a3f      	ldr	r2, [pc, #252]	@ (80012b4 <BMP280_Init+0x144>)
 80011b6:	78fb      	ldrb	r3, [r7, #3]
 80011b8:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 80011ba:	78bb      	ldrb	r3, [r7, #2]
 80011bc:	2b05      	cmp	r3, #5
 80011be:	d901      	bls.n	80011c4 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 80011c0:	2305      	movs	r3, #5
 80011c2:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 80011c4:	4a3c      	ldr	r2, [pc, #240]	@ (80012b8 <BMP280_Init+0x148>)
 80011c6:	78bb      	ldrb	r3, [r7, #2]
 80011c8:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 80011ca:	bf00      	nop
 80011cc:	20d0      	movs	r0, #208	@ 0xd0
 80011ce:	f7ff ff37 	bl	8001040 <BMP280_Read8>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b58      	cmp	r3, #88	@ 0x58
 80011d6:	d1f9      	bne.n	80011cc <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 80011d8:	2088      	movs	r0, #136	@ 0x88
 80011da:	f7ff ff71 	bl	80010c0 <BMP280_Read16LE>
 80011de:	4603      	mov	r3, r0
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b36      	ldr	r3, [pc, #216]	@ (80012bc <BMP280_Init+0x14c>)
 80011e4:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 80011e6:	208a      	movs	r0, #138	@ 0x8a
 80011e8:	f7ff ff6a 	bl	80010c0 <BMP280_Read16LE>
 80011ec:	4603      	mov	r3, r0
 80011ee:	b21a      	sxth	r2, r3
 80011f0:	4b33      	ldr	r3, [pc, #204]	@ (80012c0 <BMP280_Init+0x150>)
 80011f2:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 80011f4:	208c      	movs	r0, #140	@ 0x8c
 80011f6:	f7ff ff63 	bl	80010c0 <BMP280_Read16LE>
 80011fa:	4603      	mov	r3, r0
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	4b31      	ldr	r3, [pc, #196]	@ (80012c4 <BMP280_Init+0x154>)
 8001200:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8001202:	208e      	movs	r0, #142	@ 0x8e
 8001204:	f7ff ff5c 	bl	80010c0 <BMP280_Read16LE>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	4b2e      	ldr	r3, [pc, #184]	@ (80012c8 <BMP280_Init+0x158>)
 800120e:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8001210:	2090      	movs	r0, #144	@ 0x90
 8001212:	f7ff ff55 	bl	80010c0 <BMP280_Read16LE>
 8001216:	4603      	mov	r3, r0
 8001218:	b21a      	sxth	r2, r3
 800121a:	4b2c      	ldr	r3, [pc, #176]	@ (80012cc <BMP280_Init+0x15c>)
 800121c:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 800121e:	2092      	movs	r0, #146	@ 0x92
 8001220:	f7ff ff4e 	bl	80010c0 <BMP280_Read16LE>
 8001224:	4603      	mov	r3, r0
 8001226:	b21a      	sxth	r2, r3
 8001228:	4b29      	ldr	r3, [pc, #164]	@ (80012d0 <BMP280_Init+0x160>)
 800122a:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 800122c:	2094      	movs	r0, #148	@ 0x94
 800122e:	f7ff ff47 	bl	80010c0 <BMP280_Read16LE>
 8001232:	4603      	mov	r3, r0
 8001234:	b21a      	sxth	r2, r3
 8001236:	4b27      	ldr	r3, [pc, #156]	@ (80012d4 <BMP280_Init+0x164>)
 8001238:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 800123a:	2096      	movs	r0, #150	@ 0x96
 800123c:	f7ff ff40 	bl	80010c0 <BMP280_Read16LE>
 8001240:	4603      	mov	r3, r0
 8001242:	b21a      	sxth	r2, r3
 8001244:	4b24      	ldr	r3, [pc, #144]	@ (80012d8 <BMP280_Init+0x168>)
 8001246:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8001248:	2098      	movs	r0, #152	@ 0x98
 800124a:	f7ff ff39 	bl	80010c0 <BMP280_Read16LE>
 800124e:	4603      	mov	r3, r0
 8001250:	b21a      	sxth	r2, r3
 8001252:	4b22      	ldr	r3, [pc, #136]	@ (80012dc <BMP280_Init+0x16c>)
 8001254:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8001256:	209a      	movs	r0, #154	@ 0x9a
 8001258:	f7ff ff32 	bl	80010c0 <BMP280_Read16LE>
 800125c:	4603      	mov	r3, r0
 800125e:	b21a      	sxth	r2, r3
 8001260:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <BMP280_Init+0x170>)
 8001262:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8001264:	209c      	movs	r0, #156	@ 0x9c
 8001266:	f7ff ff2b 	bl	80010c0 <BMP280_Read16LE>
 800126a:	4603      	mov	r3, r0
 800126c:	b21a      	sxth	r2, r3
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <BMP280_Init+0x174>)
 8001270:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001272:	209e      	movs	r0, #158	@ 0x9e
 8001274:	f7ff ff24 	bl	80010c0 <BMP280_Read16LE>
 8001278:	4603      	mov	r3, r0
 800127a:	b21a      	sxth	r2, r3
 800127c:	4b1a      	ldr	r3, [pc, #104]	@ (80012e8 <BMP280_Init+0x178>)
 800127e:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001280:	78fb      	ldrb	r3, [r7, #3]
 8001282:	015b      	lsls	r3, r3, #5
 8001284:	b25a      	sxtb	r2, r3
 8001286:	78bb      	ldrb	r3, [r7, #2]
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	b25b      	sxtb	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b25a      	sxtb	r2, r3
 8001290:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001294:	4313      	orrs	r3, r2
 8001296:	b25b      	sxtb	r3, r3
 8001298:	b2db      	uxtb	r3, r3
 800129a:	4619      	mov	r1, r3
 800129c:	20f4      	movs	r0, #244	@ 0xf4
 800129e:	f7ff ff29 	bl	80010f4 <BMP280_Write8>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200001f0 	.word	0x200001f0
 80012b0:	200001f6 	.word	0x200001f6
 80012b4:	200001f4 	.word	0x200001f4
 80012b8:	200001f5 	.word	0x200001f5
 80012bc:	2000020c 	.word	0x2000020c
 80012c0:	200001f8 	.word	0x200001f8
 80012c4:	200001fa 	.word	0x200001fa
 80012c8:	2000020e 	.word	0x2000020e
 80012cc:	200001fc 	.word	0x200001fc
 80012d0:	200001fe 	.word	0x200001fe
 80012d4:	20000200 	.word	0x20000200
 80012d8:	20000202 	.word	0x20000202
 80012dc:	20000204 	.word	0x20000204
 80012e0:	20000206 	.word	0x20000206
 80012e4:	20000208 	.word	0x20000208
 80012e8:	2000020a 	.word	0x2000020a

080012ec <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 80012f2:	4b3d      	ldr	r3, [pc, #244]	@ (80013e8 <BMP280_ReadTemperature+0xfc>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d16d      	bne.n	80013d6 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 80012fa:	20f4      	movs	r0, #244	@ 0xf4
 80012fc:	f7ff fea0 	bl	8001040 <BMP280_Read8>
 8001300:	4603      	mov	r3, r0
 8001302:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001304:	7dfb      	ldrb	r3, [r7, #23]
 8001306:	f023 0303 	bic.w	r3, r3, #3
 800130a:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8001314:	7dfb      	ldrb	r3, [r7, #23]
 8001316:	4619      	mov	r1, r3
 8001318:	20f4      	movs	r0, #244	@ 0xf4
 800131a:	f7ff feeb 	bl	80010f4 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 800131e:	20f4      	movs	r0, #244	@ 0xf4
 8001320:	f7ff fe8e 	bl	8001040 <BMP280_Read8>
 8001324:	4603      	mov	r3, r0
 8001326:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001328:	7dbb      	ldrb	r3, [r7, #22]
 800132a:	f003 0303 	and.w	r3, r3, #3
 800132e:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8001330:	7dbb      	ldrb	r3, [r7, #22]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d14f      	bne.n	80013d6 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8001336:	20f4      	movs	r0, #244	@ 0xf4
 8001338:	f7ff fe82 	bl	8001040 <BMP280_Read8>
 800133c:	4603      	mov	r3, r0
 800133e:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001340:	7dbb      	ldrb	r3, [r7, #22]
 8001342:	f003 0303 	and.w	r3, r3, #3
 8001346:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8001348:	7dbb      	ldrb	r3, [r7, #22]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d000      	beq.n	8001350 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 800134e:	e7f2      	b.n	8001336 <BMP280_ReadTemperature+0x4a>
				  break;
 8001350:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8001352:	20fa      	movs	r0, #250	@ 0xfa
 8001354:	f7ff feea 	bl	800112c <BMP280_Read24>
 8001358:	4603      	mov	r3, r0
 800135a:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	111b      	asrs	r3, r3, #4
 8001360:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	10da      	asrs	r2, r3, #3
 8001366:	4b21      	ldr	r3, [pc, #132]	@ (80013ec <BMP280_ReadTemperature+0x100>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 800136e:	4a20      	ldr	r2, [pc, #128]	@ (80013f0 <BMP280_ReadTemperature+0x104>)
 8001370:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	12db      	asrs	r3, r3, #11
 800137a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	111b      	asrs	r3, r3, #4
 8001380:	4a1a      	ldr	r2, [pc, #104]	@ (80013ec <BMP280_ReadTemperature+0x100>)
 8001382:	8812      	ldrh	r2, [r2, #0]
 8001384:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	1112      	asrs	r2, r2, #4
 800138a:	4918      	ldr	r1, [pc, #96]	@ (80013ec <BMP280_ReadTemperature+0x100>)
 800138c:	8809      	ldrh	r1, [r1, #0]
 800138e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001390:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001394:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 8001396:	4a17      	ldr	r2, [pc, #92]	@ (80013f4 <BMP280_ReadTemperature+0x108>)
 8001398:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800139c:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 80013a0:	139b      	asrs	r3, r3, #14
 80013a2:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a13      	ldr	r2, [pc, #76]	@ (80013f8 <BMP280_ReadTemperature+0x10c>)
 80013ac:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 80013ae:	4b12      	ldr	r3, [pc, #72]	@ (80013f8 <BMP280_ReadTemperature+0x10c>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	4613      	mov	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	3380      	adds	r3, #128	@ 0x80
 80013ba:	121b      	asrs	r3, r3, #8
 80013bc:	ee07 3a90 	vmov	s15, r3
 80013c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013c4:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 80013c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013cc:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80013fc <BMP280_ReadTemperature+0x110>
 80013d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013d4:	e001      	b.n	80013da <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 80013d6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001400 <BMP280_ReadTemperature+0x114>
}
 80013da:	eef0 7a47 	vmov.f32	s15, s14
 80013de:	eeb0 0a67 	vmov.f32	s0, s15
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200001f6 	.word	0x200001f6
 80013ec:	2000020c 	.word	0x2000020c
 80013f0:	200001f8 	.word	0x200001f8
 80013f4:	200001fa 	.word	0x200001fa
 80013f8:	20000210 	.word	0x20000210
 80013fc:	42c80000 	.word	0x42c80000
 8001400:	c2c60000 	.word	0xc2c60000

08001404 <__is_constant_evaluated>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
 8001408:	2300      	movs	r3, #0
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
#else
    return false;
#endif
  }
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
 8001418:	2300      	movs	r3, #0
#else
    return __builtin_is_constant_evaluated();
#endif
  }
 800141a:	4618      	mov	r0, r3
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
      {
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
 8001446:	f7ff ffdd 	bl	8001404 <__is_constant_evaluated>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d004      	beq.n	800145a <_ZNSt11char_traitsIcE6assignERcRKc+0x1e>
	  std::construct_at(__builtin_addressof(__c1), __c2);
 8001450:	6839      	ldr	r1, [r7, #0]
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 fe32 	bl	80020bc <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	else
#endif
	__c1 = __c2;
      }
 8001458:	e003      	b.n	8001462 <_ZNSt11char_traitsIcE6assignERcRKc+0x26>
	__c1 = __c2;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	781a      	ldrb	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	701a      	strb	r2, [r3, #0]
      }
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 800146a:	b580      	push	{r7, lr}
 800146c:	b082      	sub	sp, #8
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (std::__is_constant_evaluated())
 8001472:	f7ff ffc7 	bl	8001404 <__is_constant_evaluated>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d004      	beq.n	8001486 <_ZNSt11char_traitsIcE6lengthEPKc+0x1c>
	  return __gnu_cxx::char_traits<char_type>::length(__s);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f000 fe33 	bl	80020e8 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>
 8001482:	4603      	mov	r3, r0
 8001484:	e004      	b.n	8001490 <_ZNSt11char_traitsIcE6lengthEPKc+0x26>
#endif
	return __builtin_strlen(__s);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7fe ff0c 	bl	80002a4 <strlen>
 800148c:	4603      	mov	r3, r0
 800148e:	bf00      	nop
      }
 8001490:	4618      	mov	r0, r3
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <_ZNSt11char_traitsIcE4moveEPcPKcj>:
#endif
	return static_cast<const char_type*>(__builtin_memchr(__s, __a, __n));
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      move(char_type* __s1, const char_type* __s2, size_t __n)
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <_ZNSt11char_traitsIcE4moveEPcPKcj+0x16>
	  return __s1;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	e012      	b.n	80014d4 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 80014ae:	f7ff ffa9 	bl	8001404 <__is_constant_evaluated>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d006      	beq.n	80014c6 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::move(__s1, __s2, __n);
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	68b9      	ldr	r1, [r7, #8]
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f000 fe33 	bl	8002128 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>
 80014c2:	4603      	mov	r3, r0
 80014c4:	e006      	b.n	80014d4 <_ZNSt11char_traitsIcE4moveEPcPKcj+0x3c>
#endif
	return static_cast<char_type*>(__builtin_memmove(__s1, __s2, __n));
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	68b9      	ldr	r1, [r7, #8]
 80014ca:	68f8      	ldr	r0, [r7, #12]
 80014cc:	f00e fb70 	bl	800fbb0 <memmove>
 80014d0:	4603      	mov	r3, r0
 80014d2:	bf00      	nop
      }
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <_ZNSt11char_traitsIcE4copyEPcPKcj>:

      static _GLIBCXX20_CONSTEXPR char_type*
      copy(char_type* __s1, const char_type* __s2, size_t __n)
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <_ZNSt11char_traitsIcE4copyEPcPKcj+0x16>
	  return __s1;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	e015      	b.n	800151e <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 80014f2:	f7ff ff87 	bl	8001404 <__is_constant_evaluated>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d006      	beq.n	800150a <_ZNSt11char_traitsIcE4copyEPcPKcj+0x2e>
	  return __gnu_cxx::char_traits<char_type>::copy(__s1, __s2, __n);
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f000 fe49 	bl	8002198 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
 8001506:	4603      	mov	r3, r0
 8001508:	e009      	b.n	800151e <_ZNSt11char_traitsIcE4copyEPcPKcj+0x42>
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	461a      	mov	r2, r3
 8001516:	f00e fc46 	bl	800fda6 <memcpy>
 800151a:	4603      	mov	r3, r0
 800151c:	bf00      	nop
      }
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <_ZNSt11char_traitsIcE6assignEPcjc>:

      static _GLIBCXX20_CONSTEXPR char_type*
      assign(char_type* __s, size_t __n, char_type __a)
 8001526:	b580      	push	{r7, lr}
 8001528:	b084      	sub	sp, #16
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	4613      	mov	r3, r2
 8001532:	71fb      	strb	r3, [r7, #7]
      {
	if (__n == 0)
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <_ZNSt11char_traitsIcE6assignEPcjc+0x18>
	  return __s;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	e014      	b.n	8001568 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#if __cplusplus >= 202002L
	if (std::__is_constant_evaluated())
 800153e:	f7ff ff61 	bl	8001404 <__is_constant_evaluated>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d007      	beq.n	8001558 <_ZNSt11char_traitsIcE6assignEPcjc+0x32>
	  return __gnu_cxx::char_traits<char_type>::assign(__s, __n, __a);
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	461a      	mov	r2, r3
 800154c:	68b9      	ldr	r1, [r7, #8]
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f000 fe54 	bl	80021fc <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>
 8001554:	4603      	mov	r3, r0
 8001556:	e007      	b.n	8001568 <_ZNSt11char_traitsIcE6assignEPcjc+0x42>
#endif
	return static_cast<char_type*>(__builtin_memset(__s, __a, __n));
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	4619      	mov	r1, r3
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f00e fb40 	bl	800fbe4 <memset>
 8001564:	4603      	mov	r3, r0
 8001566:	bf00      	nop
      }
 8001568:	4618      	mov	r0, r3
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <_ZNSt7__cxx119to_stringEi>:
  inline string
  to_string(int __val)
#if _GLIBCXX_USE_CXX11_ABI && (__CHAR_BIT__ * __SIZEOF_INT__) <= 32
  noexcept // any 32-bit value fits in the SSO buffer
#endif
  {
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b087      	sub	sp, #28
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
    const bool __neg = __val < 0;
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	0fdb      	lsrs	r3, r3, #31
 800157e:	75fb      	strb	r3, [r7, #23]
    const unsigned __uval = __neg ? (unsigned)~__val + 1u : __val;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d002      	beq.n	800158c <_ZNSt7__cxx119to_stringEi+0x1c>
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	425b      	negs	r3, r3
 800158a:	e000      	b.n	800158e <_ZNSt7__cxx119to_stringEi+0x1e>
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	613b      	str	r3, [r7, #16]
    const auto __len = __detail::__to_chars_len(__uval);
 8001590:	210a      	movs	r1, #10
 8001592:	6938      	ldr	r0, [r7, #16]
 8001594:	f000 fe6e 	bl	8002274 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8001598:	60f8      	str	r0, [r7, #12]
    string __str(__neg + __len, '-');
 800159a:	7dfa      	ldrb	r2, [r7, #23]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	18d4      	adds	r4, r2, r3
 80015a0:	f107 0308 	add.w	r3, r7, #8
 80015a4:	4618      	mov	r0, r3
 80015a6:	f00d f9fd 	bl	800e9a4 <_ZNSaIcEC1Ev>
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	222d      	movs	r2, #45	@ 0x2d
 80015b0:	4621      	mov	r1, r4
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f000 fea9 	bl	800230a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>
 80015b8:	f107 0308 	add.w	r3, r7, #8
 80015bc:	4618      	mov	r0, r3
 80015be:	f00d f9f3 	bl	800e9a8 <_ZNSaIcED1Ev>
    __detail::__to_chars_10_impl(&__str[__neg], __len, __uval);
 80015c2:	7dfb      	ldrb	r3, [r7, #23]
 80015c4:	4619      	mov	r1, r3
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 fecc 	bl	8002364 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80015cc:	4603      	mov	r3, r0
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	68f9      	ldr	r1, [r7, #12]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 fee6 	bl	80023a4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
    return __str;
 80015d8:	bf00      	nop
  }
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	371c      	adds	r7, #28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd90      	pop	{r4, r7, pc}
	...

080015e4 <_ZNSt7__cxx119to_stringEf>:
#if _GLIBCXX_USE_C99_STDIO
  // NB: (v)snprintf vs sprintf.

  inline string
  to_string(float __val)
  {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af02      	add	r7, sp, #8
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	ed87 0a00 	vstr	s0, [r7]
    const int __n = 
 80015f0:	233a      	movs	r3, #58	@ 0x3a
 80015f2:	60fb      	str	r3, [r7, #12]
      __gnu_cxx::__numeric_traits<float>::__max_exponent10 + 20;
    return __gnu_cxx::__to_xstring<string>(&std::vsnprintf, __n,
					   "%f", __val);
 80015f4:	6838      	ldr	r0, [r7, #0]
 80015f6:	f7fe ffc1 	bl	800057c <__aeabi_f2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	e9cd 2300 	strd	r2, r3, [sp]
 8001604:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <_ZNSt7__cxx119to_stringEf+0x34>)
 8001606:	223a      	movs	r2, #58	@ 0x3a
 8001608:	4904      	ldr	r1, [pc, #16]	@ (800161c <_ZNSt7__cxx119to_stringEf+0x38>)
 800160a:	f000 ff76 	bl	80024fa <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>
  }
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	08013a20 	.word	0x08013a20
 800161c:	0800fb95 	.word	0x0800fb95

08001620 <_ZL5clampddd>:
#pragma once

static double clamp(double value, double min, double max) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	ed87 0b04 	vstr	d0, [r7, #16]
 800162a:	ed87 1b02 	vstr	d1, [r7, #8]
 800162e:	ed87 2b00 	vstr	d2, [r7]
    if (value < min) return min;
 8001632:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001636:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800163a:	f7ff fa69 	bl	8000b10 <__aeabi_dcmplt>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <_ZL5clampddd+0x2a>
 8001644:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001648:	e00d      	b.n	8001666 <_ZL5clampddd+0x46>
    if (value > max) return max;
 800164a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800164e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001652:	f7ff fa7b 	bl	8000b4c <__aeabi_dcmpgt>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d002      	beq.n	8001662 <_ZL5clampddd+0x42>
 800165c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001660:	e001      	b.n	8001666 <_ZL5clampddd+0x46>
    return value;
 8001662:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001666:	ec43 2b17 	vmov	d7, r2, r3
 800166a:	eeb0 0a47 	vmov.f32	s0, s14
 800166e:	eef0 0a67 	vmov.f32	s1, s15
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <_ZN3PIDC1Eddddddd>:

class PID {
public:
    PID(double dt, double max, double min, double Kp, double Ki, double Kd, double Tf) :
 8001678:	b5b0      	push	{r4, r5, r7, lr}
 800167a:	b090      	sub	sp, #64	@ 0x40
 800167c:	af00      	add	r7, sp, #0
 800167e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001680:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001684:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001688:	ed87 2b08 	vstr	d2, [r7, #32]
 800168c:	ed87 3b06 	vstr	d3, [r7, #24]
 8001690:	ed87 4b04 	vstr	d4, [r7, #16]
 8001694:	ed87 5b02 	vstr	d5, [r7, #8]
 8001698:	ed87 6b00 	vstr	d6, [r7]
        _dt(dt), _max(max), _min(min), _Kp(Kp), _Ki(Ki), _Kd(Kd), _Tf(Tf), _pre_error(0), _integral(0)
 800169c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800169e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80016a2:	e9c1 2300 	strd	r2, r3, [r1]
 80016a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80016ac:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80016b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016b6:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80016ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80016c0:	e9c1 2306 	strd	r2, r3, [r1, #24]
 80016c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80016ca:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80016ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
 80016d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016de:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
 80016e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
 80016f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	f04f 0300 	mov.w	r3, #0
 80016fa:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    {
    	_Tt = _Kp / _Ki;
 80016fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001700:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001706:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800170a:	f7ff f8b9 	bl	8000880 <__aeabi_ddiv>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001714:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        alpha = _Tf / (_Tf + _dt);
 8001718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800171a:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800171e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001720:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172a:	f7fe fdc9 	bl	80002c0 <__adddf3>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	4620      	mov	r0, r4
 8001734:	4629      	mov	r1, r5
 8001736:	f7ff f8a3 	bl	8000880 <__aeabi_ddiv>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001740:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        pre_D = 0;
 8001744:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        es = 0;
 8001752:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001754:	f04f 0200 	mov.w	r2, #0
 8001758:	f04f 0300 	mov.w	r3, #0
 800175c:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    }
 8001760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001762:	4618      	mov	r0, r3
 8001764:	3740      	adds	r7, #64	@ 0x40
 8001766:	46bd      	mov	sp, r7
 8001768:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800176c <_ZN3PID9calculateEdd>:

    double calculate(double yr, double y) {
 800176c:	b5b0      	push	{r4, r5, r7, lr}
 800176e:	b094      	sub	sp, #80	@ 0x50
 8001770:	af00      	add	r7, sp, #0
 8001772:	6178      	str	r0, [r7, #20]
 8001774:	ed87 0b02 	vstr	d0, [r7, #8]
 8001778:	ed87 1b00 	vstr	d1, [r7]
        
        double error = yr - y;
 800177c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001780:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001784:	f7fe fd9a 	bl	80002bc <__aeabi_dsub>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
        // ze wzgldu na zasilanie o niskim napiciu
        // dla uchybu poniej 20% bdzie dziaa jako dwu pooeniowy
        // dla testowania uatwi nam to ycie
        if(yr > y)
 8001790:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001794:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001798:	f7ff f9d8 	bl	8000b4c <__aeabi_dcmpgt>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d012      	beq.n	80017c8 <_ZN3PID9calculateEdd+0x5c>
        	if(error > 0 ) return _max;
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80017ae:	f7ff f9cd 	bl	8000b4c <__aeabi_dcmpgt>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d003      	beq.n	80017c0 <_ZN3PID9calculateEdd+0x54>
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80017be:	e0c8      	b.n	8001952 <_ZN3PID9calculateEdd+0x1e6>
        		else return _min;
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80017c6:	e0c4      	b.n	8001952 <_ZN3PID9calculateEdd+0x1e6>

        double P = _Kp * error; // P 
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80017ce:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80017d2:	f7fe ff2b 	bl	800062c <__aeabi_dmul>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        _integral += error * _dt;
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	@ 0x48
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80017ee:	f7fe ff1d 	bl	800062c <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7fe fd61 	bl	80002c0 <__adddf3>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	6979      	ldr	r1, [r7, #20]
 8001804:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
        double I = (es / _Tt + _Ki)*_integral; // I
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001814:	f7ff f834 	bl	8000880 <__aeabi_ddiv>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001826:	f7fe fd4b 	bl	80002c0 <__adddf3>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	4610      	mov	r0, r2
 8001830:	4619      	mov	r1, r3
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001838:	f7fe fef8 	bl	800062c <__aeabi_dmul>
 800183c:	4602      	mov	r2, r0
 800183e:	460b      	mov	r3, r1
 8001840:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double derivative = (error - _pre_error) / _dt;
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800184a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800184e:	f7fe fd35 	bl	80002bc <__aeabi_dsub>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4610      	mov	r0, r2
 8001858:	4619      	mov	r1, r3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001860:	f7ff f80e 	bl	8000880 <__aeabi_ddiv>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        double D = (alpha * pre_D) + ( (1 - alpha)*_Kd * derivative / _dt ); // D with filter
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001878:	f7fe fed8 	bl	800062c <__aeabi_dmul>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4614      	mov	r4, r2
 8001882:	461d      	mov	r5, r3
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800188a:	f04f 0000 	mov.w	r0, #0
 800188e:	4935      	ldr	r1, [pc, #212]	@ (8001964 <_ZN3PID9calculateEdd+0x1f8>)
 8001890:	f7fe fd14 	bl	80002bc <__aeabi_dsub>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	4610      	mov	r0, r2
 800189a:	4619      	mov	r1, r3
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80018a2:	f7fe fec3 	bl	800062c <__aeabi_dmul>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4610      	mov	r0, r2
 80018ac:	4619      	mov	r1, r3
 80018ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80018b2:	f7fe febb 	bl	800062c <__aeabi_dmul>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe ffdc 	bl	8000880 <__aeabi_ddiv>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4620      	mov	r0, r4
 80018ce:	4629      	mov	r1, r5
 80018d0:	f7fe fcf6 	bl	80002c0 <__adddf3>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        pre_D = D;
 80018dc:	6979      	ldr	r1, [r7, #20]
 80018de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80018e2:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

        double v = P+I+D;
 80018e6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80018ea:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80018ee:	f7fe fce7 	bl	80002c0 <__adddf3>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80018fa:	f7fe fce1 	bl	80002c0 <__adddf3>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	e9c7 2308 	strd	r2, r3, [r7, #32]
        double u = clamp(v, _min, _max); // saturation
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	ed93 7b04 	vldr	d7, [r3, #16]
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	ed93 6b02 	vldr	d6, [r3, #8]
 8001912:	eeb0 2a46 	vmov.f32	s4, s12
 8001916:	eef0 2a66 	vmov.f32	s5, s13
 800191a:	eeb0 1a47 	vmov.f32	s2, s14
 800191e:	eef0 1a67 	vmov.f32	s3, s15
 8001922:	ed97 0b08 	vldr	d0, [r7, #32]
 8001926:	f7ff fe7b 	bl	8001620 <_ZL5clampddd>
 800192a:	ed87 0b06 	vstr	d0, [r7, #24]

        es = v - u; // filter I 
 800192e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001932:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001936:	f7fe fcc1 	bl	80002bc <__aeabi_dsub>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	6979      	ldr	r1, [r7, #20]
 8001940:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60

        _pre_error = error;
 8001944:	6979      	ldr	r1, [r7, #20]
 8001946:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800194a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

        return u;
 800194e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
    }
 8001952:	ec43 2b17 	vmov	d7, r2, r3
 8001956:	eeb0 0a47 	vmov.f32	s0, s14
 800195a:	eef0 0a67 	vmov.f32	s1, s15
 800195e:	3750      	adds	r7, #80	@ 0x50
 8001960:	46bd      	mov	sp, r7
 8001962:	bdb0      	pop	{r4, r5, r7, pc}
 8001964:	3ff00000 	.word	0x3ff00000

08001968 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>:
private:
    UART_HandleTypeDef* _huart;
    char _buffer[64];

public:
    CsvLogger(UART_HandleTypeDef* huart) : _huart(huart) {}
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4618      	mov	r0, r3
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
	...

08001988 <_ZN9CsvLogger3logEmf>:

    void log(uint32_t timestamp, float value) {
 8001988:	b590      	push	{r4, r7, lr}
 800198a:	b089      	sub	sp, #36	@ 0x24
 800198c:	af02      	add	r7, sp, #8
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	ed87 0a01 	vstr	s0, [r7, #4]
        int len = snprintf(_buffer, sizeof(_buffer), "%lu, %.2f\r\n", timestamp, value);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	1d1c      	adds	r4, r3, #4
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7fe fdee 	bl	800057c <__aeabi_f2d>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	e9cd 2300 	strd	r2, r3, [sp]
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	4a0b      	ldr	r2, [pc, #44]	@ (80019d8 <_ZN9CsvLogger3logEmf+0x50>)
 80019ac:	2140      	movs	r1, #64	@ 0x40
 80019ae:	4620      	mov	r0, r4
 80019b0:	f00e f802 	bl	800f9b8 <sniprintf>
 80019b4:	6178      	str	r0, [r7, #20]
        if (len > 0) {
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	dd08      	ble.n	80019ce <_ZN9CsvLogger3logEmf+0x46>
            HAL_UART_Transmit(_huart, (uint8_t*)_buffer, (uint16_t)len, 100);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	1d19      	adds	r1, r3, #4
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	2364      	movs	r3, #100	@ 0x64
 80019ca:	f00a ffed 	bl	800c9a8 <HAL_UART_Transmit>
        }
    }
 80019ce:	bf00      	nop
 80019d0:	371c      	adds	r7, #28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd90      	pop	{r4, r7, pc}
 80019d6:	bf00      	nop
 80019d8:	08013a24 	.word	0x08013a24

080019dc <HAL_UART_RxCpltCallback>:
uint8_t rx_byte;
char rx_buffer[RX_BUFFER_SIZE];
uint8_t rx_index = 0;

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a4c      	ldr	r2, [pc, #304]	@ (8001b1c <HAL_UART_RxCpltCallback+0x140>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	f040 8092 	bne.w	8001b14 <HAL_UART_RxCpltCallback+0x138>
        // Sprawdzamy znak koca linii
        if (rx_byte == '\n' || rx_byte == '\r') {
 80019f0:	4b4b      	ldr	r3, [pc, #300]	@ (8001b20 <HAL_UART_RxCpltCallback+0x144>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b0a      	cmp	r3, #10
 80019f6:	d003      	beq.n	8001a00 <HAL_UART_RxCpltCallback+0x24>
 80019f8:	4b49      	ldr	r3, [pc, #292]	@ (8001b20 <HAL_UART_RxCpltCallback+0x144>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b0d      	cmp	r3, #13
 80019fe:	d175      	bne.n	8001aec <HAL_UART_RxCpltCallback+0x110>
            rx_buffer[rx_index] = '\0'; // Null-terminator
 8001a00:	4b48      	ldr	r3, [pc, #288]	@ (8001b24 <HAL_UART_RxCpltCallback+0x148>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b48      	ldr	r3, [pc, #288]	@ (8001b28 <HAL_UART_RxCpltCallback+0x14c>)
 8001a08:	2100      	movs	r1, #0
 8001a0a:	5499      	strb	r1, [r3, r2]

            if (rx_index > 0) {
 8001a0c:	4b45      	ldr	r3, [pc, #276]	@ (8001b24 <HAL_UART_RxCpltCallback+0x148>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d067      	beq.n	8001ae4 <HAL_UART_RxCpltCallback+0x108>
                if (std::sscanf(rx_buffer, "/safeData: %d", &Rn.received_number) == 1) {
 8001a14:	4a45      	ldr	r2, [pc, #276]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a16:	4946      	ldr	r1, [pc, #280]	@ (8001b30 <HAL_UART_RxCpltCallback+0x154>)
 8001a18:	4843      	ldr	r0, [pc, #268]	@ (8001b28 <HAL_UART_RxCpltCallback+0x14c>)
 8001a1a:	f00e f821 	bl	800fa60 <siscanf>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	bf0c      	ite	eq
 8001a24:	2301      	moveq	r3, #1
 8001a26:	2300      	movne	r3, #0
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d016      	beq.n	8001a5c <HAL_UART_RxCpltCallback+0x80>
                    constexpr uint16_t probes = 1000;
 8001a2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a32:	81fb      	strh	r3, [r7, #14]
                	if(!Rn.received_number) Rn.received_number = probes;
 8001a34:	4b3d      	ldr	r3, [pc, #244]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	bf0c      	ite	eq
 8001a3c:	2301      	moveq	r3, #1
 8001a3e:	2300      	movne	r3, #0
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d003      	beq.n	8001a4e <HAL_UART_RxCpltCallback+0x72>
 8001a46:	4b39      	ldr	r3, [pc, #228]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a48:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a4c:	601a      	str	r2, [r3, #0]
                	Rn.command_type = 1;
 8001a4e:	4b37      	ldr	r3, [pc, #220]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001a54:	4b35      	ldr	r3, [pc, #212]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	721a      	strb	r2, [r3, #8]
 8001a5a:	e043      	b.n	8001ae4 <HAL_UART_RxCpltCallback+0x108>
                }
                else if (!std::strcmp(rx_buffer, "/stop")) {
 8001a5c:	4935      	ldr	r1, [pc, #212]	@ (8001b34 <HAL_UART_RxCpltCallback+0x158>)
 8001a5e:	4832      	ldr	r0, [pc, #200]	@ (8001b28 <HAL_UART_RxCpltCallback+0x14c>)
 8001a60:	f7fe fc16 	bl	8000290 <strcmp>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d106      	bne.n	8001a78 <HAL_UART_RxCpltCallback+0x9c>
                    Rn.command_type = 2;
 8001a6a:	4b30      	ldr	r3, [pc, #192]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001a70:	4b2e      	ldr	r3, [pc, #184]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	721a      	strb	r2, [r3, #8]
 8001a76:	e035      	b.n	8001ae4 <HAL_UART_RxCpltCallback+0x108>
                }
                else if (!std::strcmp(rx_buffer, "/monitor")){
 8001a78:	492f      	ldr	r1, [pc, #188]	@ (8001b38 <HAL_UART_RxCpltCallback+0x15c>)
 8001a7a:	482b      	ldr	r0, [pc, #172]	@ (8001b28 <HAL_UART_RxCpltCallback+0x14c>)
 8001a7c:	f7fe fc08 	bl	8000290 <strcmp>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d106      	bne.n	8001a94 <HAL_UART_RxCpltCallback+0xb8>
                    Rn.command_type = 3;
 8001a86:	4b29      	ldr	r3, [pc, #164]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a88:	2203      	movs	r2, #3
 8001a8a:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001a8c:	4b27      	ldr	r3, [pc, #156]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	721a      	strb	r2, [r3, #8]
 8001a92:	e027      	b.n	8001ae4 <HAL_UART_RxCpltCallback+0x108>
                }
                else if (std::sscanf(rx_buffer, "/set yr: %f", &Rn.receive_float_number) == 1) {
 8001a94:	4a29      	ldr	r2, [pc, #164]	@ (8001b3c <HAL_UART_RxCpltCallback+0x160>)
 8001a96:	492a      	ldr	r1, [pc, #168]	@ (8001b40 <HAL_UART_RxCpltCallback+0x164>)
 8001a98:	4823      	ldr	r0, [pc, #140]	@ (8001b28 <HAL_UART_RxCpltCallback+0x14c>)
 8001a9a:	f00d ffe1 	bl	800fa60 <siscanf>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	bf0c      	ite	eq
 8001aa4:	2301      	moveq	r3, #1
 8001aa6:	2300      	movne	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d006      	beq.n	8001abc <HAL_UART_RxCpltCallback+0xe0>
                    Rn.command_type = 4;
 8001aae:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001ab0:	2204      	movs	r2, #4
 8001ab2:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	721a      	strb	r2, [r3, #8]
 8001aba:	e013      	b.n	8001ae4 <HAL_UART_RxCpltCallback+0x108>
                }
                else if (!std::strcmp(rx_buffer, "/status")){
 8001abc:	4921      	ldr	r1, [pc, #132]	@ (8001b44 <HAL_UART_RxCpltCallback+0x168>)
 8001abe:	481a      	ldr	r0, [pc, #104]	@ (8001b28 <HAL_UART_RxCpltCallback+0x14c>)
 8001ac0:	f7fe fbe6 	bl	8000290 <strcmp>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d106      	bne.n	8001ad8 <HAL_UART_RxCpltCallback+0xfc>
                    Rn.command_type = 5;
 8001aca:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001acc:	2205      	movs	r2, #5
 8001ace:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001ad0:	4b16      	ldr	r3, [pc, #88]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	721a      	strb	r2, [r3, #8]
 8001ad6:	e005      	b.n	8001ae4 <HAL_UART_RxCpltCallback+0x108>
                }
                else {
                    // Fallback dla samej liczby
                    Rn.command_type = 0;
 8001ad8:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	60da      	str	r2, [r3, #12]
                    Rn.new_data_ready = true;
 8001ade:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <HAL_UART_RxCpltCallback+0x150>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	721a      	strb	r2, [r3, #8]
                }
            }
            rx_index = 0; // Resetujemy bufor
 8001ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b24 <HAL_UART_RxCpltCallback+0x148>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
        } else {
 8001aea:	e00e      	b.n	8001b0a <HAL_UART_RxCpltCallback+0x12e>
            // Zbieranie znakw do bufora z zabezpieczeniem overflow
            if (rx_index < RX_BUFFER_SIZE - 1) {
 8001aec:	4b0d      	ldr	r3, [pc, #52]	@ (8001b24 <HAL_UART_RxCpltCallback+0x148>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b1e      	cmp	r3, #30
 8001af2:	d80a      	bhi.n	8001b0a <HAL_UART_RxCpltCallback+0x12e>
                rx_buffer[rx_index++] = (char)rx_byte;
 8001af4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <HAL_UART_RxCpltCallback+0x144>)
 8001af6:	7819      	ldrb	r1, [r3, #0]
 8001af8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b24 <HAL_UART_RxCpltCallback+0x148>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	1c5a      	adds	r2, r3, #1
 8001afe:	b2d0      	uxtb	r0, r2
 8001b00:	4a08      	ldr	r2, [pc, #32]	@ (8001b24 <HAL_UART_RxCpltCallback+0x148>)
 8001b02:	7010      	strb	r0, [r2, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <HAL_UART_RxCpltCallback+0x14c>)
 8001b08:	5499      	strb	r1, [r3, r2]
            }
        }
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	4904      	ldr	r1, [pc, #16]	@ (8001b20 <HAL_UART_RxCpltCallback+0x144>)
 8001b0e:	480e      	ldr	r0, [pc, #56]	@ (8001b48 <HAL_UART_RxCpltCallback+0x16c>)
 8001b10:	f00a ffe8 	bl	800cae4 <HAL_UART_Receive_IT>
    }
}
 8001b14:	bf00      	nop
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40004800 	.word	0x40004800
 8001b20:	20000224 	.word	0x20000224
 8001b24:	20000248 	.word	0x20000248
 8001b28:	20000228 	.word	0x20000228
 8001b2c:	20000214 	.word	0x20000214
 8001b30:	08013a30 	.word	0x08013a30
 8001b34:	08013a40 	.word	0x08013a40
 8001b38:	08013a48 	.word	0x08013a48
 8001b3c:	20000218 	.word	0x20000218
 8001b40:	08013a54 	.word	0x08013a54
 8001b44:	08013a60 	.word	0x08013a60
 8001b48:	200002f4 	.word	0x200002f4

08001b4c <_Z9filtrLastf>:

constexpr float threshold = 2; //value%

float filtrLast(float val){
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	ed87 0a01 	vstr	s0, [r7, #4]
	constexpr float thresholdUp = 1 + (threshold / 100.f);
 8001b56:	4b25      	ldr	r3, [pc, #148]	@ (8001bec <_Z9filtrLastf+0xa0>)
 8001b58:	60fb      	str	r3, [r7, #12]
	constexpr float thresholdDown = 1 - (threshold/100.f);
 8001b5a:	4b25      	ldr	r3, [pc, #148]	@ (8001bf0 <_Z9filtrLastf+0xa4>)
 8001b5c:	60bb      	str	r3, [r7, #8]

	static float last_verify = val;
 8001b5e:	4b25      	ldr	r3, [pc, #148]	@ (8001bf4 <_Z9filtrLastf+0xa8>)
 8001b60:	e8d3 3faf 	lda	r3, [r3]
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	bf0c      	ite	eq
 8001b6c:	2301      	moveq	r3, #1
 8001b6e:	2300      	movne	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d010      	beq.n	8001b98 <_Z9filtrLastf+0x4c>
 8001b76:	481f      	ldr	r0, [pc, #124]	@ (8001bf4 <_Z9filtrLastf+0xa8>)
 8001b78:	f00c fef2 	bl	800e960 <__cxa_guard_acquire>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	bf14      	ite	ne
 8001b82:	2301      	movne	r3, #1
 8001b84:	2300      	moveq	r3, #0
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d005      	beq.n	8001b98 <_Z9filtrLastf+0x4c>
 8001b8c:	4a1a      	ldr	r2, [pc, #104]	@ (8001bf8 <_Z9filtrLastf+0xac>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	4818      	ldr	r0, [pc, #96]	@ (8001bf4 <_Z9filtrLastf+0xa8>)
 8001b94:	f00c fef0 	bl	800e978 <__cxa_guard_release>
	if(val * thresholdDown > last_verify || val * thresholdUp < last_verify )
 8001b98:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b9c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001bfc <_Z9filtrLastf+0xb0>
 8001ba0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ba4:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <_Z9filtrLastf+0xac>)
 8001ba6:	edd3 7a00 	vldr	s15, [r3]
 8001baa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb2:	dc0d      	bgt.n	8001bd0 <_Z9filtrLastf+0x84>
 8001bb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bb8:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001c00 <_Z9filtrLastf+0xb4>
 8001bbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf8 <_Z9filtrLastf+0xac>)
 8001bc2:	edd3 7a00 	vldr	s15, [r3]
 8001bc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bce:	d504      	bpl.n	8001bda <_Z9filtrLastf+0x8e>
	{
		last_verify = val;
 8001bd0:	4a09      	ldr	r2, [pc, #36]	@ (8001bf8 <_Z9filtrLastf+0xac>)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6013      	str	r3, [r2, #0]
		return val;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	e001      	b.n	8001bde <_Z9filtrLastf+0x92>
	}
	else
	{
		return last_verify;
 8001bda:	4b07      	ldr	r3, [pc, #28]	@ (8001bf8 <_Z9filtrLastf+0xac>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
	}
}
 8001bde:	ee07 3a90 	vmov	s15, r3
 8001be2:	eeb0 0a67 	vmov.f32	s0, s15
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	3f828f5c 	.word	0x3f828f5c
 8001bf0:	3f7ae148 	.word	0x3f7ae148
 8001bf4:	20000250 	.word	0x20000250
 8001bf8:	2000024c 	.word	0x2000024c
 8001bfc:	3f7ae148 	.word	0x3f7ae148
 8001c00:	3f828f5c 	.word	0x3f828f5c

08001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	4618      	mov	r0, r3
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	0000      	movs	r0, r0
	...

08001c20 <app_main>:
constexpr float Kd = 30;
constexpr float Tf = 0.05;

// =========================================================================
void app_main(void)
{
 8001c20:	b5b0      	push	{r4, r5, r7, lr}
 8001c22:	b0ec      	sub	sp, #432	@ 0x1b0
 8001c24:	af00      	add	r7, sp, #0
    // nasluchiwanie com start
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8001c26:	2201      	movs	r2, #1
 8001c28:	49d1      	ldr	r1, [pc, #836]	@ (8001f70 <app_main+0x350>)
 8001c2a:	48d2      	ldr	r0, [pc, #840]	@ (8001f74 <app_main+0x354>)
 8001c2c:	f00a ff5a 	bl	800cae4 <HAL_UART_Receive_IT>

    // start pwm
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001c30:	2100      	movs	r1, #0
 8001c32:	48d1      	ldr	r0, [pc, #836]	@ (8001f78 <app_main+0x358>)
 8001c34:	f009 fdfe 	bl	800b834 <HAL_TIM_PWM_Start>

    // uruchomienie czujnika
    BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001c38:	2301      	movs	r3, #1
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	48cf      	ldr	r0, [pc, #828]	@ (8001f7c <app_main+0x35c>)
 8001c40:	f7ff fa96 	bl	8001170 <BMP280_Init>

    // ======================================
    CsvLogger logger(&huart3);
 8001c44:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001c48:	49ca      	ldr	r1, [pc, #808]	@ (8001f74 <app_main+0x354>)
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fe8c 	bl	8001968 <_ZN9CsvLoggerC1EP20__UART_HandleTypeDef>
    uint32_t now = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

    uint32_t last_pid_time = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    uint32_t last_monitor_time = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8

    bool safeData = false;
 8001c62:	2300      	movs	r3, #0
 8001c64:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
    uint16_t numOfProbes = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4
    bool monitorData = false;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
    // ======================================

    // ======================================================
    PID pid(dt, max_pwm, min_pwm, Kp, Ki, Kd, Tf);
 8001c74:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c78:	ed9f 6bb1 	vldr	d6, [pc, #708]	@ 8001f40 <app_main+0x320>
 8001c7c:	ed9f 5bb2 	vldr	d5, [pc, #712]	@ 8001f48 <app_main+0x328>
 8001c80:	ed9f 4bb3 	vldr	d4, [pc, #716]	@ 8001f50 <app_main+0x330>
 8001c84:	ed9f 3bb4 	vldr	d3, [pc, #720]	@ 8001f58 <app_main+0x338>
 8001c88:	ed9f 2bb5 	vldr	d2, [pc, #724]	@ 8001f60 <app_main+0x340>
 8001c8c:	ed9f 1bb6 	vldr	d1, [pc, #728]	@ 8001f68 <app_main+0x348>
 8001c90:	ed9f 0baf 	vldr	d0, [pc, #700]	@ 8001f50 <app_main+0x330>
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fcef 	bl	8001678 <_ZN3PIDC1Eddddddd>
    float yr = 28.f;
 8001c9a:	4bb9      	ldr	r3, [pc, #740]	@ (8001f80 <app_main+0x360>)
 8001c9c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
    yrtest = yr;
 8001ca0:	4ab8      	ldr	r2, [pc, #736]	@ (8001f84 <app_main+0x364>)
 8001ca2:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001ca6:	6013      	str	r3, [r2, #0]
    int u = 0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
    uint16_t counter = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196
    // ======================================================

    while(true)
    {
        if(Rn.new_data_ready){
 8001cb4:	4bb4      	ldr	r3, [pc, #720]	@ (8001f88 <app_main+0x368>)
 8001cb6:	7a1b      	ldrb	r3, [r3, #8]
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 80ea 	beq.w	8001e94 <app_main+0x274>
            switch(Rn.command_type){
 8001cc0:	4bb1      	ldr	r3, [pc, #708]	@ (8001f88 <app_main+0x368>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	f200 80cc 	bhi.w	8001e64 <app_main+0x244>
 8001ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8001cd4 <app_main+0xb4>)
 8001cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd2:	bf00      	nop
 8001cd4:	08001ce9 	.word	0x08001ce9
 8001cd8:	08001d05 	.word	0x08001d05
 8001cdc:	08001d27 	.word	0x08001d27
 8001ce0:	08001d35 	.word	0x08001d35
 8001ce4:	08001def 	.word	0x08001def
                case 1:{ // start sharing data
                    safeData = true;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
                    monitorData = false;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
                    numOfProbes = Rn.received_number;
 8001cf4:	4ba4      	ldr	r3, [pc, #656]	@ (8001f88 <app_main+0x368>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4
                    counter = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196
                }break;
 8001d02:	e0c4      	b.n	8001e8e <app_main+0x26e>
                case 2:{ // stop
                    safeData = false;
 8001d04:	2300      	movs	r3, #0
 8001d06:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
                    monitorData = false;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
                    u = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
                    Utest = 0;
 8001d16:	4b9d      	ldr	r3, [pc, #628]	@ (8001f8c <app_main+0x36c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
                    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001d1c:	4b96      	ldr	r3, [pc, #600]	@ (8001f78 <app_main+0x358>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2200      	movs	r2, #0
 8001d22:	635a      	str	r2, [r3, #52]	@ 0x34
                }break;
 8001d24:	e0b3      	b.n	8001e8e <app_main+0x26e>
                case 3:{ // monitor only
                    monitorData = true;
 8001d26:	2301      	movs	r3, #1
 8001d28:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
                    safeData = false;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
                }break;
 8001d32:	e0ac      	b.n	8001e8e <app_main+0x26e>
                case 4:{
                    yr = Rn.receive_float_number;
 8001d34:	4b94      	ldr	r3, [pc, #592]	@ (8001f88 <app_main+0x368>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
                    std::string msg = {"yr: " + std::to_string(yr) +
 8001d3c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001d40:	ed97 0a67 	vldr	s0, [r7, #412]	@ 0x19c
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff fc4d 	bl	80015e4 <_ZNSt7__cxx119to_stringEf>
 8001d4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d4e:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8001d52:	498f      	ldr	r1, [pc, #572]	@ (8001f90 <app_main+0x370>)
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 fc13 	bl	8002580 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001d5a:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001d5e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001d62:	4a8c      	ldr	r2, [pc, #560]	@ (8001f94 <app_main+0x374>)
 8001d64:	4618      	mov	r0, r3
 8001d66:	f000 fc23 	bl	80025b0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
                    		"\n u: "+ std::to_string(u)};
 8001d6a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001d6e:	f8d7 1198 	ldr.w	r1, [r7, #408]	@ 0x198
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff fbfc 	bl	8001570 <_ZNSt7__cxx119to_stringEi>
 8001d78:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001d7c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001d80:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001d84:	f107 01f8 	add.w	r1, r7, #248	@ 0xf8
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f000 fc28 	bl	80025de <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
 8001d8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fad6 	bl	8002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
                    std::string msg = {"yr: " + std::to_string(yr) +
 8001d98:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f000 fad1 	bl	8002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001da2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 facc 	bl	8002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001dac:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001db0:	4618      	mov	r0, r3
 8001db2:	f000 fac7 	bl	8002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
                    HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(),msg.size() , 100);
 8001db6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 fa4e 	bl	800225c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001dc0:	4604      	mov	r4, r0
 8001dc2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff ff1c 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	2364      	movs	r3, #100	@ 0x64
 8001dd2:	4621      	mov	r1, r4
 8001dd4:	4867      	ldr	r0, [pc, #412]	@ (8001f74 <app_main+0x354>)
 8001dd6:	f00a fde7 	bl	800c9a8 <HAL_UART_Transmit>
                    yrtest = yr;
 8001dda:	4a6a      	ldr	r2, [pc, #424]	@ (8001f84 <app_main+0x364>)
 8001ddc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001de0:	6013      	str	r3, [r2, #0]
                }break;
 8001de2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001de6:	4618      	mov	r0, r3
 8001de8:	f000 faac 	bl	8002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001dec:	e04f      	b.n	8001e8e <app_main+0x26e>
                case 5:{
                	std::string msg = "Status: \n yr: " + std::to_string(yr) + "\n ";
 8001dee:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001df2:	ed97 0a67 	vldr	s0, [r7, #412]	@ 0x19c
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff fbf4 	bl	80015e4 <_ZNSt7__cxx119to_stringEf>
 8001dfc:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001e00:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001e04:	4964      	ldr	r1, [pc, #400]	@ (8001f98 <app_main+0x378>)
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 fbba 	bl	8002580 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>
 8001e0c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001e10:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001e14:	f507 71ac 	add.w	r1, r7, #344	@ 0x158
 8001e18:	4a60      	ldr	r2, [pc, #384]	@ (8001f9c <app_main+0x37c>)
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 fbc8 	bl	80025b0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
 8001e20:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8001e24:	4618      	mov	r0, r3
 8001e26:	f000 fa8d 	bl	8002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e2a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 fa88 	bl	8002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
                	HAL_UART_Transmit(&huart3, (uint8_t*)msg.c_str(),msg.size(),100);
 8001e34:	f107 0318 	add.w	r3, r7, #24
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f000 fa0f 	bl	800225c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8001e3e:	4604      	mov	r4, r0
 8001e40:	f107 0318 	add.w	r3, r7, #24
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff fedd 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	2364      	movs	r3, #100	@ 0x64
 8001e50:	4621      	mov	r1, r4
 8001e52:	4848      	ldr	r0, [pc, #288]	@ (8001f74 <app_main+0x354>)
 8001e54:	f00a fda8 	bl	800c9a8 <HAL_UART_Transmit>
                }break;
 8001e58:	f107 0318 	add.w	r3, r7, #24
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 fa71 	bl	8002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e62:	e014      	b.n	8001e8e <app_main+0x26e>
                default:{
                    constexpr char msg[] = "nie znane polecenie\n";
 8001e64:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001e68:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001e6c:	4a4c      	ldr	r2, [pc, #304]	@ (8001fa0 <app_main+0x380>)
 8001e6e:	461c      	mov	r4, r3
 8001e70:	4615      	mov	r5, r2
 8001e72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e76:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e7a:	6020      	str	r0, [r4, #0]
 8001e7c:	3404      	adds	r4, #4
 8001e7e:	7021      	strb	r1, [r4, #0]
                    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 8001e80:	4639      	mov	r1, r7
 8001e82:	2364      	movs	r3, #100	@ 0x64
 8001e84:	2214      	movs	r2, #20
 8001e86:	483b      	ldr	r0, [pc, #236]	@ (8001f74 <app_main+0x354>)
 8001e88:	f00a fd8e 	bl	800c9a8 <HAL_UART_Transmit>
                }break;
 8001e8c:	bf00      	nop
            }
            Rn.new_data_ready = false;
 8001e8e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f88 <app_main+0x368>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	721a      	strb	r2, [r3, #8]
        }

        if (HAL_GetTick() - last_pid_time >= dt_ms)
 8001e94:	f002 f9c6 	bl	8004224 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	2b63      	cmp	r3, #99	@ 0x63
 8001ea2:	bf8c      	ite	hi
 8001ea4:	2301      	movhi	r3, #1
 8001ea6:	2300      	movls	r3, #0
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f000 80d9 	beq.w	8002062 <app_main+0x442>
        {
            last_pid_time = HAL_GetTick(); // Aktualizacja czasu
 8001eb0:	f002 f9b8 	bl	8004224 <HAL_GetTick>
 8001eb4:	f8c7 01ac 	str.w	r0, [r7, #428]	@ 0x1ac
            now = last_pid_time;
 8001eb8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001ebc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

            temperature = BMP280_ReadTemperature();
 8001ec0:	f7ff fa14 	bl	80012ec <BMP280_ReadTemperature>
 8001ec4:	eef0 7a40 	vmov.f32	s15, s0
 8001ec8:	4b36      	ldr	r3, [pc, #216]	@ (8001fa4 <app_main+0x384>)
 8001eca:	edc3 7a00 	vstr	s15, [r3]
            temperature = filtrLast(temperature); // if temperature > threshold return last;
 8001ece:	4b35      	ldr	r3, [pc, #212]	@ (8001fa4 <app_main+0x384>)
 8001ed0:	edd3 7a00 	vldr	s15, [r3]
 8001ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ed8:	f7ff fe38 	bl	8001b4c <_Z9filtrLastf>
 8001edc:	eef0 7a40 	vmov.f32	s15, s0
 8001ee0:	4b30      	ldr	r3, [pc, #192]	@ (8001fa4 <app_main+0x384>)
 8001ee2:	edc3 7a00 	vstr	s15, [r3]
            constexpr float sensor_glicth = 26.67;
 8001ee6:	4b30      	ldr	r3, [pc, #192]	@ (8001fa8 <app_main+0x388>)
 8001ee8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
            if (temperature <= -90.0f or temperature == sensor_glicth)
 8001eec:	4b2d      	ldr	r3, [pc, #180]	@ (8001fa4 <app_main+0x384>)
 8001eee:	edd3 7a00 	vldr	s15, [r3]
 8001ef2:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001fac <app_main+0x38c>
 8001ef6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001efe:	d909      	bls.n	8001f14 <app_main+0x2f4>
 8001f00:	4b28      	ldr	r3, [pc, #160]	@ (8001fa4 <app_main+0x384>)
 8001f02:	edd3 7a00 	vldr	s15, [r3]
 8001f06:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001fb0 <app_main+0x390>
 8001f0a:	eef4 7a47 	vcmp.f32	s15, s14
 8001f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f12:	d14f      	bne.n	8001fb4 <app_main+0x394>
            {
                // Resetujemy interfejs I2C
                HAL_I2C_DeInit(&hi2c1);
 8001f14:	4819      	ldr	r0, [pc, #100]	@ (8001f7c <app_main+0x35c>)
 8001f16:	f002 feac 	bl	8004c72 <HAL_I2C_DeInit>
                HAL_Delay(10);
 8001f1a:	200a      	movs	r0, #10
 8001f1c:	f002 f98e 	bl	800423c <HAL_Delay>
                HAL_I2C_Init(&hi2c1);
 8001f20:	4816      	ldr	r0, [pc, #88]	@ (8001f7c <app_main+0x35c>)
 8001f22:	f002 fe0b 	bl	8004b3c <HAL_I2C_Init>
                BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001f26:	2301      	movs	r3, #1
 8001f28:	2203      	movs	r2, #3
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	4813      	ldr	r0, [pc, #76]	@ (8001f7c <app_main+0x35c>)
 8001f2e:	f7ff f91f 	bl	8001170 <BMP280_Init>

                // Krtka pauza na wstanie czujnika
                HAL_Delay(50);
 8001f32:	2032      	movs	r0, #50	@ 0x32
 8001f34:	f002 f982 	bl	800423c <HAL_Delay>

                // Nie wykonujemy PID ani logowania w tym cyklu!
                continue;
 8001f38:	e0b8      	b.n	80020ac <app_main+0x48c>
 8001f3a:	bf00      	nop
 8001f3c:	f3af 8000 	nop.w
 8001f40:	a0000000 	.word	0xa0000000
 8001f44:	3fa99999 	.word	0x3fa99999
 8001f48:	00000000 	.word	0x00000000
 8001f4c:	403e0000 	.word	0x403e0000
 8001f50:	a0000000 	.word	0xa0000000
 8001f54:	3fb99999 	.word	0x3fb99999
 8001f58:	00000000 	.word	0x00000000
 8001f5c:	40590000 	.word	0x40590000
	...
 8001f6c:	408f4000 	.word	0x408f4000
 8001f70:	20000224 	.word	0x20000224
 8001f74:	200002f4 	.word	0x200002f4
 8001f78:	200002a8 	.word	0x200002a8
 8001f7c:	20000254 	.word	0x20000254
 8001f80:	41e00000 	.word	0x41e00000
 8001f84:	20000390 	.word	0x20000390
 8001f88:	20000214 	.word	0x20000214
 8001f8c:	2000038c 	.word	0x2000038c
 8001f90:	08013a68 	.word	0x08013a68
 8001f94:	08013a70 	.word	0x08013a70
 8001f98:	08013a78 	.word	0x08013a78
 8001f9c:	08013a88 	.word	0x08013a88
 8001fa0:	08013a8c 	.word	0x08013a8c
 8001fa4:	20000388 	.word	0x20000388
 8001fa8:	41d55c29 	.word	0x41d55c29
 8001fac:	c2b40000 	.word	0xc2b40000
 8001fb0:	41d55c29 	.word	0x41d55c29
            }

            u = pid.calculate(yr, temperature);
 8001fb4:	f8d7 019c 	ldr.w	r0, [r7, #412]	@ 0x19c
 8001fb8:	f7fe fae0 	bl	800057c <__aeabi_f2d>
 8001fbc:	4604      	mov	r4, r0
 8001fbe:	460d      	mov	r5, r1
 8001fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80020b0 <app_main+0x490>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe fad9 	bl	800057c <__aeabi_f2d>
 8001fca:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001fce:	ec41 0b11 	vmov	d1, r0, r1
 8001fd2:	ec45 4b10 	vmov	d0, r4, r5
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff fbc8 	bl	800176c <_ZN3PID9calculateEdd>
 8001fdc:	ec53 2b10 	vmov	r2, r3, d0
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f7fe fdd2 	bl	8000b8c <__aeabi_d2iz>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
		    Utest = u;
 8001fee:	4a31      	ldr	r2, [pc, #196]	@ (80020b4 <app_main+0x494>)
 8001ff0:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001ff4:	6013      	str	r3, [r2, #0]
		    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, u);
 8001ff6:	4b30      	ldr	r3, [pc, #192]	@ (80020b8 <app_main+0x498>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001ffe:	635a      	str	r2, [r3, #52]	@ 0x34

            if(safeData){
 8002000:	f897 31a7 	ldrb.w	r3, [r7, #423]	@ 0x1a7
 8002004:	2b00      	cmp	r3, #0
 8002006:	d02c      	beq.n	8002062 <app_main+0x442>
                logger.log(now, temperature);
 8002008:	4b29      	ldr	r3, [pc, #164]	@ (80020b0 <app_main+0x490>)
 800200a:	edd3 7a00 	vldr	s15, [r3]
 800200e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002012:	eeb0 0a67 	vmov.f32	s0, s15
 8002016:	f8d7 1190 	ldr.w	r1, [r7, #400]	@ 0x190
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff fcb4 	bl	8001988 <_ZN9CsvLogger3logEmf>
                constexpr uint8_t safe_baundry = 50;
 8002020:	2332      	movs	r3, #50	@ 0x32
 8002022:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
                if(counter >= numOfProbes + safe_baundry)
 8002026:	f8b7 31a4 	ldrh.w	r3, [r7, #420]	@ 0x1a4
 800202a:	f103 0231 	add.w	r2, r3, #49	@ 0x31
 800202e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002032:	429a      	cmp	r2, r3
 8002034:	da10      	bge.n	8002058 <app_main+0x438>
                {
                    // Symulacja komendy STOP
                    safeData = false;
 8002036:	2300      	movs	r3, #0
 8002038:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
                    u = 0;
 800203c:	2300      	movs	r3, #0
 800203e:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
                    Utest = 0;
 8002042:	4b1c      	ldr	r3, [pc, #112]	@ (80020b4 <app_main+0x494>)
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
                    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8002048:	4b1b      	ldr	r3, [pc, #108]	@ (80020b8 <app_main+0x498>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2200      	movs	r2, #0
 800204e:	635a      	str	r2, [r3, #52]	@ 0x34
                    counter = 0;
 8002050:	2300      	movs	r3, #0
 8002052:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196
 8002056:	e004      	b.n	8002062 <app_main+0x442>
                }
                else {
                    counter++;
 8002058:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800205c:	3301      	adds	r3, #1
 800205e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196
                }
            }
        }

        if(monitorData)
 8002062:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8002066:	2b00      	cmp	r3, #0
 8002068:	f43f ae24 	beq.w	8001cb4 <app_main+0x94>
        {
            if(HAL_GetTick() - last_monitor_time >= 5000)
 800206c:	f002 f8da 	bl	8004224 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	f241 3287 	movw	r2, #4999	@ 0x1387
 800207c:	4293      	cmp	r3, r2
 800207e:	bf8c      	ite	hi
 8002080:	2301      	movhi	r3, #1
 8002082:	2300      	movls	r3, #0
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	f43f ae14 	beq.w	8001cb4 <app_main+0x94>
            {
                last_monitor_time = HAL_GetTick();
 800208c:	f002 f8ca 	bl	8004224 <HAL_GetTick>
 8002090:	f8c7 01a8 	str.w	r0, [r7, #424]	@ 0x1a8
                logger.log(last_monitor_time, temperature);
 8002094:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <app_main+0x490>)
 8002096:	edd3 7a00 	vldr	s15, [r3]
 800209a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800209e:	eeb0 0a67 	vmov.f32	s0, s15
 80020a2:	f8d7 11a8 	ldr.w	r1, [r7, #424]	@ 0x1a8
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fc6e 	bl	8001988 <_ZN9CsvLogger3logEmf>
            }
        }
    }
 80020ac:	e602      	b.n	8001cb4 <app_main+0x94>
 80020ae:	bf00      	nop
 80020b0:	20000388 	.word	0x20000388
 80020b4:	2000038c 	.word	0x2000038c
 80020b8:	200002a8 	.word	0x200002a8

080020bc <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>:
    }

#if __cplusplus >= 202002L
  template<typename _Tp, typename... _Args>
    constexpr auto
    construct_at(_Tp* __location, _Args&&... __args)
 80020bc:	b590      	push	{r4, r7, lr}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
    noexcept(noexcept(::new((void*)0) _Tp(std::declval<_Args>()...)))
    -> decltype(::new((void*)0) _Tp(std::declval<_Args>()...))
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4619      	mov	r1, r3
 80020ca:	2001      	movs	r0, #1
 80020cc:	f7ff f9aa 	bl	8001424 <_ZnwjPv>
 80020d0:	4604      	mov	r4, r0
 80020d2:	6838      	ldr	r0, [r7, #0]
 80020d4:	f000 facd 	bl	8002672 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 80020d8:	4603      	mov	r3, r0
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	7023      	strb	r3, [r4, #0]
 80020de:	4623      	mov	r3, r4
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd90      	pop	{r4, r7, pc}

080020e8 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>:
    char_traits<_CharT>::
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
      std::size_t __i = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 80020f4:	e002      	b.n	80020fc <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0x14>
        ++__i;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	3301      	adds	r3, #1
 80020fa:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	4413      	add	r3, r2
 8002102:	2200      	movs	r2, #0
 8002104:	72fa      	strb	r2, [r7, #11]
 8002106:	f107 020b 	add.w	r2, r7, #11
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f000 fabb 	bl	8002688 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>
 8002112:	4603      	mov	r3, r0
 8002114:	f083 0301 	eor.w	r3, r3, #1
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1eb      	bne.n	80020f6 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0xe>
      return __i;
 800211e:	68fb      	ldr	r3, [r7, #12]
    }
 8002120:	4618      	mov	r0, r3
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj>:
    char_traits<_CharT>::
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x16>
	return __s1;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	e028      	b.n	8002190 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      if (std::__is_constant_evaluated())
 800213e:	f7ff f961 	bl	8001404 <__is_constant_evaluated>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d01d      	beq.n	8002184 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x5c>
	  if (__s1 == __s2) // unlikely, but saves a lot of work
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	429a      	cmp	r2, r3
 800214e:	d101      	bne.n	8002154 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x2c>
	    return __s1;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	e01d      	b.n	8002190 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
	  char_type* __tmp = new char_type[__n];
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4618      	mov	r0, r3
 8002158:	f00c fc22 	bl	800e9a0 <_Znaj>
 800215c:	4603      	mov	r3, r0
 800215e:	617b      	str	r3, [r7, #20]
	  copy(__tmp, __s2, __n);
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	68b9      	ldr	r1, [r7, #8]
 8002164:	6978      	ldr	r0, [r7, #20]
 8002166:	f000 f817 	bl	8002198 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  copy(__s1, __tmp, __n);
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	6979      	ldr	r1, [r7, #20]
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f000 f812 	bl	8002198 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>
	  delete[] __tmp;
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d002      	beq.n	8002180 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x58>
 800217a:	6978      	ldr	r0, [r7, #20]
 800217c:	f00c fbee 	bl	800e95c <_ZdaPv>
	  return __s1;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	e005      	b.n	8002190 <_ZN9__gnu_cxx11char_traitsIcE4moveEPcPKcj+0x68>
      __builtin_memmove(__s1, __s2, __n * sizeof(char_type));
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	68b9      	ldr	r1, [r7, #8]
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	f00d fd11 	bl	800fbb0 <memmove>
      return __s1;
 800218e:	68fb      	ldr	r3, [r7, #12]
    }
 8002190:	4618      	mov	r0, r3
 8002192:	3718      	adds	r7, #24
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj>:
    char_traits<_CharT>::
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
      if (__n == 0)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x16>
	return __s1;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	e022      	b.n	80021f4 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      if (std::__is_constant_evaluated())
 80021ae:	f7ff f929 	bl	8001404 <__is_constant_evaluated>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d014      	beq.n	80021e2 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x4a>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	e00b      	b.n	80021d6 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x3e>
	    std::construct_at(__s1 + __i, __s2[__i]);
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	18d0      	adds	r0, r2, r3
 80021c4:	68ba      	ldr	r2, [r7, #8]
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	4413      	add	r3, r2
 80021ca:	4619      	mov	r1, r3
 80021cc:	f7ff ff76 	bl	80020bc <_ZSt12construct_atIcJRKcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS3_DpOS4_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	3301      	adds	r3, #1
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d3ef      	bcc.n	80021be <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x26>
	  return __s1;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	e008      	b.n	80021f4 <_ZN9__gnu_cxx11char_traitsIcE4copyEPcPKcj+0x5c>
      __builtin_memcpy(__s1, __s2, __n * sizeof(char_type));
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	461a      	mov	r2, r3
 80021ee:	f00d fdda 	bl	800fda6 <memcpy>
      return __s1;
 80021f2:	68fb      	ldr	r3, [r7, #12]
    }
 80021f4:	4618      	mov	r0, r3
 80021f6:	3718      	adds	r7, #24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc>:
    char_traits<_CharT>::
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	4613      	mov	r3, r2
 8002208:	71fb      	strb	r3, [r7, #7]
      if (std::__is_constant_evaluated())
 800220a:	f7ff f8fb 	bl	8001404 <__is_constant_evaluated>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d013      	beq.n	800223c <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x40>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
 8002218:	e00a      	b.n	8002230 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x34>
	    std::construct_at(__s + __i, __a);
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	4413      	add	r3, r2
 8002220:	1dfa      	adds	r2, r7, #7
 8002222:	4611      	mov	r1, r2
 8002224:	4618      	mov	r0, r3
 8002226:	f000 fa43 	bl	80026b0 <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>
	  for (std::size_t __i = 0; __i < __n; ++__i)
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	3301      	adds	r3, #1
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	697a      	ldr	r2, [r7, #20]
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	429a      	cmp	r2, r3
 8002236:	d3f0      	bcc.n	800221a <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x1e>
	  return __s;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	e00b      	b.n	8002254 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x58>
	  if (__n)
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d007      	beq.n	8002252 <_ZN9__gnu_cxx11char_traitsIcE6assignEPcjc+0x56>
	      __builtin_memcpy(&__c, __builtin_addressof(__a), 1);
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	74fb      	strb	r3, [r7, #19]
	      __builtin_memset(__s, __c, __n);
 8002246:	7cfb      	ldrb	r3, [r7, #19]
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	4619      	mov	r1, r3
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f00d fcc9 	bl	800fbe4 <memset>
      return __s;
 8002252:	68fb      	ldr	r3, [r7, #12]
    }
 8002254:	4618      	mov	r0, r3
 8002256:	3718      	adds	r7, #24
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
      c_str() const _GLIBCXX_NOEXCEPT
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
      { return _M_data(); }
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 fa39 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800226a:	4603      	mov	r3, r0
 800226c:	4618      	mov	r0, r3
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8002274:	b480      	push	{r7}
 8002276:	b087      	sub	sp, #28
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 800227e:	2301      	movs	r3, #1
 8002280:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	fb03 f303 	mul.w	r3, r3, r3
 8002288:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 800228a:	683a      	ldr	r2, [r7, #0]
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	fb02 f303 	mul.w	r3, r2, r3
 8002292:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	fb02 f303 	mul.w	r3, r2, r3
 800229c:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d201      	bcs.n	80022aa <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x36>
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	e01d      	b.n	80022e6 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d202      	bcs.n	80022b8 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x44>
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	3301      	adds	r3, #1
 80022b6:	e016      	b.n	80022e6 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d202      	bcs.n	80022c6 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x52>
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	3302      	adds	r3, #2
 80022c4:	e00f      	b.n	80022e6 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d202      	bcs.n	80022d4 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x60>
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	3303      	adds	r3, #3
 80022d2:	e008      	b.n	80022e6 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  __value /= __b4;
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022dc:	607b      	str	r3, [r7, #4]
	  __n += 4;
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	3304      	adds	r3, #4
 80022e2:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 80022e4:	e7db      	b.n	800229e <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x2a>
	}
    }
 80022e6:	4618      	mov	r0, r3
 80022e8:	371c      	adds	r7, #28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>:
      struct _Alloc_hider : allocator_type // TODO check __is_final
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f00c fb54 	bl	800e9a8 <_ZNSaIcED1Ev>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4618      	mov	r0, r3
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IS3_EEjcRKS3_>:
      basic_string(size_type __n, _CharT __c, const _Alloc& __a = _Alloc())
 800230a:	b590      	push	{r4, r7, lr}
 800230c:	b085      	sub	sp, #20
 800230e:	af00      	add	r7, sp, #0
 8002310:	60f8      	str	r0, [r7, #12]
 8002312:	60b9      	str	r1, [r7, #8]
 8002314:	603b      	str	r3, [r7, #0]
 8002316:	4613      	mov	r3, r2
 8002318:	71fb      	strb	r3, [r7, #7]
      : _M_dataplus(_M_local_data(), __a)
 800231a:	68fc      	ldr	r4, [r7, #12]
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 f9e9 	bl	80026f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002322:	4603      	mov	r3, r0
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	4619      	mov	r1, r3
 8002328:	4620      	mov	r0, r4
 800232a:	f000 f9f1 	bl	8002710 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
      { _M_construct(__n, __c); }
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	461a      	mov	r2, r3
 8002332:	68b9      	ldr	r1, [r7, #8]
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 f9fd 	bl	8002734 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	4618      	mov	r0, r3
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	bd90      	pop	{r4, r7, pc}

08002344 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
      ~basic_string()
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
      { _M_dispose(); }
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 fa3b 	bl	80027c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ffcc 	bl	80022f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderD1Ev>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
      operator[](size_type __pos)
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
	__glibcxx_assert(__pos <= size());
 800236e:	f7ff f849 	bl	8001404 <__is_constant_evaluated>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d008      	beq.n	800238a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7ff fc43 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800237e:	4602      	mov	r2, r0
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	4293      	cmp	r3, r2
 8002384:	d901      	bls.n	800238a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x26>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj+0x28>
 800238a:	2300      	movs	r3, #0
 800238c:	2b00      	cmp	r3, #0
	return _M_data()[__pos];
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 f9a4 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002394:	4602      	mov	r2, r0
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	4413      	add	r3, r2
      }
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 80023a4:	b480      	push	{r7}
 80023a6:	b089      	sub	sp, #36	@ 0x24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 80023b6:	e024      	b.n	8002402 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	4b23      	ldr	r3, [pc, #140]	@ (8002448 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 80023bc:	fba3 1302 	umull	r1, r3, r3, r2
 80023c0:	095b      	lsrs	r3, r3, #5
 80023c2:	2164      	movs	r1, #100	@ 0x64
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002448 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 80023d2:	fba2 2303 	umull	r2, r3, r2, r3
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	1c5a      	adds	r2, r3, #1
 80023de:	68f9      	ldr	r1, [r7, #12]
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	440b      	add	r3, r1
 80023e4:	4919      	ldr	r1, [pc, #100]	@ (800244c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 80023e6:	5c8a      	ldrb	r2, [r1, r2]
 80023e8:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	3b01      	subs	r3, #1
 80023ee:	68fa      	ldr	r2, [r7, #12]
 80023f0:	4413      	add	r3, r2
 80023f2:	4916      	ldr	r1, [pc, #88]	@ (800244c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	440a      	add	r2, r1
 80023f8:	7812      	ldrb	r2, [r2, #0]
 80023fa:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	3b02      	subs	r3, #2
 8002400:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b63      	cmp	r3, #99	@ 0x63
 8002406:	d8d7      	bhi.n	80023b8 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b09      	cmp	r3, #9
 800240c:	d910      	bls.n	8002430 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	1c5a      	adds	r2, r3, #1
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	3301      	adds	r3, #1
 800241c:	490b      	ldr	r1, [pc, #44]	@ (800244c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 800241e:	5c8a      	ldrb	r2, [r1, r2]
 8002420:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8002422:	4a0a      	ldr	r2, [pc, #40]	@ (800244c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	4413      	add	r3, r2
 8002428:	781a      	ldrb	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 800242e:	e005      	b.n	800243c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	3330      	adds	r3, #48	@ 0x30
 8002436:	b2da      	uxtb	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	701a      	strb	r2, [r3, #0]
    }
 800243c:	bf00      	nop
 800243e:	3724      	adds	r7, #36	@ 0x24
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	51eb851f 	.word	0x51eb851f
 800244c:	08013b4c 	.word	0x08013b4c

08002450 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
      basic_string(basic_string&& __str) noexcept
 8002450:	b5b0      	push	{r4, r5, r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
      : _M_dataplus(_M_local_data(), std::move(__str._M_get_allocator()))
 800245a:	687c      	ldr	r4, [r7, #4]
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 f949 	bl	80026f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002462:	4605      	mov	r5, r0
 8002464:	6838      	ldr	r0, [r7, #0]
 8002466:	f000 f9c6 	bl	80027f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 800246a:	4603      	mov	r3, r0
 800246c:	4618      	mov	r0, r3
 800246e:	f000 f9cd 	bl	800280c <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 8002472:	4603      	mov	r3, r0
 8002474:	461a      	mov	r2, r3
 8002476:	4629      	mov	r1, r5
 8002478:	4620      	mov	r0, r4
 800247a:	f000 f9d2 	bl	8002822 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>
	if (__str._M_is_local())
 800247e:	6838      	ldr	r0, [r7, #0]
 8002480:	f000 f9e5 	bl	800284e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d010      	beq.n	80024ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x5c>
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f103 0408 	add.w	r4, r3, #8
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	f103 0508 	add.w	r5, r3, #8
			      __str.length() + 1);
 8002496:	6838      	ldr	r0, [r7, #0]
 8002498:	f000 f866 	bl	8002568 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 800249c:	4603      	mov	r3, r0
	    traits_type::copy(_M_local_buf, __str._M_local_buf,
 800249e:	3301      	adds	r3, #1
 80024a0:	461a      	mov	r2, r3
 80024a2:	4629      	mov	r1, r5
 80024a4:	4620      	mov	r0, r4
 80024a6:	f7ff f819 	bl	80014dc <_ZNSt11char_traitsIcE4copyEPcPKcj>
 80024aa:	e00d      	b.n	80024c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x78>
	    _M_data(__str._M_data());
 80024ac:	6838      	ldr	r0, [r7, #0]
 80024ae:	f000 f915 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80024b2:	4603      	mov	r3, r0
 80024b4:	4619      	mov	r1, r3
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f9e6 	bl	8002888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__str._M_allocated_capacity);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	4619      	mov	r1, r3
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f9ee 	bl	80028a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
	_M_length(__str.length());
 80024c8:	6838      	ldr	r0, [r7, #0]
 80024ca:	f000 f84d 	bl	8002568 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 80024ce:	4603      	mov	r3, r0
 80024d0:	4619      	mov	r1, r3
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f9f4 	bl	80028c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	__str._M_data(__str._M_local_data());
 80024d8:	6838      	ldr	r0, [r7, #0]
 80024da:	f000 f90b 	bl	80026f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 80024de:	4603      	mov	r3, r0
 80024e0:	4619      	mov	r1, r3
 80024e2:	6838      	ldr	r0, [r7, #0]
 80024e4:	f000 f9d0 	bl	8002888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	__str._M_set_length(0);
 80024e8:	2100      	movs	r1, #0
 80024ea:	6838      	ldr	r0, [r7, #0]
 80024ec:	f000 f9f6 	bl	80028dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bdb0      	pop	{r4, r5, r7, pc}

080024fa <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_jPKS8_St9__va_listEjSB_z>:
    }

  // Helper for the to_string / to_wstring functions.
  template<typename _String, typename _CharT = typename _String::value_type>
    _String
    __to_xstring(int (*__convf) (_CharT*, std::size_t, const _CharT*,
 80024fa:	b408      	push	{r3}
 80024fc:	b590      	push	{r4, r7, lr}
 80024fe:	b088      	sub	sp, #32
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
				 __builtin_va_list), std::size_t __n,
		 const _CharT* __fmt, ...)
    {
      // XXX Eventually the result should be constructed in-place in
      // the __cxx11 string, likely with the help of internal hooks.
      _CharT* __s = static_cast<_CharT*>(__builtin_alloca(sizeof(_CharT)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3307      	adds	r3, #7
 800250c:	08db      	lsrs	r3, r3, #3
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	ebad 0d03 	sub.w	sp, sp, r3
 8002514:	466b      	mov	r3, sp
 8002516:	3307      	adds	r3, #7
 8002518:	08db      	lsrs	r3, r3, #3
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	61fb      	str	r3, [r7, #28]
							  * __n));

      __builtin_va_list __args;
      __builtin_va_start(__args, __fmt);
 800251e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002522:	613b      	str	r3, [r7, #16]

      const int __len = __convf(__s, __n, __fmt, __args);
 8002524:	68bc      	ldr	r4, [r7, #8]
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	69f8      	ldr	r0, [r7, #28]
 800252e:	47a0      	blx	r4
 8002530:	61b8      	str	r0, [r7, #24]

      __builtin_va_end(__args);

      return _String(__s, __s + __len);
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	69fa      	ldr	r2, [r7, #28]
 8002536:	18d4      	adds	r4, r2, r3
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	4618      	mov	r0, r3
 800253e:	f00c fa31 	bl	800e9a4 <_ZNSaIcEC1Ev>
 8002542:	f107 0314 	add.w	r3, r7, #20
 8002546:	4622      	mov	r2, r4
 8002548:	69f9      	ldr	r1, [r7, #28]
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 f9e1 	bl	8002912 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	4618      	mov	r0, r3
 8002556:	f00c fa27 	bl	800e9a8 <_ZNSaIcED1Ev>
    }
 800255a:	68f8      	ldr	r0, [r7, #12]
 800255c:	3720      	adds	r7, #32
 800255e:	46bd      	mov	sp, r7
 8002560:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002564:	b001      	add	sp, #4
 8002566:	4770      	bx	lr

08002568 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>:
      length() const _GLIBCXX_NOEXCEPT
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
      { return _M_string_length; }
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	4618      	mov	r0, r3
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_OS8_>:
    operator+(const _CharT* __lhs,
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
    { return std::move(__rhs.insert(0, __lhs)); }
 800258c:	68ba      	ldr	r2, [r7, #8]
 800258e:	2100      	movs	r1, #0
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 f9e3 	bl	800295c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>
 8002596:	4603      	mov	r3, r0
 8002598:	4618      	mov	r0, r3
 800259a:	f000 f9f5 	bl	8002988 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 800259e:	4603      	mov	r3, r0
 80025a0:	4619      	mov	r1, r3
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f7ff ff54 	bl	8002450 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
    { return std::move(__lhs.append(__rhs)); }
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	68b8      	ldr	r0, [r7, #8]
 80025c0:	f000 f9ee 	bl	80029a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 80025c4:	4603      	mov	r3, r0
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 f9de 	bl	8002988 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 80025cc:	4603      	mov	r3, r0
 80025ce:	4619      	mov	r1, r3
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f7ff ff3d 	bl	8002450 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
    operator+(basic_string<_CharT, _Traits, _Alloc>&& __lhs,
 80025de:	b590      	push	{r4, r7, lr}
 80025e0:	b087      	sub	sp, #28
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	60f8      	str	r0, [r7, #12]
 80025e6:	60b9      	str	r1, [r7, #8]
 80025e8:	607a      	str	r2, [r7, #4]
      bool __use_rhs = false;
 80025ea:	2300      	movs	r3, #0
 80025ec:	75fb      	strb	r3, [r7, #23]
	__use_rhs = true;
 80025ee:	2301      	movs	r3, #1
 80025f0:	75fb      	strb	r3, [r7, #23]
      if (__use_rhs)
 80025f2:	7dfb      	ldrb	r3, [r7, #23]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d02b      	beq.n	8002650 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
	  const auto __size = __lhs.size() + __rhs.size();
 80025f8:	68b8      	ldr	r0, [r7, #8]
 80025fa:	f7ff fb03 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80025fe:	4604      	mov	r4, r0
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7ff faff 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002606:	4603      	mov	r3, r0
 8002608:	4423      	add	r3, r4
 800260a:	613b      	str	r3, [r7, #16]
	  if (__size > __lhs.capacity() && __size <= __rhs.capacity())
 800260c:	68b8      	ldr	r0, [r7, #8]
 800260e:	f000 f9e3 	bl	80029d8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	4293      	cmp	r3, r2
 8002618:	d908      	bls.n	800262c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x4e>
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f9dc 	bl	80029d8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4293      	cmp	r3, r2
 8002626:	d801      	bhi.n	800262c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x4e>
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x50>
 800262c:	2300      	movs	r3, #0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00e      	beq.n	8002650 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x72>
	    return std::move(__rhs.insert(0, __lhs));
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	2100      	movs	r1, #0
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 f9e0 	bl	80029fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>
 800263c:	4603      	mov	r3, r0
 800263e:	4618      	mov	r0, r3
 8002640:	f000 f9a2 	bl	8002988 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8002644:	4603      	mov	r3, r0
 8002646:	4619      	mov	r1, r3
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f7ff ff01 	bl	8002450 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 800264e:	e00c      	b.n	800266a <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x8c>
      return std::move(__lhs.append(__rhs));
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	68b8      	ldr	r0, [r7, #8]
 8002654:	f000 f9ec 	bl	8002a30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
 8002658:	4603      	mov	r3, r0
 800265a:	4618      	mov	r0, r3
 800265c:	f000 f994 	bl	8002988 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>
 8002660:	4603      	mov	r3, r0
 8002662:	4619      	mov	r1, r3
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f7ff fef3 	bl	8002450 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    }
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	371c      	adds	r7, #28
 800266e:	46bd      	mov	sp, r7
 8002670:	bd90      	pop	{r4, r7, pc}

08002672 <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002672:	b480      	push	{r7}
 8002674:	b083      	sub	sp, #12
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>:
      eq(const char_type& __c1, const char_type& __c2)
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
      { return __c1 == __c2; }
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	781a      	ldrb	r2, [r3, #0]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	bf0c      	ite	eq
 800269e:	2301      	moveq	r3, #1
 80026a0:	2300      	movne	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	4618      	mov	r0, r3
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <_ZSt12construct_atIcJRcEEDTgsnwcvPvLi0E_T_pispcl7declvalIT0_EEEEPS2_DpOS3_>:
    construct_at(_Tp* __location, _Args&&... __args)
 80026b0:	b590      	push	{r4, r7, lr}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
    { return ::new((void*)__location) _Tp(std::forward<_Args>(__args)...); }
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4619      	mov	r1, r3
 80026be:	2001      	movs	r0, #1
 80026c0:	f7fe feb0 	bl	8001424 <_ZnwjPv>
 80026c4:	4604      	mov	r4, r0
 80026c6:	6838      	ldr	r0, [r7, #0]
 80026c8:	f000 f9c9 	bl	8002a5e <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>
 80026cc:	4603      	mov	r3, r0
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	7023      	strb	r3, [r4, #0]
 80026d2:	4623      	mov	r3, r4
 80026d4:	4618      	mov	r0, r3
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd90      	pop	{r4, r7, pc}

080026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
      _M_data() const
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
      { return _M_dataplus._M_p; }
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4618      	mov	r0, r3
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data()
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	3308      	adds	r3, #8
 8002700:	4618      	mov	r0, r3
 8002702:	f000 f9b7 	bl	8002a74 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>
 8002706:	4603      	mov	r3, r0
      }
 8002708:	4618      	mov	r0, r3
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
	_Alloc_hider(pointer __dat, const _Alloc& __a)
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
	: allocator_type(__a), _M_p(__dat) { }
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f00c f941 	bl	800e9a6 <_ZNSaIcEC1ERKS_>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4618      	mov	r0, r3
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc>:
      }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    void
    basic_string<_CharT, _Traits, _Alloc>::
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	4613      	mov	r3, r2
 8002740:	71fb      	strb	r3, [r7, #7]
    _M_construct(size_type __n, _CharT __c)
    {
      if (__n > size_type(_S_local_capacity))
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	2b0f      	cmp	r3, #15
 8002746:	d911      	bls.n	800276c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x38>
	{
	  _M_data(_M_create(__n, size_type(0)));
 8002748:	f107 0308 	add.w	r3, r7, #8
 800274c:	2200      	movs	r2, #0
 800274e:	4619      	mov	r1, r3
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	f000 f99b 	bl	8002a8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8002756:	4603      	mov	r3, r0
 8002758:	4619      	mov	r1, r3
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f000 f894 	bl	8002888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	  _M_capacity(__n);
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	4619      	mov	r1, r3
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 f89d 	bl	80028a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 800276a:	e019      	b.n	80027a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x6c>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	617b      	str	r3, [r7, #20]
	if (std::is_constant_evaluated())
 8002770:	f7fe fe50 	bl	8001414 <_ZSt21is_constant_evaluatedv>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00e      	beq.n	8002798 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x64>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 800277a:	2300      	movs	r3, #0
 800277c:	613b      	str	r3, [r7, #16]
 800277e:	e008      	b.n	8002792 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x5e>
	    _M_local_buf[__i] = _CharT();
 8002780:	697a      	ldr	r2, [r7, #20]
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	4413      	add	r3, r2
 8002786:	3308      	adds	r3, #8
 8002788:	2200      	movs	r2, #0
 800278a:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	3301      	adds	r3, #1
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	2b0f      	cmp	r3, #15
 8002796:	d9f3      	bls.n	8002780 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x4c>
	return _M_local_data();
 8002798:	6978      	ldr	r0, [r7, #20]
 800279a:	f7ff ffab 	bl	80026f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 800279e:	bf00      	nop
	}
      else
	_M_use_local_data();

      if (__n)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d007      	beq.n	80027b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEjc+0x82>
	this->_S_assign(_M_data(), __n, __c);
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f7ff ff98 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	79fa      	ldrb	r2, [r7, #7]
 80027b0:	4619      	mov	r1, r3
 80027b2:	f000 f9b5 	bl	8002b20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>

      _M_set_length(__n);
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	4619      	mov	r1, r3
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 f88e 	bl	80028dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
    }
 80027c0:	bf00      	nop
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
      _M_dispose()
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	if (!_M_is_local())
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 f83c 	bl	800284e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 80027d6:	4603      	mov	r3, r0
 80027d8:	f083 0301 	eor.w	r3, r3, #1
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d005      	beq.n	80027ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x26>
	  _M_destroy(_M_allocated_capacity);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	4619      	mov	r1, r3
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f000 f9b3 	bl	8002b54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
      }
 80027ee:	bf00      	nop
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator()
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcOS3_>:
	_Alloc_hider(pointer __dat, _Alloc&& __a = _Alloc())
 8002822:	b580      	push	{r7, lr}
 8002824:	b084      	sub	sp, #16
 8002826:	af00      	add	r7, sp, #0
 8002828:	60f8      	str	r0, [r7, #12]
 800282a:	60b9      	str	r1, [r7, #8]
 800282c:	607a      	str	r2, [r7, #4]
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7ff ffec 	bl	800280c <_ZSt4moveIRSaIcEEONSt16remove_referenceIT_E4typeEOS3_>
 8002834:	4603      	mov	r3, r0
 8002836:	4619      	mov	r1, r3
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f00c f8b4 	bl	800e9a6 <_ZNSaIcEC1ERKS_>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
      _M_is_local() const
 800284e:	b590      	push	{r4, r7, lr}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
	if (_M_data() == _M_local_data())
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff ff40 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800285c:	4604      	mov	r4, r0
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f98f 	bl	8002b82 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002864:	4603      	mov	r3, r0
 8002866:	429c      	cmp	r4, r3
 8002868:	bf0c      	ite	eq
 800286a:	2301      	moveq	r3, #1
 800286c:	2300      	movne	r3, #0
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b00      	cmp	r3, #0
 8002872:	d004      	beq.n	800287e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x30>
	    if (_M_string_length > _S_local_capacity)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	2b0f      	cmp	r3, #15
	    return true;
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv+0x32>
	return false;
 800287e:	2300      	movs	r3, #0
      }
 8002880:	4618      	mov	r0, r3
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	bd90      	pop	{r4, r7, pc}

08002888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
      _M_data(pointer __p)
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
      { _M_dataplus._M_p = __p; }
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
      _M_capacity(size_type __capacity)
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
      { _M_allocated_capacity = __capacity; }
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>:
      _M_length(size_type __length)
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
      { _M_string_length = __length; }
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
      _M_set_length(size_type __n)
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
	_M_length(__n);
 80028e6:	6839      	ldr	r1, [r7, #0]
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7ff ffe9 	bl	80028c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_lengthEj>
	traits_type::assign(_M_data()[__n], _CharT());
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7ff fef4 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 80028f4:	4602      	mov	r2, r0
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	4413      	add	r3, r2
 80028fa:	2200      	movs	r2, #0
 80028fc:	73fa      	strb	r2, [r7, #15]
 80028fe:	f107 020f 	add.w	r2, r7, #15
 8002902:	4611      	mov	r1, r2
 8002904:	4618      	mov	r0, r3
 8002906:	f7fe fd99 	bl	800143c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPcvEET_S7_RKS3_>:
        basic_string(_InputIterator __beg, _InputIterator __end,
 8002912:	b5b0      	push	{r4, r5, r7, lr}
 8002914:	b086      	sub	sp, #24
 8002916:	af00      	add	r7, sp, #0
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	607a      	str	r2, [r7, #4]
 800291e:	603b      	str	r3, [r7, #0]
	: _M_dataplus(_M_local_data(), __a), _M_string_length(0)
 8002920:	68fc      	ldr	r4, [r7, #12]
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f7ff fee6 	bl	80026f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002928:	4603      	mov	r3, r0
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	4619      	mov	r1, r3
 800292e:	4620      	mov	r0, r4
 8002930:	f7ff feee 	bl	8002710 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	605a      	str	r2, [r3, #4]
	  _M_construct(__beg, __end, std::__iterator_category(__beg));
 800293a:	68bc      	ldr	r4, [r7, #8]
 800293c:	f107 0308 	add.w	r3, r7, #8
 8002940:	4618      	mov	r0, r3
 8002942:	f000 f92c 	bl	8002b9e <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
 8002946:	462b      	mov	r3, r5
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	4621      	mov	r1, r4
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f951 	bl	8002bf4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
	}
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	4618      	mov	r0, r3
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bdb0      	pop	{r4, r5, r7, pc}

0800295c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjPKc>:
      insert(size_type __pos, const _CharT* __s)
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af02      	add	r7, sp, #8
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
	return this->replace(__pos, size_type(0), __s,
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7fe fd7e 	bl	800146a <_ZNSt11char_traitsIcE6lengthEPKc>
 800296e:	4603      	mov	r3, r0
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	68b9      	ldr	r1, [r7, #8]
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f000 f995 	bl	8002ca8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 800297e:	4603      	mov	r3, r0
      }
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
	...

080029a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
      append(const _CharT* __s)
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
	const size_type __n = traits_type::length(__s);
 80029aa:	6838      	ldr	r0, [r7, #0]
 80029ac:	f7fe fd5d 	bl	800146a <_ZNSt11char_traitsIcE6lengthEPKc>
 80029b0:	60f8      	str	r0, [r7, #12]
	_M_check_length(size_type(0), __n, "basic_string::append");
 80029b2:	4b08      	ldr	r3, [pc, #32]	@ (80029d4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x34>)
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	2100      	movs	r1, #0
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 f997 	bl	8002cec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
	return _M_append(__s, __n);
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	6839      	ldr	r1, [r7, #0]
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f9b3 	bl	8002d2e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 80029c8:	4603      	mov	r3, r0
      }
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	08013aa4 	.word	0x08013aa4

080029d8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
      capacity() const _GLIBCXX_NOEXCEPT
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
	return _M_is_local() ? size_type(_S_local_capacity)
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff ff34 	bl	800284e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x18>
 80029ec:	230f      	movs	r3, #15
	                     : _M_allocated_capacity;
 80029ee:	e001      	b.n	80029f4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0x1c>
	return _M_is_local() ? size_type(_S_local_capacity)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
      }
 80029f4:	4618      	mov	r0, r3
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEjRKS4_>:
      insert(size_type __pos1, const basic_string& __str)
 80029fc:	b590      	push	{r4, r7, lr}
 80029fe:	b087      	sub	sp, #28
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
			     __str._M_data(), __str.size()); }
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7ff fe67 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002a0e:	4604      	mov	r4, r0
      { return this->replace(__pos1, size_type(0),
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f7ff f8f7 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002a16:	4603      	mov	r3, r0
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	4623      	mov	r3, r4
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	68b9      	ldr	r1, [r7, #8]
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f000 f941 	bl	8002ca8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>
 8002a26:	4603      	mov	r3, r0
			     __str._M_data(), __str.size()); }
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd90      	pop	{r4, r7, pc}

08002a30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>:
      append(const basic_string& __str)
 8002a30:	b590      	push	{r4, r7, lr}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
      { return this->append(__str._M_data(), __str.size()); }
 8002a3a:	6838      	ldr	r0, [r7, #0]
 8002a3c:	f7ff fe4e 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002a40:	4604      	mov	r4, r0
 8002a42:	6838      	ldr	r0, [r7, #0]
 8002a44:	f7ff f8de 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	4621      	mov	r1, r4
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 f9ac 	bl	8002dac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>
 8002a54:	4603      	mov	r3, r0
 8002a56:	4618      	mov	r0, r3
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd90      	pop	{r4, r7, pc}

08002a5e <_ZSt7forwardIRcEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002a5e:	b480      	push	{r7}
 8002a60:	b083      	sub	sp, #12
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <_ZNSt19__ptr_traits_ptr_toIPccLb0EE10pointer_toERc>:
       *  @brief  Obtain a pointer to an object
       *  @param  __r  A reference to an object of type `element_type`
       *  @return `addressof(__r)`
      */
      static _GLIBCXX20_CONSTEXPR pointer
      pointer_to(element_type& __r) noexcept
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 f9ad 	bl	8002ddc <_ZSt9addressofIcEPT_RS0_>
 8002a82:	4603      	mov	r3, r0
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
    basic_string<_CharT, _Traits, _Alloc>::
 8002a8c:	b590      	push	{r4, r7, lr}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
      if (__capacity > max_size())
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	681c      	ldr	r4, [r3, #0]
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 f9a9 	bl	8002df4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	429c      	cmp	r4, r3
 8002aa6:	bf8c      	ite	hi
 8002aa8:	2301      	movhi	r3, #1
 8002aaa:	2300      	movls	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d002      	beq.n	8002ab8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
	std::__throw_length_error(__N("basic_string::_M_create"));
 8002ab2:	481a      	ldr	r0, [pc, #104]	@ (8002b1c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x90>)
 8002ab4:	f00b ff7f 	bl	800e9b6 <_ZSt20__throw_length_errorPKc>
      if (__capacity > __old_capacity && __capacity < 2 * __old_capacity)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d21c      	bcs.n	8002afc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d216      	bcs.n	8002afc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	  __capacity = 2 * __old_capacity;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	005a      	lsls	r2, r3, #1
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	601a      	str	r2, [r3, #0]
	  if (__capacity > max_size())
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	681c      	ldr	r4, [r3, #0]
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f000 f98a 	bl	8002df4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	429c      	cmp	r4, r3
 8002ae4:	bf8c      	ite	hi
 8002ae6:	2301      	movhi	r3, #1
 8002ae8:	2300      	movls	r3, #0
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d005      	beq.n	8002afc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x70>
	    __capacity = max_size();
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 f97f 	bl	8002df4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002af6:	4602      	mov	r2, r0
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	601a      	str	r2, [r3, #0]
      return _Alloc_traits::allocate(_M_get_allocator(), __capacity + 1);
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f7ff fe7a 	bl	80027f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002b02:	4602      	mov	r2, r0
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	f000 f983 	bl	8002e18 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8002b12:	4603      	mov	r3, r0
    }
 8002b14:	4618      	mov	r0, r3
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd90      	pop	{r4, r7, pc}
 8002b1c:	08013abc 	.word	0x08013abc

08002b20 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc>:
      _S_assign(_CharT* __d, size_type __n, _CharT __c)
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	71fb      	strb	r3, [r7, #7]
	if (__n == 1)
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d105      	bne.n	8002b40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x20>
	  traits_type::assign(*__d, __c);
 8002b34:	1dfb      	adds	r3, r7, #7
 8002b36:	4619      	mov	r1, r3
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f7fe fc7f 	bl	800143c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002b3e:	e005      	b.n	8002b4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_S_assignEPcjc+0x2c>
	  traits_type::assign(__d, __n, __c);
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	461a      	mov	r2, r3
 8002b44:	68b9      	ldr	r1, [r7, #8]
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f7fe fced 	bl	8001526 <_ZNSt11char_traitsIcE6assignEPcjc>
      }
 8002b4c:	bf00      	nop
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
      _M_destroy(size_type __size) throw()
 8002b54:	b590      	push	{r4, r7, lr}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7ff fe49 	bl	80027f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002b64:	4604      	mov	r4, r0
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7ff fdb8 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002b6c:	4601      	mov	r1, r0
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	3301      	adds	r3, #1
 8002b72:	461a      	mov	r2, r3
 8002b74:	4620      	mov	r0, r4
 8002b76:	f000 f97a 	bl	8002e6e <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
 8002b7a:	bf00      	nop
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd90      	pop	{r4, r7, pc}

08002b82 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
      _M_local_data() const
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	3308      	adds	r3, #8
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 f98c 	bl	8002eac <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>
 8002b94:	4603      	mov	r3, r0
      }
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardC1EPS4_>:
	  explicit _Guard(basic_string* __s) : _M_guarded(__s) { }
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
 8002bba:	6039      	str	r1, [r7, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev>:
	  ~_Guard() { if (_M_guarded) _M_guarded->_M_dispose(); }
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d004      	beq.n	8002bea <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev+0x1a>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff fdef 	bl	80027c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
      basic_string<_CharT, _Traits, _Alloc>::
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
 8002c00:	703b      	strb	r3, [r7, #0]
	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	68b8      	ldr	r0, [r7, #8]
 8002c06:	f000 f95d 	bl	8002ec4 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	617b      	str	r3, [r7, #20]
	if (__dnew > size_type(_S_local_capacity))
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2b0f      	cmp	r3, #15
 8002c12:	d911      	bls.n	8002c38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>
	    _M_data(_M_create(__dnew, size_type(0)));
 8002c14:	f107 0314 	add.w	r3, r7, #20
 8002c18:	2200      	movs	r2, #0
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f7ff ff35 	bl	8002a8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8002c22:	4603      	mov	r3, r0
 8002c24:	4619      	mov	r1, r3
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f7ff fe2e 	bl	8002888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__dnew);
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	4619      	mov	r1, r3
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f7ff fe37 	bl	80028a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 8002c36:	e019      	b.n	8002c6c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x78>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	61fb      	str	r3, [r7, #28]
	if (std::is_constant_evaluated())
 8002c3c:	f7fe fbea 	bl	8001414 <_ZSt21is_constant_evaluatedv>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00e      	beq.n	8002c64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x70>
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8002c46:	2300      	movs	r3, #0
 8002c48:	61bb      	str	r3, [r7, #24]
 8002c4a:	e008      	b.n	8002c5e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x6a>
	    _M_local_buf[__i] = _CharT();
 8002c4c:	69fa      	ldr	r2, [r7, #28]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	4413      	add	r3, r2
 8002c52:	3308      	adds	r3, #8
 8002c54:	2200      	movs	r2, #0
 8002c56:	701a      	strb	r2, [r3, #0]
	  for (size_type __i = 0; __i <= _S_local_capacity; ++__i)
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	61bb      	str	r3, [r7, #24]
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	2b0f      	cmp	r3, #15
 8002c62:	d9f3      	bls.n	8002c4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>
	return _M_local_data();
 8002c64:	69f8      	ldr	r0, [r7, #28]
 8002c66:	f7ff fd45 	bl	80026f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002c6a:	bf00      	nop
	} __guard(this);
 8002c6c:	f107 0310 	add.w	r3, r7, #16
 8002c70:	68f9      	ldr	r1, [r7, #12]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff ff9d 	bl	8002bb2 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardC1EPS4_>
	this->_S_copy_chars(_M_data(), __beg, __end);
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f7ff fd2f 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	68b9      	ldr	r1, [r7, #8]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f000 f931 	bl	8002eec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
	__guard._M_guarded = 0;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
	_M_set_length(__dnew);
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	4619      	mov	r1, r3
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f7ff fe22 	bl	80028dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 8002c98:	f107 0310 	add.w	r3, r7, #16
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ff97 	bl	8002bd0 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev>
 8002ca2:	3720      	adds	r7, #32
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj>:
      replace(size_type __pos, size_type __n1, const _CharT* __s,
 8002ca8:	b590      	push	{r4, r7, lr}
 8002caa:	b087      	sub	sp, #28
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
 8002cb4:	603b      	str	r3, [r7, #0]
	return _M_replace(_M_check(__pos, "basic_string::replace"),
 8002cb6:	4a0c      	ldr	r2, [pc, #48]	@ (8002ce8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEjjPKcj+0x40>)
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 fa54 	bl	8003168 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 8002cc0:	4604      	mov	r4, r0
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	68b9      	ldr	r1, [r7, #8]
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 fa70 	bl	80031ac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	4621      	mov	r1, r4
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 f932 	bl	8002f40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 8002cdc:	4603      	mov	r3, r0
      }
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd90      	pop	{r4, r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	08013ad4 	.word	0x08013ad4

08002cec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
      _M_check_length(size_type __n1, size_type __n2, const char* __s) const
 8002cec:	b590      	push	{r4, r7, lr}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
 8002cf8:	603b      	str	r3, [r7, #0]
	if (this->max_size() - (this->size() - __n1) < __n2)
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f000 f87a 	bl	8002df4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>
 8002d00:	4604      	mov	r4, r0
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f7fe ff7e 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	1a9b      	subs	r3, r3, r2
 8002d0e:	4423      	add	r3, r4
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	bf8c      	ite	hi
 8002d16:	2301      	movhi	r3, #1
 8002d18:	2300      	movls	r3, #0
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d002      	beq.n	8002d26 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x3a>
	  __throw_length_error(__N(__s));
 8002d20:	6838      	ldr	r0, [r7, #0]
 8002d22:	f00b fe48 	bl	800e9b6 <_ZSt20__throw_length_errorPKc>
      }
 8002d26:	bf00      	nop
 8002d28:	3714      	adds	r7, #20
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd90      	pop	{r4, r7, pc}

08002d2e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 8002d2e:	b590      	push	{r4, r7, lr}
 8002d30:	b089      	sub	sp, #36	@ 0x24
 8002d32:	af02      	add	r7, sp, #8
 8002d34:	60f8      	str	r0, [r7, #12]
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	607a      	str	r2, [r7, #4]
    _M_append(const _CharT* __s, size_type __n)
    {
      const size_type __len = __n + this->size();
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f7fe ff62 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d40:	4602      	mov	r2, r0
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4413      	add	r3, r2
 8002d46:	617b      	str	r3, [r7, #20]

      if (__len <= this->capacity())
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f7ff fe45 	bl	80029d8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	4293      	cmp	r3, r2
 8002d54:	bf94      	ite	ls
 8002d56:	2301      	movls	r3, #1
 8002d58:	2300      	movhi	r3, #0
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d011      	beq.n	8002d84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x56>
	{
	  if (__n)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d019      	beq.n	8002d9a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x6c>
	    this->_S_copy(this->_M_data() + this->size(), __s, __n);
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f7ff fcb8 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002d6c:	4604      	mov	r4, r0
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f7fe ff48 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d74:	4603      	mov	r3, r0
 8002d76:	4423      	add	r3, r4
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	68b9      	ldr	r1, [r7, #8]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 f8c7 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8002d82:	e00a      	b.n	8002d9a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x6c>
	}
      else
	this->_M_mutate(this->size(), size_type(0), __s, __n);
 8002d84:	68f8      	ldr	r0, [r7, #12]
 8002d86:	f7fe ff3d 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002d8a:	4601      	mov	r1, r0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	2200      	movs	r2, #0
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 fa2a 	bl	80031ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__len);
 8002d9a:	6979      	ldr	r1, [r7, #20]
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f7ff fd9d 	bl	80028dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 8002da2:	68fb      	ldr	r3, [r7, #12]
    }
 8002da4:	4618      	mov	r0, r3
 8002da6:	371c      	adds	r7, #28
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd90      	pop	{r4, r7, pc}

08002dac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj>:
      append(const _CharT* __s, size_type __n)
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
	_M_check_length(size_type(0), __n, "basic_string::append");
 8002db8:	4b07      	ldr	r3, [pc, #28]	@ (8002dd8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcj+0x2c>)
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f7ff ff94 	bl	8002cec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
	return _M_append(__s, __n);
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	68b9      	ldr	r1, [r7, #8]
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f7ff ffb0 	bl	8002d2e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 8002dce:	4603      	mov	r3, r0
      }
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	08013aa4 	.word	0x08013aa4

08002ddc <_ZSt9addressofIcEPT_RS0_>:
   *  @return   The actual address.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR _Tp*
    addressof(_Tp& __r) noexcept
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 fa65 	bl	80032b4 <_ZSt11__addressofIcEPT_RS0_>
 8002dea:	4603      	mov	r3, r0
 8002dec:	4618      	mov	r0, r3
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
      { return (_Alloc_traits::max_size(_M_get_allocator()) - 1) / 2; }
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 fa64 	bl	80032ca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002e02:	4603      	mov	r3, r0
 8002e04:	4618      	mov	r0, r3
 8002e06:	f000 fa6b 	bl	80032e0 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	085b      	lsrs	r3, r3, #1
 8002e10:	4618      	mov	r0, r3
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
       *  @param  __n  The number of objects to allocate space for.
       *
       *  Calls @c a.allocate(n)
      */
      _GLIBCXX_NODISCARD static _GLIBCXX20_CONSTEXPR pointer
      allocate(allocator_type& __a, size_type __n)
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	60bb      	str	r3, [r7, #8]
#if __cplusplus > 201703L
      [[nodiscard,__gnu__::__always_inline__]]
      constexpr _Tp*
      allocate(size_t __n)
      {
	if (std::__is_constant_evaluated())
 8002e2a:	f7fe faeb 	bl	8001404 <__is_constant_evaluated>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d010      	beq.n	8002e56 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x3e>
	  {
	    if (__builtin_mul_overflow(__n, sizeof(_Tp), &__n))
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2200      	movs	r2, #0
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x32>
	      std::__throw_bad_array_new_length();
 8002e46:	f00b fdb3 	bl	800e9b0 <_ZSt28__throw_bad_array_new_lengthv>
	    return static_cast<_Tp*>(::operator new(__n));
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f00b fd96 	bl	800e97e <_Znwj>
 8002e52:	4603      	mov	r3, r0
 8002e54:	e007      	b.n	8002e66 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j+0x4e>
	  }

	return __allocator_base<_Tp>::allocate(__n, 0);
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f000 faa8 	bl	80033b2 <_ZNSt15__new_allocatorIcE8allocateEjPKv>
 8002e62:	4603      	mov	r3, r0
 8002e64:	bf00      	nop
      { return __a.allocate(__n); }
 8002e66:	4618      	mov	r0, r3
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b088      	sub	sp, #32
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	60f8      	str	r0, [r7, #12]
 8002e76:	60b9      	str	r1, [r7, #8]
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	61fb      	str	r3, [r7, #28]
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	61bb      	str	r3, [r7, #24]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	617b      	str	r3, [r7, #20]

      [[__gnu__::__always_inline__]]
      constexpr void
      deallocate(_Tp* __p, size_t __n)
      {
	if (std::__is_constant_evaluated())
 8002e86:	f7fe fabd 	bl	8001404 <__is_constant_evaluated>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x2a>
	  {
	    ::operator delete(__p);
 8002e90:	69b8      	ldr	r0, [r7, #24]
 8002e92:	f00b fd5f 	bl	800e954 <_ZdlPv>
	    return;
 8002e96:	e005      	b.n	8002ea4 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj+0x36>
	  }
	__allocator_base<_Tp>::deallocate(__p, __n);
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	69b9      	ldr	r1, [r7, #24]
 8002e9c:	69f8      	ldr	r0, [r7, #28]
 8002e9e:	f000 faaa 	bl	80033f6 <_ZNSt15__new_allocatorIcE10deallocateEPcj>
      { __a.deallocate(__p, __n); }
 8002ea2:	bf00      	nop
 8002ea4:	bf00      	nop
 8002ea6:	3720      	adds	r7, #32
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <_ZNSt19__ptr_traits_ptr_toIPKcS0_Lb0EE10pointer_toERS0_>:
      pointer_to(element_type& __r) noexcept
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
      { return std::addressof(__r); }
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 fa1f 	bl	80032f8 <_ZSt9addressofIKcEPT_RS1_>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>:
  */
  template<typename _InputIterator>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8002ec4:	b5b0      	push	{r4, r5, r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8002ece:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8002ed0:	1d3b      	adds	r3, r7, #4
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff fe63 	bl	8002b9e <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
      return std::__distance(__first, __last,
 8002ed8:	462a      	mov	r2, r5
 8002eda:	6839      	ldr	r1, [r7, #0]
 8002edc:	4620      	mov	r0, r4
 8002ede:	f000 fa17 	bl	8003310 <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>
 8002ee2:	4603      	mov	r3, r0
    }
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bdb0      	pop	{r4, r5, r7, pc}

08002eec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
      _S_copy_chars(_CharT* __p, _CharT* __k1, _CharT* __k2) _GLIBCXX_NOEXCEPT
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
      { _S_copy(__p, __k1, __k2 - __k1); }
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	461a      	mov	r2, r3
 8002f00:	68b9      	ldr	r1, [r7, #8]
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f000 f804 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8002f08:	bf00      	nop
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
      _S_copy(_CharT* __d, const _CharT* __s, size_type __n)
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d104      	bne.n	8002f2c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 8002f22:	68b9      	ldr	r1, [r7, #8]
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f7fe fa89 	bl	800143c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 8002f2a:	e004      	b.n	8002f36 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x26>
	  traits_type::copy(__d, __s, __n);
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	68b9      	ldr	r1, [r7, #8]
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	f7fe fad3 	bl	80014dc <_ZNSt11char_traitsIcE4copyEPcPKcj>
      }
 8002f36:	bf00      	nop
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
	...

08002f40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
    }

  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX20_CONSTEXPR
    basic_string<_CharT, _Traits, _Alloc>&
    basic_string<_CharT, _Traits, _Alloc>::
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b090      	sub	sp, #64	@ 0x40
 8002f44:	af02      	add	r7, sp, #8
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	603b      	str	r3, [r7, #0]
    _M_replace(size_type __pos, size_type __len1, const _CharT* __s,
	       const size_type __len2)
    {
      _M_check_length(__len1, __len2, "basic_string::_M_replace");
 8002f4e:	4b85      	ldr	r3, [pc, #532]	@ (8003164 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x224>)
 8002f50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	f7ff fec9 	bl	8002cec <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>

      const size_type __old_size = this->size();
 8002f5a:	68f8      	ldr	r0, [r7, #12]
 8002f5c:	f7fe fe52 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8002f60:	6378      	str	r0, [r7, #52]	@ 0x34
      const size_type __new_size = __old_size + __len2 - __len1;
 8002f62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f66:	441a      	add	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	633b      	str	r3, [r7, #48]	@ 0x30

      if (__new_size <= this->capacity())
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f7ff fd32 	bl	80029d8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8002f74:	4602      	mov	r2, r0
 8002f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	bf94      	ite	ls
 8002f7c:	2301      	movls	r3, #1
 8002f7e:	2300      	movhi	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f000 80dc 	beq.w	8003140 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x200>
	{
	  pointer __p = this->_M_data() + __pos;
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f7ff fba7 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	4413      	add	r3, r2
 8002f94:	62fb      	str	r3, [r7, #44]	@ 0x2c

	  const size_type __how_much = __old_size - __pos - __len1;
 8002f96:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	1ad2      	subs	r2, r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
#if __cpp_lib_is_constant_evaluated
	  if (std::is_constant_evaluated())
 8002fa2:	f7fe fa37 	bl	8001414 <_ZSt21is_constant_evaluatedv>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d046      	beq.n	800303a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xfa>
	    {
	      auto __newp = _Alloc_traits::allocate(_M_get_allocator(),
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f7ff fc22 	bl	80027f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7ff ff2e 	bl	8002e18 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8002fbc:	61f8      	str	r0, [r7, #28]
						    __new_size);
	      _S_copy(__newp, this->_M_data(), __pos);
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f7ff fb8c 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	4619      	mov	r1, r3
 8002fca:	69f8      	ldr	r0, [r7, #28]
 8002fcc:	f7ff ffa0 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos, __s, __len2);
 8002fd0:	69fa      	ldr	r2, [r7, #28]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fd8:	6839      	ldr	r1, [r7, #0]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff ff98 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(__newp + __pos + __len2, __p + __len1, __how_much);
 8002fe0:	68ba      	ldr	r2, [r7, #8]
 8002fe2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fe4:	4413      	add	r3, r2
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	18d0      	adds	r0, r2, r3
 8002fea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4413      	add	r3, r2
 8002ff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	f7ff ff8c 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      _S_copy(this->_M_data(), __newp, __new_size);
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f7ff fb6f 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002ffe:	4603      	mov	r3, r0
 8003000:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003002:	69f9      	ldr	r1, [r7, #28]
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff ff83 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
	      this->_M_get_allocator().deallocate(__newp, __new_size);
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f7ff fbf3 	bl	80027f6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>
 8003010:	4603      	mov	r3, r0
 8003012:	61bb      	str	r3, [r7, #24]
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800301a:	613b      	str	r3, [r7, #16]
	if (std::__is_constant_evaluated())
 800301c:	f7fe f9f2 	bl	8001404 <__is_constant_evaluated>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xee>
	    ::operator delete(__p);
 8003026:	6978      	ldr	r0, [r7, #20]
 8003028:	f00b fc94 	bl	800e954 <_ZdlPv>
	    return;
 800302c:	e090      	b.n	8003150 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	__allocator_base<_Tp>::deallocate(__p, __n);
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	6979      	ldr	r1, [r7, #20]
 8003032:	69b8      	ldr	r0, [r7, #24]
 8003034:	f000 f9df 	bl	80033f6 <_ZNSt15__new_allocatorIcE10deallocateEPcj>
 8003038:	e08a      	b.n	8003150 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
#endif
	  if (_M_disjunct(__s))
 800303a:	6839      	ldr	r1, [r7, #0]
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 f976 	bl	800332e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d019      	beq.n	800307c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x13c>
	    {
	      if (__how_much && __len1 != __len2)
 8003048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00d      	beq.n	800306a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003052:	429a      	cmp	r2, r3
 8003054:	d009      	beq.n	800306a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x12a>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 8003056:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003058:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800305a:	18d0      	adds	r0, r2, r3
 800305c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4413      	add	r3, r2
 8003062:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003064:	4619      	mov	r1, r3
 8003066:	f000 f98d 	bl	8003384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2)
 800306a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800306c:	2b00      	cmp	r3, #0
 800306e:	d06f      	beq.n	8003150 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		this->_S_copy(__p, __s, __len2);
 8003070:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003072:	6839      	ldr	r1, [r7, #0]
 8003074:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003076:	f7ff ff4b 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800307a:	e069      	b.n	8003150 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
	    }
	  else
	    {
	      // Work in-place.
	      if (__len2 && __len2 <= __len1)
 800307c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800307e:	2b00      	cmp	r3, #0
 8003080:	d008      	beq.n	8003094 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
 8003082:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	429a      	cmp	r2, r3
 8003088:	d804      	bhi.n	8003094 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x154>
		this->_S_move(__p, __s, __len2);
 800308a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800308c:	6839      	ldr	r1, [r7, #0]
 800308e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003090:	f000 f978 	bl	8003384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__how_much && __len1 != __len2)
 8003094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00d      	beq.n	80030b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800309e:	429a      	cmp	r2, r3
 80030a0:	d009      	beq.n	80030b6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x176>
		this->_S_move(__p + __len2, __p + __len1, __how_much);
 80030a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030a6:	18d0      	adds	r0, r2, r3
 80030a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4413      	add	r3, r2
 80030ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030b0:	4619      	mov	r1, r3
 80030b2:	f000 f967 	bl	8003384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
	      if (__len2 > __len1)
 80030b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d948      	bls.n	8003150 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		{
		  if (__s + __len2 <= __p + __len1)
 80030be:	683a      	ldr	r2, [r7, #0]
 80030c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030c2:	441a      	add	r2, r3
 80030c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	440b      	add	r3, r1
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d805      	bhi.n	80030da <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x19a>
		    this->_S_move(__p, __s, __len2);
 80030ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030d0:	6839      	ldr	r1, [r7, #0]
 80030d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80030d4:	f000 f956 	bl	8003384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 80030d8:	e03a      	b.n	8003150 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		  else if (__s >= __p + __len1)
 80030da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4413      	add	r3, r2
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d311      	bcc.n	800310a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x1ca>
		    {
		      // Hint to middle end that __p and __s overlap
		      // (PR 98465).
		      const size_type __poff = (__s - __p) + (__len2 - __len1);
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	4619      	mov	r1, r3
 80030ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	440b      	add	r3, r1
 80030f6:	623b      	str	r3, [r7, #32]
		      this->_S_copy(__p, __p + __poff, __len2);
 80030f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030fa:	6a3b      	ldr	r3, [r7, #32]
 80030fc:	4413      	add	r3, r2
 80030fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003100:	4619      	mov	r1, r3
 8003102:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003104:	f7ff ff04 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8003108:	e022      	b.n	8003150 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		  else
		    {
		      const size_type __nleft = (__p + __len1) - __s;
 800310a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	441a      	add	r2, r3
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	627b      	str	r3, [r7, #36]	@ 0x24
		      this->_S_move(__p, __s, __nleft);
 8003116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003118:	6839      	ldr	r1, [r7, #0]
 800311a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800311c:	f000 f932 	bl	8003384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
		      // Tell the middle-end that the copy can't overlap
		      // (PR105651).
		      if (__len2 < __nleft)
 8003120:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003124:	429a      	cmp	r2, r3
			__builtin_unreachable();
		      this->_S_copy(__p + __nleft, __p + __len2,
 8003126:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312a:	18d0      	adds	r0, r2, r3
 800312c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800312e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003130:	18d1      	adds	r1, r2, r3
 8003132:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	461a      	mov	r2, r3
 800313a:	f7ff fee9 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800313e:	e007      	b.n	8003150 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x210>
		    }
		}
	    }
	}
      else
	this->_M_mutate(__pos, __len1, __s, __len2);
 8003140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003142:	9300      	str	r3, [sp, #0]
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 f84f 	bl	80031ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>

      this->_M_set_length(__new_size);
 8003150:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f7ff fbc2 	bl	80028dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      return *this;
 8003158:	68fb      	ldr	r3, [r7, #12]
    }
 800315a:	4618      	mov	r0, r3
 800315c:	3738      	adds	r7, #56	@ 0x38
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	08013aec 	.word	0x08013aec

08003168 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
      _M_check(size_type __pos, const char* __s) const
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
	if (__pos > this->size())
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	f7fe fd45 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 800317a:	4602      	mov	r2, r0
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	4293      	cmp	r3, r2
 8003180:	bf8c      	ite	hi
 8003182:	2301      	movhi	r3, #1
 8003184:	2300      	movls	r3, #0
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b00      	cmp	r3, #0
 800318a:	d008      	beq.n	800319e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x36>
	  __throw_out_of_range_fmt(__N("%s: __pos (which is %zu) > "
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f7fe fd39 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003192:	4603      	mov	r3, r0
 8003194:	68ba      	ldr	r2, [r7, #8]
 8003196:	6879      	ldr	r1, [r7, #4]
 8003198:	4803      	ldr	r0, [pc, #12]	@ (80031a8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x40>)
 800319a:	f00b fc0f 	bl	800e9bc <_ZSt24__throw_out_of_range_fmtPKcz>
	return __pos;
 800319e:	68bb      	ldr	r3, [r7, #8]
      }
 80031a0:	4618      	mov	r0, r3
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	08013b08 	.word	0x08013b08

080031ac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj>:
      _M_limit(size_type __pos, size_type __off) const _GLIBCXX_NOEXCEPT
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
	const bool __testoff =  __off < this->size() - __pos;
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f7fe fd23 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80031be:	4602      	mov	r2, r0
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	bf34      	ite	cc
 80031ca:	2301      	movcc	r3, #1
 80031cc:	2300      	movcs	r3, #0
 80031ce:	75fb      	strb	r3, [r7, #23]
	return __testoff ? __off : this->size() - __pos;
 80031d0:	7dfb      	ldrb	r3, [r7, #23]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x2e>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	e005      	b.n	80031e6 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_limitEjj+0x3a>
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f7fe fd12 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80031e0:	4602      	mov	r2, r0
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	1ad3      	subs	r3, r2, r3
      }
 80031e6:	4618      	mov	r0, r3
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
    basic_string<_CharT, _Traits, _Alloc>::
 80031ee:	b590      	push	{r4, r7, lr}
 80031f0:	b089      	sub	sp, #36	@ 0x24
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	60f8      	str	r0, [r7, #12]
 80031f6:	60b9      	str	r1, [r7, #8]
 80031f8:	607a      	str	r2, [r7, #4]
 80031fa:	603b      	str	r3, [r7, #0]
      const size_type __how_much = length() - __pos - __len1;
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f7ff f9b3 	bl	8002568 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8003202:	4602      	mov	r2, r0
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	1ad2      	subs	r2, r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	61fb      	str	r3, [r7, #28]
      size_type __new_capacity = length() + __len2 - __len1;
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f7ff f9aa 	bl	8002568 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
 8003214:	4602      	mov	r2, r0
 8003216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003218:	441a      	add	r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	617b      	str	r3, [r7, #20]
      pointer __r = _M_create(__new_capacity, capacity());
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f7ff fbd9 	bl	80029d8 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 8003226:	4602      	mov	r2, r0
 8003228:	f107 0314 	add.w	r3, r7, #20
 800322c:	4619      	mov	r1, r3
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f7ff fc2c 	bl	8002a8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8003234:	61b8      	str	r0, [r7, #24]
      if (__pos)
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d008      	beq.n	800324e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x60>
	this->_S_copy(__r, _M_data(), __pos);
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	f7ff fa4d 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8003242:	4603      	mov	r3, r0
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	4619      	mov	r1, r3
 8003248:	69b8      	ldr	r0, [r7, #24]
 800324a:	f7ff fe61 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__s && __len2)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00a      	beq.n	800326a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
 8003254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003256:	2b00      	cmp	r3, #0
 8003258:	d007      	beq.n	800326a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x7c>
	this->_S_copy(__r + __pos, __s, __len2);
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	4413      	add	r3, r2
 8003260:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003262:	6839      	ldr	r1, [r7, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff fe53 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      if (__how_much)
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d011      	beq.n	8003294 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0xa6>
	this->_S_copy(__r + __pos + __len2,
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003274:	4413      	add	r3, r2
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	18d4      	adds	r4, r2, r3
		      _M_data() + __pos + __len1, __how_much);
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f7ff fa2e 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8003280:	4601      	mov	r1, r0
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4413      	add	r3, r2
 8003288:	440b      	add	r3, r1
	this->_S_copy(__r + __pos + __len2,
 800328a:	69fa      	ldr	r2, [r7, #28]
 800328c:	4619      	mov	r1, r3
 800328e:	4620      	mov	r0, r4
 8003290:	f7ff fe3e 	bl	8002f10 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
      _M_dispose();
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f7ff fa97 	bl	80027c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
      _M_data(__r);
 800329a:	69b9      	ldr	r1, [r7, #24]
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f7ff faf3 	bl	8002888 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
      _M_capacity(__new_capacity);
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	4619      	mov	r1, r3
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f7ff fafc 	bl	80028a4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
    }
 80032ac:	bf00      	nop
 80032ae:	3724      	adds	r7, #36	@ 0x24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd90      	pop	{r4, r7, pc}

080032b4 <_ZSt11__addressofIcEPT_RS0_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4618      	mov	r0, r3
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr

080032ca <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_get_allocatorEv>:
      _M_get_allocator() const
 80032ca:	b480      	push	{r7}
 80032cc:	b083      	sub	sp, #12
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
      { return _M_dataplus; }
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4618      	mov	r0, r3
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static _GLIBCXX20_CONSTEXPR size_type
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus <= 201703L
	return __a.max_size();
#else
	return size_t(-1) / sizeof(value_type);
 80032e8:	f04f 33ff 	mov.w	r3, #4294967295
#endif
      }
 80032ec:	4618      	mov	r0, r3
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <_ZSt9addressofIKcEPT_RS1_>:
    addressof(_Tp& __r) noexcept
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
    { return std::__addressof(__r); }
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 f885 	bl	8003410 <_ZSt11__addressofIKcEPT_RS1_>
 8003306:	4603      	mov	r3, r0
 8003308:	4618      	mov	r0, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	1ad3      	subs	r3, r2, r3
    }
 8003322:	4618      	mov	r0, r3
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr

0800332e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
      _M_disjunct(const _CharT* __s) const _GLIBCXX_NOEXCEPT
 800332e:	b590      	push	{r4, r7, lr}
 8003330:	b085      	sub	sp, #20
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
 8003336:	6039      	str	r1, [r7, #0]
	return (less<const _CharT*>()(__s, _M_data())
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f7ff f9cf 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 800333e:	4602      	mov	r2, r0
 8003340:	f107 0308 	add.w	r3, r7, #8
 8003344:	6839      	ldr	r1, [r7, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f000 f86d 	bl	8003426 <_ZNKSt4lessIPKcEclES1_S1_>
 800334c:	4603      	mov	r3, r0
		|| less<const _CharT*>()(_M_data() + this->size(), __s));
 800334e:	2b00      	cmp	r3, #0
 8003350:	d111      	bne.n	8003376 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x48>
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7ff f9c2 	bl	80026dc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8003358:	4604      	mov	r4, r0
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7fe fc52 	bl	8001c04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003360:	4603      	mov	r3, r0
 8003362:	18e1      	adds	r1, r4, r3
 8003364:	f107 030c 	add.w	r3, r7, #12
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	4618      	mov	r0, r3
 800336c:	f000 f85b 	bl	8003426 <_ZNKSt4lessIPKcEclES1_S1_>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4c>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x4e>
 800337a:	2300      	movs	r3, #0
      }
 800337c:	4618      	mov	r0, r3
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	bd90      	pop	{r4, r7, pc}

08003384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
      _S_move(_CharT* __d, const _CharT* __s, size_type __n)
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
	if (__n == 1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d104      	bne.n	80033a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x1c>
	  traits_type::assign(*__d, *__s);
 8003396:	68b9      	ldr	r1, [r7, #8]
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f7fe f84f 	bl	800143c <_ZNSt11char_traitsIcE6assignERcRKc>
      }
 800339e:	e004      	b.n	80033aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0x26>
	  traits_type::move(__d, __s, __n);
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	68b9      	ldr	r1, [r7, #8]
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f7fe f877 	bl	8001498 <_ZNSt11char_traitsIcE4moveEPcPKcj>
      }
 80033aa:	bf00      	nop
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <_ZNSt15__new_allocatorIcE8allocateEjPKv>:
#endif

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      _GLIBCXX_NODISCARD _Tp*
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b084      	sub	sp, #16
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	60f8      	str	r0, [r7, #12]
 80033ba:	60b9      	str	r1, [r7, #8]
 80033bc:	607a      	str	r2, [r7, #4]
	// _GLIBCXX_RESOLVE_LIB_DEFECTS
	// 3308. std::allocator<void>().allocate(n)
	static_assert(sizeof(_Tp) != 0, "cannot allocate incomplete types");
#endif

	if (__builtin_expect(__n > this->_M_max_size(), false))
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 f84f 	bl	8003462 <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>
 80033c4:	4602      	mov	r2, r0
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	4293      	cmp	r3, r2
 80033ca:	bf8c      	ite	hi
 80033cc:	2301      	movhi	r3, #1
 80033ce:	2300      	movls	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	bf14      	ite	ne
 80033d6:	2301      	movne	r3, #1
 80033d8:	2300      	moveq	r3, #0
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <_ZNSt15__new_allocatorIcE8allocateEjPKv+0x32>
	  {
	    // _GLIBCXX_RESOLVE_LIB_DEFECTS
	    // 3190. allocator::allocate sometimes returns too little storage
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
	      std::__throw_bad_array_new_length();
	    std::__throw_bad_alloc();
 80033e0:	f00b fae3 	bl	800e9aa <_ZSt17__throw_bad_allocv>
	    std::align_val_t __al = std::align_val_t(alignof(_Tp));
	    return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp),
							   __al));
	  }
#endif
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 80033e4:	68b8      	ldr	r0, [r7, #8]
 80033e6:	f00b faca 	bl	800e97e <_Znwj>
 80033ea:	4603      	mov	r3, r0
 80033ec:	bf00      	nop
      }
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <_ZNSt15__new_allocatorIcE10deallocateEPcj>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b084      	sub	sp, #16
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	60f8      	str	r0, [r7, #12]
 80033fe:	60b9      	str	r1, [r7, #8]
 8003400:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8003402:	6879      	ldr	r1, [r7, #4]
 8003404:	68b8      	ldr	r0, [r7, #8]
 8003406:	f00b faa7 	bl	800e958 <_ZdlPvj>
      }
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <_ZSt11__addressofIKcEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4618      	mov	r0, r3
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr

08003426 <_ZNKSt4lessIPKcEclES1_S1_>:
  // Partial specialization of std::less for pointers.
  template<typename _Tp>
    struct less<_Tp*> : public binary_function<_Tp*, _Tp*, bool>
    {
      _GLIBCXX14_CONSTEXPR bool
      operator()(_Tp* __x, _Tp* __y) const _GLIBCXX_NOTHROW
 8003426:	b580      	push	{r7, lr}
 8003428:	b084      	sub	sp, #16
 800342a:	af00      	add	r7, sp, #0
 800342c:	60f8      	str	r0, [r7, #12]
 800342e:	60b9      	str	r1, [r7, #8]
 8003430:	607a      	str	r2, [r7, #4]
      {
#if __cplusplus >= 201402L
	if (std::__is_constant_evaluated())
 8003432:	f7fd ffe7 	bl	8001404 <__is_constant_evaluated>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d007      	beq.n	800344c <_ZNKSt4lessIPKcEclES1_S1_+0x26>
	  return __x < __y;
 800343c:	68ba      	ldr	r2, [r7, #8]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	429a      	cmp	r2, r3
 8003442:	bf34      	ite	cc
 8003444:	2301      	movcc	r3, #1
 8003446:	2300      	movcs	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	e006      	b.n	800345a <_ZNKSt4lessIPKcEclES1_S1_+0x34>
#endif
	return (__UINTPTR_TYPE__)__x < (__UINTPTR_TYPE__)__y;
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	429a      	cmp	r2, r3
 8003452:	bf34      	ite	cc
 8003454:	2301      	movcc	r3, #1
 8003456:	2300      	movcs	r3, #0
 8003458:	b2db      	uxtb	r3, r3
      }
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800346a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 800346e:	4618      	mov	r0, r3
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr

0800347a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800347e:	f000 fe1f 	bl	80040c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003482:	f000 f80d 	bl	80034a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003486:	f000 f961 	bl	800374c <MX_GPIO_Init>
  MX_I2C1_Init();
 800348a:	f000 f879 	bl	8003580 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 800348e:	f000 f911 	bl	80036b4 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8003492:	f000 f8b5 	bl	8003600 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  app_main();
 8003496:	f7fe fbc3 	bl	8001c20 <app_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800349a:	bf00      	nop
 800349c:	e7fd      	b.n	800349a <main+0x20>
	...

080034a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b09c      	sub	sp, #112	@ 0x70
 80034a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034a6:	f107 0320 	add.w	r3, r7, #32
 80034aa:	2250      	movs	r2, #80	@ 0x50
 80034ac:	2100      	movs	r1, #0
 80034ae:	4618      	mov	r0, r3
 80034b0:	f00c fb98 	bl	800fbe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034b4:	f107 0308 	add.w	r3, r7, #8
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	60da      	str	r2, [r3, #12]
 80034c2:	611a      	str	r2, [r3, #16]
 80034c4:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80034c6:	4b2c      	ldr	r3, [pc, #176]	@ (8003578 <SystemClock_Config+0xd8>)
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003578 <SystemClock_Config+0xd8>)
 80034cc:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80034d0:	6113      	str	r3, [r2, #16]
 80034d2:	4b29      	ldr	r3, [pc, #164]	@ (8003578 <SystemClock_Config+0xd8>)
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80034da:	607b      	str	r3, [r7, #4]
 80034dc:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80034de:	bf00      	nop
 80034e0:	4b25      	ldr	r3, [pc, #148]	@ (8003578 <SystemClock_Config+0xd8>)
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	f003 0308 	and.w	r3, r3, #8
 80034e8:	2b08      	cmp	r3, #8
 80034ea:	d1f9      	bne.n	80034e0 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80034ec:	2301      	movs	r3, #1
 80034ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80034f0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80034f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034f6:	2302      	movs	r3, #2
 80034f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80034fa:	2303      	movs	r3, #3
 80034fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80034fe:	2304      	movs	r3, #4
 8003500:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 250;
 8003502:	23fa      	movs	r3, #250	@ 0xfa
 8003504:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003506:	2302      	movs	r3, #2
 8003508:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800350a:	2302      	movs	r3, #2
 800350c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800350e:	2302      	movs	r3, #2
 8003510:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 8003512:	2304      	movs	r3, #4
 8003514:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8003516:	2300      	movs	r3, #0
 8003518:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800351a:	2300      	movs	r3, #0
 800351c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800351e:	f107 0320 	add.w	r3, r7, #32
 8003522:	4618      	mov	r0, r3
 8003524:	f002 f95c 	bl	80057e0 <HAL_RCC_OscConfig>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800352e:	f000 fa71 	bl	8003a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003532:	231f      	movs	r3, #31
 8003534:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003536:	2303      	movs	r3, #3
 8003538:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800353a:	2300      	movs	r3, #0
 800353c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003542:	2300      	movs	r3, #0
 8003544:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800354a:	f107 0308 	add.w	r3, r7, #8
 800354e:	2105      	movs	r1, #5
 8003550:	4618      	mov	r0, r3
 8003552:	f002 fd7d 	bl	8006050 <HAL_RCC_ClockConfig>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d001      	beq.n	8003560 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800355c:	f000 fa5a 	bl	8003a14 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8003560:	4b06      	ldr	r3, [pc, #24]	@ (800357c <SystemClock_Config+0xdc>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003568:	4a04      	ldr	r2, [pc, #16]	@ (800357c <SystemClock_Config+0xdc>)
 800356a:	f043 0320 	orr.w	r3, r3, #32
 800356e:	6013      	str	r3, [r2, #0]
}
 8003570:	bf00      	nop
 8003572:	3770      	adds	r7, #112	@ 0x70
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	44020800 	.word	0x44020800
 800357c:	40022000 	.word	0x40022000

08003580 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003584:	4b1b      	ldr	r3, [pc, #108]	@ (80035f4 <MX_I2C1_Init+0x74>)
 8003586:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <MX_I2C1_Init+0x78>)
 8003588:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 800358a:	4b1a      	ldr	r3, [pc, #104]	@ (80035f4 <MX_I2C1_Init+0x74>)
 800358c:	4a1b      	ldr	r2, [pc, #108]	@ (80035fc <MX_I2C1_Init+0x7c>)
 800358e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003590:	4b18      	ldr	r3, [pc, #96]	@ (80035f4 <MX_I2C1_Init+0x74>)
 8003592:	2200      	movs	r2, #0
 8003594:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003596:	4b17      	ldr	r3, [pc, #92]	@ (80035f4 <MX_I2C1_Init+0x74>)
 8003598:	2201      	movs	r2, #1
 800359a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800359c:	4b15      	ldr	r3, [pc, #84]	@ (80035f4 <MX_I2C1_Init+0x74>)
 800359e:	2200      	movs	r2, #0
 80035a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80035a2:	4b14      	ldr	r3, [pc, #80]	@ (80035f4 <MX_I2C1_Init+0x74>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80035a8:	4b12      	ldr	r3, [pc, #72]	@ (80035f4 <MX_I2C1_Init+0x74>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035ae:	4b11      	ldr	r3, [pc, #68]	@ (80035f4 <MX_I2C1_Init+0x74>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035b4:	4b0f      	ldr	r3, [pc, #60]	@ (80035f4 <MX_I2C1_Init+0x74>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80035ba:	480e      	ldr	r0, [pc, #56]	@ (80035f4 <MX_I2C1_Init+0x74>)
 80035bc:	f001 fabe 	bl	8004b3c <HAL_I2C_Init>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80035c6:	f000 fa25 	bl	8003a14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035ca:	2100      	movs	r1, #0
 80035cc:	4809      	ldr	r0, [pc, #36]	@ (80035f4 <MX_I2C1_Init+0x74>)
 80035ce:	f002 f86f 	bl	80056b0 <HAL_I2CEx_ConfigAnalogFilter>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80035d8:	f000 fa1c 	bl	8003a14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80035dc:	2100      	movs	r1, #0
 80035de:	4805      	ldr	r0, [pc, #20]	@ (80035f4 <MX_I2C1_Init+0x74>)
 80035e0:	f002 f8b1 	bl	8005746 <HAL_I2CEx_ConfigDigitalFilter>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80035ea:	f000 fa13 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80035ee:	bf00      	nop
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20000254 	.word	0x20000254
 80035f8:	40005400 	.word	0x40005400
 80035fc:	60808cd3 	.word	0x60808cd3

08003600 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08a      	sub	sp, #40	@ 0x28
 8003604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003606:	f107 031c 	add.w	r3, r7, #28
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	605a      	str	r2, [r3, #4]
 8003610:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003612:	463b      	mov	r3, r7
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]
 8003618:	605a      	str	r2, [r3, #4]
 800361a:	609a      	str	r2, [r3, #8]
 800361c:	60da      	str	r2, [r3, #12]
 800361e:	611a      	str	r2, [r3, #16]
 8003620:	615a      	str	r2, [r3, #20]
 8003622:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003624:	4b22      	ldr	r3, [pc, #136]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 8003626:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800362a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800362c:	4b20      	ldr	r3, [pc, #128]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 800362e:	2200      	movs	r2, #0
 8003630:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003632:	4b1f      	ldr	r3, [pc, #124]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 8003634:	2200      	movs	r2, #0
 8003636:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003638:	4b1d      	ldr	r3, [pc, #116]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 800363a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800363e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003640:	4b1b      	ldr	r3, [pc, #108]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 8003642:	2200      	movs	r2, #0
 8003644:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003646:	4b1a      	ldr	r3, [pc, #104]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 8003648:	2200      	movs	r2, #0
 800364a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800364c:	4818      	ldr	r0, [pc, #96]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 800364e:	f008 f899 	bl	800b784 <HAL_TIM_PWM_Init>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003658:	f000 f9dc 	bl	8003a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800365c:	2300      	movs	r3, #0
 800365e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003660:	2300      	movs	r3, #0
 8003662:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003664:	f107 031c 	add.w	r3, r7, #28
 8003668:	4619      	mov	r1, r3
 800366a:	4811      	ldr	r0, [pc, #68]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 800366c:	f009 f87c 	bl	800c768 <HAL_TIMEx_MasterConfigSynchronization>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003676:	f000 f9cd 	bl	8003a14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800367a:	2360      	movs	r3, #96	@ 0x60
 800367c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800367e:	2300      	movs	r3, #0
 8003680:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003682:	2300      	movs	r3, #0
 8003684:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003686:	2300      	movs	r3, #0
 8003688:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800368a:	463b      	mov	r3, r7
 800368c:	2200      	movs	r2, #0
 800368e:	4619      	mov	r1, r3
 8003690:	4807      	ldr	r0, [pc, #28]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 8003692:	f008 fa2f 	bl	800baf4 <HAL_TIM_PWM_ConfigChannel>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800369c:	f000 f9ba 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80036a0:	4803      	ldr	r0, [pc, #12]	@ (80036b0 <MX_TIM2_Init+0xb0>)
 80036a2:	f000 fa99 	bl	8003bd8 <HAL_TIM_MspPostInit>

}
 80036a6:	bf00      	nop
 80036a8:	3728      	adds	r7, #40	@ 0x28
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	200002a8 	.word	0x200002a8

080036b4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80036b8:	4b22      	ldr	r3, [pc, #136]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036ba:	4a23      	ldr	r2, [pc, #140]	@ (8003748 <MX_USART3_UART_Init+0x94>)
 80036bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036be:	4b21      	ldr	r3, [pc, #132]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036c6:	4b1f      	ldr	r3, [pc, #124]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036da:	220c      	movs	r2, #12
 80036dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036de:	4b19      	ldr	r3, [pc, #100]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036e4:	4b17      	ldr	r3, [pc, #92]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036ea:	4b16      	ldr	r3, [pc, #88]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80036f0:	4b14      	ldr	r3, [pc, #80]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036f6:	4b13      	ldr	r3, [pc, #76]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80036fc:	4811      	ldr	r0, [pc, #68]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 80036fe:	f009 f903 	bl	800c908 <HAL_UART_Init>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8003708:	f000 f984 	bl	8003a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800370c:	2100      	movs	r1, #0
 800370e:	480d      	ldr	r0, [pc, #52]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 8003710:	f00b f855 	bl	800e7be <HAL_UARTEx_SetTxFifoThreshold>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800371a:	f000 f97b 	bl	8003a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800371e:	2100      	movs	r1, #0
 8003720:	4808      	ldr	r0, [pc, #32]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 8003722:	f00b f88a 	bl	800e83a <HAL_UARTEx_SetRxFifoThreshold>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800372c:	f000 f972 	bl	8003a14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003730:	4804      	ldr	r0, [pc, #16]	@ (8003744 <MX_USART3_UART_Init+0x90>)
 8003732:	f00b f80b 	bl	800e74c <HAL_UARTEx_DisableFifoMode>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800373c:	f000 f96a 	bl	8003a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003740:	bf00      	nop
 8003742:	bd80      	pop	{r7, pc}
 8003744:	200002f4 	.word	0x200002f4
 8003748:	40004800 	.word	0x40004800

0800374c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08e      	sub	sp, #56	@ 0x38
 8003750:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003752:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	605a      	str	r2, [r3, #4]
 800375c:	609a      	str	r2, [r3, #8]
 800375e:	60da      	str	r2, [r3, #12]
 8003760:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003762:	4ba5      	ldr	r3, [pc, #660]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003764:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003768:	4aa3      	ldr	r2, [pc, #652]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 800376a:	f043 0310 	orr.w	r3, r3, #16
 800376e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003772:	4ba1      	ldr	r3, [pc, #644]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003774:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003778:	f003 0310 	and.w	r3, r3, #16
 800377c:	623b      	str	r3, [r7, #32]
 800377e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003780:	4b9d      	ldr	r3, [pc, #628]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003782:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003786:	4a9c      	ldr	r2, [pc, #624]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003788:	f043 0304 	orr.w	r3, r3, #4
 800378c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003790:	4b99      	ldr	r3, [pc, #612]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003792:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	61fb      	str	r3, [r7, #28]
 800379c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800379e:	4b96      	ldr	r3, [pc, #600]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037a4:	4a94      	ldr	r2, [pc, #592]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037a6:	f043 0320 	orr.w	r3, r3, #32
 80037aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80037ae:	4b92      	ldr	r3, [pc, #584]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037b4:	f003 0320 	and.w	r3, r3, #32
 80037b8:	61bb      	str	r3, [r7, #24]
 80037ba:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80037bc:	4b8e      	ldr	r3, [pc, #568]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037c2:	4a8d      	ldr	r2, [pc, #564]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80037cc:	4b8a      	ldr	r3, [pc, #552]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d6:	617b      	str	r3, [r7, #20]
 80037d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037da:	4b87      	ldr	r3, [pc, #540]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037e0:	4a85      	ldr	r2, [pc, #532]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037e2:	f043 0301 	orr.w	r3, r3, #1
 80037e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80037ea:	4b83      	ldr	r3, [pc, #524]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	613b      	str	r3, [r7, #16]
 80037f6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037f8:	4b7f      	ldr	r3, [pc, #508]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 80037fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037fe:	4a7e      	ldr	r2, [pc, #504]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003800:	f043 0302 	orr.w	r3, r3, #2
 8003804:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003808:	4b7b      	ldr	r3, [pc, #492]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 800380a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	60fb      	str	r3, [r7, #12]
 8003814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003816:	4b78      	ldr	r3, [pc, #480]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003818:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800381c:	4a76      	ldr	r2, [pc, #472]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 800381e:	f043 0308 	orr.w	r3, r3, #8
 8003822:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003826:	4b74      	ldr	r3, [pc, #464]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003828:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	60bb      	str	r3, [r7, #8]
 8003832:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003834:	4b70      	ldr	r3, [pc, #448]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003836:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800383a:	4a6f      	ldr	r2, [pc, #444]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 800383c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003840:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003844:	4b6c      	ldr	r3, [pc, #432]	@ (80039f8 <MX_GPIO_Init+0x2ac>)
 8003846:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800384a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800384e:	607b      	str	r3, [r7, #4]
 8003850:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8003852:	2200      	movs	r2, #0
 8003854:	2110      	movs	r1, #16
 8003856:	4869      	ldr	r0, [pc, #420]	@ (80039fc <MX_GPIO_Init+0x2b0>)
 8003858:	f001 f958 	bl	8004b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800385c:	2200      	movs	r2, #0
 800385e:	2101      	movs	r1, #1
 8003860:	4867      	ldr	r0, [pc, #412]	@ (8003a00 <MX_GPIO_Init+0x2b4>)
 8003862:	f001 f953 	bl	8004b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, GPIO_PIN_RESET);
 8003866:	2200      	movs	r2, #0
 8003868:	2110      	movs	r1, #16
 800386a:	4866      	ldr	r0, [pc, #408]	@ (8003a04 <MX_GPIO_Init+0x2b8>)
 800386c:	f001 f94e 	bl	8004b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003870:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003874:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003876:	4b64      	ldr	r3, [pc, #400]	@ (8003a08 <MX_GPIO_Init+0x2bc>)
 8003878:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800387a:	2300      	movs	r3, #0
 800387c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800387e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003882:	4619      	mov	r1, r3
 8003884:	4861      	ldr	r0, [pc, #388]	@ (8003a0c <MX_GPIO_Init+0x2c0>)
 8003886:	f000 ff33 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800388a:	2310      	movs	r3, #16
 800388c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800388e:	2301      	movs	r3, #1
 8003890:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003892:	2300      	movs	r3, #0
 8003894:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003896:	2300      	movs	r3, #0
 8003898:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800389a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800389e:	4619      	mov	r1, r3
 80038a0:	4856      	ldr	r0, [pc, #344]	@ (80039fc <MX_GPIO_Init+0x2b0>)
 80038a2:	f000 ff25 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80038a6:	2332      	movs	r3, #50	@ 0x32
 80038a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038aa:	2302      	movs	r3, #2
 80038ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ae:	2300      	movs	r3, #0
 80038b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038b2:	2302      	movs	r3, #2
 80038b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80038b6:	230b      	movs	r3, #11
 80038b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038be:	4619      	mov	r1, r3
 80038c0:	4852      	ldr	r0, [pc, #328]	@ (8003a0c <MX_GPIO_Init+0x2c0>)
 80038c2:	f000 ff15 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80038c6:	2386      	movs	r3, #134	@ 0x86
 80038c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ca:	2302      	movs	r3, #2
 80038cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038d2:	2302      	movs	r3, #2
 80038d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80038d6:	230b      	movs	r3, #11
 80038d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038de:	4619      	mov	r1, r3
 80038e0:	484b      	ldr	r0, [pc, #300]	@ (8003a10 <MX_GPIO_Init+0x2c4>)
 80038e2:	f000 ff05 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 80038e6:	2310      	movs	r3, #16
 80038e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038ea:	2303      	movs	r3, #3
 80038ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ee:	2300      	movs	r3, #0
 80038f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 80038f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038f6:	4619      	mov	r1, r3
 80038f8:	4845      	ldr	r0, [pc, #276]	@ (8003a10 <MX_GPIO_Init+0x2c4>)
 80038fa:	f000 fef9 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80038fe:	2301      	movs	r3, #1
 8003900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003902:	2301      	movs	r3, #1
 8003904:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003906:	2300      	movs	r3, #0
 8003908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800390a:	2300      	movs	r3, #0
 800390c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800390e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003912:	4619      	mov	r1, r3
 8003914:	483a      	ldr	r0, [pc, #232]	@ (8003a00 <MX_GPIO_Init+0x2b4>)
 8003916:	f000 feeb 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC1_Pin UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = UCPD_CC1_Pin|UCPD_CC2_Pin;
 800391a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800391e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003920:	2303      	movs	r3, #3
 8003922:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003924:	2300      	movs	r3, #0
 8003926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003928:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800392c:	4619      	mov	r1, r3
 800392e:	4834      	ldr	r0, [pc, #208]	@ (8003a00 <MX_GPIO_Init+0x2b4>)
 8003930:	f000 fede 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003934:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003938:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800393a:	2302      	movs	r3, #2
 800393c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393e:	2300      	movs	r3, #0
 8003940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003942:	2302      	movs	r3, #2
 8003944:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003946:	230b      	movs	r3, #11
 8003948:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800394a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800394e:	4619      	mov	r1, r3
 8003950:	482b      	ldr	r0, [pc, #172]	@ (8003a00 <MX_GPIO_Init+0x2b4>)
 8003952:	f000 fecd 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003956:	2310      	movs	r3, #16
 8003958:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800395a:	2301      	movs	r3, #1
 800395c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395e:	2300      	movs	r3, #0
 8003960:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003962:	2300      	movs	r3, #0
 8003964:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003966:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800396a:	4619      	mov	r1, r3
 800396c:	4825      	ldr	r0, [pc, #148]	@ (8003a04 <MX_GPIO_Init+0x2b8>)
 800396e:	f000 febf 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8003972:	2380      	movs	r3, #128	@ 0x80
 8003974:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003976:	4b24      	ldr	r3, [pc, #144]	@ (8003a08 <MX_GPIO_Init+0x2bc>)
 8003978:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397a:	2300      	movs	r3, #0
 800397c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 800397e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003982:	4619      	mov	r1, r3
 8003984:	481f      	ldr	r0, [pc, #124]	@ (8003a04 <MX_GPIO_Init+0x2b8>)
 8003986:	f000 feb3 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 800398a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800398e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003990:	2302      	movs	r3, #2
 8003992:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003994:	2300      	movs	r3, #0
 8003996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003998:	2300      	movs	r3, #0
 800399a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800399c:	230a      	movs	r3, #10
 800399e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039a4:	4619      	mov	r1, r3
 80039a6:	481a      	ldr	r0, [pc, #104]	@ (8003a10 <MX_GPIO_Init+0x2c4>)
 80039a8:	f000 fea2 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXT_EN_Pin RMI_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TXT_EN_Pin|RMI_TXD0_Pin;
 80039ac:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80039b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b2:	2302      	movs	r3, #2
 80039b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b6:	2300      	movs	r3, #0
 80039b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039ba:	2302      	movs	r3, #2
 80039bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80039be:	230b      	movs	r3, #11
 80039c0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80039c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039c6:	4619      	mov	r1, r3
 80039c8:	480e      	ldr	r0, [pc, #56]	@ (8003a04 <MX_GPIO_Init+0x2b8>)
 80039ca:	f000 fe91 	bl	80046f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_TX_Pin ARD_D0_RX_Pin */
  GPIO_InitStruct.Pin = ARD_D1_TX_Pin|ARD_D0_RX_Pin;
 80039ce:	23c0      	movs	r3, #192	@ 0xc0
 80039d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039d2:	2302      	movs	r3, #2
 80039d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d6:	2300      	movs	r3, #0
 80039d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039da:	2300      	movs	r3, #0
 80039dc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80039de:	2308      	movs	r3, #8
 80039e0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039e6:	4619      	mov	r1, r3
 80039e8:	4805      	ldr	r0, [pc, #20]	@ (8003a00 <MX_GPIO_Init+0x2b4>)
 80039ea:	f000 fe81 	bl	80046f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80039ee:	bf00      	nop
 80039f0:	3738      	adds	r7, #56	@ 0x38
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	44020c00 	.word	0x44020c00
 80039fc:	42021400 	.word	0x42021400
 8003a00:	42020400 	.word	0x42020400
 8003a04:	42021800 	.word	0x42021800
 8003a08:	10110000 	.word	0x10110000
 8003a0c:	42020800 	.word	0x42020800
 8003a10:	42020000 	.word	0x42020000

08003a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a18:	b672      	cpsid	i
}
 8003a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a1c:	bf00      	nop
 8003a1e:	e7fd      	b.n	8003a1c <Error_Handler+0x8>

08003a20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a24:	bf00      	nop
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
	...

08003a30 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b0cc      	sub	sp, #304	@ 0x130
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003a3e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a40:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
 8003a48:	605a      	str	r2, [r3, #4]
 8003a4a:	609a      	str	r2, [r3, #8]
 8003a4c:	60da      	str	r2, [r3, #12]
 8003a4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a50:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a54:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8003a5e:	461a      	mov	r2, r3
 8003a60:	2100      	movs	r1, #0
 8003a62:	f00c f8bf 	bl	800fbe4 <memset>
  if(hi2c->Instance==I2C1)
 8003a66:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a6a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a33      	ldr	r2, [pc, #204]	@ (8003b40 <HAL_I2C_MspInit+0x110>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d15e      	bne.n	8003b36 <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a78:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a7c:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003a80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003a8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003a90:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003a94:	2200      	movs	r2, #0
 8003a96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a9a:	f107 0310 	add.w	r3, r7, #16
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f002 fe18 	bl	80066d4 <HAL_RCCEx_PeriphCLKConfig>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8003aaa:	f7ff ffb3 	bl	8003a14 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aae:	4b25      	ldr	r3, [pc, #148]	@ (8003b44 <HAL_I2C_MspInit+0x114>)
 8003ab0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ab4:	4a23      	ldr	r2, [pc, #140]	@ (8003b44 <HAL_I2C_MspInit+0x114>)
 8003ab6:	f043 0302 	orr.w	r3, r3, #2
 8003aba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003abe:	4b21      	ldr	r3, [pc, #132]	@ (8003b44 <HAL_I2C_MspInit+0x114>)
 8003ac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ac4:	f003 0202 	and.w	r2, r3, #2
 8003ac8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003acc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003ad6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003ada:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003adc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003ae0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ae4:	2312      	movs	r3, #18
 8003ae6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aea:	2300      	movs	r3, #0
 8003aec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af0:	2300      	movs	r3, #0
 8003af2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003af6:	2304      	movs	r3, #4
 8003af8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003afc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003b00:	4619      	mov	r1, r3
 8003b02:	4811      	ldr	r0, [pc, #68]	@ (8003b48 <HAL_I2C_MspInit+0x118>)
 8003b04:	f000 fdf4 	bl	80046f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b08:	4b0e      	ldr	r3, [pc, #56]	@ (8003b44 <HAL_I2C_MspInit+0x114>)
 8003b0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b0e:	4a0d      	ldr	r2, [pc, #52]	@ (8003b44 <HAL_I2C_MspInit+0x114>)
 8003b10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b14:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003b18:	4b0a      	ldr	r3, [pc, #40]	@ (8003b44 <HAL_I2C_MspInit+0x114>)
 8003b1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b1e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003b22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003b26:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003b30:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b34:	681b      	ldr	r3, [r3, #0]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003b36:	bf00      	nop
 8003b38:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40005400 	.word	0x40005400
 8003b44:	44020c00 	.word	0x44020c00
 8003b48:	42020400 	.word	0x42020400

08003b4c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a0c      	ldr	r2, [pc, #48]	@ (8003b8c <HAL_I2C_MspDeInit+0x40>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d111      	bne.n	8003b82 <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b90 <HAL_I2C_MspDeInit+0x44>)
 8003b60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b64:	4a0a      	ldr	r2, [pc, #40]	@ (8003b90 <HAL_I2C_MspDeInit+0x44>)
 8003b66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b6a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8003b6e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003b72:	4808      	ldr	r0, [pc, #32]	@ (8003b94 <HAL_I2C_MspDeInit+0x48>)
 8003b74:	f000 ff0e 	bl	8004994 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8003b78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b7c:	4805      	ldr	r0, [pc, #20]	@ (8003b94 <HAL_I2C_MspDeInit+0x48>)
 8003b7e:	f000 ff09 	bl	8004994 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8003b82:	bf00      	nop
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40005400 	.word	0x40005400
 8003b90:	44020c00 	.word	0x44020c00
 8003b94:	42020400 	.word	0x42020400

08003b98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ba8:	d10e      	bne.n	8003bc8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003baa:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd4 <HAL_TIM_PWM_MspInit+0x3c>)
 8003bac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003bb0:	4a08      	ldr	r2, [pc, #32]	@ (8003bd4 <HAL_TIM_PWM_MspInit+0x3c>)
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003bba:	4b06      	ldr	r3, [pc, #24]	@ (8003bd4 <HAL_TIM_PWM_MspInit+0x3c>)
 8003bbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	60fb      	str	r3, [r7, #12]
 8003bc6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003bc8:	bf00      	nop
 8003bca:	3714      	adds	r7, #20
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	44020c00 	.word	0x44020c00

08003bd8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b088      	sub	sp, #32
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003be0:	f107 030c 	add.w	r3, r7, #12
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]
 8003be8:	605a      	str	r2, [r3, #4]
 8003bea:	609a      	str	r2, [r3, #8]
 8003bec:	60da      	str	r2, [r3, #12]
 8003bee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bf8:	d11e      	bne.n	8003c38 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bfa:	4b11      	ldr	r3, [pc, #68]	@ (8003c40 <HAL_TIM_MspPostInit+0x68>)
 8003bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c00:	4a0f      	ldr	r2, [pc, #60]	@ (8003c40 <HAL_TIM_MspPostInit+0x68>)
 8003c02:	f043 0301 	orr.w	r3, r3, #1
 8003c06:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c40 <HAL_TIM_MspPostInit+0x68>)
 8003c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c20:	2300      	movs	r3, #0
 8003c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c24:	2300      	movs	r3, #0
 8003c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c2c:	f107 030c 	add.w	r3, r7, #12
 8003c30:	4619      	mov	r1, r3
 8003c32:	4804      	ldr	r0, [pc, #16]	@ (8003c44 <HAL_TIM_MspPostInit+0x6c>)
 8003c34:	f000 fd5c 	bl	80046f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003c38:	bf00      	nop
 8003c3a:	3720      	adds	r7, #32
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	44020c00 	.word	0x44020c00
 8003c44:	42020000 	.word	0x42020000

08003c48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b0cc      	sub	sp, #304	@ 0x130
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c52:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003c56:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c58:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	605a      	str	r2, [r3, #4]
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	60da      	str	r2, [r3, #12]
 8003c66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c6c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003c70:	4618      	mov	r0, r3
 8003c72:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8003c76:	461a      	mov	r2, r3
 8003c78:	2100      	movs	r1, #0
 8003c7a:	f00b ffb3 	bl	800fbe4 <memset>
  if(huart->Instance==USART3)
 8003c7e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a37      	ldr	r2, [pc, #220]	@ (8003d68 <HAL_UART_MspInit+0x120>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d165      	bne.n	8003d5c <HAL_UART_MspInit+0x114>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003c90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003c94:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003c98:	f04f 0204 	mov.w	r2, #4
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003ca4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003ca8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003cac:	2200      	movs	r2, #0
 8003cae:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cb0:	f107 0310 	add.w	r3, r7, #16
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f002 fd0d 	bl	80066d4 <HAL_RCCEx_PeriphCLKConfig>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8003cc0:	f7ff fea8 	bl	8003a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003cc4:	4b29      	ldr	r3, [pc, #164]	@ (8003d6c <HAL_UART_MspInit+0x124>)
 8003cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cca:	4a28      	ldr	r2, [pc, #160]	@ (8003d6c <HAL_UART_MspInit+0x124>)
 8003ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cd0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003cd4:	4b25      	ldr	r3, [pc, #148]	@ (8003d6c <HAL_UART_MspInit+0x124>)
 8003cd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cda:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8003cde:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003ce2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003cec:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003cf0:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d6c <HAL_UART_MspInit+0x124>)
 8003cf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003cf8:	4a1c      	ldr	r2, [pc, #112]	@ (8003d6c <HAL_UART_MspInit+0x124>)
 8003cfa:	f043 0308 	orr.w	r3, r3, #8
 8003cfe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003d02:	4b1a      	ldr	r3, [pc, #104]	@ (8003d6c <HAL_UART_MspInit+0x124>)
 8003d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d08:	f003 0208 	and.w	r2, r3, #8
 8003d0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003d10:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d14:	601a      	str	r2, [r3, #0]
 8003d16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8003d1a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d1e:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003d20:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003d24:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d34:	2300      	movs	r3, #0
 8003d36:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d3a:	2307      	movs	r3, #7
 8003d3c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d40:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8003d44:	4619      	mov	r1, r3
 8003d46:	480a      	ldr	r0, [pc, #40]	@ (8003d70 <HAL_UART_MspInit+0x128>)
 8003d48:	f000 fcd2 	bl	80046f0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	2100      	movs	r1, #0
 8003d50:	203c      	movs	r0, #60	@ 0x3c
 8003d52:	f000 fb4f 	bl	80043f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003d56:	203c      	movs	r0, #60	@ 0x3c
 8003d58:	f000 fb66 	bl	8004428 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003d5c:	bf00      	nop
 8003d5e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	40004800 	.word	0x40004800
 8003d6c:	44020c00 	.word	0x44020c00
 8003d70:	42020c00 	.word	0x42020c00

08003d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d78:	bf00      	nop
 8003d7a:	e7fd      	b.n	8003d78 <NMI_Handler+0x4>

08003d7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d80:	bf00      	nop
 8003d82:	e7fd      	b.n	8003d80 <HardFault_Handler+0x4>

08003d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d88:	bf00      	nop
 8003d8a:	e7fd      	b.n	8003d88 <MemManage_Handler+0x4>

08003d8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d90:	bf00      	nop
 8003d92:	e7fd      	b.n	8003d90 <BusFault_Handler+0x4>

08003d94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d98:	bf00      	nop
 8003d9a:	e7fd      	b.n	8003d98 <UsageFault_Handler+0x4>

08003d9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003da0:	bf00      	nop
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr

08003daa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003daa:	b480      	push	{r7}
 8003dac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003dae:	bf00      	nop
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003dbc:	bf00      	nop
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003dca:	f000 fa17 	bl	80041fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dce:	bf00      	nop
 8003dd0:	bd80      	pop	{r7, pc}
	...

08003dd4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003dd8:	4802      	ldr	r0, [pc, #8]	@ (8003de4 <USART3_IRQHandler+0x10>)
 8003dda:	f008 fee5 	bl	800cba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003dde:	bf00      	nop
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	200002f4 	.word	0x200002f4

08003de8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	af00      	add	r7, sp, #0
  return 1;
 8003dec:	2301      	movs	r3, #1
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <_kill>:

int _kill(int pid, int sig)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e02:	f00b ff95 	bl	800fd30 <__errno>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2216      	movs	r2, #22
 8003e0a:	601a      	str	r2, [r3, #0]
  return -1;
 8003e0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3708      	adds	r7, #8
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <_exit>:

void _exit (int status)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e20:	f04f 31ff 	mov.w	r1, #4294967295
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f7ff ffe7 	bl	8003df8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003e2a:	bf00      	nop
 8003e2c:	e7fd      	b.n	8003e2a <_exit+0x12>

08003e2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b086      	sub	sp, #24
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	617b      	str	r3, [r7, #20]
 8003e3e:	e00a      	b.n	8003e56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e40:	f3af 8000 	nop.w
 8003e44:	4601      	mov	r1, r0
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	60ba      	str	r2, [r7, #8]
 8003e4c:	b2ca      	uxtb	r2, r1
 8003e4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	3301      	adds	r3, #1
 8003e54:	617b      	str	r3, [r7, #20]
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	dbf0      	blt.n	8003e40 <_read+0x12>
  }

  return len;
 8003e5e:	687b      	ldr	r3, [r7, #4]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3718      	adds	r7, #24
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]
 8003e78:	e009      	b.n	8003e8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	60ba      	str	r2, [r7, #8]
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	617b      	str	r3, [r7, #20]
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	dbf1      	blt.n	8003e7a <_write+0x12>
  }
  return len;
 8003e96:	687b      	ldr	r3, [r7, #4]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3718      	adds	r7, #24
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <_close>:

int _close(int file)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ea8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ec8:	605a      	str	r2, [r3, #4]
  return 0;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <_isatty>:

int _isatty(int file)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ee0:	2301      	movs	r3, #1
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b085      	sub	sp, #20
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	60f8      	str	r0, [r7, #12]
 8003ef6:	60b9      	str	r1, [r7, #8]
 8003ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f10:	4a14      	ldr	r2, [pc, #80]	@ (8003f64 <_sbrk+0x5c>)
 8003f12:	4b15      	ldr	r3, [pc, #84]	@ (8003f68 <_sbrk+0x60>)
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f1c:	4b13      	ldr	r3, [pc, #76]	@ (8003f6c <_sbrk+0x64>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d102      	bne.n	8003f2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f24:	4b11      	ldr	r3, [pc, #68]	@ (8003f6c <_sbrk+0x64>)
 8003f26:	4a12      	ldr	r2, [pc, #72]	@ (8003f70 <_sbrk+0x68>)
 8003f28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f2a:	4b10      	ldr	r3, [pc, #64]	@ (8003f6c <_sbrk+0x64>)
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4413      	add	r3, r2
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d207      	bcs.n	8003f48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f38:	f00b fefa 	bl	800fd30 <__errno>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	220c      	movs	r2, #12
 8003f40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f42:	f04f 33ff 	mov.w	r3, #4294967295
 8003f46:	e009      	b.n	8003f5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f48:	4b08      	ldr	r3, [pc, #32]	@ (8003f6c <_sbrk+0x64>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f4e:	4b07      	ldr	r3, [pc, #28]	@ (8003f6c <_sbrk+0x64>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4413      	add	r3, r2
 8003f56:	4a05      	ldr	r2, [pc, #20]	@ (8003f6c <_sbrk+0x64>)
 8003f58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3718      	adds	r7, #24
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	200a0000 	.word	0x200a0000
 8003f68:	00000400 	.word	0x00000400
 8003f6c:	20000394 	.word	0x20000394
 8003f70:	200004f0 	.word	0x200004f0

08003f74 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003f7a:	4b35      	ldr	r3, [pc, #212]	@ (8004050 <SystemInit+0xdc>)
 8003f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f80:	4a33      	ldr	r2, [pc, #204]	@ (8004050 <SystemInit+0xdc>)
 8003f82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f86:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8003f8a:	4b32      	ldr	r3, [pc, #200]	@ (8004054 <SystemInit+0xe0>)
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8003f90:	4b30      	ldr	r3, [pc, #192]	@ (8004054 <SystemInit+0xe0>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8003f96:	4b2f      	ldr	r3, [pc, #188]	@ (8004054 <SystemInit+0xe0>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8003f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8004054 <SystemInit+0xe0>)
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	492c      	ldr	r1, [pc, #176]	@ (8004054 <SystemInit+0xe0>)
 8003fa2:	4b2d      	ldr	r3, [pc, #180]	@ (8004058 <SystemInit+0xe4>)
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8003fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8004054 <SystemInit+0xe0>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8003fae:	4b29      	ldr	r3, [pc, #164]	@ (8004054 <SystemInit+0xe0>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8003fb4:	4b27      	ldr	r3, [pc, #156]	@ (8004054 <SystemInit+0xe0>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8003fba:	4b26      	ldr	r3, [pc, #152]	@ (8004054 <SystemInit+0xe0>)
 8003fbc:	4a27      	ldr	r2, [pc, #156]	@ (800405c <SystemInit+0xe8>)
 8003fbe:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8003fc0:	4b24      	ldr	r3, [pc, #144]	@ (8004054 <SystemInit+0xe0>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8003fc6:	4b23      	ldr	r3, [pc, #140]	@ (8004054 <SystemInit+0xe0>)
 8003fc8:	4a24      	ldr	r2, [pc, #144]	@ (800405c <SystemInit+0xe8>)
 8003fca:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8003fcc:	4b21      	ldr	r3, [pc, #132]	@ (8004054 <SystemInit+0xe0>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8003fd2:	4b20      	ldr	r3, [pc, #128]	@ (8004054 <SystemInit+0xe0>)
 8003fd4:	4a21      	ldr	r2, [pc, #132]	@ (800405c <SystemInit+0xe8>)
 8003fd6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8003fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8004054 <SystemInit+0xe0>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8003fde:	4b1d      	ldr	r3, [pc, #116]	@ (8004054 <SystemInit+0xe0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8004054 <SystemInit+0xe0>)
 8003fe4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fe8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8003fea:	4b1a      	ldr	r3, [pc, #104]	@ (8004054 <SystemInit+0xe0>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ff0:	4b17      	ldr	r3, [pc, #92]	@ (8004050 <SystemInit+0xdc>)
 8003ff2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003ff6:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8003ff8:	4b19      	ldr	r3, [pc, #100]	@ (8004060 <SystemInit+0xec>)
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8004000:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8004008:	d003      	beq.n	8004012 <SystemInit+0x9e>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004010:	d117      	bne.n	8004042 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8004012:	4b13      	ldr	r3, [pc, #76]	@ (8004060 <SystemInit+0xec>)
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f003 0301 	and.w	r3, r3, #1
 800401a:	2b00      	cmp	r3, #0
 800401c:	d005      	beq.n	800402a <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800401e:	4b10      	ldr	r3, [pc, #64]	@ (8004060 <SystemInit+0xec>)
 8004020:	4a10      	ldr	r2, [pc, #64]	@ (8004064 <SystemInit+0xf0>)
 8004022:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8004024:	4b0e      	ldr	r3, [pc, #56]	@ (8004060 <SystemInit+0xec>)
 8004026:	4a10      	ldr	r2, [pc, #64]	@ (8004068 <SystemInit+0xf4>)
 8004028:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 800402a:	4b0d      	ldr	r3, [pc, #52]	@ (8004060 <SystemInit+0xec>)
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	4a0c      	ldr	r2, [pc, #48]	@ (8004060 <SystemInit+0xec>)
 8004030:	f043 0302 	orr.w	r3, r3, #2
 8004034:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8004036:	4b0a      	ldr	r3, [pc, #40]	@ (8004060 <SystemInit+0xec>)
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	4a09      	ldr	r2, [pc, #36]	@ (8004060 <SystemInit+0xec>)
 800403c:	f043 0301 	orr.w	r3, r3, #1
 8004040:	61d3      	str	r3, [r2, #28]
  }
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	e000ed00 	.word	0xe000ed00
 8004054:	44020c00 	.word	0x44020c00
 8004058:	eae2eae3 	.word	0xeae2eae3
 800405c:	01010280 	.word	0x01010280
 8004060:	40022000 	.word	0x40022000
 8004064:	08192a3b 	.word	0x08192a3b
 8004068:	4c5d6e7f 	.word	0x4c5d6e7f

0800406c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800406c:	480d      	ldr	r0, [pc, #52]	@ (80040a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800406e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004070:	f7ff ff80 	bl	8003f74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004074:	480c      	ldr	r0, [pc, #48]	@ (80040a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004076:	490d      	ldr	r1, [pc, #52]	@ (80040ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8004078:	4a0d      	ldr	r2, [pc, #52]	@ (80040b0 <LoopForever+0xe>)
  movs r3, #0
 800407a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800407c:	e002      	b.n	8004084 <LoopCopyDataInit>

0800407e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800407e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004082:	3304      	adds	r3, #4

08004084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004088:	d3f9      	bcc.n	800407e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800408a:	4a0a      	ldr	r2, [pc, #40]	@ (80040b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800408c:	4c0a      	ldr	r4, [pc, #40]	@ (80040b8 <LoopForever+0x16>)
  movs r3, #0
 800408e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004090:	e001      	b.n	8004096 <LoopFillZerobss>

08004092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004094:	3204      	adds	r2, #4

08004096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004098:	d3fb      	bcc.n	8004092 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800409a:	f00b fe4f 	bl	800fd3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800409e:	f7ff f9ec 	bl	800347a <main>

080040a2 <LoopForever>:

LoopForever:
    b LoopForever
 80040a2:	e7fe      	b.n	80040a2 <LoopForever>
  ldr   r0, =_estack
 80040a4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80040a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040ac:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80040b0:	080140b4 	.word	0x080140b4
  ldr r2, =_sbss
 80040b4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80040b8:	200004ec 	.word	0x200004ec

080040bc <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80040bc:	e7fe      	b.n	80040bc <ADC1_IRQHandler>
	...

080040c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040c4:	2003      	movs	r0, #3
 80040c6:	f000 f98a 	bl	80043de <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80040ca:	f002 f979 	bl	80063c0 <HAL_RCC_GetSysClockFreq>
 80040ce:	4602      	mov	r2, r0
 80040d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004104 <HAL_Init+0x44>)
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	f003 030f 	and.w	r3, r3, #15
 80040d8:	490b      	ldr	r1, [pc, #44]	@ (8004108 <HAL_Init+0x48>)
 80040da:	5ccb      	ldrb	r3, [r1, r3]
 80040dc:	fa22 f303 	lsr.w	r3, r2, r3
 80040e0:	4a0a      	ldr	r2, [pc, #40]	@ (800410c <HAL_Init+0x4c>)
 80040e2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80040e4:	2004      	movs	r0, #4
 80040e6:	f000 f9cf 	bl	8004488 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80040ea:	200f      	movs	r0, #15
 80040ec:	f000 f810 	bl	8004110 <HAL_InitTick>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e002      	b.n	8004100 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80040fa:	f7ff fc91 	bl	8003a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	bd80      	pop	{r7, pc}
 8004104:	44020c00 	.word	0x44020c00
 8004108:	08013c18 	.word	0x08013c18
 800410c:	20000000 	.word	0x20000000

08004110 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800411c:	4b33      	ldr	r3, [pc, #204]	@ (80041ec <HAL_InitTick+0xdc>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d101      	bne.n	8004128 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e05c      	b.n	80041e2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004128:	4b31      	ldr	r3, [pc, #196]	@ (80041f0 <HAL_InitTick+0xe0>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b04      	cmp	r3, #4
 8004132:	d10c      	bne.n	800414e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004134:	4b2f      	ldr	r3, [pc, #188]	@ (80041f4 <HAL_InitTick+0xe4>)
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	4b2c      	ldr	r3, [pc, #176]	@ (80041ec <HAL_InitTick+0xdc>)
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	4619      	mov	r1, r3
 800413e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004142:	fbb3 f3f1 	udiv	r3, r3, r1
 8004146:	fbb2 f3f3 	udiv	r3, r2, r3
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	e037      	b.n	80041be <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800414e:	f000 f9f3 	bl	8004538 <HAL_SYSTICK_GetCLKSourceConfig>
 8004152:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	2b02      	cmp	r3, #2
 8004158:	d023      	beq.n	80041a2 <HAL_InitTick+0x92>
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2b02      	cmp	r3, #2
 800415e:	d82d      	bhi.n	80041bc <HAL_InitTick+0xac>
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_InitTick+0x5e>
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d00d      	beq.n	8004188 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800416c:	e026      	b.n	80041bc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800416e:	4b21      	ldr	r3, [pc, #132]	@ (80041f4 <HAL_InitTick+0xe4>)
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	4b1e      	ldr	r3, [pc, #120]	@ (80041ec <HAL_InitTick+0xdc>)
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	4619      	mov	r1, r3
 8004178:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800417c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004180:	fbb2 f3f3 	udiv	r3, r2, r3
 8004184:	60fb      	str	r3, [r7, #12]
        break;
 8004186:	e01a      	b.n	80041be <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004188:	4b18      	ldr	r3, [pc, #96]	@ (80041ec <HAL_InitTick+0xdc>)
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	461a      	mov	r2, r3
 800418e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004192:	fbb3 f3f2 	udiv	r3, r3, r2
 8004196:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800419a:	fbb2 f3f3 	udiv	r3, r2, r3
 800419e:	60fb      	str	r3, [r7, #12]
        break;
 80041a0:	e00d      	b.n	80041be <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80041a2:	4b12      	ldr	r3, [pc, #72]	@ (80041ec <HAL_InitTick+0xdc>)
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	461a      	mov	r2, r3
 80041a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80041b0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80041b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041b8:	60fb      	str	r3, [r7, #12]
        break;
 80041ba:	e000      	b.n	80041be <HAL_InitTick+0xae>
        break;
 80041bc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 f940 	bl	8004444 <HAL_SYSTICK_Config>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e009      	b.n	80041e2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041ce:	2200      	movs	r2, #0
 80041d0:	6879      	ldr	r1, [r7, #4]
 80041d2:	f04f 30ff 	mov.w	r0, #4294967295
 80041d6:	f000 f90d 	bl	80043f4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80041da:	4a07      	ldr	r2, [pc, #28]	@ (80041f8 <HAL_InitTick+0xe8>)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	20000008 	.word	0x20000008
 80041f0:	e000e010 	.word	0xe000e010
 80041f4:	20000000 	.word	0x20000000
 80041f8:	20000004 	.word	0x20000004

080041fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041fc:	b480      	push	{r7}
 80041fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004200:	4b06      	ldr	r3, [pc, #24]	@ (800421c <HAL_IncTick+0x20>)
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	461a      	mov	r2, r3
 8004206:	4b06      	ldr	r3, [pc, #24]	@ (8004220 <HAL_IncTick+0x24>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4413      	add	r3, r2
 800420c:	4a04      	ldr	r2, [pc, #16]	@ (8004220 <HAL_IncTick+0x24>)
 800420e:	6013      	str	r3, [r2, #0]
}
 8004210:	bf00      	nop
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	20000008 	.word	0x20000008
 8004220:	20000398 	.word	0x20000398

08004224 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  return uwTick;
 8004228:	4b03      	ldr	r3, [pc, #12]	@ (8004238 <HAL_GetTick+0x14>)
 800422a:	681b      	ldr	r3, [r3, #0]
}
 800422c:	4618      	mov	r0, r3
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000398 	.word	0x20000398

0800423c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004244:	f7ff ffee 	bl	8004224 <HAL_GetTick>
 8004248:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004254:	d005      	beq.n	8004262 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004256:	4b0a      	ldr	r3, [pc, #40]	@ (8004280 <HAL_Delay+0x44>)
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	461a      	mov	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	4413      	add	r3, r2
 8004260:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004262:	bf00      	nop
 8004264:	f7ff ffde 	bl	8004224 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	429a      	cmp	r2, r3
 8004272:	d8f7      	bhi.n	8004264 <HAL_Delay+0x28>
  {
  }
}
 8004274:	bf00      	nop
 8004276:	bf00      	nop
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	20000008 	.word	0x20000008

08004284 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004284:	b480      	push	{r7}
 8004286:	b085      	sub	sp, #20
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f003 0307 	and.w	r3, r3, #7
 8004292:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004294:	4b0c      	ldr	r3, [pc, #48]	@ (80042c8 <__NVIC_SetPriorityGrouping+0x44>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800429a:	68ba      	ldr	r2, [r7, #8]
 800429c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042a0:	4013      	ands	r3, r2
 80042a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80042b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042b6:	4a04      	ldr	r2, [pc, #16]	@ (80042c8 <__NVIC_SetPriorityGrouping+0x44>)
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	60d3      	str	r3, [r2, #12]
}
 80042bc:	bf00      	nop
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	e000ed00 	.word	0xe000ed00

080042cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042d0:	4b04      	ldr	r3, [pc, #16]	@ (80042e4 <__NVIC_GetPriorityGrouping+0x18>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	0a1b      	lsrs	r3, r3, #8
 80042d6:	f003 0307 	and.w	r3, r3, #7
}
 80042da:	4618      	mov	r0, r3
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr
 80042e4:	e000ed00 	.word	0xe000ed00

080042e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4603      	mov	r3, r0
 80042f0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80042f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	db0b      	blt.n	8004312 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042fa:	88fb      	ldrh	r3, [r7, #6]
 80042fc:	f003 021f 	and.w	r2, r3, #31
 8004300:	4907      	ldr	r1, [pc, #28]	@ (8004320 <__NVIC_EnableIRQ+0x38>)
 8004302:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004306:	095b      	lsrs	r3, r3, #5
 8004308:	2001      	movs	r0, #1
 800430a:	fa00 f202 	lsl.w	r2, r0, r2
 800430e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	e000e100 	.word	0xe000e100

08004324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	4603      	mov	r3, r0
 800432c:	6039      	str	r1, [r7, #0]
 800432e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004330:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004334:	2b00      	cmp	r3, #0
 8004336:	db0a      	blt.n	800434e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	b2da      	uxtb	r2, r3
 800433c:	490c      	ldr	r1, [pc, #48]	@ (8004370 <__NVIC_SetPriority+0x4c>)
 800433e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004342:	0112      	lsls	r2, r2, #4
 8004344:	b2d2      	uxtb	r2, r2
 8004346:	440b      	add	r3, r1
 8004348:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800434c:	e00a      	b.n	8004364 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	b2da      	uxtb	r2, r3
 8004352:	4908      	ldr	r1, [pc, #32]	@ (8004374 <__NVIC_SetPriority+0x50>)
 8004354:	88fb      	ldrh	r3, [r7, #6]
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	3b04      	subs	r3, #4
 800435c:	0112      	lsls	r2, r2, #4
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	440b      	add	r3, r1
 8004362:	761a      	strb	r2, [r3, #24]
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	e000e100 	.word	0xe000e100
 8004374:	e000ed00 	.word	0xe000ed00

08004378 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004378:	b480      	push	{r7}
 800437a:	b089      	sub	sp, #36	@ 0x24
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f1c3 0307 	rsb	r3, r3, #7
 8004392:	2b04      	cmp	r3, #4
 8004394:	bf28      	it	cs
 8004396:	2304      	movcs	r3, #4
 8004398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	3304      	adds	r3, #4
 800439e:	2b06      	cmp	r3, #6
 80043a0:	d902      	bls.n	80043a8 <NVIC_EncodePriority+0x30>
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	3b03      	subs	r3, #3
 80043a6:	e000      	b.n	80043aa <NVIC_EncodePriority+0x32>
 80043a8:	2300      	movs	r3, #0
 80043aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043ac:	f04f 32ff 	mov.w	r2, #4294967295
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	fa02 f303 	lsl.w	r3, r2, r3
 80043b6:	43da      	mvns	r2, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	401a      	ands	r2, r3
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043c0:	f04f 31ff 	mov.w	r1, #4294967295
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	fa01 f303 	lsl.w	r3, r1, r3
 80043ca:	43d9      	mvns	r1, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d0:	4313      	orrs	r3, r2
         );
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3724      	adds	r7, #36	@ 0x24
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b082      	sub	sp, #8
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f7ff ff4c 	bl	8004284 <__NVIC_SetPriorityGrouping>
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b086      	sub	sp, #24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	4603      	mov	r3, r0
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
 8004400:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004402:	f7ff ff63 	bl	80042cc <__NVIC_GetPriorityGrouping>
 8004406:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	6978      	ldr	r0, [r7, #20]
 800440e:	f7ff ffb3 	bl	8004378 <NVIC_EncodePriority>
 8004412:	4602      	mov	r2, r0
 8004414:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004418:	4611      	mov	r1, r2
 800441a:	4618      	mov	r0, r3
 800441c:	f7ff ff82 	bl	8004324 <__NVIC_SetPriority>
}
 8004420:	bf00      	nop
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
 800442e:	4603      	mov	r3, r0
 8004430:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004432:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004436:	4618      	mov	r0, r3
 8004438:	f7ff ff56 	bl	80042e8 <__NVIC_EnableIRQ>
}
 800443c:	bf00      	nop
 800443e:	3708      	adds	r7, #8
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3b01      	subs	r3, #1
 8004450:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004454:	d301      	bcc.n	800445a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8004456:	2301      	movs	r3, #1
 8004458:	e00d      	b.n	8004476 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800445a:	4a0a      	ldr	r2, [pc, #40]	@ (8004484 <HAL_SYSTICK_Config+0x40>)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3b01      	subs	r3, #1
 8004460:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8004462:	4b08      	ldr	r3, [pc, #32]	@ (8004484 <HAL_SYSTICK_Config+0x40>)
 8004464:	2200      	movs	r2, #0
 8004466:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004468:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <HAL_SYSTICK_Config+0x40>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a05      	ldr	r2, [pc, #20]	@ (8004484 <HAL_SYSTICK_Config+0x40>)
 800446e:	f043 0303 	orr.w	r3, r3, #3
 8004472:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	e000e010 	.word	0xe000e010

08004488 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b04      	cmp	r3, #4
 8004494:	d844      	bhi.n	8004520 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8004496:	a201      	add	r2, pc, #4	@ (adr r2, 800449c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800449c:	080044bf 	.word	0x080044bf
 80044a0:	080044dd 	.word	0x080044dd
 80044a4:	080044ff 	.word	0x080044ff
 80044a8:	08004521 	.word	0x08004521
 80044ac:	080044b1 	.word	0x080044b1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80044b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004530 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004530 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80044b6:	f043 0304 	orr.w	r3, r3, #4
 80044ba:	6013      	str	r3, [r2, #0]
      break;
 80044bc:	e031      	b.n	8004522 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80044be:	4b1c      	ldr	r3, [pc, #112]	@ (8004530 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004530 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80044c4:	f023 0304 	bic.w	r3, r3, #4
 80044c8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80044ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004534 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80044cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80044d0:	4a18      	ldr	r2, [pc, #96]	@ (8004534 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80044d2:	f023 030c 	bic.w	r3, r3, #12
 80044d6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80044da:	e022      	b.n	8004522 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80044dc:	4b14      	ldr	r3, [pc, #80]	@ (8004530 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a13      	ldr	r2, [pc, #76]	@ (8004530 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80044e2:	f023 0304 	bic.w	r3, r3, #4
 80044e6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80044e8:	4b12      	ldr	r3, [pc, #72]	@ (8004534 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80044ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80044ee:	f023 030c 	bic.w	r3, r3, #12
 80044f2:	4a10      	ldr	r2, [pc, #64]	@ (8004534 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80044f4:	f043 0304 	orr.w	r3, r3, #4
 80044f8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80044fc:	e011      	b.n	8004522 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80044fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004530 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a0b      	ldr	r2, [pc, #44]	@ (8004530 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004504:	f023 0304 	bic.w	r3, r3, #4
 8004508:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800450a:	4b0a      	ldr	r3, [pc, #40]	@ (8004534 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800450c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004510:	f023 030c 	bic.w	r3, r3, #12
 8004514:	4a07      	ldr	r2, [pc, #28]	@ (8004534 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004516:	f043 0308 	orr.w	r3, r3, #8
 800451a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800451e:	e000      	b.n	8004522 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8004520:	bf00      	nop
  }
}
 8004522:	bf00      	nop
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	e000e010 	.word	0xe000e010
 8004534:	44020c00 	.word	0x44020c00

08004538 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800453e:	4b17      	ldr	r3, [pc, #92]	@ (800459c <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0304 	and.w	r3, r3, #4
 8004546:	2b00      	cmp	r3, #0
 8004548:	d002      	beq.n	8004550 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800454a:	2304      	movs	r3, #4
 800454c:	607b      	str	r3, [r7, #4]
 800454e:	e01e      	b.n	800458e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8004550:	4b13      	ldr	r3, [pc, #76]	@ (80045a0 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8004552:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004556:	f003 030c 	and.w	r3, r3, #12
 800455a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	2b08      	cmp	r3, #8
 8004560:	d00f      	beq.n	8004582 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b08      	cmp	r3, #8
 8004566:	d80f      	bhi.n	8004588 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2b04      	cmp	r3, #4
 8004572:	d003      	beq.n	800457c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8004574:	e008      	b.n	8004588 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004576:	2300      	movs	r3, #0
 8004578:	607b      	str	r3, [r7, #4]
        break;
 800457a:	e008      	b.n	800458e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800457c:	2301      	movs	r3, #1
 800457e:	607b      	str	r3, [r7, #4]
        break;
 8004580:	e005      	b.n	800458e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8004582:	2302      	movs	r3, #2
 8004584:	607b      	str	r3, [r7, #4]
        break;
 8004586:	e002      	b.n	800458e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004588:	2300      	movs	r3, #0
 800458a:	607b      	str	r3, [r7, #4]
        break;
 800458c:	bf00      	nop
    }
  }
  return systick_source;
 800458e:	687b      	ldr	r3, [r7, #4]
}
 8004590:	4618      	mov	r0, r3
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	e000e010 	.word	0xe000e010
 80045a0:	44020c00 	.word	0x44020c00

080045a4 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80045ac:	f7ff fe3a 	bl	8004224 <HAL_GetTick>
 80045b0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d101      	bne.n	80045bc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e06b      	b.n	8004694 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d008      	beq.n	80045da <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2220      	movs	r2, #32
 80045cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e05c      	b.n	8004694 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695a      	ldr	r2, [r3, #20]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0204 	orr.w	r2, r2, #4
 80045e8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2205      	movs	r2, #5
 80045ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80045f2:	e020      	b.n	8004636 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80045f4:	f7ff fe16 	bl	8004224 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b05      	cmp	r3, #5
 8004600:	d919      	bls.n	8004636 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004606:	f043 0210 	orr.w	r2, r3, #16
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2203      	movs	r2, #3
 8004612:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800461a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004626:	2201      	movs	r2, #1
 8004628:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e02e      	b.n	8004694 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d0d7      	beq.n	80045f4 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	695a      	ldr	r2, [r3, #20]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f042 0202 	orr.w	r2, r2, #2
 8004652:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2204      	movs	r2, #4
 8004658:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004664:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004676:	2b00      	cmp	r3, #0
 8004678:	d007      	beq.n	800468a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800467e:	2201      	movs	r2, #1
 8004680:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2200      	movs	r2, #0
 8004688:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e019      	b.n	80046e2 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d004      	beq.n	80046c4 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2220      	movs	r2, #32
 80046be:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e00e      	b.n	80046e2 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2204      	movs	r2, #4
 80046c8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6812      	ldr	r2, [r2, #0]
 80046d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80046da:	f043 0304 	orr.w	r3, r3, #4
 80046de:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
	...

080046f0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b087      	sub	sp, #28
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80046fe:	e136      	b.n	800496e <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	2101      	movs	r1, #1
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	fa01 f303 	lsl.w	r3, r1, r3
 800470c:	4013      	ands	r3, r2
 800470e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2b00      	cmp	r3, #0
 8004714:	f000 8128 	beq.w	8004968 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	2b02      	cmp	r3, #2
 800471e:	d003      	beq.n	8004728 <HAL_GPIO_Init+0x38>
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b12      	cmp	r3, #18
 8004726:	d125      	bne.n	8004774 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	08da      	lsrs	r2, r3, #3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	3208      	adds	r2, #8
 8004730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004734:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	f003 0307 	and.w	r3, r3, #7
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	220f      	movs	r2, #15
 8004740:	fa02 f303 	lsl.w	r3, r2, r3
 8004744:	43db      	mvns	r3, r3
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	4013      	ands	r3, r2
 800474a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	f003 020f 	and.w	r2, r3, #15
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f003 0307 	and.w	r3, r3, #7
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	fa02 f303 	lsl.w	r3, r2, r3
 8004760:	697a      	ldr	r2, [r7, #20]
 8004762:	4313      	orrs	r3, r2
 8004764:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	08da      	lsrs	r2, r3, #3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	3208      	adds	r2, #8
 800476e:	6979      	ldr	r1, [r7, #20]
 8004770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	005b      	lsls	r3, r3, #1
 800477e:	2203      	movs	r2, #3
 8004780:	fa02 f303 	lsl.w	r3, r2, r3
 8004784:	43db      	mvns	r3, r3
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	4013      	ands	r3, r2
 800478a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f003 0203 	and.w	r2, r3, #3
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	697a      	ldr	r2, [r7, #20]
 800479e:	4313      	orrs	r3, r2
 80047a0:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d00b      	beq.n	80047c8 <HAL_GPIO_Init+0xd8>
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d007      	beq.n	80047c8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80047bc:	2b11      	cmp	r3, #17
 80047be:	d003      	beq.n	80047c8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	2b12      	cmp	r3, #18
 80047c6:	d130      	bne.n	800482a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	2203      	movs	r2, #3
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	4013      	ands	r3, r2
 80047de:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	68da      	ldr	r2, [r3, #12]
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047fe:	2201      	movs	r2, #1
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	fa02 f303 	lsl.w	r3, r2, r3
 8004806:	43db      	mvns	r3, r3
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	4013      	ands	r3, r2
 800480c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	091b      	lsrs	r3, r3, #4
 8004814:	f003 0201 	and.w	r2, r3, #1
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	4313      	orrs	r3, r2
 8004822:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2b03      	cmp	r3, #3
 8004830:	d017      	beq.n	8004862 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	2203      	movs	r2, #3
 800483e:	fa02 f303 	lsl.w	r3, r2, r3
 8004842:	43db      	mvns	r3, r3
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	4013      	ands	r3, r2
 8004848:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	fa02 f303 	lsl.w	r3, r2, r3
 8004856:	697a      	ldr	r2, [r7, #20]
 8004858:	4313      	orrs	r3, r2
 800485a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d07c      	beq.n	8004968 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800486e:	4a47      	ldr	r2, [pc, #284]	@ (800498c <HAL_GPIO_Init+0x29c>)
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	089b      	lsrs	r3, r3, #2
 8004874:	3318      	adds	r3, #24
 8004876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800487a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	f003 0303 	and.w	r3, r3, #3
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	220f      	movs	r2, #15
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43db      	mvns	r3, r3
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	4013      	ands	r3, r2
 8004890:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	0a9a      	lsrs	r2, r3, #10
 8004896:	4b3e      	ldr	r3, [pc, #248]	@ (8004990 <HAL_GPIO_Init+0x2a0>)
 8004898:	4013      	ands	r3, r2
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	f002 0203 	and.w	r2, r2, #3
 80048a0:	00d2      	lsls	r2, r2, #3
 80048a2:	4093      	lsls	r3, r2
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80048aa:	4938      	ldr	r1, [pc, #224]	@ (800498c <HAL_GPIO_Init+0x29c>)
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	089b      	lsrs	r3, r3, #2
 80048b0:	3318      	adds	r3, #24
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80048b8:	4b34      	ldr	r3, [pc, #208]	@ (800498c <HAL_GPIO_Init+0x29c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	43db      	mvns	r3, r3
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	4013      	ands	r3, r2
 80048c6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d003      	beq.n	80048dc <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	4313      	orrs	r3, r2
 80048da:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80048dc:	4a2b      	ldr	r2, [pc, #172]	@ (800498c <HAL_GPIO_Init+0x29c>)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80048e2:	4b2a      	ldr	r3, [pc, #168]	@ (800498c <HAL_GPIO_Init+0x29c>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	43db      	mvns	r3, r3
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	4013      	ands	r3, r2
 80048f0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d003      	beq.n	8004906 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	4313      	orrs	r3, r2
 8004904:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8004906:	4a21      	ldr	r2, [pc, #132]	@ (800498c <HAL_GPIO_Init+0x29c>)
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800490c:	4b1f      	ldr	r3, [pc, #124]	@ (800498c <HAL_GPIO_Init+0x29c>)
 800490e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004912:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	43db      	mvns	r3, r3
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	4013      	ands	r3, r2
 800491c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8004932:	4a16      	ldr	r2, [pc, #88]	@ (800498c <HAL_GPIO_Init+0x29c>)
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800493a:	4b14      	ldr	r3, [pc, #80]	@ (800498c <HAL_GPIO_Init+0x29c>)
 800493c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004940:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	43db      	mvns	r3, r3
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	4013      	ands	r3, r2
 800494a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d003      	beq.n	8004960 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8004958:	697a      	ldr	r2, [r7, #20]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	4313      	orrs	r3, r2
 800495e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8004960:	4a0a      	ldr	r2, [pc, #40]	@ (800498c <HAL_GPIO_Init+0x29c>)
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	3301      	adds	r3, #1
 800496c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	fa22 f303 	lsr.w	r3, r2, r3
 8004978:	2b00      	cmp	r3, #0
 800497a:	f47f aec1 	bne.w	8004700 <HAL_GPIO_Init+0x10>
  }
}
 800497e:	bf00      	nop
 8004980:	bf00      	nop
 8004982:	371c      	adds	r7, #28
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	44022000 	.word	0x44022000
 8004990:	002f7f7f 	.word	0x002f7f7f

08004994 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004994:	b480      	push	{r7}
 8004996:	b087      	sub	sp, #28
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800499e:	2300      	movs	r3, #0
 80049a0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80049a2:	e0a0      	b.n	8004ae6 <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80049a4:	2201      	movs	r2, #1
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	4013      	ands	r3, r2
 80049b0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f000 8093 	beq.w	8004ae0 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 80049ba:	4a52      	ldr	r2, [pc, #328]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	089b      	lsrs	r3, r3, #2
 80049c0:	3318      	adds	r3, #24
 80049c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049c6:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	f003 0303 	and.w	r3, r3, #3
 80049ce:	00db      	lsls	r3, r3, #3
 80049d0:	220f      	movs	r2, #15
 80049d2:	fa02 f303 	lsl.w	r3, r2, r3
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	4013      	ands	r3, r2
 80049da:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	0a9a      	lsrs	r2, r3, #10
 80049e0:	4b49      	ldr	r3, [pc, #292]	@ (8004b08 <HAL_GPIO_DeInit+0x174>)
 80049e2:	4013      	ands	r3, r2
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	f002 0203 	and.w	r2, r2, #3
 80049ea:	00d2      	lsls	r2, r2, #3
 80049ec:	4093      	lsls	r3, r2
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d136      	bne.n	8004a62 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80049f4:	4b43      	ldr	r3, [pc, #268]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 80049f6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	43db      	mvns	r3, r3
 80049fe:	4941      	ldr	r1, [pc, #260]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004a06:	4b3f      	ldr	r3, [pc, #252]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a08:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	43db      	mvns	r3, r3
 8004a10:	493c      	ldr	r1, [pc, #240]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a12:	4013      	ands	r3, r2
 8004a14:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004a18:	4b3a      	ldr	r3, [pc, #232]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	43db      	mvns	r3, r3
 8004a20:	4938      	ldr	r1, [pc, #224]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a22:	4013      	ands	r3, r2
 8004a24:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004a26:	4b37      	ldr	r3, [pc, #220]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a28:	685a      	ldr	r2, [r3, #4]
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	43db      	mvns	r3, r3
 8004a2e:	4935      	ldr	r1, [pc, #212]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	220f      	movs	r2, #15
 8004a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a42:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8004a44:	4a2f      	ldr	r2, [pc, #188]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	089b      	lsrs	r3, r3, #2
 8004a4a:	3318      	adds	r3, #24
 8004a4c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	43da      	mvns	r2, r3
 8004a54:	482b      	ldr	r0, [pc, #172]	@ (8004b04 <HAL_GPIO_DeInit+0x170>)
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	089b      	lsrs	r3, r3, #2
 8004a5a:	400a      	ands	r2, r1
 8004a5c:	3318      	adds	r3, #24
 8004a5e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	2103      	movs	r1, #3
 8004a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a70:	431a      	orrs	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	08da      	lsrs	r2, r3, #3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	3208      	adds	r2, #8
 8004a7e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f003 0307 	and.w	r3, r3, #7
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	220f      	movs	r2, #15
 8004a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a90:	43db      	mvns	r3, r3
 8004a92:	697a      	ldr	r2, [r7, #20]
 8004a94:	08d2      	lsrs	r2, r2, #3
 8004a96:	4019      	ands	r1, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	3208      	adds	r2, #8
 8004a9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	005b      	lsls	r3, r3, #1
 8004aa8:	2103      	movs	r1, #3
 8004aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8004aae:	43db      	mvns	r3, r3
 8004ab0:	401a      	ands	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	2101      	movs	r1, #1
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac2:	43db      	mvns	r3, r3
 8004ac4:	401a      	ands	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	005b      	lsls	r3, r3, #1
 8004ad2:	2103      	movs	r1, #3
 8004ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad8:	43db      	mvns	r3, r3
 8004ada:	401a      	ands	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	fa22 f303 	lsr.w	r3, r2, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f47f af58 	bne.w	80049a4 <HAL_GPIO_DeInit+0x10>
  }
}
 8004af4:	bf00      	nop
 8004af6:	bf00      	nop
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	44022000 	.word	0x44022000
 8004b08:	002f7f7f 	.word	0x002f7f7f

08004b0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	460b      	mov	r3, r1
 8004b16:	807b      	strh	r3, [r7, #2]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b1c:	787b      	ldrb	r3, [r7, #1]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b22:	887a      	ldrh	r2, [r7, #2]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b28:	e002      	b.n	8004b30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b2a:	887a      	ldrh	r2, [r7, #2]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e08d      	b.n	8004c6a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d106      	bne.n	8004b68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fe ff64 	bl	8003a30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2224      	movs	r2, #36	@ 0x24
 8004b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 0201 	bic.w	r2, r2, #1
 8004b7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685a      	ldr	r2, [r3, #4]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004b8c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b9c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d107      	bne.n	8004bb6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	689a      	ldr	r2, [r3, #8]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bb2:	609a      	str	r2, [r3, #8]
 8004bb4:	e006      	b.n	8004bc4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	689a      	ldr	r2, [r3, #8]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004bc2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d108      	bne.n	8004bde <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bda:	605a      	str	r2, [r3, #4]
 8004bdc:	e007      	b.n	8004bee <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	6812      	ldr	r2, [r2, #0]
 8004bf8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004bfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c00:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68da      	ldr	r2, [r3, #12]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c10:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	691a      	ldr	r2, [r3, #16]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	69d9      	ldr	r1, [r3, #28]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a1a      	ldr	r2, [r3, #32]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 0201 	orr.w	r2, r2, #1
 8004c4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2220      	movs	r2, #32
 8004c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b082      	sub	sp, #8
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e021      	b.n	8004cc8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2224      	movs	r2, #36	@ 0x24
 8004c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 0201 	bic.w	r2, r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7fe ff55 	bl	8003b4c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3708      	adds	r7, #8
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b088      	sub	sp, #32
 8004cd4:	af02      	add	r7, sp, #8
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	4608      	mov	r0, r1
 8004cda:	4611      	mov	r1, r2
 8004cdc:	461a      	mov	r2, r3
 8004cde:	4603      	mov	r3, r0
 8004ce0:	817b      	strh	r3, [r7, #10]
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	813b      	strh	r3, [r7, #8]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b20      	cmp	r3, #32
 8004cf4:	f040 80f9 	bne.w	8004eea <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <HAL_I2C_Mem_Write+0x34>
 8004cfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d105      	bne.n	8004d10 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d0a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e0ed      	b.n	8004eec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d101      	bne.n	8004d1e <HAL_I2C_Mem_Write+0x4e>
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e0e6      	b.n	8004eec <HAL_I2C_Mem_Write+0x21c>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d26:	f7ff fa7d 	bl	8004224 <HAL_GetTick>
 8004d2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	2319      	movs	r3, #25
 8004d32:	2201      	movs	r2, #1
 8004d34:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 fac3 	bl	80052c4 <I2C_WaitOnFlagUntilTimeout>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e0d1      	b.n	8004eec <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2221      	movs	r2, #33	@ 0x21
 8004d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2240      	movs	r2, #64	@ 0x40
 8004d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6a3a      	ldr	r2, [r7, #32]
 8004d62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004d68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d70:	88f8      	ldrh	r0, [r7, #6]
 8004d72:	893a      	ldrh	r2, [r7, #8]
 8004d74:	8979      	ldrh	r1, [r7, #10]
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	9301      	str	r3, [sp, #4]
 8004d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d7c:	9300      	str	r3, [sp, #0]
 8004d7e:	4603      	mov	r3, r0
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f000 f9d3 	bl	800512c <I2C_RequestMemoryWrite>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d005      	beq.n	8004d98 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e0a9      	b.n	8004eec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	2bff      	cmp	r3, #255	@ 0xff
 8004da0:	d90e      	bls.n	8004dc0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	22ff      	movs	r2, #255	@ 0xff
 8004da6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	8979      	ldrh	r1, [r7, #10]
 8004db0:	2300      	movs	r3, #0
 8004db2:	9300      	str	r3, [sp, #0]
 8004db4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 fc47 	bl	800564c <I2C_TransferConfig>
 8004dbe:	e00f      	b.n	8004de0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc4:	b29a      	uxth	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	8979      	ldrh	r1, [r7, #10]
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 fc36 	bl	800564c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f000 fac6 	bl	8005376 <I2C_WaitOnTXISFlagUntilTimeout>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d001      	beq.n	8004df4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e07b      	b.n	8004eec <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df8:	781a      	ldrb	r2, [r3, #0]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	3b01      	subs	r3, #1
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d034      	beq.n	8004e98 <HAL_I2C_Mem_Write+0x1c8>
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d130      	bne.n	8004e98 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	9300      	str	r3, [sp, #0]
 8004e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	2180      	movs	r1, #128	@ 0x80
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f000 fa3f 	bl	80052c4 <I2C_WaitOnFlagUntilTimeout>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d001      	beq.n	8004e50 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e04d      	b.n	8004eec <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	2bff      	cmp	r3, #255	@ 0xff
 8004e58:	d90e      	bls.n	8004e78 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	22ff      	movs	r2, #255	@ 0xff
 8004e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e64:	b2da      	uxtb	r2, r3
 8004e66:	8979      	ldrh	r1, [r7, #10]
 8004e68:	2300      	movs	r3, #0
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 fbeb 	bl	800564c <I2C_TransferConfig>
 8004e76:	e00f      	b.n	8004e98 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e86:	b2da      	uxtb	r2, r3
 8004e88:	8979      	ldrh	r1, [r7, #10]
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	9300      	str	r3, [sp, #0]
 8004e8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f000 fbda 	bl	800564c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d19e      	bne.n	8004de0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f000 faac 	bl	8005404 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e01a      	b.n	8004eec <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6859      	ldr	r1, [r3, #4]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef4 <HAL_I2C_Mem_Write+0x224>)
 8004eca:	400b      	ands	r3, r1
 8004ecc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	e000      	b.n	8004eec <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004eea:	2302      	movs	r3, #2
  }
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	fe00e800 	.word	0xfe00e800

08004ef8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b088      	sub	sp, #32
 8004efc:	af02      	add	r7, sp, #8
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	4608      	mov	r0, r1
 8004f02:	4611      	mov	r1, r2
 8004f04:	461a      	mov	r2, r3
 8004f06:	4603      	mov	r3, r0
 8004f08:	817b      	strh	r3, [r7, #10]
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	813b      	strh	r3, [r7, #8]
 8004f0e:	4613      	mov	r3, r2
 8004f10:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	f040 80fd 	bne.w	800511a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d002      	beq.n	8004f2c <HAL_I2C_Mem_Read+0x34>
 8004f26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d105      	bne.n	8004f38 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f32:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e0f1      	b.n	800511c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d101      	bne.n	8004f46 <HAL_I2C_Mem_Read+0x4e>
 8004f42:	2302      	movs	r3, #2
 8004f44:	e0ea      	b.n	800511c <HAL_I2C_Mem_Read+0x224>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f4e:	f7ff f969 	bl	8004224 <HAL_GetTick>
 8004f52:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	2319      	movs	r3, #25
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 f9af 	bl	80052c4 <I2C_WaitOnFlagUntilTimeout>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e0d5      	b.n	800511c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2222      	movs	r2, #34	@ 0x22
 8004f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2240      	movs	r2, #64	@ 0x40
 8004f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6a3a      	ldr	r2, [r7, #32]
 8004f8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f98:	88f8      	ldrh	r0, [r7, #6]
 8004f9a:	893a      	ldrh	r2, [r7, #8]
 8004f9c:	8979      	ldrh	r1, [r7, #10]
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	9301      	str	r3, [sp, #4]
 8004fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 f913 	bl	80051d4 <I2C_RequestMemoryRead>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e0ad      	b.n	800511c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2bff      	cmp	r3, #255	@ 0xff
 8004fc8:	d90e      	bls.n	8004fe8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	22ff      	movs	r2, #255	@ 0xff
 8004fce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fd4:	b2da      	uxtb	r2, r3
 8004fd6:	8979      	ldrh	r1, [r7, #10]
 8004fd8:	4b52      	ldr	r3, [pc, #328]	@ (8005124 <HAL_I2C_Mem_Read+0x22c>)
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 fb33 	bl	800564c <I2C_TransferConfig>
 8004fe6:	e00f      	b.n	8005008 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	8979      	ldrh	r1, [r7, #10]
 8004ffa:	4b4a      	ldr	r3, [pc, #296]	@ (8005124 <HAL_I2C_Mem_Read+0x22c>)
 8004ffc:	9300      	str	r3, [sp, #0]
 8004ffe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 fb22 	bl	800564c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500e:	2200      	movs	r2, #0
 8005010:	2104      	movs	r1, #4
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f956 	bl	80052c4 <I2C_WaitOnFlagUntilTimeout>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e07c      	b.n	800511c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502c:	b2d2      	uxtb	r2, r2
 800502e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800503e:	3b01      	subs	r3, #1
 8005040:	b29a      	uxth	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005058:	b29b      	uxth	r3, r3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d034      	beq.n	80050c8 <HAL_I2C_Mem_Read+0x1d0>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005062:	2b00      	cmp	r3, #0
 8005064:	d130      	bne.n	80050c8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	9300      	str	r3, [sp, #0]
 800506a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800506c:	2200      	movs	r2, #0
 800506e:	2180      	movs	r1, #128	@ 0x80
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f000 f927 	bl	80052c4 <I2C_WaitOnFlagUntilTimeout>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e04d      	b.n	800511c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005084:	b29b      	uxth	r3, r3
 8005086:	2bff      	cmp	r3, #255	@ 0xff
 8005088:	d90e      	bls.n	80050a8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	22ff      	movs	r2, #255	@ 0xff
 800508e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005094:	b2da      	uxtb	r2, r3
 8005096:	8979      	ldrh	r1, [r7, #10]
 8005098:	2300      	movs	r3, #0
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 fad3 	bl	800564c <I2C_TransferConfig>
 80050a6:	e00f      	b.n	80050c8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b6:	b2da      	uxtb	r2, r3
 80050b8:	8979      	ldrh	r1, [r7, #10]
 80050ba:	2300      	movs	r3, #0
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 fac2 	bl	800564c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d19a      	bne.n	8005008 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050d2:	697a      	ldr	r2, [r7, #20]
 80050d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 f994 	bl	8005404 <I2C_WaitOnSTOPFlagUntilTimeout>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e01a      	b.n	800511c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2220      	movs	r2, #32
 80050ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	6859      	ldr	r1, [r3, #4]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005128 <HAL_I2C_Mem_Read+0x230>)
 80050fa:	400b      	ands	r3, r1
 80050fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2220      	movs	r2, #32
 8005102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005116:	2300      	movs	r3, #0
 8005118:	e000      	b.n	800511c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800511a:	2302      	movs	r3, #2
  }
}
 800511c:	4618      	mov	r0, r3
 800511e:	3718      	adds	r7, #24
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	80002400 	.word	0x80002400
 8005128:	fe00e800 	.word	0xfe00e800

0800512c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af02      	add	r7, sp, #8
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	4608      	mov	r0, r1
 8005136:	4611      	mov	r1, r2
 8005138:	461a      	mov	r2, r3
 800513a:	4603      	mov	r3, r0
 800513c:	817b      	strh	r3, [r7, #10]
 800513e:	460b      	mov	r3, r1
 8005140:	813b      	strh	r3, [r7, #8]
 8005142:	4613      	mov	r3, r2
 8005144:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005146:	88fb      	ldrh	r3, [r7, #6]
 8005148:	b2da      	uxtb	r2, r3
 800514a:	8979      	ldrh	r1, [r7, #10]
 800514c:	4b20      	ldr	r3, [pc, #128]	@ (80051d0 <I2C_RequestMemoryWrite+0xa4>)
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 fa79 	bl	800564c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800515a:	69fa      	ldr	r2, [r7, #28]
 800515c:	69b9      	ldr	r1, [r7, #24]
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f000 f909 	bl	8005376 <I2C_WaitOnTXISFlagUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e02c      	b.n	80051c8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800516e:	88fb      	ldrh	r3, [r7, #6]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d105      	bne.n	8005180 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005174:	893b      	ldrh	r3, [r7, #8]
 8005176:	b2da      	uxtb	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	629a      	str	r2, [r3, #40]	@ 0x28
 800517e:	e015      	b.n	80051ac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005180:	893b      	ldrh	r3, [r7, #8]
 8005182:	0a1b      	lsrs	r3, r3, #8
 8005184:	b29b      	uxth	r3, r3
 8005186:	b2da      	uxtb	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	69b9      	ldr	r1, [r7, #24]
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f000 f8ef 	bl	8005376 <I2C_WaitOnTXISFlagUntilTimeout>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e012      	b.n	80051c8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80051a2:	893b      	ldrh	r3, [r7, #8]
 80051a4:	b2da      	uxtb	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	2200      	movs	r2, #0
 80051b4:	2180      	movs	r1, #128	@ 0x80
 80051b6:	68f8      	ldr	r0, [r7, #12]
 80051b8:	f000 f884 	bl	80052c4 <I2C_WaitOnFlagUntilTimeout>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d001      	beq.n	80051c6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e000      	b.n	80051c8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3710      	adds	r7, #16
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	80002000 	.word	0x80002000

080051d4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b086      	sub	sp, #24
 80051d8:	af02      	add	r7, sp, #8
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	4608      	mov	r0, r1
 80051de:	4611      	mov	r1, r2
 80051e0:	461a      	mov	r2, r3
 80051e2:	4603      	mov	r3, r0
 80051e4:	817b      	strh	r3, [r7, #10]
 80051e6:	460b      	mov	r3, r1
 80051e8:	813b      	strh	r3, [r7, #8]
 80051ea:	4613      	mov	r3, r2
 80051ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80051ee:	88fb      	ldrh	r3, [r7, #6]
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	8979      	ldrh	r1, [r7, #10]
 80051f4:	4b20      	ldr	r3, [pc, #128]	@ (8005278 <I2C_RequestMemoryRead+0xa4>)
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	2300      	movs	r3, #0
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f000 fa26 	bl	800564c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005200:	69fa      	ldr	r2, [r7, #28]
 8005202:	69b9      	ldr	r1, [r7, #24]
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 f8b6 	bl	8005376 <I2C_WaitOnTXISFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e02c      	b.n	800526e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005214:	88fb      	ldrh	r3, [r7, #6]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d105      	bne.n	8005226 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800521a:	893b      	ldrh	r3, [r7, #8]
 800521c:	b2da      	uxtb	r2, r3
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	629a      	str	r2, [r3, #40]	@ 0x28
 8005224:	e015      	b.n	8005252 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005226:	893b      	ldrh	r3, [r7, #8]
 8005228:	0a1b      	lsrs	r3, r3, #8
 800522a:	b29b      	uxth	r3, r3
 800522c:	b2da      	uxtb	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005234:	69fa      	ldr	r2, [r7, #28]
 8005236:	69b9      	ldr	r1, [r7, #24]
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f000 f89c 	bl	8005376 <I2C_WaitOnTXISFlagUntilTimeout>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d001      	beq.n	8005248 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e012      	b.n	800526e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005248:	893b      	ldrh	r3, [r7, #8]
 800524a:	b2da      	uxtb	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	2200      	movs	r2, #0
 800525a:	2140      	movs	r1, #64	@ 0x40
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f831 	bl	80052c4 <I2C_WaitOnFlagUntilTimeout>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d001      	beq.n	800526c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e000      	b.n	800526e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	80002000 	.word	0x80002000

0800527c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	2b02      	cmp	r3, #2
 8005290:	d103      	bne.n	800529a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2200      	movs	r2, #0
 8005298:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d007      	beq.n	80052b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	699a      	ldr	r2, [r3, #24]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0201 	orr.w	r2, r2, #1
 80052b6:	619a      	str	r2, [r3, #24]
  }
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	603b      	str	r3, [r7, #0]
 80052d0:	4613      	mov	r3, r2
 80052d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052d4:	e03b      	b.n	800534e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052d6:	69ba      	ldr	r2, [r7, #24]
 80052d8:	6839      	ldr	r1, [r7, #0]
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 f8d6 	bl	800548c <I2C_IsErrorOccurred>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e041      	b.n	800536e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f0:	d02d      	beq.n	800534e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052f2:	f7fe ff97 	bl	8004224 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d302      	bcc.n	8005308 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d122      	bne.n	800534e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699a      	ldr	r2, [r3, #24]
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	4013      	ands	r3, r2
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	429a      	cmp	r2, r3
 8005316:	bf0c      	ite	eq
 8005318:	2301      	moveq	r3, #1
 800531a:	2300      	movne	r3, #0
 800531c:	b2db      	uxtb	r3, r3
 800531e:	461a      	mov	r2, r3
 8005320:	79fb      	ldrb	r3, [r7, #7]
 8005322:	429a      	cmp	r2, r3
 8005324:	d113      	bne.n	800534e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532a:	f043 0220 	orr.w	r2, r3, #32
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2220      	movs	r2, #32
 8005336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e00f      	b.n	800536e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	699a      	ldr	r2, [r3, #24]
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	4013      	ands	r3, r2
 8005358:	68ba      	ldr	r2, [r7, #8]
 800535a:	429a      	cmp	r2, r3
 800535c:	bf0c      	ite	eq
 800535e:	2301      	moveq	r3, #1
 8005360:	2300      	movne	r3, #0
 8005362:	b2db      	uxtb	r3, r3
 8005364:	461a      	mov	r2, r3
 8005366:	79fb      	ldrb	r3, [r7, #7]
 8005368:	429a      	cmp	r2, r3
 800536a:	d0b4      	beq.n	80052d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3710      	adds	r7, #16
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}

08005376 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b084      	sub	sp, #16
 800537a:	af00      	add	r7, sp, #0
 800537c:	60f8      	str	r0, [r7, #12]
 800537e:	60b9      	str	r1, [r7, #8]
 8005380:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005382:	e033      	b.n	80053ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	68b9      	ldr	r1, [r7, #8]
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f000 f87f 	bl	800548c <I2C_IsErrorOccurred>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d001      	beq.n	8005398 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e031      	b.n	80053fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539e:	d025      	beq.n	80053ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a0:	f7fe ff40 	bl	8004224 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	68ba      	ldr	r2, [r7, #8]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d302      	bcc.n	80053b6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d11a      	bne.n	80053ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d013      	beq.n	80053ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c8:	f043 0220 	orr.w	r2, r3, #32
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2220      	movs	r2, #32
 80053d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e007      	b.n	80053fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d1c4      	bne.n	8005384 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80053fa:	2300      	movs	r3, #0
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005410:	e02f      	b.n	8005472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	68b9      	ldr	r1, [r7, #8]
 8005416:	68f8      	ldr	r0, [r7, #12]
 8005418:	f000 f838 	bl	800548c <I2C_IsErrorOccurred>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e02d      	b.n	8005482 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005426:	f7fe fefd 	bl	8004224 <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	429a      	cmp	r2, r3
 8005434:	d302      	bcc.n	800543c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d11a      	bne.n	8005472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	f003 0320 	and.w	r3, r3, #32
 8005446:	2b20      	cmp	r3, #32
 8005448:	d013      	beq.n	8005472 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800544e:	f043 0220 	orr.w	r2, r3, #32
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2220      	movs	r2, #32
 800545a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e007      	b.n	8005482 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	f003 0320 	and.w	r3, r3, #32
 800547c:	2b20      	cmp	r3, #32
 800547e:	d1c8      	bne.n	8005412 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
	...

0800548c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b08a      	sub	sp, #40	@ 0x28
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005498:	2300      	movs	r3, #0
 800549a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	699b      	ldr	r3, [r3, #24]
 80054a4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80054a6:	2300      	movs	r3, #0
 80054a8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	f003 0310 	and.w	r3, r3, #16
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d068      	beq.n	800558a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2210      	movs	r2, #16
 80054be:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80054c0:	e049      	b.n	8005556 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c8:	d045      	beq.n	8005556 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80054ca:	f7fe feab 	bl	8004224 <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	68ba      	ldr	r2, [r7, #8]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d302      	bcc.n	80054e0 <I2C_IsErrorOccurred+0x54>
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d13a      	bne.n	8005556 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054f2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005502:	d121      	bne.n	8005548 <I2C_IsErrorOccurred+0xbc>
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800550a:	d01d      	beq.n	8005548 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800550c:	7cfb      	ldrb	r3, [r7, #19]
 800550e:	2b20      	cmp	r3, #32
 8005510:	d01a      	beq.n	8005548 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005520:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005522:	f7fe fe7f 	bl	8004224 <HAL_GetTick>
 8005526:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005528:	e00e      	b.n	8005548 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800552a:	f7fe fe7b 	bl	8004224 <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	2b19      	cmp	r3, #25
 8005536:	d907      	bls.n	8005548 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005538:	6a3b      	ldr	r3, [r7, #32]
 800553a:	f043 0320 	orr.w	r3, r3, #32
 800553e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005546:	e006      	b.n	8005556 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	f003 0320 	and.w	r3, r3, #32
 8005552:	2b20      	cmp	r3, #32
 8005554:	d1e9      	bne.n	800552a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	f003 0320 	and.w	r3, r3, #32
 8005560:	2b20      	cmp	r3, #32
 8005562:	d003      	beq.n	800556c <I2C_IsErrorOccurred+0xe0>
 8005564:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005568:	2b00      	cmp	r3, #0
 800556a:	d0aa      	beq.n	80054c2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800556c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005570:	2b00      	cmp	r3, #0
 8005572:	d103      	bne.n	800557c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2220      	movs	r2, #32
 800557a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800557c:	6a3b      	ldr	r3, [r7, #32]
 800557e:	f043 0304 	orr.w	r3, r3, #4
 8005582:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00b      	beq.n	80055b4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800559c:	6a3b      	ldr	r3, [r7, #32]
 800559e:	f043 0301 	orr.w	r3, r3, #1
 80055a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d00b      	beq.n	80055d6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80055be:	6a3b      	ldr	r3, [r7, #32]
 80055c0:	f043 0308 	orr.w	r3, r3, #8
 80055c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00b      	beq.n	80055f8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	f043 0302 	orr.w	r3, r3, #2
 80055e6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80055f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d01c      	beq.n	800563a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f7ff fe3b 	bl	800527c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	6859      	ldr	r1, [r3, #4]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	4b0d      	ldr	r3, [pc, #52]	@ (8005648 <I2C_IsErrorOccurred+0x1bc>)
 8005612:	400b      	ands	r3, r1
 8005614:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	431a      	orrs	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2220      	movs	r2, #32
 8005626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800563a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800563e:	4618      	mov	r0, r3
 8005640:	3728      	adds	r7, #40	@ 0x28
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	fe00e800 	.word	0xfe00e800

0800564c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800564c:	b480      	push	{r7}
 800564e:	b087      	sub	sp, #28
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	607b      	str	r3, [r7, #4]
 8005656:	460b      	mov	r3, r1
 8005658:	817b      	strh	r3, [r7, #10]
 800565a:	4613      	mov	r3, r2
 800565c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800565e:	897b      	ldrh	r3, [r7, #10]
 8005660:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005664:	7a7b      	ldrb	r3, [r7, #9]
 8005666:	041b      	lsls	r3, r3, #16
 8005668:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800566c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	4313      	orrs	r3, r2
 8005676:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800567a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	6a3b      	ldr	r3, [r7, #32]
 8005684:	0d5b      	lsrs	r3, r3, #21
 8005686:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800568a:	4b08      	ldr	r3, [pc, #32]	@ (80056ac <I2C_TransferConfig+0x60>)
 800568c:	430b      	orrs	r3, r1
 800568e:	43db      	mvns	r3, r3
 8005690:	ea02 0103 	and.w	r1, r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	430a      	orrs	r2, r1
 800569c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800569e:	bf00      	nop
 80056a0:	371c      	adds	r7, #28
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	03ff63ff 	.word	0x03ff63ff

080056b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	2b20      	cmp	r3, #32
 80056c4:	d138      	bne.n	8005738 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d101      	bne.n	80056d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80056d0:	2302      	movs	r3, #2
 80056d2:	e032      	b.n	800573a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2224      	movs	r2, #36	@ 0x24
 80056e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f022 0201 	bic.w	r2, r2, #1
 80056f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005702:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	6819      	ldr	r1, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0201 	orr.w	r2, r2, #1
 8005722:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2220      	movs	r2, #32
 8005728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005734:	2300      	movs	r3, #0
 8005736:	e000      	b.n	800573a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005738:	2302      	movs	r3, #2
  }
}
 800573a:	4618      	mov	r0, r3
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr

08005746 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005746:	b480      	push	{r7}
 8005748:	b085      	sub	sp, #20
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
 800574e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b20      	cmp	r3, #32
 800575a:	d139      	bne.n	80057d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005762:	2b01      	cmp	r3, #1
 8005764:	d101      	bne.n	800576a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005766:	2302      	movs	r3, #2
 8005768:	e033      	b.n	80057d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2224      	movs	r2, #36	@ 0x24
 8005776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f022 0201 	bic.w	r2, r2, #1
 8005788:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005798:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	021b      	lsls	r3, r3, #8
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f042 0201 	orr.w	r2, r2, #1
 80057ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2220      	movs	r2, #32
 80057c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057cc:	2300      	movs	r3, #0
 80057ce:	e000      	b.n	80057d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80057d0:	2302      	movs	r3, #2
  }
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
	...

080057e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b088      	sub	sp, #32
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d102      	bne.n	80057f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	f000 bc28 	b.w	8006044 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057f4:	4b94      	ldr	r3, [pc, #592]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80057f6:	69db      	ldr	r3, [r3, #28]
 80057f8:	f003 0318 	and.w	r3, r3, #24
 80057fc:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80057fe:	4b92      	ldr	r3, [pc, #584]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005802:	f003 0303 	and.w	r3, r3, #3
 8005806:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0310 	and.w	r3, r3, #16
 8005810:	2b00      	cmp	r3, #0
 8005812:	d05b      	beq.n	80058cc <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	2b08      	cmp	r3, #8
 8005818:	d005      	beq.n	8005826 <HAL_RCC_OscConfig+0x46>
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	2b18      	cmp	r3, #24
 800581e:	d114      	bne.n	800584a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	2b02      	cmp	r3, #2
 8005824:	d111      	bne.n	800584a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d102      	bne.n	8005834 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	f000 bc08 	b.w	8006044 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8005834:	4b84      	ldr	r3, [pc, #528]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a1b      	ldr	r3, [r3, #32]
 8005840:	041b      	lsls	r3, r3, #16
 8005842:	4981      	ldr	r1, [pc, #516]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005844:	4313      	orrs	r3, r2
 8005846:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8005848:	e040      	b.n	80058cc <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d023      	beq.n	800589a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005852:	4b7d      	ldr	r3, [pc, #500]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a7c      	ldr	r2, [pc, #496]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800585c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585e:	f7fe fce1 	bl	8004224 <HAL_GetTick>
 8005862:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8005866:	f7fe fcdd 	bl	8004224 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e3e5      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005878:	4b73      	ldr	r3, [pc, #460]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8005884:	4b70      	ldr	r3, [pc, #448]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	041b      	lsls	r3, r3, #16
 8005892:	496d      	ldr	r1, [pc, #436]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005894:	4313      	orrs	r3, r2
 8005896:	618b      	str	r3, [r1, #24]
 8005898:	e018      	b.n	80058cc <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800589a:	4b6b      	ldr	r3, [pc, #428]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a6a      	ldr	r2, [pc, #424]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80058a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a6:	f7fe fcbd 	bl	8004224 <HAL_GetTick>
 80058aa:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80058ae:	f7fe fcb9 	bl	8004224 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e3c1      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80058c0:	4b61      	ldr	r3, [pc, #388]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1f0      	bne.n	80058ae <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0301 	and.w	r3, r3, #1
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f000 80a0 	beq.w	8005a1a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	2b10      	cmp	r3, #16
 80058de:	d005      	beq.n	80058ec <HAL_RCC_OscConfig+0x10c>
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	2b18      	cmp	r3, #24
 80058e4:	d109      	bne.n	80058fa <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80058e6:	69bb      	ldr	r3, [r7, #24]
 80058e8:	2b03      	cmp	r3, #3
 80058ea:	d106      	bne.n	80058fa <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f040 8092 	bne.w	8005a1a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e3a4      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005902:	d106      	bne.n	8005912 <HAL_RCC_OscConfig+0x132>
 8005904:	4b50      	ldr	r3, [pc, #320]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a4f      	ldr	r2, [pc, #316]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800590a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800590e:	6013      	str	r3, [r2, #0]
 8005910:	e058      	b.n	80059c4 <HAL_RCC_OscConfig+0x1e4>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d112      	bne.n	8005940 <HAL_RCC_OscConfig+0x160>
 800591a:	4b4b      	ldr	r3, [pc, #300]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a4a      	ldr	r2, [pc, #296]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005920:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	4b48      	ldr	r3, [pc, #288]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a47      	ldr	r2, [pc, #284]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800592c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005930:	6013      	str	r3, [r2, #0]
 8005932:	4b45      	ldr	r3, [pc, #276]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a44      	ldr	r2, [pc, #272]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005938:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	e041      	b.n	80059c4 <HAL_RCC_OscConfig+0x1e4>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005948:	d112      	bne.n	8005970 <HAL_RCC_OscConfig+0x190>
 800594a:	4b3f      	ldr	r3, [pc, #252]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a3e      	ldr	r2, [pc, #248]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005950:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005954:	6013      	str	r3, [r2, #0]
 8005956:	4b3c      	ldr	r3, [pc, #240]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a3b      	ldr	r2, [pc, #236]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800595c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005960:	6013      	str	r3, [r2, #0]
 8005962:	4b39      	ldr	r3, [pc, #228]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a38      	ldr	r2, [pc, #224]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005968:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800596c:	6013      	str	r3, [r2, #0]
 800596e:	e029      	b.n	80059c4 <HAL_RCC_OscConfig+0x1e4>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005978:	d112      	bne.n	80059a0 <HAL_RCC_OscConfig+0x1c0>
 800597a:	4b33      	ldr	r3, [pc, #204]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a32      	ldr	r2, [pc, #200]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005980:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	4b30      	ldr	r3, [pc, #192]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a2f      	ldr	r2, [pc, #188]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 800598c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005990:	6013      	str	r3, [r2, #0]
 8005992:	4b2d      	ldr	r3, [pc, #180]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a2c      	ldr	r2, [pc, #176]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800599c:	6013      	str	r3, [r2, #0]
 800599e:	e011      	b.n	80059c4 <HAL_RCC_OscConfig+0x1e4>
 80059a0:	4b29      	ldr	r3, [pc, #164]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a28      	ldr	r2, [pc, #160]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80059a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059aa:	6013      	str	r3, [r2, #0]
 80059ac:	4b26      	ldr	r3, [pc, #152]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a25      	ldr	r2, [pc, #148]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80059b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059b6:	6013      	str	r3, [r2, #0]
 80059b8:	4b23      	ldr	r3, [pc, #140]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a22      	ldr	r2, [pc, #136]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80059be:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80059c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d013      	beq.n	80059f4 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059cc:	f7fe fc2a 	bl	8004224 <HAL_GetTick>
 80059d0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059d2:	e008      	b.n	80059e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80059d4:	f7fe fc26 	bl	8004224 <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	2b64      	cmp	r3, #100	@ 0x64
 80059e0:	d901      	bls.n	80059e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e32e      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059e6:	4b18      	ldr	r3, [pc, #96]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0f0      	beq.n	80059d4 <HAL_RCC_OscConfig+0x1f4>
 80059f2:	e012      	b.n	8005a1a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f4:	f7fe fc16 	bl	8004224 <HAL_GetTick>
 80059f8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059fa:	e008      	b.n	8005a0e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80059fc:	f7fe fc12 	bl	8004224 <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	2b64      	cmp	r3, #100	@ 0x64
 8005a08:	d901      	bls.n	8005a0e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e31a      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a48 <HAL_RCC_OscConfig+0x268>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1f0      	bne.n	80059fc <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0302 	and.w	r3, r3, #2
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 809a 	beq.w	8005b5c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d005      	beq.n	8005a3a <HAL_RCC_OscConfig+0x25a>
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	2b18      	cmp	r3, #24
 8005a32:	d149      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d146      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d104      	bne.n	8005a4c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e2fe      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
 8005a46:	bf00      	nop
 8005a48:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d11c      	bne.n	8005a8c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8005a52:	4b9a      	ldr	r3, [pc, #616]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0218 	and.w	r2, r3, #24
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d014      	beq.n	8005a8c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005a62:	4b96      	ldr	r3, [pc, #600]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f023 0218 	bic.w	r2, r3, #24
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	4993      	ldr	r1, [pc, #588]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005a70:	4313      	orrs	r3, r2
 8005a72:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8005a74:	f000 fdd0 	bl	8006618 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005a78:	4b91      	ldr	r3, [pc, #580]	@ (8005cc0 <HAL_RCC_OscConfig+0x4e0>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7fe fb47 	bl	8004110 <HAL_InitTick>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d001      	beq.n	8005a8c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e2db      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a8c:	f7fe fbca 	bl	8004224 <HAL_GetTick>
 8005a90:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005a94:	f7fe fbc6 	bl	8004224 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e2ce      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005aa6:	4b85      	ldr	r3, [pc, #532]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d0f0      	beq.n	8005a94 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005ab2:	4b82      	ldr	r3, [pc, #520]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	041b      	lsls	r3, r3, #16
 8005ac0:	497e      	ldr	r1, [pc, #504]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005ac6:	e049      	b.n	8005b5c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d02c      	beq.n	8005b2a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005ad0:	4b7a      	ldr	r3, [pc, #488]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f023 0218 	bic.w	r2, r3, #24
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	4977      	ldr	r1, [pc, #476]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8005ae2:	4b76      	ldr	r3, [pc, #472]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a75      	ldr	r2, [pc, #468]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005ae8:	f043 0301 	orr.w	r3, r3, #1
 8005aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aee:	f7fe fb99 	bl	8004224 <HAL_GetTick>
 8005af2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005af4:	e008      	b.n	8005b08 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005af6:	f7fe fb95 	bl	8004224 <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	d901      	bls.n	8005b08 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e29d      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b08:	4b6c      	ldr	r3, [pc, #432]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0302 	and.w	r3, r3, #2
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d0f0      	beq.n	8005af6 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005b14:	4b69      	ldr	r3, [pc, #420]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	041b      	lsls	r3, r3, #16
 8005b22:	4966      	ldr	r1, [pc, #408]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	610b      	str	r3, [r1, #16]
 8005b28:	e018      	b.n	8005b5c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b2a:	4b64      	ldr	r3, [pc, #400]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a63      	ldr	r2, [pc, #396]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b30:	f023 0301 	bic.w	r3, r3, #1
 8005b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b36:	f7fe fb75 	bl	8004224 <HAL_GetTick>
 8005b3a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b3c:	e008      	b.n	8005b50 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005b3e:	f7fe fb71 	bl	8004224 <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d901      	bls.n	8005b50 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e279      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b50:	4b5a      	ldr	r3, [pc, #360]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0302 	and.w	r3, r3, #2
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1f0      	bne.n	8005b3e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0308 	and.w	r3, r3, #8
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d03c      	beq.n	8005be2 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	699b      	ldr	r3, [r3, #24]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d01c      	beq.n	8005baa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b70:	4b52      	ldr	r3, [pc, #328]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b76:	4a51      	ldr	r2, [pc, #324]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b78:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b80:	f7fe fb50 	bl	8004224 <HAL_GetTick>
 8005b84:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005b86:	e008      	b.n	8005b9a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005b88:	f7fe fb4c 	bl	8004224 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e254      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005b9a:	4b48      	ldr	r3, [pc, #288]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005b9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ba0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d0ef      	beq.n	8005b88 <HAL_RCC_OscConfig+0x3a8>
 8005ba8:	e01b      	b.n	8005be2 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005baa:	4b44      	ldr	r3, [pc, #272]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005bac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bb0:	4a42      	ldr	r2, [pc, #264]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005bb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bba:	f7fe fb33 	bl	8004224 <HAL_GetTick>
 8005bbe:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005bc0:	e008      	b.n	8005bd4 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005bc2:	f7fe fb2f 	bl	8004224 <HAL_GetTick>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d901      	bls.n	8005bd4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e237      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005bd4:	4b39      	ldr	r3, [pc, #228]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005bd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bda:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1ef      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 0304 	and.w	r3, r3, #4
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f000 80d2 	beq.w	8005d94 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005bf0:	4b34      	ldr	r3, [pc, #208]	@ (8005cc4 <HAL_RCC_OscConfig+0x4e4>)
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf4:	f003 0301 	and.w	r3, r3, #1
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d118      	bne.n	8005c2e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005bfc:	4b31      	ldr	r3, [pc, #196]	@ (8005cc4 <HAL_RCC_OscConfig+0x4e4>)
 8005bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c00:	4a30      	ldr	r2, [pc, #192]	@ (8005cc4 <HAL_RCC_OscConfig+0x4e4>)
 8005c02:	f043 0301 	orr.w	r3, r3, #1
 8005c06:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c08:	f7fe fb0c 	bl	8004224 <HAL_GetTick>
 8005c0c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005c0e:	e008      	b.n	8005c22 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c10:	f7fe fb08 	bl	8004224 <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	2b02      	cmp	r3, #2
 8005c1c:	d901      	bls.n	8005c22 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e210      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005c22:	4b28      	ldr	r3, [pc, #160]	@ (8005cc4 <HAL_RCC_OscConfig+0x4e4>)
 8005c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d0f0      	beq.n	8005c10 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d108      	bne.n	8005c48 <HAL_RCC_OscConfig+0x468>
 8005c36:	4b21      	ldr	r3, [pc, #132]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c3e:	f043 0301 	orr.w	r3, r3, #1
 8005c42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c46:	e074      	b.n	8005d32 <HAL_RCC_OscConfig+0x552>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d118      	bne.n	8005c82 <HAL_RCC_OscConfig+0x4a2>
 8005c50:	4b1a      	ldr	r3, [pc, #104]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c56:	4a19      	ldr	r2, [pc, #100]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c58:	f023 0301 	bic.w	r3, r3, #1
 8005c5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c60:	4b16      	ldr	r3, [pc, #88]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c66:	4a15      	ldr	r2, [pc, #84]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c70:	4b12      	ldr	r3, [pc, #72]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c76:	4a11      	ldr	r2, [pc, #68]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c78:	f023 0304 	bic.w	r3, r3, #4
 8005c7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c80:	e057      	b.n	8005d32 <HAL_RCC_OscConfig+0x552>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	2b05      	cmp	r3, #5
 8005c88:	d11e      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x4e8>
 8005c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c90:	4a0a      	ldr	r2, [pc, #40]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c92:	f043 0304 	orr.w	r3, r3, #4
 8005c96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c9a:	4b08      	ldr	r3, [pc, #32]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005c9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ca0:	4a06      	ldr	r2, [pc, #24]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005ca2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ca6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005caa:	4b04      	ldr	r3, [pc, #16]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005cac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cb0:	4a02      	ldr	r2, [pc, #8]	@ (8005cbc <HAL_RCC_OscConfig+0x4dc>)
 8005cb2:	f043 0301 	orr.w	r3, r3, #1
 8005cb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005cba:	e03a      	b.n	8005d32 <HAL_RCC_OscConfig+0x552>
 8005cbc:	44020c00 	.word	0x44020c00
 8005cc0:	20000004 	.word	0x20000004
 8005cc4:	44020800 	.word	0x44020800
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	2b85      	cmp	r3, #133	@ 0x85
 8005cce:	d118      	bne.n	8005d02 <HAL_RCC_OscConfig+0x522>
 8005cd0:	4ba2      	ldr	r3, [pc, #648]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005cd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cd6:	4aa1      	ldr	r2, [pc, #644]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005cd8:	f043 0304 	orr.w	r3, r3, #4
 8005cdc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ce0:	4b9e      	ldr	r3, [pc, #632]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ce2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ce6:	4a9d      	ldr	r2, [pc, #628]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ce8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005cf0:	4b9a      	ldr	r3, [pc, #616]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005cf2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cf6:	4a99      	ldr	r2, [pc, #612]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005cf8:	f043 0301 	orr.w	r3, r3, #1
 8005cfc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d00:	e017      	b.n	8005d32 <HAL_RCC_OscConfig+0x552>
 8005d02:	4b96      	ldr	r3, [pc, #600]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005d04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d08:	4a94      	ldr	r2, [pc, #592]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005d0a:	f023 0301 	bic.w	r3, r3, #1
 8005d0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d12:	4b92      	ldr	r3, [pc, #584]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005d14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d18:	4a90      	ldr	r2, [pc, #576]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005d1a:	f023 0304 	bic.w	r3, r3, #4
 8005d1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d22:	4b8e      	ldr	r3, [pc, #568]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005d24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d28:	4a8c      	ldr	r2, [pc, #560]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d2e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d016      	beq.n	8005d68 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d3a:	f7fe fa73 	bl	8004224 <HAL_GetTick>
 8005d3e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d40:	e00a      	b.n	8005d58 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d42:	f7fe fa6f 	bl	8004224 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d901      	bls.n	8005d58 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e175      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d58:	4b80      	ldr	r3, [pc, #512]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005d5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d5e:	f003 0302 	and.w	r3, r3, #2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d0ed      	beq.n	8005d42 <HAL_RCC_OscConfig+0x562>
 8005d66:	e015      	b.n	8005d94 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d68:	f7fe fa5c 	bl	8004224 <HAL_GetTick>
 8005d6c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d6e:	e00a      	b.n	8005d86 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d70:	f7fe fa58 	bl	8004224 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e15e      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d86:	4b75      	ldr	r3, [pc, #468]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005d88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1ed      	bne.n	8005d70 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0320 	and.w	r3, r3, #32
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d036      	beq.n	8005e0e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d019      	beq.n	8005ddc <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005da8:	4b6c      	ldr	r3, [pc, #432]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a6b      	ldr	r2, [pc, #428]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005dae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005db2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005db4:	f7fe fa36 	bl	8004224 <HAL_GetTick>
 8005db8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005dba:	e008      	b.n	8005dce <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005dbc:	f7fe fa32 	bl	8004224 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e13a      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005dce:	4b63      	ldr	r3, [pc, #396]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d0f0      	beq.n	8005dbc <HAL_RCC_OscConfig+0x5dc>
 8005dda:	e018      	b.n	8005e0e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ddc:	4b5f      	ldr	r3, [pc, #380]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a5e      	ldr	r2, [pc, #376]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005de2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005de6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de8:	f7fe fa1c 	bl	8004224 <HAL_GetTick>
 8005dec:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005dee:	e008      	b.n	8005e02 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005df0:	f7fe fa18 	bl	8004224 <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e120      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005e02:	4b56      	ldr	r3, [pc, #344]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1f0      	bne.n	8005df0 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f000 8115 	beq.w	8006042 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	2b18      	cmp	r3, #24
 8005e1c:	f000 80af 	beq.w	8005f7e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	f040 8086 	bne.w	8005f36 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005e2a:	4b4c      	ldr	r3, [pc, #304]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a4b      	ldr	r2, [pc, #300]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005e30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e36:	f7fe f9f5 	bl	8004224 <HAL_GetTick>
 8005e3a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005e3c:	e008      	b.n	8005e50 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005e3e:	f7fe f9f1 	bl	8004224 <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e0f9      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005e50:	4b42      	ldr	r3, [pc, #264]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1f0      	bne.n	8005e3e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8005e5c:	4b3f      	ldr	r3, [pc, #252]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005e64:	f023 0303 	bic.w	r3, r3, #3
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005e70:	0212      	lsls	r2, r2, #8
 8005e72:	430a      	orrs	r2, r1
 8005e74:	4939      	ldr	r1, [pc, #228]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	628b      	str	r3, [r1, #40]	@ 0x28
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	025b      	lsls	r3, r3, #9
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e94:	3b01      	subs	r3, #1
 8005e96:	041b      	lsls	r3, r3, #16
 8005e98:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	061b      	lsls	r3, r3, #24
 8005ea6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005eaa:	492c      	ldr	r1, [pc, #176]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005eac:	4313      	orrs	r3, r2
 8005eae:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb4:	4a29      	ldr	r2, [pc, #164]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005eb6:	f023 0310 	bic.w	r3, r3, #16
 8005eba:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ec0:	4a26      	ldr	r2, [pc, #152]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ec2:	00db      	lsls	r3, r3, #3
 8005ec4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005ec6:	4b25      	ldr	r3, [pc, #148]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eca:	4a24      	ldr	r2, [pc, #144]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ecc:	f043 0310 	orr.w	r3, r3, #16
 8005ed0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8005ed2:	4b22      	ldr	r3, [pc, #136]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed6:	f023 020c 	bic.w	r2, r3, #12
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ede:	491f      	ldr	r1, [pc, #124]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8005ee4:	4b1d      	ldr	r3, [pc, #116]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee8:	f023 0220 	bic.w	r2, r3, #32
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ef0:	491a      	ldr	r1, [pc, #104]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005ef6:	4b19      	ldr	r3, [pc, #100]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005efa:	4a18      	ldr	r2, [pc, #96]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f00:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8005f02:	4b16      	ldr	r3, [pc, #88]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a15      	ldr	r2, [pc, #84]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005f08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f0e:	f7fe f989 	bl	8004224 <HAL_GetTick>
 8005f12:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005f14:	e008      	b.n	8005f28 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005f16:	f7fe f985 	bl	8004224 <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d901      	bls.n	8005f28 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e08d      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005f28:	4b0c      	ldr	r3, [pc, #48]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d0f0      	beq.n	8005f16 <HAL_RCC_OscConfig+0x736>
 8005f34:	e085      	b.n	8006042 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005f36:	4b09      	ldr	r3, [pc, #36]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a08      	ldr	r2, [pc, #32]	@ (8005f5c <HAL_RCC_OscConfig+0x77c>)
 8005f3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f42:	f7fe f96f 	bl	8004224 <HAL_GetTick>
 8005f46:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005f48:	e00a      	b.n	8005f60 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005f4a:	f7fe f96b 	bl	8004224 <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d903      	bls.n	8005f60 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e073      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
 8005f5c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005f60:	4b3a      	ldr	r3, [pc, #232]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1ee      	bne.n	8005f4a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005f6c:	4b37      	ldr	r3, [pc, #220]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8005f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f70:	4a36      	ldr	r2, [pc, #216]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8005f72:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005f76:	f023 0303 	bic.w	r3, r3, #3
 8005f7a:	6293      	str	r3, [r2, #40]	@ 0x28
 8005f7c:	e061      	b.n	8006042 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005f7e:	4b33      	ldr	r3, [pc, #204]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8005f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f82:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005f84:	4b31      	ldr	r3, [pc, #196]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8005f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f88:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d031      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	f003 0203 	and.w	r2, r3, #3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d12a      	bne.n	8005ff6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	0a1b      	lsrs	r3, r3, #8
 8005fa4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d122      	bne.n	8005ff6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fba:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d11a      	bne.n	8005ff6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	0a5b      	lsrs	r3, r3, #9
 8005fc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fcc:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d111      	bne.n	8005ff6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	0c1b      	lsrs	r3, r3, #16
 8005fd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fde:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d108      	bne.n	8005ff6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	0e1b      	lsrs	r3, r3, #24
 8005fe8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d001      	beq.n	8005ffa <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e024      	b.n	8006044 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005ffa:	4b14      	ldr	r3, [pc, #80]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8005ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ffe:	08db      	lsrs	r3, r3, #3
 8006000:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006008:	429a      	cmp	r2, r3
 800600a:	d01a      	beq.n	8006042 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800600c:	4b0f      	ldr	r3, [pc, #60]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 800600e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006010:	4a0e      	ldr	r2, [pc, #56]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8006012:	f023 0310 	bic.w	r3, r3, #16
 8006016:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006018:	f7fe f904 	bl	8004224 <HAL_GetTick>
 800601c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800601e:	bf00      	nop
 8006020:	f7fe f900 	bl	8004224 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	4293      	cmp	r3, r2
 800602a:	d0f9      	beq.n	8006020 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006030:	4a06      	ldr	r2, [pc, #24]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8006032:	00db      	lsls	r3, r3, #3
 8006034:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8006036:	4b05      	ldr	r3, [pc, #20]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 8006038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603a:	4a04      	ldr	r2, [pc, #16]	@ (800604c <HAL_RCC_OscConfig+0x86c>)
 800603c:	f043 0310 	orr.w	r3, r3, #16
 8006040:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3720      	adds	r7, #32
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	44020c00 	.word	0x44020c00

08006050 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d101      	bne.n	8006064 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e19e      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006064:	4b83      	ldr	r3, [pc, #524]	@ (8006274 <HAL_RCC_ClockConfig+0x224>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 030f 	and.w	r3, r3, #15
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	429a      	cmp	r2, r3
 8006070:	d910      	bls.n	8006094 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006072:	4b80      	ldr	r3, [pc, #512]	@ (8006274 <HAL_RCC_ClockConfig+0x224>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f023 020f 	bic.w	r2, r3, #15
 800607a:	497e      	ldr	r1, [pc, #504]	@ (8006274 <HAL_RCC_ClockConfig+0x224>)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	4313      	orrs	r3, r2
 8006080:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006082:	4b7c      	ldr	r3, [pc, #496]	@ (8006274 <HAL_RCC_ClockConfig+0x224>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 030f 	and.w	r3, r3, #15
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	429a      	cmp	r2, r3
 800608e:	d001      	beq.n	8006094 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e186      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0310 	and.w	r3, r3, #16
 800609c:	2b00      	cmp	r3, #0
 800609e:	d012      	beq.n	80060c6 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	695a      	ldr	r2, [r3, #20]
 80060a4:	4b74      	ldr	r3, [pc, #464]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	0a1b      	lsrs	r3, r3, #8
 80060aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d909      	bls.n	80060c6 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80060b2:	4b71      	ldr	r3, [pc, #452]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	021b      	lsls	r3, r3, #8
 80060c0:	496d      	ldr	r1, [pc, #436]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0308 	and.w	r3, r3, #8
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d012      	beq.n	80060f8 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691a      	ldr	r2, [r3, #16]
 80060d6:	4b68      	ldr	r3, [pc, #416]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	091b      	lsrs	r3, r3, #4
 80060dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d909      	bls.n	80060f8 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80060e4:	4b64      	ldr	r3, [pc, #400]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	011b      	lsls	r3, r3, #4
 80060f2:	4961      	ldr	r1, [pc, #388]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80060f4:	4313      	orrs	r3, r2
 80060f6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0304 	and.w	r3, r3, #4
 8006100:	2b00      	cmp	r3, #0
 8006102:	d010      	beq.n	8006126 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68da      	ldr	r2, [r3, #12]
 8006108:	4b5b      	ldr	r3, [pc, #364]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 800610a:	6a1b      	ldr	r3, [r3, #32]
 800610c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006110:	429a      	cmp	r2, r3
 8006112:	d908      	bls.n	8006126 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8006114:	4b58      	ldr	r3, [pc, #352]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 8006116:	6a1b      	ldr	r3, [r3, #32]
 8006118:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	4955      	ldr	r1, [pc, #340]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 8006122:	4313      	orrs	r3, r2
 8006124:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d010      	beq.n	8006154 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	689a      	ldr	r2, [r3, #8]
 8006136:	4b50      	ldr	r3, [pc, #320]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	f003 030f 	and.w	r3, r3, #15
 800613e:	429a      	cmp	r2, r3
 8006140:	d908      	bls.n	8006154 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8006142:	4b4d      	ldr	r3, [pc, #308]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	f023 020f 	bic.w	r2, r3, #15
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	494a      	ldr	r1, [pc, #296]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 8006150:	4313      	orrs	r3, r2
 8006152:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	2b00      	cmp	r3, #0
 800615e:	f000 8093 	beq.w	8006288 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	2b03      	cmp	r3, #3
 8006168:	d107      	bne.n	800617a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800616a:	4b43      	ldr	r3, [pc, #268]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d121      	bne.n	80061ba <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	e113      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	2b02      	cmp	r3, #2
 8006180:	d107      	bne.n	8006192 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006182:	4b3d      	ldr	r3, [pc, #244]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d115      	bne.n	80061ba <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e107      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	2b01      	cmp	r3, #1
 8006198:	d107      	bne.n	80061aa <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800619a:	4b37      	ldr	r3, [pc, #220]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d109      	bne.n	80061ba <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e0fb      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061aa:	4b33      	ldr	r3, [pc, #204]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0302 	and.w	r3, r3, #2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e0f3      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80061ba:	4b2f      	ldr	r3, [pc, #188]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80061bc:	69db      	ldr	r3, [r3, #28]
 80061be:	f023 0203 	bic.w	r2, r3, #3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	492c      	ldr	r1, [pc, #176]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061cc:	f7fe f82a 	bl	8004224 <HAL_GetTick>
 80061d0:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2b03      	cmp	r3, #3
 80061d8:	d112      	bne.n	8006200 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061da:	e00a      	b.n	80061f2 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80061dc:	f7fe f822 	bl	8004224 <HAL_GetTick>
 80061e0:	4602      	mov	r2, r0
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d901      	bls.n	80061f2 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e0d7      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061f2:	4b21      	ldr	r3, [pc, #132]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	f003 0318 	and.w	r3, r3, #24
 80061fa:	2b18      	cmp	r3, #24
 80061fc:	d1ee      	bne.n	80061dc <HAL_RCC_ClockConfig+0x18c>
 80061fe:	e043      	b.n	8006288 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	2b02      	cmp	r3, #2
 8006206:	d112      	bne.n	800622e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006208:	e00a      	b.n	8006220 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800620a:	f7fe f80b 	bl	8004224 <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006218:	4293      	cmp	r3, r2
 800621a:	d901      	bls.n	8006220 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	e0c0      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006220:	4b15      	ldr	r3, [pc, #84]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 8006222:	69db      	ldr	r3, [r3, #28]
 8006224:	f003 0318 	and.w	r3, r3, #24
 8006228:	2b10      	cmp	r3, #16
 800622a:	d1ee      	bne.n	800620a <HAL_RCC_ClockConfig+0x1ba>
 800622c:	e02c      	b.n	8006288 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d122      	bne.n	800627c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8006236:	e00a      	b.n	800624e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006238:	f7fd fff4 	bl	8004224 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006246:	4293      	cmp	r3, r2
 8006248:	d901      	bls.n	800624e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	e0a9      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800624e:	4b0a      	ldr	r3, [pc, #40]	@ (8006278 <HAL_RCC_ClockConfig+0x228>)
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	f003 0318 	and.w	r3, r3, #24
 8006256:	2b08      	cmp	r3, #8
 8006258:	d1ee      	bne.n	8006238 <HAL_RCC_ClockConfig+0x1e8>
 800625a:	e015      	b.n	8006288 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800625c:	f7fd ffe2 	bl	8004224 <HAL_GetTick>
 8006260:	4602      	mov	r2, r0
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800626a:	4293      	cmp	r3, r2
 800626c:	d906      	bls.n	800627c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800626e:	2303      	movs	r3, #3
 8006270:	e097      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
 8006272:	bf00      	nop
 8006274:	40022000 	.word	0x40022000
 8006278:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800627c:	4b4b      	ldr	r3, [pc, #300]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 800627e:	69db      	ldr	r3, [r3, #28]
 8006280:	f003 0318 	and.w	r3, r3, #24
 8006284:	2b00      	cmp	r3, #0
 8006286:	d1e9      	bne.n	800625c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0302 	and.w	r3, r3, #2
 8006290:	2b00      	cmp	r3, #0
 8006292:	d010      	beq.n	80062b6 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	4b44      	ldr	r3, [pc, #272]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	f003 030f 	and.w	r3, r3, #15
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d208      	bcs.n	80062b6 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80062a4:	4b41      	ldr	r3, [pc, #260]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	f023 020f 	bic.w	r2, r3, #15
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	493e      	ldr	r1, [pc, #248]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062b6:	4b3e      	ldr	r3, [pc, #248]	@ (80063b0 <HAL_RCC_ClockConfig+0x360>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 030f 	and.w	r3, r3, #15
 80062be:	683a      	ldr	r2, [r7, #0]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d210      	bcs.n	80062e6 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062c4:	4b3a      	ldr	r3, [pc, #232]	@ (80063b0 <HAL_RCC_ClockConfig+0x360>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f023 020f 	bic.w	r2, r3, #15
 80062cc:	4938      	ldr	r1, [pc, #224]	@ (80063b0 <HAL_RCC_ClockConfig+0x360>)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062d4:	4b36      	ldr	r3, [pc, #216]	@ (80063b0 <HAL_RCC_ClockConfig+0x360>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 030f 	and.w	r3, r3, #15
 80062dc:	683a      	ldr	r2, [r7, #0]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d001      	beq.n	80062e6 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e05d      	b.n	80063a2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0304 	and.w	r3, r3, #4
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d010      	beq.n	8006314 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	4b2d      	ldr	r3, [pc, #180]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062fe:	429a      	cmp	r2, r3
 8006300:	d208      	bcs.n	8006314 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8006302:	4b2a      	ldr	r3, [pc, #168]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	4927      	ldr	r1, [pc, #156]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006310:	4313      	orrs	r3, r2
 8006312:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0308 	and.w	r3, r3, #8
 800631c:	2b00      	cmp	r3, #0
 800631e:	d012      	beq.n	8006346 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	691a      	ldr	r2, [r3, #16]
 8006324:	4b21      	ldr	r3, [pc, #132]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006326:	6a1b      	ldr	r3, [r3, #32]
 8006328:	091b      	lsrs	r3, r3, #4
 800632a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800632e:	429a      	cmp	r2, r3
 8006330:	d209      	bcs.n	8006346 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8006332:	4b1e      	ldr	r3, [pc, #120]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	011b      	lsls	r3, r3, #4
 8006340:	491a      	ldr	r1, [pc, #104]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006342:	4313      	orrs	r3, r2
 8006344:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 0310 	and.w	r3, r3, #16
 800634e:	2b00      	cmp	r3, #0
 8006350:	d012      	beq.n	8006378 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	695a      	ldr	r2, [r3, #20]
 8006356:	4b15      	ldr	r3, [pc, #84]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	0a1b      	lsrs	r3, r3, #8
 800635c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006360:	429a      	cmp	r2, r3
 8006362:	d209      	bcs.n	8006378 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8006364:	4b11      	ldr	r3, [pc, #68]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006366:	6a1b      	ldr	r3, [r3, #32]
 8006368:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	021b      	lsls	r3, r3, #8
 8006372:	490e      	ldr	r1, [pc, #56]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006374:	4313      	orrs	r3, r2
 8006376:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006378:	f000 f822 	bl	80063c0 <HAL_RCC_GetSysClockFreq>
 800637c:	4602      	mov	r2, r0
 800637e:	4b0b      	ldr	r3, [pc, #44]	@ (80063ac <HAL_RCC_ClockConfig+0x35c>)
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	f003 030f 	and.w	r3, r3, #15
 8006386:	490b      	ldr	r1, [pc, #44]	@ (80063b4 <HAL_RCC_ClockConfig+0x364>)
 8006388:	5ccb      	ldrb	r3, [r1, r3]
 800638a:	fa22 f303 	lsr.w	r3, r2, r3
 800638e:	4a0a      	ldr	r2, [pc, #40]	@ (80063b8 <HAL_RCC_ClockConfig+0x368>)
 8006390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006392:	4b0a      	ldr	r3, [pc, #40]	@ (80063bc <HAL_RCC_ClockConfig+0x36c>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f7fd feba 	bl	8004110 <HAL_InitTick>
 800639c:	4603      	mov	r3, r0
 800639e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80063a0:	7afb      	ldrb	r3, [r7, #11]
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	44020c00 	.word	0x44020c00
 80063b0:	40022000 	.word	0x40022000
 80063b4:	08013c18 	.word	0x08013c18
 80063b8:	20000000 	.word	0x20000000
 80063bc:	20000004 	.word	0x20000004

080063c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b089      	sub	sp, #36	@ 0x24
 80063c4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80063c6:	4b8c      	ldr	r3, [pc, #560]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80063c8:	69db      	ldr	r3, [r3, #28]
 80063ca:	f003 0318 	and.w	r3, r3, #24
 80063ce:	2b08      	cmp	r3, #8
 80063d0:	d102      	bne.n	80063d8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80063d2:	4b8a      	ldr	r3, [pc, #552]	@ (80065fc <HAL_RCC_GetSysClockFreq+0x23c>)
 80063d4:	61fb      	str	r3, [r7, #28]
 80063d6:	e107      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80063d8:	4b87      	ldr	r3, [pc, #540]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80063da:	69db      	ldr	r3, [r3, #28]
 80063dc:	f003 0318 	and.w	r3, r3, #24
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d112      	bne.n	800640a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80063e4:	4b84      	ldr	r3, [pc, #528]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 0320 	and.w	r3, r3, #32
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d009      	beq.n	8006404 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063f0:	4b81      	ldr	r3, [pc, #516]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	08db      	lsrs	r3, r3, #3
 80063f6:	f003 0303 	and.w	r3, r3, #3
 80063fa:	4a81      	ldr	r2, [pc, #516]	@ (8006600 <HAL_RCC_GetSysClockFreq+0x240>)
 80063fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006400:	61fb      	str	r3, [r7, #28]
 8006402:	e0f1      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8006404:	4b7e      	ldr	r3, [pc, #504]	@ (8006600 <HAL_RCC_GetSysClockFreq+0x240>)
 8006406:	61fb      	str	r3, [r7, #28]
 8006408:	e0ee      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800640a:	4b7b      	ldr	r3, [pc, #492]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	f003 0318 	and.w	r3, r3, #24
 8006412:	2b10      	cmp	r3, #16
 8006414:	d102      	bne.n	800641c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006416:	4b7b      	ldr	r3, [pc, #492]	@ (8006604 <HAL_RCC_GetSysClockFreq+0x244>)
 8006418:	61fb      	str	r3, [r7, #28]
 800641a:	e0e5      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800641c:	4b76      	ldr	r3, [pc, #472]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800641e:	69db      	ldr	r3, [r3, #28]
 8006420:	f003 0318 	and.w	r3, r3, #24
 8006424:	2b18      	cmp	r3, #24
 8006426:	f040 80dd 	bne.w	80065e4 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800642a:	4b73      	ldr	r3, [pc, #460]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800642c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800642e:	f003 0303 	and.w	r3, r3, #3
 8006432:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006434:	4b70      	ldr	r3, [pc, #448]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 8006436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006438:	0a1b      	lsrs	r3, r3, #8
 800643a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800643e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006440:	4b6d      	ldr	r3, [pc, #436]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 8006442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006444:	091b      	lsrs	r3, r3, #4
 8006446:	f003 0301 	and.w	r3, r3, #1
 800644a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800644c:	4b6a      	ldr	r3, [pc, #424]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800644e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8006450:	08db      	lsrs	r3, r3, #3
 8006452:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	fb02 f303 	mul.w	r3, r2, r3
 800645c:	ee07 3a90 	vmov	s15, r3
 8006460:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006464:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	2b00      	cmp	r3, #0
 800646c:	f000 80b7 	beq.w	80065de <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	2b01      	cmp	r3, #1
 8006474:	d003      	beq.n	800647e <HAL_RCC_GetSysClockFreq+0xbe>
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b03      	cmp	r3, #3
 800647a:	d056      	beq.n	800652a <HAL_RCC_GetSysClockFreq+0x16a>
 800647c:	e077      	b.n	800656e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800647e:	4b5e      	ldr	r3, [pc, #376]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0320 	and.w	r3, r3, #32
 8006486:	2b00      	cmp	r3, #0
 8006488:	d02d      	beq.n	80064e6 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800648a:	4b5b      	ldr	r3, [pc, #364]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	08db      	lsrs	r3, r3, #3
 8006490:	f003 0303 	and.w	r3, r3, #3
 8006494:	4a5a      	ldr	r2, [pc, #360]	@ (8006600 <HAL_RCC_GetSysClockFreq+0x240>)
 8006496:	fa22 f303 	lsr.w	r3, r2, r3
 800649a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	ee07 3a90 	vmov	s15, r3
 80064ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064b4:	4b50      	ldr	r3, [pc, #320]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80064b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064bc:	ee07 3a90 	vmov	s15, r3
 80064c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80064c4:	ed97 6a02 	vldr	s12, [r7, #8]
 80064c8:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8006608 <HAL_RCC_GetSysClockFreq+0x248>
 80064cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80064d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064e0:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80064e4:	e065      	b.n	80065b2 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	ee07 3a90 	vmov	s15, r3
 80064ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064f0:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800660c <HAL_RCC_GetSysClockFreq+0x24c>
 80064f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064f8:	4b3f      	ldr	r3, [pc, #252]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80064fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006500:	ee07 3a90 	vmov	s15, r3
 8006504:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8006508:	ed97 6a02 	vldr	s12, [r7, #8]
 800650c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006608 <HAL_RCC_GetSysClockFreq+0x248>
 8006510:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006514:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8006518:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800651c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006524:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8006528:	e043      	b.n	80065b2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	ee07 3a90 	vmov	s15, r3
 8006530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006534:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8006610 <HAL_RCC_GetSysClockFreq+0x250>
 8006538:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800653c:	4b2e      	ldr	r3, [pc, #184]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 800653e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006540:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006544:	ee07 3a90 	vmov	s15, r3
 8006548:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800654c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006550:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8006608 <HAL_RCC_GetSysClockFreq+0x248>
 8006554:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006558:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800655c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006560:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006564:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006568:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800656c:	e021      	b.n	80065b2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	ee07 3a90 	vmov	s15, r3
 8006574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006578:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006614 <HAL_RCC_GetSysClockFreq+0x254>
 800657c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006580:	4b1d      	ldr	r3, [pc, #116]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 8006582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006588:	ee07 3a90 	vmov	s15, r3
 800658c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006590:	ed97 6a02 	vldr	s12, [r7, #8]
 8006594:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8006608 <HAL_RCC_GetSysClockFreq+0x248>
 8006598:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800659c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80065a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ac:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80065b0:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80065b2:	4b11      	ldr	r3, [pc, #68]	@ (80065f8 <HAL_RCC_GetSysClockFreq+0x238>)
 80065b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065b6:	0a5b      	lsrs	r3, r3, #9
 80065b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065bc:	3301      	adds	r3, #1
 80065be:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	ee07 3a90 	vmov	s15, r3
 80065c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80065ca:	edd7 6a06 	vldr	s13, [r7, #24]
 80065ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065d6:	ee17 3a90 	vmov	r3, s15
 80065da:	61fb      	str	r3, [r7, #28]
 80065dc:	e004      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80065de:	2300      	movs	r3, #0
 80065e0:	61fb      	str	r3, [r7, #28]
 80065e2:	e001      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80065e4:	4b06      	ldr	r3, [pc, #24]	@ (8006600 <HAL_RCC_GetSysClockFreq+0x240>)
 80065e6:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80065e8:	69fb      	ldr	r3, [r7, #28]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3724      	adds	r7, #36	@ 0x24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	44020c00 	.word	0x44020c00
 80065fc:	003d0900 	.word	0x003d0900
 8006600:	03d09000 	.word	0x03d09000
 8006604:	007a1200 	.word	0x007a1200
 8006608:	46000000 	.word	0x46000000
 800660c:	4c742400 	.word	0x4c742400
 8006610:	4af42400 	.word	0x4af42400
 8006614:	4a742400 	.word	0x4a742400

08006618 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800661c:	f7ff fed0 	bl	80063c0 <HAL_RCC_GetSysClockFreq>
 8006620:	4602      	mov	r2, r0
 8006622:	4b08      	ldr	r3, [pc, #32]	@ (8006644 <HAL_RCC_GetHCLKFreq+0x2c>)
 8006624:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8006626:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800662a:	4907      	ldr	r1, [pc, #28]	@ (8006648 <HAL_RCC_GetHCLKFreq+0x30>)
 800662c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800662e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8006632:	fa22 f303 	lsr.w	r3, r2, r3
 8006636:	4a05      	ldr	r2, [pc, #20]	@ (800664c <HAL_RCC_GetHCLKFreq+0x34>)
 8006638:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800663a:	4b04      	ldr	r3, [pc, #16]	@ (800664c <HAL_RCC_GetHCLKFreq+0x34>)
 800663c:	681b      	ldr	r3, [r3, #0]
}
 800663e:	4618      	mov	r0, r3
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	44020c00 	.word	0x44020c00
 8006648:	08013c18 	.word	0x08013c18
 800664c:	20000000 	.word	0x20000000

08006650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8006654:	f7ff ffe0 	bl	8006618 <HAL_RCC_GetHCLKFreq>
 8006658:	4602      	mov	r2, r0
 800665a:	4b06      	ldr	r3, [pc, #24]	@ (8006674 <HAL_RCC_GetPCLK1Freq+0x24>)
 800665c:	6a1b      	ldr	r3, [r3, #32]
 800665e:	091b      	lsrs	r3, r3, #4
 8006660:	f003 0307 	and.w	r3, r3, #7
 8006664:	4904      	ldr	r1, [pc, #16]	@ (8006678 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006666:	5ccb      	ldrb	r3, [r1, r3]
 8006668:	f003 031f 	and.w	r3, r3, #31
 800666c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006670:	4618      	mov	r0, r3
 8006672:	bd80      	pop	{r7, pc}
 8006674:	44020c00 	.word	0x44020c00
 8006678:	08013c28 	.word	0x08013c28

0800667c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8006680:	f7ff ffca 	bl	8006618 <HAL_RCC_GetHCLKFreq>
 8006684:	4602      	mov	r2, r0
 8006686:	4b06      	ldr	r3, [pc, #24]	@ (80066a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006688:	6a1b      	ldr	r3, [r3, #32]
 800668a:	0a1b      	lsrs	r3, r3, #8
 800668c:	f003 0307 	and.w	r3, r3, #7
 8006690:	4904      	ldr	r1, [pc, #16]	@ (80066a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006692:	5ccb      	ldrb	r3, [r1, r3]
 8006694:	f003 031f 	and.w	r3, r3, #31
 8006698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800669c:	4618      	mov	r0, r3
 800669e:	bd80      	pop	{r7, pc}
 80066a0:	44020c00 	.word	0x44020c00
 80066a4:	08013c28 	.word	0x08013c28

080066a8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80066ac:	f7ff ffb4 	bl	8006618 <HAL_RCC_GetHCLKFreq>
 80066b0:	4602      	mov	r2, r0
 80066b2:	4b06      	ldr	r3, [pc, #24]	@ (80066cc <HAL_RCC_GetPCLK3Freq+0x24>)
 80066b4:	6a1b      	ldr	r3, [r3, #32]
 80066b6:	0b1b      	lsrs	r3, r3, #12
 80066b8:	f003 0307 	and.w	r3, r3, #7
 80066bc:	4904      	ldr	r1, [pc, #16]	@ (80066d0 <HAL_RCC_GetPCLK3Freq+0x28>)
 80066be:	5ccb      	ldrb	r3, [r1, r3]
 80066c0:	f003 031f 	and.w	r3, r3, #31
 80066c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	44020c00 	.word	0x44020c00
 80066d0:	08013c28 	.word	0x08013c28

080066d4 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80066d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066d8:	b0d8      	sub	sp, #352	@ 0x160
 80066da:	af00      	add	r7, sp, #0
 80066dc:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80066e0:	2300      	movs	r3, #0
 80066e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80066e6:	2300      	movs	r3, #0
 80066e8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80066ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80066f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f4:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80066f8:	2500      	movs	r5, #0
 80066fa:	ea54 0305 	orrs.w	r3, r4, r5
 80066fe:	d00b      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8006700:	4bcd      	ldr	r3, [pc, #820]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006702:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006706:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800670a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800670e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006710:	4ac9      	ldr	r2, [pc, #804]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006712:	430b      	orrs	r3, r1
 8006714:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006718:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800671c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006720:	f002 0801 	and.w	r8, r2, #1
 8006724:	f04f 0900 	mov.w	r9, #0
 8006728:	ea58 0309 	orrs.w	r3, r8, r9
 800672c:	d042      	beq.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800672e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006734:	2b05      	cmp	r3, #5
 8006736:	d823      	bhi.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8006738:	a201      	add	r2, pc, #4	@ (adr r2, 8006740 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800673a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800673e:	bf00      	nop
 8006740:	08006789 	.word	0x08006789
 8006744:	08006759 	.word	0x08006759
 8006748:	0800676d 	.word	0x0800676d
 800674c:	08006789 	.word	0x08006789
 8006750:	08006789 	.word	0x08006789
 8006754:	08006789 	.word	0x08006789
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006758:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800675c:	3308      	adds	r3, #8
 800675e:	4618      	mov	r0, r3
 8006760:	f004 fee0 	bl	800b524 <RCCEx_PLL2_Config>
 8006764:	4603      	mov	r3, r0
 8006766:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800676a:	e00e      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800676c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006770:	3330      	adds	r3, #48	@ 0x30
 8006772:	4618      	mov	r0, r3
 8006774:	f004 ff6e 	bl	800b654 <RCCEx_PLL3_Config>
 8006778:	4603      	mov	r3, r0
 800677a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800677e:	e004      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006786:	e000      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8006788:	bf00      	nop
    }

    if (ret == HAL_OK)
 800678a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10c      	bne.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8006792:	4ba9      	ldr	r3, [pc, #676]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006794:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006798:	f023 0107 	bic.w	r1, r3, #7
 800679c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067a2:	4aa5      	ldr	r2, [pc, #660]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80067a4:	430b      	orrs	r3, r1
 80067a6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80067aa:	e003      	b.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80067b0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067bc:	f002 0a02 	and.w	sl, r2, #2
 80067c0:	f04f 0b00 	mov.w	fp, #0
 80067c4:	ea5a 030b 	orrs.w	r3, sl, fp
 80067c8:	f000 8088 	beq.w	80068dc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80067cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067d2:	2b28      	cmp	r3, #40	@ 0x28
 80067d4:	d868      	bhi.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80067d6:	a201      	add	r2, pc, #4	@ (adr r2, 80067dc <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80067d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067dc:	080068b1 	.word	0x080068b1
 80067e0:	080068a9 	.word	0x080068a9
 80067e4:	080068a9 	.word	0x080068a9
 80067e8:	080068a9 	.word	0x080068a9
 80067ec:	080068a9 	.word	0x080068a9
 80067f0:	080068a9 	.word	0x080068a9
 80067f4:	080068a9 	.word	0x080068a9
 80067f8:	080068a9 	.word	0x080068a9
 80067fc:	08006881 	.word	0x08006881
 8006800:	080068a9 	.word	0x080068a9
 8006804:	080068a9 	.word	0x080068a9
 8006808:	080068a9 	.word	0x080068a9
 800680c:	080068a9 	.word	0x080068a9
 8006810:	080068a9 	.word	0x080068a9
 8006814:	080068a9 	.word	0x080068a9
 8006818:	080068a9 	.word	0x080068a9
 800681c:	08006895 	.word	0x08006895
 8006820:	080068a9 	.word	0x080068a9
 8006824:	080068a9 	.word	0x080068a9
 8006828:	080068a9 	.word	0x080068a9
 800682c:	080068a9 	.word	0x080068a9
 8006830:	080068a9 	.word	0x080068a9
 8006834:	080068a9 	.word	0x080068a9
 8006838:	080068a9 	.word	0x080068a9
 800683c:	080068b1 	.word	0x080068b1
 8006840:	080068a9 	.word	0x080068a9
 8006844:	080068a9 	.word	0x080068a9
 8006848:	080068a9 	.word	0x080068a9
 800684c:	080068a9 	.word	0x080068a9
 8006850:	080068a9 	.word	0x080068a9
 8006854:	080068a9 	.word	0x080068a9
 8006858:	080068a9 	.word	0x080068a9
 800685c:	080068b1 	.word	0x080068b1
 8006860:	080068a9 	.word	0x080068a9
 8006864:	080068a9 	.word	0x080068a9
 8006868:	080068a9 	.word	0x080068a9
 800686c:	080068a9 	.word	0x080068a9
 8006870:	080068a9 	.word	0x080068a9
 8006874:	080068a9 	.word	0x080068a9
 8006878:	080068a9 	.word	0x080068a9
 800687c:	080068b1 	.word	0x080068b1
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006880:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006884:	3308      	adds	r3, #8
 8006886:	4618      	mov	r0, r3
 8006888:	f004 fe4c 	bl	800b524 <RCCEx_PLL2_Config>
 800688c:	4603      	mov	r3, r0
 800688e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8006892:	e00e      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006894:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006898:	3330      	adds	r3, #48	@ 0x30
 800689a:	4618      	mov	r0, r3
 800689c:	f004 feda 	bl	800b654 <RCCEx_PLL3_Config>
 80068a0:	4603      	mov	r3, r0
 80068a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80068a6:	e004      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80068ae:	e000      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80068b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10c      	bne.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80068ba:	4b5f      	ldr	r3, [pc, #380]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80068bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80068c0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80068c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ca:	4a5b      	ldr	r2, [pc, #364]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80068cc:	430b      	orrs	r3, r1
 80068ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80068d2:	e003      	b.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068d4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068d8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80068dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e4:	f002 0304 	and.w	r3, r2, #4
 80068e8:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80068ec:	2300      	movs	r3, #0
 80068ee:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80068f2:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80068f6:	460b      	mov	r3, r1
 80068f8:	4313      	orrs	r3, r2
 80068fa:	d04e      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80068fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006900:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006902:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006906:	d02c      	beq.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8006908:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800690c:	d825      	bhi.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800690e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006912:	d028      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006918:	d81f      	bhi.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800691a:	2bc0      	cmp	r3, #192	@ 0xc0
 800691c:	d025      	beq.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x296>
 800691e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006920:	d81b      	bhi.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006922:	2b80      	cmp	r3, #128	@ 0x80
 8006924:	d00f      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8006926:	2b80      	cmp	r3, #128	@ 0x80
 8006928:	d817      	bhi.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800692a:	2b00      	cmp	r3, #0
 800692c:	d01f      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800692e:	2b40      	cmp	r3, #64	@ 0x40
 8006930:	d113      	bne.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006932:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006936:	3308      	adds	r3, #8
 8006938:	4618      	mov	r0, r3
 800693a:	f004 fdf3 	bl	800b524 <RCCEx_PLL2_Config>
 800693e:	4603      	mov	r3, r0
 8006940:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8006944:	e014      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006946:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800694a:	3330      	adds	r3, #48	@ 0x30
 800694c:	4618      	mov	r0, r3
 800694e:	f004 fe81 	bl	800b654 <RCCEx_PLL3_Config>
 8006952:	4603      	mov	r3, r0
 8006954:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8006958:	e00a      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006960:	e006      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006962:	bf00      	nop
 8006964:	e004      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006966:	bf00      	nop
 8006968:	e002      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800696a:	bf00      	nop
 800696c:	e000      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800696e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006970:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006974:	2b00      	cmp	r3, #0
 8006976:	d10c      	bne.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006978:	4b2f      	ldr	r3, [pc, #188]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800697a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800697e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006982:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006986:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006988:	4a2b      	ldr	r2, [pc, #172]	@ (8006a38 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800698a:	430b      	orrs	r3, r1
 800698c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006990:	e003      	b.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006992:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006996:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800699a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800699e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a2:	f002 0308 	and.w	r3, r2, #8
 80069a6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80069aa:	2300      	movs	r3, #0
 80069ac:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80069b0:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 80069b4:	460b      	mov	r3, r1
 80069b6:	4313      	orrs	r3, r2
 80069b8:	d056      	beq.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80069ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80069c0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80069c4:	d031      	beq.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x356>
 80069c6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80069ca:	d82a      	bhi.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80069cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069d0:	d02d      	beq.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80069d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069d6:	d824      	bhi.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80069d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80069dc:	d029      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80069de:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80069e2:	d81e      	bhi.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80069e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069e8:	d011      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80069ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069ee:	d818      	bhi.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d023      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x368>
 80069f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069f8:	d113      	bne.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069fe:	3308      	adds	r3, #8
 8006a00:	4618      	mov	r0, r3
 8006a02:	f004 fd8f 	bl	800b524 <RCCEx_PLL2_Config>
 8006a06:	4603      	mov	r3, r0
 8006a08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8006a0c:	e017      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a12:	3330      	adds	r3, #48	@ 0x30
 8006a14:	4618      	mov	r0, r3
 8006a16:	f004 fe1d 	bl	800b654 <RCCEx_PLL3_Config>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8006a20:	e00d      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a28:	e009      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006a2a:	bf00      	nop
 8006a2c:	e007      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006a2e:	bf00      	nop
 8006a30:	e005      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006a32:	bf00      	nop
 8006a34:	e003      	b.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8006a36:	bf00      	nop
 8006a38:	44020c00 	.word	0x44020c00
        break;
 8006a3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10c      	bne.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006a46:	4bbb      	ldr	r3, [pc, #748]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006a48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006a4c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006a50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a56:	4ab7      	ldr	r2, [pc, #732]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006a58:	430b      	orrs	r3, r1
 8006a5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006a5e:	e003      	b.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a60:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a64:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006a68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a70:	f002 0310 	and.w	r3, r2, #16
 8006a74:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8006a7e:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8006a82:	460b      	mov	r3, r1
 8006a84:	4313      	orrs	r3, r2
 8006a86:	d053      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8006a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a8e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006a92:	d031      	beq.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8006a94:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006a98:	d82a      	bhi.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006a9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a9e:	d02d      	beq.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006aa0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006aa4:	d824      	bhi.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006aa6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006aaa:	d029      	beq.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8006aac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ab0:	d81e      	bhi.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006ab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ab6:	d011      	beq.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006ab8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006abc:	d818      	bhi.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d020      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8006ac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ac6:	d113      	bne.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ac8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006acc:	3308      	adds	r3, #8
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f004 fd28 	bl	800b524 <RCCEx_PLL2_Config>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8006ada:	e014      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006adc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ae0:	3330      	adds	r3, #48	@ 0x30
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f004 fdb6 	bl	800b654 <RCCEx_PLL3_Config>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8006aee:	e00a      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006af6:	e006      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006af8:	bf00      	nop
 8006afa:	e004      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006afc:	bf00      	nop
 8006afe:	e002      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006b00:	bf00      	nop
 8006b02:	e000      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006b04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b06:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10c      	bne.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006b0e:	4b89      	ldr	r3, [pc, #548]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006b10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006b14:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006b18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b1e:	4a85      	ldr	r2, [pc, #532]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006b20:	430b      	orrs	r3, r1
 8006b22:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006b26:	e003      	b.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b28:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b2c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006b30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b38:	f002 0320 	and.w	r3, r2, #32
 8006b3c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006b40:	2300      	movs	r3, #0
 8006b42:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8006b46:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	d053      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8006b50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b56:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006b5a:	d031      	beq.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8006b5c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006b60:	d82a      	bhi.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006b62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b66:	d02d      	beq.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006b68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b6c:	d824      	bhi.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006b6e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006b72:	d029      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8006b74:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006b78:	d81e      	bhi.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006b7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b7e:	d011      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8006b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b84:	d818      	bhi.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d020      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8006b8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b8e:	d113      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b94:	3308      	adds	r3, #8
 8006b96:	4618      	mov	r0, r3
 8006b98:	f004 fcc4 	bl	800b524 <RCCEx_PLL2_Config>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8006ba2:	e014      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ba4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ba8:	3330      	adds	r3, #48	@ 0x30
 8006baa:	4618      	mov	r0, r3
 8006bac:	f004 fd52 	bl	800b654 <RCCEx_PLL3_Config>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8006bb6:	e00a      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006bbe:	e006      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006bc0:	bf00      	nop
 8006bc2:	e004      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006bc4:	bf00      	nop
 8006bc6:	e002      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006bc8:	bf00      	nop
 8006bca:	e000      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006bcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d10c      	bne.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8006bd6:	4b57      	ldr	r3, [pc, #348]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006bd8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006bdc:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8006be0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006be6:	4a53      	ldr	r2, [pc, #332]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006be8:	430b      	orrs	r3, r1
 8006bea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006bee:	e003      	b.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bf0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006bf4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006bf8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c00:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006c04:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006c08:	2300      	movs	r3, #0
 8006c0a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006c0e:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8006c12:	460b      	mov	r3, r1
 8006c14:	4313      	orrs	r3, r2
 8006c16:	d053      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8006c18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c1e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006c22:	d031      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8006c24:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006c28:	d82a      	bhi.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006c2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c2e:	d02d      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8006c30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c34:	d824      	bhi.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006c36:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006c3a:	d029      	beq.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006c3c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006c40:	d81e      	bhi.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006c42:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006c46:	d011      	beq.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x598>
 8006c48:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006c4c:	d818      	bhi.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d020      	beq.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006c52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c56:	d113      	bne.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c5c:	3308      	adds	r3, #8
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f004 fc60 	bl	800b524 <RCCEx_PLL2_Config>
 8006c64:	4603      	mov	r3, r0
 8006c66:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8006c6a:	e014      	b.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c70:	3330      	adds	r3, #48	@ 0x30
 8006c72:	4618      	mov	r0, r3
 8006c74:	f004 fcee 	bl	800b654 <RCCEx_PLL3_Config>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8006c7e:	e00a      	b.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006c86:	e006      	b.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006c88:	bf00      	nop
 8006c8a:	e004      	b.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006c8c:	bf00      	nop
 8006c8e:	e002      	b.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006c90:	bf00      	nop
 8006c92:	e000      	b.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006c94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c96:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d10c      	bne.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8006c9e:	4b25      	ldr	r3, [pc, #148]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006ca0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006ca4:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8006ca8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cae:	4a21      	ldr	r2, [pc, #132]	@ (8006d34 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8006cb0:	430b      	orrs	r3, r1
 8006cb2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006cb6:	e003      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cb8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006cbc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006cc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006ccc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8006cd6:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8006cda:	460b      	mov	r3, r1
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	d055      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8006ce0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ce4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ce6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006cea:	d033      	beq.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8006cec:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006cf0:	d82c      	bhi.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006cf2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006cf6:	d02f      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8006cf8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006cfc:	d826      	bhi.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006cfe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d02:	d02b      	beq.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8006d04:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006d08:	d820      	bhi.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006d0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d0e:	d013      	beq.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006d10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d14:	d81a      	bhi.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d022      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8006d1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d1e:	d115      	bne.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d24:	3308      	adds	r3, #8
 8006d26:	4618      	mov	r0, r3
 8006d28:	f004 fbfc 	bl	800b524 <RCCEx_PLL2_Config>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8006d32:	e016      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8006d34:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d3c:	3330      	adds	r3, #48	@ 0x30
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f004 fc88 	bl	800b654 <RCCEx_PLL3_Config>
 8006d44:	4603      	mov	r3, r0
 8006d46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8006d4a:	e00a      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006d52:	e006      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006d54:	bf00      	nop
 8006d56:	e004      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006d58:	bf00      	nop
 8006d5a:	e002      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006d5c:	bf00      	nop
 8006d5e:	e000      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8006d60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d62:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d10c      	bne.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8006d6a:	4bbb      	ldr	r3, [pc, #748]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006d6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006d70:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006d74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d7a:	4ab7      	ldr	r2, [pc, #732]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006d7c:	430b      	orrs	r3, r1
 8006d7e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006d82:	e003      	b.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d84:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006d88:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8006d8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d94:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006d98:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8006da2:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8006da6:	460b      	mov	r3, r1
 8006da8:	4313      	orrs	r3, r2
 8006daa:	d053      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8006dac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006db0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006db2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006db6:	d031      	beq.n	8006e1c <HAL_RCCEx_PeriphCLKConfig+0x748>
 8006db8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006dbc:	d82a      	bhi.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006dbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dc2:	d02d      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8006dc4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dc8:	d824      	bhi.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006dca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006dce:	d029      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8006dd0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006dd4:	d81e      	bhi.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006dd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006dda:	d011      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8006ddc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006de0:	d818      	bhi.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d020      	beq.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8006de6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dea:	d113      	bne.n	8006e14 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006dec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006df0:	3308      	adds	r3, #8
 8006df2:	4618      	mov	r0, r3
 8006df4:	f004 fb96 	bl	800b524 <RCCEx_PLL2_Config>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8006dfe:	e014      	b.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006e00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e04:	3330      	adds	r3, #48	@ 0x30
 8006e06:	4618      	mov	r0, r3
 8006e08:	f004 fc24 	bl	800b654 <RCCEx_PLL3_Config>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8006e12:	e00a      	b.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006e1a:	e006      	b.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006e1c:	bf00      	nop
 8006e1e:	e004      	b.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006e20:	bf00      	nop
 8006e22:	e002      	b.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006e24:	bf00      	nop
 8006e26:	e000      	b.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8006e28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d10c      	bne.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8006e32:	4b89      	ldr	r3, [pc, #548]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006e34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006e38:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006e3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e42:	4a85      	ldr	r2, [pc, #532]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006e44:	430b      	orrs	r3, r1
 8006e46:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006e4a:	e003      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e4c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006e50:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8006e54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006e60:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006e64:	2300      	movs	r3, #0
 8006e66:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006e6a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006e6e:	460b      	mov	r3, r1
 8006e70:	4313      	orrs	r3, r2
 8006e72:	d055      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8006e74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e7c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8006e80:	d031      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8006e82:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8006e86:	d82a      	bhi.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006e88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e8c:	d02d      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x816>
 8006e8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e92:	d824      	bhi.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006e94:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006e98:	d029      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8006e9a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8006e9e:	d81e      	bhi.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006ea0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ea4:	d011      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8006ea6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eaa:	d818      	bhi.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d020      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8006eb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006eb4:	d113      	bne.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006eb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006eba:	3308      	adds	r3, #8
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f004 fb31 	bl	800b524 <RCCEx_PLL2_Config>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8006ec8:	e014      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006eca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ece:	3330      	adds	r3, #48	@ 0x30
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f004 fbbf 	bl	800b654 <RCCEx_PLL3_Config>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8006edc:	e00a      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006ee4:	e006      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006ee6:	bf00      	nop
 8006ee8:	e004      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006eea:	bf00      	nop
 8006eec:	e002      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006eee:	bf00      	nop
 8006ef0:	e000      	b.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8006ef2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ef4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10d      	bne.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8006efc:	4b56      	ldr	r3, [pc, #344]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006efe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006f02:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8006f06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f0e:	4a52      	ldr	r2, [pc, #328]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006f10:	430b      	orrs	r3, r1
 8006f12:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006f16:	e003      	b.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f18:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006f1c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8006f20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f28:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006f2c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006f30:	2300      	movs	r3, #0
 8006f32:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006f36:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	d044      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8006f40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f48:	2b05      	cmp	r3, #5
 8006f4a:	d823      	bhi.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8006f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8006f54 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8006f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f52:	bf00      	nop
 8006f54:	08006f9d 	.word	0x08006f9d
 8006f58:	08006f6d 	.word	0x08006f6d
 8006f5c:	08006f81 	.word	0x08006f81
 8006f60:	08006f9d 	.word	0x08006f9d
 8006f64:	08006f9d 	.word	0x08006f9d
 8006f68:	08006f9d 	.word	0x08006f9d
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006f6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f70:	3308      	adds	r3, #8
 8006f72:	4618      	mov	r0, r3
 8006f74:	f004 fad6 	bl	800b524 <RCCEx_PLL2_Config>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8006f7e:	e00e      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006f80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006f84:	3330      	adds	r3, #48	@ 0x30
 8006f86:	4618      	mov	r0, r3
 8006f88:	f004 fb64 	bl	800b654 <RCCEx_PLL3_Config>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8006f92:	e004      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006f9a:	e000      	b.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8006f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f9e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10d      	bne.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8006fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006fa8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006fac:	f023 0107 	bic.w	r1, r3, #7
 8006fb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fb8:	4a27      	ldr	r2, [pc, #156]	@ (8007058 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8006fba:	430b      	orrs	r3, r1
 8006fbc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006fc0:	e003      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fc2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006fc6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8006fca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006fd6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006fda:	2300      	movs	r3, #0
 8006fdc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006fe0:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	d04f      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8006fea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff2:	2b50      	cmp	r3, #80	@ 0x50
 8006ff4:	d029      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8006ff6:	2b50      	cmp	r3, #80	@ 0x50
 8006ff8:	d823      	bhi.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006ffa:	2b40      	cmp	r3, #64	@ 0x40
 8006ffc:	d027      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8006ffe:	2b40      	cmp	r3, #64	@ 0x40
 8007000:	d81f      	bhi.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007002:	2b30      	cmp	r3, #48	@ 0x30
 8007004:	d025      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8007006:	2b30      	cmp	r3, #48	@ 0x30
 8007008:	d81b      	bhi.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800700a:	2b20      	cmp	r3, #32
 800700c:	d00f      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800700e:	2b20      	cmp	r3, #32
 8007010:	d817      	bhi.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007012:	2b00      	cmp	r3, #0
 8007014:	d022      	beq.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x988>
 8007016:	2b10      	cmp	r3, #16
 8007018:	d113      	bne.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800701a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800701e:	3308      	adds	r3, #8
 8007020:	4618      	mov	r0, r3
 8007022:	f004 fa7f 	bl	800b524 <RCCEx_PLL2_Config>
 8007026:	4603      	mov	r3, r0
 8007028:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800702c:	e017      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800702e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007032:	3330      	adds	r3, #48	@ 0x30
 8007034:	4618      	mov	r0, r3
 8007036:	f004 fb0d 	bl	800b654 <RCCEx_PLL3_Config>
 800703a:	4603      	mov	r3, r0
 800703c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8007040:	e00d      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007048:	e009      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800704a:	bf00      	nop
 800704c:	e007      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800704e:	bf00      	nop
 8007050:	e005      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007052:	bf00      	nop
 8007054:	e003      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8007056:	bf00      	nop
 8007058:	44020c00 	.word	0x44020c00
        break;
 800705c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800705e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10d      	bne.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8007066:	4baf      	ldr	r3, [pc, #700]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007068:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800706c:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8007070:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007078:	4aaa      	ldr	r2, [pc, #680]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800707a:	430b      	orrs	r3, r1
 800707c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007080:	e003      	b.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007082:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007086:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800708a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800708e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007092:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007096:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800709a:	2300      	movs	r3, #0
 800709c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80070a0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80070a4:	460b      	mov	r3, r1
 80070a6:	4313      	orrs	r3, r2
 80070a8:	d055      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80070aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070b2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80070b6:	d031      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xa48>
 80070b8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80070bc:	d82a      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80070be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070c2:	d02d      	beq.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80070c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070c8:	d824      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80070ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070ce:	d029      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80070d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070d4:	d81e      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80070d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070da:	d011      	beq.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 80070dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070e0:	d818      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d020      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 80070e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070ea:	d113      	bne.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80070ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80070f0:	3308      	adds	r3, #8
 80070f2:	4618      	mov	r0, r3
 80070f4:	f004 fa16 	bl	800b524 <RCCEx_PLL2_Config>
 80070f8:	4603      	mov	r3, r0
 80070fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80070fe:	e014      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007100:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007104:	3330      	adds	r3, #48	@ 0x30
 8007106:	4618      	mov	r0, r3
 8007108:	f004 faa4 	bl	800b654 <RCCEx_PLL3_Config>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8007112:	e00a      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800711a:	e006      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800711c:	bf00      	nop
 800711e:	e004      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007120:	bf00      	nop
 8007122:	e002      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007124:	bf00      	nop
 8007126:	e000      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800712a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10d      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8007132:	4b7c      	ldr	r3, [pc, #496]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007138:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800713c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007140:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007144:	4a77      	ldr	r2, [pc, #476]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007146:	430b      	orrs	r3, r1
 8007148:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800714c:	e003      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800714e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007152:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007156:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800715a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007162:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007166:	2300      	movs	r3, #0
 8007168:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800716c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007170:	460b      	mov	r3, r1
 8007172:	4313      	orrs	r3, r2
 8007174:	d03d      	beq.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8007176:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800717a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800717e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007182:	d01b      	beq.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8007184:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007188:	d814      	bhi.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800718a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800718e:	d017      	beq.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8007190:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007194:	d80e      	bhi.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8007196:	2b00      	cmp	r3, #0
 8007198:	d014      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800719a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800719e:	d109      	bne.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80071a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071a4:	3330      	adds	r3, #48	@ 0x30
 80071a6:	4618      	mov	r0, r3
 80071a8:	f004 fa54 	bl	800b654 <RCCEx_PLL3_Config>
 80071ac:	4603      	mov	r3, r0
 80071ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80071b2:	e008      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80071ba:	e004      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80071bc:	bf00      	nop
 80071be:	e002      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80071c0:	bf00      	nop
 80071c2:	e000      	b.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80071c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d10d      	bne.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80071ce:	4b55      	ldr	r3, [pc, #340]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80071d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80071d4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80071d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071e0:	4a50      	ldr	r2, [pc, #320]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80071e2:	430b      	orrs	r3, r1
 80071e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80071e8:	e003      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80071ee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80071f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80071f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fa:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80071fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007202:	2300      	movs	r3, #0
 8007204:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007208:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800720c:	460b      	mov	r3, r1
 800720e:	4313      	orrs	r3, r2
 8007210:	d03d      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8007212:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007216:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800721a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800721e:	d01b      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8007220:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007224:	d814      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8007226:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800722a:	d017      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0xb88>
 800722c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007230:	d80e      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8007232:	2b00      	cmp	r3, #0
 8007234:	d014      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8007236:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800723a:	d109      	bne.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800723c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007240:	3330      	adds	r3, #48	@ 0x30
 8007242:	4618      	mov	r0, r3
 8007244:	f004 fa06 	bl	800b654 <RCCEx_PLL3_Config>
 8007248:	4603      	mov	r3, r0
 800724a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800724e:	e008      	b.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007256:	e004      	b.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8007258:	bf00      	nop
 800725a:	e002      	b.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800725c:	bf00      	nop
 800725e:	e000      	b.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8007260:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007262:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10d      	bne.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800726a:	4b2e      	ldr	r3, [pc, #184]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800726c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007270:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8007274:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007278:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800727c:	4a29      	ldr	r2, [pc, #164]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800727e:	430b      	orrs	r3, r1
 8007280:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007284:	e003      	b.n	800728e <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007286:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800728a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800728e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007296:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800729a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800729e:	2300      	movs	r3, #0
 80072a0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80072a4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80072a8:	460b      	mov	r3, r1
 80072aa:	4313      	orrs	r3, r2
 80072ac:	d040      	beq.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80072ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80072b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80072ba:	d01b      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 80072bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80072c0:	d814      	bhi.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80072c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072c6:	d017      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80072c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072cc:	d80e      	bhi.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d014      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80072d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072d6:	d109      	bne.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80072d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80072dc:	3330      	adds	r3, #48	@ 0x30
 80072de:	4618      	mov	r0, r3
 80072e0:	f004 f9b8 	bl	800b654 <RCCEx_PLL3_Config>
 80072e4:	4603      	mov	r3, r0
 80072e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80072ea:	e008      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80072f2:	e004      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80072f4:	bf00      	nop
 80072f6:	e002      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80072f8:	bf00      	nop
 80072fa:	e000      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80072fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007302:	2b00      	cmp	r3, #0
 8007304:	d110      	bne.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8007306:	4b07      	ldr	r3, [pc, #28]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007308:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800730c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007310:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007314:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007318:	4a02      	ldr	r2, [pc, #8]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800731a:	430b      	orrs	r3, r1
 800731c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007320:	e006      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8007322:	bf00      	nop
 8007324:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007328:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800732c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007330:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007338:	2100      	movs	r1, #0
 800733a:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800733e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007342:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007346:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800734a:	460b      	mov	r3, r1
 800734c:	4313      	orrs	r3, r2
 800734e:	d03d      	beq.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8007350:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007354:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007358:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800735c:	d01b      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800735e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007362:	d814      	bhi.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8007364:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007368:	d017      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800736a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800736e:	d80e      	bhi.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8007370:	2b00      	cmp	r3, #0
 8007372:	d014      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8007374:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007378:	d109      	bne.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800737a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800737e:	3330      	adds	r3, #48	@ 0x30
 8007380:	4618      	mov	r0, r3
 8007382:	f004 f967 	bl	800b654 <RCCEx_PLL3_Config>
 8007386:	4603      	mov	r3, r0
 8007388:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 800738c:	e008      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007394:	e004      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8007396:	bf00      	nop
 8007398:	e002      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800739a:	bf00      	nop
 800739c:	e000      	b.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800739e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10d      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80073a8:	4bbe      	ldr	r3, [pc, #760]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80073aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80073ae:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80073b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073ba:	4aba      	ldr	r2, [pc, #744]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80073bc:	430b      	orrs	r3, r1
 80073be:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80073c2:	e003      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80073c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80073cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80073d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80073dc:	2300      	movs	r3, #0
 80073de:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80073e2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80073e6:	460b      	mov	r3, r1
 80073e8:	4313      	orrs	r3, r2
 80073ea:	d035      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80073ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80073f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80073f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073f8:	d015      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80073fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073fe:	d80e      	bhi.n	800741e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007400:	2b00      	cmp	r3, #0
 8007402:	d012      	beq.n	800742a <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8007404:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007408:	d109      	bne.n	800741e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800740a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800740e:	3330      	adds	r3, #48	@ 0x30
 8007410:	4618      	mov	r0, r3
 8007412:	f004 f91f 	bl	800b654 <RCCEx_PLL3_Config>
 8007416:	4603      	mov	r3, r0
 8007418:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 800741c:	e006      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007424:	e002      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8007426:	bf00      	nop
 8007428:	e000      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800742a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800742c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10d      	bne.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8007434:	4b9b      	ldr	r3, [pc, #620]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007436:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800743a:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800743e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007442:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007446:	4a97      	ldr	r2, [pc, #604]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007448:	430b      	orrs	r3, r1
 800744a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800744e:	e003      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007450:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007454:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007458:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800745c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007460:	2100      	movs	r1, #0
 8007462:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8007466:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800746a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800746e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007472:	460b      	mov	r3, r1
 8007474:	4313      	orrs	r3, r2
 8007476:	d00e      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8007478:	4b8a      	ldr	r3, [pc, #552]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800747a:	69db      	ldr	r3, [r3, #28]
 800747c:	4a89      	ldr	r2, [pc, #548]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800747e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007482:	61d3      	str	r3, [r2, #28]
 8007484:	4b87      	ldr	r3, [pc, #540]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007486:	69d9      	ldr	r1, [r3, #28]
 8007488:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800748c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8007490:	4a84      	ldr	r2, [pc, #528]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007492:	430b      	orrs	r3, r1
 8007494:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007496:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800749a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80074a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074a6:	2300      	movs	r3, #0
 80074a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80074ac:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80074b0:	460b      	mov	r3, r1
 80074b2:	4313      	orrs	r3, r2
 80074b4:	d055      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80074b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80074be:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80074c2:	d031      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80074c4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80074c8:	d82a      	bhi.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80074ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074ce:	d02d      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80074d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074d4:	d824      	bhi.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80074d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074da:	d029      	beq.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80074dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074e0:	d81e      	bhi.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80074e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074e6:	d011      	beq.n	800750c <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80074e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074ec:	d818      	bhi.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d020      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80074f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074f6:	d113      	bne.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80074f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80074fc:	3308      	adds	r3, #8
 80074fe:	4618      	mov	r0, r3
 8007500:	f004 f810 	bl	800b524 <RCCEx_PLL2_Config>
 8007504:	4603      	mov	r3, r0
 8007506:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800750a:	e014      	b.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800750c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007510:	3330      	adds	r3, #48	@ 0x30
 8007512:	4618      	mov	r0, r3
 8007514:	f004 f89e 	bl	800b654 <RCCEx_PLL3_Config>
 8007518:	4603      	mov	r3, r0
 800751a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800751e:	e00a      	b.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007526:	e006      	b.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007528:	bf00      	nop
 800752a:	e004      	b.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800752c:	bf00      	nop
 800752e:	e002      	b.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007530:	bf00      	nop
 8007532:	e000      	b.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8007534:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007536:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10d      	bne.n	800755a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800753e:	4b59      	ldr	r3, [pc, #356]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007540:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007544:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007548:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800754c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007550:	4a54      	ldr	r2, [pc, #336]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007552:	430b      	orrs	r3, r1
 8007554:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007558:	e003      	b.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800755a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800755e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007562:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800756e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007572:	2300      	movs	r3, #0
 8007574:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007578:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800757c:	460b      	mov	r3, r1
 800757e:	4313      	orrs	r3, r2
 8007580:	d055      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8007582:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007586:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800758a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800758e:	d031      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8007590:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007594:	d82a      	bhi.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8007596:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800759a:	d02d      	beq.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 800759c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075a0:	d824      	bhi.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80075a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80075a6:	d029      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80075a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80075ac:	d81e      	bhi.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80075ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075b2:	d011      	beq.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80075b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075b8:	d818      	bhi.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d020      	beq.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80075be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075c2:	d113      	bne.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80075c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075c8:	3308      	adds	r3, #8
 80075ca:	4618      	mov	r0, r3
 80075cc:	f003 ffaa 	bl	800b524 <RCCEx_PLL2_Config>
 80075d0:	4603      	mov	r3, r0
 80075d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80075d6:	e014      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80075d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80075dc:	3330      	adds	r3, #48	@ 0x30
 80075de:	4618      	mov	r0, r3
 80075e0:	f004 f838 	bl	800b654 <RCCEx_PLL3_Config>
 80075e4:	4603      	mov	r3, r0
 80075e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80075ea:	e00a      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80075f2:	e006      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80075f4:	bf00      	nop
 80075f6:	e004      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80075f8:	bf00      	nop
 80075fa:	e002      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80075fc:	bf00      	nop
 80075fe:	e000      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8007600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007602:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10d      	bne.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800760a:	4b26      	ldr	r3, [pc, #152]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800760c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007610:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007614:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007618:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800761c:	4a21      	ldr	r2, [pc, #132]	@ (80076a4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800761e:	430b      	orrs	r3, r1
 8007620:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007624:	e003      	b.n	800762e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007626:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800762a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800762e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007636:	2100      	movs	r1, #0
 8007638:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 800763c:	f003 0320 	and.w	r3, r3, #32
 8007640:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007644:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007648:	460b      	mov	r3, r1
 800764a:	4313      	orrs	r3, r2
 800764c:	d057      	beq.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800764e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007652:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007656:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800765a:	d033      	beq.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800765c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007660:	d82c      	bhi.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8007662:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007666:	d02f      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8007668:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800766c:	d826      	bhi.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800766e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007672:	d02b      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8007674:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007678:	d820      	bhi.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800767a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800767e:	d013      	beq.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007680:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007684:	d81a      	bhi.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8007686:	2b00      	cmp	r3, #0
 8007688:	d022      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800768a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800768e:	d115      	bne.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007690:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007694:	3308      	adds	r3, #8
 8007696:	4618      	mov	r0, r3
 8007698:	f003 ff44 	bl	800b524 <RCCEx_PLL2_Config>
 800769c:	4603      	mov	r3, r0
 800769e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80076a2:	e016      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80076a4:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80076a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076ac:	3330      	adds	r3, #48	@ 0x30
 80076ae:	4618      	mov	r0, r3
 80076b0:	f003 ffd0 	bl	800b654 <RCCEx_PLL3_Config>
 80076b4:	4603      	mov	r3, r0
 80076b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80076ba:	e00a      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80076c2:	e006      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80076c4:	bf00      	nop
 80076c6:	e004      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80076c8:	bf00      	nop
 80076ca:	e002      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80076cc:	bf00      	nop
 80076ce:	e000      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80076d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d10d      	bne.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80076da:	4bbb      	ldr	r3, [pc, #748]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80076dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80076e0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80076e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80076e8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80076ec:	4ab6      	ldr	r2, [pc, #728]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80076ee:	430b      	orrs	r3, r1
 80076f0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80076f4:	e003      	b.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80076fa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80076fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007706:	2100      	movs	r1, #0
 8007708:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800770c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007710:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007714:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007718:	460b      	mov	r3, r1
 800771a:	4313      	orrs	r3, r2
 800771c:	d055      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800771e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007722:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007726:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800772a:	d031      	beq.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 800772c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8007730:	d82a      	bhi.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8007732:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007736:	d02d      	beq.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8007738:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800773c:	d824      	bhi.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800773e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007742:	d029      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8007744:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007748:	d81e      	bhi.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800774a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800774e:	d011      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8007750:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007754:	d818      	bhi.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8007756:	2b00      	cmp	r3, #0
 8007758:	d020      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800775a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800775e:	d113      	bne.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007760:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007764:	3308      	adds	r3, #8
 8007766:	4618      	mov	r0, r3
 8007768:	f003 fedc 	bl	800b524 <RCCEx_PLL2_Config>
 800776c:	4603      	mov	r3, r0
 800776e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8007772:	e014      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007774:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007778:	3330      	adds	r3, #48	@ 0x30
 800777a:	4618      	mov	r0, r3
 800777c:	f003 ff6a 	bl	800b654 <RCCEx_PLL3_Config>
 8007780:	4603      	mov	r3, r0
 8007782:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8007786:	e00a      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007788:	2301      	movs	r3, #1
 800778a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800778e:	e006      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8007790:	bf00      	nop
 8007792:	e004      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8007794:	bf00      	nop
 8007796:	e002      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8007798:	bf00      	nop
 800779a:	e000      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800779c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800779e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d10d      	bne.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80077a6:	4b88      	ldr	r3, [pc, #544]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80077a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80077ac:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80077b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80077b8:	4a83      	ldr	r2, [pc, #524]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80077ba:	430b      	orrs	r3, r1
 80077bc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80077c0:	e003      	b.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80077c6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80077ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	2100      	movs	r1, #0
 80077d4:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80077d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80077e0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80077e4:	460b      	mov	r3, r1
 80077e6:	4313      	orrs	r3, r2
 80077e8:	d055      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80077ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80077ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077f2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80077f6:	d031      	beq.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80077f8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80077fc:	d82a      	bhi.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80077fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007802:	d02d      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8007804:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007808:	d824      	bhi.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800780a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800780e:	d029      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8007810:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007814:	d81e      	bhi.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8007816:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800781a:	d011      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 800781c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007820:	d818      	bhi.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8007822:	2b00      	cmp	r3, #0
 8007824:	d020      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8007826:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800782a:	d113      	bne.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800782c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007830:	3308      	adds	r3, #8
 8007832:	4618      	mov	r0, r3
 8007834:	f003 fe76 	bl	800b524 <RCCEx_PLL2_Config>
 8007838:	4603      	mov	r3, r0
 800783a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800783e:	e014      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007840:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007844:	3330      	adds	r3, #48	@ 0x30
 8007846:	4618      	mov	r0, r3
 8007848:	f003 ff04 	bl	800b654 <RCCEx_PLL3_Config>
 800784c:	4603      	mov	r3, r0
 800784e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8007852:	e00a      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800785a:	e006      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800785c:	bf00      	nop
 800785e:	e004      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007860:	bf00      	nop
 8007862:	e002      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007864:	bf00      	nop
 8007866:	e000      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8007868:	bf00      	nop
    }

    if (ret == HAL_OK)
 800786a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800786e:	2b00      	cmp	r3, #0
 8007870:	d10d      	bne.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8007872:	4b55      	ldr	r3, [pc, #340]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007874:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007878:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800787c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007880:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007884:	4a50      	ldr	r2, [pc, #320]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007886:	430b      	orrs	r3, r1
 8007888:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800788c:	e003      	b.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800788e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007892:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8007896:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800789a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789e:	2100      	movs	r1, #0
 80078a0:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80078a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80078ac:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80078b0:	460b      	mov	r3, r1
 80078b2:	4313      	orrs	r3, r2
 80078b4:	d055      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80078b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078ba:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80078be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078c2:	d031      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80078c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078c8:	d82a      	bhi.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80078ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078ce:	d02d      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80078d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078d4:	d824      	bhi.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80078d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80078da:	d029      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80078dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80078e0:	d81e      	bhi.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80078e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078e6:	d011      	beq.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80078e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078ec:	d818      	bhi.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d020      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80078f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078f6:	d113      	bne.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80078f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80078fc:	3308      	adds	r3, #8
 80078fe:	4618      	mov	r0, r3
 8007900:	f003 fe10 	bl	800b524 <RCCEx_PLL2_Config>
 8007904:	4603      	mov	r3, r0
 8007906:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800790a:	e014      	b.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800790c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007910:	3330      	adds	r3, #48	@ 0x30
 8007912:	4618      	mov	r0, r3
 8007914:	f003 fe9e 	bl	800b654 <RCCEx_PLL3_Config>
 8007918:	4603      	mov	r3, r0
 800791a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800791e:	e00a      	b.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007926:	e006      	b.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007928:	bf00      	nop
 800792a:	e004      	b.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800792c:	bf00      	nop
 800792e:	e002      	b.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007930:	bf00      	nop
 8007932:	e000      	b.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8007934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007936:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10d      	bne.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800793e:	4b22      	ldr	r3, [pc, #136]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007940:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007944:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007948:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800794c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007950:	4a1d      	ldr	r2, [pc, #116]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8007952:	430b      	orrs	r3, r1
 8007954:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007958:	e003      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800795a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800795e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007962:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800796e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007972:	2300      	movs	r3, #0
 8007974:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007978:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800797c:	460b      	mov	r3, r1
 800797e:	4313      	orrs	r3, r2
 8007980:	d055      	beq.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8007982:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007986:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800798a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800798e:	d035      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8007990:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007994:	d82e      	bhi.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8007996:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800799a:	d031      	beq.n	8007a00 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800799c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80079a0:	d828      	bhi.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80079a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079a6:	d01b      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80079a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079ac:	d822      	bhi.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80079b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079b6:	d009      	beq.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80079b8:	e01c      	b.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079ba:	4b03      	ldr	r3, [pc, #12]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80079bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079be:	4a02      	ldr	r2, [pc, #8]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80079c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079c4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80079c6:	e01c      	b.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80079c8:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80079cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079d0:	3308      	adds	r3, #8
 80079d2:	4618      	mov	r0, r3
 80079d4:	f003 fda6 	bl	800b524 <RCCEx_PLL2_Config>
 80079d8:	4603      	mov	r3, r0
 80079da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80079de:	e010      	b.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80079e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80079e4:	3330      	adds	r3, #48	@ 0x30
 80079e6:	4618      	mov	r0, r3
 80079e8:	f003 fe34 	bl	800b654 <RCCEx_PLL3_Config>
 80079ec:	4603      	mov	r3, r0
 80079ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80079f2:	e006      	b.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80079fa:	e002      	b.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80079fc:	bf00      	nop
 80079fe:	e000      	b.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8007a00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d10d      	bne.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8007a0a:	4bc3      	ldr	r3, [pc, #780]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007a0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a10:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007a14:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007a1c:	4abe      	ldr	r2, [pc, #760]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007a1e:	430b      	orrs	r3, r1
 8007a20:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007a24:	e003      	b.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007a2a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8007a2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a36:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007a3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a3e:	2300      	movs	r3, #0
 8007a40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a44:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007a48:	460b      	mov	r3, r1
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	d051      	beq.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8007a4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a52:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007a56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007a5a:	d033      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8007a5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007a60:	d82c      	bhi.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007a62:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007a66:	d02d      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8007a68:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007a6c:	d826      	bhi.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007a6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a72:	d019      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8007a74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a78:	d820      	bhi.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d003      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8007a7e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007a82:	d007      	beq.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8007a84:	e01a      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a86:	4ba4      	ldr	r3, [pc, #656]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8a:	4aa3      	ldr	r2, [pc, #652]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007a8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a90:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007a92:	e018      	b.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007a94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007a98:	3308      	adds	r3, #8
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f003 fd42 	bl	800b524 <RCCEx_PLL2_Config>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007aa6:	e00e      	b.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007aa8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007aac:	3330      	adds	r3, #48	@ 0x30
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f003 fdd0 	bl	800b654 <RCCEx_PLL3_Config>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007aba:	e004      	b.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007ac2:	e000      	b.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8007ac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ac6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d10d      	bne.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8007ace:	4b92      	ldr	r3, [pc, #584]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007ad0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ad4:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8007ad8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007adc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007ae0:	4a8d      	ldr	r2, [pc, #564]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007ae2:	430b      	orrs	r3, r1
 8007ae4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007ae8:	e003      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007aee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8007af2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007afa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007afe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b00:	2300      	movs	r3, #0
 8007b02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007b04:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007b08:	460b      	mov	r3, r1
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	d032      	beq.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8007b0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b12:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007b16:	2b05      	cmp	r3, #5
 8007b18:	d80f      	bhi.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8007b1a:	2b03      	cmp	r3, #3
 8007b1c:	d211      	bcs.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d911      	bls.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d109      	bne.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b2a:	3308      	adds	r3, #8
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f003 fcf9 	bl	800b524 <RCCEx_PLL2_Config>
 8007b32:	4603      	mov	r3, r0
 8007b34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007b38:	e006      	b.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007b40:	e002      	b.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8007b42:	bf00      	nop
 8007b44:	e000      	b.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8007b46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b48:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d10d      	bne.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007b50:	4b71      	ldr	r3, [pc, #452]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007b52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007b56:	f023 0107 	bic.w	r1, r3, #7
 8007b5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007b62:	4a6d      	ldr	r2, [pc, #436]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007b64:	430b      	orrs	r3, r1
 8007b66:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007b6a:	e003      	b.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b6c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007b70:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8007b74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7c:	2100      	movs	r1, #0
 8007b7e:	6739      	str	r1, [r7, #112]	@ 0x70
 8007b80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b84:	677b      	str	r3, [r7, #116]	@ 0x74
 8007b86:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	d024      	beq.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8007b90:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007b94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d005      	beq.n	8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8007b9c:	2b08      	cmp	r3, #8
 8007b9e:	d005      	beq.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007ba6:	e002      	b.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8007ba8:	bf00      	nop
 8007baa:	e000      	b.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8007bac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10d      	bne.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8007bb6:	4b58      	ldr	r3, [pc, #352]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007bb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007bbc:	f023 0108 	bic.w	r1, r3, #8
 8007bc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007bc8:	4a53      	ldr	r2, [pc, #332]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007bca:	430b      	orrs	r3, r1
 8007bcc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007bd0:	e003      	b.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007bd6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007bda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be2:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007be6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007be8:	2300      	movs	r3, #0
 8007bea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007bec:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	f000 80b9 	beq.w	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8007bf8:	4b48      	ldr	r3, [pc, #288]	@ (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bfc:	4a47      	ldr	r2, [pc, #284]	@ (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007bfe:	f043 0301 	orr.w	r3, r3, #1
 8007c02:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007c04:	f7fc fb0e 	bl	8004224 <HAL_GetTick>
 8007c08:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007c0c:	e00b      	b.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c0e:	f7fc fb09 	bl	8004224 <HAL_GetTick>
 8007c12:	4602      	mov	r2, r0
 8007c14:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007c18:	1ad3      	subs	r3, r2, r3
 8007c1a:	2b02      	cmp	r3, #2
 8007c1c:	d903      	bls.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8007c1e:	2303      	movs	r3, #3
 8007c20:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007c24:	e005      	b.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007c26:	4b3d      	ldr	r3, [pc, #244]	@ (8007d1c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8007c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2a:	f003 0301 	and.w	r3, r3, #1
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d0ed      	beq.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8007c32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f040 8093 	bne.w	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007c3c:	4b36      	ldr	r3, [pc, #216]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c46:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007c4a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d023      	beq.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8007c52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007c56:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8007c5a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d01b      	beq.n	8007c9a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007c62:	4b2d      	ldr	r3, [pc, #180]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c6c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c70:	4b29      	ldr	r3, [pc, #164]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c76:	4a28      	ldr	r2, [pc, #160]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c80:	4b25      	ldr	r3, [pc, #148]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c86:	4a24      	ldr	r2, [pc, #144]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007c90:	4a21      	ldr	r2, [pc, #132]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007c92:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007c96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007c9a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007c9e:	f003 0301 	and.w	r3, r3, #1
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d019      	beq.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ca6:	f7fc fabd 	bl	8004224 <HAL_GetTick>
 8007caa:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cae:	e00d      	b.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cb0:	f7fc fab8 	bl	8004224 <HAL_GetTick>
 8007cb4:	4602      	mov	r2, r0
 8007cb6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007cba:	1ad2      	subs	r2, r2, r3
 8007cbc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d903      	bls.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8007cc4:	2303      	movs	r3, #3
 8007cc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8007cca:	e006      	b.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ccc:	4b12      	ldr	r3, [pc, #72]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007cce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d0ea      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8007cda:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d13a      	bne.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007ce2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ce6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007cea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cf2:	d115      	bne.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8007cf4:	4b08      	ldr	r3, [pc, #32]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007cf6:	69db      	ldr	r3, [r3, #28]
 8007cf8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007cfc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d00:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007d04:	091b      	lsrs	r3, r3, #4
 8007d06:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007d0a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007d0e:	4a02      	ldr	r2, [pc, #8]	@ (8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8007d10:	430b      	orrs	r3, r1
 8007d12:	61d3      	str	r3, [r2, #28]
 8007d14:	e00a      	b.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8007d16:	bf00      	nop
 8007d18:	44020c00 	.word	0x44020c00
 8007d1c:	44020800 	.word	0x44020800
 8007d20:	4b9f      	ldr	r3, [pc, #636]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007d22:	69db      	ldr	r3, [r3, #28]
 8007d24:	4a9e      	ldr	r2, [pc, #632]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007d26:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007d2a:	61d3      	str	r3, [r2, #28]
 8007d2c:	4b9c      	ldr	r3, [pc, #624]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007d2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d32:	4a9b      	ldr	r2, [pc, #620]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007d34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007d3c:	4b98      	ldr	r3, [pc, #608]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007d3e:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8007d42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d46:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8007d4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d4e:	4a94      	ldr	r2, [pc, #592]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007d50:	430b      	orrs	r3, r1
 8007d52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007d56:	e008      	b.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007d58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007d5c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8007d60:	e003      	b.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d62:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007d66:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007d6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d72:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8007d76:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d78:	2300      	movs	r3, #0
 8007d7a:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d7c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007d80:	460b      	mov	r3, r1
 8007d82:	4313      	orrs	r3, r2
 8007d84:	d035      	beq.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007d86:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007d8a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007d8e:	2b30      	cmp	r3, #48	@ 0x30
 8007d90:	d014      	beq.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8007d92:	2b30      	cmp	r3, #48	@ 0x30
 8007d94:	d80e      	bhi.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007d96:	2b20      	cmp	r3, #32
 8007d98:	d012      	beq.n	8007dc0 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8007d9a:	2b20      	cmp	r3, #32
 8007d9c:	d80a      	bhi.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d010      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8007da2:	2b10      	cmp	r3, #16
 8007da4:	d106      	bne.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007da6:	4b7e      	ldr	r3, [pc, #504]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007daa:	4a7d      	ldr	r2, [pc, #500]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007db0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8007db2:	e008      	b.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007dba:	e004      	b.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007dbc:	bf00      	nop
 8007dbe:	e002      	b.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007dc0:	bf00      	nop
 8007dc2:	e000      	b.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8007dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10d      	bne.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007dce:	4b74      	ldr	r3, [pc, #464]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007dd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007dd4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ddc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007de0:	4a6f      	ldr	r2, [pc, #444]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007de2:	430b      	orrs	r3, r1
 8007de4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007de8:	e003      	b.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007dee:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007df2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfa:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007dfe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e00:	2300      	movs	r3, #0
 8007e02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e04:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007e08:	460b      	mov	r3, r1
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	d033      	beq.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8007e0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e12:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d002      	beq.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8007e1a:	2b40      	cmp	r3, #64	@ 0x40
 8007e1c:	d007      	beq.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8007e1e:	e010      	b.n	8007e42 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e20:	4b5f      	ldr	r3, [pc, #380]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e24:	4a5e      	ldr	r2, [pc, #376]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e2a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8007e2c:	e00d      	b.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007e2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e32:	3308      	adds	r3, #8
 8007e34:	4618      	mov	r0, r3
 8007e36:	f003 fb75 	bl	800b524 <RCCEx_PLL2_Config>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8007e40:	e003      	b.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007e48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d10d      	bne.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8007e52:	4b53      	ldr	r3, [pc, #332]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007e54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e58:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8007e5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e60:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8007e64:	4a4e      	ldr	r2, [pc, #312]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007e66:	430b      	orrs	r3, r1
 8007e68:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007e6c:	e003      	b.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007e72:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007e76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007e82:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e84:	2300      	movs	r3, #0
 8007e86:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e88:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	d033      	beq.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8007e92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007e96:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d002      	beq.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8007e9e:	2b80      	cmp	r3, #128	@ 0x80
 8007ea0:	d007      	beq.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8007ea2:	e010      	b.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea8:	4a3d      	ldr	r2, [pc, #244]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007eae:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8007eb0:	e00d      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007eb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007eb6:	3308      	adds	r3, #8
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f003 fb33 	bl	800b524 <RCCEx_PLL2_Config>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8007ec4:	e003      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ece:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d10d      	bne.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8007ed6:	4b32      	ldr	r3, [pc, #200]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007ed8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007edc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8007ee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007ee4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007ee8:	4a2d      	ldr	r2, [pc, #180]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007eea:	430b      	orrs	r3, r1
 8007eec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007ef0:	e003      	b.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ef2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007ef6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8007efa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f02:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8007f06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f08:	2300      	movs	r3, #0
 8007f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f0c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007f10:	460b      	mov	r3, r1
 8007f12:	4313      	orrs	r3, r2
 8007f14:	d04a      	beq.n	8007fac <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8007f16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f1e:	2b04      	cmp	r3, #4
 8007f20:	d827      	bhi.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8007f22:	a201      	add	r2, pc, #4	@ (adr r2, 8007f28 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8007f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f28:	08007f3d 	.word	0x08007f3d
 8007f2c:	08007f4b 	.word	0x08007f4b
 8007f30:	08007f5f 	.word	0x08007f5f
 8007f34:	08007f7b 	.word	0x08007f7b
 8007f38:	08007f7b 	.word	0x08007f7b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f3c:	4b18      	ldr	r3, [pc, #96]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f40:	4a17      	ldr	r2, [pc, #92]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f46:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007f48:	e018      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007f4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f4e:	3308      	adds	r3, #8
 8007f50:	4618      	mov	r0, r3
 8007f52:	f003 fae7 	bl	800b524 <RCCEx_PLL2_Config>
 8007f56:	4603      	mov	r3, r0
 8007f58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007f5c:	e00e      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007f5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f62:	3330      	adds	r3, #48	@ 0x30
 8007f64:	4618      	mov	r0, r3
 8007f66:	f003 fb75 	bl	800b654 <RCCEx_PLL3_Config>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007f70:	e004      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8007f78:	e000      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8007f7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f7c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10f      	bne.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8007f84:	4b06      	ldr	r3, [pc, #24]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f8a:	f023 0107 	bic.w	r1, r3, #7
 8007f8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f96:	4a02      	ldr	r2, [pc, #8]	@ (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8007f98:	430b      	orrs	r3, r1
 8007f9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007f9e:	e005      	b.n	8007fac <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8007fa0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fa4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8007fa8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007fac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007fb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fba:	2300      	movs	r3, #0
 8007fbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fbe:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007fc2:	460b      	mov	r3, r1
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	f000 8081 	beq.w	80080cc <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8007fca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8007fce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007fd2:	2b20      	cmp	r3, #32
 8007fd4:	d85f      	bhi.n	8008096 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8007fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8007fdc <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8007fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fdc:	08008061 	.word	0x08008061
 8007fe0:	08008097 	.word	0x08008097
 8007fe4:	08008097 	.word	0x08008097
 8007fe8:	08008097 	.word	0x08008097
 8007fec:	08008097 	.word	0x08008097
 8007ff0:	08008097 	.word	0x08008097
 8007ff4:	08008097 	.word	0x08008097
 8007ff8:	08008097 	.word	0x08008097
 8007ffc:	0800806f 	.word	0x0800806f
 8008000:	08008097 	.word	0x08008097
 8008004:	08008097 	.word	0x08008097
 8008008:	08008097 	.word	0x08008097
 800800c:	08008097 	.word	0x08008097
 8008010:	08008097 	.word	0x08008097
 8008014:	08008097 	.word	0x08008097
 8008018:	08008097 	.word	0x08008097
 800801c:	08008083 	.word	0x08008083
 8008020:	08008097 	.word	0x08008097
 8008024:	08008097 	.word	0x08008097
 8008028:	08008097 	.word	0x08008097
 800802c:	08008097 	.word	0x08008097
 8008030:	08008097 	.word	0x08008097
 8008034:	08008097 	.word	0x08008097
 8008038:	08008097 	.word	0x08008097
 800803c:	0800809f 	.word	0x0800809f
 8008040:	08008097 	.word	0x08008097
 8008044:	08008097 	.word	0x08008097
 8008048:	08008097 	.word	0x08008097
 800804c:	08008097 	.word	0x08008097
 8008050:	08008097 	.word	0x08008097
 8008054:	08008097 	.word	0x08008097
 8008058:	08008097 	.word	0x08008097
 800805c:	0800809f 	.word	0x0800809f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008060:	4bab      	ldr	r3, [pc, #684]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008064:	4aaa      	ldr	r2, [pc, #680]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800806a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800806c:	e018      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800806e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008072:	3308      	adds	r3, #8
 8008074:	4618      	mov	r0, r3
 8008076:	f003 fa55 	bl	800b524 <RCCEx_PLL2_Config>
 800807a:	4603      	mov	r3, r0
 800807c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008080:	e00e      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008082:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008086:	3330      	adds	r3, #48	@ 0x30
 8008088:	4618      	mov	r0, r3
 800808a:	f003 fae3 	bl	800b654 <RCCEx_PLL3_Config>
 800808e:	4603      	mov	r3, r0
 8008090:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008094:	e004      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800809c:	e000      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 800809e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d10d      	bne.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80080a8:	4b99      	ldr	r3, [pc, #612]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80080aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80080ae:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80080b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80080ba:	4a95      	ldr	r2, [pc, #596]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80080bc:	430b      	orrs	r3, r1
 80080be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80080c2:	e003      	b.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80080c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80080cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80080d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080da:	2300      	movs	r3, #0
 80080dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080de:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80080e2:	460b      	mov	r3, r1
 80080e4:	4313      	orrs	r3, r2
 80080e6:	d04e      	beq.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80080e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80080ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080f4:	d02e      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 80080f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080fa:	d827      	bhi.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80080fc:	2bc0      	cmp	r3, #192	@ 0xc0
 80080fe:	d02b      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8008100:	2bc0      	cmp	r3, #192	@ 0xc0
 8008102:	d823      	bhi.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8008104:	2b80      	cmp	r3, #128	@ 0x80
 8008106:	d017      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8008108:	2b80      	cmp	r3, #128	@ 0x80
 800810a:	d81f      	bhi.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800810c:	2b00      	cmp	r3, #0
 800810e:	d002      	beq.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8008110:	2b40      	cmp	r3, #64	@ 0x40
 8008112:	d007      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8008114:	e01a      	b.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008116:	4b7e      	ldr	r3, [pc, #504]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811a:	4a7d      	ldr	r2, [pc, #500]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800811c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008120:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008122:	e01a      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008124:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008128:	3308      	adds	r3, #8
 800812a:	4618      	mov	r0, r3
 800812c:	f003 f9fa 	bl	800b524 <RCCEx_PLL2_Config>
 8008130:	4603      	mov	r3, r0
 8008132:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008136:	e010      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008138:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800813c:	3330      	adds	r3, #48	@ 0x30
 800813e:	4618      	mov	r0, r3
 8008140:	f003 fa88 	bl	800b654 <RCCEx_PLL3_Config>
 8008144:	4603      	mov	r3, r0
 8008146:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800814a:	e006      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008152:	e002      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8008154:	bf00      	nop
 8008156:	e000      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8008158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800815a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800815e:	2b00      	cmp	r3, #0
 8008160:	d10d      	bne.n	800817e <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008162:	4b6b      	ldr	r3, [pc, #428]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008164:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008168:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800816c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008170:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008174:	4a66      	ldr	r2, [pc, #408]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008176:	430b      	orrs	r3, r1
 8008178:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800817c:	e003      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800817e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008182:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8008186:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800818a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008192:	633b      	str	r3, [r7, #48]	@ 0x30
 8008194:	2300      	movs	r3, #0
 8008196:	637b      	str	r3, [r7, #52]	@ 0x34
 8008198:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800819c:	460b      	mov	r3, r1
 800819e:	4313      	orrs	r3, r2
 80081a0:	d055      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80081a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081a6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80081aa:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80081ae:	d031      	beq.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80081b0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80081b4:	d82a      	bhi.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80081b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081ba:	d02d      	beq.n	8008218 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 80081bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081c0:	d824      	bhi.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80081c2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80081c6:	d029      	beq.n	800821c <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 80081c8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80081cc:	d81e      	bhi.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80081ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081d2:	d011      	beq.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 80081d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081d8:	d818      	bhi.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d020      	beq.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 80081de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081e2:	d113      	bne.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80081e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081e8:	3308      	adds	r3, #8
 80081ea:	4618      	mov	r0, r3
 80081ec:	f003 f99a 	bl	800b524 <RCCEx_PLL2_Config>
 80081f0:	4603      	mov	r3, r0
 80081f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80081f6:	e014      	b.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80081f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80081fc:	3330      	adds	r3, #48	@ 0x30
 80081fe:	4618      	mov	r0, r3
 8008200:	f003 fa28 	bl	800b654 <RCCEx_PLL3_Config>
 8008204:	4603      	mov	r3, r0
 8008206:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800820a:	e00a      	b.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8008212:	e006      	b.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8008214:	bf00      	nop
 8008216:	e004      	b.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8008218:	bf00      	nop
 800821a:	e002      	b.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800821c:	bf00      	nop
 800821e:	e000      	b.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8008220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008222:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008226:	2b00      	cmp	r3, #0
 8008228:	d10d      	bne.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800822a:	4b39      	ldr	r3, [pc, #228]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800822c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008230:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8008234:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008238:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800823c:	4a34      	ldr	r2, [pc, #208]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800823e:	430b      	orrs	r3, r1
 8008240:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008244:	e003      	b.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008246:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800824a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800824e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008256:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800825a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800825c:	2300      	movs	r3, #0
 800825e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008260:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008264:	460b      	mov	r3, r1
 8008266:	4313      	orrs	r3, r2
 8008268:	d058      	beq.n	800831c <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800826a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800826e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008272:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008276:	d031      	beq.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8008278:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800827c:	d82a      	bhi.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800827e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008282:	d02d      	beq.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8008284:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008288:	d824      	bhi.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800828a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800828e:	d029      	beq.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8008290:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008294:	d81e      	bhi.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8008296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800829a:	d011      	beq.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 800829c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082a0:	d818      	bhi.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d020      	beq.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 80082a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082aa:	d113      	bne.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80082ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80082b0:	3308      	adds	r3, #8
 80082b2:	4618      	mov	r0, r3
 80082b4:	f003 f936 	bl	800b524 <RCCEx_PLL2_Config>
 80082b8:	4603      	mov	r3, r0
 80082ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80082be:	e014      	b.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80082c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80082c4:	3330      	adds	r3, #48	@ 0x30
 80082c6:	4618      	mov	r0, r3
 80082c8:	f003 f9c4 	bl	800b654 <RCCEx_PLL3_Config>
 80082cc:	4603      	mov	r3, r0
 80082ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80082d2:	e00a      	b.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80082da:	e006      	b.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80082dc:	bf00      	nop
 80082de:	e004      	b.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80082e0:	bf00      	nop
 80082e2:	e002      	b.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80082e4:	bf00      	nop
 80082e6:	e000      	b.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80082e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d110      	bne.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80082f2:	4b07      	ldr	r3, [pc, #28]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80082f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80082f8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80082fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008300:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008304:	4902      	ldr	r1, [pc, #8]	@ (8008310 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8008306:	4313      	orrs	r3, r2
 8008308:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800830c:	e006      	b.n	800831c <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800830e:	bf00      	nop
 8008310:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008314:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008318:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800831c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008324:	2100      	movs	r1, #0
 8008326:	6239      	str	r1, [r7, #32]
 8008328:	f003 0301 	and.w	r3, r3, #1
 800832c:	627b      	str	r3, [r7, #36]	@ 0x24
 800832e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008332:	460b      	mov	r3, r1
 8008334:	4313      	orrs	r3, r2
 8008336:	d055      	beq.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8008338:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800833c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008340:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008344:	d031      	beq.n	80083aa <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8008346:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800834a:	d82a      	bhi.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800834c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008350:	d02d      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8008352:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008356:	d824      	bhi.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8008358:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800835c:	d029      	beq.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800835e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008362:	d81e      	bhi.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8008364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008368:	d011      	beq.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 800836a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800836e:	d818      	bhi.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8008370:	2b00      	cmp	r3, #0
 8008372:	d020      	beq.n	80083b6 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8008374:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008378:	d113      	bne.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800837a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800837e:	3308      	adds	r3, #8
 8008380:	4618      	mov	r0, r3
 8008382:	f003 f8cf 	bl	800b524 <RCCEx_PLL2_Config>
 8008386:	4603      	mov	r3, r0
 8008388:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800838c:	e014      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800838e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008392:	3330      	adds	r3, #48	@ 0x30
 8008394:	4618      	mov	r0, r3
 8008396:	f003 f95d 	bl	800b654 <RCCEx_PLL3_Config>
 800839a:	4603      	mov	r3, r0
 800839c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80083a0:	e00a      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80083a8:	e006      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80083aa:	bf00      	nop
 80083ac:	e004      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80083ae:	bf00      	nop
 80083b0:	e002      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80083b2:	bf00      	nop
 80083b4:	e000      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80083b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083b8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10d      	bne.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80083c0:	4b88      	ldr	r3, [pc, #544]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80083c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80083c6:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80083ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80083ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80083d2:	4984      	ldr	r1, [pc, #528]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80083da:	e003      	b.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083dc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80083e0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80083e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80083e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ec:	2100      	movs	r1, #0
 80083ee:	61b9      	str	r1, [r7, #24]
 80083f0:	f003 0302 	and.w	r3, r3, #2
 80083f4:	61fb      	str	r3, [r7, #28]
 80083f6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80083fa:	460b      	mov	r3, r1
 80083fc:	4313      	orrs	r3, r2
 80083fe:	d03d      	beq.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8008400:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008404:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008408:	2b03      	cmp	r3, #3
 800840a:	d81c      	bhi.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 800840c:	a201      	add	r2, pc, #4	@ (adr r2, 8008414 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800840e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008412:	bf00      	nop
 8008414:	0800844f 	.word	0x0800844f
 8008418:	08008425 	.word	0x08008425
 800841c:	08008433 	.word	0x08008433
 8008420:	0800844f 	.word	0x0800844f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008424:	4b6f      	ldr	r3, [pc, #444]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008428:	4a6e      	ldr	r2, [pc, #440]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800842a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800842e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008430:	e00e      	b.n	8008450 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008432:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008436:	3308      	adds	r3, #8
 8008438:	4618      	mov	r0, r3
 800843a:	f003 f873 	bl	800b524 <RCCEx_PLL2_Config>
 800843e:	4603      	mov	r3, r0
 8008440:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8008444:	e004      	b.n	8008450 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800844c:	e000      	b.n	8008450 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800844e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008450:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008454:	2b00      	cmp	r3, #0
 8008456:	d10d      	bne.n	8008474 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008458:	4b62      	ldr	r3, [pc, #392]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800845a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800845e:	f023 0203 	bic.w	r2, r3, #3
 8008462:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008466:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800846a:	495e      	ldr	r1, [pc, #376]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800846c:	4313      	orrs	r3, r2
 800846e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008472:	e003      	b.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008474:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008478:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800847c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008484:	2100      	movs	r1, #0
 8008486:	6139      	str	r1, [r7, #16]
 8008488:	f003 0304 	and.w	r3, r3, #4
 800848c:	617b      	str	r3, [r7, #20]
 800848e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008492:	460b      	mov	r3, r1
 8008494:	4313      	orrs	r3, r2
 8008496:	d03a      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8008498:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800849c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80084a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084a4:	d00e      	beq.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80084a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084aa:	d815      	bhi.n	80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d017      	beq.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80084b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084b4:	d110      	bne.n	80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084b6:	4b4b      	ldr	r3, [pc, #300]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80084b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ba:	4a4a      	ldr	r2, [pc, #296]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80084bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084c0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80084c2:	e00e      	b.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80084c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80084c8:	3308      	adds	r3, #8
 80084ca:	4618      	mov	r0, r3
 80084cc:	f003 f82a 	bl	800b524 <RCCEx_PLL2_Config>
 80084d0:	4603      	mov	r3, r0
 80084d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80084d6:	e004      	b.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80084de:	e000      	b.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80084e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d10d      	bne.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80084ea:	4b3e      	ldr	r3, [pc, #248]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80084ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80084f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80084f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80084f8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80084fc:	4939      	ldr	r1, [pc, #228]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80084fe:	4313      	orrs	r3, r2
 8008500:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8008504:	e003      	b.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008506:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800850a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800850e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008516:	2100      	movs	r1, #0
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	f003 0310 	and.w	r3, r3, #16
 800851e:	60fb      	str	r3, [r7, #12]
 8008520:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008524:	460b      	mov	r3, r1
 8008526:	4313      	orrs	r3, r2
 8008528:	d038      	beq.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800852a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800852e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8008532:	2b30      	cmp	r3, #48	@ 0x30
 8008534:	d01b      	beq.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8008536:	2b30      	cmp	r3, #48	@ 0x30
 8008538:	d815      	bhi.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800853a:	2b10      	cmp	r3, #16
 800853c:	d002      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800853e:	2b20      	cmp	r3, #32
 8008540:	d007      	beq.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8008542:	e010      	b.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008544:	4b27      	ldr	r3, [pc, #156]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8008546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008548:	4a26      	ldr	r2, [pc, #152]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800854a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800854e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8008550:	e00e      	b.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008552:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008556:	3330      	adds	r3, #48	@ 0x30
 8008558:	4618      	mov	r0, r3
 800855a:	f003 f87b 	bl	800b654 <RCCEx_PLL3_Config>
 800855e:	4603      	mov	r3, r0
 8008560:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8008564:	e004      	b.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008566:	2301      	movs	r3, #1
 8008568:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800856c:	e000      	b.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800856e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008570:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10d      	bne.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8008578:	4b1a      	ldr	r3, [pc, #104]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800857a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800857e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008582:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008586:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800858a:	4916      	ldr	r1, [pc, #88]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800858c:	4313      	orrs	r3, r2
 800858e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008592:	e003      	b.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008594:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8008598:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800859c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80085a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a4:	2100      	movs	r1, #0
 80085a6:	6039      	str	r1, [r7, #0]
 80085a8:	f003 0308 	and.w	r3, r3, #8
 80085ac:	607b      	str	r3, [r7, #4]
 80085ae:	e9d7 1200 	ldrd	r1, r2, [r7]
 80085b2:	460b      	mov	r3, r1
 80085b4:	4313      	orrs	r3, r2
 80085b6:	d00c      	beq.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80085b8:	4b0a      	ldr	r3, [pc, #40]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80085ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80085c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80085c6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80085ca:	4906      	ldr	r1, [pc, #24]	@ (80085e4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80085cc:	4313      	orrs	r3, r2
 80085ce:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80085d2:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80085dc:	46bd      	mov	sp, r7
 80085de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80085e2:	bf00      	nop
 80085e4:	44020c00 	.word	0x44020c00

080085e8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b08b      	sub	sp, #44	@ 0x2c
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80085f0:	4bae      	ldr	r3, [pc, #696]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80085f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085f8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80085fa:	4bac      	ldr	r3, [pc, #688]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80085fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fe:	f003 0303 	and.w	r3, r3, #3
 8008602:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8008604:	4ba9      	ldr	r3, [pc, #676]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008608:	0a1b      	lsrs	r3, r3, #8
 800860a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800860e:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008610:	4ba6      	ldr	r3, [pc, #664]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008614:	091b      	lsrs	r3, r3, #4
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800861c:	4ba3      	ldr	r3, [pc, #652]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800861e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008620:	08db      	lsrs	r3, r3, #3
 8008622:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008626:	697a      	ldr	r2, [r7, #20]
 8008628:	fb02 f303 	mul.w	r3, r2, r3
 800862c:	ee07 3a90 	vmov	s15, r3
 8008630:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008634:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	2b00      	cmp	r3, #0
 800863c:	f000 8126 	beq.w	800888c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8008640:	69fb      	ldr	r3, [r7, #28]
 8008642:	2b03      	cmp	r3, #3
 8008644:	d053      	beq.n	80086ee <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	2b03      	cmp	r3, #3
 800864a:	d86f      	bhi.n	800872c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	2b01      	cmp	r3, #1
 8008650:	d003      	beq.n	800865a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	2b02      	cmp	r3, #2
 8008656:	d02b      	beq.n	80086b0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8008658:	e068      	b.n	800872c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800865a:	4b94      	ldr	r3, [pc, #592]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	08db      	lsrs	r3, r3, #3
 8008660:	f003 0303 	and.w	r3, r3, #3
 8008664:	4a92      	ldr	r2, [pc, #584]	@ (80088b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8008666:	fa22 f303 	lsr.w	r3, r2, r3
 800866a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	ee07 3a90 	vmov	s15, r3
 8008672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	ee07 3a90 	vmov	s15, r3
 800867c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008680:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008684:	6a3b      	ldr	r3, [r7, #32]
 8008686:	ee07 3a90 	vmov	s15, r3
 800868a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800868e:	ed97 6a04 	vldr	s12, [r7, #16]
 8008692:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80088b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800869a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800869e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086aa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80086ae:	e068      	b.n	8008782 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	ee07 3a90 	vmov	s15, r3
 80086b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ba:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80088b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80086be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086c2:	6a3b      	ldr	r3, [r7, #32]
 80086c4:	ee07 3a90 	vmov	s15, r3
 80086c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086cc:	ed97 6a04 	vldr	s12, [r7, #16]
 80086d0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80088b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80086d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086e8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80086ec:	e049      	b.n	8008782 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80086ee:	69bb      	ldr	r3, [r7, #24]
 80086f0:	ee07 3a90 	vmov	s15, r3
 80086f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086f8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80088bc <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80086fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	ee07 3a90 	vmov	s15, r3
 8008706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800870a:	ed97 6a04 	vldr	s12, [r7, #16]
 800870e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80088b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800871a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800871e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008726:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800872a:	e02a      	b.n	8008782 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800872c:	4b5f      	ldr	r3, [pc, #380]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	08db      	lsrs	r3, r3, #3
 8008732:	f003 0303 	and.w	r3, r3, #3
 8008736:	4a5e      	ldr	r2, [pc, #376]	@ (80088b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8008738:	fa22 f303 	lsr.w	r3, r2, r3
 800873c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	ee07 3a90 	vmov	s15, r3
 8008744:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	ee07 3a90 	vmov	s15, r3
 800874e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	ee07 3a90 	vmov	s15, r3
 800875c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008760:	ed97 6a04 	vldr	s12, [r7, #16]
 8008764:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80088b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8008768:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800876c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008770:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008774:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800877c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008780:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008782:	4b4a      	ldr	r3, [pc, #296]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800878a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800878e:	d121      	bne.n	80087d4 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8008790:	4b46      	ldr	r3, [pc, #280]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d017      	beq.n	80087cc <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800879c:	4b43      	ldr	r3, [pc, #268]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800879e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087a0:	0a5b      	lsrs	r3, r3, #9
 80087a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087a6:	ee07 3a90 	vmov	s15, r3
 80087aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80087ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087b2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80087b6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80087ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087c2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	601a      	str	r2, [r3, #0]
 80087ca:	e006      	b.n	80087da <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2200      	movs	r2, #0
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	e002      	b.n	80087da <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2200      	movs	r2, #0
 80087d8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087da:	4b34      	ldr	r3, [pc, #208]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087e6:	d121      	bne.n	800882c <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80087e8:	4b30      	ldr	r3, [pc, #192]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80087ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d017      	beq.n	8008824 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80087f4:	4b2d      	ldr	r3, [pc, #180]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80087f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087f8:	0c1b      	lsrs	r3, r3, #16
 80087fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087fe:	ee07 3a90 	vmov	s15, r3
 8008802:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8008806:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800880a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800880e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008812:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008816:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800881a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	605a      	str	r2, [r3, #4]
 8008822:	e006      	b.n	8008832 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	605a      	str	r2, [r3, #4]
 800882a:	e002      	b.n	8008832 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008832:	4b1e      	ldr	r3, [pc, #120]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800883a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800883e:	d121      	bne.n	8008884 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8008840:	4b1a      	ldr	r3, [pc, #104]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8008842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008844:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008848:	2b00      	cmp	r3, #0
 800884a:	d017      	beq.n	800887c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800884c:	4b17      	ldr	r3, [pc, #92]	@ (80088ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800884e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008850:	0e1b      	lsrs	r3, r3, #24
 8008852:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008856:	ee07 3a90 	vmov	s15, r3
 800885a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800885e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008862:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8008866:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800886a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800886e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008872:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800887a:	e010      	b.n	800889e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	609a      	str	r2, [r3, #8]
}
 8008882:	e00c      	b.n	800889e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	609a      	str	r2, [r3, #8]
}
 800888a:	e008      	b.n	800889e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	609a      	str	r2, [r3, #8]
}
 800889e:	bf00      	nop
 80088a0:	372c      	adds	r7, #44	@ 0x2c
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	44020c00 	.word	0x44020c00
 80088b0:	03d09000 	.word	0x03d09000
 80088b4:	46000000 	.word	0x46000000
 80088b8:	4a742400 	.word	0x4a742400
 80088bc:	4af42400 	.word	0x4af42400

080088c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b08b      	sub	sp, #44	@ 0x2c
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80088c8:	4bae      	ldr	r3, [pc, #696]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80088ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088d0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80088d2:	4bac      	ldr	r3, [pc, #688]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80088d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d6:	f003 0303 	and.w	r3, r3, #3
 80088da:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80088dc:	4ba9      	ldr	r3, [pc, #676]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80088de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e0:	0a1b      	lsrs	r3, r3, #8
 80088e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088e6:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80088e8:	4ba6      	ldr	r3, [pc, #664]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80088ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ec:	091b      	lsrs	r3, r3, #4
 80088ee:	f003 0301 	and.w	r3, r3, #1
 80088f2:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80088f4:	4ba3      	ldr	r3, [pc, #652]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80088f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088f8:	08db      	lsrs	r3, r3, #3
 80088fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80088fe:	697a      	ldr	r2, [r7, #20]
 8008900:	fb02 f303 	mul.w	r3, r2, r3
 8008904:	ee07 3a90 	vmov	s15, r3
 8008908:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800890c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	2b00      	cmp	r3, #0
 8008914:	f000 8126 	beq.w	8008b64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	2b03      	cmp	r3, #3
 800891c:	d053      	beq.n	80089c6 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	2b03      	cmp	r3, #3
 8008922:	d86f      	bhi.n	8008a04 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d003      	beq.n	8008932 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	2b02      	cmp	r3, #2
 800892e:	d02b      	beq.n	8008988 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8008930:	e068      	b.n	8008a04 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008932:	4b94      	ldr	r3, [pc, #592]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	08db      	lsrs	r3, r3, #3
 8008938:	f003 0303 	and.w	r3, r3, #3
 800893c:	4a92      	ldr	r2, [pc, #584]	@ (8008b88 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800893e:	fa22 f303 	lsr.w	r3, r2, r3
 8008942:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	ee07 3a90 	vmov	s15, r3
 800894a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	ee07 3a90 	vmov	s15, r3
 8008954:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008958:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800895c:	6a3b      	ldr	r3, [r7, #32]
 800895e:	ee07 3a90 	vmov	s15, r3
 8008962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008966:	ed97 6a04 	vldr	s12, [r7, #16]
 800896a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8008b8c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800896e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008976:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800897a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800897e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008982:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008986:	e068      	b.n	8008a5a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	ee07 3a90 	vmov	s15, r3
 800898e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008992:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008b90 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8008996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	ee07 3a90 	vmov	s15, r3
 80089a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089a4:	ed97 6a04 	vldr	s12, [r7, #16]
 80089a8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008b8c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80089ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80089c4:	e049      	b.n	8008a5a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	ee07 3a90 	vmov	s15, r3
 80089cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089d0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008b94 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80089d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089d8:	6a3b      	ldr	r3, [r7, #32]
 80089da:	ee07 3a90 	vmov	s15, r3
 80089de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089e2:	ed97 6a04 	vldr	s12, [r7, #16]
 80089e6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8008b8c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80089ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089fe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008a02:	e02a      	b.n	8008a5a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a04:	4b5f      	ldr	r3, [pc, #380]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	08db      	lsrs	r3, r3, #3
 8008a0a:	f003 0303 	and.w	r3, r3, #3
 8008a0e:	4a5e      	ldr	r2, [pc, #376]	@ (8008b88 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8008a10:	fa22 f303 	lsr.w	r3, r2, r3
 8008a14:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	ee07 3a90 	vmov	s15, r3
 8008a1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	ee07 3a90 	vmov	s15, r3
 8008a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a2e:	6a3b      	ldr	r3, [r7, #32]
 8008a30:	ee07 3a90 	vmov	s15, r3
 8008a34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a38:	ed97 6a04 	vldr	s12, [r7, #16]
 8008a3c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8008b8c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8008a40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a54:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008a58:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a5a:	4b4a      	ldr	r3, [pc, #296]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a66:	d121      	bne.n	8008aac <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8008a68:	4b46      	ldr	r3, [pc, #280]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d017      	beq.n	8008aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008a74:	4b43      	ldr	r3, [pc, #268]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a78:	0a5b      	lsrs	r3, r3, #9
 8008a7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a7e:	ee07 3a90 	vmov	s15, r3
 8008a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8008a86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a8a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008a8e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008a92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a9a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	e006      	b.n	8008ab2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	e002      	b.n	8008ab2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ab2:	4b34      	ldr	r3, [pc, #208]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008aba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008abe:	d121      	bne.n	8008b04 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8008ac0:	4b30      	ldr	r3, [pc, #192]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d017      	beq.n	8008afc <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008acc:	4b2d      	ldr	r3, [pc, #180]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ad0:	0c1b      	lsrs	r3, r3, #16
 8008ad2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ad6:	ee07 3a90 	vmov	s15, r3
 8008ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8008ade:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ae2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008ae6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008aea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008aee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008af2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	605a      	str	r2, [r3, #4]
 8008afa:	e006      	b.n	8008b0a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	605a      	str	r2, [r3, #4]
 8008b02:	e002      	b.n	8008b0a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b16:	d121      	bne.n	8008b5c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8008b18:	4b1a      	ldr	r3, [pc, #104]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d017      	beq.n	8008b54 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008b24:	4b17      	ldr	r3, [pc, #92]	@ (8008b84 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b28:	0e1b      	lsrs	r3, r3, #24
 8008b2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b2e:	ee07 3a90 	vmov	s15, r3
 8008b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8008b36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b3a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008b3e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008b42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b4a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008b52:	e010      	b.n	8008b76 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	609a      	str	r2, [r3, #8]
}
 8008b5a:	e00c      	b.n	8008b76 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	609a      	str	r2, [r3, #8]
}
 8008b62:	e008      	b.n	8008b76 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	609a      	str	r2, [r3, #8]
}
 8008b76:	bf00      	nop
 8008b78:	372c      	adds	r7, #44	@ 0x2c
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
 8008b82:	bf00      	nop
 8008b84:	44020c00 	.word	0x44020c00
 8008b88:	03d09000 	.word	0x03d09000
 8008b8c:	46000000 	.word	0x46000000
 8008b90:	4a742400 	.word	0x4a742400
 8008b94:	4af42400 	.word	0x4af42400

08008b98 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b08b      	sub	sp, #44	@ 0x2c
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8008ba0:	4bae      	ldr	r3, [pc, #696]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ba8:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8008baa:	4bac      	ldr	r3, [pc, #688]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bae:	f003 0303 	and.w	r3, r3, #3
 8008bb2:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8008bb4:	4ba9      	ldr	r3, [pc, #676]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bb8:	0a1b      	lsrs	r3, r3, #8
 8008bba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008bbe:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8008bc0:	4ba6      	ldr	r3, [pc, #664]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bc4:	091b      	lsrs	r3, r3, #4
 8008bc6:	f003 0301 	and.w	r3, r3, #1
 8008bca:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8008bcc:	4ba3      	ldr	r3, [pc, #652]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008bce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bd0:	08db      	lsrs	r3, r3, #3
 8008bd2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008bd6:	697a      	ldr	r2, [r7, #20]
 8008bd8:	fb02 f303 	mul.w	r3, r2, r3
 8008bdc:	ee07 3a90 	vmov	s15, r3
 8008be0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008be4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8008be8:	69bb      	ldr	r3, [r7, #24]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	f000 8126 	beq.w	8008e3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	2b03      	cmp	r3, #3
 8008bf4:	d053      	beq.n	8008c9e <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	2b03      	cmp	r3, #3
 8008bfa:	d86f      	bhi.n	8008cdc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d003      	beq.n	8008c0a <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d02b      	beq.n	8008c60 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8008c08:	e068      	b.n	8008cdc <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c0a:	4b94      	ldr	r3, [pc, #592]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	08db      	lsrs	r3, r3, #3
 8008c10:	f003 0303 	and.w	r3, r3, #3
 8008c14:	4a92      	ldr	r2, [pc, #584]	@ (8008e60 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8008c16:	fa22 f303 	lsr.w	r3, r2, r3
 8008c1a:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	ee07 3a90 	vmov	s15, r3
 8008c22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c26:	69bb      	ldr	r3, [r7, #24]
 8008c28:	ee07 3a90 	vmov	s15, r3
 8008c2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c34:	6a3b      	ldr	r3, [r7, #32]
 8008c36:	ee07 3a90 	vmov	s15, r3
 8008c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c3e:	ed97 6a04 	vldr	s12, [r7, #16]
 8008c42:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c5a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008c5e:	e068      	b.n	8008d32 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008c60:	69bb      	ldr	r3, [r7, #24]
 8008c62:	ee07 3a90 	vmov	s15, r3
 8008c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c6a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8008e68 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8008c6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c72:	6a3b      	ldr	r3, [r7, #32]
 8008c74:	ee07 3a90 	vmov	s15, r3
 8008c78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c7c:	ed97 6a04 	vldr	s12, [r7, #16]
 8008c80:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008c84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c98:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008c9c:	e049      	b.n	8008d32 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008c9e:	69bb      	ldr	r3, [r7, #24]
 8008ca0:	ee07 3a90 	vmov	s15, r3
 8008ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ca8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008e6c <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8008cac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	ee07 3a90 	vmov	s15, r3
 8008cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cba:	ed97 6a04 	vldr	s12, [r7, #16]
 8008cbe:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cd6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8008cda:	e02a      	b.n	8008d32 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008cdc:	4b5f      	ldr	r3, [pc, #380]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	08db      	lsrs	r3, r3, #3
 8008ce2:	f003 0303 	and.w	r3, r3, #3
 8008ce6:	4a5e      	ldr	r2, [pc, #376]	@ (8008e60 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8008ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cec:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	ee07 3a90 	vmov	s15, r3
 8008cf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	ee07 3a90 	vmov	s15, r3
 8008cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d06:	6a3b      	ldr	r3, [r7, #32]
 8008d08:	ee07 3a90 	vmov	s15, r3
 8008d0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d10:	ed97 6a04 	vldr	s12, [r7, #16]
 8008d14:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8008e64 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008d18:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d2c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008d30:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d32:	4b4a      	ldr	r3, [pc, #296]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d3e:	d121      	bne.n	8008d84 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8008d40:	4b46      	ldr	r3, [pc, #280]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d017      	beq.n	8008d7c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008d4c:	4b43      	ldr	r3, [pc, #268]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008d4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d50:	0a5b      	lsrs	r3, r3, #9
 8008d52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d56:	ee07 3a90 	vmov	s15, r3
 8008d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8008d5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d62:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008d66:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008d6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d72:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	601a      	str	r2, [r3, #0]
 8008d7a:	e006      	b.n	8008d8a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	601a      	str	r2, [r3, #0]
 8008d82:	e002      	b.n	8008d8a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d8a:	4b34      	ldr	r3, [pc, #208]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d96:	d121      	bne.n	8008ddc <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8008d98:	4b30      	ldr	r3, [pc, #192]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d017      	beq.n	8008dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008da4:	4b2d      	ldr	r3, [pc, #180]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008da8:	0c1b      	lsrs	r3, r3, #16
 8008daa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dae:	ee07 3a90 	vmov	s15, r3
 8008db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8008db6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008dba:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008dbe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008dc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008dc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dca:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	605a      	str	r2, [r3, #4]
 8008dd2:	e006      	b.n	8008de2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	605a      	str	r2, [r3, #4]
 8008dda:	e002      	b.n	8008de2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008de2:	4b1e      	ldr	r3, [pc, #120]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008dea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dee:	d121      	bne.n	8008e34 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8008df0:	4b1a      	ldr	r3, [pc, #104]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008df4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d017      	beq.n	8008e2c <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008dfc:	4b17      	ldr	r3, [pc, #92]	@ (8008e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e00:	0e1b      	lsrs	r3, r3, #24
 8008e02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e06:	ee07 3a90 	vmov	s15, r3
 8008e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8008e0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e12:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8008e16:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e22:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8008e2a:	e010      	b.n	8008e4e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	609a      	str	r2, [r3, #8]
}
 8008e32:	e00c      	b.n	8008e4e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2200      	movs	r2, #0
 8008e38:	609a      	str	r2, [r3, #8]
}
 8008e3a:	e008      	b.n	8008e4e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	609a      	str	r2, [r3, #8]
}
 8008e4e:	bf00      	nop
 8008e50:	372c      	adds	r7, #44	@ 0x2c
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr
 8008e5a:	bf00      	nop
 8008e5c:	44020c00 	.word	0x44020c00
 8008e60:	03d09000 	.word	0x03d09000
 8008e64:	46000000 	.word	0x46000000
 8008e68:	4a742400 	.word	0x4a742400
 8008e6c:	4af42400 	.word	0x4af42400

08008e70 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008e70:	b590      	push	{r4, r7, lr}
 8008e72:	b08f      	sub	sp, #60	@ 0x3c
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008e7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e7e:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8008e82:	4321      	orrs	r1, r4
 8008e84:	d150      	bne.n	8008f28 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008e86:	4b26      	ldr	r3, [pc, #152]	@ (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008e88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e90:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8008e92:	4b23      	ldr	r3, [pc, #140]	@ (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008e94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e98:	f003 0302 	and.w	r3, r3, #2
 8008e9c:	2b02      	cmp	r3, #2
 8008e9e:	d108      	bne.n	8008eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8008ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ea6:	d104      	bne.n	8008eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8008ea8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008eac:	637b      	str	r3, [r7, #52]	@ 0x34
 8008eae:	f002 bb2a 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8008eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008eb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008eb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ebc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ec0:	d108      	bne.n	8008ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8008ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ec8:	d104      	bne.n	8008ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8008eca:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ed0:	f002 bb19 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8008ed4:	4b12      	ldr	r3, [pc, #72]	@ (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008edc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ee0:	d119      	bne.n	8008f16 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8008ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008ee8:	d115      	bne.n	8008f16 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8008eea:	4b0d      	ldr	r3, [pc, #52]	@ (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008eec:	69db      	ldr	r3, [r3, #28]
 8008eee:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8008ef2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ef6:	d30a      	bcc.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8008ef8:	4b09      	ldr	r3, [pc, #36]	@ (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008efa:	69db      	ldr	r3, [r3, #28]
 8008efc:	0a1b      	lsrs	r3, r3, #8
 8008efe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f02:	4a08      	ldr	r2, [pc, #32]	@ (8008f24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f08:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8008f0a:	f002 bafc 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8008f12:	f002 baf8 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8008f16:	2300      	movs	r3, #0
 8008f18:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f1a:	f002 baf4 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f1e:	bf00      	nop
 8008f20:	44020c00 	.word	0x44020c00
 8008f24:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8008f28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f2c:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8008f30:	ea50 0104 	orrs.w	r1, r0, r4
 8008f34:	f001 8275 	beq.w	800a422 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8008f38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f3c:	2801      	cmp	r0, #1
 8008f3e:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8008f42:	f082 82dd 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008f46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f4a:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8008f4e:	ea50 0104 	orrs.w	r1, r0, r4
 8008f52:	f001 816c 	beq.w	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8008f56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f5a:	2801      	cmp	r0, #1
 8008f5c:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8008f60:	f082 82ce 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008f64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f68:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8008f6c:	ea50 0104 	orrs.w	r1, r0, r4
 8008f70:	f001 8602 	beq.w	800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8008f74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f78:	2801      	cmp	r0, #1
 8008f7a:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8008f7e:	f082 82bf 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008f82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f86:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8008f8a:	ea50 0104 	orrs.w	r1, r0, r4
 8008f8e:	f001 854c 	beq.w	800aa2a <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8008f92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f96:	2801      	cmp	r0, #1
 8008f98:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8008f9c:	f082 82b0 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008fa0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fa4:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8008fa8:	ea50 0104 	orrs.w	r1, r0, r4
 8008fac:	f001 849e 	beq.w	800a8ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8008fb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fb4:	2801      	cmp	r0, #1
 8008fb6:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8008fba:	f082 82a1 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008fbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fc2:	f1a1 0420 	sub.w	r4, r1, #32
 8008fc6:	ea50 0104 	orrs.w	r1, r0, r4
 8008fca:	f001 83e8 	beq.w	800a79e <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8008fce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fd2:	2801      	cmp	r0, #1
 8008fd4:	f171 0120 	sbcs.w	r1, r1, #32
 8008fd8:	f082 8292 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008fdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fe0:	f1a1 0410 	sub.w	r4, r1, #16
 8008fe4:	ea50 0104 	orrs.w	r1, r0, r4
 8008fe8:	f002 8256 	beq.w	800b498 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8008fec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ff0:	2801      	cmp	r0, #1
 8008ff2:	f171 0110 	sbcs.w	r1, r1, #16
 8008ff6:	f082 8283 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8008ffa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ffe:	f1a1 0408 	sub.w	r4, r1, #8
 8009002:	ea50 0104 	orrs.w	r1, r0, r4
 8009006:	f002 81cc 	beq.w	800b3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 800900a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800900e:	2801      	cmp	r0, #1
 8009010:	f171 0108 	sbcs.w	r1, r1, #8
 8009014:	f082 8274 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009018:	e9d7 0100 	ldrd	r0, r1, [r7]
 800901c:	1f0c      	subs	r4, r1, #4
 800901e:	ea50 0104 	orrs.w	r1, r0, r4
 8009022:	f001 8648 	beq.w	800acb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8009026:	e9d7 0100 	ldrd	r0, r1, [r7]
 800902a:	2801      	cmp	r0, #1
 800902c:	f171 0104 	sbcs.w	r1, r1, #4
 8009030:	f082 8266 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009034:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009038:	1e8c      	subs	r4, r1, #2
 800903a:	ea50 0104 	orrs.w	r1, r0, r4
 800903e:	f002 8143 	beq.w	800b2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8009042:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009046:	2801      	cmp	r0, #1
 8009048:	f171 0102 	sbcs.w	r1, r1, #2
 800904c:	f082 8258 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009050:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009054:	1e4c      	subs	r4, r1, #1
 8009056:	ea50 0104 	orrs.w	r1, r0, r4
 800905a:	f002 80ce 	beq.w	800b1fa <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 800905e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009062:	2801      	cmp	r0, #1
 8009064:	f171 0101 	sbcs.w	r1, r1, #1
 8009068:	f082 824a 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800906c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009070:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8009074:	4321      	orrs	r1, r4
 8009076:	f002 8059 	beq.w	800b12c <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 800907a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800907e:	4cd9      	ldr	r4, [pc, #868]	@ (80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8009080:	42a0      	cmp	r0, r4
 8009082:	f171 0100 	sbcs.w	r1, r1, #0
 8009086:	f082 823b 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800908a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800908e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8009092:	4321      	orrs	r1, r4
 8009094:	f001 87d9 	beq.w	800b04a <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8009098:	e9d7 0100 	ldrd	r0, r1, [r7]
 800909c:	4cd2      	ldr	r4, [pc, #840]	@ (80093e8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800909e:	42a0      	cmp	r0, r4
 80090a0:	f171 0100 	sbcs.w	r1, r1, #0
 80090a4:	f082 822c 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80090a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80090ac:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 80090b0:	4321      	orrs	r1, r4
 80090b2:	f001 8751 	beq.w	800af58 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 80090b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80090ba:	4ccc      	ldr	r4, [pc, #816]	@ (80093ec <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80090bc:	42a0      	cmp	r0, r4
 80090be:	f171 0100 	sbcs.w	r1, r1, #0
 80090c2:	f082 821d 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80090c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80090ca:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 80090ce:	4321      	orrs	r1, r4
 80090d0:	f001 869a 	beq.w	800ae08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 80090d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80090d8:	4cc5      	ldr	r4, [pc, #788]	@ (80093f0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80090da:	42a0      	cmp	r0, r4
 80090dc:	f171 0100 	sbcs.w	r1, r1, #0
 80090e0:	f082 820e 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80090e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80090e8:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 80090ec:	4321      	orrs	r1, r4
 80090ee:	f001 8612 	beq.w	800ad16 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 80090f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80090f6:	4cbf      	ldr	r4, [pc, #764]	@ (80093f4 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 80090f8:	42a0      	cmp	r0, r4
 80090fa:	f171 0100 	sbcs.w	r1, r1, #0
 80090fe:	f082 81ff 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009102:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009106:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800910a:	4321      	orrs	r1, r4
 800910c:	f002 817e 	beq.w	800b40c <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8009110:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009114:	4cb8      	ldr	r4, [pc, #736]	@ (80093f8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009116:	42a0      	cmp	r0, r4
 8009118:	f171 0100 	sbcs.w	r1, r1, #0
 800911c:	f082 81f0 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009120:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009124:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8009128:	4321      	orrs	r1, r4
 800912a:	f000 829e 	beq.w	800966a <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 800912e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009132:	4cb2      	ldr	r4, [pc, #712]	@ (80093fc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8009134:	42a0      	cmp	r0, r4
 8009136:	f171 0100 	sbcs.w	r1, r1, #0
 800913a:	f082 81e1 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800913e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009142:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8009146:	4321      	orrs	r1, r4
 8009148:	f000 826d 	beq.w	8009626 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800914c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009150:	4cab      	ldr	r4, [pc, #684]	@ (8009400 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009152:	42a0      	cmp	r0, r4
 8009154:	f171 0100 	sbcs.w	r1, r1, #0
 8009158:	f082 81d2 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800915c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009160:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8009164:	4321      	orrs	r1, r4
 8009166:	f001 800d 	beq.w	800a184 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 800916a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800916e:	4ca5      	ldr	r4, [pc, #660]	@ (8009404 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8009170:	42a0      	cmp	r0, r4
 8009172:	f171 0100 	sbcs.w	r1, r1, #0
 8009176:	f082 81c3 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800917a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800917e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8009182:	4321      	orrs	r1, r4
 8009184:	f000 81d0 	beq.w	8009528 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8009188:	e9d7 0100 	ldrd	r0, r1, [r7]
 800918c:	4c9e      	ldr	r4, [pc, #632]	@ (8009408 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800918e:	42a0      	cmp	r0, r4
 8009190:	f171 0100 	sbcs.w	r1, r1, #0
 8009194:	f082 81b4 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009198:	e9d7 0100 	ldrd	r0, r1, [r7]
 800919c:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 80091a0:	4321      	orrs	r1, r4
 80091a2:	f000 8142 	beq.w	800942a <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 80091a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091aa:	4c98      	ldr	r4, [pc, #608]	@ (800940c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80091ac:	42a0      	cmp	r0, r4
 80091ae:	f171 0100 	sbcs.w	r1, r1, #0
 80091b2:	f082 81a5 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80091b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091ba:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80091be:	4321      	orrs	r1, r4
 80091c0:	f001 824e 	beq.w	800a660 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 80091c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091c8:	4c91      	ldr	r4, [pc, #580]	@ (8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80091ca:	42a0      	cmp	r0, r4
 80091cc:	f171 0100 	sbcs.w	r1, r1, #0
 80091d0:	f082 8196 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80091d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091d8:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80091dc:	4321      	orrs	r1, r4
 80091de:	f001 8197 	beq.w	800a510 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 80091e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091e6:	4c8b      	ldr	r4, [pc, #556]	@ (8009414 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80091e8:	42a0      	cmp	r0, r4
 80091ea:	f171 0100 	sbcs.w	r1, r1, #0
 80091ee:	f082 8187 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80091f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80091f6:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80091fa:	4321      	orrs	r1, r4
 80091fc:	f001 8154 	beq.w	800a4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8009200:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009204:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8009208:	f171 0100 	sbcs.w	r1, r1, #0
 800920c:	f082 8178 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009210:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009214:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8009218:	4321      	orrs	r1, r4
 800921a:	f001 80b7 	beq.w	800a38c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 800921e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009222:	f248 0401 	movw	r4, #32769	@ 0x8001
 8009226:	42a0      	cmp	r0, r4
 8009228:	f171 0100 	sbcs.w	r1, r1, #0
 800922c:	f082 8168 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009230:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009234:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8009238:	4321      	orrs	r1, r4
 800923a:	f001 8064 	beq.w	800a306 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 800923e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009242:	f244 0401 	movw	r4, #16385	@ 0x4001
 8009246:	42a0      	cmp	r0, r4
 8009248:	f171 0100 	sbcs.w	r1, r1, #0
 800924c:	f082 8158 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009250:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009254:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8009258:	4321      	orrs	r1, r4
 800925a:	f001 8011 	beq.w	800a280 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800925e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009262:	f242 0401 	movw	r4, #8193	@ 0x2001
 8009266:	42a0      	cmp	r0, r4
 8009268:	f171 0100 	sbcs.w	r1, r1, #0
 800926c:	f082 8148 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009270:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009274:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8009278:	4321      	orrs	r1, r4
 800927a:	f000 871e 	beq.w	800a0ba <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800927e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009282:	f241 0401 	movw	r4, #4097	@ 0x1001
 8009286:	42a0      	cmp	r0, r4
 8009288:	f171 0100 	sbcs.w	r1, r1, #0
 800928c:	f082 8138 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009290:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009294:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8009298:	4321      	orrs	r1, r4
 800929a:	f000 86a8 	beq.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 800929e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092a2:	f640 0401 	movw	r4, #2049	@ 0x801
 80092a6:	42a0      	cmp	r0, r4
 80092a8:	f171 0100 	sbcs.w	r1, r1, #0
 80092ac:	f082 8128 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80092b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092b4:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 80092b8:	4321      	orrs	r1, r4
 80092ba:	f000 8632 	beq.w	8009f22 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 80092be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092c2:	f240 4401 	movw	r4, #1025	@ 0x401
 80092c6:	42a0      	cmp	r0, r4
 80092c8:	f171 0100 	sbcs.w	r1, r1, #0
 80092cc:	f082 8118 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80092d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092d4:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 80092d8:	4321      	orrs	r1, r4
 80092da:	f000 85b0 	beq.w	8009e3e <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 80092de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092e2:	f240 2401 	movw	r4, #513	@ 0x201
 80092e6:	42a0      	cmp	r0, r4
 80092e8:	f171 0100 	sbcs.w	r1, r1, #0
 80092ec:	f082 8108 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80092f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80092f4:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 80092f8:	4321      	orrs	r1, r4
 80092fa:	f000 8535 	beq.w	8009d68 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 80092fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009302:	f240 1401 	movw	r4, #257	@ 0x101
 8009306:	42a0      	cmp	r0, r4
 8009308:	f171 0100 	sbcs.w	r1, r1, #0
 800930c:	f082 80f8 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009310:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009314:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8009318:	4321      	orrs	r1, r4
 800931a:	f000 84ba 	beq.w	8009c92 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800931e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009322:	2881      	cmp	r0, #129	@ 0x81
 8009324:	f171 0100 	sbcs.w	r1, r1, #0
 8009328:	f082 80ea 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800932c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009330:	2821      	cmp	r0, #33	@ 0x21
 8009332:	f171 0100 	sbcs.w	r1, r1, #0
 8009336:	d26f      	bcs.n	8009418 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009338:	e9d7 0100 	ldrd	r0, r1, [r7]
 800933c:	4301      	orrs	r1, r0
 800933e:	f002 80df 	beq.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009342:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009346:	1e42      	subs	r2, r0, #1
 8009348:	f141 33ff 	adc.w	r3, r1, #4294967295
 800934c:	2a20      	cmp	r2, #32
 800934e:	f173 0100 	sbcs.w	r1, r3, #0
 8009352:	f082 80d5 	bcs.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8009356:	2a1f      	cmp	r2, #31
 8009358:	f202 80d2 	bhi.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800935c:	a101      	add	r1, pc, #4	@ (adr r1, 8009364 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800935e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009362:	bf00      	nop
 8009364:	080096c5 	.word	0x080096c5
 8009368:	08009791 	.word	0x08009791
 800936c:	0800b501 	.word	0x0800b501
 8009370:	08009851 	.word	0x08009851
 8009374:	0800b501 	.word	0x0800b501
 8009378:	0800b501 	.word	0x0800b501
 800937c:	0800b501 	.word	0x0800b501
 8009380:	08009921 	.word	0x08009921
 8009384:	0800b501 	.word	0x0800b501
 8009388:	0800b501 	.word	0x0800b501
 800938c:	0800b501 	.word	0x0800b501
 8009390:	0800b501 	.word	0x0800b501
 8009394:	0800b501 	.word	0x0800b501
 8009398:	0800b501 	.word	0x0800b501
 800939c:	0800b501 	.word	0x0800b501
 80093a0:	08009a03 	.word	0x08009a03
 80093a4:	0800b501 	.word	0x0800b501
 80093a8:	0800b501 	.word	0x0800b501
 80093ac:	0800b501 	.word	0x0800b501
 80093b0:	0800b501 	.word	0x0800b501
 80093b4:	0800b501 	.word	0x0800b501
 80093b8:	0800b501 	.word	0x0800b501
 80093bc:	0800b501 	.word	0x0800b501
 80093c0:	0800b501 	.word	0x0800b501
 80093c4:	0800b501 	.word	0x0800b501
 80093c8:	0800b501 	.word	0x0800b501
 80093cc:	0800b501 	.word	0x0800b501
 80093d0:	0800b501 	.word	0x0800b501
 80093d4:	0800b501 	.word	0x0800b501
 80093d8:	0800b501 	.word	0x0800b501
 80093dc:	0800b501 	.word	0x0800b501
 80093e0:	08009ad9 	.word	0x08009ad9
 80093e4:	80000001 	.word	0x80000001
 80093e8:	40000001 	.word	0x40000001
 80093ec:	20000001 	.word	0x20000001
 80093f0:	10000001 	.word	0x10000001
 80093f4:	08000001 	.word	0x08000001
 80093f8:	04000001 	.word	0x04000001
 80093fc:	00800001 	.word	0x00800001
 8009400:	00400001 	.word	0x00400001
 8009404:	00200001 	.word	0x00200001
 8009408:	00100001 	.word	0x00100001
 800940c:	00080001 	.word	0x00080001
 8009410:	00040001 	.word	0x00040001
 8009414:	00020001 	.word	0x00020001
 8009418:	e9d7 2300 	ldrd	r2, r3, [r7]
 800941c:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8009420:	430b      	orrs	r3, r1
 8009422:	f000 83c4 	beq.w	8009bae <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8009426:	f002 b86b 	b.w	800b500 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800942a:	4ba1      	ldr	r3, [pc, #644]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800942c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009430:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009434:	633b      	str	r3, [r7, #48]	@ 0x30
 8009436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009438:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800943c:	d036      	beq.n	80094ac <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800943e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009440:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009444:	d86b      	bhi.n	800951e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8009446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009448:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800944c:	d02b      	beq.n	80094a6 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800944e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009450:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009454:	d863      	bhi.n	800951e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8009456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009458:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800945c:	d01b      	beq.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800945e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009460:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009464:	d85b      	bhi.n	800951e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8009466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009468:	2b00      	cmp	r3, #0
 800946a:	d004      	beq.n	8009476 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 800946c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009472:	d008      	beq.n	8009486 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8009474:	e053      	b.n	800951e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>

        switch (srcclk)
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009476:	f107 0320 	add.w	r3, r7, #32
 800947a:	4618      	mov	r0, r3
 800947c:	f7ff f8b4 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009482:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009484:	e04e      	b.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009486:	f107 0314 	add.w	r3, r7, #20
 800948a:	4618      	mov	r0, r3
 800948c:	f7ff fa18 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009494:	e046      	b.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009496:	f107 0308 	add.w	r3, r7, #8
 800949a:	4618      	mov	r0, r3
 800949c:	f7ff fb7c 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094a4:	e03e      	b.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80094a6:	4b83      	ldr	r3, [pc, #524]	@ (80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80094a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094aa:	e03b      	b.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80094ac:	4b80      	ldr	r3, [pc, #512]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80094ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80094b2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80094b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80094b8:	4b7d      	ldr	r3, [pc, #500]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f003 0302 	and.w	r3, r3, #2
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d10c      	bne.n	80094de <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80094c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d109      	bne.n	80094de <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80094ca:	4b79      	ldr	r3, [pc, #484]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	08db      	lsrs	r3, r3, #3
 80094d0:	f003 0303 	and.w	r3, r3, #3
 80094d4:	4a78      	ldr	r2, [pc, #480]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80094d6:	fa22 f303 	lsr.w	r3, r2, r3
 80094da:	637b      	str	r3, [r7, #52]	@ 0x34
 80094dc:	e01e      	b.n	800951c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80094de:	4b74      	ldr	r3, [pc, #464]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094ea:	d106      	bne.n	80094fa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80094ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094f2:	d102      	bne.n	80094fa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80094f4:	4b71      	ldr	r3, [pc, #452]	@ (80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80094f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80094f8:	e010      	b.n	800951c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80094fa:	4b6d      	ldr	r3, [pc, #436]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009502:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009506:	d106      	bne.n	8009516 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8009508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800950a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800950e:	d102      	bne.n	8009516 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009510:	4b6b      	ldr	r3, [pc, #428]	@ (80096c0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8009512:	637b      	str	r3, [r7, #52]	@ 0x34
 8009514:	e002      	b.n	800951c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8009516:	2300      	movs	r3, #0
 8009518:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800951a:	e003      	b.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 800951c:	e002      	b.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 800951e:	2300      	movs	r3, #0
 8009520:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009522:	bf00      	nop
          }
        }
        break;
 8009524:	f001 bfef 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8009528:	4b61      	ldr	r3, [pc, #388]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800952a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800952e:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8009532:	633b      	str	r3, [r7, #48]	@ 0x30
 8009534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009536:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800953a:	d036      	beq.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 800953c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800953e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009542:	d86b      	bhi.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8009544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009546:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800954a:	d02b      	beq.n	80095a4 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800954c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009552:	d863      	bhi.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8009554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800955a:	d01b      	beq.n	8009594 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800955c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009562:	d85b      	bhi.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8009564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009566:	2b00      	cmp	r3, #0
 8009568:	d004      	beq.n	8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800956a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009570:	d008      	beq.n	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8009572:	e053      	b.n	800961c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>

        switch (srcclk)
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009574:	f107 0320 	add.w	r3, r7, #32
 8009578:	4618      	mov	r0, r3
 800957a:	f7ff f835 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800957e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009580:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009582:	e04e      	b.n	8009622 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009584:	f107 0314 	add.w	r3, r7, #20
 8009588:	4618      	mov	r0, r3
 800958a:	f7ff f999 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009592:	e046      	b.n	8009622 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009594:	f107 0308 	add.w	r3, r7, #8
 8009598:	4618      	mov	r0, r3
 800959a:	f7ff fafd 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80095a2:	e03e      	b.n	8009622 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80095a4:	4b43      	ldr	r3, [pc, #268]	@ (80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80095a6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80095a8:	e03b      	b.n	8009622 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80095aa:	4b41      	ldr	r3, [pc, #260]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80095ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80095b0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80095b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80095b6:	4b3e      	ldr	r3, [pc, #248]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f003 0302 	and.w	r3, r3, #2
 80095be:	2b02      	cmp	r3, #2
 80095c0:	d10c      	bne.n	80095dc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80095c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d109      	bne.n	80095dc <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80095c8:	4b39      	ldr	r3, [pc, #228]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	08db      	lsrs	r3, r3, #3
 80095ce:	f003 0303 	and.w	r3, r3, #3
 80095d2:	4a39      	ldr	r2, [pc, #228]	@ (80096b8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80095d4:	fa22 f303 	lsr.w	r3, r2, r3
 80095d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80095da:	e01e      	b.n	800961a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095dc:	4b34      	ldr	r3, [pc, #208]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80095e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095e8:	d106      	bne.n	80095f8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80095ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095f0:	d102      	bne.n	80095f8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80095f2:	4b32      	ldr	r3, [pc, #200]	@ (80096bc <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80095f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80095f6:	e010      	b.n	800961a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095f8:	4b2d      	ldr	r3, [pc, #180]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009600:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009604:	d106      	bne.n	8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8009606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009608:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800960c:	d102      	bne.n	8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800960e:	4b2c      	ldr	r3, [pc, #176]	@ (80096c0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8009610:	637b      	str	r3, [r7, #52]	@ 0x34
 8009612:	e002      	b.n	800961a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8009614:	2300      	movs	r3, #0
 8009616:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009618:	e003      	b.n	8009622 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 800961a:	e002      	b.n	8009622 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 800961c:	2300      	movs	r3, #0
 800961e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009620:	bf00      	nop
          }
        }
        break;
 8009622:	f001 bf70 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8009626:	4b22      	ldr	r3, [pc, #136]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8009628:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800962c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009630:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8009632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009634:	2b00      	cmp	r3, #0
 8009636:	d108      	bne.n	800964a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009638:	f107 0320 	add.w	r3, r7, #32
 800963c:	4618      	mov	r0, r3
 800963e:	f7fe ffd3 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009644:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009646:	f001 bf5e 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800964a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964c:	2b40      	cmp	r3, #64	@ 0x40
 800964e:	d108      	bne.n	8009662 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009650:	f107 0314 	add.w	r3, r7, #20
 8009654:	4618      	mov	r0, r3
 8009656:	f7ff f933 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800965a:	69fb      	ldr	r3, [r7, #28]
 800965c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800965e:	f001 bf52 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8009662:	2300      	movs	r3, #0
 8009664:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009666:	f001 bf4e 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800966a:	4b11      	ldr	r3, [pc, #68]	@ (80096b0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800966c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009674:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8009676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009678:	2b00      	cmp	r3, #0
 800967a:	d108      	bne.n	800968e <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800967c:	f107 0320 	add.w	r3, r7, #32
 8009680:	4618      	mov	r0, r3
 8009682:	f7fe ffb1 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009688:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800968a:	f001 bf3c 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800968e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009690:	2b80      	cmp	r3, #128	@ 0x80
 8009692:	d108      	bne.n	80096a6 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009694:	f107 0314 	add.w	r3, r7, #20
 8009698:	4618      	mov	r0, r3
 800969a:	f7ff f911 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800969e:	69fb      	ldr	r3, [r7, #28]
 80096a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80096a2:	f001 bf30 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80096a6:	2300      	movs	r3, #0
 80096a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80096aa:	f001 bf2c 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80096ae:	bf00      	nop
 80096b0:	44020c00 	.word	0x44020c00
 80096b4:	00bb8000 	.word	0x00bb8000
 80096b8:	03d09000 	.word	0x03d09000
 80096bc:	003d0900 	.word	0x003d0900
 80096c0:	007a1200 	.word	0x007a1200
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80096c4:	4b9d      	ldr	r3, [pc, #628]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80096c6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80096ca:	f003 0307 	and.w	r3, r3, #7
 80096ce:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80096d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d104      	bne.n	80096e0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80096d6:	f7fc ffd1 	bl	800667c <HAL_RCC_GetPCLK2Freq>
 80096da:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80096dc:	f001 bf13 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80096e0:	4b96      	ldr	r3, [pc, #600]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096ec:	d10a      	bne.n	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80096ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d107      	bne.n	8009704 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096f4:	f107 0314 	add.w	r3, r7, #20
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7ff f8e1 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80096fe:	69bb      	ldr	r3, [r7, #24]
 8009700:	637b      	str	r3, [r7, #52]	@ 0x34
 8009702:	e043      	b.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8009704:	4b8d      	ldr	r3, [pc, #564]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800970c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009710:	d10a      	bne.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8009712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009714:	2b02      	cmp	r3, #2
 8009716:	d107      	bne.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009718:	f107 0308 	add.w	r3, r7, #8
 800971c:	4618      	mov	r0, r3
 800971e:	f7ff fa3b 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	637b      	str	r3, [r7, #52]	@ 0x34
 8009726:	e031      	b.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8009728:	4b84      	ldr	r3, [pc, #528]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f003 0302 	and.w	r3, r3, #2
 8009730:	2b02      	cmp	r3, #2
 8009732:	d10c      	bne.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8009734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009736:	2b03      	cmp	r3, #3
 8009738:	d109      	bne.n	800974e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800973a:	4b80      	ldr	r3, [pc, #512]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	08db      	lsrs	r3, r3, #3
 8009740:	f003 0303 	and.w	r3, r3, #3
 8009744:	4a7e      	ldr	r2, [pc, #504]	@ (8009940 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8009746:	fa22 f303 	lsr.w	r3, r2, r3
 800974a:	637b      	str	r3, [r7, #52]	@ 0x34
 800974c:	e01e      	b.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800974e:	4b7b      	ldr	r3, [pc, #492]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009756:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800975a:	d105      	bne.n	8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800975c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800975e:	2b04      	cmp	r3, #4
 8009760:	d102      	bne.n	8009768 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8009762:	4b78      	ldr	r3, [pc, #480]	@ (8009944 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8009764:	637b      	str	r3, [r7, #52]	@ 0x34
 8009766:	e011      	b.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8009768:	4b74      	ldr	r3, [pc, #464]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800976a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800976e:	f003 0302 	and.w	r3, r3, #2
 8009772:	2b02      	cmp	r3, #2
 8009774:	d106      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8009776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009778:	2b05      	cmp	r3, #5
 800977a:	d103      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800977c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009780:	637b      	str	r3, [r7, #52]	@ 0x34
 8009782:	e003      	b.n	800978c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8009784:	2300      	movs	r3, #0
 8009786:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009788:	f001 bebd 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800978c:	f001 bebb 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8009790:	4b6a      	ldr	r3, [pc, #424]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009792:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009796:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800979a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800979c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d104      	bne.n	80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80097a2:	f7fc ff55 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 80097a6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80097a8:	f001 bead 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80097ac:	4b63      	ldr	r3, [pc, #396]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80097b8:	d10a      	bne.n	80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80097ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097bc:	2b08      	cmp	r3, #8
 80097be:	d107      	bne.n	80097d0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097c0:	f107 0314 	add.w	r3, r7, #20
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7ff f87b 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80097ce:	e03d      	b.n	800984c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80097d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d2:	2b10      	cmp	r3, #16
 80097d4:	d108      	bne.n	80097e8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80097d6:	f107 0308 	add.w	r3, r7, #8
 80097da:	4618      	mov	r0, r3
 80097dc:	f7ff f9dc 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097e4:	f001 be8f 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80097e8:	4b54      	ldr	r3, [pc, #336]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f003 0302 	and.w	r3, r3, #2
 80097f0:	2b02      	cmp	r3, #2
 80097f2:	d10c      	bne.n	800980e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80097f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f6:	2b18      	cmp	r3, #24
 80097f8:	d109      	bne.n	800980e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80097fa:	4b50      	ldr	r3, [pc, #320]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	08db      	lsrs	r3, r3, #3
 8009800:	f003 0303 	and.w	r3, r3, #3
 8009804:	4a4e      	ldr	r2, [pc, #312]	@ (8009940 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8009806:	fa22 f303 	lsr.w	r3, r2, r3
 800980a:	637b      	str	r3, [r7, #52]	@ 0x34
 800980c:	e01e      	b.n	800984c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800980e:	4b4b      	ldr	r3, [pc, #300]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800981a:	d105      	bne.n	8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800981c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800981e:	2b20      	cmp	r3, #32
 8009820:	d102      	bne.n	8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8009822:	4b48      	ldr	r3, [pc, #288]	@ (8009944 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8009824:	637b      	str	r3, [r7, #52]	@ 0x34
 8009826:	e011      	b.n	800984c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8009828:	4b44      	ldr	r3, [pc, #272]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800982a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800982e:	f003 0302 	and.w	r3, r3, #2
 8009832:	2b02      	cmp	r3, #2
 8009834:	d106      	bne.n	8009844 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8009836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009838:	2b28      	cmp	r3, #40	@ 0x28
 800983a:	d103      	bne.n	8009844 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 800983c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009840:	637b      	str	r3, [r7, #52]	@ 0x34
 8009842:	e003      	b.n	800984c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8009844:	2300      	movs	r3, #0
 8009846:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009848:	f001 be5d 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800984c:	f001 be5b 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8009850:	4b3a      	ldr	r3, [pc, #232]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009852:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009856:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800985a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800985c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800985e:	2b00      	cmp	r3, #0
 8009860:	d104      	bne.n	800986c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009862:	f7fc fef5 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009866:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8009868:	f001 be4d 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800986c:	4b33      	ldr	r3, [pc, #204]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009874:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009878:	d10a      	bne.n	8009890 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800987a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987c:	2b40      	cmp	r3, #64	@ 0x40
 800987e:	d107      	bne.n	8009890 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009880:	f107 0314 	add.w	r3, r7, #20
 8009884:	4618      	mov	r0, r3
 8009886:	f7ff f81b 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	637b      	str	r3, [r7, #52]	@ 0x34
 800988e:	e045      	b.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8009890:	4b2a      	ldr	r3, [pc, #168]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009898:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800989c:	d10a      	bne.n	80098b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800989e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a0:	2b80      	cmp	r3, #128	@ 0x80
 80098a2:	d107      	bne.n	80098b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098a4:	f107 0308 	add.w	r3, r7, #8
 80098a8:	4618      	mov	r0, r3
 80098aa:	f7ff f975 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80098b2:	e033      	b.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80098b4:	4b21      	ldr	r3, [pc, #132]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f003 0302 	and.w	r3, r3, #2
 80098bc:	2b02      	cmp	r3, #2
 80098be:	d10c      	bne.n	80098da <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80098c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80098c4:	d109      	bne.n	80098da <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80098c6:	4b1d      	ldr	r3, [pc, #116]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	08db      	lsrs	r3, r3, #3
 80098cc:	f003 0303 	and.w	r3, r3, #3
 80098d0:	4a1b      	ldr	r2, [pc, #108]	@ (8009940 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80098d2:	fa22 f303 	lsr.w	r3, r2, r3
 80098d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80098d8:	e020      	b.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80098da:	4b18      	ldr	r3, [pc, #96]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098e6:	d106      	bne.n	80098f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80098e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098ee:	d102      	bne.n	80098f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80098f0:	4b14      	ldr	r3, [pc, #80]	@ (8009944 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80098f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80098f4:	e012      	b.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80098f6:	4b11      	ldr	r3, [pc, #68]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80098f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098fc:	f003 0302 	and.w	r3, r3, #2
 8009900:	2b02      	cmp	r3, #2
 8009902:	d107      	bne.n	8009914 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8009904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009906:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800990a:	d103      	bne.n	8009914 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 800990c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009910:	637b      	str	r3, [r7, #52]	@ 0x34
 8009912:	e003      	b.n	800991c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8009914:	2300      	movs	r3, #0
 8009916:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009918:	f001 bdf5 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800991c:	f001 bdf3 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8009920:	4b06      	ldr	r3, [pc, #24]	@ (800993c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8009922:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009926:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800992a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800992c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992e:	2b00      	cmp	r3, #0
 8009930:	d10a      	bne.n	8009948 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009932:	f7fc fe8d 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009936:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8009938:	f001 bde5 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800993c:	44020c00 	.word	0x44020c00
 8009940:	03d09000 	.word	0x03d09000
 8009944:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8009948:	4ba0      	ldr	r3, [pc, #640]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009950:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009954:	d10b      	bne.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8009956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800995c:	d107      	bne.n	800996e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800995e:	f107 0314 	add.w	r3, r7, #20
 8009962:	4618      	mov	r0, r3
 8009964:	f7fe ffac 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009968:	69bb      	ldr	r3, [r7, #24]
 800996a:	637b      	str	r3, [r7, #52]	@ 0x34
 800996c:	e047      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800996e:	4b97      	ldr	r3, [pc, #604]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800997a:	d10b      	bne.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800997c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800997e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009982:	d107      	bne.n	8009994 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009984:	f107 0308 	add.w	r3, r7, #8
 8009988:	4618      	mov	r0, r3
 800998a:	f7ff f905 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	637b      	str	r3, [r7, #52]	@ 0x34
 8009992:	e034      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8009994:	4b8d      	ldr	r3, [pc, #564]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f003 0302 	and.w	r3, r3, #2
 800999c:	2b02      	cmp	r3, #2
 800999e:	d10d      	bne.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 80099a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80099a6:	d109      	bne.n	80099bc <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80099a8:	4b88      	ldr	r3, [pc, #544]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	08db      	lsrs	r3, r3, #3
 80099ae:	f003 0303 	and.w	r3, r3, #3
 80099b2:	4a87      	ldr	r2, [pc, #540]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80099b4:	fa22 f303 	lsr.w	r3, r2, r3
 80099b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80099ba:	e020      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 80099bc:	4b83      	ldr	r3, [pc, #524]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099c8:	d106      	bne.n	80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80099ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099d0:	d102      	bne.n	80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 80099d2:	4b80      	ldr	r3, [pc, #512]	@ (8009bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80099d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80099d6:	e012      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80099d8:	4b7c      	ldr	r3, [pc, #496]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80099da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80099de:	f003 0302 	and.w	r3, r3, #2
 80099e2:	2b02      	cmp	r3, #2
 80099e4:	d107      	bne.n	80099f6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80099e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80099ec:	d103      	bne.n	80099f6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80099ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80099f4:	e003      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80099f6:	2300      	movs	r3, #0
 80099f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099fa:	f001 bd84 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80099fe:	f001 bd82 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8009a02:	4b72      	ldr	r3, [pc, #456]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009a04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009a08:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009a0c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8009a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d104      	bne.n	8009a1e <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009a14:	f7fc fe1c 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009a18:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8009a1a:	f001 bd74 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8009a1e:	4b6b      	ldr	r3, [pc, #428]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a2a:	d10b      	bne.n	8009a44 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8009a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a32:	d107      	bne.n	8009a44 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a34:	f107 0314 	add.w	r3, r7, #20
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f7fe ff41 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a3e:	69bb      	ldr	r3, [r7, #24]
 8009a40:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a42:	e047      	b.n	8009ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8009a44:	4b61      	ldr	r3, [pc, #388]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a50:	d10b      	bne.n	8009a6a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8009a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a58:	d107      	bne.n	8009a6a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a5a:	f107 0308 	add.w	r3, r7, #8
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7ff f89a 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a68:	e034      	b.n	8009ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8009a6a:	4b58      	ldr	r3, [pc, #352]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f003 0302 	and.w	r3, r3, #2
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d10d      	bne.n	8009a92 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8009a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a78:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a7c:	d109      	bne.n	8009a92 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a7e:	4b53      	ldr	r3, [pc, #332]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	08db      	lsrs	r3, r3, #3
 8009a84:	f003 0303 	and.w	r3, r3, #3
 8009a88:	4a51      	ldr	r2, [pc, #324]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8009a8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a90:	e020      	b.n	8009ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8009a92:	4b4e      	ldr	r3, [pc, #312]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a9e:	d106      	bne.n	8009aae <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8009aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009aa6:	d102      	bne.n	8009aae <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8009aa8:	4b4a      	ldr	r3, [pc, #296]	@ (8009bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009aaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8009aac:	e012      	b.n	8009ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8009aae:	4b47      	ldr	r3, [pc, #284]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009ab0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ab4:	f003 0302 	and.w	r3, r3, #2
 8009ab8:	2b02      	cmp	r3, #2
 8009aba:	d107      	bne.n	8009acc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8009abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009ac2:	d103      	bne.n	8009acc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8009ac4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009aca:	e003      	b.n	8009ad4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8009acc:	2300      	movs	r3, #0
 8009ace:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ad0:	f001 bd19 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009ad4:	f001 bd17 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8009ad8:	4b3c      	ldr	r3, [pc, #240]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009ada:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009ade:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8009ae2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8009ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d104      	bne.n	8009af4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009aea:	f7fc fdb1 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009aee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8009af0:	f001 bd09 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8009af4:	4b35      	ldr	r3, [pc, #212]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009afc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b00:	d10b      	bne.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8009b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b08:	d107      	bne.n	8009b1a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b0a:	f107 0314 	add.w	r3, r7, #20
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f7fe fed6 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b18:	e047      	b.n	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8009b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b26:	d10b      	bne.n	8009b40 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8009b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b2e:	d107      	bne.n	8009b40 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b30:	f107 0308 	add.w	r3, r7, #8
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7ff f82f 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b3e:	e034      	b.n	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8009b40:	4b22      	ldr	r3, [pc, #136]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f003 0302 	and.w	r3, r3, #2
 8009b48:	2b02      	cmp	r3, #2
 8009b4a:	d10d      	bne.n	8009b68 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8009b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8009b52:	d109      	bne.n	8009b68 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009b54:	4b1d      	ldr	r3, [pc, #116]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	08db      	lsrs	r3, r3, #3
 8009b5a:	f003 0303 	and.w	r3, r3, #3
 8009b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8009b60:	fa22 f303 	lsr.w	r3, r2, r3
 8009b64:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b66:	e020      	b.n	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8009b68:	4b18      	ldr	r3, [pc, #96]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b74:	d106      	bne.n	8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8009b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b7c:	d102      	bne.n	8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8009b7e:	4b15      	ldr	r3, [pc, #84]	@ (8009bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8009b80:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b82:	e012      	b.n	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8009b84:	4b11      	ldr	r3, [pc, #68]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009b86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b8a:	f003 0302 	and.w	r3, r3, #2
 8009b8e:	2b02      	cmp	r3, #2
 8009b90:	d107      	bne.n	8009ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8009b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b94:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8009b98:	d103      	bne.n	8009ba2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8009b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ba0:	e003      	b.n	8009baa <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ba6:	f001 bcae 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009baa:	f001 bcac 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8009bae:	4b07      	ldr	r3, [pc, #28]	@ (8009bcc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8009bb0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009bb4:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8009bb8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8009bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d10b      	bne.n	8009bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009bc0:	f7fc fd46 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009bc4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8009bc6:	f001 bc9e 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009bca:	bf00      	nop
 8009bcc:	44020c00 	.word	0x44020c00
 8009bd0:	03d09000 	.word	0x03d09000
 8009bd4:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8009bd8:	4ba0      	ldr	r3, [pc, #640]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009be0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009be4:	d10b      	bne.n	8009bfe <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8009be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009bec:	d107      	bne.n	8009bfe <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bee:	f107 0314 	add.w	r3, r7, #20
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f7fe fe64 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009bf8:	69bb      	ldr	r3, [r7, #24]
 8009bfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bfc:	e047      	b.n	8009c8e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8009bfe:	4b97      	ldr	r3, [pc, #604]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c0a:	d10b      	bne.n	8009c24 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8009c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009c12:	d107      	bne.n	8009c24 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c14:	f107 0308 	add.w	r3, r7, #8
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f7fe ffbd 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c22:	e034      	b.n	8009c8e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8009c24:	4b8d      	ldr	r3, [pc, #564]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f003 0302 	and.w	r3, r3, #2
 8009c2c:	2b02      	cmp	r3, #2
 8009c2e:	d10d      	bne.n	8009c4c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8009c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c32:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009c36:	d109      	bne.n	8009c4c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009c38:	4b88      	ldr	r3, [pc, #544]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	08db      	lsrs	r3, r3, #3
 8009c3e:	f003 0303 	and.w	r3, r3, #3
 8009c42:	4a87      	ldr	r2, [pc, #540]	@ (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8009c44:	fa22 f303 	lsr.w	r3, r2, r3
 8009c48:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c4a:	e020      	b.n	8009c8e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8009c4c:	4b83      	ldr	r3, [pc, #524]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c58:	d106      	bne.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8009c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c60:	d102      	bne.n	8009c68 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8009c62:	4b80      	ldr	r3, [pc, #512]	@ (8009e64 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009c64:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c66:	e012      	b.n	8009c8e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8009c68:	4b7c      	ldr	r3, [pc, #496]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009c6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c6e:	f003 0302 	and.w	r3, r3, #2
 8009c72:	2b02      	cmp	r3, #2
 8009c74:	d107      	bne.n	8009c86 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8009c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c78:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8009c7c:	d103      	bne.n	8009c86 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8009c7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c84:	e003      	b.n	8009c8e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8009c86:	2300      	movs	r3, #0
 8009c88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009c8a:	f001 bc3c 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009c8e:	f001 bc3a 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8009c92:	4b72      	ldr	r3, [pc, #456]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009c94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009c98:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8009c9c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8009c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d104      	bne.n	8009cae <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009ca4:	f7fc fcd4 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009ca8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8009caa:	f001 bc2c 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8009cae:	4b6b      	ldr	r3, [pc, #428]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009cb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009cba:	d10b      	bne.n	8009cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8009cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cbe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009cc2:	d107      	bne.n	8009cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009cc4:	f107 0314 	add.w	r3, r7, #20
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f7fe fdf9 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009cce:	69bb      	ldr	r3, [r7, #24]
 8009cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cd2:	e047      	b.n	8009d64 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8009cd4:	4b61      	ldr	r3, [pc, #388]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009cdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ce0:	d10b      	bne.n	8009cfa <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8009ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ce4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009ce8:	d107      	bne.n	8009cfa <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009cea:	f107 0308 	add.w	r3, r7, #8
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7fe ff52 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cf8:	e034      	b.n	8009d64 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8009cfa:	4b58      	ldr	r3, [pc, #352]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f003 0302 	and.w	r3, r3, #2
 8009d02:	2b02      	cmp	r3, #2
 8009d04:	d10d      	bne.n	8009d22 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8009d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d08:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009d0c:	d109      	bne.n	8009d22 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009d0e:	4b53      	ldr	r3, [pc, #332]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	08db      	lsrs	r3, r3, #3
 8009d14:	f003 0303 	and.w	r3, r3, #3
 8009d18:	4a51      	ldr	r2, [pc, #324]	@ (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8009d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d20:	e020      	b.n	8009d64 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8009d22:	4b4e      	ldr	r3, [pc, #312]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d2e:	d106      	bne.n	8009d3e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8009d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009d36:	d102      	bne.n	8009d3e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8009d38:	4b4a      	ldr	r3, [pc, #296]	@ (8009e64 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009d3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d3c:	e012      	b.n	8009d64 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8009d3e:	4b47      	ldr	r3, [pc, #284]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009d40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009d44:	f003 0302 	and.w	r3, r3, #2
 8009d48:	2b02      	cmp	r3, #2
 8009d4a:	d107      	bne.n	8009d5c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8009d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d4e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009d52:	d103      	bne.n	8009d5c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8009d54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d5a:	e003      	b.n	8009d64 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009d60:	f001 bbd1 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009d64:	f001 bbcf 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8009d68:	4b3c      	ldr	r3, [pc, #240]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009d6a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009d6e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009d72:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8009d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d104      	bne.n	8009d84 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009d7a:	f7fc fc69 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009d7e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8009d80:	f001 bbc1 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8009d84:	4b35      	ldr	r3, [pc, #212]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009d90:	d10b      	bne.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8009d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d98:	d107      	bne.n	8009daa <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d9a:	f107 0314 	add.w	r3, r7, #20
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f7fe fd8e 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009da4:	69bb      	ldr	r3, [r7, #24]
 8009da6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009da8:	e047      	b.n	8009e3a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8009daa:	4b2c      	ldr	r3, [pc, #176]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009db2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009db6:	d10b      	bne.n	8009dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8009db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009dbe:	d107      	bne.n	8009dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009dc0:	f107 0308 	add.w	r3, r7, #8
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7fe fee7 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009dce:	e034      	b.n	8009e3a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8009dd0:	4b22      	ldr	r3, [pc, #136]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f003 0302 	and.w	r3, r3, #2
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d10d      	bne.n	8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8009ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dde:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009de2:	d109      	bne.n	8009df8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009de4:	4b1d      	ldr	r3, [pc, #116]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	08db      	lsrs	r3, r3, #3
 8009dea:	f003 0303 	and.w	r3, r3, #3
 8009dee:	4a1c      	ldr	r2, [pc, #112]	@ (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8009df0:	fa22 f303 	lsr.w	r3, r2, r3
 8009df4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009df6:	e020      	b.n	8009e3a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8009df8:	4b18      	ldr	r3, [pc, #96]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e04:	d106      	bne.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8009e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e0c:	d102      	bne.n	8009e14 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8009e0e:	4b15      	ldr	r3, [pc, #84]	@ (8009e64 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8009e10:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e12:	e012      	b.n	8009e3a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8009e14:	4b11      	ldr	r3, [pc, #68]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009e16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009e1a:	f003 0302 	and.w	r3, r3, #2
 8009e1e:	2b02      	cmp	r3, #2
 8009e20:	d107      	bne.n	8009e32 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8009e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e24:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009e28:	d103      	bne.n	8009e32 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8009e2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e30:	e003      	b.n	8009e3a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8009e32:	2300      	movs	r3, #0
 8009e34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009e36:	f001 bb66 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009e3a:	f001 bb64 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8009e3e:	4b07      	ldr	r3, [pc, #28]	@ (8009e5c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8009e40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009e44:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8009e48:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8009e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10b      	bne.n	8009e68 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009e50:	f7fc fbfe 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009e54:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8009e56:	f001 bb56 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009e5a:	bf00      	nop
 8009e5c:	44020c00 	.word	0x44020c00
 8009e60:	03d09000 	.word	0x03d09000
 8009e64:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8009e68:	4ba1      	ldr	r3, [pc, #644]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e74:	d10b      	bne.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8009e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e7c:	d107      	bne.n	8009e8e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e7e:	f107 0314 	add.w	r3, r7, #20
 8009e82:	4618      	mov	r0, r3
 8009e84:	f7fe fd1c 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e8c:	e047      	b.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8009e8e:	4b98      	ldr	r3, [pc, #608]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e9a:	d10b      	bne.n	8009eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ea2:	d107      	bne.n	8009eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ea4:	f107 0308 	add.w	r3, r7, #8
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7fe fe75 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eb2:	e034      	b.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8009eb4:	4b8e      	ldr	r3, [pc, #568]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f003 0302 	and.w	r3, r3, #2
 8009ebc:	2b02      	cmp	r3, #2
 8009ebe:	d10d      	bne.n	8009edc <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8009ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8009ec6:	d109      	bne.n	8009edc <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009ec8:	4b89      	ldr	r3, [pc, #548]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	08db      	lsrs	r3, r3, #3
 8009ece:	f003 0303 	and.w	r3, r3, #3
 8009ed2:	4a88      	ldr	r2, [pc, #544]	@ (800a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ed8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eda:	e020      	b.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8009edc:	4b84      	ldr	r3, [pc, #528]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ee8:	d106      	bne.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8009eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ef0:	d102      	bne.n	8009ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8009ef2:	4b81      	ldr	r3, [pc, #516]	@ (800a0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009ef4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ef6:	e012      	b.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8009ef8:	4b7d      	ldr	r3, [pc, #500]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009efa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009efe:	f003 0302 	and.w	r3, r3, #2
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d107      	bne.n	8009f16 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8009f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f08:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8009f0c:	d103      	bne.n	8009f16 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8009f0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f12:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f14:	e003      	b.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8009f16:	2300      	movs	r3, #0
 8009f18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009f1a:	f001 baf4 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009f1e:	f001 baf2 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8009f22:	4b73      	ldr	r3, [pc, #460]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009f24:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009f28:	f003 0307 	and.w	r3, r3, #7
 8009f2c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8009f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d104      	bne.n	8009f3e <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009f34:	f7fc fb8c 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 8009f38:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8009f3a:	f001 bae4 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8009f3e:	4b6c      	ldr	r3, [pc, #432]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009f46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f4a:	d10a      	bne.n	8009f62 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8009f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d107      	bne.n	8009f62 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f52:	f107 0314 	add.w	r3, r7, #20
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7fe fcb2 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009f5c:	69bb      	ldr	r3, [r7, #24]
 8009f5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f60:	e043      	b.n	8009fea <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8009f62:	4b63      	ldr	r3, [pc, #396]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009f6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f6e:	d10a      	bne.n	8009f86 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8009f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f72:	2b02      	cmp	r3, #2
 8009f74:	d107      	bne.n	8009f86 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f76:	f107 0308 	add.w	r3, r7, #8
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	f7fe fe0c 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f84:	e031      	b.n	8009fea <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8009f86:	4b5a      	ldr	r3, [pc, #360]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f003 0302 	and.w	r3, r3, #2
 8009f8e:	2b02      	cmp	r3, #2
 8009f90:	d10c      	bne.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8009f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f94:	2b03      	cmp	r3, #3
 8009f96:	d109      	bne.n	8009fac <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f98:	4b55      	ldr	r3, [pc, #340]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	08db      	lsrs	r3, r3, #3
 8009f9e:	f003 0303 	and.w	r3, r3, #3
 8009fa2:	4a54      	ldr	r2, [pc, #336]	@ (800a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8009fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8009fa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009faa:	e01e      	b.n	8009fea <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8009fac:	4b50      	ldr	r3, [pc, #320]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fb8:	d105      	bne.n	8009fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8009fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fbc:	2b04      	cmp	r3, #4
 8009fbe:	d102      	bne.n	8009fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8009fc0:	4b4d      	ldr	r3, [pc, #308]	@ (800a0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8009fc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fc4:	e011      	b.n	8009fea <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8009fc6:	4b4a      	ldr	r3, [pc, #296]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009fc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b02      	cmp	r3, #2
 8009fd2:	d106      	bne.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8009fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fd6:	2b05      	cmp	r3, #5
 8009fd8:	d103      	bne.n	8009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8009fda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fde:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fe0:	e003      	b.n	8009fea <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009fe6:	f001 ba8e 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009fea:	f001 ba8c 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8009fee:	4b40      	ldr	r3, [pc, #256]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8009ff0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009ff4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009ff8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8009ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d104      	bne.n	800a00a <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a000:	f7fc fb26 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 800a004:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800a006:	f001 ba7e 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800a00a:	4b39      	ldr	r3, [pc, #228]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a012:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a016:	d10a      	bne.n	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 800a018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a01a:	2b10      	cmp	r3, #16
 800a01c:	d107      	bne.n	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a01e:	f107 0314 	add.w	r3, r7, #20
 800a022:	4618      	mov	r0, r3
 800a024:	f7fe fc4c 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a028:	69bb      	ldr	r3, [r7, #24]
 800a02a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a02c:	e043      	b.n	800a0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800a02e:	4b30      	ldr	r3, [pc, #192]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a03a:	d10a      	bne.n	800a052 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800a03c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a03e:	2b20      	cmp	r3, #32
 800a040:	d107      	bne.n	800a052 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a042:	f107 0308 	add.w	r3, r7, #8
 800a046:	4618      	mov	r0, r3
 800a048:	f7fe fda6 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a050:	e031      	b.n	800a0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800a052:	4b27      	ldr	r3, [pc, #156]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	f003 0302 	and.w	r3, r3, #2
 800a05a:	2b02      	cmp	r3, #2
 800a05c:	d10c      	bne.n	800a078 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800a05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a060:	2b30      	cmp	r3, #48	@ 0x30
 800a062:	d109      	bne.n	800a078 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a064:	4b22      	ldr	r3, [pc, #136]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	08db      	lsrs	r3, r3, #3
 800a06a:	f003 0303 	and.w	r3, r3, #3
 800a06e:	4a21      	ldr	r2, [pc, #132]	@ (800a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800a070:	fa22 f303 	lsr.w	r3, r2, r3
 800a074:	637b      	str	r3, [r7, #52]	@ 0x34
 800a076:	e01e      	b.n	800a0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800a078:	4b1d      	ldr	r3, [pc, #116]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a084:	d105      	bne.n	800a092 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800a086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a088:	2b40      	cmp	r3, #64	@ 0x40
 800a08a:	d102      	bne.n	800a092 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 800a08c:	4b1a      	ldr	r3, [pc, #104]	@ (800a0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800a08e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a090:	e011      	b.n	800a0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800a092:	4b17      	ldr	r3, [pc, #92]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a094:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a098:	f003 0302 	and.w	r3, r3, #2
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d106      	bne.n	800a0ae <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 800a0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a2:	2b50      	cmp	r3, #80	@ 0x50
 800a0a4:	d103      	bne.n	800a0ae <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 800a0a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a0aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0ac:	e003      	b.n	800a0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a0b2:	f001 ba28 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a0b6:	f001 ba26 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a0ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800a0bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a0c0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a0c4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800a0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d104      	bne.n	800a0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a0cc:	f7fc faec 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800a0d0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a0d2:	f001 ba18 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800a0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0dc:	d10e      	bne.n	800a0fc <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0de:	f107 0314 	add.w	r3, r7, #20
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7fe fbec 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a0e8:	69bb      	ldr	r3, [r7, #24]
 800a0ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a0ec:	f001 ba0b 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a0f0:	44020c00 	.word	0x44020c00
 800a0f4:	03d09000 	.word	0x03d09000
 800a0f8:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800a0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a102:	d108      	bne.n	800a116 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a104:	f107 0308 	add.w	r3, r7, #8
 800a108:	4618      	mov	r0, r3
 800a10a:	f7fe fd45 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a112:	f001 b9f8 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800a116:	4ba4      	ldr	r3, [pc, #656]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f003 0302 	and.w	r3, r3, #2
 800a11e:	2b02      	cmp	r3, #2
 800a120:	d10d      	bne.n	800a13e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800a122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a124:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a128:	d109      	bne.n	800a13e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a12a:	4b9f      	ldr	r3, [pc, #636]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	08db      	lsrs	r3, r3, #3
 800a130:	f003 0303 	and.w	r3, r3, #3
 800a134:	4a9d      	ldr	r2, [pc, #628]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a136:	fa22 f303 	lsr.w	r3, r2, r3
 800a13a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a13c:	e020      	b.n	800a180 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800a13e:	4b9a      	ldr	r3, [pc, #616]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a146:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a14a:	d106      	bne.n	800a15a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 800a14c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a14e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a152:	d102      	bne.n	800a15a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800a154:	4b96      	ldr	r3, [pc, #600]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a156:	637b      	str	r3, [r7, #52]	@ 0x34
 800a158:	e012      	b.n	800a180 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800a15a:	4b93      	ldr	r3, [pc, #588]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a15c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a160:	f003 0302 	and.w	r3, r3, #2
 800a164:	2b02      	cmp	r3, #2
 800a166:	d107      	bne.n	800a178 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 800a168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a16a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a16e:	d103      	bne.n	800a178 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 800a170:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a174:	637b      	str	r3, [r7, #52]	@ 0x34
 800a176:	e003      	b.n	800a180 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 800a178:	2300      	movs	r3, #0
 800a17a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a17c:	f001 b9c3 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a180:	f001 b9c1 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800a184:	4b88      	ldr	r3, [pc, #544]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a186:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a18a:	f003 0307 	and.w	r3, r3, #7
 800a18e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800a190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a192:	2b00      	cmp	r3, #0
 800a194:	d104      	bne.n	800a1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800a196:	f7fc fa3f 	bl	8006618 <HAL_RCC_GetHCLKFreq>
 800a19a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800a19c:	f001 b9b3 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800a1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a2:	2b01      	cmp	r3, #1
 800a1a4:	d104      	bne.n	800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800a1a6:	f7fc f90b 	bl	80063c0 <HAL_RCC_GetSysClockFreq>
 800a1aa:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800a1ac:	f001 b9ab 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800a1b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b2:	2b02      	cmp	r3, #2
 800a1b4:	d108      	bne.n	800a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1b6:	f107 0314 	add.w	r3, r7, #20
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f7fe fb80 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a1c0:	69fb      	ldr	r3, [r7, #28]
 800a1c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a1c4:	f001 b99f 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800a1c8:	4b77      	ldr	r3, [pc, #476]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a1d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a1d4:	d105      	bne.n	800a1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800a1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d8:	2b03      	cmp	r3, #3
 800a1da:	d102      	bne.n	800a1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 800a1dc:	4b75      	ldr	r3, [pc, #468]	@ (800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 800a1de:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1e0:	e023      	b.n	800a22a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800a1e2:	4b71      	ldr	r3, [pc, #452]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 0302 	and.w	r3, r3, #2
 800a1ea:	2b02      	cmp	r3, #2
 800a1ec:	d10c      	bne.n	800a208 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 800a1ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f0:	2b04      	cmp	r3, #4
 800a1f2:	d109      	bne.n	800a208 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a1f4:	4b6c      	ldr	r3, [pc, #432]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	08db      	lsrs	r3, r3, #3
 800a1fa:	f003 0303 	and.w	r3, r3, #3
 800a1fe:	4a6b      	ldr	r2, [pc, #428]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a200:	fa22 f303 	lsr.w	r3, r2, r3
 800a204:	637b      	str	r3, [r7, #52]	@ 0x34
 800a206:	e010      	b.n	800a22a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800a208:	4b67      	ldr	r3, [pc, #412]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a210:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a214:	d105      	bne.n	800a222 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800a216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a218:	2b05      	cmp	r3, #5
 800a21a:	d102      	bne.n	800a222 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 800a21c:	4b64      	ldr	r3, [pc, #400]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a21e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a220:	e003      	b.n	800a22a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800a222:	2300      	movs	r3, #0
 800a224:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a226:	f001 b96e 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a22a:	f001 b96c 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800a22e:	4b5e      	ldr	r3, [pc, #376]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a230:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a234:	f003 0308 	and.w	r3, r3, #8
 800a238:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800a23a:	4b5b      	ldr	r3, [pc, #364]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a23c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a240:	f003 0302 	and.w	r3, r3, #2
 800a244:	2b02      	cmp	r3, #2
 800a246:	d106      	bne.n	800a256 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 800a248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d103      	bne.n	800a256 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800a24e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a252:	637b      	str	r3, [r7, #52]	@ 0x34
 800a254:	e012      	b.n	800a27c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800a256:	4b54      	ldr	r3, [pc, #336]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a258:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a25c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a260:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a264:	d106      	bne.n	800a274 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800a266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a268:	2b08      	cmp	r3, #8
 800a26a:	d103      	bne.n	800a274 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 800a26c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a270:	637b      	str	r3, [r7, #52]	@ 0x34
 800a272:	e003      	b.n	800a27c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800a274:	2300      	movs	r3, #0
 800a276:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800a278:	f001 b945 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a27c:	f001 b943 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a280:	4b49      	ldr	r3, [pc, #292]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a282:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a286:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a28a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800a28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d104      	bne.n	800a29c <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a292:	f7fc f9dd 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 800a296:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a298:	f001 b935 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800a29c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a29e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2a2:	d108      	bne.n	800a2b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2a4:	f107 0308 	add.w	r3, r7, #8
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	f7fe fc75 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a2b2:	f001 b928 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800a2b6:	4b3c      	ldr	r3, [pc, #240]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f003 0302 	and.w	r3, r3, #2
 800a2be:	2b02      	cmp	r3, #2
 800a2c0:	d10d      	bne.n	800a2de <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 800a2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2c8:	d109      	bne.n	800a2de <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a2ca:	4b37      	ldr	r3, [pc, #220]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	08db      	lsrs	r3, r3, #3
 800a2d0:	f003 0303 	and.w	r3, r3, #3
 800a2d4:	4a35      	ldr	r2, [pc, #212]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a2d6:	fa22 f303 	lsr.w	r3, r2, r3
 800a2da:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2dc:	e011      	b.n	800a302 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800a2de:	4b32      	ldr	r3, [pc, #200]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2ea:	d106      	bne.n	800a2fa <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 800a2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a2f2:	d102      	bne.n	800a2fa <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 800a2f4:	4b2e      	ldr	r3, [pc, #184]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a2f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2f8:	e003      	b.n	800a302 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a2fe:	f001 b902 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a302:	f001 b900 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a306:	4b28      	ldr	r3, [pc, #160]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a308:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a30c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800a310:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800a312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a314:	2b00      	cmp	r3, #0
 800a316:	d104      	bne.n	800a322 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a318:	f7fc f99a 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 800a31c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800a31e:	f001 b8f2 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800a322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a324:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a328:	d108      	bne.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a32a:	f107 0308 	add.w	r3, r7, #8
 800a32e:	4618      	mov	r0, r3
 800a330:	f7fe fc32 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a338:	f001 b8e5 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800a33c:	4b1a      	ldr	r3, [pc, #104]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f003 0302 	and.w	r3, r3, #2
 800a344:	2b02      	cmp	r3, #2
 800a346:	d10d      	bne.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 800a348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a34a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a34e:	d109      	bne.n	800a364 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a350:	4b15      	ldr	r3, [pc, #84]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	08db      	lsrs	r3, r3, #3
 800a356:	f003 0303 	and.w	r3, r3, #3
 800a35a:	4a14      	ldr	r2, [pc, #80]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800a35c:	fa22 f303 	lsr.w	r3, r2, r3
 800a360:	637b      	str	r3, [r7, #52]	@ 0x34
 800a362:	e011      	b.n	800a388 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800a364:	4b10      	ldr	r3, [pc, #64]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a36c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a370:	d106      	bne.n	800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800a372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a374:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a378:	d102      	bne.n	800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800a37a:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800a37c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a37e:	e003      	b.n	800a388 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800a380:	2300      	movs	r3, #0
 800a382:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a384:	f001 b8bf 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a388:	f001 b8bd 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a38c:	4b06      	ldr	r3, [pc, #24]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800a38e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a392:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800a396:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800a398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d10c      	bne.n	800a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a39e:	f7fc f983 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800a3a2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800a3a4:	f001 b8af 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a3a8:	44020c00 	.word	0x44020c00
 800a3ac:	03d09000 	.word	0x03d09000
 800a3b0:	003d0900 	.word	0x003d0900
 800a3b4:	007a1200 	.word	0x007a1200
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800a3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3be:	d108      	bne.n	800a3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3c0:	f107 0308 	add.w	r3, r7, #8
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f7fe fbe7 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a3ce:	f001 b89a 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800a3d2:	4b9f      	ldr	r3, [pc, #636]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f003 0302 	and.w	r3, r3, #2
 800a3da:	2b02      	cmp	r3, #2
 800a3dc:	d10d      	bne.n	800a3fa <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 800a3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a3e4:	d109      	bne.n	800a3fa <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a3e6:	4b9a      	ldr	r3, [pc, #616]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	08db      	lsrs	r3, r3, #3
 800a3ec:	f003 0303 	and.w	r3, r3, #3
 800a3f0:	4a98      	ldr	r2, [pc, #608]	@ (800a654 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a3f2:	fa22 f303 	lsr.w	r3, r2, r3
 800a3f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3f8:	e011      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800a3fa:	4b95      	ldr	r3, [pc, #596]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a402:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a406:	d106      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 800a408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a40e:	d102      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 800a410:	4b91      	ldr	r3, [pc, #580]	@ (800a658 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a412:	637b      	str	r3, [r7, #52]	@ 0x34
 800a414:	e003      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800a416:	2300      	movs	r3, #0
 800a418:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a41a:	f001 b874 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a41e:	f001 b872 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800a422:	4b8b      	ldr	r3, [pc, #556]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a424:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a428:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800a42c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800a42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a430:	2b00      	cmp	r3, #0
 800a432:	d104      	bne.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800a434:	f7fc f938 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800a438:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800a43a:	f001 b864 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800a43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a440:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a444:	d108      	bne.n	800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a446:	f107 0308 	add.w	r3, r7, #8
 800a44a:	4618      	mov	r0, r3
 800a44c:	f7fe fba4 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a454:	f001 b857 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800a458:	4b7d      	ldr	r3, [pc, #500]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f003 0302 	and.w	r3, r3, #2
 800a460:	2b02      	cmp	r3, #2
 800a462:	d10d      	bne.n	800a480 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 800a464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a466:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a46a:	d109      	bne.n	800a480 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a46c:	4b78      	ldr	r3, [pc, #480]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	08db      	lsrs	r3, r3, #3
 800a472:	f003 0303 	and.w	r3, r3, #3
 800a476:	4a77      	ldr	r2, [pc, #476]	@ (800a654 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a478:	fa22 f303 	lsr.w	r3, r2, r3
 800a47c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a47e:	e011      	b.n	800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800a480:	4b73      	ldr	r3, [pc, #460]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a48c:	d106      	bne.n	800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800a48e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a490:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a494:	d102      	bne.n	800a49c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 800a496:	4b70      	ldr	r3, [pc, #448]	@ (800a658 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a498:	637b      	str	r3, [r7, #52]	@ 0x34
 800a49a:	e003      	b.n	800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 800a49c:	2300      	movs	r3, #0
 800a49e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a4a0:	f001 b831 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a4a4:	f001 b82f 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800a4a8:	4b69      	ldr	r3, [pc, #420]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a4aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a4ae:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800a4b2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800a4b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d104      	bne.n	800a4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a4ba:	f7fc f8c9 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 800a4be:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a4c0:	f001 b821 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800a4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a4ca:	d108      	bne.n	800a4de <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4cc:	f107 0308 	add.w	r3, r7, #8
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f7fe fb61 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a4da:	f001 b814 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800a4de:	4b5c      	ldr	r3, [pc, #368]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f003 0302 	and.w	r3, r3, #2
 800a4e6:	2b02      	cmp	r3, #2
 800a4e8:	d10e      	bne.n	800a508 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800a4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a4f0:	d10a      	bne.n	800a508 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a4f2:	4b57      	ldr	r3, [pc, #348]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	08db      	lsrs	r3, r3, #3
 800a4f8:	f003 0303 	and.w	r3, r3, #3
 800a4fc:	4a55      	ldr	r2, [pc, #340]	@ (800a654 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a4fe:	fa22 f303 	lsr.w	r3, r2, r3
 800a502:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a504:	f000 bfff 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800a508:	2300      	movs	r3, #0
 800a50a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a50c:	f000 bffb 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a510:	4b4f      	ldr	r3, [pc, #316]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a512:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a516:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a51a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a51e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a522:	d056      	beq.n	800a5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 800a524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a526:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a52a:	f200 808b 	bhi.w	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a534:	d03e      	beq.n	800a5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800a536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a538:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a53c:	f200 8082 	bhi.w	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a542:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a546:	d027      	beq.n	800a598 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 800a548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a54e:	d879      	bhi.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a552:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a556:	d017      	beq.n	800a588 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 800a558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a55a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a55e:	d871      	bhi.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800a560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a562:	2b00      	cmp	r3, #0
 800a564:	d004      	beq.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800a566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a568:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a56c:	d004      	beq.n	800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800a56e:	e069      	b.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a570:	f7fc f89a 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800a574:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a576:	e068      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a578:	f107 0314 	add.w	r3, r7, #20
 800a57c:	4618      	mov	r0, r3
 800a57e:	f7fe f99f 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a586:	e060      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a588:	f107 0308 	add.w	r3, r7, #8
 800a58c:	4618      	mov	r0, r3
 800a58e:	f7fe fb03 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a592:	693b      	ldr	r3, [r7, #16]
 800a594:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a596:	e058      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a598:	4b2d      	ldr	r3, [pc, #180]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a59a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a59e:	f003 0302 	and.w	r3, r3, #2
 800a5a2:	2b02      	cmp	r3, #2
 800a5a4:	d103      	bne.n	800a5ae <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800a5a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5aa:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a5ac:	e04d      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a5b2:	e04a      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a5b4:	4b26      	ldr	r3, [pc, #152]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a5b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a5ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a5be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a5c2:	d103      	bne.n	800a5cc <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 800a5c4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a5c8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a5ca:	e03e      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a5d0:	e03b      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a5d2:	4b1f      	ldr	r3, [pc, #124]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a5d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a5d8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a5dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a5de:	4b1c      	ldr	r3, [pc, #112]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f003 0302 	and.w	r3, r3, #2
 800a5e6:	2b02      	cmp	r3, #2
 800a5e8:	d10c      	bne.n	800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800a5ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d109      	bne.n	800a604 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a5f0:	4b17      	ldr	r3, [pc, #92]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	08db      	lsrs	r3, r3, #3
 800a5f6:	f003 0303 	and.w	r3, r3, #3
 800a5fa:	4a16      	ldr	r2, [pc, #88]	@ (800a654 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800a5fc:	fa22 f303 	lsr.w	r3, r2, r3
 800a600:	637b      	str	r3, [r7, #52]	@ 0x34
 800a602:	e01e      	b.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a604:	4b12      	ldr	r3, [pc, #72]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a60c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a610:	d106      	bne.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800a612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a618:	d102      	bne.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a61a:	4b0f      	ldr	r3, [pc, #60]	@ (800a658 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800a61c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a61e:	e010      	b.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a620:	4b0b      	ldr	r3, [pc, #44]	@ (800a650 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a628:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a62c:	d106      	bne.n	800a63c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800a62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a630:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a634:	d102      	bne.n	800a63c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a636:	4b09      	ldr	r3, [pc, #36]	@ (800a65c <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800a638:	637b      	str	r3, [r7, #52]	@ 0x34
 800a63a:	e002      	b.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a63c:	2300      	movs	r3, #0
 800a63e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a640:	e003      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800a642:	e002      	b.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800a644:	2300      	movs	r3, #0
 800a646:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a648:	bf00      	nop
          }
        }
        break;
 800a64a:	f000 bf5c 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a64e:	bf00      	nop
 800a650:	44020c00 	.word	0x44020c00
 800a654:	03d09000 	.word	0x03d09000
 800a658:	003d0900 	.word	0x003d0900
 800a65c:	007a1200 	.word	0x007a1200

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a660:	4b9e      	ldr	r3, [pc, #632]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a662:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a666:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a66a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a66e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a672:	d056      	beq.n	800a722 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 800a674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a676:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a67a:	f200 808b 	bhi.w	800a794 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a67e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a680:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a684:	d03e      	beq.n	800a704 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800a686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a688:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a68c:	f200 8082 	bhi.w	800a794 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a692:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a696:	d027      	beq.n	800a6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 800a698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a69a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a69e:	d879      	bhi.n	800a794 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a6a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6a6:	d017      	beq.n	800a6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 800a6a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6ae:	d871      	bhi.n	800a794 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800a6b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d004      	beq.n	800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800a6b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6bc:	d004      	beq.n	800a6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800a6be:	e069      	b.n	800a794 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800a6c0:	f7fb ffc6 	bl	8006650 <HAL_RCC_GetPCLK1Freq>
 800a6c4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a6c6:	e068      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6c8:	f107 0314 	add.w	r3, r7, #20
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	f7fe f8f7 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a6d6:	e060      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6d8:	f107 0308 	add.w	r3, r7, #8
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f7fe fa5b 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a6e6:	e058      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a6e8:	4b7c      	ldr	r3, [pc, #496]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a6ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a6ee:	f003 0302 	and.w	r3, r3, #2
 800a6f2:	2b02      	cmp	r3, #2
 800a6f4:	d103      	bne.n	800a6fe <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800a6f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6fa:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a6fc:	e04d      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800a6fe:	2300      	movs	r3, #0
 800a700:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a702:	e04a      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a704:	4b75      	ldr	r3, [pc, #468]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a706:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a70a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a70e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a712:	d103      	bne.n	800a71c <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 800a714:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a718:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a71a:	e03e      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800a71c:	2300      	movs	r3, #0
 800a71e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a720:	e03b      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a722:	4b6e      	ldr	r3, [pc, #440]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a724:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a728:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a72c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a72e:	4b6b      	ldr	r3, [pc, #428]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f003 0302 	and.w	r3, r3, #2
 800a736:	2b02      	cmp	r3, #2
 800a738:	d10c      	bne.n	800a754 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800a73a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d109      	bne.n	800a754 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a740:	4b66      	ldr	r3, [pc, #408]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	08db      	lsrs	r3, r3, #3
 800a746:	f003 0303 	and.w	r3, r3, #3
 800a74a:	4a65      	ldr	r2, [pc, #404]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800a74c:	fa22 f303 	lsr.w	r3, r2, r3
 800a750:	637b      	str	r3, [r7, #52]	@ 0x34
 800a752:	e01e      	b.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a754:	4b61      	ldr	r3, [pc, #388]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a75c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a760:	d106      	bne.n	800a770 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800a762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a768:	d102      	bne.n	800a770 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a76a:	4b5e      	ldr	r3, [pc, #376]	@ (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800a76c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a76e:	e010      	b.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a770:	4b5a      	ldr	r3, [pc, #360]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a778:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a77c:	d106      	bne.n	800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800a77e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a780:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a784:	d102      	bne.n	800a78c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a786:	4b58      	ldr	r3, [pc, #352]	@ (800a8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800a788:	637b      	str	r3, [r7, #52]	@ 0x34
 800a78a:	e002      	b.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a78c:	2300      	movs	r3, #0
 800a78e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a790:	e003      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800a792:	e002      	b.n	800a79a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 800a794:	2300      	movs	r3, #0
 800a796:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a798:	bf00      	nop
          }
        }
        break;
 800a79a:	f000 beb4 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800a79e:	4b4f      	ldr	r3, [pc, #316]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a7a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a7a4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a7a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7b0:	d056      	beq.n	800a860 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800a7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7b8:	f200 808b 	bhi.w	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a7bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a7c2:	d03e      	beq.n	800a842 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 800a7c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a7ca:	f200 8082 	bhi.w	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a7ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a7d4:	d027      	beq.n	800a826 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800a7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a7dc:	d879      	bhi.n	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7e4:	d017      	beq.n	800a816 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800a7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7ec:	d871      	bhi.n	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800a7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d004      	beq.n	800a7fe <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 800a7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7fa:	d004      	beq.n	800a806 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 800a7fc:	e069      	b.n	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>

        switch (srcclk)
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a7fe:	f7fb ff53 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800a802:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a804:	e068      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a806:	f107 0314 	add.w	r3, r7, #20
 800a80a:	4618      	mov	r0, r3
 800a80c:	f7fe f858 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a814:	e060      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a816:	f107 0308 	add.w	r3, r7, #8
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7fe f9bc 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a824:	e058      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a826:	4b2d      	ldr	r3, [pc, #180]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a828:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a82c:	f003 0302 	and.w	r3, r3, #2
 800a830:	2b02      	cmp	r3, #2
 800a832:	d103      	bne.n	800a83c <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800a834:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a838:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a83a:	e04d      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800a83c:	2300      	movs	r3, #0
 800a83e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a840:	e04a      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a842:	4b26      	ldr	r3, [pc, #152]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a844:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a848:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a84c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a850:	d103      	bne.n	800a85a <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800a852:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a856:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a858:	e03e      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800a85a:	2300      	movs	r3, #0
 800a85c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a85e:	e03b      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a860:	4b1e      	ldr	r3, [pc, #120]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a862:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a866:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a86a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a86c:	4b1b      	ldr	r3, [pc, #108]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f003 0302 	and.w	r3, r3, #2
 800a874:	2b02      	cmp	r3, #2
 800a876:	d10c      	bne.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 800a878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d109      	bne.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a87e:	4b17      	ldr	r3, [pc, #92]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	08db      	lsrs	r3, r3, #3
 800a884:	f003 0303 	and.w	r3, r3, #3
 800a888:	4a15      	ldr	r2, [pc, #84]	@ (800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800a88a:	fa22 f303 	lsr.w	r3, r2, r3
 800a88e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a890:	e01e      	b.n	800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a892:	4b12      	ldr	r3, [pc, #72]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a89a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a89e:	d106      	bne.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 800a8a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8a6:	d102      	bne.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a8a8:	4b0e      	ldr	r3, [pc, #56]	@ (800a8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800a8aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8ac:	e010      	b.n	800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a8ae:	4b0b      	ldr	r3, [pc, #44]	@ (800a8dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8ba:	d106      	bne.n	800a8ca <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800a8bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8c2:	d102      	bne.n	800a8ca <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a8c4:	4b08      	ldr	r3, [pc, #32]	@ (800a8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800a8c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8c8:	e002      	b.n	800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a8ce:	e003      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 800a8d0:	e002      	b.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a8d6:	bf00      	nop
          }
        }
        break;
 800a8d8:	f000 be15 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800a8dc:	44020c00 	.word	0x44020c00
 800a8e0:	03d09000 	.word	0x03d09000
 800a8e4:	003d0900 	.word	0x003d0900
 800a8e8:	007a1200 	.word	0x007a1200
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800a8ec:	4b9e      	ldr	r3, [pc, #632]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a8ee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a8f2:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800a8f6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8fa:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800a8fe:	d056      	beq.n	800a9ae <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 800a900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a902:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800a906:	f200 808b 	bhi.w	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a90c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a910:	d03e      	beq.n	800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800a912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a914:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a918:	f200 8082 	bhi.w	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a91e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a922:	d027      	beq.n	800a974 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800a924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a926:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a92a:	d879      	bhi.n	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a92e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a932:	d017      	beq.n	800a964 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800a934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a936:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a93a:	d871      	bhi.n	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800a93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d004      	beq.n	800a94c <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800a942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a944:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a948:	d004      	beq.n	800a954 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800a94a:	e069      	b.n	800aa20 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>

        switch (srcclk)
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800a94c:	f7fb feac 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800a950:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800a952:	e068      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a954:	f107 0314 	add.w	r3, r7, #20
 800a958:	4618      	mov	r0, r3
 800a95a:	f7fd ffb1 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a962:	e060      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a964:	f107 0308 	add.w	r3, r7, #8
 800a968:	4618      	mov	r0, r3
 800a96a:	f7fe f915 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a972:	e058      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a974:	4b7c      	ldr	r3, [pc, #496]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a976:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a97a:	f003 0302 	and.w	r3, r3, #2
 800a97e:	2b02      	cmp	r3, #2
 800a980:	d103      	bne.n	800a98a <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800a982:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a986:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a988:	e04d      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800a98a:	2300      	movs	r3, #0
 800a98c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a98e:	e04a      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800a990:	4b75      	ldr	r3, [pc, #468]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a992:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a996:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a99a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a99e:	d103      	bne.n	800a9a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800a9a0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800a9a4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800a9a6:	e03e      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a9ac:	e03b      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a9ae:	4b6e      	ldr	r3, [pc, #440]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a9b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a9b4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a9b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a9ba:	4b6b      	ldr	r3, [pc, #428]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f003 0302 	and.w	r3, r3, #2
 800a9c2:	2b02      	cmp	r3, #2
 800a9c4:	d10c      	bne.n	800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800a9c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d109      	bne.n	800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a9cc:	4b66      	ldr	r3, [pc, #408]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	08db      	lsrs	r3, r3, #3
 800a9d2:	f003 0303 	and.w	r3, r3, #3
 800a9d6:	4a65      	ldr	r2, [pc, #404]	@ (800ab6c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800a9d8:	fa22 f303 	lsr.w	r3, r2, r3
 800a9dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9de:	e01e      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a9e0:	4b61      	ldr	r3, [pc, #388]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9ec:	d106      	bne.n	800a9fc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 800a9ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9f4:	d102      	bne.n	800a9fc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a9f6:	4b5e      	ldr	r3, [pc, #376]	@ (800ab70 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800a9f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9fa:	e010      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a9fc:	4b5a      	ldr	r3, [pc, #360]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa08:	d106      	bne.n	800aa18 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800aa0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aa10:	d102      	bne.n	800aa18 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800aa12:	4b58      	ldr	r3, [pc, #352]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800aa14:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa16:	e002      	b.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800aa1c:	e003      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 800aa1e:	e002      	b.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 800aa20:	2300      	movs	r3, #0
 800aa22:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aa24:	bf00      	nop
          }
        }
        break;
 800aa26:	f000 bd6e 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800aa2a:	4b4f      	ldr	r3, [pc, #316]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800aa2c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800aa30:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800aa34:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa38:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800aa3c:	d056      	beq.n	800aaec <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800aa3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa40:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800aa44:	f200 808b 	bhi.w	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800aa48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa4e:	d03e      	beq.n	800aace <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800aa50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa52:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa56:	f200 8082 	bhi.w	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800aa5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aa60:	d027      	beq.n	800aab2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800aa62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa64:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aa68:	d879      	bhi.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800aa6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa70:	d017      	beq.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800aa72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa78:	d871      	bhi.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800aa7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d004      	beq.n	800aa8a <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800aa80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aa86:	d004      	beq.n	800aa92 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800aa88:	e069      	b.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>

        switch (srcclk)
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800aa8a:	f7fb fe0d 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800aa8e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800aa90:	e068      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa92:	f107 0314 	add.w	r3, r7, #20
 800aa96:	4618      	mov	r0, r3
 800aa98:	f7fd ff12 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aaa0:	e060      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aaa2:	f107 0308 	add.w	r3, r7, #8
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7fe f876 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aab0:	e058      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800aab2:	4b2d      	ldr	r3, [pc, #180]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800aab4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aab8:	f003 0302 	and.w	r3, r3, #2
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d103      	bne.n	800aac8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 800aac0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aac4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800aac6:	e04d      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800aac8:	2300      	movs	r3, #0
 800aaca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aacc:	e04a      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800aace:	4b26      	ldr	r3, [pc, #152]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800aad0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aad4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aad8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aadc:	d103      	bne.n	800aae6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800aade:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800aae2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800aae4:	e03e      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800aae6:	2300      	movs	r3, #0
 800aae8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aaea:	e03b      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aaec:	4b1e      	ldr	r3, [pc, #120]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800aaee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aaf2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800aaf6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aaf8:	4b1b      	ldr	r3, [pc, #108]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f003 0302 	and.w	r3, r3, #2
 800ab00:	2b02      	cmp	r3, #2
 800ab02:	d10c      	bne.n	800ab1e <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 800ab04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d109      	bne.n	800ab1e <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ab0a:	4b17      	ldr	r3, [pc, #92]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	08db      	lsrs	r3, r3, #3
 800ab10:	f003 0303 	and.w	r3, r3, #3
 800ab14:	4a15      	ldr	r2, [pc, #84]	@ (800ab6c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800ab16:	fa22 f303 	lsr.w	r3, r2, r3
 800ab1a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab1c:	e01e      	b.n	800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ab1e:	4b12      	ldr	r3, [pc, #72]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ab26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab2a:	d106      	bne.n	800ab3a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800ab2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab32:	d102      	bne.n	800ab3a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ab34:	4b0e      	ldr	r3, [pc, #56]	@ (800ab70 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800ab36:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab38:	e010      	b.n	800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ab3a:	4b0b      	ldr	r3, [pc, #44]	@ (800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab46:	d106      	bne.n	800ab56 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800ab48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab4e:	d102      	bne.n	800ab56 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ab50:	4b08      	ldr	r3, [pc, #32]	@ (800ab74 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800ab52:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab54:	e002      	b.n	800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ab56:	2300      	movs	r3, #0
 800ab58:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ab5a:	e003      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800ab5c:	e002      	b.n	800ab64 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ab62:	bf00      	nop
          }
        }
        break;
 800ab64:	f000 bccf 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ab68:	44020c00 	.word	0x44020c00
 800ab6c:	03d09000 	.word	0x03d09000
 800ab70:	003d0900 	.word	0x003d0900
 800ab74:	007a1200 	.word	0x007a1200
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800ab78:	4b9e      	ldr	r3, [pc, #632]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ab7a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800ab7e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ab82:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab8a:	d056      	beq.n	800ac3a <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800ab8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab92:	f200 808b 	bhi.w	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800ab96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab9c:	d03e      	beq.n	800ac1c <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800ab9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aba4:	f200 8082 	bhi.w	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800aba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abaa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800abae:	d027      	beq.n	800ac00 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 800abb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800abb6:	d879      	bhi.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800abb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abbe:	d017      	beq.n	800abf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 800abc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abc6:	d871      	bhi.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800abc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d004      	beq.n	800abd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800abce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800abd4:	d004      	beq.n	800abe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 800abd6:	e069      	b.n	800acac <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>

        switch (srcclk)
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800abd8:	f7fb fd66 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800abdc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800abde:	e068      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abe0:	f107 0314 	add.w	r3, r7, #20
 800abe4:	4618      	mov	r0, r3
 800abe6:	f7fd fe6b 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abee:	e060      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abf0:	f107 0308 	add.w	r3, r7, #8
 800abf4:	4618      	mov	r0, r3
 800abf6:	f7fd ffcf 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800abfe:	e058      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ac00:	4b7c      	ldr	r3, [pc, #496]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ac02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ac06:	f003 0302 	and.w	r3, r3, #2
 800ac0a:	2b02      	cmp	r3, #2
 800ac0c:	d103      	bne.n	800ac16 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800ac0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac12:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800ac14:	e04d      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800ac16:	2300      	movs	r3, #0
 800ac18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ac1a:	e04a      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800ac1c:	4b75      	ldr	r3, [pc, #468]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ac1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ac22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac2a:	d103      	bne.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 800ac2c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ac30:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800ac32:	e03e      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800ac34:	2300      	movs	r3, #0
 800ac36:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ac38:	e03b      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac3a:	4b6e      	ldr	r3, [pc, #440]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ac3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ac40:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ac44:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac46:	4b6b      	ldr	r3, [pc, #428]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f003 0302 	and.w	r3, r3, #2
 800ac4e:	2b02      	cmp	r3, #2
 800ac50:	d10c      	bne.n	800ac6c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800ac52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d109      	bne.n	800ac6c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ac58:	4b66      	ldr	r3, [pc, #408]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	08db      	lsrs	r3, r3, #3
 800ac5e:	f003 0303 	and.w	r3, r3, #3
 800ac62:	4a65      	ldr	r2, [pc, #404]	@ (800adf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800ac64:	fa22 f303 	lsr.w	r3, r2, r3
 800ac68:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac6a:	e01e      	b.n	800acaa <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac6c:	4b61      	ldr	r3, [pc, #388]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac78:	d106      	bne.n	800ac88 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800ac7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac80:	d102      	bne.n	800ac88 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ac82:	4b5e      	ldr	r3, [pc, #376]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800ac84:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac86:	e010      	b.n	800acaa <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac88:	4b5a      	ldr	r3, [pc, #360]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac94:	d106      	bne.n	800aca4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800ac96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac9c:	d102      	bne.n	800aca4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ac9e:	4b58      	ldr	r3, [pc, #352]	@ (800ae00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800aca0:	637b      	str	r3, [r7, #52]	@ 0x34
 800aca2:	e002      	b.n	800acaa <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800aca4:	2300      	movs	r3, #0
 800aca6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800aca8:	e003      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800acaa:	e002      	b.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800acac:	2300      	movs	r3, #0
 800acae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800acb0:	bf00      	nop
          }
        }
        break;
 800acb2:	f000 bc28 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800acb6:	4b4f      	ldr	r3, [pc, #316]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800acb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800acbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800acc0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800acc2:	4b4c      	ldr	r3, [pc, #304]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acce:	d106      	bne.n	800acde <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 800acd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d103      	bne.n	800acde <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 800acd6:	4b4a      	ldr	r3, [pc, #296]	@ (800ae00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800acd8:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800acda:	f000 bc14 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800acde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ace4:	d108      	bne.n	800acf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ace6:	f107 0320 	add.w	r3, r7, #32
 800acea:	4618      	mov	r0, r3
 800acec:	f7fd fc7c 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800acf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acf4:	f000 bc07 	b.w	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800acf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800acfe:	d107      	bne.n	800ad10 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad00:	f107 0314 	add.w	r3, r7, #20
 800ad04:	4618      	mov	r0, r3
 800ad06:	f7fd fddb 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ad0a:	69bb      	ldr	r3, [r7, #24]
 800ad0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ad0e:	e3fa      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800ad10:	2300      	movs	r3, #0
 800ad12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ad14:	e3f7      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800ad16:	4b37      	ldr	r3, [pc, #220]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ad18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ad1c:	f003 0307 	and.w	r3, r3, #7
 800ad20:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad24:	2b04      	cmp	r3, #4
 800ad26:	d861      	bhi.n	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 800ad28:	a201      	add	r2, pc, #4	@ (adr r2, 800ad30 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800ad2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad2e:	bf00      	nop
 800ad30:	0800ad45 	.word	0x0800ad45
 800ad34:	0800ad55 	.word	0x0800ad55
 800ad38:	0800ad65 	.word	0x0800ad65
 800ad3c:	0800ad75 	.word	0x0800ad75
 800ad40:	0800ad7b 	.word	0x0800ad7b
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad44:	f107 0320 	add.w	r3, r7, #32
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7fd fc4d 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad50:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ad52:	e04e      	b.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad54:	f107 0314 	add.w	r3, r7, #20
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f7fd fdb1 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ad62:	e046      	b.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad64:	f107 0308 	add.w	r3, r7, #8
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f7fd ff15 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ad72:	e03e      	b.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800ad74:	4b23      	ldr	r3, [pc, #140]	@ (800ae04 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800ad76:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ad78:	e03b      	b.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad7a:	4b1e      	ldr	r3, [pc, #120]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ad7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ad80:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ad84:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad86:	4b1b      	ldr	r3, [pc, #108]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	f003 0302 	and.w	r3, r3, #2
 800ad8e:	2b02      	cmp	r3, #2
 800ad90:	d10c      	bne.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800ad92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d109      	bne.n	800adac <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ad98:	4b16      	ldr	r3, [pc, #88]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	08db      	lsrs	r3, r3, #3
 800ad9e:	f003 0303 	and.w	r3, r3, #3
 800ada2:	4a15      	ldr	r2, [pc, #84]	@ (800adf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800ada4:	fa22 f303 	lsr.w	r3, r2, r3
 800ada8:	637b      	str	r3, [r7, #52]	@ 0x34
 800adaa:	e01e      	b.n	800adea <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800adac:	4b11      	ldr	r3, [pc, #68]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800adb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adb8:	d106      	bne.n	800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800adba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adc0:	d102      	bne.n	800adc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800adc2:	4b0e      	ldr	r3, [pc, #56]	@ (800adfc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800adc4:	637b      	str	r3, [r7, #52]	@ 0x34
 800adc6:	e010      	b.n	800adea <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800adc8:	4b0a      	ldr	r3, [pc, #40]	@ (800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800add0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800add4:	d106      	bne.n	800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 800add6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800addc:	d102      	bne.n	800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800adde:	4b08      	ldr	r3, [pc, #32]	@ (800ae00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800ade0:	637b      	str	r3, [r7, #52]	@ 0x34
 800ade2:	e002      	b.n	800adea <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ade4:	2300      	movs	r3, #0
 800ade6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ade8:	e003      	b.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 800adea:	e002      	b.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 800adec:	2300      	movs	r3, #0
 800adee:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800adf0:	bf00      	nop
          }
        }
        break;
 800adf2:	e388      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800adf4:	44020c00 	.word	0x44020c00
 800adf8:	03d09000 	.word	0x03d09000
 800adfc:	003d0900 	.word	0x003d0900
 800ae00:	007a1200 	.word	0x007a1200
 800ae04:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800ae08:	4ba9      	ldr	r3, [pc, #676]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ae0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ae0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ae12:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae16:	2b20      	cmp	r3, #32
 800ae18:	f200 809a 	bhi.w	800af50 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 800ae1c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 800ae1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae22:	bf00      	nop
 800ae24:	0800aea9 	.word	0x0800aea9
 800ae28:	0800af51 	.word	0x0800af51
 800ae2c:	0800af51 	.word	0x0800af51
 800ae30:	0800af51 	.word	0x0800af51
 800ae34:	0800af51 	.word	0x0800af51
 800ae38:	0800af51 	.word	0x0800af51
 800ae3c:	0800af51 	.word	0x0800af51
 800ae40:	0800af51 	.word	0x0800af51
 800ae44:	0800aeb9 	.word	0x0800aeb9
 800ae48:	0800af51 	.word	0x0800af51
 800ae4c:	0800af51 	.word	0x0800af51
 800ae50:	0800af51 	.word	0x0800af51
 800ae54:	0800af51 	.word	0x0800af51
 800ae58:	0800af51 	.word	0x0800af51
 800ae5c:	0800af51 	.word	0x0800af51
 800ae60:	0800af51 	.word	0x0800af51
 800ae64:	0800aec9 	.word	0x0800aec9
 800ae68:	0800af51 	.word	0x0800af51
 800ae6c:	0800af51 	.word	0x0800af51
 800ae70:	0800af51 	.word	0x0800af51
 800ae74:	0800af51 	.word	0x0800af51
 800ae78:	0800af51 	.word	0x0800af51
 800ae7c:	0800af51 	.word	0x0800af51
 800ae80:	0800af51 	.word	0x0800af51
 800ae84:	0800aed9 	.word	0x0800aed9
 800ae88:	0800af51 	.word	0x0800af51
 800ae8c:	0800af51 	.word	0x0800af51
 800ae90:	0800af51 	.word	0x0800af51
 800ae94:	0800af51 	.word	0x0800af51
 800ae98:	0800af51 	.word	0x0800af51
 800ae9c:	0800af51 	.word	0x0800af51
 800aea0:	0800af51 	.word	0x0800af51
 800aea4:	0800aedf 	.word	0x0800aedf
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aea8:	f107 0320 	add.w	r3, r7, #32
 800aeac:	4618      	mov	r0, r3
 800aeae:	f7fd fb9b 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800aeb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aeb6:	e04e      	b.n	800af56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aeb8:	f107 0314 	add.w	r3, r7, #20
 800aebc:	4618      	mov	r0, r3
 800aebe:	f7fd fcff 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aec6:	e046      	b.n	800af56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aec8:	f107 0308 	add.w	r3, r7, #8
 800aecc:	4618      	mov	r0, r3
 800aece:	f7fd fe63 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aed6:	e03e      	b.n	800af56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800aed8:	4b76      	ldr	r3, [pc, #472]	@ (800b0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800aeda:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aedc:	e03b      	b.n	800af56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aede:	4b74      	ldr	r3, [pc, #464]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aee0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800aee4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800aee8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aeea:	4b71      	ldr	r3, [pc, #452]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	f003 0302 	and.w	r3, r3, #2
 800aef2:	2b02      	cmp	r3, #2
 800aef4:	d10c      	bne.n	800af10 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 800aef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d109      	bne.n	800af10 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aefc:	4b6c      	ldr	r3, [pc, #432]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	08db      	lsrs	r3, r3, #3
 800af02:	f003 0303 	and.w	r3, r3, #3
 800af06:	4a6c      	ldr	r2, [pc, #432]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800af08:	fa22 f303 	lsr.w	r3, r2, r3
 800af0c:	637b      	str	r3, [r7, #52]	@ 0x34
 800af0e:	e01e      	b.n	800af4e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800af10:	4b67      	ldr	r3, [pc, #412]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800af18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af1c:	d106      	bne.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800af1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af24:	d102      	bne.n	800af2c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800af26:	4b65      	ldr	r3, [pc, #404]	@ (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800af28:	637b      	str	r3, [r7, #52]	@ 0x34
 800af2a:	e010      	b.n	800af4e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800af2c:	4b60      	ldr	r3, [pc, #384]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af38:	d106      	bne.n	800af48 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800af3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af40:	d102      	bne.n	800af48 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800af42:	4b5f      	ldr	r3, [pc, #380]	@ (800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800af44:	637b      	str	r3, [r7, #52]	@ 0x34
 800af46:	e002      	b.n	800af4e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800af48:	2300      	movs	r3, #0
 800af4a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800af4c:	e003      	b.n	800af56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800af4e:	e002      	b.n	800af56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800af50:	2300      	movs	r3, #0
 800af52:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800af54:	bf00      	nop
          }
        }
        break;
 800af56:	e2d6      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800af58:	4b55      	ldr	r3, [pc, #340]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800af5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af5e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800af62:	633b      	str	r3, [r7, #48]	@ 0x30
 800af64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af6a:	d031      	beq.n	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800af6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af72:	d866      	bhi.n	800b042 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800af74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af76:	2bc0      	cmp	r3, #192	@ 0xc0
 800af78:	d027      	beq.n	800afca <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800af7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af7c:	2bc0      	cmp	r3, #192	@ 0xc0
 800af7e:	d860      	bhi.n	800b042 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800af80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af82:	2b80      	cmp	r3, #128	@ 0x80
 800af84:	d019      	beq.n	800afba <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800af86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af88:	2b80      	cmp	r3, #128	@ 0x80
 800af8a:	d85a      	bhi.n	800b042 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800af8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d003      	beq.n	800af9a <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800af92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af94:	2b40      	cmp	r3, #64	@ 0x40
 800af96:	d008      	beq.n	800afaa <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 800af98:	e053      	b.n	800b042 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af9a:	f107 0320 	add.w	r3, r7, #32
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7fd fb22 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800afa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afa6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afa8:	e04e      	b.n	800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afaa:	f107 0314 	add.w	r3, r7, #20
 800afae:	4618      	mov	r0, r3
 800afb0:	f7fd fc86 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afb8:	e046      	b.n	800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afba:	f107 0308 	add.w	r3, r7, #8
 800afbe:	4618      	mov	r0, r3
 800afc0:	f7fd fdea 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afc8:	e03e      	b.n	800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800afca:	4b3a      	ldr	r3, [pc, #232]	@ (800b0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800afcc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afce:	e03b      	b.n	800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800afd0:	4b37      	ldr	r3, [pc, #220]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800afd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800afd6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800afda:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800afdc:	4b34      	ldr	r3, [pc, #208]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f003 0302 	and.w	r3, r3, #2
 800afe4:	2b02      	cmp	r3, #2
 800afe6:	d10c      	bne.n	800b002 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 800afe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afea:	2b00      	cmp	r3, #0
 800afec:	d109      	bne.n	800b002 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800afee:	4b30      	ldr	r3, [pc, #192]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	08db      	lsrs	r3, r3, #3
 800aff4:	f003 0303 	and.w	r3, r3, #3
 800aff8:	4a2f      	ldr	r2, [pc, #188]	@ (800b0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800affa:	fa22 f303 	lsr.w	r3, r2, r3
 800affe:	637b      	str	r3, [r7, #52]	@ 0x34
 800b000:	e01e      	b.n	800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b002:	4b2b      	ldr	r3, [pc, #172]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b00a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b00e:	d106      	bne.n	800b01e <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 800b010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b016:	d102      	bne.n	800b01e <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b018:	4b28      	ldr	r3, [pc, #160]	@ (800b0bc <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800b01a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b01c:	e010      	b.n	800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b01e:	4b24      	ldr	r3, [pc, #144]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b026:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b02a:	d106      	bne.n	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 800b02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b02e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b032:	d102      	bne.n	800b03a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b034:	4b22      	ldr	r3, [pc, #136]	@ (800b0c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800b036:	637b      	str	r3, [r7, #52]	@ 0x34
 800b038:	e002      	b.n	800b040 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b03a:	2300      	movs	r3, #0
 800b03c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b03e:	e003      	b.n	800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 800b040:	e002      	b.n	800b048 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800b042:	2300      	movs	r3, #0
 800b044:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b046:	bf00      	nop
          }
        }
        break;
 800b048:	e25d      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800b04a:	4b19      	ldr	r3, [pc, #100]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b04c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b050:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800b054:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800b056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d103      	bne.n	800b064 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800b05c:	f7fb fb0e 	bl	800667c <HAL_RCC_GetPCLK2Freq>
 800b060:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800b062:	e250      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800b064:	4b12      	ldr	r3, [pc, #72]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b06c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b070:	d10b      	bne.n	800b08a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800b072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b078:	d107      	bne.n	800b08a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b07a:	f107 0314 	add.w	r3, r7, #20
 800b07e:	4618      	mov	r0, r3
 800b080:	f7fd fc1e 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b084:	69bb      	ldr	r3, [r7, #24]
 800b086:	637b      	str	r3, [r7, #52]	@ 0x34
 800b088:	e04f      	b.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800b08a:	4b09      	ldr	r3, [pc, #36]	@ (800b0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b092:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b096:	d115      	bne.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800b098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b09a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b09e:	d111      	bne.n	800b0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0a0:	f107 0308 	add.w	r3, r7, #8
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	f7fd fd77 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0ae:	e03c      	b.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800b0b0:	44020c00 	.word	0x44020c00
 800b0b4:	00bb8000 	.word	0x00bb8000
 800b0b8:	03d09000 	.word	0x03d09000
 800b0bc:	003d0900 	.word	0x003d0900
 800b0c0:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800b0c4:	4b94      	ldr	r3, [pc, #592]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f003 0302 	and.w	r3, r3, #2
 800b0cc:	2b02      	cmp	r3, #2
 800b0ce:	d10d      	bne.n	800b0ec <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800b0d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0d2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b0d6:	d109      	bne.n	800b0ec <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b0d8:	4b8f      	ldr	r3, [pc, #572]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	08db      	lsrs	r3, r3, #3
 800b0de:	f003 0303 	and.w	r3, r3, #3
 800b0e2:	4a8e      	ldr	r2, [pc, #568]	@ (800b31c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800b0e4:	fa22 f303 	lsr.w	r3, r2, r3
 800b0e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0ea:	e01e      	b.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800b0ec:	4b8a      	ldr	r3, [pc, #552]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b0f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0f8:	d106      	bne.n	800b108 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b100:	d102      	bne.n	800b108 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800b102:	4b87      	ldr	r3, [pc, #540]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800b104:	637b      	str	r3, [r7, #52]	@ 0x34
 800b106:	e010      	b.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800b108:	4b83      	ldr	r3, [pc, #524]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b114:	d106      	bne.n	800b124 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800b116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b118:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800b11c:	d102      	bne.n	800b124 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800b11e:	4b81      	ldr	r3, [pc, #516]	@ (800b324 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800b120:	637b      	str	r3, [r7, #52]	@ 0x34
 800b122:	e002      	b.n	800b12a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800b124:	2300      	movs	r3, #0
 800b126:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b128:	e1ed      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b12a:	e1ec      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800b12c:	4b7a      	ldr	r3, [pc, #488]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b12e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b132:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b136:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800b138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d103      	bne.n	800b146 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800b13e:	f7fb fab3 	bl	80066a8 <HAL_RCC_GetPCLK3Freq>
 800b142:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800b144:	e1df      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800b146:	4b74      	ldr	r3, [pc, #464]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b14e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b152:	d10b      	bne.n	800b16c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800b154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b15a:	d107      	bne.n	800b16c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b15c:	f107 0314 	add.w	r3, r7, #20
 800b160:	4618      	mov	r0, r3
 800b162:	f7fd fbad 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b166:	69bb      	ldr	r3, [r7, #24]
 800b168:	637b      	str	r3, [r7, #52]	@ 0x34
 800b16a:	e045      	b.n	800b1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800b16c:	4b6a      	ldr	r3, [pc, #424]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b174:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b178:	d10b      	bne.n	800b192 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800b17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b180:	d107      	bne.n	800b192 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b182:	f107 0308 	add.w	r3, r7, #8
 800b186:	4618      	mov	r0, r3
 800b188:	f7fd fd06 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b190:	e032      	b.n	800b1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800b192:	4b61      	ldr	r3, [pc, #388]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f003 0302 	and.w	r3, r3, #2
 800b19a:	2b02      	cmp	r3, #2
 800b19c:	d10d      	bne.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800b19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b1a4:	d109      	bne.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b1a6:	4b5c      	ldr	r3, [pc, #368]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	08db      	lsrs	r3, r3, #3
 800b1ac:	f003 0303 	and.w	r3, r3, #3
 800b1b0:	4a5a      	ldr	r2, [pc, #360]	@ (800b31c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800b1b2:	fa22 f303 	lsr.w	r3, r2, r3
 800b1b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1b8:	e01e      	b.n	800b1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800b1ba:	4b57      	ldr	r3, [pc, #348]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b1c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1c6:	d106      	bne.n	800b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800b1c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b1ce:	d102      	bne.n	800b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800b1d0:	4b53      	ldr	r3, [pc, #332]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800b1d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1d4:	e010      	b.n	800b1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800b1d6:	4b50      	ldr	r3, [pc, #320]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1e2:	d106      	bne.n	800b1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800b1e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1e6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b1ea:	d102      	bne.n	800b1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800b1ec:	4b4d      	ldr	r3, [pc, #308]	@ (800b324 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800b1ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1f0:	e002      	b.n	800b1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b1f6:	e186      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b1f8:	e185      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b1fa:	4b47      	ldr	r3, [pc, #284]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b1fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b200:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800b204:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800b206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d103      	bne.n	800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800b20c:	f7fb fa36 	bl	800667c <HAL_RCC_GetPCLK2Freq>
 800b210:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800b212:	e178      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800b214:	4b40      	ldr	r3, [pc, #256]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b21c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b220:	d10b      	bne.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800b222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b224:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b228:	d107      	bne.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b22a:	f107 0314 	add.w	r3, r7, #20
 800b22e:	4618      	mov	r0, r3
 800b230:	f7fd fb46 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	637b      	str	r3, [r7, #52]	@ 0x34
 800b238:	e045      	b.n	800b2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800b23a:	4b37      	ldr	r3, [pc, #220]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b242:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b246:	d10b      	bne.n	800b260 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800b248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b24a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b24e:	d107      	bne.n	800b260 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b250:	f107 0308 	add.w	r3, r7, #8
 800b254:	4618      	mov	r0, r3
 800b256:	f7fd fc9f 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b25e:	e032      	b.n	800b2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800b260:	4b2d      	ldr	r3, [pc, #180]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f003 0302 	and.w	r3, r3, #2
 800b268:	2b02      	cmp	r3, #2
 800b26a:	d10d      	bne.n	800b288 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800b26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800b272:	d109      	bne.n	800b288 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b274:	4b28      	ldr	r3, [pc, #160]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	08db      	lsrs	r3, r3, #3
 800b27a:	f003 0303 	and.w	r3, r3, #3
 800b27e:	4a27      	ldr	r2, [pc, #156]	@ (800b31c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800b280:	fa22 f303 	lsr.w	r3, r2, r3
 800b284:	637b      	str	r3, [r7, #52]	@ 0x34
 800b286:	e01e      	b.n	800b2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800b288:	4b23      	ldr	r3, [pc, #140]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b290:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b294:	d106      	bne.n	800b2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800b296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b298:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b29c:	d102      	bne.n	800b2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800b29e:	4b20      	ldr	r3, [pc, #128]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800b2a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2a2:	e010      	b.n	800b2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800b2a4:	4b1c      	ldr	r3, [pc, #112]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b2b0:	d106      	bne.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800b2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800b2b8:	d102      	bne.n	800b2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800b2ba:	4b1a      	ldr	r3, [pc, #104]	@ (800b324 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800b2bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2be:	e002      	b.n	800b2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b2c4:	e11f      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b2c6:	e11e      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800b2c8:	4b13      	ldr	r3, [pc, #76]	@ (800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800b2ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b2ce:	f003 0303 	and.w	r3, r3, #3
 800b2d2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d6:	2b03      	cmp	r3, #3
 800b2d8:	d85f      	bhi.n	800b39a <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800b2da:	a201      	add	r2, pc, #4	@ (adr r2, 800b2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800b2dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2e0:	0800b2f1 	.word	0x0800b2f1
 800b2e4:	0800b2f9 	.word	0x0800b2f9
 800b2e8:	0800b309 	.word	0x0800b309
 800b2ec:	0800b329 	.word	0x0800b329

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800b2f0:	f7fb f992 	bl	8006618 <HAL_RCC_GetHCLKFreq>
 800b2f4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b2f6:	e053      	b.n	800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b2f8:	f107 0320 	add.w	r3, r7, #32
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7fd f973 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b304:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b306:	e04b      	b.n	800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b308:	f107 0314 	add.w	r3, r7, #20
 800b30c:	4618      	mov	r0, r3
 800b30e:	f7fd fad7 	bl	80088c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800b312:	69fb      	ldr	r3, [r7, #28]
 800b314:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b316:	e043      	b.n	800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800b318:	44020c00 	.word	0x44020c00
 800b31c:	03d09000 	.word	0x03d09000
 800b320:	003d0900 	.word	0x003d0900
 800b324:	007a1200 	.word	0x007a1200
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b328:	4b79      	ldr	r3, [pc, #484]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b32a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b32e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b332:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b334:	4b76      	ldr	r3, [pc, #472]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f003 0302 	and.w	r3, r3, #2
 800b33c:	2b02      	cmp	r3, #2
 800b33e:	d10c      	bne.n	800b35a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800b340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b342:	2b00      	cmp	r3, #0
 800b344:	d109      	bne.n	800b35a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b346:	4b72      	ldr	r3, [pc, #456]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	08db      	lsrs	r3, r3, #3
 800b34c:	f003 0303 	and.w	r3, r3, #3
 800b350:	4a70      	ldr	r2, [pc, #448]	@ (800b514 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800b352:	fa22 f303 	lsr.w	r3, r2, r3
 800b356:	637b      	str	r3, [r7, #52]	@ 0x34
 800b358:	e01e      	b.n	800b398 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b35a:	4b6d      	ldr	r3, [pc, #436]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b362:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b366:	d106      	bne.n	800b376 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800b368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b36a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b36e:	d102      	bne.n	800b376 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b370:	4b69      	ldr	r3, [pc, #420]	@ (800b518 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800b372:	637b      	str	r3, [r7, #52]	@ 0x34
 800b374:	e010      	b.n	800b398 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b376:	4b66      	ldr	r3, [pc, #408]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b37e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b382:	d106      	bne.n	800b392 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800b384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b386:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b38a:	d102      	bne.n	800b392 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b38c:	4b63      	ldr	r3, [pc, #396]	@ (800b51c <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800b38e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b390:	e002      	b.n	800b398 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800b392:	2300      	movs	r3, #0
 800b394:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b396:	e003      	b.n	800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800b398:	e002      	b.n	800b3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800b39a:	2300      	movs	r3, #0
 800b39c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b39e:	bf00      	nop
          }
        }
        break;
 800b3a0:	e0b1      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800b3a2:	4b5b      	ldr	r3, [pc, #364]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b3a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b3a8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b3ac:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800b3ae:	4b58      	ldr	r3, [pc, #352]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b3b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b3b4:	f003 0302 	and.w	r3, r3, #2
 800b3b8:	2b02      	cmp	r3, #2
 800b3ba:	d106      	bne.n	800b3ca <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800b3bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d103      	bne.n	800b3ca <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800b3c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3c8:	e01f      	b.n	800b40a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800b3ca:	4b51      	ldr	r3, [pc, #324]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b3cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b3d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b3d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3d8:	d106      	bne.n	800b3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800b3da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3dc:	2b40      	cmp	r3, #64	@ 0x40
 800b3de:	d103      	bne.n	800b3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800b3e0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b3e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3e6:	e010      	b.n	800b40a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800b3e8:	4b49      	ldr	r3, [pc, #292]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b3f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b3f4:	d106      	bne.n	800b404 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800b3f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f8:	2b80      	cmp	r3, #128	@ 0x80
 800b3fa:	d103      	bne.n	800b404 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800b3fc:	f248 0312 	movw	r3, #32786	@ 0x8012
 800b400:	637b      	str	r3, [r7, #52]	@ 0x34
 800b402:	e002      	b.n	800b40a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800b404:	2300      	movs	r3, #0
 800b406:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800b408:	e07d      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b40a:	e07c      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800b40c:	4b40      	ldr	r3, [pc, #256]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b40e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b412:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b416:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800b418:	4b3d      	ldr	r3, [pc, #244]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b420:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b424:	d105      	bne.n	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800b426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d102      	bne.n	800b432 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800b42c:	4b3c      	ldr	r3, [pc, #240]	@ (800b520 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800b42e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b430:	e031      	b.n	800b496 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800b432:	4b37      	ldr	r3, [pc, #220]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b43a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b43e:	d10a      	bne.n	800b456 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800b440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b442:	2b10      	cmp	r3, #16
 800b444:	d107      	bne.n	800b456 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b446:	f107 0320 	add.w	r3, r7, #32
 800b44a:	4618      	mov	r0, r3
 800b44c:	f7fd f8cc 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b452:	637b      	str	r3, [r7, #52]	@ 0x34
 800b454:	e01f      	b.n	800b496 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800b456:	4b2e      	ldr	r3, [pc, #184]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b458:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b45c:	f003 0302 	and.w	r3, r3, #2
 800b460:	2b02      	cmp	r3, #2
 800b462:	d106      	bne.n	800b472 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800b464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b466:	2b20      	cmp	r3, #32
 800b468:	d103      	bne.n	800b472 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800b46a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b46e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b470:	e011      	b.n	800b496 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800b472:	4b27      	ldr	r3, [pc, #156]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b474:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b478:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b47c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b480:	d106      	bne.n	800b490 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800b482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b484:	2b30      	cmp	r3, #48	@ 0x30
 800b486:	d103      	bne.n	800b490 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800b488:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b48c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b48e:	e002      	b.n	800b496 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800b490:	2300      	movs	r3, #0
 800b492:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800b494:	e037      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b496:	e036      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800b498:	4b1d      	ldr	r3, [pc, #116]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b49a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b49e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b4a2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800b4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a6:	2b10      	cmp	r3, #16
 800b4a8:	d107      	bne.n	800b4ba <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b4aa:	f107 0320 	add.w	r3, r7, #32
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f7fd f89a 	bl	80085e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800b4b8:	e025      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800b4ba:	4b15      	ldr	r3, [pc, #84]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b4c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b4c6:	d10a      	bne.n	800b4de <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800b4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ca:	2b20      	cmp	r3, #32
 800b4cc:	d107      	bne.n	800b4de <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b4ce:	f107 0308 	add.w	r3, r7, #8
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f7fd fb60 	bl	8008b98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4dc:	e00f      	b.n	800b4fe <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800b4de:	4b0c      	ldr	r3, [pc, #48]	@ (800b510 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b4e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4ea:	d105      	bne.n	800b4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800b4ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ee:	2b30      	cmp	r3, #48	@ 0x30
 800b4f0:	d102      	bne.n	800b4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800b4f2:	4b0b      	ldr	r3, [pc, #44]	@ (800b520 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800b4f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4f6:	e002      	b.n	800b4fe <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800b4fc:	e003      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800b4fe:	e002      	b.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800b500:	2300      	movs	r3, #0
 800b502:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b504:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800b506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b508:	4618      	mov	r0, r3
 800b50a:	373c      	adds	r7, #60	@ 0x3c
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd90      	pop	{r4, r7, pc}
 800b510:	44020c00 	.word	0x44020c00
 800b514:	03d09000 	.word	0x03d09000
 800b518:	003d0900 	.word	0x003d0900
 800b51c:	007a1200 	.word	0x007a1200
 800b520:	02dc6c00 	.word	0x02dc6c00

0800b524 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b084      	sub	sp, #16
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800b52c:	4b48      	ldr	r3, [pc, #288]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	4a47      	ldr	r2, [pc, #284]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b532:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b536:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b538:	f7f8 fe74 	bl	8004224 <HAL_GetTick>
 800b53c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b53e:	e008      	b.n	800b552 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b540:	f7f8 fe70 	bl	8004224 <HAL_GetTick>
 800b544:	4602      	mov	r2, r0
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	1ad3      	subs	r3, r2, r3
 800b54a:	2b02      	cmp	r3, #2
 800b54c:	d901      	bls.n	800b552 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800b54e:	2303      	movs	r3, #3
 800b550:	e07a      	b.n	800b648 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b552:	4b3f      	ldr	r3, [pc, #252]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d1f0      	bne.n	800b540 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800b55e:	4b3c      	ldr	r3, [pc, #240]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b562:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b566:	f023 0303 	bic.w	r3, r3, #3
 800b56a:	687a      	ldr	r2, [r7, #4]
 800b56c:	6811      	ldr	r1, [r2, #0]
 800b56e:	687a      	ldr	r2, [r7, #4]
 800b570:	6852      	ldr	r2, [r2, #4]
 800b572:	0212      	lsls	r2, r2, #8
 800b574:	430a      	orrs	r2, r1
 800b576:	4936      	ldr	r1, [pc, #216]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b578:	4313      	orrs	r3, r2
 800b57a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	689b      	ldr	r3, [r3, #8]
 800b580:	3b01      	subs	r3, #1
 800b582:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	68db      	ldr	r3, [r3, #12]
 800b58a:	3b01      	subs	r3, #1
 800b58c:	025b      	lsls	r3, r3, #9
 800b58e:	b29b      	uxth	r3, r3
 800b590:	431a      	orrs	r2, r3
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	691b      	ldr	r3, [r3, #16]
 800b596:	3b01      	subs	r3, #1
 800b598:	041b      	lsls	r3, r3, #16
 800b59a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b59e:	431a      	orrs	r2, r3
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	695b      	ldr	r3, [r3, #20]
 800b5a4:	3b01      	subs	r3, #1
 800b5a6:	061b      	lsls	r3, r3, #24
 800b5a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b5ac:	4928      	ldr	r1, [pc, #160]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800b5b2:	4b27      	ldr	r3, [pc, #156]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5b6:	f023 020c 	bic.w	r2, r3, #12
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	699b      	ldr	r3, [r3, #24]
 800b5be:	4924      	ldr	r1, [pc, #144]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5c0:	4313      	orrs	r3, r2
 800b5c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800b5c4:	4b22      	ldr	r3, [pc, #136]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5c8:	f023 0220 	bic.w	r2, r3, #32
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	69db      	ldr	r3, [r3, #28]
 800b5d0:	491f      	ldr	r1, [pc, #124]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5d2:	4313      	orrs	r3, r2
 800b5d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800b5d6:	4b1e      	ldr	r3, [pc, #120]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5de:	491c      	ldr	r1, [pc, #112]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5e0:	4313      	orrs	r3, r2
 800b5e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800b5e4:	4b1a      	ldr	r3, [pc, #104]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5e8:	4a19      	ldr	r2, [pc, #100]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5ea:	f023 0310 	bic.w	r3, r3, #16
 800b5ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800b5f0:	4b17      	ldr	r3, [pc, #92]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b5f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5f4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b5f8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	6a12      	ldr	r2, [r2, #32]
 800b600:	00d2      	lsls	r2, r2, #3
 800b602:	4913      	ldr	r1, [pc, #76]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b604:	4313      	orrs	r3, r2
 800b606:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800b608:	4b11      	ldr	r3, [pc, #68]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b60a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b60c:	4a10      	ldr	r2, [pc, #64]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b60e:	f043 0310 	orr.w	r3, r3, #16
 800b612:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800b614:	4b0e      	ldr	r3, [pc, #56]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4a0d      	ldr	r2, [pc, #52]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b61a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b61e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b620:	f7f8 fe00 	bl	8004224 <HAL_GetTick>
 800b624:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b626:	e008      	b.n	800b63a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b628:	f7f8 fdfc 	bl	8004224 <HAL_GetTick>
 800b62c:	4602      	mov	r2, r0
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	1ad3      	subs	r3, r2, r3
 800b632:	2b02      	cmp	r3, #2
 800b634:	d901      	bls.n	800b63a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800b636:	2303      	movs	r3, #3
 800b638:	e006      	b.n	800b648 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b63a:	4b05      	ldr	r3, [pc, #20]	@ (800b650 <RCCEx_PLL2_Config+0x12c>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b642:	2b00      	cmp	r3, #0
 800b644:	d0f0      	beq.n	800b628 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800b646:	2300      	movs	r3, #0

}
 800b648:	4618      	mov	r0, r3
 800b64a:	3710      	adds	r7, #16
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	44020c00 	.word	0x44020c00

0800b654 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b084      	sub	sp, #16
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800b65c:	4b48      	ldr	r3, [pc, #288]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a47      	ldr	r2, [pc, #284]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b662:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b666:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b668:	f7f8 fddc 	bl	8004224 <HAL_GetTick>
 800b66c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b66e:	e008      	b.n	800b682 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b670:	f7f8 fdd8 	bl	8004224 <HAL_GetTick>
 800b674:	4602      	mov	r2, r0
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	1ad3      	subs	r3, r2, r3
 800b67a:	2b02      	cmp	r3, #2
 800b67c:	d901      	bls.n	800b682 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800b67e:	2303      	movs	r3, #3
 800b680:	e07a      	b.n	800b778 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b682:	4b3f      	ldr	r3, [pc, #252]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1f0      	bne.n	800b670 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800b68e:	4b3c      	ldr	r3, [pc, #240]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b692:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b696:	f023 0303 	bic.w	r3, r3, #3
 800b69a:	687a      	ldr	r2, [r7, #4]
 800b69c:	6811      	ldr	r1, [r2, #0]
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	6852      	ldr	r2, [r2, #4]
 800b6a2:	0212      	lsls	r2, r2, #8
 800b6a4:	430a      	orrs	r2, r1
 800b6a6:	4936      	ldr	r1, [pc, #216]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	630b      	str	r3, [r1, #48]	@ 0x30
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	689b      	ldr	r3, [r3, #8]
 800b6b0:	3b01      	subs	r3, #1
 800b6b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	68db      	ldr	r3, [r3, #12]
 800b6ba:	3b01      	subs	r3, #1
 800b6bc:	025b      	lsls	r3, r3, #9
 800b6be:	b29b      	uxth	r3, r3
 800b6c0:	431a      	orrs	r2, r3
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	691b      	ldr	r3, [r3, #16]
 800b6c6:	3b01      	subs	r3, #1
 800b6c8:	041b      	lsls	r3, r3, #16
 800b6ca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b6ce:	431a      	orrs	r2, r3
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	695b      	ldr	r3, [r3, #20]
 800b6d4:	3b01      	subs	r3, #1
 800b6d6:	061b      	lsls	r3, r3, #24
 800b6d8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b6dc:	4928      	ldr	r1, [pc, #160]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b6de:	4313      	orrs	r3, r2
 800b6e0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b6e2:	4b27      	ldr	r3, [pc, #156]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b6e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6e6:	f023 020c 	bic.w	r2, r3, #12
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	699b      	ldr	r3, [r3, #24]
 800b6ee:	4924      	ldr	r1, [pc, #144]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800b6f4:	4b22      	ldr	r3, [pc, #136]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b6f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6f8:	f023 0220 	bic.w	r2, r3, #32
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	69db      	ldr	r3, [r3, #28]
 800b700:	491f      	ldr	r1, [pc, #124]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b702:	4313      	orrs	r3, r2
 800b704:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800b706:	4b1e      	ldr	r3, [pc, #120]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b708:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b70e:	491c      	ldr	r1, [pc, #112]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b710:	4313      	orrs	r3, r2
 800b712:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800b714:	4b1a      	ldr	r3, [pc, #104]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b718:	4a19      	ldr	r2, [pc, #100]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b71a:	f023 0310 	bic.w	r3, r3, #16
 800b71e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800b720:	4b17      	ldr	r3, [pc, #92]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b722:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b724:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b728:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	6a12      	ldr	r2, [r2, #32]
 800b730:	00d2      	lsls	r2, r2, #3
 800b732:	4913      	ldr	r1, [pc, #76]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b734:	4313      	orrs	r3, r2
 800b736:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800b738:	4b11      	ldr	r3, [pc, #68]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b73a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b73c:	4a10      	ldr	r2, [pc, #64]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b73e:	f043 0310 	orr.w	r3, r3, #16
 800b742:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800b744:	4b0e      	ldr	r3, [pc, #56]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	4a0d      	ldr	r2, [pc, #52]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b74a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b74e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b750:	f7f8 fd68 	bl	8004224 <HAL_GetTick>
 800b754:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b756:	e008      	b.n	800b76a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b758:	f7f8 fd64 	bl	8004224 <HAL_GetTick>
 800b75c:	4602      	mov	r2, r0
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	1ad3      	subs	r3, r2, r3
 800b762:	2b02      	cmp	r3, #2
 800b764:	d901      	bls.n	800b76a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800b766:	2303      	movs	r3, #3
 800b768:	e006      	b.n	800b778 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b76a:	4b05      	ldr	r3, [pc, #20]	@ (800b780 <RCCEx_PLL3_Config+0x12c>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b772:	2b00      	cmp	r3, #0
 800b774:	d0f0      	beq.n	800b758 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800b776:	2300      	movs	r3, #0
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3710      	adds	r7, #16
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}
 800b780:	44020c00 	.word	0x44020c00

0800b784 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b082      	sub	sp, #8
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d101      	bne.n	800b796 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b792:	2301      	movs	r3, #1
 800b794:	e049      	b.n	800b82a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b79c:	b2db      	uxtb	r3, r3
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d106      	bne.n	800b7b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b7aa:	6878      	ldr	r0, [r7, #4]
 800b7ac:	f7f8 f9f4 	bl	8003b98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2202      	movs	r2, #2
 800b7b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681a      	ldr	r2, [r3, #0]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	3304      	adds	r3, #4
 800b7c0:	4619      	mov	r1, r3
 800b7c2:	4610      	mov	r0, r2
 800b7c4:	f000 faaa 	bl	800bd1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2201      	movs	r2, #1
 800b7dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2201      	movs	r2, #1
 800b804:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2201      	movs	r2, #1
 800b80c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2201      	movs	r2, #1
 800b814:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2201      	movs	r2, #1
 800b81c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2201      	movs	r2, #1
 800b824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b828:	2300      	movs	r3, #0
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3708      	adds	r7, #8
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}
	...

0800b834 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b084      	sub	sp, #16
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d109      	bne.n	800b858 <HAL_TIM_PWM_Start+0x24>
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b84a:	b2db      	uxtb	r3, r3
 800b84c:	2b01      	cmp	r3, #1
 800b84e:	bf14      	ite	ne
 800b850:	2301      	movne	r3, #1
 800b852:	2300      	moveq	r3, #0
 800b854:	b2db      	uxtb	r3, r3
 800b856:	e03c      	b.n	800b8d2 <HAL_TIM_PWM_Start+0x9e>
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	2b04      	cmp	r3, #4
 800b85c:	d109      	bne.n	800b872 <HAL_TIM_PWM_Start+0x3e>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b864:	b2db      	uxtb	r3, r3
 800b866:	2b01      	cmp	r3, #1
 800b868:	bf14      	ite	ne
 800b86a:	2301      	movne	r3, #1
 800b86c:	2300      	moveq	r3, #0
 800b86e:	b2db      	uxtb	r3, r3
 800b870:	e02f      	b.n	800b8d2 <HAL_TIM_PWM_Start+0x9e>
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	2b08      	cmp	r3, #8
 800b876:	d109      	bne.n	800b88c <HAL_TIM_PWM_Start+0x58>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b87e:	b2db      	uxtb	r3, r3
 800b880:	2b01      	cmp	r3, #1
 800b882:	bf14      	ite	ne
 800b884:	2301      	movne	r3, #1
 800b886:	2300      	moveq	r3, #0
 800b888:	b2db      	uxtb	r3, r3
 800b88a:	e022      	b.n	800b8d2 <HAL_TIM_PWM_Start+0x9e>
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	2b0c      	cmp	r3, #12
 800b890:	d109      	bne.n	800b8a6 <HAL_TIM_PWM_Start+0x72>
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b898:	b2db      	uxtb	r3, r3
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	bf14      	ite	ne
 800b89e:	2301      	movne	r3, #1
 800b8a0:	2300      	moveq	r3, #0
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	e015      	b.n	800b8d2 <HAL_TIM_PWM_Start+0x9e>
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	2b10      	cmp	r3, #16
 800b8aa:	d109      	bne.n	800b8c0 <HAL_TIM_PWM_Start+0x8c>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b8b2:	b2db      	uxtb	r3, r3
 800b8b4:	2b01      	cmp	r3, #1
 800b8b6:	bf14      	ite	ne
 800b8b8:	2301      	movne	r3, #1
 800b8ba:	2300      	moveq	r3, #0
 800b8bc:	b2db      	uxtb	r3, r3
 800b8be:	e008      	b.n	800b8d2 <HAL_TIM_PWM_Start+0x9e>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	2b01      	cmp	r3, #1
 800b8ca:	bf14      	ite	ne
 800b8cc:	2301      	movne	r3, #1
 800b8ce:	2300      	moveq	r3, #0
 800b8d0:	b2db      	uxtb	r3, r3
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d001      	beq.n	800b8da <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e0e2      	b.n	800baa0 <HAL_TIM_PWM_Start+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d104      	bne.n	800b8ea <HAL_TIM_PWM_Start+0xb6>
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2202      	movs	r2, #2
 800b8e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b8e8:	e023      	b.n	800b932 <HAL_TIM_PWM_Start+0xfe>
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	2b04      	cmp	r3, #4
 800b8ee:	d104      	bne.n	800b8fa <HAL_TIM_PWM_Start+0xc6>
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2202      	movs	r2, #2
 800b8f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8f8:	e01b      	b.n	800b932 <HAL_TIM_PWM_Start+0xfe>
 800b8fa:	683b      	ldr	r3, [r7, #0]
 800b8fc:	2b08      	cmp	r3, #8
 800b8fe:	d104      	bne.n	800b90a <HAL_TIM_PWM_Start+0xd6>
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2202      	movs	r2, #2
 800b904:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b908:	e013      	b.n	800b932 <HAL_TIM_PWM_Start+0xfe>
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	2b0c      	cmp	r3, #12
 800b90e:	d104      	bne.n	800b91a <HAL_TIM_PWM_Start+0xe6>
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2202      	movs	r2, #2
 800b914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b918:	e00b      	b.n	800b932 <HAL_TIM_PWM_Start+0xfe>
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	2b10      	cmp	r3, #16
 800b91e:	d104      	bne.n	800b92a <HAL_TIM_PWM_Start+0xf6>
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2202      	movs	r2, #2
 800b924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b928:	e003      	b.n	800b932 <HAL_TIM_PWM_Start+0xfe>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2202      	movs	r2, #2
 800b92e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	2201      	movs	r2, #1
 800b938:	6839      	ldr	r1, [r7, #0]
 800b93a:	4618      	mov	r0, r3
 800b93c:	f000 feee 	bl	800c71c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a58      	ldr	r2, [pc, #352]	@ (800baa8 <HAL_TIM_PWM_Start+0x274>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d02c      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4a57      	ldr	r2, [pc, #348]	@ (800baac <HAL_TIM_PWM_Start+0x278>)
 800b950:	4293      	cmp	r3, r2
 800b952:	d027      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	4a55      	ldr	r2, [pc, #340]	@ (800bab0 <HAL_TIM_PWM_Start+0x27c>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d022      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4a54      	ldr	r2, [pc, #336]	@ (800bab4 <HAL_TIM_PWM_Start+0x280>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d01d      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4a52      	ldr	r2, [pc, #328]	@ (800bab8 <HAL_TIM_PWM_Start+0x284>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d018      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	4a51      	ldr	r2, [pc, #324]	@ (800babc <HAL_TIM_PWM_Start+0x288>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d013      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	4a4f      	ldr	r2, [pc, #316]	@ (800bac0 <HAL_TIM_PWM_Start+0x28c>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d00e      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4a4e      	ldr	r2, [pc, #312]	@ (800bac4 <HAL_TIM_PWM_Start+0x290>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d009      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	4a4c      	ldr	r2, [pc, #304]	@ (800bac8 <HAL_TIM_PWM_Start+0x294>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d004      	beq.n	800b9a4 <HAL_TIM_PWM_Start+0x170>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	4a4b      	ldr	r2, [pc, #300]	@ (800bacc <HAL_TIM_PWM_Start+0x298>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d101      	bne.n	800b9a8 <HAL_TIM_PWM_Start+0x174>
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	e000      	b.n	800b9aa <HAL_TIM_PWM_Start+0x176>
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d007      	beq.n	800b9be <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b9bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	4a39      	ldr	r2, [pc, #228]	@ (800baa8 <HAL_TIM_PWM_Start+0x274>)
 800b9c4:	4293      	cmp	r3, r2
 800b9c6:	d04a      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	4a37      	ldr	r2, [pc, #220]	@ (800baac <HAL_TIM_PWM_Start+0x278>)
 800b9ce:	4293      	cmp	r3, r2
 800b9d0:	d045      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9da:	d040      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b9e4:	d03b      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	4a39      	ldr	r2, [pc, #228]	@ (800bad0 <HAL_TIM_PWM_Start+0x29c>)
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d036      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	4a37      	ldr	r2, [pc, #220]	@ (800bad4 <HAL_TIM_PWM_Start+0x2a0>)
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	d031      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	4a36      	ldr	r2, [pc, #216]	@ (800bad8 <HAL_TIM_PWM_Start+0x2a4>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d02c      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	4a34      	ldr	r2, [pc, #208]	@ (800badc <HAL_TIM_PWM_Start+0x2a8>)
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d027      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	4a33      	ldr	r2, [pc, #204]	@ (800bae0 <HAL_TIM_PWM_Start+0x2ac>)
 800ba14:	4293      	cmp	r3, r2
 800ba16:	d022      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	4a31      	ldr	r2, [pc, #196]	@ (800bae4 <HAL_TIM_PWM_Start+0x2b0>)
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d01d      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4a22      	ldr	r2, [pc, #136]	@ (800bab0 <HAL_TIM_PWM_Start+0x27c>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d018      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	4a20      	ldr	r2, [pc, #128]	@ (800bab4 <HAL_TIM_PWM_Start+0x280>)
 800ba32:	4293      	cmp	r3, r2
 800ba34:	d013      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	4a2b      	ldr	r2, [pc, #172]	@ (800bae8 <HAL_TIM_PWM_Start+0x2b4>)
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	d00e      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	4a29      	ldr	r2, [pc, #164]	@ (800baec <HAL_TIM_PWM_Start+0x2b8>)
 800ba46:	4293      	cmp	r3, r2
 800ba48:	d009      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	4a1a      	ldr	r2, [pc, #104]	@ (800bab8 <HAL_TIM_PWM_Start+0x284>)
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d004      	beq.n	800ba5e <HAL_TIM_PWM_Start+0x22a>
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	4a18      	ldr	r2, [pc, #96]	@ (800babc <HAL_TIM_PWM_Start+0x288>)
 800ba5a:	4293      	cmp	r3, r2
 800ba5c:	d115      	bne.n	800ba8a <HAL_TIM_PWM_Start+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	689a      	ldr	r2, [r3, #8]
 800ba64:	4b22      	ldr	r3, [pc, #136]	@ (800baf0 <HAL_TIM_PWM_Start+0x2bc>)
 800ba66:	4013      	ands	r3, r2
 800ba68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2b06      	cmp	r3, #6
 800ba6e:	d015      	beq.n	800ba9c <HAL_TIM_PWM_Start+0x268>
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba76:	d011      	beq.n	800ba9c <HAL_TIM_PWM_Start+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	681a      	ldr	r2, [r3, #0]
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f042 0201 	orr.w	r2, r2, #1
 800ba86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba88:	e008      	b.n	800ba9c <HAL_TIM_PWM_Start+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	681a      	ldr	r2, [r3, #0]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	f042 0201 	orr.w	r2, r2, #1
 800ba98:	601a      	str	r2, [r3, #0]
 800ba9a:	e000      	b.n	800ba9e <HAL_TIM_PWM_Start+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ba9e:	2300      	movs	r3, #0
}
 800baa0:	4618      	mov	r0, r3
 800baa2:	3710      	adds	r7, #16
 800baa4:	46bd      	mov	sp, r7
 800baa6:	bd80      	pop	{r7, pc}
 800baa8:	40012c00 	.word	0x40012c00
 800baac:	50012c00 	.word	0x50012c00
 800bab0:	40013400 	.word	0x40013400
 800bab4:	50013400 	.word	0x50013400
 800bab8:	40014000 	.word	0x40014000
 800babc:	50014000 	.word	0x50014000
 800bac0:	40014400 	.word	0x40014400
 800bac4:	50014400 	.word	0x50014400
 800bac8:	40014800 	.word	0x40014800
 800bacc:	50014800 	.word	0x50014800
 800bad0:	40000400 	.word	0x40000400
 800bad4:	50000400 	.word	0x50000400
 800bad8:	40000800 	.word	0x40000800
 800badc:	50000800 	.word	0x50000800
 800bae0:	40000c00 	.word	0x40000c00
 800bae4:	50000c00 	.word	0x50000c00
 800bae8:	40001800 	.word	0x40001800
 800baec:	50001800 	.word	0x50001800
 800baf0:	00010007 	.word	0x00010007

0800baf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b086      	sub	sp, #24
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	60f8      	str	r0, [r7, #12]
 800bafc:	60b9      	str	r1, [r7, #8]
 800bafe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bb00:	2300      	movs	r3, #0
 800bb02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	d101      	bne.n	800bb12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bb0e:	2302      	movs	r3, #2
 800bb10:	e0ff      	b.n	800bd12 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	2201      	movs	r2, #1
 800bb16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2b14      	cmp	r3, #20
 800bb1e:	f200 80f0 	bhi.w	800bd02 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bb22:	a201      	add	r2, pc, #4	@ (adr r2, 800bb28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bb24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb28:	0800bb7d 	.word	0x0800bb7d
 800bb2c:	0800bd03 	.word	0x0800bd03
 800bb30:	0800bd03 	.word	0x0800bd03
 800bb34:	0800bd03 	.word	0x0800bd03
 800bb38:	0800bbbd 	.word	0x0800bbbd
 800bb3c:	0800bd03 	.word	0x0800bd03
 800bb40:	0800bd03 	.word	0x0800bd03
 800bb44:	0800bd03 	.word	0x0800bd03
 800bb48:	0800bbff 	.word	0x0800bbff
 800bb4c:	0800bd03 	.word	0x0800bd03
 800bb50:	0800bd03 	.word	0x0800bd03
 800bb54:	0800bd03 	.word	0x0800bd03
 800bb58:	0800bc3f 	.word	0x0800bc3f
 800bb5c:	0800bd03 	.word	0x0800bd03
 800bb60:	0800bd03 	.word	0x0800bd03
 800bb64:	0800bd03 	.word	0x0800bd03
 800bb68:	0800bc81 	.word	0x0800bc81
 800bb6c:	0800bd03 	.word	0x0800bd03
 800bb70:	0800bd03 	.word	0x0800bd03
 800bb74:	0800bd03 	.word	0x0800bd03
 800bb78:	0800bcc1 	.word	0x0800bcc1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	68b9      	ldr	r1, [r7, #8]
 800bb82:	4618      	mov	r0, r3
 800bb84:	f000 f9f4 	bl	800bf70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	699a      	ldr	r2, [r3, #24]
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f042 0208 	orr.w	r2, r2, #8
 800bb96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	699a      	ldr	r2, [r3, #24]
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	f022 0204 	bic.w	r2, r2, #4
 800bba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	6999      	ldr	r1, [r3, #24]
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	691a      	ldr	r2, [r3, #16]
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	430a      	orrs	r2, r1
 800bbb8:	619a      	str	r2, [r3, #24]
      break;
 800bbba:	e0a5      	b.n	800bd08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	68b9      	ldr	r1, [r7, #8]
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f000 fa96 	bl	800c0f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	699a      	ldr	r2, [r3, #24]
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bbd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	699a      	ldr	r2, [r3, #24]
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bbe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	6999      	ldr	r1, [r3, #24]
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	691b      	ldr	r3, [r3, #16]
 800bbf2:	021a      	lsls	r2, r3, #8
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	430a      	orrs	r2, r1
 800bbfa:	619a      	str	r2, [r3, #24]
      break;
 800bbfc:	e084      	b.n	800bd08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	68b9      	ldr	r1, [r7, #8]
 800bc04:	4618      	mov	r0, r3
 800bc06:	f000 fb25 	bl	800c254 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	69da      	ldr	r2, [r3, #28]
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f042 0208 	orr.w	r2, r2, #8
 800bc18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	69da      	ldr	r2, [r3, #28]
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	f022 0204 	bic.w	r2, r2, #4
 800bc28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	69d9      	ldr	r1, [r3, #28]
 800bc30:	68bb      	ldr	r3, [r7, #8]
 800bc32:	691a      	ldr	r2, [r3, #16]
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	430a      	orrs	r2, r1
 800bc3a:	61da      	str	r2, [r3, #28]
      break;
 800bc3c:	e064      	b.n	800bd08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	68b9      	ldr	r1, [r7, #8]
 800bc44:	4618      	mov	r0, r3
 800bc46:	f000 fbb3 	bl	800c3b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	69da      	ldr	r2, [r3, #28]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	69da      	ldr	r2, [r3, #28]
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	69d9      	ldr	r1, [r3, #28]
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	691b      	ldr	r3, [r3, #16]
 800bc74:	021a      	lsls	r2, r3, #8
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	430a      	orrs	r2, r1
 800bc7c:	61da      	str	r2, [r3, #28]
      break;
 800bc7e:	e043      	b.n	800bd08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	68b9      	ldr	r1, [r7, #8]
 800bc86:	4618      	mov	r0, r3
 800bc88:	f000 fc42 	bl	800c510 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f042 0208 	orr.w	r2, r2, #8
 800bc9a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f022 0204 	bic.w	r2, r2, #4
 800bcaa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	691a      	ldr	r2, [r3, #16]
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	430a      	orrs	r2, r1
 800bcbc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bcbe:	e023      	b.n	800bd08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	68b9      	ldr	r1, [r7, #8]
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f000 fca4 	bl	800c614 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bcda:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bcea:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	691b      	ldr	r3, [r3, #16]
 800bcf6:	021a      	lsls	r2, r3, #8
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	430a      	orrs	r2, r1
 800bcfe:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800bd00:	e002      	b.n	800bd08 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bd02:	2301      	movs	r3, #1
 800bd04:	75fb      	strb	r3, [r7, #23]
      break;
 800bd06:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bd10:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd12:	4618      	mov	r0, r3
 800bd14:	3718      	adds	r7, #24
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}
 800bd1a:	bf00      	nop

0800bd1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	b085      	sub	sp, #20
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
 800bd24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	4a7a      	ldr	r2, [pc, #488]	@ (800bf18 <TIM_Base_SetConfig+0x1fc>)
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d02b      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	4a79      	ldr	r2, [pc, #484]	@ (800bf1c <TIM_Base_SetConfig+0x200>)
 800bd38:	4293      	cmp	r3, r2
 800bd3a:	d027      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd42:	d023      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd4a:	d01f      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	4a74      	ldr	r2, [pc, #464]	@ (800bf20 <TIM_Base_SetConfig+0x204>)
 800bd50:	4293      	cmp	r3, r2
 800bd52:	d01b      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	4a73      	ldr	r2, [pc, #460]	@ (800bf24 <TIM_Base_SetConfig+0x208>)
 800bd58:	4293      	cmp	r3, r2
 800bd5a:	d017      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	4a72      	ldr	r2, [pc, #456]	@ (800bf28 <TIM_Base_SetConfig+0x20c>)
 800bd60:	4293      	cmp	r3, r2
 800bd62:	d013      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	4a71      	ldr	r2, [pc, #452]	@ (800bf2c <TIM_Base_SetConfig+0x210>)
 800bd68:	4293      	cmp	r3, r2
 800bd6a:	d00f      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	4a70      	ldr	r2, [pc, #448]	@ (800bf30 <TIM_Base_SetConfig+0x214>)
 800bd70:	4293      	cmp	r3, r2
 800bd72:	d00b      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	4a6f      	ldr	r2, [pc, #444]	@ (800bf34 <TIM_Base_SetConfig+0x218>)
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d007      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	4a6e      	ldr	r2, [pc, #440]	@ (800bf38 <TIM_Base_SetConfig+0x21c>)
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d003      	beq.n	800bd8c <TIM_Base_SetConfig+0x70>
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	4a6d      	ldr	r2, [pc, #436]	@ (800bf3c <TIM_Base_SetConfig+0x220>)
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d108      	bne.n	800bd9e <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	685b      	ldr	r3, [r3, #4]
 800bd98:	68fa      	ldr	r2, [r7, #12]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	4a5d      	ldr	r2, [pc, #372]	@ (800bf18 <TIM_Base_SetConfig+0x1fc>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d05b      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	4a5c      	ldr	r2, [pc, #368]	@ (800bf1c <TIM_Base_SetConfig+0x200>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d057      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdb4:	d053      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bdbc:	d04f      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	4a57      	ldr	r2, [pc, #348]	@ (800bf20 <TIM_Base_SetConfig+0x204>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d04b      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	4a56      	ldr	r2, [pc, #344]	@ (800bf24 <TIM_Base_SetConfig+0x208>)
 800bdca:	4293      	cmp	r3, r2
 800bdcc:	d047      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	4a55      	ldr	r2, [pc, #340]	@ (800bf28 <TIM_Base_SetConfig+0x20c>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d043      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	4a54      	ldr	r2, [pc, #336]	@ (800bf2c <TIM_Base_SetConfig+0x210>)
 800bdda:	4293      	cmp	r3, r2
 800bddc:	d03f      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4a53      	ldr	r2, [pc, #332]	@ (800bf30 <TIM_Base_SetConfig+0x214>)
 800bde2:	4293      	cmp	r3, r2
 800bde4:	d03b      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	4a52      	ldr	r2, [pc, #328]	@ (800bf34 <TIM_Base_SetConfig+0x218>)
 800bdea:	4293      	cmp	r3, r2
 800bdec:	d037      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	4a51      	ldr	r2, [pc, #324]	@ (800bf38 <TIM_Base_SetConfig+0x21c>)
 800bdf2:	4293      	cmp	r3, r2
 800bdf4:	d033      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	4a50      	ldr	r2, [pc, #320]	@ (800bf3c <TIM_Base_SetConfig+0x220>)
 800bdfa:	4293      	cmp	r3, r2
 800bdfc:	d02f      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	4a4f      	ldr	r2, [pc, #316]	@ (800bf40 <TIM_Base_SetConfig+0x224>)
 800be02:	4293      	cmp	r3, r2
 800be04:	d02b      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	4a4e      	ldr	r2, [pc, #312]	@ (800bf44 <TIM_Base_SetConfig+0x228>)
 800be0a:	4293      	cmp	r3, r2
 800be0c:	d027      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	4a4d      	ldr	r2, [pc, #308]	@ (800bf48 <TIM_Base_SetConfig+0x22c>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d023      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	4a4c      	ldr	r2, [pc, #304]	@ (800bf4c <TIM_Base_SetConfig+0x230>)
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d01f      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	4a4b      	ldr	r2, [pc, #300]	@ (800bf50 <TIM_Base_SetConfig+0x234>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d01b      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	4a4a      	ldr	r2, [pc, #296]	@ (800bf54 <TIM_Base_SetConfig+0x238>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d017      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	4a49      	ldr	r2, [pc, #292]	@ (800bf58 <TIM_Base_SetConfig+0x23c>)
 800be32:	4293      	cmp	r3, r2
 800be34:	d013      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	4a48      	ldr	r2, [pc, #288]	@ (800bf5c <TIM_Base_SetConfig+0x240>)
 800be3a:	4293      	cmp	r3, r2
 800be3c:	d00f      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	4a47      	ldr	r2, [pc, #284]	@ (800bf60 <TIM_Base_SetConfig+0x244>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d00b      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	4a46      	ldr	r2, [pc, #280]	@ (800bf64 <TIM_Base_SetConfig+0x248>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d007      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	4a45      	ldr	r2, [pc, #276]	@ (800bf68 <TIM_Base_SetConfig+0x24c>)
 800be52:	4293      	cmp	r3, r2
 800be54:	d003      	beq.n	800be5e <TIM_Base_SetConfig+0x142>
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	4a44      	ldr	r2, [pc, #272]	@ (800bf6c <TIM_Base_SetConfig+0x250>)
 800be5a:	4293      	cmp	r3, r2
 800be5c:	d108      	bne.n	800be70 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	68db      	ldr	r3, [r3, #12]
 800be6a:	68fa      	ldr	r2, [r7, #12]
 800be6c:	4313      	orrs	r3, r2
 800be6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	695b      	ldr	r3, [r3, #20]
 800be7a:	4313      	orrs	r3, r2
 800be7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	68fa      	ldr	r2, [r7, #12]
 800be82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	689a      	ldr	r2, [r3, #8]
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	681a      	ldr	r2, [r3, #0]
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	4a20      	ldr	r2, [pc, #128]	@ (800bf18 <TIM_Base_SetConfig+0x1fc>)
 800be98:	4293      	cmp	r3, r2
 800be9a:	d023      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	4a1f      	ldr	r2, [pc, #124]	@ (800bf1c <TIM_Base_SetConfig+0x200>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d01f      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	4a24      	ldr	r2, [pc, #144]	@ (800bf38 <TIM_Base_SetConfig+0x21c>)
 800bea8:	4293      	cmp	r3, r2
 800beaa:	d01b      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	4a23      	ldr	r2, [pc, #140]	@ (800bf3c <TIM_Base_SetConfig+0x220>)
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d017      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	4a28      	ldr	r2, [pc, #160]	@ (800bf58 <TIM_Base_SetConfig+0x23c>)
 800beb8:	4293      	cmp	r3, r2
 800beba:	d013      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	4a27      	ldr	r2, [pc, #156]	@ (800bf5c <TIM_Base_SetConfig+0x240>)
 800bec0:	4293      	cmp	r3, r2
 800bec2:	d00f      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	4a26      	ldr	r2, [pc, #152]	@ (800bf60 <TIM_Base_SetConfig+0x244>)
 800bec8:	4293      	cmp	r3, r2
 800beca:	d00b      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	4a25      	ldr	r2, [pc, #148]	@ (800bf64 <TIM_Base_SetConfig+0x248>)
 800bed0:	4293      	cmp	r3, r2
 800bed2:	d007      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	4a24      	ldr	r2, [pc, #144]	@ (800bf68 <TIM_Base_SetConfig+0x24c>)
 800bed8:	4293      	cmp	r3, r2
 800beda:	d003      	beq.n	800bee4 <TIM_Base_SetConfig+0x1c8>
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	4a23      	ldr	r2, [pc, #140]	@ (800bf6c <TIM_Base_SetConfig+0x250>)
 800bee0:	4293      	cmp	r3, r2
 800bee2:	d103      	bne.n	800beec <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	691a      	ldr	r2, [r3, #16]
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2201      	movs	r2, #1
 800bef0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	691b      	ldr	r3, [r3, #16]
 800bef6:	f003 0301 	and.w	r3, r3, #1
 800befa:	2b01      	cmp	r3, #1
 800befc:	d105      	bne.n	800bf0a <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	691b      	ldr	r3, [r3, #16]
 800bf02:	f023 0201 	bic.w	r2, r3, #1
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	611a      	str	r2, [r3, #16]
  }
}
 800bf0a:	bf00      	nop
 800bf0c:	3714      	adds	r7, #20
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf14:	4770      	bx	lr
 800bf16:	bf00      	nop
 800bf18:	40012c00 	.word	0x40012c00
 800bf1c:	50012c00 	.word	0x50012c00
 800bf20:	40000400 	.word	0x40000400
 800bf24:	50000400 	.word	0x50000400
 800bf28:	40000800 	.word	0x40000800
 800bf2c:	50000800 	.word	0x50000800
 800bf30:	40000c00 	.word	0x40000c00
 800bf34:	50000c00 	.word	0x50000c00
 800bf38:	40013400 	.word	0x40013400
 800bf3c:	50013400 	.word	0x50013400
 800bf40:	40001800 	.word	0x40001800
 800bf44:	50001800 	.word	0x50001800
 800bf48:	40001c00 	.word	0x40001c00
 800bf4c:	50001c00 	.word	0x50001c00
 800bf50:	40002000 	.word	0x40002000
 800bf54:	50002000 	.word	0x50002000
 800bf58:	40014000 	.word	0x40014000
 800bf5c:	50014000 	.word	0x50014000
 800bf60:	40014400 	.word	0x40014400
 800bf64:	50014400 	.word	0x50014400
 800bf68:	40014800 	.word	0x40014800
 800bf6c:	50014800 	.word	0x50014800

0800bf70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b087      	sub	sp, #28
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
 800bf78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6a1b      	ldr	r3, [r3, #32]
 800bf7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6a1b      	ldr	r3, [r3, #32]
 800bf84:	f023 0201 	bic.w	r2, r3, #1
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	685b      	ldr	r3, [r3, #4]
 800bf90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	699b      	ldr	r3, [r3, #24]
 800bf96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	f023 0303 	bic.w	r3, r3, #3
 800bfaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	68fa      	ldr	r2, [r7, #12]
 800bfb2:	4313      	orrs	r3, r2
 800bfb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	f023 0302 	bic.w	r3, r3, #2
 800bfbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	689b      	ldr	r3, [r3, #8]
 800bfc2:	697a      	ldr	r2, [r7, #20]
 800bfc4:	4313      	orrs	r3, r2
 800bfc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	4a40      	ldr	r2, [pc, #256]	@ (800c0cc <TIM_OC1_SetConfig+0x15c>)
 800bfcc:	4293      	cmp	r3, r2
 800bfce:	d023      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	4a3f      	ldr	r2, [pc, #252]	@ (800c0d0 <TIM_OC1_SetConfig+0x160>)
 800bfd4:	4293      	cmp	r3, r2
 800bfd6:	d01f      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	4a3e      	ldr	r2, [pc, #248]	@ (800c0d4 <TIM_OC1_SetConfig+0x164>)
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	d01b      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	4a3d      	ldr	r2, [pc, #244]	@ (800c0d8 <TIM_OC1_SetConfig+0x168>)
 800bfe4:	4293      	cmp	r3, r2
 800bfe6:	d017      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	4a3c      	ldr	r2, [pc, #240]	@ (800c0dc <TIM_OC1_SetConfig+0x16c>)
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d013      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	4a3b      	ldr	r2, [pc, #236]	@ (800c0e0 <TIM_OC1_SetConfig+0x170>)
 800bff4:	4293      	cmp	r3, r2
 800bff6:	d00f      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	4a3a      	ldr	r2, [pc, #232]	@ (800c0e4 <TIM_OC1_SetConfig+0x174>)
 800bffc:	4293      	cmp	r3, r2
 800bffe:	d00b      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	4a39      	ldr	r2, [pc, #228]	@ (800c0e8 <TIM_OC1_SetConfig+0x178>)
 800c004:	4293      	cmp	r3, r2
 800c006:	d007      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	4a38      	ldr	r2, [pc, #224]	@ (800c0ec <TIM_OC1_SetConfig+0x17c>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d003      	beq.n	800c018 <TIM_OC1_SetConfig+0xa8>
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	4a37      	ldr	r2, [pc, #220]	@ (800c0f0 <TIM_OC1_SetConfig+0x180>)
 800c014:	4293      	cmp	r3, r2
 800c016:	d10c      	bne.n	800c032 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	f023 0308 	bic.w	r3, r3, #8
 800c01e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	68db      	ldr	r3, [r3, #12]
 800c024:	697a      	ldr	r2, [r7, #20]
 800c026:	4313      	orrs	r3, r2
 800c028:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	f023 0304 	bic.w	r3, r3, #4
 800c030:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	4a25      	ldr	r2, [pc, #148]	@ (800c0cc <TIM_OC1_SetConfig+0x15c>)
 800c036:	4293      	cmp	r3, r2
 800c038:	d023      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	4a24      	ldr	r2, [pc, #144]	@ (800c0d0 <TIM_OC1_SetConfig+0x160>)
 800c03e:	4293      	cmp	r3, r2
 800c040:	d01f      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	4a23      	ldr	r2, [pc, #140]	@ (800c0d4 <TIM_OC1_SetConfig+0x164>)
 800c046:	4293      	cmp	r3, r2
 800c048:	d01b      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	4a22      	ldr	r2, [pc, #136]	@ (800c0d8 <TIM_OC1_SetConfig+0x168>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d017      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	4a21      	ldr	r2, [pc, #132]	@ (800c0dc <TIM_OC1_SetConfig+0x16c>)
 800c056:	4293      	cmp	r3, r2
 800c058:	d013      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	4a20      	ldr	r2, [pc, #128]	@ (800c0e0 <TIM_OC1_SetConfig+0x170>)
 800c05e:	4293      	cmp	r3, r2
 800c060:	d00f      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	4a1f      	ldr	r2, [pc, #124]	@ (800c0e4 <TIM_OC1_SetConfig+0x174>)
 800c066:	4293      	cmp	r3, r2
 800c068:	d00b      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	4a1e      	ldr	r2, [pc, #120]	@ (800c0e8 <TIM_OC1_SetConfig+0x178>)
 800c06e:	4293      	cmp	r3, r2
 800c070:	d007      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	4a1d      	ldr	r2, [pc, #116]	@ (800c0ec <TIM_OC1_SetConfig+0x17c>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d003      	beq.n	800c082 <TIM_OC1_SetConfig+0x112>
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	4a1c      	ldr	r2, [pc, #112]	@ (800c0f0 <TIM_OC1_SetConfig+0x180>)
 800c07e:	4293      	cmp	r3, r2
 800c080:	d111      	bne.n	800c0a6 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c082:	693b      	ldr	r3, [r7, #16]
 800c084:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c088:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c090:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	695b      	ldr	r3, [r3, #20]
 800c096:	693a      	ldr	r2, [r7, #16]
 800c098:	4313      	orrs	r3, r2
 800c09a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	699b      	ldr	r3, [r3, #24]
 800c0a0:	693a      	ldr	r2, [r7, #16]
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	693a      	ldr	r2, [r7, #16]
 800c0aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	68fa      	ldr	r2, [r7, #12]
 800c0b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	685a      	ldr	r2, [r3, #4]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	697a      	ldr	r2, [r7, #20]
 800c0be:	621a      	str	r2, [r3, #32]
}
 800c0c0:	bf00      	nop
 800c0c2:	371c      	adds	r7, #28
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ca:	4770      	bx	lr
 800c0cc:	40012c00 	.word	0x40012c00
 800c0d0:	50012c00 	.word	0x50012c00
 800c0d4:	40013400 	.word	0x40013400
 800c0d8:	50013400 	.word	0x50013400
 800c0dc:	40014000 	.word	0x40014000
 800c0e0:	50014000 	.word	0x50014000
 800c0e4:	40014400 	.word	0x40014400
 800c0e8:	50014400 	.word	0x50014400
 800c0ec:	40014800 	.word	0x40014800
 800c0f0:	50014800 	.word	0x50014800

0800c0f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b087      	sub	sp, #28
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
 800c0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	6a1b      	ldr	r3, [r3, #32]
 800c102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	6a1b      	ldr	r3, [r3, #32]
 800c108:	f023 0210 	bic.w	r2, r3, #16
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	699b      	ldr	r3, [r3, #24]
 800c11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c122:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c12e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c130:	683b      	ldr	r3, [r7, #0]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	021b      	lsls	r3, r3, #8
 800c136:	68fa      	ldr	r2, [r7, #12]
 800c138:	4313      	orrs	r3, r2
 800c13a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	f023 0320 	bic.w	r3, r3, #32
 800c142:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	689b      	ldr	r3, [r3, #8]
 800c148:	011b      	lsls	r3, r3, #4
 800c14a:	697a      	ldr	r2, [r7, #20]
 800c14c:	4313      	orrs	r3, r2
 800c14e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	4a36      	ldr	r2, [pc, #216]	@ (800c22c <TIM_OC2_SetConfig+0x138>)
 800c154:	4293      	cmp	r3, r2
 800c156:	d00b      	beq.n	800c170 <TIM_OC2_SetConfig+0x7c>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	4a35      	ldr	r2, [pc, #212]	@ (800c230 <TIM_OC2_SetConfig+0x13c>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d007      	beq.n	800c170 <TIM_OC2_SetConfig+0x7c>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	4a34      	ldr	r2, [pc, #208]	@ (800c234 <TIM_OC2_SetConfig+0x140>)
 800c164:	4293      	cmp	r3, r2
 800c166:	d003      	beq.n	800c170 <TIM_OC2_SetConfig+0x7c>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	4a33      	ldr	r2, [pc, #204]	@ (800c238 <TIM_OC2_SetConfig+0x144>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d10d      	bne.n	800c18c <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c170:	697b      	ldr	r3, [r7, #20]
 800c172:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	68db      	ldr	r3, [r3, #12]
 800c17c:	011b      	lsls	r3, r3, #4
 800c17e:	697a      	ldr	r2, [r7, #20]
 800c180:	4313      	orrs	r3, r2
 800c182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c18a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	4a27      	ldr	r2, [pc, #156]	@ (800c22c <TIM_OC2_SetConfig+0x138>)
 800c190:	4293      	cmp	r3, r2
 800c192:	d023      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	4a26      	ldr	r2, [pc, #152]	@ (800c230 <TIM_OC2_SetConfig+0x13c>)
 800c198:	4293      	cmp	r3, r2
 800c19a:	d01f      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	4a25      	ldr	r2, [pc, #148]	@ (800c234 <TIM_OC2_SetConfig+0x140>)
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d01b      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	4a24      	ldr	r2, [pc, #144]	@ (800c238 <TIM_OC2_SetConfig+0x144>)
 800c1a8:	4293      	cmp	r3, r2
 800c1aa:	d017      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	4a23      	ldr	r2, [pc, #140]	@ (800c23c <TIM_OC2_SetConfig+0x148>)
 800c1b0:	4293      	cmp	r3, r2
 800c1b2:	d013      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	4a22      	ldr	r2, [pc, #136]	@ (800c240 <TIM_OC2_SetConfig+0x14c>)
 800c1b8:	4293      	cmp	r3, r2
 800c1ba:	d00f      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	4a21      	ldr	r2, [pc, #132]	@ (800c244 <TIM_OC2_SetConfig+0x150>)
 800c1c0:	4293      	cmp	r3, r2
 800c1c2:	d00b      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	4a20      	ldr	r2, [pc, #128]	@ (800c248 <TIM_OC2_SetConfig+0x154>)
 800c1c8:	4293      	cmp	r3, r2
 800c1ca:	d007      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	4a1f      	ldr	r2, [pc, #124]	@ (800c24c <TIM_OC2_SetConfig+0x158>)
 800c1d0:	4293      	cmp	r3, r2
 800c1d2:	d003      	beq.n	800c1dc <TIM_OC2_SetConfig+0xe8>
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	4a1e      	ldr	r2, [pc, #120]	@ (800c250 <TIM_OC2_SetConfig+0x15c>)
 800c1d8:	4293      	cmp	r3, r2
 800c1da:	d113      	bne.n	800c204 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c1dc:	693b      	ldr	r3, [r7, #16]
 800c1de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c1e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c1ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	695b      	ldr	r3, [r3, #20]
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	693a      	ldr	r2, [r7, #16]
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	699b      	ldr	r3, [r3, #24]
 800c1fc:	009b      	lsls	r3, r3, #2
 800c1fe:	693a      	ldr	r2, [r7, #16]
 800c200:	4313      	orrs	r3, r2
 800c202:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	693a      	ldr	r2, [r7, #16]
 800c208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	68fa      	ldr	r2, [r7, #12]
 800c20e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	685a      	ldr	r2, [r3, #4]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	697a      	ldr	r2, [r7, #20]
 800c21c:	621a      	str	r2, [r3, #32]
}
 800c21e:	bf00      	nop
 800c220:	371c      	adds	r7, #28
 800c222:	46bd      	mov	sp, r7
 800c224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c228:	4770      	bx	lr
 800c22a:	bf00      	nop
 800c22c:	40012c00 	.word	0x40012c00
 800c230:	50012c00 	.word	0x50012c00
 800c234:	40013400 	.word	0x40013400
 800c238:	50013400 	.word	0x50013400
 800c23c:	40014000 	.word	0x40014000
 800c240:	50014000 	.word	0x50014000
 800c244:	40014400 	.word	0x40014400
 800c248:	50014400 	.word	0x50014400
 800c24c:	40014800 	.word	0x40014800
 800c250:	50014800 	.word	0x50014800

0800c254 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c254:	b480      	push	{r7}
 800c256:	b087      	sub	sp, #28
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
 800c25c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6a1b      	ldr	r3, [r3, #32]
 800c262:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6a1b      	ldr	r3, [r3, #32]
 800c268:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	685b      	ldr	r3, [r3, #4]
 800c274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	69db      	ldr	r3, [r3, #28]
 800c27a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	f023 0303 	bic.w	r3, r3, #3
 800c28e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	68fa      	ldr	r2, [r7, #12]
 800c296:	4313      	orrs	r3, r2
 800c298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c29a:	697b      	ldr	r3, [r7, #20]
 800c29c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c2a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	689b      	ldr	r3, [r3, #8]
 800c2a6:	021b      	lsls	r3, r3, #8
 800c2a8:	697a      	ldr	r2, [r7, #20]
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	4a35      	ldr	r2, [pc, #212]	@ (800c388 <TIM_OC3_SetConfig+0x134>)
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d00b      	beq.n	800c2ce <TIM_OC3_SetConfig+0x7a>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	4a34      	ldr	r2, [pc, #208]	@ (800c38c <TIM_OC3_SetConfig+0x138>)
 800c2ba:	4293      	cmp	r3, r2
 800c2bc:	d007      	beq.n	800c2ce <TIM_OC3_SetConfig+0x7a>
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	4a33      	ldr	r2, [pc, #204]	@ (800c390 <TIM_OC3_SetConfig+0x13c>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d003      	beq.n	800c2ce <TIM_OC3_SetConfig+0x7a>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	4a32      	ldr	r2, [pc, #200]	@ (800c394 <TIM_OC3_SetConfig+0x140>)
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d10d      	bne.n	800c2ea <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c2d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	68db      	ldr	r3, [r3, #12]
 800c2da:	021b      	lsls	r3, r3, #8
 800c2dc:	697a      	ldr	r2, [r7, #20]
 800c2de:	4313      	orrs	r3, r2
 800c2e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c2e2:	697b      	ldr	r3, [r7, #20]
 800c2e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c2e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	4a26      	ldr	r2, [pc, #152]	@ (800c388 <TIM_OC3_SetConfig+0x134>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d023      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	4a25      	ldr	r2, [pc, #148]	@ (800c38c <TIM_OC3_SetConfig+0x138>)
 800c2f6:	4293      	cmp	r3, r2
 800c2f8:	d01f      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	4a24      	ldr	r2, [pc, #144]	@ (800c390 <TIM_OC3_SetConfig+0x13c>)
 800c2fe:	4293      	cmp	r3, r2
 800c300:	d01b      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	4a23      	ldr	r2, [pc, #140]	@ (800c394 <TIM_OC3_SetConfig+0x140>)
 800c306:	4293      	cmp	r3, r2
 800c308:	d017      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	4a22      	ldr	r2, [pc, #136]	@ (800c398 <TIM_OC3_SetConfig+0x144>)
 800c30e:	4293      	cmp	r3, r2
 800c310:	d013      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	4a21      	ldr	r2, [pc, #132]	@ (800c39c <TIM_OC3_SetConfig+0x148>)
 800c316:	4293      	cmp	r3, r2
 800c318:	d00f      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	4a20      	ldr	r2, [pc, #128]	@ (800c3a0 <TIM_OC3_SetConfig+0x14c>)
 800c31e:	4293      	cmp	r3, r2
 800c320:	d00b      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	4a1f      	ldr	r2, [pc, #124]	@ (800c3a4 <TIM_OC3_SetConfig+0x150>)
 800c326:	4293      	cmp	r3, r2
 800c328:	d007      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	4a1e      	ldr	r2, [pc, #120]	@ (800c3a8 <TIM_OC3_SetConfig+0x154>)
 800c32e:	4293      	cmp	r3, r2
 800c330:	d003      	beq.n	800c33a <TIM_OC3_SetConfig+0xe6>
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	4a1d      	ldr	r2, [pc, #116]	@ (800c3ac <TIM_OC3_SetConfig+0x158>)
 800c336:	4293      	cmp	r3, r2
 800c338:	d113      	bne.n	800c362 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c340:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c348:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	695b      	ldr	r3, [r3, #20]
 800c34e:	011b      	lsls	r3, r3, #4
 800c350:	693a      	ldr	r2, [r7, #16]
 800c352:	4313      	orrs	r3, r2
 800c354:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	699b      	ldr	r3, [r3, #24]
 800c35a:	011b      	lsls	r3, r3, #4
 800c35c:	693a      	ldr	r2, [r7, #16]
 800c35e:	4313      	orrs	r3, r2
 800c360:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	693a      	ldr	r2, [r7, #16]
 800c366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	68fa      	ldr	r2, [r7, #12]
 800c36c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	685a      	ldr	r2, [r3, #4]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	697a      	ldr	r2, [r7, #20]
 800c37a:	621a      	str	r2, [r3, #32]
}
 800c37c:	bf00      	nop
 800c37e:	371c      	adds	r7, #28
 800c380:	46bd      	mov	sp, r7
 800c382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c386:	4770      	bx	lr
 800c388:	40012c00 	.word	0x40012c00
 800c38c:	50012c00 	.word	0x50012c00
 800c390:	40013400 	.word	0x40013400
 800c394:	50013400 	.word	0x50013400
 800c398:	40014000 	.word	0x40014000
 800c39c:	50014000 	.word	0x50014000
 800c3a0:	40014400 	.word	0x40014400
 800c3a4:	50014400 	.word	0x50014400
 800c3a8:	40014800 	.word	0x40014800
 800c3ac:	50014800 	.word	0x50014800

0800c3b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b087      	sub	sp, #28
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
 800c3b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6a1b      	ldr	r3, [r3, #32]
 800c3be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	6a1b      	ldr	r3, [r3, #32]
 800c3c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	685b      	ldr	r3, [r3, #4]
 800c3d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	69db      	ldr	r3, [r3, #28]
 800c3d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c3de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c3ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	021b      	lsls	r3, r3, #8
 800c3f2:	68fa      	ldr	r2, [r7, #12]
 800c3f4:	4313      	orrs	r3, r2
 800c3f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c3f8:	697b      	ldr	r3, [r7, #20]
 800c3fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c3fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	689b      	ldr	r3, [r3, #8]
 800c404:	031b      	lsls	r3, r3, #12
 800c406:	697a      	ldr	r2, [r7, #20]
 800c408:	4313      	orrs	r3, r2
 800c40a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	4a36      	ldr	r2, [pc, #216]	@ (800c4e8 <TIM_OC4_SetConfig+0x138>)
 800c410:	4293      	cmp	r3, r2
 800c412:	d00b      	beq.n	800c42c <TIM_OC4_SetConfig+0x7c>
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	4a35      	ldr	r2, [pc, #212]	@ (800c4ec <TIM_OC4_SetConfig+0x13c>)
 800c418:	4293      	cmp	r3, r2
 800c41a:	d007      	beq.n	800c42c <TIM_OC4_SetConfig+0x7c>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	4a34      	ldr	r2, [pc, #208]	@ (800c4f0 <TIM_OC4_SetConfig+0x140>)
 800c420:	4293      	cmp	r3, r2
 800c422:	d003      	beq.n	800c42c <TIM_OC4_SetConfig+0x7c>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	4a33      	ldr	r2, [pc, #204]	@ (800c4f4 <TIM_OC4_SetConfig+0x144>)
 800c428:	4293      	cmp	r3, r2
 800c42a:	d10d      	bne.n	800c448 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800c42c:	697b      	ldr	r3, [r7, #20]
 800c42e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c432:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	68db      	ldr	r3, [r3, #12]
 800c438:	031b      	lsls	r3, r3, #12
 800c43a:	697a      	ldr	r2, [r7, #20]
 800c43c:	4313      	orrs	r3, r2
 800c43e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c446:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	4a27      	ldr	r2, [pc, #156]	@ (800c4e8 <TIM_OC4_SetConfig+0x138>)
 800c44c:	4293      	cmp	r3, r2
 800c44e:	d023      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	4a26      	ldr	r2, [pc, #152]	@ (800c4ec <TIM_OC4_SetConfig+0x13c>)
 800c454:	4293      	cmp	r3, r2
 800c456:	d01f      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	4a25      	ldr	r2, [pc, #148]	@ (800c4f0 <TIM_OC4_SetConfig+0x140>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d01b      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	4a24      	ldr	r2, [pc, #144]	@ (800c4f4 <TIM_OC4_SetConfig+0x144>)
 800c464:	4293      	cmp	r3, r2
 800c466:	d017      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	4a23      	ldr	r2, [pc, #140]	@ (800c4f8 <TIM_OC4_SetConfig+0x148>)
 800c46c:	4293      	cmp	r3, r2
 800c46e:	d013      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	4a22      	ldr	r2, [pc, #136]	@ (800c4fc <TIM_OC4_SetConfig+0x14c>)
 800c474:	4293      	cmp	r3, r2
 800c476:	d00f      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	4a21      	ldr	r2, [pc, #132]	@ (800c500 <TIM_OC4_SetConfig+0x150>)
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d00b      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	4a20      	ldr	r2, [pc, #128]	@ (800c504 <TIM_OC4_SetConfig+0x154>)
 800c484:	4293      	cmp	r3, r2
 800c486:	d007      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	4a1f      	ldr	r2, [pc, #124]	@ (800c508 <TIM_OC4_SetConfig+0x158>)
 800c48c:	4293      	cmp	r3, r2
 800c48e:	d003      	beq.n	800c498 <TIM_OC4_SetConfig+0xe8>
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	4a1e      	ldr	r2, [pc, #120]	@ (800c50c <TIM_OC4_SetConfig+0x15c>)
 800c494:	4293      	cmp	r3, r2
 800c496:	d113      	bne.n	800c4c0 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c498:	693b      	ldr	r3, [r7, #16]
 800c49a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c49e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c4a6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	695b      	ldr	r3, [r3, #20]
 800c4ac:	019b      	lsls	r3, r3, #6
 800c4ae:	693a      	ldr	r2, [r7, #16]
 800c4b0:	4313      	orrs	r3, r2
 800c4b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	699b      	ldr	r3, [r3, #24]
 800c4b8:	019b      	lsls	r3, r3, #6
 800c4ba:	693a      	ldr	r2, [r7, #16]
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	693a      	ldr	r2, [r7, #16]
 800c4c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	68fa      	ldr	r2, [r7, #12]
 800c4ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	685a      	ldr	r2, [r3, #4]
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	697a      	ldr	r2, [r7, #20]
 800c4d8:	621a      	str	r2, [r3, #32]
}
 800c4da:	bf00      	nop
 800c4dc:	371c      	adds	r7, #28
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e4:	4770      	bx	lr
 800c4e6:	bf00      	nop
 800c4e8:	40012c00 	.word	0x40012c00
 800c4ec:	50012c00 	.word	0x50012c00
 800c4f0:	40013400 	.word	0x40013400
 800c4f4:	50013400 	.word	0x50013400
 800c4f8:	40014000 	.word	0x40014000
 800c4fc:	50014000 	.word	0x50014000
 800c500:	40014400 	.word	0x40014400
 800c504:	50014400 	.word	0x50014400
 800c508:	40014800 	.word	0x40014800
 800c50c:	50014800 	.word	0x50014800

0800c510 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c510:	b480      	push	{r7}
 800c512:	b087      	sub	sp, #28
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
 800c518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6a1b      	ldr	r3, [r3, #32]
 800c51e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6a1b      	ldr	r3, [r3, #32]
 800c524:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c53e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	68fa      	ldr	r2, [r7, #12]
 800c54a:	4313      	orrs	r3, r2
 800c54c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c54e:	693b      	ldr	r3, [r7, #16]
 800c550:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c554:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	689b      	ldr	r3, [r3, #8]
 800c55a:	041b      	lsls	r3, r3, #16
 800c55c:	693a      	ldr	r2, [r7, #16]
 800c55e:	4313      	orrs	r3, r2
 800c560:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	4a21      	ldr	r2, [pc, #132]	@ (800c5ec <TIM_OC5_SetConfig+0xdc>)
 800c566:	4293      	cmp	r3, r2
 800c568:	d023      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	4a20      	ldr	r2, [pc, #128]	@ (800c5f0 <TIM_OC5_SetConfig+0xe0>)
 800c56e:	4293      	cmp	r3, r2
 800c570:	d01f      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	4a1f      	ldr	r2, [pc, #124]	@ (800c5f4 <TIM_OC5_SetConfig+0xe4>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d01b      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	4a1e      	ldr	r2, [pc, #120]	@ (800c5f8 <TIM_OC5_SetConfig+0xe8>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d017      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	4a1d      	ldr	r2, [pc, #116]	@ (800c5fc <TIM_OC5_SetConfig+0xec>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d013      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	4a1c      	ldr	r2, [pc, #112]	@ (800c600 <TIM_OC5_SetConfig+0xf0>)
 800c58e:	4293      	cmp	r3, r2
 800c590:	d00f      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	4a1b      	ldr	r2, [pc, #108]	@ (800c604 <TIM_OC5_SetConfig+0xf4>)
 800c596:	4293      	cmp	r3, r2
 800c598:	d00b      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	4a1a      	ldr	r2, [pc, #104]	@ (800c608 <TIM_OC5_SetConfig+0xf8>)
 800c59e:	4293      	cmp	r3, r2
 800c5a0:	d007      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	4a19      	ldr	r2, [pc, #100]	@ (800c60c <TIM_OC5_SetConfig+0xfc>)
 800c5a6:	4293      	cmp	r3, r2
 800c5a8:	d003      	beq.n	800c5b2 <TIM_OC5_SetConfig+0xa2>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	4a18      	ldr	r2, [pc, #96]	@ (800c610 <TIM_OC5_SetConfig+0x100>)
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	d109      	bne.n	800c5c6 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c5b2:	697b      	ldr	r3, [r7, #20]
 800c5b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c5b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	695b      	ldr	r3, [r3, #20]
 800c5be:	021b      	lsls	r3, r3, #8
 800c5c0:	697a      	ldr	r2, [r7, #20]
 800c5c2:	4313      	orrs	r3, r2
 800c5c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	697a      	ldr	r2, [r7, #20]
 800c5ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	68fa      	ldr	r2, [r7, #12]
 800c5d0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	685a      	ldr	r2, [r3, #4]
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	693a      	ldr	r2, [r7, #16]
 800c5de:	621a      	str	r2, [r3, #32]
}
 800c5e0:	bf00      	nop
 800c5e2:	371c      	adds	r7, #28
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ea:	4770      	bx	lr
 800c5ec:	40012c00 	.word	0x40012c00
 800c5f0:	50012c00 	.word	0x50012c00
 800c5f4:	40013400 	.word	0x40013400
 800c5f8:	50013400 	.word	0x50013400
 800c5fc:	40014000 	.word	0x40014000
 800c600:	50014000 	.word	0x50014000
 800c604:	40014400 	.word	0x40014400
 800c608:	50014400 	.word	0x50014400
 800c60c:	40014800 	.word	0x40014800
 800c610:	50014800 	.word	0x50014800

0800c614 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c614:	b480      	push	{r7}
 800c616:	b087      	sub	sp, #28
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
 800c61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6a1b      	ldr	r3, [r3, #32]
 800c622:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	6a1b      	ldr	r3, [r3, #32]
 800c628:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	685b      	ldr	r3, [r3, #4]
 800c634:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c63a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c642:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	021b      	lsls	r3, r3, #8
 800c64e:	68fa      	ldr	r2, [r7, #12]
 800c650:	4313      	orrs	r3, r2
 800c652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c654:	693b      	ldr	r3, [r7, #16]
 800c656:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c65a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	689b      	ldr	r3, [r3, #8]
 800c660:	051b      	lsls	r3, r3, #20
 800c662:	693a      	ldr	r2, [r7, #16]
 800c664:	4313      	orrs	r3, r2
 800c666:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	4a22      	ldr	r2, [pc, #136]	@ (800c6f4 <TIM_OC6_SetConfig+0xe0>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d023      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	4a21      	ldr	r2, [pc, #132]	@ (800c6f8 <TIM_OC6_SetConfig+0xe4>)
 800c674:	4293      	cmp	r3, r2
 800c676:	d01f      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	4a20      	ldr	r2, [pc, #128]	@ (800c6fc <TIM_OC6_SetConfig+0xe8>)
 800c67c:	4293      	cmp	r3, r2
 800c67e:	d01b      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	4a1f      	ldr	r2, [pc, #124]	@ (800c700 <TIM_OC6_SetConfig+0xec>)
 800c684:	4293      	cmp	r3, r2
 800c686:	d017      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	4a1e      	ldr	r2, [pc, #120]	@ (800c704 <TIM_OC6_SetConfig+0xf0>)
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d013      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	4a1d      	ldr	r2, [pc, #116]	@ (800c708 <TIM_OC6_SetConfig+0xf4>)
 800c694:	4293      	cmp	r3, r2
 800c696:	d00f      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	4a1c      	ldr	r2, [pc, #112]	@ (800c70c <TIM_OC6_SetConfig+0xf8>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d00b      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	4a1b      	ldr	r2, [pc, #108]	@ (800c710 <TIM_OC6_SetConfig+0xfc>)
 800c6a4:	4293      	cmp	r3, r2
 800c6a6:	d007      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	4a1a      	ldr	r2, [pc, #104]	@ (800c714 <TIM_OC6_SetConfig+0x100>)
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	d003      	beq.n	800c6b8 <TIM_OC6_SetConfig+0xa4>
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	4a19      	ldr	r2, [pc, #100]	@ (800c718 <TIM_OC6_SetConfig+0x104>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d109      	bne.n	800c6cc <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c6b8:	697b      	ldr	r3, [r7, #20]
 800c6ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c6be:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	695b      	ldr	r3, [r3, #20]
 800c6c4:	029b      	lsls	r3, r3, #10
 800c6c6:	697a      	ldr	r2, [r7, #20]
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	697a      	ldr	r2, [r7, #20]
 800c6d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	68fa      	ldr	r2, [r7, #12]
 800c6d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	685a      	ldr	r2, [r3, #4]
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	693a      	ldr	r2, [r7, #16]
 800c6e4:	621a      	str	r2, [r3, #32]
}
 800c6e6:	bf00      	nop
 800c6e8:	371c      	adds	r7, #28
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f0:	4770      	bx	lr
 800c6f2:	bf00      	nop
 800c6f4:	40012c00 	.word	0x40012c00
 800c6f8:	50012c00 	.word	0x50012c00
 800c6fc:	40013400 	.word	0x40013400
 800c700:	50013400 	.word	0x50013400
 800c704:	40014000 	.word	0x40014000
 800c708:	50014000 	.word	0x50014000
 800c70c:	40014400 	.word	0x40014400
 800c710:	50014400 	.word	0x50014400
 800c714:	40014800 	.word	0x40014800
 800c718:	50014800 	.word	0x50014800

0800c71c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b087      	sub	sp, #28
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	f003 031f 	and.w	r3, r3, #31
 800c72e:	2201      	movs	r2, #1
 800c730:	fa02 f303 	lsl.w	r3, r2, r3
 800c734:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	6a1a      	ldr	r2, [r3, #32]
 800c73a:	697b      	ldr	r3, [r7, #20]
 800c73c:	43db      	mvns	r3, r3
 800c73e:	401a      	ands	r2, r3
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	6a1a      	ldr	r2, [r3, #32]
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	f003 031f 	and.w	r3, r3, #31
 800c74e:	6879      	ldr	r1, [r7, #4]
 800c750:	fa01 f303 	lsl.w	r3, r1, r3
 800c754:	431a      	orrs	r2, r3
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	621a      	str	r2, [r3, #32]
}
 800c75a:	bf00      	nop
 800c75c:	371c      	adds	r7, #28
 800c75e:	46bd      	mov	sp, r7
 800c760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c764:	4770      	bx	lr
	...

0800c768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c768:	b480      	push	{r7}
 800c76a:	b085      	sub	sp, #20
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
 800c770:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c778:	2b01      	cmp	r3, #1
 800c77a:	d101      	bne.n	800c780 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c77c:	2302      	movs	r3, #2
 800c77e:	e0a1      	b.n	800c8c4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2201      	movs	r2, #1
 800c784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2202      	movs	r2, #2
 800c78c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	685b      	ldr	r3, [r3, #4]
 800c796:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	4a4a      	ldr	r2, [pc, #296]	@ (800c8d0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800c7a6:	4293      	cmp	r3, r2
 800c7a8:	d00e      	beq.n	800c7c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	4a49      	ldr	r2, [pc, #292]	@ (800c8d4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d009      	beq.n	800c7c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	4a47      	ldr	r2, [pc, #284]	@ (800c8d8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800c7ba:	4293      	cmp	r3, r2
 800c7bc:	d004      	beq.n	800c7c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	4a46      	ldr	r2, [pc, #280]	@ (800c8dc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800c7c4:	4293      	cmp	r3, r2
 800c7c6:	d108      	bne.n	800c7da <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c7ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	68fa      	ldr	r2, [r7, #12]
 800c7d6:	4313      	orrs	r3, r2
 800c7d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c7e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	68fa      	ldr	r2, [r7, #12]
 800c7ec:	4313      	orrs	r3, r2
 800c7ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	68fa      	ldr	r2, [r7, #12]
 800c7f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	4a34      	ldr	r2, [pc, #208]	@ (800c8d0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d04a      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	4a33      	ldr	r2, [pc, #204]	@ (800c8d4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800c808:	4293      	cmp	r3, r2
 800c80a:	d045      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c814:	d040      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c81e:	d03b      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4a2e      	ldr	r2, [pc, #184]	@ (800c8e0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d036      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	4a2d      	ldr	r2, [pc, #180]	@ (800c8e4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800c830:	4293      	cmp	r3, r2
 800c832:	d031      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	4a2b      	ldr	r2, [pc, #172]	@ (800c8e8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800c83a:	4293      	cmp	r3, r2
 800c83c:	d02c      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	4a2a      	ldr	r2, [pc, #168]	@ (800c8ec <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800c844:	4293      	cmp	r3, r2
 800c846:	d027      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	4a28      	ldr	r2, [pc, #160]	@ (800c8f0 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800c84e:	4293      	cmp	r3, r2
 800c850:	d022      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4a27      	ldr	r2, [pc, #156]	@ (800c8f4 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800c858:	4293      	cmp	r3, r2
 800c85a:	d01d      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	4a1d      	ldr	r2, [pc, #116]	@ (800c8d8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800c862:	4293      	cmp	r3, r2
 800c864:	d018      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	4a1c      	ldr	r2, [pc, #112]	@ (800c8dc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800c86c:	4293      	cmp	r3, r2
 800c86e:	d013      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	4a20      	ldr	r2, [pc, #128]	@ (800c8f8 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800c876:	4293      	cmp	r3, r2
 800c878:	d00e      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	4a1f      	ldr	r2, [pc, #124]	@ (800c8fc <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800c880:	4293      	cmp	r3, r2
 800c882:	d009      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	4a1d      	ldr	r2, [pc, #116]	@ (800c900 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800c88a:	4293      	cmp	r3, r2
 800c88c:	d004      	beq.n	800c898 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	4a1c      	ldr	r2, [pc, #112]	@ (800c904 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800c894:	4293      	cmp	r3, r2
 800c896:	d10c      	bne.n	800c8b2 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c89e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	689b      	ldr	r3, [r3, #8]
 800c8a4:	68ba      	ldr	r2, [r7, #8]
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	68ba      	ldr	r2, [r7, #8]
 800c8b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	2201      	movs	r2, #1
 800c8b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c8c2:	2300      	movs	r3, #0
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3714      	adds	r7, #20
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr
 800c8d0:	40012c00 	.word	0x40012c00
 800c8d4:	50012c00 	.word	0x50012c00
 800c8d8:	40013400 	.word	0x40013400
 800c8dc:	50013400 	.word	0x50013400
 800c8e0:	40000400 	.word	0x40000400
 800c8e4:	50000400 	.word	0x50000400
 800c8e8:	40000800 	.word	0x40000800
 800c8ec:	50000800 	.word	0x50000800
 800c8f0:	40000c00 	.word	0x40000c00
 800c8f4:	50000c00 	.word	0x50000c00
 800c8f8:	40001800 	.word	0x40001800
 800c8fc:	50001800 	.word	0x50001800
 800c900:	40014000 	.word	0x40014000
 800c904:	50014000 	.word	0x50014000

0800c908 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b082      	sub	sp, #8
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d101      	bne.n	800c91a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c916:	2301      	movs	r3, #1
 800c918:	e042      	b.n	800c9a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c920:	2b00      	cmp	r3, #0
 800c922:	d106      	bne.n	800c932 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2200      	movs	r2, #0
 800c928:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c92c:	6878      	ldr	r0, [r7, #4]
 800c92e:	f7f7 f98b 	bl	8003c48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2224      	movs	r2, #36	@ 0x24
 800c936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	681a      	ldr	r2, [r3, #0]
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f022 0201 	bic.w	r2, r2, #1
 800c948:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d002      	beq.n	800c958 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f000 fe24 	bl	800d5a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f000 fc33 	bl	800d1c4 <UART_SetConfig>
 800c95e:	4603      	mov	r3, r0
 800c960:	2b01      	cmp	r3, #1
 800c962:	d101      	bne.n	800c968 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c964:	2301      	movs	r3, #1
 800c966:	e01b      	b.n	800c9a0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	685a      	ldr	r2, [r3, #4]
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c976:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	689a      	ldr	r2, [r3, #8]
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c986:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	681a      	ldr	r2, [r3, #0]
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	f042 0201 	orr.w	r2, r2, #1
 800c996:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c998:	6878      	ldr	r0, [r7, #4]
 800c99a:	f000 fea3 	bl	800d6e4 <UART_CheckIdleState>
 800c99e:	4603      	mov	r3, r0
}
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	3708      	adds	r7, #8
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}

0800c9a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b08a      	sub	sp, #40	@ 0x28
 800c9ac:	af02      	add	r7, sp, #8
 800c9ae:	60f8      	str	r0, [r7, #12]
 800c9b0:	60b9      	str	r1, [r7, #8]
 800c9b2:	603b      	str	r3, [r7, #0]
 800c9b4:	4613      	mov	r3, r2
 800c9b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9be:	2b20      	cmp	r3, #32
 800c9c0:	f040 808b 	bne.w	800cada <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d002      	beq.n	800c9d0 <HAL_UART_Transmit+0x28>
 800c9ca:	88fb      	ldrh	r3, [r7, #6]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d101      	bne.n	800c9d4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800c9d0:	2301      	movs	r3, #1
 800c9d2:	e083      	b.n	800cadc <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	689b      	ldr	r3, [r3, #8]
 800c9da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c9de:	2b80      	cmp	r3, #128	@ 0x80
 800c9e0:	d107      	bne.n	800c9f2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	689a      	ldr	r2, [r3, #8]
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c9f0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	2221      	movs	r2, #33	@ 0x21
 800c9fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ca02:	f7f7 fc0f 	bl	8004224 <HAL_GetTick>
 800ca06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	88fa      	ldrh	r2, [r7, #6]
 800ca0c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	88fa      	ldrh	r2, [r7, #6]
 800ca14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	689b      	ldr	r3, [r3, #8]
 800ca1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca20:	d108      	bne.n	800ca34 <HAL_UART_Transmit+0x8c>
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	691b      	ldr	r3, [r3, #16]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d104      	bne.n	800ca34 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	61bb      	str	r3, [r7, #24]
 800ca32:	e003      	b.n	800ca3c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ca3c:	e030      	b.n	800caa0 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	9300      	str	r3, [sp, #0]
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	2200      	movs	r2, #0
 800ca46:	2180      	movs	r1, #128	@ 0x80
 800ca48:	68f8      	ldr	r0, [r7, #12]
 800ca4a:	f000 fef5 	bl	800d838 <UART_WaitOnFlagUntilTimeout>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d005      	beq.n	800ca60 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	2220      	movs	r2, #32
 800ca58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ca5c:	2303      	movs	r3, #3
 800ca5e:	e03d      	b.n	800cadc <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800ca60:	69fb      	ldr	r3, [r7, #28]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d10b      	bne.n	800ca7e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ca66:	69bb      	ldr	r3, [r7, #24]
 800ca68:	881b      	ldrh	r3, [r3, #0]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ca74:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ca76:	69bb      	ldr	r3, [r7, #24]
 800ca78:	3302      	adds	r3, #2
 800ca7a:	61bb      	str	r3, [r7, #24]
 800ca7c:	e007      	b.n	800ca8e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ca7e:	69fb      	ldr	r3, [r7, #28]
 800ca80:	781a      	ldrb	r2, [r3, #0]
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ca88:	69fb      	ldr	r3, [r7, #28]
 800ca8a:	3301      	adds	r3, #1
 800ca8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	3b01      	subs	r3, #1
 800ca98:	b29a      	uxth	r2, r3
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800caa6:	b29b      	uxth	r3, r3
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d1c8      	bne.n	800ca3e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	9300      	str	r3, [sp, #0]
 800cab0:	697b      	ldr	r3, [r7, #20]
 800cab2:	2200      	movs	r2, #0
 800cab4:	2140      	movs	r1, #64	@ 0x40
 800cab6:	68f8      	ldr	r0, [r7, #12]
 800cab8:	f000 febe 	bl	800d838 <UART_WaitOnFlagUntilTimeout>
 800cabc:	4603      	mov	r3, r0
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d005      	beq.n	800cace <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	2220      	movs	r2, #32
 800cac6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800caca:	2303      	movs	r3, #3
 800cacc:	e006      	b.n	800cadc <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	2220      	movs	r2, #32
 800cad2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800cad6:	2300      	movs	r3, #0
 800cad8:	e000      	b.n	800cadc <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800cada:	2302      	movs	r3, #2
  }
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3720      	adds	r7, #32
 800cae0:	46bd      	mov	sp, r7
 800cae2:	bd80      	pop	{r7, pc}

0800cae4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b08a      	sub	sp, #40	@ 0x28
 800cae8:	af00      	add	r7, sp, #0
 800caea:	60f8      	str	r0, [r7, #12]
 800caec:	60b9      	str	r1, [r7, #8]
 800caee:	4613      	mov	r3, r2
 800caf0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800caf8:	2b20      	cmp	r3, #32
 800cafa:	d14b      	bne.n	800cb94 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d002      	beq.n	800cb08 <HAL_UART_Receive_IT+0x24>
 800cb02:	88fb      	ldrh	r3, [r7, #6]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d101      	bne.n	800cb0c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800cb08:	2301      	movs	r3, #1
 800cb0a:	e044      	b.n	800cb96 <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	2200      	movs	r2, #0
 800cb10:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	689b      	ldr	r3, [r3, #8]
 800cb18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb1c:	2b40      	cmp	r3, #64	@ 0x40
 800cb1e:	d107      	bne.n	800cb30 <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	689a      	ldr	r2, [r3, #8]
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cb2e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	4a1a      	ldr	r2, [pc, #104]	@ (800cba0 <HAL_UART_Receive_IT+0xbc>)
 800cb36:	4293      	cmp	r3, r2
 800cb38:	d024      	beq.n	800cb84 <HAL_UART_Receive_IT+0xa0>
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	4a19      	ldr	r2, [pc, #100]	@ (800cba4 <HAL_UART_Receive_IT+0xc0>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d01f      	beq.n	800cb84 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d018      	beq.n	800cb84 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb58:	697b      	ldr	r3, [r7, #20]
 800cb5a:	e853 3f00 	ldrex	r3, [r3]
 800cb5e:	613b      	str	r3, [r7, #16]
   return(result);
 800cb60:	693b      	ldr	r3, [r7, #16]
 800cb62:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cb66:	627b      	str	r3, [r7, #36]	@ 0x24
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	461a      	mov	r2, r3
 800cb6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb70:	623b      	str	r3, [r7, #32]
 800cb72:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb74:	69f9      	ldr	r1, [r7, #28]
 800cb76:	6a3a      	ldr	r2, [r7, #32]
 800cb78:	e841 2300 	strex	r3, r2, [r1]
 800cb7c:	61bb      	str	r3, [r7, #24]
   return(result);
 800cb7e:	69bb      	ldr	r3, [r7, #24]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d1e6      	bne.n	800cb52 <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800cb84:	88fb      	ldrh	r3, [r7, #6]
 800cb86:	461a      	mov	r2, r3
 800cb88:	68b9      	ldr	r1, [r7, #8]
 800cb8a:	68f8      	ldr	r0, [r7, #12]
 800cb8c:	f000 fec2 	bl	800d914 <UART_Start_Receive_IT>
 800cb90:	4603      	mov	r3, r0
 800cb92:	e000      	b.n	800cb96 <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800cb94:	2302      	movs	r3, #2
  }
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3728      	adds	r7, #40	@ 0x28
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	44002400 	.word	0x44002400
 800cba4:	54002400 	.word	0x54002400

0800cba8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b0ae      	sub	sp, #184	@ 0xb8
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	69db      	ldr	r3, [r3, #28]
 800cbb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	689b      	ldr	r3, [r3, #8]
 800cbca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cbce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cbd2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800cbd6:	4013      	ands	r3, r2
 800cbd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800cbdc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d11b      	bne.n	800cc1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cbe4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cbe8:	f003 0320 	and.w	r3, r3, #32
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d015      	beq.n	800cc1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cbf0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cbf4:	f003 0320 	and.w	r3, r3, #32
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d105      	bne.n	800cc08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cbfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d009      	beq.n	800cc1c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	f000 82ac 	beq.w	800d16a <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc16:	6878      	ldr	r0, [r7, #4]
 800cc18:	4798      	blx	r3
      }
      return;
 800cc1a:	e2a6      	b.n	800d16a <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cc1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	f000 80fd 	beq.w	800ce20 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cc26:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800cc2a:	4b7a      	ldr	r3, [pc, #488]	@ (800ce14 <HAL_UART_IRQHandler+0x26c>)
 800cc2c:	4013      	ands	r3, r2
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d106      	bne.n	800cc40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cc32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cc36:	4b78      	ldr	r3, [pc, #480]	@ (800ce18 <HAL_UART_IRQHandler+0x270>)
 800cc38:	4013      	ands	r3, r2
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	f000 80f0 	beq.w	800ce20 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cc40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cc44:	f003 0301 	and.w	r3, r3, #1
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d011      	beq.n	800cc70 <HAL_UART_IRQHandler+0xc8>
 800cc4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cc50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d00b      	beq.n	800cc70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	2201      	movs	r2, #1
 800cc5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc66:	f043 0201 	orr.w	r2, r3, #1
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc70:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cc74:	f003 0302 	and.w	r3, r3, #2
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d011      	beq.n	800cca0 <HAL_UART_IRQHandler+0xf8>
 800cc7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc80:	f003 0301 	and.w	r3, r3, #1
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d00b      	beq.n	800cca0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	2202      	movs	r2, #2
 800cc8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc96:	f043 0204 	orr.w	r2, r3, #4
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cca0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cca4:	f003 0304 	and.w	r3, r3, #4
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d011      	beq.n	800ccd0 <HAL_UART_IRQHandler+0x128>
 800ccac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ccb0:	f003 0301 	and.w	r3, r3, #1
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d00b      	beq.n	800ccd0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	2204      	movs	r2, #4
 800ccbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccc6:	f043 0202 	orr.w	r2, r3, #2
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ccd0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ccd4:	f003 0308 	and.w	r3, r3, #8
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d017      	beq.n	800cd0c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ccdc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cce0:	f003 0320 	and.w	r3, r3, #32
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d105      	bne.n	800ccf4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cce8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ccec:	4b49      	ldr	r3, [pc, #292]	@ (800ce14 <HAL_UART_IRQHandler+0x26c>)
 800ccee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d00b      	beq.n	800cd0c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	2208      	movs	r2, #8
 800ccfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd02:	f043 0208 	orr.w	r2, r3, #8
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cd0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cd10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d012      	beq.n	800cd3e <HAL_UART_IRQHandler+0x196>
 800cd18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cd1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d00c      	beq.n	800cd3e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cd2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd34:	f043 0220 	orr.w	r2, r3, #32
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	f000 8212 	beq.w	800d16e <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cd4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cd4e:	f003 0320 	and.w	r3, r3, #32
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d013      	beq.n	800cd7e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cd56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cd5a:	f003 0320 	and.w	r3, r3, #32
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d105      	bne.n	800cd6e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cd62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d007      	beq.n	800cd7e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d003      	beq.n	800cd7e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd7a:	6878      	ldr	r0, [r7, #4]
 800cd7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	689b      	ldr	r3, [r3, #8]
 800cd8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd92:	2b40      	cmp	r3, #64	@ 0x40
 800cd94:	d005      	beq.n	800cda2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cd96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cd9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d02e      	beq.n	800ce00 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f000 fed8 	bl	800db58 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	689b      	ldr	r3, [r3, #8]
 800cdae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cdb2:	2b40      	cmp	r3, #64	@ 0x40
 800cdb4:	d120      	bne.n	800cdf8 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d017      	beq.n	800cdf0 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cdc6:	4a15      	ldr	r2, [pc, #84]	@ (800ce1c <HAL_UART_IRQHandler+0x274>)
 800cdc8:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f7f7 fc63 	bl	800469c <HAL_DMA_Abort_IT>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d019      	beq.n	800ce10 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cde2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cde4:	687a      	ldr	r2, [r7, #4]
 800cde6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800cdea:	4610      	mov	r0, r2
 800cdec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdee:	e00f      	b.n	800ce10 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cdf0:	6878      	ldr	r0, [r7, #4]
 800cdf2:	f000 f9d1 	bl	800d198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdf6:	e00b      	b.n	800ce10 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cdf8:	6878      	ldr	r0, [r7, #4]
 800cdfa:	f000 f9cd 	bl	800d198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdfe:	e007      	b.n	800ce10 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f000 f9c9 	bl	800d198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2200      	movs	r2, #0
 800ce0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ce0e:	e1ae      	b.n	800d16e <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce10:	bf00      	nop
    return;
 800ce12:	e1ac      	b.n	800d16e <HAL_UART_IRQHandler+0x5c6>
 800ce14:	10000001 	.word	0x10000001
 800ce18:	04000120 	.word	0x04000120
 800ce1c:	0800dc25 	.word	0x0800dc25

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce24:	2b01      	cmp	r3, #1
 800ce26:	f040 8142 	bne.w	800d0ae <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ce2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ce2e:	f003 0310 	and.w	r3, r3, #16
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	f000 813b 	beq.w	800d0ae <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ce38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ce3c:	f003 0310 	and.w	r3, r3, #16
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	f000 8134 	beq.w	800d0ae <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	2210      	movs	r2, #16
 800ce4c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce58:	2b40      	cmp	r3, #64	@ 0x40
 800ce5a:	f040 80aa 	bne.w	800cfb2 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce68:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800ce6c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	f000 8084 	beq.w	800cf7e <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ce7c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800ce80:	429a      	cmp	r2, r3
 800ce82:	d27c      	bcs.n	800cf7e <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800ce8a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce96:	2b81      	cmp	r3, #129	@ 0x81
 800ce98:	d060      	beq.n	800cf5c <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cea2:	e853 3f00 	ldrex	r3, [r3]
 800cea6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cea8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ceaa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ceae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	461a      	mov	r2, r3
 800ceb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cebc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cec0:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cec4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cec8:	e841 2300 	strex	r3, r2, [r1]
 800cecc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cece:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d1e2      	bne.n	800ce9a <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	3308      	adds	r3, #8
 800ceda:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cedc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cede:	e853 3f00 	ldrex	r3, [r3]
 800cee2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cee4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cee6:	f023 0301 	bic.w	r3, r3, #1
 800ceea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	3308      	adds	r3, #8
 800cef4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cef8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cefa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cefc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cefe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cf00:	e841 2300 	strex	r3, r2, [r1]
 800cf04:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cf06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d1e3      	bne.n	800ced4 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2220      	movs	r2, #32
 800cf10:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2200      	movs	r2, #0
 800cf18:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf22:	e853 3f00 	ldrex	r3, [r3]
 800cf26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cf28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf2a:	f023 0310 	bic.w	r3, r3, #16
 800cf2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	461a      	mov	r2, r3
 800cf38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cf3e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cf42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf44:	e841 2300 	strex	r3, r2, [r1]
 800cf48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cf4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d1e4      	bne.n	800cf1a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf56:	4618      	mov	r0, r3
 800cf58:	f7f7 fb24 	bl	80045a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2202      	movs	r2, #2
 800cf60:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf6e:	b29b      	uxth	r3, r3
 800cf70:	1ad3      	subs	r3, r2, r3
 800cf72:	b29b      	uxth	r3, r3
 800cf74:	4619      	mov	r1, r3
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 f918 	bl	800d1ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cf7c:	e0f9      	b.n	800d172 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cf84:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800cf88:	429a      	cmp	r2, r3
 800cf8a:	f040 80f2 	bne.w	800d172 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf96:	2b81      	cmp	r3, #129	@ 0x81
 800cf98:	f040 80eb 	bne.w	800d172 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2202      	movs	r2, #2
 800cfa0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cfa8:	4619      	mov	r1, r3
 800cfaa:	6878      	ldr	r0, [r7, #4]
 800cfac:	f000 f8fe 	bl	800d1ac <HAL_UARTEx_RxEventCallback>
      return;
 800cfb0:	e0df      	b.n	800d172 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	1ad3      	subs	r3, r2, r3
 800cfc2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cfcc:	b29b      	uxth	r3, r3
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	f000 80d1 	beq.w	800d176 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800cfd4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	f000 80cc 	beq.w	800d176 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfe6:	e853 3f00 	ldrex	r3, [r3]
 800cfea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cfec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cff2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	461a      	mov	r2, r3
 800cffc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d000:	647b      	str	r3, [r7, #68]	@ 0x44
 800d002:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d004:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d006:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d008:	e841 2300 	strex	r3, r2, [r1]
 800d00c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d00e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d010:	2b00      	cmp	r3, #0
 800d012:	d1e4      	bne.n	800cfde <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	3308      	adds	r3, #8
 800d01a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01e:	e853 3f00 	ldrex	r3, [r3]
 800d022:	623b      	str	r3, [r7, #32]
   return(result);
 800d024:	6a3b      	ldr	r3, [r7, #32]
 800d026:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d02a:	f023 0301 	bic.w	r3, r3, #1
 800d02e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	3308      	adds	r3, #8
 800d038:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d03c:	633a      	str	r2, [r7, #48]	@ 0x30
 800d03e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d040:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d044:	e841 2300 	strex	r3, r2, [r1]
 800d048:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d04a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d1e1      	bne.n	800d014 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2220      	movs	r2, #32
 800d054:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2200      	movs	r2, #0
 800d05c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2200      	movs	r2, #0
 800d062:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	e853 3f00 	ldrex	r3, [r3]
 800d070:	60fb      	str	r3, [r7, #12]
   return(result);
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	f023 0310 	bic.w	r3, r3, #16
 800d078:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	461a      	mov	r2, r3
 800d082:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d086:	61fb      	str	r3, [r7, #28]
 800d088:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d08a:	69b9      	ldr	r1, [r7, #24]
 800d08c:	69fa      	ldr	r2, [r7, #28]
 800d08e:	e841 2300 	strex	r3, r2, [r1]
 800d092:	617b      	str	r3, [r7, #20]
   return(result);
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d1e4      	bne.n	800d064 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2202      	movs	r2, #2
 800d09e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d0a0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800d0a4:	4619      	mov	r1, r3
 800d0a6:	6878      	ldr	r0, [r7, #4]
 800d0a8:	f000 f880 	bl	800d1ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d0ac:	e063      	b.n	800d176 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d0ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d0b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00e      	beq.n	800d0d8 <HAL_UART_IRQHandler+0x530>
 800d0ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d008      	beq.n	800d0d8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d0ce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f001 fb1d 	bl	800e710 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d0d6:	e051      	b.n	800d17c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d0d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d0dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d014      	beq.n	800d10e <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d0e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d0e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d105      	bne.n	800d0fc <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d0f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d008      	beq.n	800d10e <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d100:	2b00      	cmp	r3, #0
 800d102:	d03a      	beq.n	800d17a <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	4798      	blx	r3
    }
    return;
 800d10c:	e035      	b.n	800d17a <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d10e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d116:	2b00      	cmp	r3, #0
 800d118:	d009      	beq.n	800d12e <HAL_UART_IRQHandler+0x586>
 800d11a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d11e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d122:	2b00      	cmp	r3, #0
 800d124:	d003      	beq.n	800d12e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f000 fd8e 	bl	800dc48 <UART_EndTransmit_IT>
    return;
 800d12c:	e026      	b.n	800d17c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d12e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d132:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d136:	2b00      	cmp	r3, #0
 800d138:	d009      	beq.n	800d14e <HAL_UART_IRQHandler+0x5a6>
 800d13a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d13e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d142:	2b00      	cmp	r3, #0
 800d144:	d003      	beq.n	800d14e <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f001 faf6 	bl	800e738 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d14c:	e016      	b.n	800d17c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d14e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d152:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d156:	2b00      	cmp	r3, #0
 800d158:	d010      	beq.n	800d17c <HAL_UART_IRQHandler+0x5d4>
 800d15a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d15e:	2b00      	cmp	r3, #0
 800d160:	da0c      	bge.n	800d17c <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d162:	6878      	ldr	r0, [r7, #4]
 800d164:	f001 fade 	bl	800e724 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d168:	e008      	b.n	800d17c <HAL_UART_IRQHandler+0x5d4>
      return;
 800d16a:	bf00      	nop
 800d16c:	e006      	b.n	800d17c <HAL_UART_IRQHandler+0x5d4>
    return;
 800d16e:	bf00      	nop
 800d170:	e004      	b.n	800d17c <HAL_UART_IRQHandler+0x5d4>
      return;
 800d172:	bf00      	nop
 800d174:	e002      	b.n	800d17c <HAL_UART_IRQHandler+0x5d4>
      return;
 800d176:	bf00      	nop
 800d178:	e000      	b.n	800d17c <HAL_UART_IRQHandler+0x5d4>
    return;
 800d17a:	bf00      	nop
  }
}
 800d17c:	37b8      	adds	r7, #184	@ 0xb8
 800d17e:	46bd      	mov	sp, r7
 800d180:	bd80      	pop	{r7, pc}
 800d182:	bf00      	nop

0800d184 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d184:	b480      	push	{r7}
 800d186:	b083      	sub	sp, #12
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d18c:	bf00      	nop
 800d18e:	370c      	adds	r7, #12
 800d190:	46bd      	mov	sp, r7
 800d192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d196:	4770      	bx	lr

0800d198 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d198:	b480      	push	{r7}
 800d19a:	b083      	sub	sp, #12
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d1a0:	bf00      	nop
 800d1a2:	370c      	adds	r7, #12
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr

0800d1ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b083      	sub	sp, #12
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	460b      	mov	r3, r1
 800d1b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d1b8:	bf00      	nop
 800d1ba:	370c      	adds	r7, #12
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c2:	4770      	bx	lr

0800d1c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d1c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d1c8:	b094      	sub	sp, #80	@ 0x50
 800d1ca:	af00      	add	r7, sp, #0
 800d1cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800d1d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1d6:	681a      	ldr	r2, [r3, #0]
 800d1d8:	4b78      	ldr	r3, [pc, #480]	@ (800d3bc <UART_SetConfig+0x1f8>)
 800d1da:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1de:	689a      	ldr	r2, [r3, #8]
 800d1e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e2:	691b      	ldr	r3, [r3, #16]
 800d1e4:	431a      	orrs	r2, r3
 800d1e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e8:	695b      	ldr	r3, [r3, #20]
 800d1ea:	431a      	orrs	r2, r3
 800d1ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ee:	69db      	ldr	r3, [r3, #28]
 800d1f0:	4313      	orrs	r3, r2
 800d1f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	4971      	ldr	r1, [pc, #452]	@ (800d3c0 <UART_SetConfig+0x1fc>)
 800d1fc:	4019      	ands	r1, r3
 800d1fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d200:	681a      	ldr	r2, [r3, #0]
 800d202:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d204:	430b      	orrs	r3, r1
 800d206:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800d212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d214:	68d9      	ldr	r1, [r3, #12]
 800d216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d218:	681a      	ldr	r2, [r3, #0]
 800d21a:	ea40 0301 	orr.w	r3, r0, r1
 800d21e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d222:	699b      	ldr	r3, [r3, #24]
 800d224:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d228:	681a      	ldr	r2, [r3, #0]
 800d22a:	4b64      	ldr	r3, [pc, #400]	@ (800d3bc <UART_SetConfig+0x1f8>)
 800d22c:	429a      	cmp	r2, r3
 800d22e:	d009      	beq.n	800d244 <UART_SetConfig+0x80>
 800d230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d232:	681a      	ldr	r2, [r3, #0]
 800d234:	4b63      	ldr	r3, [pc, #396]	@ (800d3c4 <UART_SetConfig+0x200>)
 800d236:	429a      	cmp	r2, r3
 800d238:	d004      	beq.n	800d244 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d23a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d23c:	6a1a      	ldr	r2, [r3, #32]
 800d23e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d240:	4313      	orrs	r3, r2
 800d242:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	689b      	ldr	r3, [r3, #8]
 800d24a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800d24e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800d252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d254:	681a      	ldr	r2, [r3, #0]
 800d256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d258:	430b      	orrs	r3, r1
 800d25a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d25c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d262:	f023 000f 	bic.w	r0, r3, #15
 800d266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d268:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800d26a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d26c:	681a      	ldr	r2, [r3, #0]
 800d26e:	ea40 0301 	orr.w	r3, r0, r1
 800d272:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d276:	681a      	ldr	r2, [r3, #0]
 800d278:	4b53      	ldr	r3, [pc, #332]	@ (800d3c8 <UART_SetConfig+0x204>)
 800d27a:	429a      	cmp	r2, r3
 800d27c:	d102      	bne.n	800d284 <UART_SetConfig+0xc0>
 800d27e:	2301      	movs	r3, #1
 800d280:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d282:	e066      	b.n	800d352 <UART_SetConfig+0x18e>
 800d284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d286:	681a      	ldr	r2, [r3, #0]
 800d288:	4b50      	ldr	r3, [pc, #320]	@ (800d3cc <UART_SetConfig+0x208>)
 800d28a:	429a      	cmp	r2, r3
 800d28c:	d102      	bne.n	800d294 <UART_SetConfig+0xd0>
 800d28e:	2302      	movs	r3, #2
 800d290:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d292:	e05e      	b.n	800d352 <UART_SetConfig+0x18e>
 800d294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d296:	681a      	ldr	r2, [r3, #0]
 800d298:	4b4d      	ldr	r3, [pc, #308]	@ (800d3d0 <UART_SetConfig+0x20c>)
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d102      	bne.n	800d2a4 <UART_SetConfig+0xe0>
 800d29e:	2304      	movs	r3, #4
 800d2a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2a2:	e056      	b.n	800d352 <UART_SetConfig+0x18e>
 800d2a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2a6:	681a      	ldr	r2, [r3, #0]
 800d2a8:	4b4a      	ldr	r3, [pc, #296]	@ (800d3d4 <UART_SetConfig+0x210>)
 800d2aa:	429a      	cmp	r2, r3
 800d2ac:	d102      	bne.n	800d2b4 <UART_SetConfig+0xf0>
 800d2ae:	2308      	movs	r3, #8
 800d2b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2b2:	e04e      	b.n	800d352 <UART_SetConfig+0x18e>
 800d2b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2b6:	681a      	ldr	r2, [r3, #0]
 800d2b8:	4b47      	ldr	r3, [pc, #284]	@ (800d3d8 <UART_SetConfig+0x214>)
 800d2ba:	429a      	cmp	r2, r3
 800d2bc:	d102      	bne.n	800d2c4 <UART_SetConfig+0x100>
 800d2be:	2310      	movs	r3, #16
 800d2c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2c2:	e046      	b.n	800d352 <UART_SetConfig+0x18e>
 800d2c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2c6:	681a      	ldr	r2, [r3, #0]
 800d2c8:	4b44      	ldr	r3, [pc, #272]	@ (800d3dc <UART_SetConfig+0x218>)
 800d2ca:	429a      	cmp	r2, r3
 800d2cc:	d102      	bne.n	800d2d4 <UART_SetConfig+0x110>
 800d2ce:	2320      	movs	r3, #32
 800d2d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2d2:	e03e      	b.n	800d352 <UART_SetConfig+0x18e>
 800d2d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2d6:	681a      	ldr	r2, [r3, #0]
 800d2d8:	4b41      	ldr	r3, [pc, #260]	@ (800d3e0 <UART_SetConfig+0x21c>)
 800d2da:	429a      	cmp	r2, r3
 800d2dc:	d102      	bne.n	800d2e4 <UART_SetConfig+0x120>
 800d2de:	2340      	movs	r3, #64	@ 0x40
 800d2e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2e2:	e036      	b.n	800d352 <UART_SetConfig+0x18e>
 800d2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2e6:	681a      	ldr	r2, [r3, #0]
 800d2e8:	4b3e      	ldr	r3, [pc, #248]	@ (800d3e4 <UART_SetConfig+0x220>)
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d102      	bne.n	800d2f4 <UART_SetConfig+0x130>
 800d2ee:	2380      	movs	r3, #128	@ 0x80
 800d2f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2f2:	e02e      	b.n	800d352 <UART_SetConfig+0x18e>
 800d2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2f6:	681a      	ldr	r2, [r3, #0]
 800d2f8:	4b3b      	ldr	r3, [pc, #236]	@ (800d3e8 <UART_SetConfig+0x224>)
 800d2fa:	429a      	cmp	r2, r3
 800d2fc:	d103      	bne.n	800d306 <UART_SetConfig+0x142>
 800d2fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d302:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d304:	e025      	b.n	800d352 <UART_SetConfig+0x18e>
 800d306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d308:	681a      	ldr	r2, [r3, #0]
 800d30a:	4b38      	ldr	r3, [pc, #224]	@ (800d3ec <UART_SetConfig+0x228>)
 800d30c:	429a      	cmp	r2, r3
 800d30e:	d103      	bne.n	800d318 <UART_SetConfig+0x154>
 800d310:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d314:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d316:	e01c      	b.n	800d352 <UART_SetConfig+0x18e>
 800d318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d31a:	681a      	ldr	r2, [r3, #0]
 800d31c:	4b34      	ldr	r3, [pc, #208]	@ (800d3f0 <UART_SetConfig+0x22c>)
 800d31e:	429a      	cmp	r2, r3
 800d320:	d103      	bne.n	800d32a <UART_SetConfig+0x166>
 800d322:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d326:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d328:	e013      	b.n	800d352 <UART_SetConfig+0x18e>
 800d32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d32c:	681a      	ldr	r2, [r3, #0]
 800d32e:	4b31      	ldr	r3, [pc, #196]	@ (800d3f4 <UART_SetConfig+0x230>)
 800d330:	429a      	cmp	r2, r3
 800d332:	d103      	bne.n	800d33c <UART_SetConfig+0x178>
 800d334:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d338:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d33a:	e00a      	b.n	800d352 <UART_SetConfig+0x18e>
 800d33c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d33e:	681a      	ldr	r2, [r3, #0]
 800d340:	4b1e      	ldr	r3, [pc, #120]	@ (800d3bc <UART_SetConfig+0x1f8>)
 800d342:	429a      	cmp	r2, r3
 800d344:	d103      	bne.n	800d34e <UART_SetConfig+0x18a>
 800d346:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d34a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d34c:	e001      	b.n	800d352 <UART_SetConfig+0x18e>
 800d34e:	2300      	movs	r3, #0
 800d350:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d354:	681a      	ldr	r2, [r3, #0]
 800d356:	4b19      	ldr	r3, [pc, #100]	@ (800d3bc <UART_SetConfig+0x1f8>)
 800d358:	429a      	cmp	r2, r3
 800d35a:	d005      	beq.n	800d368 <UART_SetConfig+0x1a4>
 800d35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d35e:	681a      	ldr	r2, [r3, #0]
 800d360:	4b18      	ldr	r3, [pc, #96]	@ (800d3c4 <UART_SetConfig+0x200>)
 800d362:	429a      	cmp	r2, r3
 800d364:	f040 8094 	bne.w	800d490 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d368:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d36a:	2200      	movs	r2, #0
 800d36c:	623b      	str	r3, [r7, #32]
 800d36e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d370:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800d374:	f7fb fd7c 	bl	8008e70 <HAL_RCCEx_GetPeriphCLKFreq>
 800d378:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800d37a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	f000 80f7 	beq.w	800d570 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d386:	4a1c      	ldr	r2, [pc, #112]	@ (800d3f8 <UART_SetConfig+0x234>)
 800d388:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d38c:	461a      	mov	r2, r3
 800d38e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d390:	fbb3 f3f2 	udiv	r3, r3, r2
 800d394:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d398:	685a      	ldr	r2, [r3, #4]
 800d39a:	4613      	mov	r3, r2
 800d39c:	005b      	lsls	r3, r3, #1
 800d39e:	4413      	add	r3, r2
 800d3a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d3a2:	429a      	cmp	r2, r3
 800d3a4:	d305      	bcc.n	800d3b2 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3a8:	685b      	ldr	r3, [r3, #4]
 800d3aa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d3ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d3ae:	429a      	cmp	r2, r3
 800d3b0:	d924      	bls.n	800d3fc <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d3b8:	e069      	b.n	800d48e <UART_SetConfig+0x2ca>
 800d3ba:	bf00      	nop
 800d3bc:	44002400 	.word	0x44002400
 800d3c0:	cfff69f3 	.word	0xcfff69f3
 800d3c4:	54002400 	.word	0x54002400
 800d3c8:	40013800 	.word	0x40013800
 800d3cc:	40004400 	.word	0x40004400
 800d3d0:	40004800 	.word	0x40004800
 800d3d4:	40004c00 	.word	0x40004c00
 800d3d8:	40005000 	.word	0x40005000
 800d3dc:	40006400 	.word	0x40006400
 800d3e0:	40007800 	.word	0x40007800
 800d3e4:	40007c00 	.word	0x40007c00
 800d3e8:	40008000 	.word	0x40008000
 800d3ec:	40006800 	.word	0x40006800
 800d3f0:	40006c00 	.word	0x40006c00
 800d3f4:	40008400 	.word	0x40008400
 800d3f8:	08013c30 	.word	0x08013c30
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3fe:	2200      	movs	r2, #0
 800d400:	61bb      	str	r3, [r7, #24]
 800d402:	61fa      	str	r2, [r7, #28]
 800d404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d408:	4a64      	ldr	r2, [pc, #400]	@ (800d59c <UART_SetConfig+0x3d8>)
 800d40a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d40e:	b29b      	uxth	r3, r3
 800d410:	2200      	movs	r2, #0
 800d412:	613b      	str	r3, [r7, #16]
 800d414:	617a      	str	r2, [r7, #20]
 800d416:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d41a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d41e:	f7f3 fc4d 	bl	8000cbc <__aeabi_uldivmod>
 800d422:	4602      	mov	r2, r0
 800d424:	460b      	mov	r3, r1
 800d426:	4610      	mov	r0, r2
 800d428:	4619      	mov	r1, r3
 800d42a:	f04f 0200 	mov.w	r2, #0
 800d42e:	f04f 0300 	mov.w	r3, #0
 800d432:	020b      	lsls	r3, r1, #8
 800d434:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d438:	0202      	lsls	r2, r0, #8
 800d43a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d43c:	6849      	ldr	r1, [r1, #4]
 800d43e:	0849      	lsrs	r1, r1, #1
 800d440:	2000      	movs	r0, #0
 800d442:	460c      	mov	r4, r1
 800d444:	4605      	mov	r5, r0
 800d446:	eb12 0804 	adds.w	r8, r2, r4
 800d44a:	eb43 0905 	adc.w	r9, r3, r5
 800d44e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d450:	685b      	ldr	r3, [r3, #4]
 800d452:	2200      	movs	r2, #0
 800d454:	60bb      	str	r3, [r7, #8]
 800d456:	60fa      	str	r2, [r7, #12]
 800d458:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d45c:	4640      	mov	r0, r8
 800d45e:	4649      	mov	r1, r9
 800d460:	f7f3 fc2c 	bl	8000cbc <__aeabi_uldivmod>
 800d464:	4602      	mov	r2, r0
 800d466:	460b      	mov	r3, r1
 800d468:	4613      	mov	r3, r2
 800d46a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d46c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d46e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d472:	d308      	bcc.n	800d486 <UART_SetConfig+0x2c2>
 800d474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d47a:	d204      	bcs.n	800d486 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800d47c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d482:	60da      	str	r2, [r3, #12]
 800d484:	e003      	b.n	800d48e <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800d486:	2301      	movs	r3, #1
 800d488:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800d48c:	e070      	b.n	800d570 <UART_SetConfig+0x3ac>
 800d48e:	e06f      	b.n	800d570 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d492:	69db      	ldr	r3, [r3, #28]
 800d494:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d498:	d13c      	bne.n	800d514 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d49a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d49c:	2200      	movs	r2, #0
 800d49e:	603b      	str	r3, [r7, #0]
 800d4a0:	607a      	str	r2, [r7, #4]
 800d4a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d4a6:	f7fb fce3 	bl	8008e70 <HAL_RCCEx_GetPeriphCLKFreq>
 800d4aa:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d4ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d05e      	beq.n	800d570 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d4b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4b6:	4a39      	ldr	r2, [pc, #228]	@ (800d59c <UART_SetConfig+0x3d8>)
 800d4b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d4bc:	461a      	mov	r2, r3
 800d4be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800d4c4:	005a      	lsls	r2, r3, #1
 800d4c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4c8:	685b      	ldr	r3, [r3, #4]
 800d4ca:	085b      	lsrs	r3, r3, #1
 800d4cc:	441a      	add	r2, r3
 800d4ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4d0:	685b      	ldr	r3, [r3, #4]
 800d4d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d4d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4da:	2b0f      	cmp	r3, #15
 800d4dc:	d916      	bls.n	800d50c <UART_SetConfig+0x348>
 800d4de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d4e4:	d212      	bcs.n	800d50c <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d4e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4e8:	b29b      	uxth	r3, r3
 800d4ea:	f023 030f 	bic.w	r3, r3, #15
 800d4ee:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d4f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4f2:	085b      	lsrs	r3, r3, #1
 800d4f4:	b29b      	uxth	r3, r3
 800d4f6:	f003 0307 	and.w	r3, r3, #7
 800d4fa:	b29a      	uxth	r2, r3
 800d4fc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800d4fe:	4313      	orrs	r3, r2
 800d500:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800d502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800d508:	60da      	str	r2, [r3, #12]
 800d50a:	e031      	b.n	800d570 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800d50c:	2301      	movs	r3, #1
 800d50e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d512:	e02d      	b.n	800d570 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800d514:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d516:	2200      	movs	r2, #0
 800d518:	469a      	mov	sl, r3
 800d51a:	4693      	mov	fp, r2
 800d51c:	4650      	mov	r0, sl
 800d51e:	4659      	mov	r1, fp
 800d520:	f7fb fca6 	bl	8008e70 <HAL_RCCEx_GetPeriphCLKFreq>
 800d524:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800d526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d021      	beq.n	800d570 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d52c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d52e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d530:	4a1a      	ldr	r2, [pc, #104]	@ (800d59c <UART_SetConfig+0x3d8>)
 800d532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d536:	461a      	mov	r2, r3
 800d538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d53a:	fbb3 f2f2 	udiv	r2, r3, r2
 800d53e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d540:	685b      	ldr	r3, [r3, #4]
 800d542:	085b      	lsrs	r3, r3, #1
 800d544:	441a      	add	r2, r3
 800d546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d548:	685b      	ldr	r3, [r3, #4]
 800d54a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d54e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d552:	2b0f      	cmp	r3, #15
 800d554:	d909      	bls.n	800d56a <UART_SetConfig+0x3a6>
 800d556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d55c:	d205      	bcs.n	800d56a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d55e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d560:	b29a      	uxth	r2, r3
 800d562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	60da      	str	r2, [r3, #12]
 800d568:	e002      	b.n	800d570 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800d56a:	2301      	movs	r3, #1
 800d56c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d572:	2201      	movs	r2, #1
 800d574:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d57a:	2201      	movs	r2, #1
 800d57c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d582:	2200      	movs	r2, #0
 800d584:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d588:	2200      	movs	r2, #0
 800d58a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d58c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800d590:	4618      	mov	r0, r3
 800d592:	3750      	adds	r7, #80	@ 0x50
 800d594:	46bd      	mov	sp, r7
 800d596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d59a:	bf00      	nop
 800d59c:	08013c30 	.word	0x08013c30

0800d5a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d5a0:	b480      	push	{r7}
 800d5a2:	b083      	sub	sp, #12
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5ac:	f003 0308 	and.w	r3, r3, #8
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d00a      	beq.n	800d5ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	685b      	ldr	r3, [r3, #4]
 800d5ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	430a      	orrs	r2, r1
 800d5c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5ce:	f003 0301 	and.w	r3, r3, #1
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d00a      	beq.n	800d5ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	685b      	ldr	r3, [r3, #4]
 800d5dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	430a      	orrs	r2, r1
 800d5ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5f0:	f003 0302 	and.w	r3, r3, #2
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d00a      	beq.n	800d60e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	685b      	ldr	r3, [r3, #4]
 800d5fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	430a      	orrs	r2, r1
 800d60c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d612:	f003 0304 	and.w	r3, r3, #4
 800d616:	2b00      	cmp	r3, #0
 800d618:	d00a      	beq.n	800d630 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	685b      	ldr	r3, [r3, #4]
 800d620:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	430a      	orrs	r2, r1
 800d62e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d634:	f003 0310 	and.w	r3, r3, #16
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d00a      	beq.n	800d652 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	689b      	ldr	r3, [r3, #8]
 800d642:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	430a      	orrs	r2, r1
 800d650:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d656:	f003 0320 	and.w	r3, r3, #32
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d00a      	beq.n	800d674 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	689b      	ldr	r3, [r3, #8]
 800d664:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	430a      	orrs	r2, r1
 800d672:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d01a      	beq.n	800d6b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	685b      	ldr	r3, [r3, #4]
 800d686:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	430a      	orrs	r2, r1
 800d694:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d69a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d69e:	d10a      	bne.n	800d6b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	685b      	ldr	r3, [r3, #4]
 800d6a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	430a      	orrs	r2, r1
 800d6b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d00a      	beq.n	800d6d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	685b      	ldr	r3, [r3, #4]
 800d6c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	430a      	orrs	r2, r1
 800d6d6:	605a      	str	r2, [r3, #4]
  }
}
 800d6d8:	bf00      	nop
 800d6da:	370c      	adds	r7, #12
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e2:	4770      	bx	lr

0800d6e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b098      	sub	sp, #96	@ 0x60
 800d6e8:	af02      	add	r7, sp, #8
 800d6ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d6f4:	f7f6 fd96 	bl	8004224 <HAL_GetTick>
 800d6f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	f003 0308 	and.w	r3, r3, #8
 800d704:	2b08      	cmp	r3, #8
 800d706:	d12f      	bne.n	800d768 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d708:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d70c:	9300      	str	r3, [sp, #0]
 800d70e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d710:	2200      	movs	r2, #0
 800d712:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f000 f88e 	bl	800d838 <UART_WaitOnFlagUntilTimeout>
 800d71c:	4603      	mov	r3, r0
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d022      	beq.n	800d768 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d72a:	e853 3f00 	ldrex	r3, [r3]
 800d72e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d732:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d736:	653b      	str	r3, [r7, #80]	@ 0x50
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	461a      	mov	r2, r3
 800d73e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d740:	647b      	str	r3, [r7, #68]	@ 0x44
 800d742:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d744:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d746:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d748:	e841 2300 	strex	r3, r2, [r1]
 800d74c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d74e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d750:	2b00      	cmp	r3, #0
 800d752:	d1e6      	bne.n	800d722 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	2220      	movs	r2, #32
 800d758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	2200      	movs	r2, #0
 800d760:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d764:	2303      	movs	r3, #3
 800d766:	e063      	b.n	800d830 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f003 0304 	and.w	r3, r3, #4
 800d772:	2b04      	cmp	r3, #4
 800d774:	d149      	bne.n	800d80a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d776:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d77a:	9300      	str	r3, [sp, #0]
 800d77c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d77e:	2200      	movs	r2, #0
 800d780:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d784:	6878      	ldr	r0, [r7, #4]
 800d786:	f000 f857 	bl	800d838 <UART_WaitOnFlagUntilTimeout>
 800d78a:	4603      	mov	r3, r0
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d03c      	beq.n	800d80a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d798:	e853 3f00 	ldrex	r3, [r3]
 800d79c:	623b      	str	r3, [r7, #32]
   return(result);
 800d79e:	6a3b      	ldr	r3, [r7, #32]
 800d7a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d7a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	461a      	mov	r2, r3
 800d7ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d7ae:	633b      	str	r3, [r7, #48]	@ 0x30
 800d7b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d7b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d7b6:	e841 2300 	strex	r3, r2, [r1]
 800d7ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d7bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d1e6      	bne.n	800d790 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	3308      	adds	r3, #8
 800d7c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7ca:	693b      	ldr	r3, [r7, #16]
 800d7cc:	e853 3f00 	ldrex	r3, [r3]
 800d7d0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	f023 0301 	bic.w	r3, r3, #1
 800d7d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	3308      	adds	r3, #8
 800d7e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d7e2:	61fa      	str	r2, [r7, #28]
 800d7e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7e6:	69b9      	ldr	r1, [r7, #24]
 800d7e8:	69fa      	ldr	r2, [r7, #28]
 800d7ea:	e841 2300 	strex	r3, r2, [r1]
 800d7ee:	617b      	str	r3, [r7, #20]
   return(result);
 800d7f0:	697b      	ldr	r3, [r7, #20]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d1e5      	bne.n	800d7c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	2220      	movs	r2, #32
 800d7fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	2200      	movs	r2, #0
 800d802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d806:	2303      	movs	r3, #3
 800d808:	e012      	b.n	800d830 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2220      	movs	r2, #32
 800d80e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	2220      	movs	r2, #32
 800d816:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	2200      	movs	r2, #0
 800d81e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	2200      	movs	r2, #0
 800d824:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2200      	movs	r2, #0
 800d82a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d82e:	2300      	movs	r3, #0
}
 800d830:	4618      	mov	r0, r3
 800d832:	3758      	adds	r7, #88	@ 0x58
 800d834:	46bd      	mov	sp, r7
 800d836:	bd80      	pop	{r7, pc}

0800d838 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b084      	sub	sp, #16
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	60f8      	str	r0, [r7, #12]
 800d840:	60b9      	str	r1, [r7, #8]
 800d842:	603b      	str	r3, [r7, #0]
 800d844:	4613      	mov	r3, r2
 800d846:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d848:	e04f      	b.n	800d8ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d84a:	69bb      	ldr	r3, [r7, #24]
 800d84c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d850:	d04b      	beq.n	800d8ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d852:	f7f6 fce7 	bl	8004224 <HAL_GetTick>
 800d856:	4602      	mov	r2, r0
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	1ad3      	subs	r3, r2, r3
 800d85c:	69ba      	ldr	r2, [r7, #24]
 800d85e:	429a      	cmp	r2, r3
 800d860:	d302      	bcc.n	800d868 <UART_WaitOnFlagUntilTimeout+0x30>
 800d862:	69bb      	ldr	r3, [r7, #24]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d101      	bne.n	800d86c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d868:	2303      	movs	r3, #3
 800d86a:	e04e      	b.n	800d90a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	f003 0304 	and.w	r3, r3, #4
 800d876:	2b00      	cmp	r3, #0
 800d878:	d037      	beq.n	800d8ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	2b80      	cmp	r3, #128	@ 0x80
 800d87e:	d034      	beq.n	800d8ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	2b40      	cmp	r3, #64	@ 0x40
 800d884:	d031      	beq.n	800d8ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	69db      	ldr	r3, [r3, #28]
 800d88c:	f003 0308 	and.w	r3, r3, #8
 800d890:	2b08      	cmp	r3, #8
 800d892:	d110      	bne.n	800d8b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	2208      	movs	r2, #8
 800d89a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d89c:	68f8      	ldr	r0, [r7, #12]
 800d89e:	f000 f95b 	bl	800db58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2208      	movs	r2, #8
 800d8a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	e029      	b.n	800d90a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	69db      	ldr	r3, [r3, #28]
 800d8bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d8c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d8c4:	d111      	bne.n	800d8ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d8ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d8d0:	68f8      	ldr	r0, [r7, #12]
 800d8d2:	f000 f941 	bl	800db58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2220      	movs	r2, #32
 800d8da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d8e6:	2303      	movs	r3, #3
 800d8e8:	e00f      	b.n	800d90a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	69da      	ldr	r2, [r3, #28]
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	4013      	ands	r3, r2
 800d8f4:	68ba      	ldr	r2, [r7, #8]
 800d8f6:	429a      	cmp	r2, r3
 800d8f8:	bf0c      	ite	eq
 800d8fa:	2301      	moveq	r3, #1
 800d8fc:	2300      	movne	r3, #0
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	461a      	mov	r2, r3
 800d902:	79fb      	ldrb	r3, [r7, #7]
 800d904:	429a      	cmp	r2, r3
 800d906:	d0a0      	beq.n	800d84a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d908:	2300      	movs	r3, #0
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	3710      	adds	r7, #16
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}
	...

0800d914 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d914:	b480      	push	{r7}
 800d916:	b0a3      	sub	sp, #140	@ 0x8c
 800d918:	af00      	add	r7, sp, #0
 800d91a:	60f8      	str	r0, [r7, #12]
 800d91c:	60b9      	str	r1, [r7, #8]
 800d91e:	4613      	mov	r3, r2
 800d920:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	68ba      	ldr	r2, [r7, #8]
 800d926:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	88fa      	ldrh	r2, [r7, #6]
 800d92c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	88fa      	ldrh	r2, [r7, #6]
 800d934:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	2200      	movs	r2, #0
 800d93c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	689b      	ldr	r3, [r3, #8]
 800d942:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d946:	d10e      	bne.n	800d966 <UART_Start_Receive_IT+0x52>
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	691b      	ldr	r3, [r3, #16]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d105      	bne.n	800d95c <UART_Start_Receive_IT+0x48>
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d956:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d95a:	e02d      	b.n	800d9b8 <UART_Start_Receive_IT+0xa4>
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	22ff      	movs	r2, #255	@ 0xff
 800d960:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d964:	e028      	b.n	800d9b8 <UART_Start_Receive_IT+0xa4>
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	689b      	ldr	r3, [r3, #8]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d10d      	bne.n	800d98a <UART_Start_Receive_IT+0x76>
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	691b      	ldr	r3, [r3, #16]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d104      	bne.n	800d980 <UART_Start_Receive_IT+0x6c>
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	22ff      	movs	r2, #255	@ 0xff
 800d97a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d97e:	e01b      	b.n	800d9b8 <UART_Start_Receive_IT+0xa4>
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	227f      	movs	r2, #127	@ 0x7f
 800d984:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d988:	e016      	b.n	800d9b8 <UART_Start_Receive_IT+0xa4>
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	689b      	ldr	r3, [r3, #8]
 800d98e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d992:	d10d      	bne.n	800d9b0 <UART_Start_Receive_IT+0x9c>
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	691b      	ldr	r3, [r3, #16]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d104      	bne.n	800d9a6 <UART_Start_Receive_IT+0x92>
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	227f      	movs	r2, #127	@ 0x7f
 800d9a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d9a4:	e008      	b.n	800d9b8 <UART_Start_Receive_IT+0xa4>
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	223f      	movs	r2, #63	@ 0x3f
 800d9aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d9ae:	e003      	b.n	800d9b8 <UART_Start_Receive_IT+0xa4>
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	2222      	movs	r2, #34	@ 0x22
 800d9c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	3308      	adds	r3, #8
 800d9ce:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d9d2:	e853 3f00 	ldrex	r3, [r3]
 800d9d6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d9d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d9da:	f043 0301 	orr.w	r3, r3, #1
 800d9de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	3308      	adds	r3, #8
 800d9e8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d9ec:	673a      	str	r2, [r7, #112]	@ 0x70
 800d9ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9f0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800d9f2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d9f4:	e841 2300 	strex	r3, r2, [r1]
 800d9f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800d9fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d1e3      	bne.n	800d9c8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da08:	d14f      	bne.n	800daaa <UART_Start_Receive_IT+0x196>
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800da10:	88fa      	ldrh	r2, [r7, #6]
 800da12:	429a      	cmp	r2, r3
 800da14:	d349      	bcc.n	800daaa <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	689b      	ldr	r3, [r3, #8]
 800da1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800da1e:	d107      	bne.n	800da30 <UART_Start_Receive_IT+0x11c>
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	691b      	ldr	r3, [r3, #16]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d103      	bne.n	800da30 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	4a47      	ldr	r2, [pc, #284]	@ (800db48 <UART_Start_Receive_IT+0x234>)
 800da2c:	675a      	str	r2, [r3, #116]	@ 0x74
 800da2e:	e002      	b.n	800da36 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	4a46      	ldr	r2, [pc, #280]	@ (800db4c <UART_Start_Receive_IT+0x238>)
 800da34:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	691b      	ldr	r3, [r3, #16]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d01a      	beq.n	800da74 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da46:	e853 3f00 	ldrex	r3, [r3]
 800da4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800da4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da52:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	461a      	mov	r2, r3
 800da5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800da60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800da62:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da64:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800da66:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800da68:	e841 2300 	strex	r3, r2, [r1]
 800da6c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800da6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800da70:	2b00      	cmp	r3, #0
 800da72:	d1e4      	bne.n	800da3e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	3308      	adds	r3, #8
 800da7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da7e:	e853 3f00 	ldrex	r3, [r3]
 800da82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800da84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	3308      	adds	r3, #8
 800da92:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800da94:	64ba      	str	r2, [r7, #72]	@ 0x48
 800da96:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da98:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800da9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da9c:	e841 2300 	strex	r3, r2, [r1]
 800daa0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800daa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d1e5      	bne.n	800da74 <UART_Start_Receive_IT+0x160>
 800daa8:	e046      	b.n	800db38 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	689b      	ldr	r3, [r3, #8]
 800daae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dab2:	d107      	bne.n	800dac4 <UART_Start_Receive_IT+0x1b0>
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	691b      	ldr	r3, [r3, #16]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d103      	bne.n	800dac4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	4a24      	ldr	r2, [pc, #144]	@ (800db50 <UART_Start_Receive_IT+0x23c>)
 800dac0:	675a      	str	r2, [r3, #116]	@ 0x74
 800dac2:	e002      	b.n	800daca <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	4a23      	ldr	r2, [pc, #140]	@ (800db54 <UART_Start_Receive_IT+0x240>)
 800dac8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	691b      	ldr	r3, [r3, #16]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d019      	beq.n	800db06 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dada:	e853 3f00 	ldrex	r3, [r3]
 800dade:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800dae6:	677b      	str	r3, [r7, #116]	@ 0x74
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	461a      	mov	r2, r3
 800daee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800daf0:	637b      	str	r3, [r7, #52]	@ 0x34
 800daf2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daf4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800daf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800daf8:	e841 2300 	strex	r3, r2, [r1]
 800dafc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800dafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db00:	2b00      	cmp	r3, #0
 800db02:	d1e6      	bne.n	800dad2 <UART_Start_Receive_IT+0x1be>
 800db04:	e018      	b.n	800db38 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db0c:	697b      	ldr	r3, [r7, #20]
 800db0e:	e853 3f00 	ldrex	r3, [r3]
 800db12:	613b      	str	r3, [r7, #16]
   return(result);
 800db14:	693b      	ldr	r3, [r7, #16]
 800db16:	f043 0320 	orr.w	r3, r3, #32
 800db1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	461a      	mov	r2, r3
 800db22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800db24:	623b      	str	r3, [r7, #32]
 800db26:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db28:	69f9      	ldr	r1, [r7, #28]
 800db2a:	6a3a      	ldr	r2, [r7, #32]
 800db2c:	e841 2300 	strex	r3, r2, [r1]
 800db30:	61bb      	str	r3, [r7, #24]
   return(result);
 800db32:	69bb      	ldr	r3, [r7, #24]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d1e6      	bne.n	800db06 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800db38:	2300      	movs	r3, #0
}
 800db3a:	4618      	mov	r0, r3
 800db3c:	378c      	adds	r7, #140	@ 0x8c
 800db3e:	46bd      	mov	sp, r7
 800db40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db44:	4770      	bx	lr
 800db46:	bf00      	nop
 800db48:	0800e399 	.word	0x0800e399
 800db4c:	0800e029 	.word	0x0800e029
 800db50:	0800de65 	.word	0x0800de65
 800db54:	0800dca1 	.word	0x0800dca1

0800db58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800db58:	b480      	push	{r7}
 800db5a:	b095      	sub	sp, #84	@ 0x54
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db68:	e853 3f00 	ldrex	r3, [r3]
 800db6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800db6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800db74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	461a      	mov	r2, r3
 800db7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db7e:	643b      	str	r3, [r7, #64]	@ 0x40
 800db80:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800db84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800db86:	e841 2300 	strex	r3, r2, [r1]
 800db8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800db8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d1e6      	bne.n	800db60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	3308      	adds	r3, #8
 800db98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db9a:	6a3b      	ldr	r3, [r7, #32]
 800db9c:	e853 3f00 	ldrex	r3, [r3]
 800dba0:	61fb      	str	r3, [r7, #28]
   return(result);
 800dba2:	69fb      	ldr	r3, [r7, #28]
 800dba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dba8:	f023 0301 	bic.w	r3, r3, #1
 800dbac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	3308      	adds	r3, #8
 800dbb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dbb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dbb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dbbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dbbe:	e841 2300 	strex	r3, r2, [r1]
 800dbc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d1e3      	bne.n	800db92 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbce:	2b01      	cmp	r3, #1
 800dbd0:	d118      	bne.n	800dc04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	e853 3f00 	ldrex	r3, [r3]
 800dbde:	60bb      	str	r3, [r7, #8]
   return(result);
 800dbe0:	68bb      	ldr	r3, [r7, #8]
 800dbe2:	f023 0310 	bic.w	r3, r3, #16
 800dbe6:	647b      	str	r3, [r7, #68]	@ 0x44
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	461a      	mov	r2, r3
 800dbee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbf0:	61bb      	str	r3, [r7, #24]
 800dbf2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbf4:	6979      	ldr	r1, [r7, #20]
 800dbf6:	69ba      	ldr	r2, [r7, #24]
 800dbf8:	e841 2300 	strex	r3, r2, [r1]
 800dbfc:	613b      	str	r3, [r7, #16]
   return(result);
 800dbfe:	693b      	ldr	r3, [r7, #16]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d1e6      	bne.n	800dbd2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	2220      	movs	r2, #32
 800dc08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2200      	movs	r2, #0
 800dc10:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2200      	movs	r2, #0
 800dc16:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dc18:	bf00      	nop
 800dc1a:	3754      	adds	r7, #84	@ 0x54
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc22:	4770      	bx	lr

0800dc24 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b084      	sub	sp, #16
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dc30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	2200      	movs	r2, #0
 800dc36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dc3a:	68f8      	ldr	r0, [r7, #12]
 800dc3c:	f7ff faac 	bl	800d198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc40:	bf00      	nop
 800dc42:	3710      	adds	r7, #16
 800dc44:	46bd      	mov	sp, r7
 800dc46:	bd80      	pop	{r7, pc}

0800dc48 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dc48:	b580      	push	{r7, lr}
 800dc4a:	b088      	sub	sp, #32
 800dc4c:	af00      	add	r7, sp, #0
 800dc4e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	e853 3f00 	ldrex	r3, [r3]
 800dc5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc64:	61fb      	str	r3, [r7, #28]
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	461a      	mov	r2, r3
 800dc6c:	69fb      	ldr	r3, [r7, #28]
 800dc6e:	61bb      	str	r3, [r7, #24]
 800dc70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc72:	6979      	ldr	r1, [r7, #20]
 800dc74:	69ba      	ldr	r2, [r7, #24]
 800dc76:	e841 2300 	strex	r3, r2, [r1]
 800dc7a:	613b      	str	r3, [r7, #16]
   return(result);
 800dc7c:	693b      	ldr	r3, [r7, #16]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d1e6      	bne.n	800dc50 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2220      	movs	r2, #32
 800dc86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800dc90:	6878      	ldr	r0, [r7, #4]
 800dc92:	f7ff fa77 	bl	800d184 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dc96:	bf00      	nop
 800dc98:	3720      	adds	r7, #32
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	bd80      	pop	{r7, pc}
	...

0800dca0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800dca0:	b580      	push	{r7, lr}
 800dca2:	b09c      	sub	sp, #112	@ 0x70
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800dcae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dcb8:	2b22      	cmp	r3, #34	@ 0x22
 800dcba:	f040 80c3 	bne.w	800de44 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcc4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dcc8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800dccc:	b2d9      	uxtb	r1, r3
 800dcce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800dcd2:	b2da      	uxtb	r2, r3
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dcd8:	400a      	ands	r2, r1
 800dcda:	b2d2      	uxtb	r2, r2
 800dcdc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dce2:	1c5a      	adds	r2, r3, #1
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	3b01      	subs	r3, #1
 800dcf2:	b29a      	uxth	r2, r3
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dd00:	b29b      	uxth	r3, r3
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	f040 80a6 	bne.w	800de54 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd10:	e853 3f00 	ldrex	r3, [r3]
 800dd14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dd16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dd1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	461a      	mov	r2, r3
 800dd24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dd26:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dd28:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd2a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dd2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dd2e:	e841 2300 	strex	r3, r2, [r1]
 800dd32:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dd34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d1e6      	bne.n	800dd08 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	3308      	adds	r3, #8
 800dd40:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd44:	e853 3f00 	ldrex	r3, [r3]
 800dd48:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dd4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd4c:	f023 0301 	bic.w	r3, r3, #1
 800dd50:	667b      	str	r3, [r7, #100]	@ 0x64
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	3308      	adds	r3, #8
 800dd58:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dd5a:	647a      	str	r2, [r7, #68]	@ 0x44
 800dd5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dd60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dd62:	e841 2300 	strex	r3, r2, [r1]
 800dd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dd68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d1e5      	bne.n	800dd3a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2220      	movs	r2, #32
 800dd72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	2200      	movs	r2, #0
 800dd7a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2200      	movs	r2, #0
 800dd80:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	4a35      	ldr	r2, [pc, #212]	@ (800de5c <UART_RxISR_8BIT+0x1bc>)
 800dd88:	4293      	cmp	r3, r2
 800dd8a:	d024      	beq.n	800ddd6 <UART_RxISR_8BIT+0x136>
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	4a33      	ldr	r2, [pc, #204]	@ (800de60 <UART_RxISR_8BIT+0x1c0>)
 800dd92:	4293      	cmp	r3, r2
 800dd94:	d01f      	beq.n	800ddd6 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	685b      	ldr	r3, [r3, #4]
 800dd9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d018      	beq.n	800ddd6 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddac:	e853 3f00 	ldrex	r3, [r3]
 800ddb0:	623b      	str	r3, [r7, #32]
   return(result);
 800ddb2:	6a3b      	ldr	r3, [r7, #32]
 800ddb4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ddb8:	663b      	str	r3, [r7, #96]	@ 0x60
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	461a      	mov	r2, r3
 800ddc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ddc2:	633b      	str	r3, [r7, #48]	@ 0x30
 800ddc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ddc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ddca:	e841 2300 	strex	r3, r2, [r1]
 800ddce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ddd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d1e6      	bne.n	800dda4 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ddda:	2b01      	cmp	r3, #1
 800dddc:	d12e      	bne.n	800de3c <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	2200      	movs	r2, #0
 800dde2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	e853 3f00 	ldrex	r3, [r3]
 800ddf0:	60fb      	str	r3, [r7, #12]
   return(result);
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	f023 0310 	bic.w	r3, r3, #16
 800ddf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	461a      	mov	r2, r3
 800de00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800de02:	61fb      	str	r3, [r7, #28]
 800de04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de06:	69b9      	ldr	r1, [r7, #24]
 800de08:	69fa      	ldr	r2, [r7, #28]
 800de0a:	e841 2300 	strex	r3, r2, [r1]
 800de0e:	617b      	str	r3, [r7, #20]
   return(result);
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d1e6      	bne.n	800dde4 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	69db      	ldr	r3, [r3, #28]
 800de1c:	f003 0310 	and.w	r3, r3, #16
 800de20:	2b10      	cmp	r3, #16
 800de22:	d103      	bne.n	800de2c <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	2210      	movs	r2, #16
 800de2a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800de32:	4619      	mov	r1, r3
 800de34:	6878      	ldr	r0, [r7, #4]
 800de36:	f7ff f9b9 	bl	800d1ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800de3a:	e00b      	b.n	800de54 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800de3c:	6878      	ldr	r0, [r7, #4]
 800de3e:	f7f3 fdcd 	bl	80019dc <HAL_UART_RxCpltCallback>
}
 800de42:	e007      	b.n	800de54 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	699a      	ldr	r2, [r3, #24]
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	f042 0208 	orr.w	r2, r2, #8
 800de52:	619a      	str	r2, [r3, #24]
}
 800de54:	bf00      	nop
 800de56:	3770      	adds	r7, #112	@ 0x70
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}
 800de5c:	44002400 	.word	0x44002400
 800de60:	54002400 	.word	0x54002400

0800de64 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b09c      	sub	sp, #112	@ 0x70
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800de72:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800de7c:	2b22      	cmp	r3, #34	@ 0x22
 800de7e:	f040 80c3 	bne.w	800e008 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de88:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de90:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800de92:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800de96:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800de9a:	4013      	ands	r3, r2
 800de9c:	b29a      	uxth	r2, r3
 800de9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dea0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dea6:	1c9a      	adds	r2, r3, #2
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800deb2:	b29b      	uxth	r3, r3
 800deb4:	3b01      	subs	r3, #1
 800deb6:	b29a      	uxth	r2, r3
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dec4:	b29b      	uxth	r3, r3
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	f040 80a6 	bne.w	800e018 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ded2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ded4:	e853 3f00 	ldrex	r3, [r3]
 800ded8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800deda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dedc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dee0:	667b      	str	r3, [r7, #100]	@ 0x64
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	461a      	mov	r2, r3
 800dee8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800deea:	657b      	str	r3, [r7, #84]	@ 0x54
 800deec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800def0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800def2:	e841 2300 	strex	r3, r2, [r1]
 800def6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800def8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800defa:	2b00      	cmp	r3, #0
 800defc:	d1e6      	bne.n	800decc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	3308      	adds	r3, #8
 800df04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df08:	e853 3f00 	ldrex	r3, [r3]
 800df0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800df0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df10:	f023 0301 	bic.w	r3, r3, #1
 800df14:	663b      	str	r3, [r7, #96]	@ 0x60
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	3308      	adds	r3, #8
 800df1c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800df1e:	643a      	str	r2, [r7, #64]	@ 0x40
 800df20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800df24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800df26:	e841 2300 	strex	r3, r2, [r1]
 800df2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800df2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d1e5      	bne.n	800defe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	2220      	movs	r2, #32
 800df36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	2200      	movs	r2, #0
 800df3e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	2200      	movs	r2, #0
 800df44:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	4a35      	ldr	r2, [pc, #212]	@ (800e020 <UART_RxISR_16BIT+0x1bc>)
 800df4c:	4293      	cmp	r3, r2
 800df4e:	d024      	beq.n	800df9a <UART_RxISR_16BIT+0x136>
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	4a33      	ldr	r2, [pc, #204]	@ (800e024 <UART_RxISR_16BIT+0x1c0>)
 800df56:	4293      	cmp	r3, r2
 800df58:	d01f      	beq.n	800df9a <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	685b      	ldr	r3, [r3, #4]
 800df60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800df64:	2b00      	cmp	r3, #0
 800df66:	d018      	beq.n	800df9a <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df6e:	6a3b      	ldr	r3, [r7, #32]
 800df70:	e853 3f00 	ldrex	r3, [r3]
 800df74:	61fb      	str	r3, [r7, #28]
   return(result);
 800df76:	69fb      	ldr	r3, [r7, #28]
 800df78:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800df7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	461a      	mov	r2, r3
 800df84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800df88:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800df8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df8e:	e841 2300 	strex	r3, r2, [r1]
 800df92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800df94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df96:	2b00      	cmp	r3, #0
 800df98:	d1e6      	bne.n	800df68 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df9e:	2b01      	cmp	r3, #1
 800dfa0:	d12e      	bne.n	800e000 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	e853 3f00 	ldrex	r3, [r3]
 800dfb4:	60bb      	str	r3, [r7, #8]
   return(result);
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	f023 0310 	bic.w	r3, r3, #16
 800dfbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	461a      	mov	r2, r3
 800dfc4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dfc6:	61bb      	str	r3, [r7, #24]
 800dfc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfca:	6979      	ldr	r1, [r7, #20]
 800dfcc:	69ba      	ldr	r2, [r7, #24]
 800dfce:	e841 2300 	strex	r3, r2, [r1]
 800dfd2:	613b      	str	r3, [r7, #16]
   return(result);
 800dfd4:	693b      	ldr	r3, [r7, #16]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d1e6      	bne.n	800dfa8 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	69db      	ldr	r3, [r3, #28]
 800dfe0:	f003 0310 	and.w	r3, r3, #16
 800dfe4:	2b10      	cmp	r3, #16
 800dfe6:	d103      	bne.n	800dff0 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	2210      	movs	r2, #16
 800dfee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dff6:	4619      	mov	r1, r3
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f7ff f8d7 	bl	800d1ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dffe:	e00b      	b.n	800e018 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f7f3 fceb 	bl	80019dc <HAL_UART_RxCpltCallback>
}
 800e006:	e007      	b.n	800e018 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	699a      	ldr	r2, [r3, #24]
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	f042 0208 	orr.w	r2, r2, #8
 800e016:	619a      	str	r2, [r3, #24]
}
 800e018:	bf00      	nop
 800e01a:	3770      	adds	r7, #112	@ 0x70
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}
 800e020:	44002400 	.word	0x44002400
 800e024:	54002400 	.word	0x54002400

0800e028 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b0ac      	sub	sp, #176	@ 0xb0
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e036:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	69db      	ldr	r3, [r3, #28]
 800e040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	689b      	ldr	r3, [r3, #8]
 800e054:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e05e:	2b22      	cmp	r3, #34	@ 0x22
 800e060:	f040 8188 	bne.w	800e374 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e06a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e06e:	e12b      	b.n	800e2c8 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e076:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e07a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e07e:	b2d9      	uxtb	r1, r3
 800e080:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e084:	b2da      	uxtb	r2, r3
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e08a:	400a      	ands	r2, r1
 800e08c:	b2d2      	uxtb	r2, r2
 800e08e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e094:	1c5a      	adds	r2, r3, #1
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e0a0:	b29b      	uxth	r3, r3
 800e0a2:	3b01      	subs	r3, #1
 800e0a4:	b29a      	uxth	r2, r3
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	69db      	ldr	r3, [r3, #28]
 800e0b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e0b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0ba:	f003 0307 	and.w	r3, r3, #7
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d053      	beq.n	800e16a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e0c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0c6:	f003 0301 	and.w	r3, r3, #1
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d011      	beq.n	800e0f2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800e0ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e0d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d00b      	beq.n	800e0f2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	2201      	movs	r2, #1
 800e0e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0e8:	f043 0201 	orr.w	r2, r3, #1
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e0f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0f6:	f003 0302 	and.w	r3, r3, #2
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d011      	beq.n	800e122 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e0fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e102:	f003 0301 	and.w	r3, r3, #1
 800e106:	2b00      	cmp	r3, #0
 800e108:	d00b      	beq.n	800e122 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	2202      	movs	r2, #2
 800e110:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e118:	f043 0204 	orr.w	r2, r3, #4
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e122:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e126:	f003 0304 	and.w	r3, r3, #4
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d011      	beq.n	800e152 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e12e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e132:	f003 0301 	and.w	r3, r3, #1
 800e136:	2b00      	cmp	r3, #0
 800e138:	d00b      	beq.n	800e152 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	2204      	movs	r2, #4
 800e140:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e148:	f043 0202 	orr.w	r2, r3, #2
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d006      	beq.n	800e16a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e15c:	6878      	ldr	r0, [r7, #4]
 800e15e:	f7ff f81b 	bl	800d198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	2200      	movs	r2, #0
 800e166:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e170:	b29b      	uxth	r3, r3
 800e172:	2b00      	cmp	r3, #0
 800e174:	f040 80a8 	bne.w	800e2c8 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e17e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e180:	e853 3f00 	ldrex	r3, [r3]
 800e184:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800e186:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e188:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e18c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	461a      	mov	r2, r3
 800e196:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e19a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e19c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e19e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e1a0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e1a2:	e841 2300 	strex	r3, r2, [r1]
 800e1a6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800e1a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d1e4      	bne.n	800e178 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	3308      	adds	r3, #8
 800e1b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e1b8:	e853 3f00 	ldrex	r3, [r3]
 800e1bc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800e1be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e1c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e1c4:	f023 0301 	bic.w	r3, r3, #1
 800e1c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	3308      	adds	r3, #8
 800e1d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e1d6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e1d8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1da:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e1dc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e1de:	e841 2300 	strex	r3, r2, [r1]
 800e1e2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e1e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d1e1      	bne.n	800e1ae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	2220      	movs	r2, #32
 800e1ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	4a62      	ldr	r2, [pc, #392]	@ (800e38c <UART_RxISR_8BIT_FIFOEN+0x364>)
 800e204:	4293      	cmp	r3, r2
 800e206:	d026      	beq.n	800e256 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	4a60      	ldr	r2, [pc, #384]	@ (800e390 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800e20e:	4293      	cmp	r3, r2
 800e210:	d021      	beq.n	800e256 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	685b      	ldr	r3, [r3, #4]
 800e218:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d01a      	beq.n	800e256 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e226:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e228:	e853 3f00 	ldrex	r3, [r3]
 800e22c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e22e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e230:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e234:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	461a      	mov	r2, r3
 800e23e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e242:	657b      	str	r3, [r7, #84]	@ 0x54
 800e244:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e246:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e248:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e24a:	e841 2300 	strex	r3, r2, [r1]
 800e24e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e250:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e252:	2b00      	cmp	r3, #0
 800e254:	d1e4      	bne.n	800e220 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e25a:	2b01      	cmp	r3, #1
 800e25c:	d130      	bne.n	800e2c0 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	2200      	movs	r2, #0
 800e262:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e26a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e26c:	e853 3f00 	ldrex	r3, [r3]
 800e270:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e274:	f023 0310 	bic.w	r3, r3, #16
 800e278:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	461a      	mov	r2, r3
 800e282:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e286:	643b      	str	r3, [r7, #64]	@ 0x40
 800e288:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e28a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e28c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e28e:	e841 2300 	strex	r3, r2, [r1]
 800e292:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e296:	2b00      	cmp	r3, #0
 800e298:	d1e4      	bne.n	800e264 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	69db      	ldr	r3, [r3, #28]
 800e2a0:	f003 0310 	and.w	r3, r3, #16
 800e2a4:	2b10      	cmp	r3, #16
 800e2a6:	d103      	bne.n	800e2b0 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	2210      	movs	r2, #16
 800e2ae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e2b6:	4619      	mov	r1, r3
 800e2b8:	6878      	ldr	r0, [r7, #4]
 800e2ba:	f7fe ff77 	bl	800d1ac <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e2be:	e00e      	b.n	800e2de <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800e2c0:	6878      	ldr	r0, [r7, #4]
 800e2c2:	f7f3 fb8b 	bl	80019dc <HAL_UART_RxCpltCallback>
        break;
 800e2c6:	e00a      	b.n	800e2de <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e2c8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d006      	beq.n	800e2de <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800e2d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2d4:	f003 0320 	and.w	r3, r3, #32
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	f47f aec9 	bne.w	800e070 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e2e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e2e8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d049      	beq.n	800e384 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e2f6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800e2fa:	429a      	cmp	r2, r3
 800e2fc:	d242      	bcs.n	800e384 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	3308      	adds	r3, #8
 800e304:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e306:	6a3b      	ldr	r3, [r7, #32]
 800e308:	e853 3f00 	ldrex	r3, [r3]
 800e30c:	61fb      	str	r3, [r7, #28]
   return(result);
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e314:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	3308      	adds	r3, #8
 800e31e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e322:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e324:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e326:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e328:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e32a:	e841 2300 	strex	r3, r2, [r1]
 800e32e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e332:	2b00      	cmp	r3, #0
 800e334:	d1e3      	bne.n	800e2fe <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	4a16      	ldr	r2, [pc, #88]	@ (800e394 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800e33a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	e853 3f00 	ldrex	r3, [r3]
 800e348:	60bb      	str	r3, [r7, #8]
   return(result);
 800e34a:	68bb      	ldr	r3, [r7, #8]
 800e34c:	f043 0320 	orr.w	r3, r3, #32
 800e350:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	461a      	mov	r2, r3
 800e35a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e35e:	61bb      	str	r3, [r7, #24]
 800e360:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e362:	6979      	ldr	r1, [r7, #20]
 800e364:	69ba      	ldr	r2, [r7, #24]
 800e366:	e841 2300 	strex	r3, r2, [r1]
 800e36a:	613b      	str	r3, [r7, #16]
   return(result);
 800e36c:	693b      	ldr	r3, [r7, #16]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d1e4      	bne.n	800e33c <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e372:	e007      	b.n	800e384 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	699a      	ldr	r2, [r3, #24]
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	f042 0208 	orr.w	r2, r2, #8
 800e382:	619a      	str	r2, [r3, #24]
}
 800e384:	bf00      	nop
 800e386:	37b0      	adds	r7, #176	@ 0xb0
 800e388:	46bd      	mov	sp, r7
 800e38a:	bd80      	pop	{r7, pc}
 800e38c:	44002400 	.word	0x44002400
 800e390:	54002400 	.word	0x54002400
 800e394:	0800dca1 	.word	0x0800dca1

0800e398 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b0ae      	sub	sp, #184	@ 0xb8
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e3a6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	69db      	ldr	r3, [r3, #28]
 800e3b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	689b      	ldr	r3, [r3, #8]
 800e3c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e3ce:	2b22      	cmp	r3, #34	@ 0x22
 800e3d0:	f040 818c 	bne.w	800e6ec <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e3da:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e3de:	e12f      	b.n	800e640 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3e6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800e3f2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800e3f6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800e3fa:	4013      	ands	r3, r2
 800e3fc:	b29a      	uxth	r2, r3
 800e3fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e402:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e408:	1c9a      	adds	r2, r3, #2
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e414:	b29b      	uxth	r3, r3
 800e416:	3b01      	subs	r3, #1
 800e418:	b29a      	uxth	r2, r3
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	69db      	ldr	r3, [r3, #28]
 800e426:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e42a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e42e:	f003 0307 	and.w	r3, r3, #7
 800e432:	2b00      	cmp	r3, #0
 800e434:	d053      	beq.n	800e4de <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e436:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e43a:	f003 0301 	and.w	r3, r3, #1
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d011      	beq.n	800e466 <UART_RxISR_16BIT_FIFOEN+0xce>
 800e442:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d00b      	beq.n	800e466 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	2201      	movs	r2, #1
 800e454:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e45c:	f043 0201 	orr.w	r2, r3, #1
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e466:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e46a:	f003 0302 	and.w	r3, r3, #2
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d011      	beq.n	800e496 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800e472:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e476:	f003 0301 	and.w	r3, r3, #1
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d00b      	beq.n	800e496 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	2202      	movs	r2, #2
 800e484:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e48c:	f043 0204 	orr.w	r2, r3, #4
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e496:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e49a:	f003 0304 	and.w	r3, r3, #4
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d011      	beq.n	800e4c6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800e4a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e4a6:	f003 0301 	and.w	r3, r3, #1
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d00b      	beq.n	800e4c6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	2204      	movs	r2, #4
 800e4b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e4bc:	f043 0202 	orr.w	r2, r3, #2
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d006      	beq.n	800e4de <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e4d0:	6878      	ldr	r0, [r7, #4]
 800e4d2:	f7fe fe61 	bl	800d198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	2200      	movs	r2, #0
 800e4da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e4e4:	b29b      	uxth	r3, r3
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	f040 80aa 	bne.w	800e640 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e4f4:	e853 3f00 	ldrex	r3, [r3]
 800e4f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e4fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e4fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e500:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	461a      	mov	r2, r3
 800e50a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e50e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e512:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e514:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e516:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e51a:	e841 2300 	strex	r3, r2, [r1]
 800e51e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e520:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e522:	2b00      	cmp	r3, #0
 800e524:	d1e2      	bne.n	800e4ec <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	3308      	adds	r3, #8
 800e52c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e52e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e530:	e853 3f00 	ldrex	r3, [r3]
 800e534:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e536:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e538:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e53c:	f023 0301 	bic.w	r3, r3, #1
 800e540:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	3308      	adds	r3, #8
 800e54a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e54e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e550:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e552:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e554:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e556:	e841 2300 	strex	r3, r2, [r1]
 800e55a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e55c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d1e1      	bne.n	800e526 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2220      	movs	r2, #32
 800e566:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	2200      	movs	r2, #0
 800e56e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2200      	movs	r2, #0
 800e574:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	4a62      	ldr	r2, [pc, #392]	@ (800e704 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800e57c:	4293      	cmp	r3, r2
 800e57e:	d026      	beq.n	800e5ce <UART_RxISR_16BIT_FIFOEN+0x236>
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	4a60      	ldr	r2, [pc, #384]	@ (800e708 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800e586:	4293      	cmp	r3, r2
 800e588:	d021      	beq.n	800e5ce <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	685b      	ldr	r3, [r3, #4]
 800e590:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e594:	2b00      	cmp	r3, #0
 800e596:	d01a      	beq.n	800e5ce <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e59e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e5a0:	e853 3f00 	ldrex	r3, [r3]
 800e5a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e5a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e5a8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e5ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	461a      	mov	r2, r3
 800e5b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e5ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e5bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e5c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e5c2:	e841 2300 	strex	r3, r2, [r1]
 800e5c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e5c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d1e4      	bne.n	800e598 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e5d2:	2b01      	cmp	r3, #1
 800e5d4:	d130      	bne.n	800e638 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	2200      	movs	r2, #0
 800e5da:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5e4:	e853 3f00 	ldrex	r3, [r3]
 800e5e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e5ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5ec:	f023 0310 	bic.w	r3, r3, #16
 800e5f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	461a      	mov	r2, r3
 800e5fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e5fe:	647b      	str	r3, [r7, #68]	@ 0x44
 800e600:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e602:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e604:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e606:	e841 2300 	strex	r3, r2, [r1]
 800e60a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e60c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d1e4      	bne.n	800e5dc <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	69db      	ldr	r3, [r3, #28]
 800e618:	f003 0310 	and.w	r3, r3, #16
 800e61c:	2b10      	cmp	r3, #16
 800e61e:	d103      	bne.n	800e628 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	2210      	movs	r2, #16
 800e626:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e62e:	4619      	mov	r1, r3
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f7fe fdbb 	bl	800d1ac <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e636:	e00e      	b.n	800e656 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f7f3 f9cf 	bl	80019dc <HAL_UART_RxCpltCallback>
        break;
 800e63e:	e00a      	b.n	800e656 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e640:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800e644:	2b00      	cmp	r3, #0
 800e646:	d006      	beq.n	800e656 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800e648:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e64c:	f003 0320 	and.w	r3, r3, #32
 800e650:	2b00      	cmp	r3, #0
 800e652:	f47f aec5 	bne.w	800e3e0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e65c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e660:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e664:	2b00      	cmp	r3, #0
 800e666:	d049      	beq.n	800e6fc <UART_RxISR_16BIT_FIFOEN+0x364>
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e66e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800e672:	429a      	cmp	r2, r3
 800e674:	d242      	bcs.n	800e6fc <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	3308      	adds	r3, #8
 800e67c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e680:	e853 3f00 	ldrex	r3, [r3]
 800e684:	623b      	str	r3, [r7, #32]
   return(result);
 800e686:	6a3b      	ldr	r3, [r7, #32]
 800e688:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e68c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	3308      	adds	r3, #8
 800e696:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e69a:	633a      	str	r2, [r7, #48]	@ 0x30
 800e69c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e69e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e6a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6a2:	e841 2300 	strex	r3, r2, [r1]
 800e6a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d1e3      	bne.n	800e676 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	4a16      	ldr	r2, [pc, #88]	@ (800e70c <UART_RxISR_16BIT_FIFOEN+0x374>)
 800e6b2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6ba:	693b      	ldr	r3, [r7, #16]
 800e6bc:	e853 3f00 	ldrex	r3, [r3]
 800e6c0:	60fb      	str	r3, [r7, #12]
   return(result);
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	f043 0320 	orr.w	r3, r3, #32
 800e6c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	461a      	mov	r2, r3
 800e6d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e6d6:	61fb      	str	r3, [r7, #28]
 800e6d8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6da:	69b9      	ldr	r1, [r7, #24]
 800e6dc:	69fa      	ldr	r2, [r7, #28]
 800e6de:	e841 2300 	strex	r3, r2, [r1]
 800e6e2:	617b      	str	r3, [r7, #20]
   return(result);
 800e6e4:	697b      	ldr	r3, [r7, #20]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d1e4      	bne.n	800e6b4 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e6ea:	e007      	b.n	800e6fc <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	699a      	ldr	r2, [r3, #24]
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	f042 0208 	orr.w	r2, r2, #8
 800e6fa:	619a      	str	r2, [r3, #24]
}
 800e6fc:	bf00      	nop
 800e6fe:	37b8      	adds	r7, #184	@ 0xb8
 800e700:	46bd      	mov	sp, r7
 800e702:	bd80      	pop	{r7, pc}
 800e704:	44002400 	.word	0x44002400
 800e708:	54002400 	.word	0x54002400
 800e70c:	0800de65 	.word	0x0800de65

0800e710 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e710:	b480      	push	{r7}
 800e712:	b083      	sub	sp, #12
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e718:	bf00      	nop
 800e71a:	370c      	adds	r7, #12
 800e71c:	46bd      	mov	sp, r7
 800e71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e722:	4770      	bx	lr

0800e724 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e724:	b480      	push	{r7}
 800e726:	b083      	sub	sp, #12
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e72c:	bf00      	nop
 800e72e:	370c      	adds	r7, #12
 800e730:	46bd      	mov	sp, r7
 800e732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e736:	4770      	bx	lr

0800e738 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e738:	b480      	push	{r7}
 800e73a:	b083      	sub	sp, #12
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e740:	bf00      	nop
 800e742:	370c      	adds	r7, #12
 800e744:	46bd      	mov	sp, r7
 800e746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74a:	4770      	bx	lr

0800e74c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e74c:	b480      	push	{r7}
 800e74e:	b085      	sub	sp, #20
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e75a:	2b01      	cmp	r3, #1
 800e75c:	d101      	bne.n	800e762 <HAL_UARTEx_DisableFifoMode+0x16>
 800e75e:	2302      	movs	r3, #2
 800e760:	e027      	b.n	800e7b2 <HAL_UARTEx_DisableFifoMode+0x66>
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	2201      	movs	r2, #1
 800e766:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	2224      	movs	r2, #36	@ 0x24
 800e76e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	681a      	ldr	r2, [r3, #0]
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	f022 0201 	bic.w	r2, r2, #1
 800e788:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e790:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	2200      	movs	r2, #0
 800e796:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	68fa      	ldr	r2, [r7, #12]
 800e79e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2220      	movs	r2, #32
 800e7a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e7b0:	2300      	movs	r3, #0
}
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	3714      	adds	r7, #20
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7bc:	4770      	bx	lr

0800e7be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e7be:	b580      	push	{r7, lr}
 800e7c0:	b084      	sub	sp, #16
 800e7c2:	af00      	add	r7, sp, #0
 800e7c4:	6078      	str	r0, [r7, #4]
 800e7c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e7ce:	2b01      	cmp	r3, #1
 800e7d0:	d101      	bne.n	800e7d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e7d2:	2302      	movs	r3, #2
 800e7d4:	e02d      	b.n	800e832 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	2201      	movs	r2, #1
 800e7da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2224      	movs	r2, #36	@ 0x24
 800e7e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	681a      	ldr	r2, [r3, #0]
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f022 0201 	bic.w	r2, r2, #1
 800e7fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	689b      	ldr	r3, [r3, #8]
 800e804:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	683a      	ldr	r2, [r7, #0]
 800e80e:	430a      	orrs	r2, r1
 800e810:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e812:	6878      	ldr	r0, [r7, #4]
 800e814:	f000 f850 	bl	800e8b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	68fa      	ldr	r2, [r7, #12]
 800e81e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	2220      	movs	r2, #32
 800e824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	2200      	movs	r2, #0
 800e82c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e830:	2300      	movs	r3, #0
}
 800e832:	4618      	mov	r0, r3
 800e834:	3710      	adds	r7, #16
 800e836:	46bd      	mov	sp, r7
 800e838:	bd80      	pop	{r7, pc}

0800e83a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e83a:	b580      	push	{r7, lr}
 800e83c:	b084      	sub	sp, #16
 800e83e:	af00      	add	r7, sp, #0
 800e840:	6078      	str	r0, [r7, #4]
 800e842:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e84a:	2b01      	cmp	r3, #1
 800e84c:	d101      	bne.n	800e852 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e84e:	2302      	movs	r3, #2
 800e850:	e02d      	b.n	800e8ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	2201      	movs	r2, #1
 800e856:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2224      	movs	r2, #36	@ 0x24
 800e85e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	681a      	ldr	r2, [r3, #0]
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	f022 0201 	bic.w	r2, r2, #1
 800e878:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	689b      	ldr	r3, [r3, #8]
 800e880:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	683a      	ldr	r2, [r7, #0]
 800e88a:	430a      	orrs	r2, r1
 800e88c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e88e:	6878      	ldr	r0, [r7, #4]
 800e890:	f000 f812 	bl	800e8b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	68fa      	ldr	r2, [r7, #12]
 800e89a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	2220      	movs	r2, #32
 800e8a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e8ac:	2300      	movs	r3, #0
}
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	3710      	adds	r7, #16
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	bd80      	pop	{r7, pc}
	...

0800e8b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	b085      	sub	sp, #20
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d108      	bne.n	800e8da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	2201      	movs	r2, #1
 800e8cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	2201      	movs	r2, #1
 800e8d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e8d8:	e031      	b.n	800e93e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e8da:	2308      	movs	r3, #8
 800e8dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e8de:	2308      	movs	r3, #8
 800e8e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	689b      	ldr	r3, [r3, #8]
 800e8e8:	0e5b      	lsrs	r3, r3, #25
 800e8ea:	b2db      	uxtb	r3, r3
 800e8ec:	f003 0307 	and.w	r3, r3, #7
 800e8f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	689b      	ldr	r3, [r3, #8]
 800e8f8:	0f5b      	lsrs	r3, r3, #29
 800e8fa:	b2db      	uxtb	r3, r3
 800e8fc:	f003 0307 	and.w	r3, r3, #7
 800e900:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e902:	7bbb      	ldrb	r3, [r7, #14]
 800e904:	7b3a      	ldrb	r2, [r7, #12]
 800e906:	4911      	ldr	r1, [pc, #68]	@ (800e94c <UARTEx_SetNbDataToProcess+0x94>)
 800e908:	5c8a      	ldrb	r2, [r1, r2]
 800e90a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e90e:	7b3a      	ldrb	r2, [r7, #12]
 800e910:	490f      	ldr	r1, [pc, #60]	@ (800e950 <UARTEx_SetNbDataToProcess+0x98>)
 800e912:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e914:	fb93 f3f2 	sdiv	r3, r3, r2
 800e918:	b29a      	uxth	r2, r3
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e920:	7bfb      	ldrb	r3, [r7, #15]
 800e922:	7b7a      	ldrb	r2, [r7, #13]
 800e924:	4909      	ldr	r1, [pc, #36]	@ (800e94c <UARTEx_SetNbDataToProcess+0x94>)
 800e926:	5c8a      	ldrb	r2, [r1, r2]
 800e928:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e92c:	7b7a      	ldrb	r2, [r7, #13]
 800e92e:	4908      	ldr	r1, [pc, #32]	@ (800e950 <UARTEx_SetNbDataToProcess+0x98>)
 800e930:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e932:	fb93 f3f2 	sdiv	r3, r3, r2
 800e936:	b29a      	uxth	r2, r3
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e93e:	bf00      	nop
 800e940:	3714      	adds	r7, #20
 800e942:	46bd      	mov	sp, r7
 800e944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e948:	4770      	bx	lr
 800e94a:	bf00      	nop
 800e94c:	08013c48 	.word	0x08013c48
 800e950:	08013c50 	.word	0x08013c50

0800e954 <_ZdlPv>:
 800e954:	f000 b84c 	b.w	800e9f0 <free>

0800e958 <_ZdlPvj>:
 800e958:	f7ff bffc 	b.w	800e954 <_ZdlPv>

0800e95c <_ZdaPv>:
 800e95c:	f7ff bffa 	b.w	800e954 <_ZdlPv>

0800e960 <__cxa_guard_acquire>:
 800e960:	6802      	ldr	r2, [r0, #0]
 800e962:	4603      	mov	r3, r0
 800e964:	07d2      	lsls	r2, r2, #31
 800e966:	d405      	bmi.n	800e974 <__cxa_guard_acquire+0x14>
 800e968:	7842      	ldrb	r2, [r0, #1]
 800e96a:	b102      	cbz	r2, 800e96e <__cxa_guard_acquire+0xe>
 800e96c:	deff      	udf	#255	@ 0xff
 800e96e:	2001      	movs	r0, #1
 800e970:	7058      	strb	r0, [r3, #1]
 800e972:	4770      	bx	lr
 800e974:	2000      	movs	r0, #0
 800e976:	4770      	bx	lr

0800e978 <__cxa_guard_release>:
 800e978:	2301      	movs	r3, #1
 800e97a:	6003      	str	r3, [r0, #0]
 800e97c:	4770      	bx	lr

0800e97e <_Znwj>:
 800e97e:	2801      	cmp	r0, #1
 800e980:	bf38      	it	cc
 800e982:	2001      	movcc	r0, #1
 800e984:	b510      	push	{r4, lr}
 800e986:	4604      	mov	r4, r0
 800e988:	4620      	mov	r0, r4
 800e98a:	f000 f829 	bl	800e9e0 <malloc>
 800e98e:	b100      	cbz	r0, 800e992 <_Znwj+0x14>
 800e990:	bd10      	pop	{r4, pc}
 800e992:	f000 f817 	bl	800e9c4 <_ZSt15get_new_handlerv>
 800e996:	b908      	cbnz	r0, 800e99c <_Znwj+0x1e>
 800e998:	f000 f81a 	bl	800e9d0 <abort>
 800e99c:	4780      	blx	r0
 800e99e:	e7f3      	b.n	800e988 <_Znwj+0xa>

0800e9a0 <_Znaj>:
 800e9a0:	f7ff bfed 	b.w	800e97e <_Znwj>

0800e9a4 <_ZNSaIcEC1Ev>:
 800e9a4:	4770      	bx	lr

0800e9a6 <_ZNSaIcEC1ERKS_>:
 800e9a6:	4770      	bx	lr

0800e9a8 <_ZNSaIcED1Ev>:
 800e9a8:	4770      	bx	lr

0800e9aa <_ZSt17__throw_bad_allocv>:
 800e9aa:	b508      	push	{r3, lr}
 800e9ac:	f000 f810 	bl	800e9d0 <abort>

0800e9b0 <_ZSt28__throw_bad_array_new_lengthv>:
 800e9b0:	b508      	push	{r3, lr}
 800e9b2:	f000 f80d 	bl	800e9d0 <abort>

0800e9b6 <_ZSt20__throw_length_errorPKc>:
 800e9b6:	b508      	push	{r3, lr}
 800e9b8:	f000 f80a 	bl	800e9d0 <abort>

0800e9bc <_ZSt24__throw_out_of_range_fmtPKcz>:
 800e9bc:	b40f      	push	{r0, r1, r2, r3}
 800e9be:	b508      	push	{r3, lr}
 800e9c0:	f000 f806 	bl	800e9d0 <abort>

0800e9c4 <_ZSt15get_new_handlerv>:
 800e9c4:	4b01      	ldr	r3, [pc, #4]	@ (800e9cc <_ZSt15get_new_handlerv+0x8>)
 800e9c6:	e8d3 0faf 	lda	r0, [r3]
 800e9ca:	4770      	bx	lr
 800e9cc:	2000039c 	.word	0x2000039c

0800e9d0 <abort>:
 800e9d0:	2006      	movs	r0, #6
 800e9d2:	b508      	push	{r3, lr}
 800e9d4:	f001 f936 	bl	800fc44 <raise>
 800e9d8:	2001      	movs	r0, #1
 800e9da:	f7f5 fa1d 	bl	8003e18 <_exit>
	...

0800e9e0 <malloc>:
 800e9e0:	4b02      	ldr	r3, [pc, #8]	@ (800e9ec <malloc+0xc>)
 800e9e2:	4601      	mov	r1, r0
 800e9e4:	6818      	ldr	r0, [r3, #0]
 800e9e6:	f000 b82d 	b.w	800ea44 <_malloc_r>
 800e9ea:	bf00      	nop
 800e9ec:	20000018 	.word	0x20000018

0800e9f0 <free>:
 800e9f0:	4b02      	ldr	r3, [pc, #8]	@ (800e9fc <free+0xc>)
 800e9f2:	4601      	mov	r1, r0
 800e9f4:	6818      	ldr	r0, [r3, #0]
 800e9f6:	f002 b83b 	b.w	8010a70 <_free_r>
 800e9fa:	bf00      	nop
 800e9fc:	20000018 	.word	0x20000018

0800ea00 <sbrk_aligned>:
 800ea00:	b570      	push	{r4, r5, r6, lr}
 800ea02:	4e0f      	ldr	r6, [pc, #60]	@ (800ea40 <sbrk_aligned+0x40>)
 800ea04:	460c      	mov	r4, r1
 800ea06:	4605      	mov	r5, r0
 800ea08:	6831      	ldr	r1, [r6, #0]
 800ea0a:	b911      	cbnz	r1, 800ea12 <sbrk_aligned+0x12>
 800ea0c:	f001 f96e 	bl	800fcec <_sbrk_r>
 800ea10:	6030      	str	r0, [r6, #0]
 800ea12:	4621      	mov	r1, r4
 800ea14:	4628      	mov	r0, r5
 800ea16:	f001 f969 	bl	800fcec <_sbrk_r>
 800ea1a:	1c43      	adds	r3, r0, #1
 800ea1c:	d103      	bne.n	800ea26 <sbrk_aligned+0x26>
 800ea1e:	f04f 34ff 	mov.w	r4, #4294967295
 800ea22:	4620      	mov	r0, r4
 800ea24:	bd70      	pop	{r4, r5, r6, pc}
 800ea26:	1cc4      	adds	r4, r0, #3
 800ea28:	f024 0403 	bic.w	r4, r4, #3
 800ea2c:	42a0      	cmp	r0, r4
 800ea2e:	d0f8      	beq.n	800ea22 <sbrk_aligned+0x22>
 800ea30:	1a21      	subs	r1, r4, r0
 800ea32:	4628      	mov	r0, r5
 800ea34:	f001 f95a 	bl	800fcec <_sbrk_r>
 800ea38:	3001      	adds	r0, #1
 800ea3a:	d1f2      	bne.n	800ea22 <sbrk_aligned+0x22>
 800ea3c:	e7ef      	b.n	800ea1e <sbrk_aligned+0x1e>
 800ea3e:	bf00      	nop
 800ea40:	200003a0 	.word	0x200003a0

0800ea44 <_malloc_r>:
 800ea44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea48:	1ccd      	adds	r5, r1, #3
 800ea4a:	4606      	mov	r6, r0
 800ea4c:	f025 0503 	bic.w	r5, r5, #3
 800ea50:	3508      	adds	r5, #8
 800ea52:	2d0c      	cmp	r5, #12
 800ea54:	bf38      	it	cc
 800ea56:	250c      	movcc	r5, #12
 800ea58:	2d00      	cmp	r5, #0
 800ea5a:	db01      	blt.n	800ea60 <_malloc_r+0x1c>
 800ea5c:	42a9      	cmp	r1, r5
 800ea5e:	d904      	bls.n	800ea6a <_malloc_r+0x26>
 800ea60:	230c      	movs	r3, #12
 800ea62:	6033      	str	r3, [r6, #0]
 800ea64:	2000      	movs	r0, #0
 800ea66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eb40 <_malloc_r+0xfc>
 800ea6e:	f000 f869 	bl	800eb44 <__malloc_lock>
 800ea72:	f8d8 3000 	ldr.w	r3, [r8]
 800ea76:	461c      	mov	r4, r3
 800ea78:	bb44      	cbnz	r4, 800eacc <_malloc_r+0x88>
 800ea7a:	4629      	mov	r1, r5
 800ea7c:	4630      	mov	r0, r6
 800ea7e:	f7ff ffbf 	bl	800ea00 <sbrk_aligned>
 800ea82:	1c43      	adds	r3, r0, #1
 800ea84:	4604      	mov	r4, r0
 800ea86:	d158      	bne.n	800eb3a <_malloc_r+0xf6>
 800ea88:	f8d8 4000 	ldr.w	r4, [r8]
 800ea8c:	4627      	mov	r7, r4
 800ea8e:	2f00      	cmp	r7, #0
 800ea90:	d143      	bne.n	800eb1a <_malloc_r+0xd6>
 800ea92:	2c00      	cmp	r4, #0
 800ea94:	d04b      	beq.n	800eb2e <_malloc_r+0xea>
 800ea96:	6823      	ldr	r3, [r4, #0]
 800ea98:	4639      	mov	r1, r7
 800ea9a:	4630      	mov	r0, r6
 800ea9c:	eb04 0903 	add.w	r9, r4, r3
 800eaa0:	f001 f924 	bl	800fcec <_sbrk_r>
 800eaa4:	4581      	cmp	r9, r0
 800eaa6:	d142      	bne.n	800eb2e <_malloc_r+0xea>
 800eaa8:	6821      	ldr	r1, [r4, #0]
 800eaaa:	4630      	mov	r0, r6
 800eaac:	1a6d      	subs	r5, r5, r1
 800eaae:	4629      	mov	r1, r5
 800eab0:	f7ff ffa6 	bl	800ea00 <sbrk_aligned>
 800eab4:	3001      	adds	r0, #1
 800eab6:	d03a      	beq.n	800eb2e <_malloc_r+0xea>
 800eab8:	6823      	ldr	r3, [r4, #0]
 800eaba:	442b      	add	r3, r5
 800eabc:	6023      	str	r3, [r4, #0]
 800eabe:	f8d8 3000 	ldr.w	r3, [r8]
 800eac2:	685a      	ldr	r2, [r3, #4]
 800eac4:	bb62      	cbnz	r2, 800eb20 <_malloc_r+0xdc>
 800eac6:	f8c8 7000 	str.w	r7, [r8]
 800eaca:	e00f      	b.n	800eaec <_malloc_r+0xa8>
 800eacc:	6822      	ldr	r2, [r4, #0]
 800eace:	1b52      	subs	r2, r2, r5
 800ead0:	d420      	bmi.n	800eb14 <_malloc_r+0xd0>
 800ead2:	2a0b      	cmp	r2, #11
 800ead4:	d917      	bls.n	800eb06 <_malloc_r+0xc2>
 800ead6:	1961      	adds	r1, r4, r5
 800ead8:	42a3      	cmp	r3, r4
 800eada:	6025      	str	r5, [r4, #0]
 800eadc:	bf18      	it	ne
 800eade:	6059      	strne	r1, [r3, #4]
 800eae0:	6863      	ldr	r3, [r4, #4]
 800eae2:	bf08      	it	eq
 800eae4:	f8c8 1000 	streq.w	r1, [r8]
 800eae8:	5162      	str	r2, [r4, r5]
 800eaea:	604b      	str	r3, [r1, #4]
 800eaec:	4630      	mov	r0, r6
 800eaee:	f000 f82f 	bl	800eb50 <__malloc_unlock>
 800eaf2:	f104 000b 	add.w	r0, r4, #11
 800eaf6:	1d23      	adds	r3, r4, #4
 800eaf8:	f020 0007 	bic.w	r0, r0, #7
 800eafc:	1ac2      	subs	r2, r0, r3
 800eafe:	bf1c      	itt	ne
 800eb00:	1a1b      	subne	r3, r3, r0
 800eb02:	50a3      	strne	r3, [r4, r2]
 800eb04:	e7af      	b.n	800ea66 <_malloc_r+0x22>
 800eb06:	6862      	ldr	r2, [r4, #4]
 800eb08:	42a3      	cmp	r3, r4
 800eb0a:	bf0c      	ite	eq
 800eb0c:	f8c8 2000 	streq.w	r2, [r8]
 800eb10:	605a      	strne	r2, [r3, #4]
 800eb12:	e7eb      	b.n	800eaec <_malloc_r+0xa8>
 800eb14:	4623      	mov	r3, r4
 800eb16:	6864      	ldr	r4, [r4, #4]
 800eb18:	e7ae      	b.n	800ea78 <_malloc_r+0x34>
 800eb1a:	463c      	mov	r4, r7
 800eb1c:	687f      	ldr	r7, [r7, #4]
 800eb1e:	e7b6      	b.n	800ea8e <_malloc_r+0x4a>
 800eb20:	461a      	mov	r2, r3
 800eb22:	685b      	ldr	r3, [r3, #4]
 800eb24:	42a3      	cmp	r3, r4
 800eb26:	d1fb      	bne.n	800eb20 <_malloc_r+0xdc>
 800eb28:	2300      	movs	r3, #0
 800eb2a:	6053      	str	r3, [r2, #4]
 800eb2c:	e7de      	b.n	800eaec <_malloc_r+0xa8>
 800eb2e:	230c      	movs	r3, #12
 800eb30:	4630      	mov	r0, r6
 800eb32:	6033      	str	r3, [r6, #0]
 800eb34:	f000 f80c 	bl	800eb50 <__malloc_unlock>
 800eb38:	e794      	b.n	800ea64 <_malloc_r+0x20>
 800eb3a:	6005      	str	r5, [r0, #0]
 800eb3c:	e7d6      	b.n	800eaec <_malloc_r+0xa8>
 800eb3e:	bf00      	nop
 800eb40:	200003a4 	.word	0x200003a4

0800eb44 <__malloc_lock>:
 800eb44:	4801      	ldr	r0, [pc, #4]	@ (800eb4c <__malloc_lock+0x8>)
 800eb46:	f001 b91e 	b.w	800fd86 <__retarget_lock_acquire_recursive>
 800eb4a:	bf00      	nop
 800eb4c:	200004e8 	.word	0x200004e8

0800eb50 <__malloc_unlock>:
 800eb50:	4801      	ldr	r0, [pc, #4]	@ (800eb58 <__malloc_unlock+0x8>)
 800eb52:	f001 b919 	b.w	800fd88 <__retarget_lock_release_recursive>
 800eb56:	bf00      	nop
 800eb58:	200004e8 	.word	0x200004e8

0800eb5c <__cvt>:
 800eb5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb60:	ec57 6b10 	vmov	r6, r7, d0
 800eb64:	2f00      	cmp	r7, #0
 800eb66:	460c      	mov	r4, r1
 800eb68:	4619      	mov	r1, r3
 800eb6a:	463b      	mov	r3, r7
 800eb6c:	bfb4      	ite	lt
 800eb6e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800eb72:	2300      	movge	r3, #0
 800eb74:	4691      	mov	r9, r2
 800eb76:	bfbf      	itttt	lt
 800eb78:	4632      	movlt	r2, r6
 800eb7a:	461f      	movlt	r7, r3
 800eb7c:	232d      	movlt	r3, #45	@ 0x2d
 800eb7e:	4616      	movlt	r6, r2
 800eb80:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800eb84:	700b      	strb	r3, [r1, #0]
 800eb86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eb88:	f023 0820 	bic.w	r8, r3, #32
 800eb8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800eb90:	d005      	beq.n	800eb9e <__cvt+0x42>
 800eb92:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800eb96:	d100      	bne.n	800eb9a <__cvt+0x3e>
 800eb98:	3401      	adds	r4, #1
 800eb9a:	2102      	movs	r1, #2
 800eb9c:	e000      	b.n	800eba0 <__cvt+0x44>
 800eb9e:	2103      	movs	r1, #3
 800eba0:	ab03      	add	r3, sp, #12
 800eba2:	4622      	mov	r2, r4
 800eba4:	9301      	str	r3, [sp, #4]
 800eba6:	ab02      	add	r3, sp, #8
 800eba8:	ec47 6b10 	vmov	d0, r6, r7
 800ebac:	9300      	str	r3, [sp, #0]
 800ebae:	4653      	mov	r3, sl
 800ebb0:	f001 f99a 	bl	800fee8 <_dtoa_r>
 800ebb4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ebb8:	4605      	mov	r5, r0
 800ebba:	d119      	bne.n	800ebf0 <__cvt+0x94>
 800ebbc:	f019 0f01 	tst.w	r9, #1
 800ebc0:	d00e      	beq.n	800ebe0 <__cvt+0x84>
 800ebc2:	eb00 0904 	add.w	r9, r0, r4
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	2300      	movs	r3, #0
 800ebca:	4630      	mov	r0, r6
 800ebcc:	4639      	mov	r1, r7
 800ebce:	f7f1 ff95 	bl	8000afc <__aeabi_dcmpeq>
 800ebd2:	b108      	cbz	r0, 800ebd8 <__cvt+0x7c>
 800ebd4:	f8cd 900c 	str.w	r9, [sp, #12]
 800ebd8:	2230      	movs	r2, #48	@ 0x30
 800ebda:	9b03      	ldr	r3, [sp, #12]
 800ebdc:	454b      	cmp	r3, r9
 800ebde:	d31e      	bcc.n	800ec1e <__cvt+0xc2>
 800ebe0:	9b03      	ldr	r3, [sp, #12]
 800ebe2:	4628      	mov	r0, r5
 800ebe4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ebe6:	1b5b      	subs	r3, r3, r5
 800ebe8:	6013      	str	r3, [r2, #0]
 800ebea:	b004      	add	sp, #16
 800ebec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebf0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ebf4:	eb00 0904 	add.w	r9, r0, r4
 800ebf8:	d1e5      	bne.n	800ebc6 <__cvt+0x6a>
 800ebfa:	7803      	ldrb	r3, [r0, #0]
 800ebfc:	2b30      	cmp	r3, #48	@ 0x30
 800ebfe:	d10a      	bne.n	800ec16 <__cvt+0xba>
 800ec00:	2200      	movs	r2, #0
 800ec02:	2300      	movs	r3, #0
 800ec04:	4630      	mov	r0, r6
 800ec06:	4639      	mov	r1, r7
 800ec08:	f7f1 ff78 	bl	8000afc <__aeabi_dcmpeq>
 800ec0c:	b918      	cbnz	r0, 800ec16 <__cvt+0xba>
 800ec0e:	f1c4 0401 	rsb	r4, r4, #1
 800ec12:	f8ca 4000 	str.w	r4, [sl]
 800ec16:	f8da 3000 	ldr.w	r3, [sl]
 800ec1a:	4499      	add	r9, r3
 800ec1c:	e7d3      	b.n	800ebc6 <__cvt+0x6a>
 800ec1e:	1c59      	adds	r1, r3, #1
 800ec20:	9103      	str	r1, [sp, #12]
 800ec22:	701a      	strb	r2, [r3, #0]
 800ec24:	e7d9      	b.n	800ebda <__cvt+0x7e>

0800ec26 <__exponent>:
 800ec26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec28:	2900      	cmp	r1, #0
 800ec2a:	7002      	strb	r2, [r0, #0]
 800ec2c:	bfba      	itte	lt
 800ec2e:	4249      	neglt	r1, r1
 800ec30:	232d      	movlt	r3, #45	@ 0x2d
 800ec32:	232b      	movge	r3, #43	@ 0x2b
 800ec34:	2909      	cmp	r1, #9
 800ec36:	7043      	strb	r3, [r0, #1]
 800ec38:	dd28      	ble.n	800ec8c <__exponent+0x66>
 800ec3a:	f10d 0307 	add.w	r3, sp, #7
 800ec3e:	270a      	movs	r7, #10
 800ec40:	461d      	mov	r5, r3
 800ec42:	461a      	mov	r2, r3
 800ec44:	3b01      	subs	r3, #1
 800ec46:	fbb1 f6f7 	udiv	r6, r1, r7
 800ec4a:	fb07 1416 	mls	r4, r7, r6, r1
 800ec4e:	3430      	adds	r4, #48	@ 0x30
 800ec50:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ec54:	460c      	mov	r4, r1
 800ec56:	4631      	mov	r1, r6
 800ec58:	2c63      	cmp	r4, #99	@ 0x63
 800ec5a:	dcf2      	bgt.n	800ec42 <__exponent+0x1c>
 800ec5c:	3130      	adds	r1, #48	@ 0x30
 800ec5e:	1e94      	subs	r4, r2, #2
 800ec60:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ec64:	1c41      	adds	r1, r0, #1
 800ec66:	4623      	mov	r3, r4
 800ec68:	42ab      	cmp	r3, r5
 800ec6a:	d30a      	bcc.n	800ec82 <__exponent+0x5c>
 800ec6c:	f10d 0309 	add.w	r3, sp, #9
 800ec70:	1a9b      	subs	r3, r3, r2
 800ec72:	42ac      	cmp	r4, r5
 800ec74:	bf88      	it	hi
 800ec76:	2300      	movhi	r3, #0
 800ec78:	3302      	adds	r3, #2
 800ec7a:	4403      	add	r3, r0
 800ec7c:	1a18      	subs	r0, r3, r0
 800ec7e:	b003      	add	sp, #12
 800ec80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec82:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ec86:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ec8a:	e7ed      	b.n	800ec68 <__exponent+0x42>
 800ec8c:	2330      	movs	r3, #48	@ 0x30
 800ec8e:	3130      	adds	r1, #48	@ 0x30
 800ec90:	7083      	strb	r3, [r0, #2]
 800ec92:	1d03      	adds	r3, r0, #4
 800ec94:	70c1      	strb	r1, [r0, #3]
 800ec96:	e7f1      	b.n	800ec7c <__exponent+0x56>

0800ec98 <_printf_float>:
 800ec98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec9c:	b08d      	sub	sp, #52	@ 0x34
 800ec9e:	460c      	mov	r4, r1
 800eca0:	4616      	mov	r6, r2
 800eca2:	461f      	mov	r7, r3
 800eca4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800eca8:	4605      	mov	r5, r0
 800ecaa:	f000 ffd3 	bl	800fc54 <_localeconv_r>
 800ecae:	6803      	ldr	r3, [r0, #0]
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	9304      	str	r3, [sp, #16]
 800ecb4:	f7f1 faf6 	bl	80002a4 <strlen>
 800ecb8:	2300      	movs	r3, #0
 800ecba:	9005      	str	r0, [sp, #20]
 800ecbc:	930a      	str	r3, [sp, #40]	@ 0x28
 800ecbe:	f8d8 3000 	ldr.w	r3, [r8]
 800ecc2:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ecc6:	3307      	adds	r3, #7
 800ecc8:	f8d4 b000 	ldr.w	fp, [r4]
 800eccc:	f023 0307 	bic.w	r3, r3, #7
 800ecd0:	f103 0208 	add.w	r2, r3, #8
 800ecd4:	f8c8 2000 	str.w	r2, [r8]
 800ecd8:	f04f 32ff 	mov.w	r2, #4294967295
 800ecdc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ece0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ece4:	f8cd 8018 	str.w	r8, [sp, #24]
 800ece8:	9307      	str	r3, [sp, #28]
 800ecea:	4b9d      	ldr	r3, [pc, #628]	@ (800ef60 <_printf_float+0x2c8>)
 800ecec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ecf0:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ecf4:	f7f1 ff34 	bl	8000b60 <__aeabi_dcmpun>
 800ecf8:	bb70      	cbnz	r0, 800ed58 <_printf_float+0xc0>
 800ecfa:	f04f 32ff 	mov.w	r2, #4294967295
 800ecfe:	4b98      	ldr	r3, [pc, #608]	@ (800ef60 <_printf_float+0x2c8>)
 800ed00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ed04:	f7f1 ff0e 	bl	8000b24 <__aeabi_dcmple>
 800ed08:	bb30      	cbnz	r0, 800ed58 <_printf_float+0xc0>
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	4640      	mov	r0, r8
 800ed10:	4649      	mov	r1, r9
 800ed12:	f7f1 fefd 	bl	8000b10 <__aeabi_dcmplt>
 800ed16:	b110      	cbz	r0, 800ed1e <_printf_float+0x86>
 800ed18:	232d      	movs	r3, #45	@ 0x2d
 800ed1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed1e:	4a91      	ldr	r2, [pc, #580]	@ (800ef64 <_printf_float+0x2cc>)
 800ed20:	4b91      	ldr	r3, [pc, #580]	@ (800ef68 <_printf_float+0x2d0>)
 800ed22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ed26:	bf94      	ite	ls
 800ed28:	4690      	movls	r8, r2
 800ed2a:	4698      	movhi	r8, r3
 800ed2c:	2303      	movs	r3, #3
 800ed2e:	f04f 0900 	mov.w	r9, #0
 800ed32:	6123      	str	r3, [r4, #16]
 800ed34:	f02b 0304 	bic.w	r3, fp, #4
 800ed38:	6023      	str	r3, [r4, #0]
 800ed3a:	4633      	mov	r3, r6
 800ed3c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ed3e:	4621      	mov	r1, r4
 800ed40:	4628      	mov	r0, r5
 800ed42:	9700      	str	r7, [sp, #0]
 800ed44:	f000 f9d2 	bl	800f0ec <_printf_common>
 800ed48:	3001      	adds	r0, #1
 800ed4a:	f040 808d 	bne.w	800ee68 <_printf_float+0x1d0>
 800ed4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ed52:	b00d      	add	sp, #52	@ 0x34
 800ed54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed58:	4642      	mov	r2, r8
 800ed5a:	464b      	mov	r3, r9
 800ed5c:	4640      	mov	r0, r8
 800ed5e:	4649      	mov	r1, r9
 800ed60:	f7f1 fefe 	bl	8000b60 <__aeabi_dcmpun>
 800ed64:	b140      	cbz	r0, 800ed78 <_printf_float+0xe0>
 800ed66:	464b      	mov	r3, r9
 800ed68:	4a80      	ldr	r2, [pc, #512]	@ (800ef6c <_printf_float+0x2d4>)
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	bfbc      	itt	lt
 800ed6e:	232d      	movlt	r3, #45	@ 0x2d
 800ed70:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ed74:	4b7e      	ldr	r3, [pc, #504]	@ (800ef70 <_printf_float+0x2d8>)
 800ed76:	e7d4      	b.n	800ed22 <_printf_float+0x8a>
 800ed78:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ed7c:	6863      	ldr	r3, [r4, #4]
 800ed7e:	9206      	str	r2, [sp, #24]
 800ed80:	1c5a      	adds	r2, r3, #1
 800ed82:	d13b      	bne.n	800edfc <_printf_float+0x164>
 800ed84:	2306      	movs	r3, #6
 800ed86:	6063      	str	r3, [r4, #4]
 800ed88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	4628      	mov	r0, r5
 800ed90:	6022      	str	r2, [r4, #0]
 800ed92:	9303      	str	r3, [sp, #12]
 800ed94:	ab0a      	add	r3, sp, #40	@ 0x28
 800ed96:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ed9a:	ab09      	add	r3, sp, #36	@ 0x24
 800ed9c:	ec49 8b10 	vmov	d0, r8, r9
 800eda0:	9300      	str	r3, [sp, #0]
 800eda2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800eda6:	6861      	ldr	r1, [r4, #4]
 800eda8:	f7ff fed8 	bl	800eb5c <__cvt>
 800edac:	9b06      	ldr	r3, [sp, #24]
 800edae:	4680      	mov	r8, r0
 800edb0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800edb2:	2b47      	cmp	r3, #71	@ 0x47
 800edb4:	d129      	bne.n	800ee0a <_printf_float+0x172>
 800edb6:	1cc8      	adds	r0, r1, #3
 800edb8:	db02      	blt.n	800edc0 <_printf_float+0x128>
 800edba:	6863      	ldr	r3, [r4, #4]
 800edbc:	4299      	cmp	r1, r3
 800edbe:	dd41      	ble.n	800ee44 <_printf_float+0x1ac>
 800edc0:	f1aa 0a02 	sub.w	sl, sl, #2
 800edc4:	fa5f fa8a 	uxtb.w	sl, sl
 800edc8:	3901      	subs	r1, #1
 800edca:	4652      	mov	r2, sl
 800edcc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800edd0:	9109      	str	r1, [sp, #36]	@ 0x24
 800edd2:	f7ff ff28 	bl	800ec26 <__exponent>
 800edd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800edd8:	4681      	mov	r9, r0
 800edda:	1813      	adds	r3, r2, r0
 800eddc:	2a01      	cmp	r2, #1
 800edde:	6123      	str	r3, [r4, #16]
 800ede0:	dc02      	bgt.n	800ede8 <_printf_float+0x150>
 800ede2:	6822      	ldr	r2, [r4, #0]
 800ede4:	07d2      	lsls	r2, r2, #31
 800ede6:	d501      	bpl.n	800edec <_printf_float+0x154>
 800ede8:	3301      	adds	r3, #1
 800edea:	6123      	str	r3, [r4, #16]
 800edec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d0a2      	beq.n	800ed3a <_printf_float+0xa2>
 800edf4:	232d      	movs	r3, #45	@ 0x2d
 800edf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800edfa:	e79e      	b.n	800ed3a <_printf_float+0xa2>
 800edfc:	9a06      	ldr	r2, [sp, #24]
 800edfe:	2a47      	cmp	r2, #71	@ 0x47
 800ee00:	d1c2      	bne.n	800ed88 <_printf_float+0xf0>
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d1c0      	bne.n	800ed88 <_printf_float+0xf0>
 800ee06:	2301      	movs	r3, #1
 800ee08:	e7bd      	b.n	800ed86 <_printf_float+0xee>
 800ee0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ee0e:	d9db      	bls.n	800edc8 <_printf_float+0x130>
 800ee10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ee14:	d118      	bne.n	800ee48 <_printf_float+0x1b0>
 800ee16:	2900      	cmp	r1, #0
 800ee18:	6863      	ldr	r3, [r4, #4]
 800ee1a:	dd0b      	ble.n	800ee34 <_printf_float+0x19c>
 800ee1c:	6121      	str	r1, [r4, #16]
 800ee1e:	b913      	cbnz	r3, 800ee26 <_printf_float+0x18e>
 800ee20:	6822      	ldr	r2, [r4, #0]
 800ee22:	07d0      	lsls	r0, r2, #31
 800ee24:	d502      	bpl.n	800ee2c <_printf_float+0x194>
 800ee26:	3301      	adds	r3, #1
 800ee28:	440b      	add	r3, r1
 800ee2a:	6123      	str	r3, [r4, #16]
 800ee2c:	f04f 0900 	mov.w	r9, #0
 800ee30:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ee32:	e7db      	b.n	800edec <_printf_float+0x154>
 800ee34:	b913      	cbnz	r3, 800ee3c <_printf_float+0x1a4>
 800ee36:	6822      	ldr	r2, [r4, #0]
 800ee38:	07d2      	lsls	r2, r2, #31
 800ee3a:	d501      	bpl.n	800ee40 <_printf_float+0x1a8>
 800ee3c:	3302      	adds	r3, #2
 800ee3e:	e7f4      	b.n	800ee2a <_printf_float+0x192>
 800ee40:	2301      	movs	r3, #1
 800ee42:	e7f2      	b.n	800ee2a <_printf_float+0x192>
 800ee44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ee48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee4a:	4299      	cmp	r1, r3
 800ee4c:	db05      	blt.n	800ee5a <_printf_float+0x1c2>
 800ee4e:	6823      	ldr	r3, [r4, #0]
 800ee50:	6121      	str	r1, [r4, #16]
 800ee52:	07d8      	lsls	r0, r3, #31
 800ee54:	d5ea      	bpl.n	800ee2c <_printf_float+0x194>
 800ee56:	1c4b      	adds	r3, r1, #1
 800ee58:	e7e7      	b.n	800ee2a <_printf_float+0x192>
 800ee5a:	2900      	cmp	r1, #0
 800ee5c:	bfd4      	ite	le
 800ee5e:	f1c1 0202 	rsble	r2, r1, #2
 800ee62:	2201      	movgt	r2, #1
 800ee64:	4413      	add	r3, r2
 800ee66:	e7e0      	b.n	800ee2a <_printf_float+0x192>
 800ee68:	6823      	ldr	r3, [r4, #0]
 800ee6a:	055a      	lsls	r2, r3, #21
 800ee6c:	d407      	bmi.n	800ee7e <_printf_float+0x1e6>
 800ee6e:	6923      	ldr	r3, [r4, #16]
 800ee70:	4642      	mov	r2, r8
 800ee72:	4631      	mov	r1, r6
 800ee74:	4628      	mov	r0, r5
 800ee76:	47b8      	blx	r7
 800ee78:	3001      	adds	r0, #1
 800ee7a:	d12b      	bne.n	800eed4 <_printf_float+0x23c>
 800ee7c:	e767      	b.n	800ed4e <_printf_float+0xb6>
 800ee7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ee82:	f240 80dd 	bls.w	800f040 <_printf_float+0x3a8>
 800ee86:	2200      	movs	r2, #0
 800ee88:	2300      	movs	r3, #0
 800ee8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ee8e:	f7f1 fe35 	bl	8000afc <__aeabi_dcmpeq>
 800ee92:	2800      	cmp	r0, #0
 800ee94:	d033      	beq.n	800eefe <_printf_float+0x266>
 800ee96:	2301      	movs	r3, #1
 800ee98:	4a36      	ldr	r2, [pc, #216]	@ (800ef74 <_printf_float+0x2dc>)
 800ee9a:	4631      	mov	r1, r6
 800ee9c:	4628      	mov	r0, r5
 800ee9e:	47b8      	blx	r7
 800eea0:	3001      	adds	r0, #1
 800eea2:	f43f af54 	beq.w	800ed4e <_printf_float+0xb6>
 800eea6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800eeaa:	4543      	cmp	r3, r8
 800eeac:	db02      	blt.n	800eeb4 <_printf_float+0x21c>
 800eeae:	6823      	ldr	r3, [r4, #0]
 800eeb0:	07d8      	lsls	r0, r3, #31
 800eeb2:	d50f      	bpl.n	800eed4 <_printf_float+0x23c>
 800eeb4:	4631      	mov	r1, r6
 800eeb6:	4628      	mov	r0, r5
 800eeb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eebc:	47b8      	blx	r7
 800eebe:	3001      	adds	r0, #1
 800eec0:	f43f af45 	beq.w	800ed4e <_printf_float+0xb6>
 800eec4:	f04f 0900 	mov.w	r9, #0
 800eec8:	f108 38ff 	add.w	r8, r8, #4294967295
 800eecc:	f104 0a1a 	add.w	sl, r4, #26
 800eed0:	45c8      	cmp	r8, r9
 800eed2:	dc09      	bgt.n	800eee8 <_printf_float+0x250>
 800eed4:	6823      	ldr	r3, [r4, #0]
 800eed6:	079b      	lsls	r3, r3, #30
 800eed8:	f100 8103 	bmi.w	800f0e2 <_printf_float+0x44a>
 800eedc:	68e0      	ldr	r0, [r4, #12]
 800eede:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eee0:	4298      	cmp	r0, r3
 800eee2:	bfb8      	it	lt
 800eee4:	4618      	movlt	r0, r3
 800eee6:	e734      	b.n	800ed52 <_printf_float+0xba>
 800eee8:	2301      	movs	r3, #1
 800eeea:	4652      	mov	r2, sl
 800eeec:	4631      	mov	r1, r6
 800eeee:	4628      	mov	r0, r5
 800eef0:	47b8      	blx	r7
 800eef2:	3001      	adds	r0, #1
 800eef4:	f43f af2b 	beq.w	800ed4e <_printf_float+0xb6>
 800eef8:	f109 0901 	add.w	r9, r9, #1
 800eefc:	e7e8      	b.n	800eed0 <_printf_float+0x238>
 800eefe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	dc39      	bgt.n	800ef78 <_printf_float+0x2e0>
 800ef04:	2301      	movs	r3, #1
 800ef06:	4a1b      	ldr	r2, [pc, #108]	@ (800ef74 <_printf_float+0x2dc>)
 800ef08:	4631      	mov	r1, r6
 800ef0a:	4628      	mov	r0, r5
 800ef0c:	47b8      	blx	r7
 800ef0e:	3001      	adds	r0, #1
 800ef10:	f43f af1d 	beq.w	800ed4e <_printf_float+0xb6>
 800ef14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ef18:	ea59 0303 	orrs.w	r3, r9, r3
 800ef1c:	d102      	bne.n	800ef24 <_printf_float+0x28c>
 800ef1e:	6823      	ldr	r3, [r4, #0]
 800ef20:	07d9      	lsls	r1, r3, #31
 800ef22:	d5d7      	bpl.n	800eed4 <_printf_float+0x23c>
 800ef24:	4631      	mov	r1, r6
 800ef26:	4628      	mov	r0, r5
 800ef28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef2c:	47b8      	blx	r7
 800ef2e:	3001      	adds	r0, #1
 800ef30:	f43f af0d 	beq.w	800ed4e <_printf_float+0xb6>
 800ef34:	f04f 0a00 	mov.w	sl, #0
 800ef38:	f104 0b1a 	add.w	fp, r4, #26
 800ef3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef3e:	425b      	negs	r3, r3
 800ef40:	4553      	cmp	r3, sl
 800ef42:	dc01      	bgt.n	800ef48 <_printf_float+0x2b0>
 800ef44:	464b      	mov	r3, r9
 800ef46:	e793      	b.n	800ee70 <_printf_float+0x1d8>
 800ef48:	2301      	movs	r3, #1
 800ef4a:	465a      	mov	r2, fp
 800ef4c:	4631      	mov	r1, r6
 800ef4e:	4628      	mov	r0, r5
 800ef50:	47b8      	blx	r7
 800ef52:	3001      	adds	r0, #1
 800ef54:	f43f aefb 	beq.w	800ed4e <_printf_float+0xb6>
 800ef58:	f10a 0a01 	add.w	sl, sl, #1
 800ef5c:	e7ee      	b.n	800ef3c <_printf_float+0x2a4>
 800ef5e:	bf00      	nop
 800ef60:	7fefffff 	.word	0x7fefffff
 800ef64:	08013c58 	.word	0x08013c58
 800ef68:	08013c5c 	.word	0x08013c5c
 800ef6c:	08013c60 	.word	0x08013c60
 800ef70:	08013c64 	.word	0x08013c64
 800ef74:	08013ff8 	.word	0x08013ff8
 800ef78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ef7a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ef7e:	4553      	cmp	r3, sl
 800ef80:	bfa8      	it	ge
 800ef82:	4653      	movge	r3, sl
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	4699      	mov	r9, r3
 800ef88:	dc36      	bgt.n	800eff8 <_printf_float+0x360>
 800ef8a:	f04f 0b00 	mov.w	fp, #0
 800ef8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef92:	f104 021a 	add.w	r2, r4, #26
 800ef96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ef98:	9306      	str	r3, [sp, #24]
 800ef9a:	eba3 0309 	sub.w	r3, r3, r9
 800ef9e:	455b      	cmp	r3, fp
 800efa0:	dc31      	bgt.n	800f006 <_printf_float+0x36e>
 800efa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efa4:	459a      	cmp	sl, r3
 800efa6:	dc3a      	bgt.n	800f01e <_printf_float+0x386>
 800efa8:	6823      	ldr	r3, [r4, #0]
 800efaa:	07da      	lsls	r2, r3, #31
 800efac:	d437      	bmi.n	800f01e <_printf_float+0x386>
 800efae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efb0:	ebaa 0903 	sub.w	r9, sl, r3
 800efb4:	9b06      	ldr	r3, [sp, #24]
 800efb6:	ebaa 0303 	sub.w	r3, sl, r3
 800efba:	4599      	cmp	r9, r3
 800efbc:	bfa8      	it	ge
 800efbe:	4699      	movge	r9, r3
 800efc0:	f1b9 0f00 	cmp.w	r9, #0
 800efc4:	dc33      	bgt.n	800f02e <_printf_float+0x396>
 800efc6:	f04f 0800 	mov.w	r8, #0
 800efca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800efce:	f104 0b1a 	add.w	fp, r4, #26
 800efd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efd4:	ebaa 0303 	sub.w	r3, sl, r3
 800efd8:	eba3 0309 	sub.w	r3, r3, r9
 800efdc:	4543      	cmp	r3, r8
 800efde:	f77f af79 	ble.w	800eed4 <_printf_float+0x23c>
 800efe2:	2301      	movs	r3, #1
 800efe4:	465a      	mov	r2, fp
 800efe6:	4631      	mov	r1, r6
 800efe8:	4628      	mov	r0, r5
 800efea:	47b8      	blx	r7
 800efec:	3001      	adds	r0, #1
 800efee:	f43f aeae 	beq.w	800ed4e <_printf_float+0xb6>
 800eff2:	f108 0801 	add.w	r8, r8, #1
 800eff6:	e7ec      	b.n	800efd2 <_printf_float+0x33a>
 800eff8:	4642      	mov	r2, r8
 800effa:	4631      	mov	r1, r6
 800effc:	4628      	mov	r0, r5
 800effe:	47b8      	blx	r7
 800f000:	3001      	adds	r0, #1
 800f002:	d1c2      	bne.n	800ef8a <_printf_float+0x2f2>
 800f004:	e6a3      	b.n	800ed4e <_printf_float+0xb6>
 800f006:	2301      	movs	r3, #1
 800f008:	4631      	mov	r1, r6
 800f00a:	4628      	mov	r0, r5
 800f00c:	9206      	str	r2, [sp, #24]
 800f00e:	47b8      	blx	r7
 800f010:	3001      	adds	r0, #1
 800f012:	f43f ae9c 	beq.w	800ed4e <_printf_float+0xb6>
 800f016:	f10b 0b01 	add.w	fp, fp, #1
 800f01a:	9a06      	ldr	r2, [sp, #24]
 800f01c:	e7bb      	b.n	800ef96 <_printf_float+0x2fe>
 800f01e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f022:	4631      	mov	r1, r6
 800f024:	4628      	mov	r0, r5
 800f026:	47b8      	blx	r7
 800f028:	3001      	adds	r0, #1
 800f02a:	d1c0      	bne.n	800efae <_printf_float+0x316>
 800f02c:	e68f      	b.n	800ed4e <_printf_float+0xb6>
 800f02e:	9a06      	ldr	r2, [sp, #24]
 800f030:	464b      	mov	r3, r9
 800f032:	4631      	mov	r1, r6
 800f034:	4628      	mov	r0, r5
 800f036:	4442      	add	r2, r8
 800f038:	47b8      	blx	r7
 800f03a:	3001      	adds	r0, #1
 800f03c:	d1c3      	bne.n	800efc6 <_printf_float+0x32e>
 800f03e:	e686      	b.n	800ed4e <_printf_float+0xb6>
 800f040:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f044:	f1ba 0f01 	cmp.w	sl, #1
 800f048:	dc01      	bgt.n	800f04e <_printf_float+0x3b6>
 800f04a:	07db      	lsls	r3, r3, #31
 800f04c:	d536      	bpl.n	800f0bc <_printf_float+0x424>
 800f04e:	2301      	movs	r3, #1
 800f050:	4642      	mov	r2, r8
 800f052:	4631      	mov	r1, r6
 800f054:	4628      	mov	r0, r5
 800f056:	47b8      	blx	r7
 800f058:	3001      	adds	r0, #1
 800f05a:	f43f ae78 	beq.w	800ed4e <_printf_float+0xb6>
 800f05e:	4631      	mov	r1, r6
 800f060:	4628      	mov	r0, r5
 800f062:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f066:	47b8      	blx	r7
 800f068:	3001      	adds	r0, #1
 800f06a:	f43f ae70 	beq.w	800ed4e <_printf_float+0xb6>
 800f06e:	2200      	movs	r2, #0
 800f070:	2300      	movs	r3, #0
 800f072:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f076:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f07a:	f7f1 fd3f 	bl	8000afc <__aeabi_dcmpeq>
 800f07e:	b9c0      	cbnz	r0, 800f0b2 <_printf_float+0x41a>
 800f080:	4653      	mov	r3, sl
 800f082:	f108 0201 	add.w	r2, r8, #1
 800f086:	4631      	mov	r1, r6
 800f088:	4628      	mov	r0, r5
 800f08a:	47b8      	blx	r7
 800f08c:	3001      	adds	r0, #1
 800f08e:	d10c      	bne.n	800f0aa <_printf_float+0x412>
 800f090:	e65d      	b.n	800ed4e <_printf_float+0xb6>
 800f092:	2301      	movs	r3, #1
 800f094:	465a      	mov	r2, fp
 800f096:	4631      	mov	r1, r6
 800f098:	4628      	mov	r0, r5
 800f09a:	47b8      	blx	r7
 800f09c:	3001      	adds	r0, #1
 800f09e:	f43f ae56 	beq.w	800ed4e <_printf_float+0xb6>
 800f0a2:	f108 0801 	add.w	r8, r8, #1
 800f0a6:	45d0      	cmp	r8, sl
 800f0a8:	dbf3      	blt.n	800f092 <_printf_float+0x3fa>
 800f0aa:	464b      	mov	r3, r9
 800f0ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f0b0:	e6df      	b.n	800ee72 <_printf_float+0x1da>
 800f0b2:	f04f 0800 	mov.w	r8, #0
 800f0b6:	f104 0b1a 	add.w	fp, r4, #26
 800f0ba:	e7f4      	b.n	800f0a6 <_printf_float+0x40e>
 800f0bc:	2301      	movs	r3, #1
 800f0be:	4642      	mov	r2, r8
 800f0c0:	e7e1      	b.n	800f086 <_printf_float+0x3ee>
 800f0c2:	2301      	movs	r3, #1
 800f0c4:	464a      	mov	r2, r9
 800f0c6:	4631      	mov	r1, r6
 800f0c8:	4628      	mov	r0, r5
 800f0ca:	47b8      	blx	r7
 800f0cc:	3001      	adds	r0, #1
 800f0ce:	f43f ae3e 	beq.w	800ed4e <_printf_float+0xb6>
 800f0d2:	f108 0801 	add.w	r8, r8, #1
 800f0d6:	68e3      	ldr	r3, [r4, #12]
 800f0d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f0da:	1a5b      	subs	r3, r3, r1
 800f0dc:	4543      	cmp	r3, r8
 800f0de:	dcf0      	bgt.n	800f0c2 <_printf_float+0x42a>
 800f0e0:	e6fc      	b.n	800eedc <_printf_float+0x244>
 800f0e2:	f04f 0800 	mov.w	r8, #0
 800f0e6:	f104 0919 	add.w	r9, r4, #25
 800f0ea:	e7f4      	b.n	800f0d6 <_printf_float+0x43e>

0800f0ec <_printf_common>:
 800f0ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0f0:	4616      	mov	r6, r2
 800f0f2:	4698      	mov	r8, r3
 800f0f4:	688a      	ldr	r2, [r1, #8]
 800f0f6:	4607      	mov	r7, r0
 800f0f8:	690b      	ldr	r3, [r1, #16]
 800f0fa:	460c      	mov	r4, r1
 800f0fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f100:	4293      	cmp	r3, r2
 800f102:	bfb8      	it	lt
 800f104:	4613      	movlt	r3, r2
 800f106:	6033      	str	r3, [r6, #0]
 800f108:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f10c:	b10a      	cbz	r2, 800f112 <_printf_common+0x26>
 800f10e:	3301      	adds	r3, #1
 800f110:	6033      	str	r3, [r6, #0]
 800f112:	6823      	ldr	r3, [r4, #0]
 800f114:	0699      	lsls	r1, r3, #26
 800f116:	bf42      	ittt	mi
 800f118:	6833      	ldrmi	r3, [r6, #0]
 800f11a:	3302      	addmi	r3, #2
 800f11c:	6033      	strmi	r3, [r6, #0]
 800f11e:	6825      	ldr	r5, [r4, #0]
 800f120:	f015 0506 	ands.w	r5, r5, #6
 800f124:	d106      	bne.n	800f134 <_printf_common+0x48>
 800f126:	f104 0a19 	add.w	sl, r4, #25
 800f12a:	68e3      	ldr	r3, [r4, #12]
 800f12c:	6832      	ldr	r2, [r6, #0]
 800f12e:	1a9b      	subs	r3, r3, r2
 800f130:	42ab      	cmp	r3, r5
 800f132:	dc2b      	bgt.n	800f18c <_printf_common+0xa0>
 800f134:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f138:	6822      	ldr	r2, [r4, #0]
 800f13a:	3b00      	subs	r3, #0
 800f13c:	bf18      	it	ne
 800f13e:	2301      	movne	r3, #1
 800f140:	0692      	lsls	r2, r2, #26
 800f142:	d430      	bmi.n	800f1a6 <_printf_common+0xba>
 800f144:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f148:	4641      	mov	r1, r8
 800f14a:	4638      	mov	r0, r7
 800f14c:	47c8      	blx	r9
 800f14e:	3001      	adds	r0, #1
 800f150:	d023      	beq.n	800f19a <_printf_common+0xae>
 800f152:	6823      	ldr	r3, [r4, #0]
 800f154:	341a      	adds	r4, #26
 800f156:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800f15a:	f003 0306 	and.w	r3, r3, #6
 800f15e:	2b04      	cmp	r3, #4
 800f160:	bf0a      	itet	eq
 800f162:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800f166:	2500      	movne	r5, #0
 800f168:	6833      	ldreq	r3, [r6, #0]
 800f16a:	f04f 0600 	mov.w	r6, #0
 800f16e:	bf08      	it	eq
 800f170:	1aed      	subeq	r5, r5, r3
 800f172:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800f176:	bf08      	it	eq
 800f178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f17c:	4293      	cmp	r3, r2
 800f17e:	bfc4      	itt	gt
 800f180:	1a9b      	subgt	r3, r3, r2
 800f182:	18ed      	addgt	r5, r5, r3
 800f184:	42b5      	cmp	r5, r6
 800f186:	d11a      	bne.n	800f1be <_printf_common+0xd2>
 800f188:	2000      	movs	r0, #0
 800f18a:	e008      	b.n	800f19e <_printf_common+0xb2>
 800f18c:	2301      	movs	r3, #1
 800f18e:	4652      	mov	r2, sl
 800f190:	4641      	mov	r1, r8
 800f192:	4638      	mov	r0, r7
 800f194:	47c8      	blx	r9
 800f196:	3001      	adds	r0, #1
 800f198:	d103      	bne.n	800f1a2 <_printf_common+0xb6>
 800f19a:	f04f 30ff 	mov.w	r0, #4294967295
 800f19e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1a2:	3501      	adds	r5, #1
 800f1a4:	e7c1      	b.n	800f12a <_printf_common+0x3e>
 800f1a6:	18e1      	adds	r1, r4, r3
 800f1a8:	1c5a      	adds	r2, r3, #1
 800f1aa:	2030      	movs	r0, #48	@ 0x30
 800f1ac:	3302      	adds	r3, #2
 800f1ae:	4422      	add	r2, r4
 800f1b0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f1b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f1b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f1bc:	e7c2      	b.n	800f144 <_printf_common+0x58>
 800f1be:	2301      	movs	r3, #1
 800f1c0:	4622      	mov	r2, r4
 800f1c2:	4641      	mov	r1, r8
 800f1c4:	4638      	mov	r0, r7
 800f1c6:	47c8      	blx	r9
 800f1c8:	3001      	adds	r0, #1
 800f1ca:	d0e6      	beq.n	800f19a <_printf_common+0xae>
 800f1cc:	3601      	adds	r6, #1
 800f1ce:	e7d9      	b.n	800f184 <_printf_common+0x98>

0800f1d0 <_printf_i>:
 800f1d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1d4:	7e0f      	ldrb	r7, [r1, #24]
 800f1d6:	4691      	mov	r9, r2
 800f1d8:	4680      	mov	r8, r0
 800f1da:	460c      	mov	r4, r1
 800f1dc:	2f78      	cmp	r7, #120	@ 0x78
 800f1de:	469a      	mov	sl, r3
 800f1e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f1e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f1e6:	d807      	bhi.n	800f1f8 <_printf_i+0x28>
 800f1e8:	2f62      	cmp	r7, #98	@ 0x62
 800f1ea:	d80a      	bhi.n	800f202 <_printf_i+0x32>
 800f1ec:	2f00      	cmp	r7, #0
 800f1ee:	f000 80d2 	beq.w	800f396 <_printf_i+0x1c6>
 800f1f2:	2f58      	cmp	r7, #88	@ 0x58
 800f1f4:	f000 80b9 	beq.w	800f36a <_printf_i+0x19a>
 800f1f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f200:	e03a      	b.n	800f278 <_printf_i+0xa8>
 800f202:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f206:	2b15      	cmp	r3, #21
 800f208:	d8f6      	bhi.n	800f1f8 <_printf_i+0x28>
 800f20a:	a101      	add	r1, pc, #4	@ (adr r1, 800f210 <_printf_i+0x40>)
 800f20c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f210:	0800f269 	.word	0x0800f269
 800f214:	0800f27d 	.word	0x0800f27d
 800f218:	0800f1f9 	.word	0x0800f1f9
 800f21c:	0800f1f9 	.word	0x0800f1f9
 800f220:	0800f1f9 	.word	0x0800f1f9
 800f224:	0800f1f9 	.word	0x0800f1f9
 800f228:	0800f27d 	.word	0x0800f27d
 800f22c:	0800f1f9 	.word	0x0800f1f9
 800f230:	0800f1f9 	.word	0x0800f1f9
 800f234:	0800f1f9 	.word	0x0800f1f9
 800f238:	0800f1f9 	.word	0x0800f1f9
 800f23c:	0800f37d 	.word	0x0800f37d
 800f240:	0800f2a7 	.word	0x0800f2a7
 800f244:	0800f337 	.word	0x0800f337
 800f248:	0800f1f9 	.word	0x0800f1f9
 800f24c:	0800f1f9 	.word	0x0800f1f9
 800f250:	0800f39f 	.word	0x0800f39f
 800f254:	0800f1f9 	.word	0x0800f1f9
 800f258:	0800f2a7 	.word	0x0800f2a7
 800f25c:	0800f1f9 	.word	0x0800f1f9
 800f260:	0800f1f9 	.word	0x0800f1f9
 800f264:	0800f33f 	.word	0x0800f33f
 800f268:	6833      	ldr	r3, [r6, #0]
 800f26a:	1d1a      	adds	r2, r3, #4
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	6032      	str	r2, [r6, #0]
 800f270:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f274:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f278:	2301      	movs	r3, #1
 800f27a:	e09d      	b.n	800f3b8 <_printf_i+0x1e8>
 800f27c:	6833      	ldr	r3, [r6, #0]
 800f27e:	6820      	ldr	r0, [r4, #0]
 800f280:	1d19      	adds	r1, r3, #4
 800f282:	6031      	str	r1, [r6, #0]
 800f284:	0606      	lsls	r6, r0, #24
 800f286:	d501      	bpl.n	800f28c <_printf_i+0xbc>
 800f288:	681d      	ldr	r5, [r3, #0]
 800f28a:	e003      	b.n	800f294 <_printf_i+0xc4>
 800f28c:	0645      	lsls	r5, r0, #25
 800f28e:	d5fb      	bpl.n	800f288 <_printf_i+0xb8>
 800f290:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f294:	2d00      	cmp	r5, #0
 800f296:	da03      	bge.n	800f2a0 <_printf_i+0xd0>
 800f298:	232d      	movs	r3, #45	@ 0x2d
 800f29a:	426d      	negs	r5, r5
 800f29c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f2a0:	4859      	ldr	r0, [pc, #356]	@ (800f408 <_printf_i+0x238>)
 800f2a2:	230a      	movs	r3, #10
 800f2a4:	e011      	b.n	800f2ca <_printf_i+0xfa>
 800f2a6:	6821      	ldr	r1, [r4, #0]
 800f2a8:	6833      	ldr	r3, [r6, #0]
 800f2aa:	0608      	lsls	r0, r1, #24
 800f2ac:	f853 5b04 	ldr.w	r5, [r3], #4
 800f2b0:	d402      	bmi.n	800f2b8 <_printf_i+0xe8>
 800f2b2:	0649      	lsls	r1, r1, #25
 800f2b4:	bf48      	it	mi
 800f2b6:	b2ad      	uxthmi	r5, r5
 800f2b8:	2f6f      	cmp	r7, #111	@ 0x6f
 800f2ba:	6033      	str	r3, [r6, #0]
 800f2bc:	4852      	ldr	r0, [pc, #328]	@ (800f408 <_printf_i+0x238>)
 800f2be:	bf14      	ite	ne
 800f2c0:	230a      	movne	r3, #10
 800f2c2:	2308      	moveq	r3, #8
 800f2c4:	2100      	movs	r1, #0
 800f2c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f2ca:	6866      	ldr	r6, [r4, #4]
 800f2cc:	2e00      	cmp	r6, #0
 800f2ce:	60a6      	str	r6, [r4, #8]
 800f2d0:	bfa2      	ittt	ge
 800f2d2:	6821      	ldrge	r1, [r4, #0]
 800f2d4:	f021 0104 	bicge.w	r1, r1, #4
 800f2d8:	6021      	strge	r1, [r4, #0]
 800f2da:	b90d      	cbnz	r5, 800f2e0 <_printf_i+0x110>
 800f2dc:	2e00      	cmp	r6, #0
 800f2de:	d04b      	beq.n	800f378 <_printf_i+0x1a8>
 800f2e0:	4616      	mov	r6, r2
 800f2e2:	fbb5 f1f3 	udiv	r1, r5, r3
 800f2e6:	fb03 5711 	mls	r7, r3, r1, r5
 800f2ea:	5dc7      	ldrb	r7, [r0, r7]
 800f2ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2f0:	462f      	mov	r7, r5
 800f2f2:	460d      	mov	r5, r1
 800f2f4:	42bb      	cmp	r3, r7
 800f2f6:	d9f4      	bls.n	800f2e2 <_printf_i+0x112>
 800f2f8:	2b08      	cmp	r3, #8
 800f2fa:	d10b      	bne.n	800f314 <_printf_i+0x144>
 800f2fc:	6823      	ldr	r3, [r4, #0]
 800f2fe:	07df      	lsls	r7, r3, #31
 800f300:	d508      	bpl.n	800f314 <_printf_i+0x144>
 800f302:	6923      	ldr	r3, [r4, #16]
 800f304:	6861      	ldr	r1, [r4, #4]
 800f306:	4299      	cmp	r1, r3
 800f308:	bfde      	ittt	le
 800f30a:	2330      	movle	r3, #48	@ 0x30
 800f30c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f310:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f314:	1b92      	subs	r2, r2, r6
 800f316:	6122      	str	r2, [r4, #16]
 800f318:	464b      	mov	r3, r9
 800f31a:	aa03      	add	r2, sp, #12
 800f31c:	4621      	mov	r1, r4
 800f31e:	4640      	mov	r0, r8
 800f320:	f8cd a000 	str.w	sl, [sp]
 800f324:	f7ff fee2 	bl	800f0ec <_printf_common>
 800f328:	3001      	adds	r0, #1
 800f32a:	d14a      	bne.n	800f3c2 <_printf_i+0x1f2>
 800f32c:	f04f 30ff 	mov.w	r0, #4294967295
 800f330:	b004      	add	sp, #16
 800f332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f336:	6823      	ldr	r3, [r4, #0]
 800f338:	f043 0320 	orr.w	r3, r3, #32
 800f33c:	6023      	str	r3, [r4, #0]
 800f33e:	2778      	movs	r7, #120	@ 0x78
 800f340:	4832      	ldr	r0, [pc, #200]	@ (800f40c <_printf_i+0x23c>)
 800f342:	6823      	ldr	r3, [r4, #0]
 800f344:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f348:	061f      	lsls	r7, r3, #24
 800f34a:	6831      	ldr	r1, [r6, #0]
 800f34c:	f851 5b04 	ldr.w	r5, [r1], #4
 800f350:	d402      	bmi.n	800f358 <_printf_i+0x188>
 800f352:	065f      	lsls	r7, r3, #25
 800f354:	bf48      	it	mi
 800f356:	b2ad      	uxthmi	r5, r5
 800f358:	6031      	str	r1, [r6, #0]
 800f35a:	07d9      	lsls	r1, r3, #31
 800f35c:	bf44      	itt	mi
 800f35e:	f043 0320 	orrmi.w	r3, r3, #32
 800f362:	6023      	strmi	r3, [r4, #0]
 800f364:	b11d      	cbz	r5, 800f36e <_printf_i+0x19e>
 800f366:	2310      	movs	r3, #16
 800f368:	e7ac      	b.n	800f2c4 <_printf_i+0xf4>
 800f36a:	4827      	ldr	r0, [pc, #156]	@ (800f408 <_printf_i+0x238>)
 800f36c:	e7e9      	b.n	800f342 <_printf_i+0x172>
 800f36e:	6823      	ldr	r3, [r4, #0]
 800f370:	f023 0320 	bic.w	r3, r3, #32
 800f374:	6023      	str	r3, [r4, #0]
 800f376:	e7f6      	b.n	800f366 <_printf_i+0x196>
 800f378:	4616      	mov	r6, r2
 800f37a:	e7bd      	b.n	800f2f8 <_printf_i+0x128>
 800f37c:	6833      	ldr	r3, [r6, #0]
 800f37e:	6825      	ldr	r5, [r4, #0]
 800f380:	1d18      	adds	r0, r3, #4
 800f382:	6961      	ldr	r1, [r4, #20]
 800f384:	6030      	str	r0, [r6, #0]
 800f386:	062e      	lsls	r6, r5, #24
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	d501      	bpl.n	800f390 <_printf_i+0x1c0>
 800f38c:	6019      	str	r1, [r3, #0]
 800f38e:	e002      	b.n	800f396 <_printf_i+0x1c6>
 800f390:	0668      	lsls	r0, r5, #25
 800f392:	d5fb      	bpl.n	800f38c <_printf_i+0x1bc>
 800f394:	8019      	strh	r1, [r3, #0]
 800f396:	2300      	movs	r3, #0
 800f398:	4616      	mov	r6, r2
 800f39a:	6123      	str	r3, [r4, #16]
 800f39c:	e7bc      	b.n	800f318 <_printf_i+0x148>
 800f39e:	6833      	ldr	r3, [r6, #0]
 800f3a0:	2100      	movs	r1, #0
 800f3a2:	1d1a      	adds	r2, r3, #4
 800f3a4:	6032      	str	r2, [r6, #0]
 800f3a6:	681e      	ldr	r6, [r3, #0]
 800f3a8:	6862      	ldr	r2, [r4, #4]
 800f3aa:	4630      	mov	r0, r6
 800f3ac:	f000 fced 	bl	800fd8a <memchr>
 800f3b0:	b108      	cbz	r0, 800f3b6 <_printf_i+0x1e6>
 800f3b2:	1b80      	subs	r0, r0, r6
 800f3b4:	6060      	str	r0, [r4, #4]
 800f3b6:	6863      	ldr	r3, [r4, #4]
 800f3b8:	6123      	str	r3, [r4, #16]
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3c0:	e7aa      	b.n	800f318 <_printf_i+0x148>
 800f3c2:	6923      	ldr	r3, [r4, #16]
 800f3c4:	4632      	mov	r2, r6
 800f3c6:	4649      	mov	r1, r9
 800f3c8:	4640      	mov	r0, r8
 800f3ca:	47d0      	blx	sl
 800f3cc:	3001      	adds	r0, #1
 800f3ce:	d0ad      	beq.n	800f32c <_printf_i+0x15c>
 800f3d0:	6823      	ldr	r3, [r4, #0]
 800f3d2:	079b      	lsls	r3, r3, #30
 800f3d4:	d413      	bmi.n	800f3fe <_printf_i+0x22e>
 800f3d6:	68e0      	ldr	r0, [r4, #12]
 800f3d8:	9b03      	ldr	r3, [sp, #12]
 800f3da:	4298      	cmp	r0, r3
 800f3dc:	bfb8      	it	lt
 800f3de:	4618      	movlt	r0, r3
 800f3e0:	e7a6      	b.n	800f330 <_printf_i+0x160>
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	4632      	mov	r2, r6
 800f3e6:	4649      	mov	r1, r9
 800f3e8:	4640      	mov	r0, r8
 800f3ea:	47d0      	blx	sl
 800f3ec:	3001      	adds	r0, #1
 800f3ee:	d09d      	beq.n	800f32c <_printf_i+0x15c>
 800f3f0:	3501      	adds	r5, #1
 800f3f2:	68e3      	ldr	r3, [r4, #12]
 800f3f4:	9903      	ldr	r1, [sp, #12]
 800f3f6:	1a5b      	subs	r3, r3, r1
 800f3f8:	42ab      	cmp	r3, r5
 800f3fa:	dcf2      	bgt.n	800f3e2 <_printf_i+0x212>
 800f3fc:	e7eb      	b.n	800f3d6 <_printf_i+0x206>
 800f3fe:	2500      	movs	r5, #0
 800f400:	f104 0619 	add.w	r6, r4, #25
 800f404:	e7f5      	b.n	800f3f2 <_printf_i+0x222>
 800f406:	bf00      	nop
 800f408:	08013c68 	.word	0x08013c68
 800f40c:	08013c79 	.word	0x08013c79

0800f410 <_scanf_float>:
 800f410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f414:	b087      	sub	sp, #28
 800f416:	4617      	mov	r7, r2
 800f418:	4680      	mov	r8, r0
 800f41a:	460c      	mov	r4, r1
 800f41c:	9303      	str	r3, [sp, #12]
 800f41e:	688b      	ldr	r3, [r1, #8]
 800f420:	1e5a      	subs	r2, r3, #1
 800f422:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f426:	460a      	mov	r2, r1
 800f428:	bf89      	itett	hi
 800f42a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f42e:	f04f 0b00 	movls.w	fp, #0
 800f432:	eb03 0b05 	addhi.w	fp, r3, r5
 800f436:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f43a:	f04f 0500 	mov.w	r5, #0
 800f43e:	bf88      	it	hi
 800f440:	608b      	strhi	r3, [r1, #8]
 800f442:	680b      	ldr	r3, [r1, #0]
 800f444:	46aa      	mov	sl, r5
 800f446:	46a9      	mov	r9, r5
 800f448:	9502      	str	r5, [sp, #8]
 800f44a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f44e:	f842 3b1c 	str.w	r3, [r2], #28
 800f452:	4616      	mov	r6, r2
 800f454:	9201      	str	r2, [sp, #4]
 800f456:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f45a:	68a2      	ldr	r2, [r4, #8]
 800f45c:	b152      	cbz	r2, 800f474 <_scanf_float+0x64>
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	781b      	ldrb	r3, [r3, #0]
 800f462:	2b4e      	cmp	r3, #78	@ 0x4e
 800f464:	d864      	bhi.n	800f530 <_scanf_float+0x120>
 800f466:	2b40      	cmp	r3, #64	@ 0x40
 800f468:	d83c      	bhi.n	800f4e4 <_scanf_float+0xd4>
 800f46a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f46e:	b2c8      	uxtb	r0, r1
 800f470:	280e      	cmp	r0, #14
 800f472:	d93a      	bls.n	800f4ea <_scanf_float+0xda>
 800f474:	f1b9 0f00 	cmp.w	r9, #0
 800f478:	d003      	beq.n	800f482 <_scanf_float+0x72>
 800f47a:	6823      	ldr	r3, [r4, #0]
 800f47c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f480:	6023      	str	r3, [r4, #0]
 800f482:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f486:	f1ba 0f01 	cmp.w	sl, #1
 800f48a:	f200 8117 	bhi.w	800f6bc <_scanf_float+0x2ac>
 800f48e:	9b01      	ldr	r3, [sp, #4]
 800f490:	429e      	cmp	r6, r3
 800f492:	f200 8108 	bhi.w	800f6a6 <_scanf_float+0x296>
 800f496:	2001      	movs	r0, #1
 800f498:	b007      	add	sp, #28
 800f49a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f49e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f4a2:	2a0d      	cmp	r2, #13
 800f4a4:	d8e6      	bhi.n	800f474 <_scanf_float+0x64>
 800f4a6:	a101      	add	r1, pc, #4	@ (adr r1, 800f4ac <_scanf_float+0x9c>)
 800f4a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f4ac:	0800f5f3 	.word	0x0800f5f3
 800f4b0:	0800f475 	.word	0x0800f475
 800f4b4:	0800f475 	.word	0x0800f475
 800f4b8:	0800f475 	.word	0x0800f475
 800f4bc:	0800f653 	.word	0x0800f653
 800f4c0:	0800f62b 	.word	0x0800f62b
 800f4c4:	0800f475 	.word	0x0800f475
 800f4c8:	0800f475 	.word	0x0800f475
 800f4cc:	0800f601 	.word	0x0800f601
 800f4d0:	0800f475 	.word	0x0800f475
 800f4d4:	0800f475 	.word	0x0800f475
 800f4d8:	0800f475 	.word	0x0800f475
 800f4dc:	0800f475 	.word	0x0800f475
 800f4e0:	0800f5b9 	.word	0x0800f5b9
 800f4e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f4e8:	e7db      	b.n	800f4a2 <_scanf_float+0x92>
 800f4ea:	290e      	cmp	r1, #14
 800f4ec:	d8c2      	bhi.n	800f474 <_scanf_float+0x64>
 800f4ee:	a001      	add	r0, pc, #4	@ (adr r0, 800f4f4 <_scanf_float+0xe4>)
 800f4f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f4f4:	0800f5a9 	.word	0x0800f5a9
 800f4f8:	0800f475 	.word	0x0800f475
 800f4fc:	0800f5a9 	.word	0x0800f5a9
 800f500:	0800f63f 	.word	0x0800f63f
 800f504:	0800f475 	.word	0x0800f475
 800f508:	0800f551 	.word	0x0800f551
 800f50c:	0800f58f 	.word	0x0800f58f
 800f510:	0800f58f 	.word	0x0800f58f
 800f514:	0800f58f 	.word	0x0800f58f
 800f518:	0800f58f 	.word	0x0800f58f
 800f51c:	0800f58f 	.word	0x0800f58f
 800f520:	0800f58f 	.word	0x0800f58f
 800f524:	0800f58f 	.word	0x0800f58f
 800f528:	0800f58f 	.word	0x0800f58f
 800f52c:	0800f58f 	.word	0x0800f58f
 800f530:	2b6e      	cmp	r3, #110	@ 0x6e
 800f532:	d809      	bhi.n	800f548 <_scanf_float+0x138>
 800f534:	2b60      	cmp	r3, #96	@ 0x60
 800f536:	d8b2      	bhi.n	800f49e <_scanf_float+0x8e>
 800f538:	2b54      	cmp	r3, #84	@ 0x54
 800f53a:	d07b      	beq.n	800f634 <_scanf_float+0x224>
 800f53c:	2b59      	cmp	r3, #89	@ 0x59
 800f53e:	d199      	bne.n	800f474 <_scanf_float+0x64>
 800f540:	2d07      	cmp	r5, #7
 800f542:	d197      	bne.n	800f474 <_scanf_float+0x64>
 800f544:	2508      	movs	r5, #8
 800f546:	e02c      	b.n	800f5a2 <_scanf_float+0x192>
 800f548:	2b74      	cmp	r3, #116	@ 0x74
 800f54a:	d073      	beq.n	800f634 <_scanf_float+0x224>
 800f54c:	2b79      	cmp	r3, #121	@ 0x79
 800f54e:	e7f6      	b.n	800f53e <_scanf_float+0x12e>
 800f550:	6821      	ldr	r1, [r4, #0]
 800f552:	05c8      	lsls	r0, r1, #23
 800f554:	d51b      	bpl.n	800f58e <_scanf_float+0x17e>
 800f556:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f55a:	f109 0901 	add.w	r9, r9, #1
 800f55e:	6021      	str	r1, [r4, #0]
 800f560:	f1bb 0f00 	cmp.w	fp, #0
 800f564:	d003      	beq.n	800f56e <_scanf_float+0x15e>
 800f566:	3201      	adds	r2, #1
 800f568:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f56c:	60a2      	str	r2, [r4, #8]
 800f56e:	68a3      	ldr	r3, [r4, #8]
 800f570:	3b01      	subs	r3, #1
 800f572:	60a3      	str	r3, [r4, #8]
 800f574:	6923      	ldr	r3, [r4, #16]
 800f576:	3301      	adds	r3, #1
 800f578:	6123      	str	r3, [r4, #16]
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	3b01      	subs	r3, #1
 800f57e:	2b00      	cmp	r3, #0
 800f580:	607b      	str	r3, [r7, #4]
 800f582:	f340 8087 	ble.w	800f694 <_scanf_float+0x284>
 800f586:	683b      	ldr	r3, [r7, #0]
 800f588:	3301      	adds	r3, #1
 800f58a:	603b      	str	r3, [r7, #0]
 800f58c:	e765      	b.n	800f45a <_scanf_float+0x4a>
 800f58e:	eb1a 0105 	adds.w	r1, sl, r5
 800f592:	f47f af6f 	bne.w	800f474 <_scanf_float+0x64>
 800f596:	6822      	ldr	r2, [r4, #0]
 800f598:	460d      	mov	r5, r1
 800f59a:	468a      	mov	sl, r1
 800f59c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f5a0:	6022      	str	r2, [r4, #0]
 800f5a2:	f806 3b01 	strb.w	r3, [r6], #1
 800f5a6:	e7e2      	b.n	800f56e <_scanf_float+0x15e>
 800f5a8:	6822      	ldr	r2, [r4, #0]
 800f5aa:	0610      	lsls	r0, r2, #24
 800f5ac:	f57f af62 	bpl.w	800f474 <_scanf_float+0x64>
 800f5b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f5b4:	6022      	str	r2, [r4, #0]
 800f5b6:	e7f4      	b.n	800f5a2 <_scanf_float+0x192>
 800f5b8:	f1ba 0f00 	cmp.w	sl, #0
 800f5bc:	d10e      	bne.n	800f5dc <_scanf_float+0x1cc>
 800f5be:	f1b9 0f00 	cmp.w	r9, #0
 800f5c2:	d10e      	bne.n	800f5e2 <_scanf_float+0x1d2>
 800f5c4:	6822      	ldr	r2, [r4, #0]
 800f5c6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f5ca:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f5ce:	d108      	bne.n	800f5e2 <_scanf_float+0x1d2>
 800f5d0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f5d4:	f04f 0a01 	mov.w	sl, #1
 800f5d8:	6022      	str	r2, [r4, #0]
 800f5da:	e7e2      	b.n	800f5a2 <_scanf_float+0x192>
 800f5dc:	f1ba 0f02 	cmp.w	sl, #2
 800f5e0:	d055      	beq.n	800f68e <_scanf_float+0x27e>
 800f5e2:	2d01      	cmp	r5, #1
 800f5e4:	d002      	beq.n	800f5ec <_scanf_float+0x1dc>
 800f5e6:	2d04      	cmp	r5, #4
 800f5e8:	f47f af44 	bne.w	800f474 <_scanf_float+0x64>
 800f5ec:	3501      	adds	r5, #1
 800f5ee:	b2ed      	uxtb	r5, r5
 800f5f0:	e7d7      	b.n	800f5a2 <_scanf_float+0x192>
 800f5f2:	f1ba 0f01 	cmp.w	sl, #1
 800f5f6:	f47f af3d 	bne.w	800f474 <_scanf_float+0x64>
 800f5fa:	f04f 0a02 	mov.w	sl, #2
 800f5fe:	e7d0      	b.n	800f5a2 <_scanf_float+0x192>
 800f600:	b97d      	cbnz	r5, 800f622 <_scanf_float+0x212>
 800f602:	f1b9 0f00 	cmp.w	r9, #0
 800f606:	f47f af38 	bne.w	800f47a <_scanf_float+0x6a>
 800f60a:	6822      	ldr	r2, [r4, #0]
 800f60c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f610:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f614:	f040 8107 	bne.w	800f826 <_scanf_float+0x416>
 800f618:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f61c:	2501      	movs	r5, #1
 800f61e:	6022      	str	r2, [r4, #0]
 800f620:	e7bf      	b.n	800f5a2 <_scanf_float+0x192>
 800f622:	2d03      	cmp	r5, #3
 800f624:	d0e2      	beq.n	800f5ec <_scanf_float+0x1dc>
 800f626:	2d05      	cmp	r5, #5
 800f628:	e7de      	b.n	800f5e8 <_scanf_float+0x1d8>
 800f62a:	2d02      	cmp	r5, #2
 800f62c:	f47f af22 	bne.w	800f474 <_scanf_float+0x64>
 800f630:	2503      	movs	r5, #3
 800f632:	e7b6      	b.n	800f5a2 <_scanf_float+0x192>
 800f634:	2d06      	cmp	r5, #6
 800f636:	f47f af1d 	bne.w	800f474 <_scanf_float+0x64>
 800f63a:	2507      	movs	r5, #7
 800f63c:	e7b1      	b.n	800f5a2 <_scanf_float+0x192>
 800f63e:	6822      	ldr	r2, [r4, #0]
 800f640:	0591      	lsls	r1, r2, #22
 800f642:	f57f af17 	bpl.w	800f474 <_scanf_float+0x64>
 800f646:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f64a:	f8cd 9008 	str.w	r9, [sp, #8]
 800f64e:	6022      	str	r2, [r4, #0]
 800f650:	e7a7      	b.n	800f5a2 <_scanf_float+0x192>
 800f652:	6822      	ldr	r2, [r4, #0]
 800f654:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f658:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f65c:	d006      	beq.n	800f66c <_scanf_float+0x25c>
 800f65e:	0550      	lsls	r0, r2, #21
 800f660:	f57f af08 	bpl.w	800f474 <_scanf_float+0x64>
 800f664:	f1b9 0f00 	cmp.w	r9, #0
 800f668:	f000 80dd 	beq.w	800f826 <_scanf_float+0x416>
 800f66c:	0591      	lsls	r1, r2, #22
 800f66e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f672:	bf58      	it	pl
 800f674:	9902      	ldrpl	r1, [sp, #8]
 800f676:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f67a:	bf58      	it	pl
 800f67c:	eba9 0101 	subpl.w	r1, r9, r1
 800f680:	6022      	str	r2, [r4, #0]
 800f682:	f04f 0900 	mov.w	r9, #0
 800f686:	bf58      	it	pl
 800f688:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f68c:	e789      	b.n	800f5a2 <_scanf_float+0x192>
 800f68e:	f04f 0a03 	mov.w	sl, #3
 800f692:	e786      	b.n	800f5a2 <_scanf_float+0x192>
 800f694:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f698:	4639      	mov	r1, r7
 800f69a:	4640      	mov	r0, r8
 800f69c:	4798      	blx	r3
 800f69e:	2800      	cmp	r0, #0
 800f6a0:	f43f aedb 	beq.w	800f45a <_scanf_float+0x4a>
 800f6a4:	e6e6      	b.n	800f474 <_scanf_float+0x64>
 800f6a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6aa:	463a      	mov	r2, r7
 800f6ac:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f6b0:	4640      	mov	r0, r8
 800f6b2:	4798      	blx	r3
 800f6b4:	6923      	ldr	r3, [r4, #16]
 800f6b6:	3b01      	subs	r3, #1
 800f6b8:	6123      	str	r3, [r4, #16]
 800f6ba:	e6e8      	b.n	800f48e <_scanf_float+0x7e>
 800f6bc:	1e6b      	subs	r3, r5, #1
 800f6be:	2b06      	cmp	r3, #6
 800f6c0:	d824      	bhi.n	800f70c <_scanf_float+0x2fc>
 800f6c2:	2d02      	cmp	r5, #2
 800f6c4:	d836      	bhi.n	800f734 <_scanf_float+0x324>
 800f6c6:	9b01      	ldr	r3, [sp, #4]
 800f6c8:	429e      	cmp	r6, r3
 800f6ca:	f67f aee4 	bls.w	800f496 <_scanf_float+0x86>
 800f6ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6d2:	463a      	mov	r2, r7
 800f6d4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f6d8:	4640      	mov	r0, r8
 800f6da:	4798      	blx	r3
 800f6dc:	6923      	ldr	r3, [r4, #16]
 800f6de:	3b01      	subs	r3, #1
 800f6e0:	6123      	str	r3, [r4, #16]
 800f6e2:	e7f0      	b.n	800f6c6 <_scanf_float+0x2b6>
 800f6e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6e8:	463a      	mov	r2, r7
 800f6ea:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f6ee:	4640      	mov	r0, r8
 800f6f0:	4798      	blx	r3
 800f6f2:	6923      	ldr	r3, [r4, #16]
 800f6f4:	3b01      	subs	r3, #1
 800f6f6:	6123      	str	r3, [r4, #16]
 800f6f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6fc:	fa5f fa8a 	uxtb.w	sl, sl
 800f700:	f1ba 0f02 	cmp.w	sl, #2
 800f704:	d1ee      	bne.n	800f6e4 <_scanf_float+0x2d4>
 800f706:	3d03      	subs	r5, #3
 800f708:	b2ed      	uxtb	r5, r5
 800f70a:	1b76      	subs	r6, r6, r5
 800f70c:	6823      	ldr	r3, [r4, #0]
 800f70e:	05da      	lsls	r2, r3, #23
 800f710:	d52f      	bpl.n	800f772 <_scanf_float+0x362>
 800f712:	055b      	lsls	r3, r3, #21
 800f714:	d511      	bpl.n	800f73a <_scanf_float+0x32a>
 800f716:	9b01      	ldr	r3, [sp, #4]
 800f718:	429e      	cmp	r6, r3
 800f71a:	f67f aebc 	bls.w	800f496 <_scanf_float+0x86>
 800f71e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f722:	463a      	mov	r2, r7
 800f724:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f728:	4640      	mov	r0, r8
 800f72a:	4798      	blx	r3
 800f72c:	6923      	ldr	r3, [r4, #16]
 800f72e:	3b01      	subs	r3, #1
 800f730:	6123      	str	r3, [r4, #16]
 800f732:	e7f0      	b.n	800f716 <_scanf_float+0x306>
 800f734:	46aa      	mov	sl, r5
 800f736:	46b3      	mov	fp, r6
 800f738:	e7de      	b.n	800f6f8 <_scanf_float+0x2e8>
 800f73a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f73e:	1e75      	subs	r5, r6, #1
 800f740:	6923      	ldr	r3, [r4, #16]
 800f742:	2965      	cmp	r1, #101	@ 0x65
 800f744:	f103 33ff 	add.w	r3, r3, #4294967295
 800f748:	6123      	str	r3, [r4, #16]
 800f74a:	d00c      	beq.n	800f766 <_scanf_float+0x356>
 800f74c:	2945      	cmp	r1, #69	@ 0x45
 800f74e:	d00a      	beq.n	800f766 <_scanf_float+0x356>
 800f750:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f754:	463a      	mov	r2, r7
 800f756:	4640      	mov	r0, r8
 800f758:	1eb5      	subs	r5, r6, #2
 800f75a:	4798      	blx	r3
 800f75c:	6923      	ldr	r3, [r4, #16]
 800f75e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f762:	3b01      	subs	r3, #1
 800f764:	6123      	str	r3, [r4, #16]
 800f766:	462e      	mov	r6, r5
 800f768:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f76c:	463a      	mov	r2, r7
 800f76e:	4640      	mov	r0, r8
 800f770:	4798      	blx	r3
 800f772:	6822      	ldr	r2, [r4, #0]
 800f774:	f012 0210 	ands.w	r2, r2, #16
 800f778:	d001      	beq.n	800f77e <_scanf_float+0x36e>
 800f77a:	2000      	movs	r0, #0
 800f77c:	e68c      	b.n	800f498 <_scanf_float+0x88>
 800f77e:	7032      	strb	r2, [r6, #0]
 800f780:	6823      	ldr	r3, [r4, #0]
 800f782:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f78a:	d11c      	bne.n	800f7c6 <_scanf_float+0x3b6>
 800f78c:	9b02      	ldr	r3, [sp, #8]
 800f78e:	454b      	cmp	r3, r9
 800f790:	eba3 0209 	sub.w	r2, r3, r9
 800f794:	d123      	bne.n	800f7de <_scanf_float+0x3ce>
 800f796:	2200      	movs	r2, #0
 800f798:	9901      	ldr	r1, [sp, #4]
 800f79a:	4640      	mov	r0, r8
 800f79c:	f002 fc70 	bl	8012080 <_strtod_r>
 800f7a0:	6821      	ldr	r1, [r4, #0]
 800f7a2:	9b03      	ldr	r3, [sp, #12]
 800f7a4:	f011 0f02 	tst.w	r1, #2
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	ec57 6b10 	vmov	r6, r7, d0
 800f7ae:	f103 0204 	add.w	r2, r3, #4
 800f7b2:	d01f      	beq.n	800f7f4 <_scanf_float+0x3e4>
 800f7b4:	9903      	ldr	r1, [sp, #12]
 800f7b6:	600a      	str	r2, [r1, #0]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	e9c3 6700 	strd	r6, r7, [r3]
 800f7be:	68e3      	ldr	r3, [r4, #12]
 800f7c0:	3301      	adds	r3, #1
 800f7c2:	60e3      	str	r3, [r4, #12]
 800f7c4:	e7d9      	b.n	800f77a <_scanf_float+0x36a>
 800f7c6:	9b04      	ldr	r3, [sp, #16]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d0e4      	beq.n	800f796 <_scanf_float+0x386>
 800f7cc:	9905      	ldr	r1, [sp, #20]
 800f7ce:	230a      	movs	r3, #10
 800f7d0:	4640      	mov	r0, r8
 800f7d2:	3101      	adds	r1, #1
 800f7d4:	f002 fcd4 	bl	8012180 <_strtol_r>
 800f7d8:	9b04      	ldr	r3, [sp, #16]
 800f7da:	9e05      	ldr	r6, [sp, #20]
 800f7dc:	1ac2      	subs	r2, r0, r3
 800f7de:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f7e2:	4912      	ldr	r1, [pc, #72]	@ (800f82c <_scanf_float+0x41c>)
 800f7e4:	429e      	cmp	r6, r3
 800f7e6:	bf28      	it	cs
 800f7e8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f7ec:	4630      	mov	r0, r6
 800f7ee:	f000 f917 	bl	800fa20 <siprintf>
 800f7f2:	e7d0      	b.n	800f796 <_scanf_float+0x386>
 800f7f4:	f011 0f04 	tst.w	r1, #4
 800f7f8:	9903      	ldr	r1, [sp, #12]
 800f7fa:	600a      	str	r2, [r1, #0]
 800f7fc:	d1dc      	bne.n	800f7b8 <_scanf_float+0x3a8>
 800f7fe:	681d      	ldr	r5, [r3, #0]
 800f800:	4632      	mov	r2, r6
 800f802:	463b      	mov	r3, r7
 800f804:	4630      	mov	r0, r6
 800f806:	4639      	mov	r1, r7
 800f808:	f7f1 f9aa 	bl	8000b60 <__aeabi_dcmpun>
 800f80c:	b128      	cbz	r0, 800f81a <_scanf_float+0x40a>
 800f80e:	4808      	ldr	r0, [pc, #32]	@ (800f830 <_scanf_float+0x420>)
 800f810:	f000 fad6 	bl	800fdc0 <nanf>
 800f814:	ed85 0a00 	vstr	s0, [r5]
 800f818:	e7d1      	b.n	800f7be <_scanf_float+0x3ae>
 800f81a:	4630      	mov	r0, r6
 800f81c:	4639      	mov	r1, r7
 800f81e:	f7f1 f9fd 	bl	8000c1c <__aeabi_d2f>
 800f822:	6028      	str	r0, [r5, #0]
 800f824:	e7cb      	b.n	800f7be <_scanf_float+0x3ae>
 800f826:	f04f 0900 	mov.w	r9, #0
 800f82a:	e62a      	b.n	800f482 <_scanf_float+0x72>
 800f82c:	08013c8a 	.word	0x08013c8a
 800f830:	08014040 	.word	0x08014040

0800f834 <std>:
 800f834:	2300      	movs	r3, #0
 800f836:	b510      	push	{r4, lr}
 800f838:	4604      	mov	r4, r0
 800f83a:	6083      	str	r3, [r0, #8]
 800f83c:	8181      	strh	r1, [r0, #12]
 800f83e:	4619      	mov	r1, r3
 800f840:	6643      	str	r3, [r0, #100]	@ 0x64
 800f842:	81c2      	strh	r2, [r0, #14]
 800f844:	2208      	movs	r2, #8
 800f846:	6183      	str	r3, [r0, #24]
 800f848:	e9c0 3300 	strd	r3, r3, [r0]
 800f84c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f850:	305c      	adds	r0, #92	@ 0x5c
 800f852:	f000 f9c7 	bl	800fbe4 <memset>
 800f856:	4b0d      	ldr	r3, [pc, #52]	@ (800f88c <std+0x58>)
 800f858:	6224      	str	r4, [r4, #32]
 800f85a:	6263      	str	r3, [r4, #36]	@ 0x24
 800f85c:	4b0c      	ldr	r3, [pc, #48]	@ (800f890 <std+0x5c>)
 800f85e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f860:	4b0c      	ldr	r3, [pc, #48]	@ (800f894 <std+0x60>)
 800f862:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f864:	4b0c      	ldr	r3, [pc, #48]	@ (800f898 <std+0x64>)
 800f866:	6323      	str	r3, [r4, #48]	@ 0x30
 800f868:	4b0c      	ldr	r3, [pc, #48]	@ (800f89c <std+0x68>)
 800f86a:	429c      	cmp	r4, r3
 800f86c:	d006      	beq.n	800f87c <std+0x48>
 800f86e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f872:	4294      	cmp	r4, r2
 800f874:	d002      	beq.n	800f87c <std+0x48>
 800f876:	33d0      	adds	r3, #208	@ 0xd0
 800f878:	429c      	cmp	r4, r3
 800f87a:	d105      	bne.n	800f888 <std+0x54>
 800f87c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f884:	f000 ba7e 	b.w	800fd84 <__retarget_lock_init_recursive>
 800f888:	bd10      	pop	{r4, pc}
 800f88a:	bf00      	nop
 800f88c:	0800fab5 	.word	0x0800fab5
 800f890:	0800fadb 	.word	0x0800fadb
 800f894:	0800fb13 	.word	0x0800fb13
 800f898:	0800fb37 	.word	0x0800fb37
 800f89c:	200003a8 	.word	0x200003a8

0800f8a0 <stdio_exit_handler>:
 800f8a0:	4a02      	ldr	r2, [pc, #8]	@ (800f8ac <stdio_exit_handler+0xc>)
 800f8a2:	4903      	ldr	r1, [pc, #12]	@ (800f8b0 <stdio_exit_handler+0x10>)
 800f8a4:	4803      	ldr	r0, [pc, #12]	@ (800f8b4 <stdio_exit_handler+0x14>)
 800f8a6:	f000 b869 	b.w	800f97c <_fwalk_sglue>
 800f8aa:	bf00      	nop
 800f8ac:	2000000c 	.word	0x2000000c
 800f8b0:	08012b6d 	.word	0x08012b6d
 800f8b4:	2000001c 	.word	0x2000001c

0800f8b8 <cleanup_stdio>:
 800f8b8:	6841      	ldr	r1, [r0, #4]
 800f8ba:	4b0c      	ldr	r3, [pc, #48]	@ (800f8ec <cleanup_stdio+0x34>)
 800f8bc:	4299      	cmp	r1, r3
 800f8be:	b510      	push	{r4, lr}
 800f8c0:	4604      	mov	r4, r0
 800f8c2:	d001      	beq.n	800f8c8 <cleanup_stdio+0x10>
 800f8c4:	f003 f952 	bl	8012b6c <_fflush_r>
 800f8c8:	68a1      	ldr	r1, [r4, #8]
 800f8ca:	4b09      	ldr	r3, [pc, #36]	@ (800f8f0 <cleanup_stdio+0x38>)
 800f8cc:	4299      	cmp	r1, r3
 800f8ce:	d002      	beq.n	800f8d6 <cleanup_stdio+0x1e>
 800f8d0:	4620      	mov	r0, r4
 800f8d2:	f003 f94b 	bl	8012b6c <_fflush_r>
 800f8d6:	68e1      	ldr	r1, [r4, #12]
 800f8d8:	4b06      	ldr	r3, [pc, #24]	@ (800f8f4 <cleanup_stdio+0x3c>)
 800f8da:	4299      	cmp	r1, r3
 800f8dc:	d004      	beq.n	800f8e8 <cleanup_stdio+0x30>
 800f8de:	4620      	mov	r0, r4
 800f8e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8e4:	f003 b942 	b.w	8012b6c <_fflush_r>
 800f8e8:	bd10      	pop	{r4, pc}
 800f8ea:	bf00      	nop
 800f8ec:	200003a8 	.word	0x200003a8
 800f8f0:	20000410 	.word	0x20000410
 800f8f4:	20000478 	.word	0x20000478

0800f8f8 <global_stdio_init.part.0>:
 800f8f8:	b510      	push	{r4, lr}
 800f8fa:	4b0b      	ldr	r3, [pc, #44]	@ (800f928 <global_stdio_init.part.0+0x30>)
 800f8fc:	2104      	movs	r1, #4
 800f8fe:	4c0b      	ldr	r4, [pc, #44]	@ (800f92c <global_stdio_init.part.0+0x34>)
 800f900:	4a0b      	ldr	r2, [pc, #44]	@ (800f930 <global_stdio_init.part.0+0x38>)
 800f902:	4620      	mov	r0, r4
 800f904:	601a      	str	r2, [r3, #0]
 800f906:	2200      	movs	r2, #0
 800f908:	f7ff ff94 	bl	800f834 <std>
 800f90c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f910:	2201      	movs	r2, #1
 800f912:	2109      	movs	r1, #9
 800f914:	f7ff ff8e 	bl	800f834 <std>
 800f918:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f91c:	2202      	movs	r2, #2
 800f91e:	2112      	movs	r1, #18
 800f920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f924:	f7ff bf86 	b.w	800f834 <std>
 800f928:	200004e0 	.word	0x200004e0
 800f92c:	200003a8 	.word	0x200003a8
 800f930:	0800f8a1 	.word	0x0800f8a1

0800f934 <__sfp_lock_acquire>:
 800f934:	4801      	ldr	r0, [pc, #4]	@ (800f93c <__sfp_lock_acquire+0x8>)
 800f936:	f000 ba26 	b.w	800fd86 <__retarget_lock_acquire_recursive>
 800f93a:	bf00      	nop
 800f93c:	200004e9 	.word	0x200004e9

0800f940 <__sfp_lock_release>:
 800f940:	4801      	ldr	r0, [pc, #4]	@ (800f948 <__sfp_lock_release+0x8>)
 800f942:	f000 ba21 	b.w	800fd88 <__retarget_lock_release_recursive>
 800f946:	bf00      	nop
 800f948:	200004e9 	.word	0x200004e9

0800f94c <__sinit>:
 800f94c:	b510      	push	{r4, lr}
 800f94e:	4604      	mov	r4, r0
 800f950:	f7ff fff0 	bl	800f934 <__sfp_lock_acquire>
 800f954:	6a23      	ldr	r3, [r4, #32]
 800f956:	b11b      	cbz	r3, 800f960 <__sinit+0x14>
 800f958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f95c:	f7ff bff0 	b.w	800f940 <__sfp_lock_release>
 800f960:	4b04      	ldr	r3, [pc, #16]	@ (800f974 <__sinit+0x28>)
 800f962:	6223      	str	r3, [r4, #32]
 800f964:	4b04      	ldr	r3, [pc, #16]	@ (800f978 <__sinit+0x2c>)
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d1f5      	bne.n	800f958 <__sinit+0xc>
 800f96c:	f7ff ffc4 	bl	800f8f8 <global_stdio_init.part.0>
 800f970:	e7f2      	b.n	800f958 <__sinit+0xc>
 800f972:	bf00      	nop
 800f974:	0800f8b9 	.word	0x0800f8b9
 800f978:	200004e0 	.word	0x200004e0

0800f97c <_fwalk_sglue>:
 800f97c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f980:	4607      	mov	r7, r0
 800f982:	4688      	mov	r8, r1
 800f984:	4614      	mov	r4, r2
 800f986:	2600      	movs	r6, #0
 800f988:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f98c:	f1b9 0901 	subs.w	r9, r9, #1
 800f990:	d505      	bpl.n	800f99e <_fwalk_sglue+0x22>
 800f992:	6824      	ldr	r4, [r4, #0]
 800f994:	2c00      	cmp	r4, #0
 800f996:	d1f7      	bne.n	800f988 <_fwalk_sglue+0xc>
 800f998:	4630      	mov	r0, r6
 800f99a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f99e:	89ab      	ldrh	r3, [r5, #12]
 800f9a0:	2b01      	cmp	r3, #1
 800f9a2:	d907      	bls.n	800f9b4 <_fwalk_sglue+0x38>
 800f9a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f9a8:	3301      	adds	r3, #1
 800f9aa:	d003      	beq.n	800f9b4 <_fwalk_sglue+0x38>
 800f9ac:	4629      	mov	r1, r5
 800f9ae:	4638      	mov	r0, r7
 800f9b0:	47c0      	blx	r8
 800f9b2:	4306      	orrs	r6, r0
 800f9b4:	3568      	adds	r5, #104	@ 0x68
 800f9b6:	e7e9      	b.n	800f98c <_fwalk_sglue+0x10>

0800f9b8 <sniprintf>:
 800f9b8:	b40c      	push	{r2, r3}
 800f9ba:	4b18      	ldr	r3, [pc, #96]	@ (800fa1c <sniprintf+0x64>)
 800f9bc:	b530      	push	{r4, r5, lr}
 800f9be:	1e0c      	subs	r4, r1, #0
 800f9c0:	b09d      	sub	sp, #116	@ 0x74
 800f9c2:	681d      	ldr	r5, [r3, #0]
 800f9c4:	da08      	bge.n	800f9d8 <sniprintf+0x20>
 800f9c6:	238b      	movs	r3, #139	@ 0x8b
 800f9c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f9cc:	602b      	str	r3, [r5, #0]
 800f9ce:	b01d      	add	sp, #116	@ 0x74
 800f9d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f9d4:	b002      	add	sp, #8
 800f9d6:	4770      	bx	lr
 800f9d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f9dc:	9002      	str	r0, [sp, #8]
 800f9de:	9006      	str	r0, [sp, #24]
 800f9e0:	a902      	add	r1, sp, #8
 800f9e2:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f9e6:	bf14      	ite	ne
 800f9e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f9ec:	4623      	moveq	r3, r4
 800f9ee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f9f0:	4628      	mov	r0, r5
 800f9f2:	9304      	str	r3, [sp, #16]
 800f9f4:	9307      	str	r3, [sp, #28]
 800f9f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f9fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f9fe:	ab21      	add	r3, sp, #132	@ 0x84
 800fa00:	9301      	str	r3, [sp, #4]
 800fa02:	f002 fc1b 	bl	801223c <_svfiprintf_r>
 800fa06:	1c43      	adds	r3, r0, #1
 800fa08:	bfbc      	itt	lt
 800fa0a:	238b      	movlt	r3, #139	@ 0x8b
 800fa0c:	602b      	strlt	r3, [r5, #0]
 800fa0e:	2c00      	cmp	r4, #0
 800fa10:	d0dd      	beq.n	800f9ce <sniprintf+0x16>
 800fa12:	9b02      	ldr	r3, [sp, #8]
 800fa14:	2200      	movs	r2, #0
 800fa16:	701a      	strb	r2, [r3, #0]
 800fa18:	e7d9      	b.n	800f9ce <sniprintf+0x16>
 800fa1a:	bf00      	nop
 800fa1c:	20000018 	.word	0x20000018

0800fa20 <siprintf>:
 800fa20:	b40e      	push	{r1, r2, r3}
 800fa22:	b500      	push	{lr}
 800fa24:	b09c      	sub	sp, #112	@ 0x70
 800fa26:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fa2a:	ab1d      	add	r3, sp, #116	@ 0x74
 800fa2c:	9002      	str	r0, [sp, #8]
 800fa2e:	9006      	str	r0, [sp, #24]
 800fa30:	9107      	str	r1, [sp, #28]
 800fa32:	9104      	str	r1, [sp, #16]
 800fa34:	4808      	ldr	r0, [pc, #32]	@ (800fa58 <siprintf+0x38>)
 800fa36:	4909      	ldr	r1, [pc, #36]	@ (800fa5c <siprintf+0x3c>)
 800fa38:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa3c:	9105      	str	r1, [sp, #20]
 800fa3e:	a902      	add	r1, sp, #8
 800fa40:	6800      	ldr	r0, [r0, #0]
 800fa42:	9301      	str	r3, [sp, #4]
 800fa44:	f002 fbfa 	bl	801223c <_svfiprintf_r>
 800fa48:	9b02      	ldr	r3, [sp, #8]
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	701a      	strb	r2, [r3, #0]
 800fa4e:	b01c      	add	sp, #112	@ 0x70
 800fa50:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa54:	b003      	add	sp, #12
 800fa56:	4770      	bx	lr
 800fa58:	20000018 	.word	0x20000018
 800fa5c:	ffff0208 	.word	0xffff0208

0800fa60 <siscanf>:
 800fa60:	b40e      	push	{r1, r2, r3}
 800fa62:	b530      	push	{r4, r5, lr}
 800fa64:	b09c      	sub	sp, #112	@ 0x70
 800fa66:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800fa6a:	ac1f      	add	r4, sp, #124	@ 0x7c
 800fa6c:	f8ad 2014 	strh.w	r2, [sp, #20]
 800fa70:	9002      	str	r0, [sp, #8]
 800fa72:	f854 5b04 	ldr.w	r5, [r4], #4
 800fa76:	9006      	str	r0, [sp, #24]
 800fa78:	f7f0 fc14 	bl	80002a4 <strlen>
 800fa7c:	4b0b      	ldr	r3, [pc, #44]	@ (800faac <siscanf+0x4c>)
 800fa7e:	462a      	mov	r2, r5
 800fa80:	9003      	str	r0, [sp, #12]
 800fa82:	a902      	add	r1, sp, #8
 800fa84:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fa86:	2300      	movs	r3, #0
 800fa88:	9007      	str	r0, [sp, #28]
 800fa8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fa8c:	9314      	str	r3, [sp, #80]	@ 0x50
 800fa8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fa92:	4807      	ldr	r0, [pc, #28]	@ (800fab0 <siscanf+0x50>)
 800fa94:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fa98:	4623      	mov	r3, r4
 800fa9a:	6800      	ldr	r0, [r0, #0]
 800fa9c:	9401      	str	r4, [sp, #4]
 800fa9e:	f002 fd21 	bl	80124e4 <__ssvfiscanf_r>
 800faa2:	b01c      	add	sp, #112	@ 0x70
 800faa4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800faa8:	b003      	add	sp, #12
 800faaa:	4770      	bx	lr
 800faac:	0800fad7 	.word	0x0800fad7
 800fab0:	20000018 	.word	0x20000018

0800fab4 <__sread>:
 800fab4:	b510      	push	{r4, lr}
 800fab6:	460c      	mov	r4, r1
 800fab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fabc:	f000 f8f0 	bl	800fca0 <_read_r>
 800fac0:	2800      	cmp	r0, #0
 800fac2:	bfab      	itete	ge
 800fac4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fac6:	89a3      	ldrhlt	r3, [r4, #12]
 800fac8:	181b      	addge	r3, r3, r0
 800faca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800face:	bfac      	ite	ge
 800fad0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fad2:	81a3      	strhlt	r3, [r4, #12]
 800fad4:	bd10      	pop	{r4, pc}

0800fad6 <__seofread>:
 800fad6:	2000      	movs	r0, #0
 800fad8:	4770      	bx	lr

0800fada <__swrite>:
 800fada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fade:	461f      	mov	r7, r3
 800fae0:	898b      	ldrh	r3, [r1, #12]
 800fae2:	4605      	mov	r5, r0
 800fae4:	460c      	mov	r4, r1
 800fae6:	05db      	lsls	r3, r3, #23
 800fae8:	4616      	mov	r6, r2
 800faea:	d505      	bpl.n	800faf8 <__swrite+0x1e>
 800faec:	2302      	movs	r3, #2
 800faee:	2200      	movs	r2, #0
 800faf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800faf4:	f000 f8c2 	bl	800fc7c <_lseek_r>
 800faf8:	89a3      	ldrh	r3, [r4, #12]
 800fafa:	4632      	mov	r2, r6
 800fafc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fb00:	4628      	mov	r0, r5
 800fb02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fb06:	81a3      	strh	r3, [r4, #12]
 800fb08:	463b      	mov	r3, r7
 800fb0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb0e:	f000 b8fd 	b.w	800fd0c <_write_r>

0800fb12 <__sseek>:
 800fb12:	b510      	push	{r4, lr}
 800fb14:	460c      	mov	r4, r1
 800fb16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb1a:	f000 f8af 	bl	800fc7c <_lseek_r>
 800fb1e:	1c43      	adds	r3, r0, #1
 800fb20:	89a3      	ldrh	r3, [r4, #12]
 800fb22:	bf15      	itete	ne
 800fb24:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fb26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fb2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fb2e:	81a3      	strheq	r3, [r4, #12]
 800fb30:	bf18      	it	ne
 800fb32:	81a3      	strhne	r3, [r4, #12]
 800fb34:	bd10      	pop	{r4, pc}

0800fb36 <__sclose>:
 800fb36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb3a:	f000 b88f 	b.w	800fc5c <_close_r>

0800fb3e <_vsniprintf_r>:
 800fb3e:	b530      	push	{r4, r5, lr}
 800fb40:	4614      	mov	r4, r2
 800fb42:	b09b      	sub	sp, #108	@ 0x6c
 800fb44:	4605      	mov	r5, r0
 800fb46:	461a      	mov	r2, r3
 800fb48:	2c00      	cmp	r4, #0
 800fb4a:	da05      	bge.n	800fb58 <_vsniprintf_r+0x1a>
 800fb4c:	238b      	movs	r3, #139	@ 0x8b
 800fb4e:	6003      	str	r3, [r0, #0]
 800fb50:	f04f 30ff 	mov.w	r0, #4294967295
 800fb54:	b01b      	add	sp, #108	@ 0x6c
 800fb56:	bd30      	pop	{r4, r5, pc}
 800fb58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fb5c:	9100      	str	r1, [sp, #0]
 800fb5e:	9104      	str	r1, [sp, #16]
 800fb60:	4669      	mov	r1, sp
 800fb62:	f8ad 300c 	strh.w	r3, [sp, #12]
 800fb66:	bf14      	ite	ne
 800fb68:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fb6c:	4623      	moveq	r3, r4
 800fb6e:	9302      	str	r3, [sp, #8]
 800fb70:	9305      	str	r3, [sp, #20]
 800fb72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fb76:	f8ad 300e 	strh.w	r3, [sp, #14]
 800fb7a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800fb7c:	f002 fb5e 	bl	801223c <_svfiprintf_r>
 800fb80:	1c43      	adds	r3, r0, #1
 800fb82:	bfbc      	itt	lt
 800fb84:	238b      	movlt	r3, #139	@ 0x8b
 800fb86:	602b      	strlt	r3, [r5, #0]
 800fb88:	2c00      	cmp	r4, #0
 800fb8a:	d0e3      	beq.n	800fb54 <_vsniprintf_r+0x16>
 800fb8c:	9b00      	ldr	r3, [sp, #0]
 800fb8e:	2200      	movs	r2, #0
 800fb90:	701a      	strb	r2, [r3, #0]
 800fb92:	e7df      	b.n	800fb54 <_vsniprintf_r+0x16>

0800fb94 <vsniprintf>:
 800fb94:	b507      	push	{r0, r1, r2, lr}
 800fb96:	9300      	str	r3, [sp, #0]
 800fb98:	4613      	mov	r3, r2
 800fb9a:	460a      	mov	r2, r1
 800fb9c:	4601      	mov	r1, r0
 800fb9e:	4803      	ldr	r0, [pc, #12]	@ (800fbac <vsniprintf+0x18>)
 800fba0:	6800      	ldr	r0, [r0, #0]
 800fba2:	f7ff ffcc 	bl	800fb3e <_vsniprintf_r>
 800fba6:	b003      	add	sp, #12
 800fba8:	f85d fb04 	ldr.w	pc, [sp], #4
 800fbac:	20000018 	.word	0x20000018

0800fbb0 <memmove>:
 800fbb0:	4288      	cmp	r0, r1
 800fbb2:	b510      	push	{r4, lr}
 800fbb4:	eb01 0402 	add.w	r4, r1, r2
 800fbb8:	d902      	bls.n	800fbc0 <memmove+0x10>
 800fbba:	4284      	cmp	r4, r0
 800fbbc:	4623      	mov	r3, r4
 800fbbe:	d807      	bhi.n	800fbd0 <memmove+0x20>
 800fbc0:	1e43      	subs	r3, r0, #1
 800fbc2:	42a1      	cmp	r1, r4
 800fbc4:	d008      	beq.n	800fbd8 <memmove+0x28>
 800fbc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fbca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fbce:	e7f8      	b.n	800fbc2 <memmove+0x12>
 800fbd0:	4402      	add	r2, r0
 800fbd2:	4601      	mov	r1, r0
 800fbd4:	428a      	cmp	r2, r1
 800fbd6:	d100      	bne.n	800fbda <memmove+0x2a>
 800fbd8:	bd10      	pop	{r4, pc}
 800fbda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fbde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fbe2:	e7f7      	b.n	800fbd4 <memmove+0x24>

0800fbe4 <memset>:
 800fbe4:	4402      	add	r2, r0
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	4293      	cmp	r3, r2
 800fbea:	d100      	bne.n	800fbee <memset+0xa>
 800fbec:	4770      	bx	lr
 800fbee:	f803 1b01 	strb.w	r1, [r3], #1
 800fbf2:	e7f9      	b.n	800fbe8 <memset+0x4>

0800fbf4 <_raise_r>:
 800fbf4:	291f      	cmp	r1, #31
 800fbf6:	b538      	push	{r3, r4, r5, lr}
 800fbf8:	4605      	mov	r5, r0
 800fbfa:	460c      	mov	r4, r1
 800fbfc:	d904      	bls.n	800fc08 <_raise_r+0x14>
 800fbfe:	2316      	movs	r3, #22
 800fc00:	6003      	str	r3, [r0, #0]
 800fc02:	f04f 30ff 	mov.w	r0, #4294967295
 800fc06:	bd38      	pop	{r3, r4, r5, pc}
 800fc08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fc0a:	b112      	cbz	r2, 800fc12 <_raise_r+0x1e>
 800fc0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fc10:	b94b      	cbnz	r3, 800fc26 <_raise_r+0x32>
 800fc12:	4628      	mov	r0, r5
 800fc14:	f000 f868 	bl	800fce8 <_getpid_r>
 800fc18:	4622      	mov	r2, r4
 800fc1a:	4601      	mov	r1, r0
 800fc1c:	4628      	mov	r0, r5
 800fc1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fc22:	f000 b84f 	b.w	800fcc4 <_kill_r>
 800fc26:	2b01      	cmp	r3, #1
 800fc28:	d00a      	beq.n	800fc40 <_raise_r+0x4c>
 800fc2a:	1c59      	adds	r1, r3, #1
 800fc2c:	d103      	bne.n	800fc36 <_raise_r+0x42>
 800fc2e:	2316      	movs	r3, #22
 800fc30:	6003      	str	r3, [r0, #0]
 800fc32:	2001      	movs	r0, #1
 800fc34:	e7e7      	b.n	800fc06 <_raise_r+0x12>
 800fc36:	2100      	movs	r1, #0
 800fc38:	4620      	mov	r0, r4
 800fc3a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fc3e:	4798      	blx	r3
 800fc40:	2000      	movs	r0, #0
 800fc42:	e7e0      	b.n	800fc06 <_raise_r+0x12>

0800fc44 <raise>:
 800fc44:	4b02      	ldr	r3, [pc, #8]	@ (800fc50 <raise+0xc>)
 800fc46:	4601      	mov	r1, r0
 800fc48:	6818      	ldr	r0, [r3, #0]
 800fc4a:	f7ff bfd3 	b.w	800fbf4 <_raise_r>
 800fc4e:	bf00      	nop
 800fc50:	20000018 	.word	0x20000018

0800fc54 <_localeconv_r>:
 800fc54:	4800      	ldr	r0, [pc, #0]	@ (800fc58 <_localeconv_r+0x4>)
 800fc56:	4770      	bx	lr
 800fc58:	20000158 	.word	0x20000158

0800fc5c <_close_r>:
 800fc5c:	b538      	push	{r3, r4, r5, lr}
 800fc5e:	2300      	movs	r3, #0
 800fc60:	4d05      	ldr	r5, [pc, #20]	@ (800fc78 <_close_r+0x1c>)
 800fc62:	4604      	mov	r4, r0
 800fc64:	4608      	mov	r0, r1
 800fc66:	602b      	str	r3, [r5, #0]
 800fc68:	f7f4 f91a 	bl	8003ea0 <_close>
 800fc6c:	1c43      	adds	r3, r0, #1
 800fc6e:	d102      	bne.n	800fc76 <_close_r+0x1a>
 800fc70:	682b      	ldr	r3, [r5, #0]
 800fc72:	b103      	cbz	r3, 800fc76 <_close_r+0x1a>
 800fc74:	6023      	str	r3, [r4, #0]
 800fc76:	bd38      	pop	{r3, r4, r5, pc}
 800fc78:	200004e4 	.word	0x200004e4

0800fc7c <_lseek_r>:
 800fc7c:	b538      	push	{r3, r4, r5, lr}
 800fc7e:	4604      	mov	r4, r0
 800fc80:	4d06      	ldr	r5, [pc, #24]	@ (800fc9c <_lseek_r+0x20>)
 800fc82:	4608      	mov	r0, r1
 800fc84:	4611      	mov	r1, r2
 800fc86:	2200      	movs	r2, #0
 800fc88:	602a      	str	r2, [r5, #0]
 800fc8a:	461a      	mov	r2, r3
 800fc8c:	f7f4 f92f 	bl	8003eee <_lseek>
 800fc90:	1c43      	adds	r3, r0, #1
 800fc92:	d102      	bne.n	800fc9a <_lseek_r+0x1e>
 800fc94:	682b      	ldr	r3, [r5, #0]
 800fc96:	b103      	cbz	r3, 800fc9a <_lseek_r+0x1e>
 800fc98:	6023      	str	r3, [r4, #0]
 800fc9a:	bd38      	pop	{r3, r4, r5, pc}
 800fc9c:	200004e4 	.word	0x200004e4

0800fca0 <_read_r>:
 800fca0:	b538      	push	{r3, r4, r5, lr}
 800fca2:	4604      	mov	r4, r0
 800fca4:	4d06      	ldr	r5, [pc, #24]	@ (800fcc0 <_read_r+0x20>)
 800fca6:	4608      	mov	r0, r1
 800fca8:	4611      	mov	r1, r2
 800fcaa:	2200      	movs	r2, #0
 800fcac:	602a      	str	r2, [r5, #0]
 800fcae:	461a      	mov	r2, r3
 800fcb0:	f7f4 f8bd 	bl	8003e2e <_read>
 800fcb4:	1c43      	adds	r3, r0, #1
 800fcb6:	d102      	bne.n	800fcbe <_read_r+0x1e>
 800fcb8:	682b      	ldr	r3, [r5, #0]
 800fcba:	b103      	cbz	r3, 800fcbe <_read_r+0x1e>
 800fcbc:	6023      	str	r3, [r4, #0]
 800fcbe:	bd38      	pop	{r3, r4, r5, pc}
 800fcc0:	200004e4 	.word	0x200004e4

0800fcc4 <_kill_r>:
 800fcc4:	b538      	push	{r3, r4, r5, lr}
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	4d06      	ldr	r5, [pc, #24]	@ (800fce4 <_kill_r+0x20>)
 800fcca:	4604      	mov	r4, r0
 800fccc:	4608      	mov	r0, r1
 800fcce:	4611      	mov	r1, r2
 800fcd0:	602b      	str	r3, [r5, #0]
 800fcd2:	f7f4 f891 	bl	8003df8 <_kill>
 800fcd6:	1c43      	adds	r3, r0, #1
 800fcd8:	d102      	bne.n	800fce0 <_kill_r+0x1c>
 800fcda:	682b      	ldr	r3, [r5, #0]
 800fcdc:	b103      	cbz	r3, 800fce0 <_kill_r+0x1c>
 800fcde:	6023      	str	r3, [r4, #0]
 800fce0:	bd38      	pop	{r3, r4, r5, pc}
 800fce2:	bf00      	nop
 800fce4:	200004e4 	.word	0x200004e4

0800fce8 <_getpid_r>:
 800fce8:	f7f4 b87e 	b.w	8003de8 <_getpid>

0800fcec <_sbrk_r>:
 800fcec:	b538      	push	{r3, r4, r5, lr}
 800fcee:	2300      	movs	r3, #0
 800fcf0:	4d05      	ldr	r5, [pc, #20]	@ (800fd08 <_sbrk_r+0x1c>)
 800fcf2:	4604      	mov	r4, r0
 800fcf4:	4608      	mov	r0, r1
 800fcf6:	602b      	str	r3, [r5, #0]
 800fcf8:	f7f4 f906 	bl	8003f08 <_sbrk>
 800fcfc:	1c43      	adds	r3, r0, #1
 800fcfe:	d102      	bne.n	800fd06 <_sbrk_r+0x1a>
 800fd00:	682b      	ldr	r3, [r5, #0]
 800fd02:	b103      	cbz	r3, 800fd06 <_sbrk_r+0x1a>
 800fd04:	6023      	str	r3, [r4, #0]
 800fd06:	bd38      	pop	{r3, r4, r5, pc}
 800fd08:	200004e4 	.word	0x200004e4

0800fd0c <_write_r>:
 800fd0c:	b538      	push	{r3, r4, r5, lr}
 800fd0e:	4604      	mov	r4, r0
 800fd10:	4d06      	ldr	r5, [pc, #24]	@ (800fd2c <_write_r+0x20>)
 800fd12:	4608      	mov	r0, r1
 800fd14:	4611      	mov	r1, r2
 800fd16:	2200      	movs	r2, #0
 800fd18:	602a      	str	r2, [r5, #0]
 800fd1a:	461a      	mov	r2, r3
 800fd1c:	f7f4 f8a4 	bl	8003e68 <_write>
 800fd20:	1c43      	adds	r3, r0, #1
 800fd22:	d102      	bne.n	800fd2a <_write_r+0x1e>
 800fd24:	682b      	ldr	r3, [r5, #0]
 800fd26:	b103      	cbz	r3, 800fd2a <_write_r+0x1e>
 800fd28:	6023      	str	r3, [r4, #0]
 800fd2a:	bd38      	pop	{r3, r4, r5, pc}
 800fd2c:	200004e4 	.word	0x200004e4

0800fd30 <__errno>:
 800fd30:	4b01      	ldr	r3, [pc, #4]	@ (800fd38 <__errno+0x8>)
 800fd32:	6818      	ldr	r0, [r3, #0]
 800fd34:	4770      	bx	lr
 800fd36:	bf00      	nop
 800fd38:	20000018 	.word	0x20000018

0800fd3c <__libc_init_array>:
 800fd3c:	b570      	push	{r4, r5, r6, lr}
 800fd3e:	4d0d      	ldr	r5, [pc, #52]	@ (800fd74 <__libc_init_array+0x38>)
 800fd40:	2600      	movs	r6, #0
 800fd42:	4c0d      	ldr	r4, [pc, #52]	@ (800fd78 <__libc_init_array+0x3c>)
 800fd44:	1b64      	subs	r4, r4, r5
 800fd46:	10a4      	asrs	r4, r4, #2
 800fd48:	42a6      	cmp	r6, r4
 800fd4a:	d109      	bne.n	800fd60 <__libc_init_array+0x24>
 800fd4c:	4d0b      	ldr	r5, [pc, #44]	@ (800fd7c <__libc_init_array+0x40>)
 800fd4e:	2600      	movs	r6, #0
 800fd50:	4c0b      	ldr	r4, [pc, #44]	@ (800fd80 <__libc_init_array+0x44>)
 800fd52:	f003 fe57 	bl	8013a04 <_init>
 800fd56:	1b64      	subs	r4, r4, r5
 800fd58:	10a4      	asrs	r4, r4, #2
 800fd5a:	42a6      	cmp	r6, r4
 800fd5c:	d105      	bne.n	800fd6a <__libc_init_array+0x2e>
 800fd5e:	bd70      	pop	{r4, r5, r6, pc}
 800fd60:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd64:	3601      	adds	r6, #1
 800fd66:	4798      	blx	r3
 800fd68:	e7ee      	b.n	800fd48 <__libc_init_array+0xc>
 800fd6a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd6e:	3601      	adds	r6, #1
 800fd70:	4798      	blx	r3
 800fd72:	e7f2      	b.n	800fd5a <__libc_init_array+0x1e>
 800fd74:	080140ac 	.word	0x080140ac
 800fd78:	080140ac 	.word	0x080140ac
 800fd7c:	080140ac 	.word	0x080140ac
 800fd80:	080140b0 	.word	0x080140b0

0800fd84 <__retarget_lock_init_recursive>:
 800fd84:	4770      	bx	lr

0800fd86 <__retarget_lock_acquire_recursive>:
 800fd86:	4770      	bx	lr

0800fd88 <__retarget_lock_release_recursive>:
 800fd88:	4770      	bx	lr

0800fd8a <memchr>:
 800fd8a:	b2c9      	uxtb	r1, r1
 800fd8c:	4603      	mov	r3, r0
 800fd8e:	4402      	add	r2, r0
 800fd90:	b510      	push	{r4, lr}
 800fd92:	4293      	cmp	r3, r2
 800fd94:	4618      	mov	r0, r3
 800fd96:	d101      	bne.n	800fd9c <memchr+0x12>
 800fd98:	2000      	movs	r0, #0
 800fd9a:	e003      	b.n	800fda4 <memchr+0x1a>
 800fd9c:	7804      	ldrb	r4, [r0, #0]
 800fd9e:	3301      	adds	r3, #1
 800fda0:	428c      	cmp	r4, r1
 800fda2:	d1f6      	bne.n	800fd92 <memchr+0x8>
 800fda4:	bd10      	pop	{r4, pc}

0800fda6 <memcpy>:
 800fda6:	440a      	add	r2, r1
 800fda8:	1e43      	subs	r3, r0, #1
 800fdaa:	4291      	cmp	r1, r2
 800fdac:	d100      	bne.n	800fdb0 <memcpy+0xa>
 800fdae:	4770      	bx	lr
 800fdb0:	b510      	push	{r4, lr}
 800fdb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fdb6:	4291      	cmp	r1, r2
 800fdb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fdbc:	d1f9      	bne.n	800fdb2 <memcpy+0xc>
 800fdbe:	bd10      	pop	{r4, pc}

0800fdc0 <nanf>:
 800fdc0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fdc8 <nanf+0x8>
 800fdc4:	4770      	bx	lr
 800fdc6:	bf00      	nop
 800fdc8:	7fc00000 	.word	0x7fc00000

0800fdcc <quorem>:
 800fdcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdd0:	6903      	ldr	r3, [r0, #16]
 800fdd2:	4607      	mov	r7, r0
 800fdd4:	690c      	ldr	r4, [r1, #16]
 800fdd6:	42a3      	cmp	r3, r4
 800fdd8:	f2c0 8083 	blt.w	800fee2 <quorem+0x116>
 800fddc:	3c01      	subs	r4, #1
 800fdde:	f100 0514 	add.w	r5, r0, #20
 800fde2:	f101 0814 	add.w	r8, r1, #20
 800fde6:	00a3      	lsls	r3, r4, #2
 800fde8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fdec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fdf0:	9300      	str	r3, [sp, #0]
 800fdf2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fdf6:	9301      	str	r3, [sp, #4]
 800fdf8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fdfc:	3301      	adds	r3, #1
 800fdfe:	429a      	cmp	r2, r3
 800fe00:	fbb2 f6f3 	udiv	r6, r2, r3
 800fe04:	d331      	bcc.n	800fe6a <quorem+0x9e>
 800fe06:	f04f 0a00 	mov.w	sl, #0
 800fe0a:	46c4      	mov	ip, r8
 800fe0c:	46ae      	mov	lr, r5
 800fe0e:	46d3      	mov	fp, sl
 800fe10:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fe14:	b298      	uxth	r0, r3
 800fe16:	45e1      	cmp	r9, ip
 800fe18:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800fe1c:	fb06 a000 	mla	r0, r6, r0, sl
 800fe20:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800fe24:	b280      	uxth	r0, r0
 800fe26:	fb06 2303 	mla	r3, r6, r3, r2
 800fe2a:	f8de 2000 	ldr.w	r2, [lr]
 800fe2e:	b292      	uxth	r2, r2
 800fe30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe34:	eba2 0200 	sub.w	r2, r2, r0
 800fe38:	b29b      	uxth	r3, r3
 800fe3a:	f8de 0000 	ldr.w	r0, [lr]
 800fe3e:	445a      	add	r2, fp
 800fe40:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fe44:	b292      	uxth	r2, r2
 800fe46:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fe4a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fe4e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fe52:	f84e 2b04 	str.w	r2, [lr], #4
 800fe56:	d2db      	bcs.n	800fe10 <quorem+0x44>
 800fe58:	9b00      	ldr	r3, [sp, #0]
 800fe5a:	58eb      	ldr	r3, [r5, r3]
 800fe5c:	b92b      	cbnz	r3, 800fe6a <quorem+0x9e>
 800fe5e:	9b01      	ldr	r3, [sp, #4]
 800fe60:	3b04      	subs	r3, #4
 800fe62:	429d      	cmp	r5, r3
 800fe64:	461a      	mov	r2, r3
 800fe66:	d330      	bcc.n	800feca <quorem+0xfe>
 800fe68:	613c      	str	r4, [r7, #16]
 800fe6a:	4638      	mov	r0, r7
 800fe6c:	f001 f910 	bl	8011090 <__mcmp>
 800fe70:	2800      	cmp	r0, #0
 800fe72:	db26      	blt.n	800fec2 <quorem+0xf6>
 800fe74:	4629      	mov	r1, r5
 800fe76:	2000      	movs	r0, #0
 800fe78:	f858 2b04 	ldr.w	r2, [r8], #4
 800fe7c:	f8d1 c000 	ldr.w	ip, [r1]
 800fe80:	fa1f fe82 	uxth.w	lr, r2
 800fe84:	45c1      	cmp	r9, r8
 800fe86:	fa1f f38c 	uxth.w	r3, ip
 800fe8a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800fe8e:	eba3 030e 	sub.w	r3, r3, lr
 800fe92:	4403      	add	r3, r0
 800fe94:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fe98:	b29b      	uxth	r3, r3
 800fe9a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fe9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fea2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fea6:	f841 3b04 	str.w	r3, [r1], #4
 800feaa:	d2e5      	bcs.n	800fe78 <quorem+0xac>
 800feac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800feb0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800feb4:	b922      	cbnz	r2, 800fec0 <quorem+0xf4>
 800feb6:	3b04      	subs	r3, #4
 800feb8:	429d      	cmp	r5, r3
 800feba:	461a      	mov	r2, r3
 800febc:	d30b      	bcc.n	800fed6 <quorem+0x10a>
 800febe:	613c      	str	r4, [r7, #16]
 800fec0:	3601      	adds	r6, #1
 800fec2:	4630      	mov	r0, r6
 800fec4:	b003      	add	sp, #12
 800fec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800feca:	6812      	ldr	r2, [r2, #0]
 800fecc:	3b04      	subs	r3, #4
 800fece:	2a00      	cmp	r2, #0
 800fed0:	d1ca      	bne.n	800fe68 <quorem+0x9c>
 800fed2:	3c01      	subs	r4, #1
 800fed4:	e7c5      	b.n	800fe62 <quorem+0x96>
 800fed6:	6812      	ldr	r2, [r2, #0]
 800fed8:	3b04      	subs	r3, #4
 800feda:	2a00      	cmp	r2, #0
 800fedc:	d1ef      	bne.n	800febe <quorem+0xf2>
 800fede:	3c01      	subs	r4, #1
 800fee0:	e7ea      	b.n	800feb8 <quorem+0xec>
 800fee2:	2000      	movs	r0, #0
 800fee4:	e7ee      	b.n	800fec4 <quorem+0xf8>
	...

0800fee8 <_dtoa_r>:
 800fee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800feec:	69c7      	ldr	r7, [r0, #28]
 800feee:	b099      	sub	sp, #100	@ 0x64
 800fef0:	4683      	mov	fp, r0
 800fef2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800fef4:	9109      	str	r1, [sp, #36]	@ 0x24
 800fef6:	920e      	str	r2, [sp, #56]	@ 0x38
 800fef8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fefa:	ec55 4b10 	vmov	r4, r5, d0
 800fefe:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ff02:	b97f      	cbnz	r7, 800ff24 <_dtoa_r+0x3c>
 800ff04:	2010      	movs	r0, #16
 800ff06:	f7fe fd6b 	bl	800e9e0 <malloc>
 800ff0a:	4602      	mov	r2, r0
 800ff0c:	f8cb 001c 	str.w	r0, [fp, #28]
 800ff10:	b920      	cbnz	r0, 800ff1c <_dtoa_r+0x34>
 800ff12:	4ba7      	ldr	r3, [pc, #668]	@ (80101b0 <_dtoa_r+0x2c8>)
 800ff14:	21ef      	movs	r1, #239	@ 0xef
 800ff16:	48a7      	ldr	r0, [pc, #668]	@ (80101b4 <_dtoa_r+0x2cc>)
 800ff18:	f002 feda 	bl	8012cd0 <__assert_func>
 800ff1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ff20:	6007      	str	r7, [r0, #0]
 800ff22:	60c7      	str	r7, [r0, #12]
 800ff24:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ff28:	6819      	ldr	r1, [r3, #0]
 800ff2a:	b159      	cbz	r1, 800ff44 <_dtoa_r+0x5c>
 800ff2c:	685a      	ldr	r2, [r3, #4]
 800ff2e:	2301      	movs	r3, #1
 800ff30:	4658      	mov	r0, fp
 800ff32:	4093      	lsls	r3, r2
 800ff34:	604a      	str	r2, [r1, #4]
 800ff36:	608b      	str	r3, [r1, #8]
 800ff38:	f000 fe24 	bl	8010b84 <_Bfree>
 800ff3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ff40:	2200      	movs	r2, #0
 800ff42:	601a      	str	r2, [r3, #0]
 800ff44:	1e2b      	subs	r3, r5, #0
 800ff46:	bfb7      	itett	lt
 800ff48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ff4c:	2300      	movge	r3, #0
 800ff4e:	2201      	movlt	r2, #1
 800ff50:	9303      	strlt	r3, [sp, #12]
 800ff52:	bfa8      	it	ge
 800ff54:	6033      	strge	r3, [r6, #0]
 800ff56:	9f03      	ldr	r7, [sp, #12]
 800ff58:	4b97      	ldr	r3, [pc, #604]	@ (80101b8 <_dtoa_r+0x2d0>)
 800ff5a:	bfb8      	it	lt
 800ff5c:	6032      	strlt	r2, [r6, #0]
 800ff5e:	43bb      	bics	r3, r7
 800ff60:	d112      	bne.n	800ff88 <_dtoa_r+0xa0>
 800ff62:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ff66:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ff68:	6013      	str	r3, [r2, #0]
 800ff6a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ff6e:	4323      	orrs	r3, r4
 800ff70:	f000 854c 	beq.w	8010a0c <_dtoa_r+0xb24>
 800ff74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ff76:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80101cc <_dtoa_r+0x2e4>
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	f000 854e 	beq.w	8010a1c <_dtoa_r+0xb34>
 800ff80:	f10a 0303 	add.w	r3, sl, #3
 800ff84:	f000 bd48 	b.w	8010a18 <_dtoa_r+0xb30>
 800ff88:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ff8c:	2200      	movs	r2, #0
 800ff8e:	2300      	movs	r3, #0
 800ff90:	ec51 0b17 	vmov	r0, r1, d7
 800ff94:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ff98:	f7f0 fdb0 	bl	8000afc <__aeabi_dcmpeq>
 800ff9c:	4680      	mov	r8, r0
 800ff9e:	b158      	cbz	r0, 800ffb8 <_dtoa_r+0xd0>
 800ffa0:	2301      	movs	r3, #1
 800ffa2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ffa4:	6013      	str	r3, [r2, #0]
 800ffa6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ffa8:	b113      	cbz	r3, 800ffb0 <_dtoa_r+0xc8>
 800ffaa:	4b84      	ldr	r3, [pc, #528]	@ (80101bc <_dtoa_r+0x2d4>)
 800ffac:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ffae:	6013      	str	r3, [r2, #0]
 800ffb0:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 80101d0 <_dtoa_r+0x2e8>
 800ffb4:	f000 bd32 	b.w	8010a1c <_dtoa_r+0xb34>
 800ffb8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ffbc:	aa16      	add	r2, sp, #88	@ 0x58
 800ffbe:	a917      	add	r1, sp, #92	@ 0x5c
 800ffc0:	4658      	mov	r0, fp
 800ffc2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ffc6:	f001 f98b 	bl	80112e0 <__d2b>
 800ffca:	4681      	mov	r9, r0
 800ffcc:	2e00      	cmp	r6, #0
 800ffce:	d075      	beq.n	80100bc <_dtoa_r+0x1d4>
 800ffd0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ffd2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ffd6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800ffda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ffde:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ffe2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ffe6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ffea:	4619      	mov	r1, r3
 800ffec:	2200      	movs	r2, #0
 800ffee:	4b74      	ldr	r3, [pc, #464]	@ (80101c0 <_dtoa_r+0x2d8>)
 800fff0:	f7f0 f964 	bl	80002bc <__aeabi_dsub>
 800fff4:	a368      	add	r3, pc, #416	@ (adr r3, 8010198 <_dtoa_r+0x2b0>)
 800fff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffa:	f7f0 fb17 	bl	800062c <__aeabi_dmul>
 800fffe:	a368      	add	r3, pc, #416	@ (adr r3, 80101a0 <_dtoa_r+0x2b8>)
 8010000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010004:	f7f0 f95c 	bl	80002c0 <__adddf3>
 8010008:	4604      	mov	r4, r0
 801000a:	460d      	mov	r5, r1
 801000c:	4630      	mov	r0, r6
 801000e:	f7f0 faa3 	bl	8000558 <__aeabi_i2d>
 8010012:	a365      	add	r3, pc, #404	@ (adr r3, 80101a8 <_dtoa_r+0x2c0>)
 8010014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010018:	f7f0 fb08 	bl	800062c <__aeabi_dmul>
 801001c:	4602      	mov	r2, r0
 801001e:	460b      	mov	r3, r1
 8010020:	4620      	mov	r0, r4
 8010022:	4629      	mov	r1, r5
 8010024:	f7f0 f94c 	bl	80002c0 <__adddf3>
 8010028:	4604      	mov	r4, r0
 801002a:	460d      	mov	r5, r1
 801002c:	f7f0 fdae 	bl	8000b8c <__aeabi_d2iz>
 8010030:	2200      	movs	r2, #0
 8010032:	4607      	mov	r7, r0
 8010034:	2300      	movs	r3, #0
 8010036:	4620      	mov	r0, r4
 8010038:	4629      	mov	r1, r5
 801003a:	f7f0 fd69 	bl	8000b10 <__aeabi_dcmplt>
 801003e:	b140      	cbz	r0, 8010052 <_dtoa_r+0x16a>
 8010040:	4638      	mov	r0, r7
 8010042:	f7f0 fa89 	bl	8000558 <__aeabi_i2d>
 8010046:	4622      	mov	r2, r4
 8010048:	462b      	mov	r3, r5
 801004a:	f7f0 fd57 	bl	8000afc <__aeabi_dcmpeq>
 801004e:	b900      	cbnz	r0, 8010052 <_dtoa_r+0x16a>
 8010050:	3f01      	subs	r7, #1
 8010052:	2f16      	cmp	r7, #22
 8010054:	d851      	bhi.n	80100fa <_dtoa_r+0x212>
 8010056:	4b5b      	ldr	r3, [pc, #364]	@ (80101c4 <_dtoa_r+0x2dc>)
 8010058:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801005c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010064:	f7f0 fd54 	bl	8000b10 <__aeabi_dcmplt>
 8010068:	2800      	cmp	r0, #0
 801006a:	d048      	beq.n	80100fe <_dtoa_r+0x216>
 801006c:	3f01      	subs	r7, #1
 801006e:	2300      	movs	r3, #0
 8010070:	9312      	str	r3, [sp, #72]	@ 0x48
 8010072:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010074:	1b9b      	subs	r3, r3, r6
 8010076:	1e5a      	subs	r2, r3, #1
 8010078:	bf46      	itte	mi
 801007a:	f1c3 0801 	rsbmi	r8, r3, #1
 801007e:	2300      	movmi	r3, #0
 8010080:	f04f 0800 	movpl.w	r8, #0
 8010084:	9208      	str	r2, [sp, #32]
 8010086:	bf48      	it	mi
 8010088:	9308      	strmi	r3, [sp, #32]
 801008a:	2f00      	cmp	r7, #0
 801008c:	db39      	blt.n	8010102 <_dtoa_r+0x21a>
 801008e:	9b08      	ldr	r3, [sp, #32]
 8010090:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010092:	443b      	add	r3, r7
 8010094:	9308      	str	r3, [sp, #32]
 8010096:	2300      	movs	r3, #0
 8010098:	930a      	str	r3, [sp, #40]	@ 0x28
 801009a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801009c:	2b09      	cmp	r3, #9
 801009e:	d864      	bhi.n	801016a <_dtoa_r+0x282>
 80100a0:	2b05      	cmp	r3, #5
 80100a2:	bfc5      	ittet	gt
 80100a4:	3b04      	subgt	r3, #4
 80100a6:	2400      	movgt	r4, #0
 80100a8:	2401      	movle	r4, #1
 80100aa:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80100ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80100ae:	3b02      	subs	r3, #2
 80100b0:	2b03      	cmp	r3, #3
 80100b2:	d865      	bhi.n	8010180 <_dtoa_r+0x298>
 80100b4:	e8df f003 	tbb	[pc, r3]
 80100b8:	5737392c 	.word	0x5737392c
 80100bc:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80100c0:	441e      	add	r6, r3
 80100c2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80100c6:	2b20      	cmp	r3, #32
 80100c8:	bfc9      	itett	gt
 80100ca:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80100ce:	f1c3 0320 	rsble	r3, r3, #32
 80100d2:	409f      	lslgt	r7, r3
 80100d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80100d8:	bfd8      	it	le
 80100da:	fa04 f003 	lslle.w	r0, r4, r3
 80100de:	f106 36ff 	add.w	r6, r6, #4294967295
 80100e2:	bfc4      	itt	gt
 80100e4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80100e8:	ea47 0003 	orrgt.w	r0, r7, r3
 80100ec:	f7f0 fa24 	bl	8000538 <__aeabi_ui2d>
 80100f0:	2201      	movs	r2, #1
 80100f2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80100f6:	9214      	str	r2, [sp, #80]	@ 0x50
 80100f8:	e777      	b.n	800ffea <_dtoa_r+0x102>
 80100fa:	2301      	movs	r3, #1
 80100fc:	e7b8      	b.n	8010070 <_dtoa_r+0x188>
 80100fe:	9012      	str	r0, [sp, #72]	@ 0x48
 8010100:	e7b7      	b.n	8010072 <_dtoa_r+0x18a>
 8010102:	427b      	negs	r3, r7
 8010104:	eba8 0807 	sub.w	r8, r8, r7
 8010108:	930a      	str	r3, [sp, #40]	@ 0x28
 801010a:	2300      	movs	r3, #0
 801010c:	930f      	str	r3, [sp, #60]	@ 0x3c
 801010e:	e7c4      	b.n	801009a <_dtoa_r+0x1b2>
 8010110:	2300      	movs	r3, #0
 8010112:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010114:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010116:	2b00      	cmp	r3, #0
 8010118:	dc35      	bgt.n	8010186 <_dtoa_r+0x29e>
 801011a:	2301      	movs	r3, #1
 801011c:	461a      	mov	r2, r3
 801011e:	9300      	str	r3, [sp, #0]
 8010120:	9307      	str	r3, [sp, #28]
 8010122:	920e      	str	r2, [sp, #56]	@ 0x38
 8010124:	e00b      	b.n	801013e <_dtoa_r+0x256>
 8010126:	2301      	movs	r3, #1
 8010128:	e7f3      	b.n	8010112 <_dtoa_r+0x22a>
 801012a:	2300      	movs	r3, #0
 801012c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801012e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010130:	18fb      	adds	r3, r7, r3
 8010132:	9300      	str	r3, [sp, #0]
 8010134:	3301      	adds	r3, #1
 8010136:	2b01      	cmp	r3, #1
 8010138:	9307      	str	r3, [sp, #28]
 801013a:	bfb8      	it	lt
 801013c:	2301      	movlt	r3, #1
 801013e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8010142:	2100      	movs	r1, #0
 8010144:	2204      	movs	r2, #4
 8010146:	f102 0514 	add.w	r5, r2, #20
 801014a:	429d      	cmp	r5, r3
 801014c:	d91f      	bls.n	801018e <_dtoa_r+0x2a6>
 801014e:	6041      	str	r1, [r0, #4]
 8010150:	4658      	mov	r0, fp
 8010152:	f000 fcd7 	bl	8010b04 <_Balloc>
 8010156:	4682      	mov	sl, r0
 8010158:	2800      	cmp	r0, #0
 801015a:	d13b      	bne.n	80101d4 <_dtoa_r+0x2ec>
 801015c:	4b1a      	ldr	r3, [pc, #104]	@ (80101c8 <_dtoa_r+0x2e0>)
 801015e:	4602      	mov	r2, r0
 8010160:	f240 11af 	movw	r1, #431	@ 0x1af
 8010164:	e6d7      	b.n	800ff16 <_dtoa_r+0x2e>
 8010166:	2301      	movs	r3, #1
 8010168:	e7e0      	b.n	801012c <_dtoa_r+0x244>
 801016a:	2401      	movs	r4, #1
 801016c:	2300      	movs	r3, #0
 801016e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010170:	9309      	str	r3, [sp, #36]	@ 0x24
 8010172:	f04f 33ff 	mov.w	r3, #4294967295
 8010176:	2200      	movs	r2, #0
 8010178:	9300      	str	r3, [sp, #0]
 801017a:	9307      	str	r3, [sp, #28]
 801017c:	2312      	movs	r3, #18
 801017e:	e7d0      	b.n	8010122 <_dtoa_r+0x23a>
 8010180:	2301      	movs	r3, #1
 8010182:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010184:	e7f5      	b.n	8010172 <_dtoa_r+0x28a>
 8010186:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010188:	9300      	str	r3, [sp, #0]
 801018a:	9307      	str	r3, [sp, #28]
 801018c:	e7d7      	b.n	801013e <_dtoa_r+0x256>
 801018e:	3101      	adds	r1, #1
 8010190:	0052      	lsls	r2, r2, #1
 8010192:	e7d8      	b.n	8010146 <_dtoa_r+0x25e>
 8010194:	f3af 8000 	nop.w
 8010198:	636f4361 	.word	0x636f4361
 801019c:	3fd287a7 	.word	0x3fd287a7
 80101a0:	8b60c8b3 	.word	0x8b60c8b3
 80101a4:	3fc68a28 	.word	0x3fc68a28
 80101a8:	509f79fb 	.word	0x509f79fb
 80101ac:	3fd34413 	.word	0x3fd34413
 80101b0:	08013c9c 	.word	0x08013c9c
 80101b4:	08013cb3 	.word	0x08013cb3
 80101b8:	7ff00000 	.word	0x7ff00000
 80101bc:	08013ff9 	.word	0x08013ff9
 80101c0:	3ff80000 	.word	0x3ff80000
 80101c4:	08013db0 	.word	0x08013db0
 80101c8:	08013d0b 	.word	0x08013d0b
 80101cc:	08013c98 	.word	0x08013c98
 80101d0:	08013ff8 	.word	0x08013ff8
 80101d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80101d8:	6018      	str	r0, [r3, #0]
 80101da:	9b07      	ldr	r3, [sp, #28]
 80101dc:	2b0e      	cmp	r3, #14
 80101de:	f200 80a4 	bhi.w	801032a <_dtoa_r+0x442>
 80101e2:	2c00      	cmp	r4, #0
 80101e4:	f000 80a1 	beq.w	801032a <_dtoa_r+0x442>
 80101e8:	2f00      	cmp	r7, #0
 80101ea:	dd33      	ble.n	8010254 <_dtoa_r+0x36c>
 80101ec:	f007 020f 	and.w	r2, r7, #15
 80101f0:	4bac      	ldr	r3, [pc, #688]	@ (80104a4 <_dtoa_r+0x5bc>)
 80101f2:	05f8      	lsls	r0, r7, #23
 80101f4:	ea4f 1427 	mov.w	r4, r7, asr #4
 80101f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80101fc:	ed93 7b00 	vldr	d7, [r3]
 8010200:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010204:	d516      	bpl.n	8010234 <_dtoa_r+0x34c>
 8010206:	4ba8      	ldr	r3, [pc, #672]	@ (80104a8 <_dtoa_r+0x5c0>)
 8010208:	f004 040f 	and.w	r4, r4, #15
 801020c:	2603      	movs	r6, #3
 801020e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010212:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010216:	f7f0 fb33 	bl	8000880 <__aeabi_ddiv>
 801021a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801021e:	4da2      	ldr	r5, [pc, #648]	@ (80104a8 <_dtoa_r+0x5c0>)
 8010220:	b954      	cbnz	r4, 8010238 <_dtoa_r+0x350>
 8010222:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010226:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801022a:	f7f0 fb29 	bl	8000880 <__aeabi_ddiv>
 801022e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010232:	e028      	b.n	8010286 <_dtoa_r+0x39e>
 8010234:	2602      	movs	r6, #2
 8010236:	e7f2      	b.n	801021e <_dtoa_r+0x336>
 8010238:	07e1      	lsls	r1, r4, #31
 801023a:	d508      	bpl.n	801024e <_dtoa_r+0x366>
 801023c:	3601      	adds	r6, #1
 801023e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010242:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010246:	f7f0 f9f1 	bl	800062c <__aeabi_dmul>
 801024a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801024e:	1064      	asrs	r4, r4, #1
 8010250:	3508      	adds	r5, #8
 8010252:	e7e5      	b.n	8010220 <_dtoa_r+0x338>
 8010254:	f000 80d2 	beq.w	80103fc <_dtoa_r+0x514>
 8010258:	427c      	negs	r4, r7
 801025a:	4b92      	ldr	r3, [pc, #584]	@ (80104a4 <_dtoa_r+0x5bc>)
 801025c:	4d92      	ldr	r5, [pc, #584]	@ (80104a8 <_dtoa_r+0x5c0>)
 801025e:	2602      	movs	r6, #2
 8010260:	f004 020f 	and.w	r2, r4, #15
 8010264:	1124      	asrs	r4, r4, #4
 8010266:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801026a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801026e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010272:	f7f0 f9db 	bl	800062c <__aeabi_dmul>
 8010276:	2300      	movs	r3, #0
 8010278:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801027c:	2c00      	cmp	r4, #0
 801027e:	f040 80b2 	bne.w	80103e6 <_dtoa_r+0x4fe>
 8010282:	2b00      	cmp	r3, #0
 8010284:	d1d3      	bne.n	801022e <_dtoa_r+0x346>
 8010286:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010288:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801028c:	2b00      	cmp	r3, #0
 801028e:	f000 80b7 	beq.w	8010400 <_dtoa_r+0x518>
 8010292:	2200      	movs	r2, #0
 8010294:	4b85      	ldr	r3, [pc, #532]	@ (80104ac <_dtoa_r+0x5c4>)
 8010296:	4620      	mov	r0, r4
 8010298:	4629      	mov	r1, r5
 801029a:	f7f0 fc39 	bl	8000b10 <__aeabi_dcmplt>
 801029e:	2800      	cmp	r0, #0
 80102a0:	f000 80ae 	beq.w	8010400 <_dtoa_r+0x518>
 80102a4:	9b07      	ldr	r3, [sp, #28]
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	f000 80aa 	beq.w	8010400 <_dtoa_r+0x518>
 80102ac:	9b00      	ldr	r3, [sp, #0]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	dd37      	ble.n	8010322 <_dtoa_r+0x43a>
 80102b2:	1e7b      	subs	r3, r7, #1
 80102b4:	4620      	mov	r0, r4
 80102b6:	2200      	movs	r2, #0
 80102b8:	4629      	mov	r1, r5
 80102ba:	9304      	str	r3, [sp, #16]
 80102bc:	3601      	adds	r6, #1
 80102be:	4b7c      	ldr	r3, [pc, #496]	@ (80104b0 <_dtoa_r+0x5c8>)
 80102c0:	f7f0 f9b4 	bl	800062c <__aeabi_dmul>
 80102c4:	9c00      	ldr	r4, [sp, #0]
 80102c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80102ca:	4630      	mov	r0, r6
 80102cc:	f7f0 f944 	bl	8000558 <__aeabi_i2d>
 80102d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102d4:	f7f0 f9aa 	bl	800062c <__aeabi_dmul>
 80102d8:	2200      	movs	r2, #0
 80102da:	4b76      	ldr	r3, [pc, #472]	@ (80104b4 <_dtoa_r+0x5cc>)
 80102dc:	f7ef fff0 	bl	80002c0 <__adddf3>
 80102e0:	4605      	mov	r5, r0
 80102e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80102e6:	2c00      	cmp	r4, #0
 80102e8:	f040 808d 	bne.w	8010406 <_dtoa_r+0x51e>
 80102ec:	2200      	movs	r2, #0
 80102ee:	4b72      	ldr	r3, [pc, #456]	@ (80104b8 <_dtoa_r+0x5d0>)
 80102f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102f4:	f7ef ffe2 	bl	80002bc <__aeabi_dsub>
 80102f8:	4602      	mov	r2, r0
 80102fa:	460b      	mov	r3, r1
 80102fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010300:	462a      	mov	r2, r5
 8010302:	4633      	mov	r3, r6
 8010304:	f7f0 fc22 	bl	8000b4c <__aeabi_dcmpgt>
 8010308:	2800      	cmp	r0, #0
 801030a:	f040 828b 	bne.w	8010824 <_dtoa_r+0x93c>
 801030e:	462a      	mov	r2, r5
 8010310:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010314:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010318:	f7f0 fbfa 	bl	8000b10 <__aeabi_dcmplt>
 801031c:	2800      	cmp	r0, #0
 801031e:	f040 8128 	bne.w	8010572 <_dtoa_r+0x68a>
 8010322:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8010326:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801032a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801032c:	2b00      	cmp	r3, #0
 801032e:	f2c0 815a 	blt.w	80105e6 <_dtoa_r+0x6fe>
 8010332:	2f0e      	cmp	r7, #14
 8010334:	f300 8157 	bgt.w	80105e6 <_dtoa_r+0x6fe>
 8010338:	4b5a      	ldr	r3, [pc, #360]	@ (80104a4 <_dtoa_r+0x5bc>)
 801033a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801033e:	ed93 7b00 	vldr	d7, [r3]
 8010342:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010344:	2b00      	cmp	r3, #0
 8010346:	ed8d 7b00 	vstr	d7, [sp]
 801034a:	da03      	bge.n	8010354 <_dtoa_r+0x46c>
 801034c:	9b07      	ldr	r3, [sp, #28]
 801034e:	2b00      	cmp	r3, #0
 8010350:	f340 8101 	ble.w	8010556 <_dtoa_r+0x66e>
 8010354:	4656      	mov	r6, sl
 8010356:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801035a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801035e:	4620      	mov	r0, r4
 8010360:	4629      	mov	r1, r5
 8010362:	f7f0 fa8d 	bl	8000880 <__aeabi_ddiv>
 8010366:	f7f0 fc11 	bl	8000b8c <__aeabi_d2iz>
 801036a:	4680      	mov	r8, r0
 801036c:	f7f0 f8f4 	bl	8000558 <__aeabi_i2d>
 8010370:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010374:	f7f0 f95a 	bl	800062c <__aeabi_dmul>
 8010378:	4602      	mov	r2, r0
 801037a:	4620      	mov	r0, r4
 801037c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010380:	460b      	mov	r3, r1
 8010382:	4629      	mov	r1, r5
 8010384:	f7ef ff9a 	bl	80002bc <__aeabi_dsub>
 8010388:	9d07      	ldr	r5, [sp, #28]
 801038a:	f806 4b01 	strb.w	r4, [r6], #1
 801038e:	eba6 040a 	sub.w	r4, r6, sl
 8010392:	4602      	mov	r2, r0
 8010394:	460b      	mov	r3, r1
 8010396:	42a5      	cmp	r5, r4
 8010398:	f040 8117 	bne.w	80105ca <_dtoa_r+0x6e2>
 801039c:	f7ef ff90 	bl	80002c0 <__adddf3>
 80103a0:	4604      	mov	r4, r0
 80103a2:	460d      	mov	r5, r1
 80103a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80103a8:	f7f0 fbd0 	bl	8000b4c <__aeabi_dcmpgt>
 80103ac:	2800      	cmp	r0, #0
 80103ae:	f040 80f9 	bne.w	80105a4 <_dtoa_r+0x6bc>
 80103b2:	4620      	mov	r0, r4
 80103b4:	4629      	mov	r1, r5
 80103b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80103ba:	f7f0 fb9f 	bl	8000afc <__aeabi_dcmpeq>
 80103be:	b118      	cbz	r0, 80103c8 <_dtoa_r+0x4e0>
 80103c0:	f018 0f01 	tst.w	r8, #1
 80103c4:	f040 80ee 	bne.w	80105a4 <_dtoa_r+0x6bc>
 80103c8:	4649      	mov	r1, r9
 80103ca:	4658      	mov	r0, fp
 80103cc:	f000 fbda 	bl	8010b84 <_Bfree>
 80103d0:	2300      	movs	r3, #0
 80103d2:	3701      	adds	r7, #1
 80103d4:	7033      	strb	r3, [r6, #0]
 80103d6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80103d8:	601f      	str	r7, [r3, #0]
 80103da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80103dc:	2b00      	cmp	r3, #0
 80103de:	f000 831d 	beq.w	8010a1c <_dtoa_r+0xb34>
 80103e2:	601e      	str	r6, [r3, #0]
 80103e4:	e31a      	b.n	8010a1c <_dtoa_r+0xb34>
 80103e6:	07e2      	lsls	r2, r4, #31
 80103e8:	d505      	bpl.n	80103f6 <_dtoa_r+0x50e>
 80103ea:	3601      	adds	r6, #1
 80103ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80103f0:	f7f0 f91c 	bl	800062c <__aeabi_dmul>
 80103f4:	2301      	movs	r3, #1
 80103f6:	1064      	asrs	r4, r4, #1
 80103f8:	3508      	adds	r5, #8
 80103fa:	e73f      	b.n	801027c <_dtoa_r+0x394>
 80103fc:	2602      	movs	r6, #2
 80103fe:	e742      	b.n	8010286 <_dtoa_r+0x39e>
 8010400:	9c07      	ldr	r4, [sp, #28]
 8010402:	9704      	str	r7, [sp, #16]
 8010404:	e761      	b.n	80102ca <_dtoa_r+0x3e2>
 8010406:	4b27      	ldr	r3, [pc, #156]	@ (80104a4 <_dtoa_r+0x5bc>)
 8010408:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801040a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801040e:	4454      	add	r4, sl
 8010410:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010414:	2900      	cmp	r1, #0
 8010416:	d053      	beq.n	80104c0 <_dtoa_r+0x5d8>
 8010418:	2000      	movs	r0, #0
 801041a:	4928      	ldr	r1, [pc, #160]	@ (80104bc <_dtoa_r+0x5d4>)
 801041c:	f7f0 fa30 	bl	8000880 <__aeabi_ddiv>
 8010420:	4633      	mov	r3, r6
 8010422:	4656      	mov	r6, sl
 8010424:	462a      	mov	r2, r5
 8010426:	f7ef ff49 	bl	80002bc <__aeabi_dsub>
 801042a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801042e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010432:	f7f0 fbab 	bl	8000b8c <__aeabi_d2iz>
 8010436:	4605      	mov	r5, r0
 8010438:	f7f0 f88e 	bl	8000558 <__aeabi_i2d>
 801043c:	4602      	mov	r2, r0
 801043e:	460b      	mov	r3, r1
 8010440:	3530      	adds	r5, #48	@ 0x30
 8010442:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010446:	f7ef ff39 	bl	80002bc <__aeabi_dsub>
 801044a:	4602      	mov	r2, r0
 801044c:	460b      	mov	r3, r1
 801044e:	f806 5b01 	strb.w	r5, [r6], #1
 8010452:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010456:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801045a:	f7f0 fb59 	bl	8000b10 <__aeabi_dcmplt>
 801045e:	2800      	cmp	r0, #0
 8010460:	d171      	bne.n	8010546 <_dtoa_r+0x65e>
 8010462:	2000      	movs	r0, #0
 8010464:	4911      	ldr	r1, [pc, #68]	@ (80104ac <_dtoa_r+0x5c4>)
 8010466:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801046a:	f7ef ff27 	bl	80002bc <__aeabi_dsub>
 801046e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010472:	f7f0 fb4d 	bl	8000b10 <__aeabi_dcmplt>
 8010476:	2800      	cmp	r0, #0
 8010478:	f040 8095 	bne.w	80105a6 <_dtoa_r+0x6be>
 801047c:	42a6      	cmp	r6, r4
 801047e:	f43f af50 	beq.w	8010322 <_dtoa_r+0x43a>
 8010482:	2200      	movs	r2, #0
 8010484:	4b0a      	ldr	r3, [pc, #40]	@ (80104b0 <_dtoa_r+0x5c8>)
 8010486:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801048a:	f7f0 f8cf 	bl	800062c <__aeabi_dmul>
 801048e:	2200      	movs	r2, #0
 8010490:	4b07      	ldr	r3, [pc, #28]	@ (80104b0 <_dtoa_r+0x5c8>)
 8010492:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010496:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801049a:	f7f0 f8c7 	bl	800062c <__aeabi_dmul>
 801049e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80104a2:	e7c4      	b.n	801042e <_dtoa_r+0x546>
 80104a4:	08013db0 	.word	0x08013db0
 80104a8:	08013d88 	.word	0x08013d88
 80104ac:	3ff00000 	.word	0x3ff00000
 80104b0:	40240000 	.word	0x40240000
 80104b4:	401c0000 	.word	0x401c0000
 80104b8:	40140000 	.word	0x40140000
 80104bc:	3fe00000 	.word	0x3fe00000
 80104c0:	4631      	mov	r1, r6
 80104c2:	4656      	mov	r6, sl
 80104c4:	4628      	mov	r0, r5
 80104c6:	f7f0 f8b1 	bl	800062c <__aeabi_dmul>
 80104ca:	9415      	str	r4, [sp, #84]	@ 0x54
 80104cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80104d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80104d4:	f7f0 fb5a 	bl	8000b8c <__aeabi_d2iz>
 80104d8:	4605      	mov	r5, r0
 80104da:	f7f0 f83d 	bl	8000558 <__aeabi_i2d>
 80104de:	4602      	mov	r2, r0
 80104e0:	3530      	adds	r5, #48	@ 0x30
 80104e2:	460b      	mov	r3, r1
 80104e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80104e8:	f7ef fee8 	bl	80002bc <__aeabi_dsub>
 80104ec:	f806 5b01 	strb.w	r5, [r6], #1
 80104f0:	4602      	mov	r2, r0
 80104f2:	460b      	mov	r3, r1
 80104f4:	42a6      	cmp	r6, r4
 80104f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80104fa:	f04f 0200 	mov.w	r2, #0
 80104fe:	d124      	bne.n	801054a <_dtoa_r+0x662>
 8010500:	4bac      	ldr	r3, [pc, #688]	@ (80107b4 <_dtoa_r+0x8cc>)
 8010502:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010506:	f7ef fedb 	bl	80002c0 <__adddf3>
 801050a:	4602      	mov	r2, r0
 801050c:	460b      	mov	r3, r1
 801050e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010512:	f7f0 fb1b 	bl	8000b4c <__aeabi_dcmpgt>
 8010516:	2800      	cmp	r0, #0
 8010518:	d145      	bne.n	80105a6 <_dtoa_r+0x6be>
 801051a:	2000      	movs	r0, #0
 801051c:	49a5      	ldr	r1, [pc, #660]	@ (80107b4 <_dtoa_r+0x8cc>)
 801051e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010522:	f7ef fecb 	bl	80002bc <__aeabi_dsub>
 8010526:	4602      	mov	r2, r0
 8010528:	460b      	mov	r3, r1
 801052a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801052e:	f7f0 faef 	bl	8000b10 <__aeabi_dcmplt>
 8010532:	2800      	cmp	r0, #0
 8010534:	f43f aef5 	beq.w	8010322 <_dtoa_r+0x43a>
 8010538:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801053a:	1e73      	subs	r3, r6, #1
 801053c:	9315      	str	r3, [sp, #84]	@ 0x54
 801053e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010542:	2b30      	cmp	r3, #48	@ 0x30
 8010544:	d0f8      	beq.n	8010538 <_dtoa_r+0x650>
 8010546:	9f04      	ldr	r7, [sp, #16]
 8010548:	e73e      	b.n	80103c8 <_dtoa_r+0x4e0>
 801054a:	4b9b      	ldr	r3, [pc, #620]	@ (80107b8 <_dtoa_r+0x8d0>)
 801054c:	f7f0 f86e 	bl	800062c <__aeabi_dmul>
 8010550:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010554:	e7bc      	b.n	80104d0 <_dtoa_r+0x5e8>
 8010556:	d10c      	bne.n	8010572 <_dtoa_r+0x68a>
 8010558:	2200      	movs	r2, #0
 801055a:	4b98      	ldr	r3, [pc, #608]	@ (80107bc <_dtoa_r+0x8d4>)
 801055c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010560:	f7f0 f864 	bl	800062c <__aeabi_dmul>
 8010564:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010568:	f7f0 fae6 	bl	8000b38 <__aeabi_dcmpge>
 801056c:	2800      	cmp	r0, #0
 801056e:	f000 8157 	beq.w	8010820 <_dtoa_r+0x938>
 8010572:	2400      	movs	r4, #0
 8010574:	4625      	mov	r5, r4
 8010576:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010578:	4656      	mov	r6, sl
 801057a:	43db      	mvns	r3, r3
 801057c:	9304      	str	r3, [sp, #16]
 801057e:	2700      	movs	r7, #0
 8010580:	4621      	mov	r1, r4
 8010582:	4658      	mov	r0, fp
 8010584:	f000 fafe 	bl	8010b84 <_Bfree>
 8010588:	2d00      	cmp	r5, #0
 801058a:	d0dc      	beq.n	8010546 <_dtoa_r+0x65e>
 801058c:	b12f      	cbz	r7, 801059a <_dtoa_r+0x6b2>
 801058e:	42af      	cmp	r7, r5
 8010590:	d003      	beq.n	801059a <_dtoa_r+0x6b2>
 8010592:	4639      	mov	r1, r7
 8010594:	4658      	mov	r0, fp
 8010596:	f000 faf5 	bl	8010b84 <_Bfree>
 801059a:	4629      	mov	r1, r5
 801059c:	4658      	mov	r0, fp
 801059e:	f000 faf1 	bl	8010b84 <_Bfree>
 80105a2:	e7d0      	b.n	8010546 <_dtoa_r+0x65e>
 80105a4:	9704      	str	r7, [sp, #16]
 80105a6:	4633      	mov	r3, r6
 80105a8:	461e      	mov	r6, r3
 80105aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80105ae:	2a39      	cmp	r2, #57	@ 0x39
 80105b0:	d107      	bne.n	80105c2 <_dtoa_r+0x6da>
 80105b2:	459a      	cmp	sl, r3
 80105b4:	d1f8      	bne.n	80105a8 <_dtoa_r+0x6c0>
 80105b6:	9a04      	ldr	r2, [sp, #16]
 80105b8:	3201      	adds	r2, #1
 80105ba:	9204      	str	r2, [sp, #16]
 80105bc:	2230      	movs	r2, #48	@ 0x30
 80105be:	f88a 2000 	strb.w	r2, [sl]
 80105c2:	781a      	ldrb	r2, [r3, #0]
 80105c4:	3201      	adds	r2, #1
 80105c6:	701a      	strb	r2, [r3, #0]
 80105c8:	e7bd      	b.n	8010546 <_dtoa_r+0x65e>
 80105ca:	2200      	movs	r2, #0
 80105cc:	4b7a      	ldr	r3, [pc, #488]	@ (80107b8 <_dtoa_r+0x8d0>)
 80105ce:	f7f0 f82d 	bl	800062c <__aeabi_dmul>
 80105d2:	2200      	movs	r2, #0
 80105d4:	2300      	movs	r3, #0
 80105d6:	4604      	mov	r4, r0
 80105d8:	460d      	mov	r5, r1
 80105da:	f7f0 fa8f 	bl	8000afc <__aeabi_dcmpeq>
 80105de:	2800      	cmp	r0, #0
 80105e0:	f43f aebb 	beq.w	801035a <_dtoa_r+0x472>
 80105e4:	e6f0      	b.n	80103c8 <_dtoa_r+0x4e0>
 80105e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80105e8:	2a00      	cmp	r2, #0
 80105ea:	f000 80db 	beq.w	80107a4 <_dtoa_r+0x8bc>
 80105ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80105f0:	2a01      	cmp	r2, #1
 80105f2:	f300 80bf 	bgt.w	8010774 <_dtoa_r+0x88c>
 80105f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80105f8:	2a00      	cmp	r2, #0
 80105fa:	f000 80b7 	beq.w	801076c <_dtoa_r+0x884>
 80105fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010602:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010604:	4646      	mov	r6, r8
 8010606:	9a08      	ldr	r2, [sp, #32]
 8010608:	2101      	movs	r1, #1
 801060a:	4658      	mov	r0, fp
 801060c:	4498      	add	r8, r3
 801060e:	441a      	add	r2, r3
 8010610:	9208      	str	r2, [sp, #32]
 8010612:	f000 fbb7 	bl	8010d84 <__i2b>
 8010616:	4605      	mov	r5, r0
 8010618:	b15e      	cbz	r6, 8010632 <_dtoa_r+0x74a>
 801061a:	9b08      	ldr	r3, [sp, #32]
 801061c:	2b00      	cmp	r3, #0
 801061e:	dd08      	ble.n	8010632 <_dtoa_r+0x74a>
 8010620:	42b3      	cmp	r3, r6
 8010622:	9a08      	ldr	r2, [sp, #32]
 8010624:	bfa8      	it	ge
 8010626:	4633      	movge	r3, r6
 8010628:	eba8 0803 	sub.w	r8, r8, r3
 801062c:	1af6      	subs	r6, r6, r3
 801062e:	1ad3      	subs	r3, r2, r3
 8010630:	9308      	str	r3, [sp, #32]
 8010632:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010634:	b1f3      	cbz	r3, 8010674 <_dtoa_r+0x78c>
 8010636:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010638:	2b00      	cmp	r3, #0
 801063a:	f000 80b7 	beq.w	80107ac <_dtoa_r+0x8c4>
 801063e:	b18c      	cbz	r4, 8010664 <_dtoa_r+0x77c>
 8010640:	4629      	mov	r1, r5
 8010642:	4622      	mov	r2, r4
 8010644:	4658      	mov	r0, fp
 8010646:	f000 fc5d 	bl	8010f04 <__pow5mult>
 801064a:	464a      	mov	r2, r9
 801064c:	4601      	mov	r1, r0
 801064e:	4605      	mov	r5, r0
 8010650:	4658      	mov	r0, fp
 8010652:	f000 fbad 	bl	8010db0 <__multiply>
 8010656:	4649      	mov	r1, r9
 8010658:	9004      	str	r0, [sp, #16]
 801065a:	4658      	mov	r0, fp
 801065c:	f000 fa92 	bl	8010b84 <_Bfree>
 8010660:	9b04      	ldr	r3, [sp, #16]
 8010662:	4699      	mov	r9, r3
 8010664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010666:	1b1a      	subs	r2, r3, r4
 8010668:	d004      	beq.n	8010674 <_dtoa_r+0x78c>
 801066a:	4649      	mov	r1, r9
 801066c:	4658      	mov	r0, fp
 801066e:	f000 fc49 	bl	8010f04 <__pow5mult>
 8010672:	4681      	mov	r9, r0
 8010674:	2101      	movs	r1, #1
 8010676:	4658      	mov	r0, fp
 8010678:	f000 fb84 	bl	8010d84 <__i2b>
 801067c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801067e:	4604      	mov	r4, r0
 8010680:	2b00      	cmp	r3, #0
 8010682:	f000 81cf 	beq.w	8010a24 <_dtoa_r+0xb3c>
 8010686:	461a      	mov	r2, r3
 8010688:	4601      	mov	r1, r0
 801068a:	4658      	mov	r0, fp
 801068c:	f000 fc3a 	bl	8010f04 <__pow5mult>
 8010690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010692:	4604      	mov	r4, r0
 8010694:	2b01      	cmp	r3, #1
 8010696:	f300 8095 	bgt.w	80107c4 <_dtoa_r+0x8dc>
 801069a:	9b02      	ldr	r3, [sp, #8]
 801069c:	2b00      	cmp	r3, #0
 801069e:	f040 8087 	bne.w	80107b0 <_dtoa_r+0x8c8>
 80106a2:	9b03      	ldr	r3, [sp, #12]
 80106a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	f040 8089 	bne.w	80107c0 <_dtoa_r+0x8d8>
 80106ae:	9b03      	ldr	r3, [sp, #12]
 80106b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80106b4:	0d1b      	lsrs	r3, r3, #20
 80106b6:	051b      	lsls	r3, r3, #20
 80106b8:	b12b      	cbz	r3, 80106c6 <_dtoa_r+0x7de>
 80106ba:	9b08      	ldr	r3, [sp, #32]
 80106bc:	f108 0801 	add.w	r8, r8, #1
 80106c0:	3301      	adds	r3, #1
 80106c2:	9308      	str	r3, [sp, #32]
 80106c4:	2301      	movs	r3, #1
 80106c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80106c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	f000 81b0 	beq.w	8010a30 <_dtoa_r+0xb48>
 80106d0:	6923      	ldr	r3, [r4, #16]
 80106d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80106d6:	6918      	ldr	r0, [r3, #16]
 80106d8:	f000 fb08 	bl	8010cec <__hi0bits>
 80106dc:	f1c0 0020 	rsb	r0, r0, #32
 80106e0:	9b08      	ldr	r3, [sp, #32]
 80106e2:	4418      	add	r0, r3
 80106e4:	f010 001f 	ands.w	r0, r0, #31
 80106e8:	d077      	beq.n	80107da <_dtoa_r+0x8f2>
 80106ea:	f1c0 0320 	rsb	r3, r0, #32
 80106ee:	2b04      	cmp	r3, #4
 80106f0:	dd6b      	ble.n	80107ca <_dtoa_r+0x8e2>
 80106f2:	f1c0 001c 	rsb	r0, r0, #28
 80106f6:	9b08      	ldr	r3, [sp, #32]
 80106f8:	4480      	add	r8, r0
 80106fa:	4403      	add	r3, r0
 80106fc:	4406      	add	r6, r0
 80106fe:	9308      	str	r3, [sp, #32]
 8010700:	f1b8 0f00 	cmp.w	r8, #0
 8010704:	dd05      	ble.n	8010712 <_dtoa_r+0x82a>
 8010706:	4649      	mov	r1, r9
 8010708:	4642      	mov	r2, r8
 801070a:	4658      	mov	r0, fp
 801070c:	f000 fc54 	bl	8010fb8 <__lshift>
 8010710:	4681      	mov	r9, r0
 8010712:	9b08      	ldr	r3, [sp, #32]
 8010714:	2b00      	cmp	r3, #0
 8010716:	dd05      	ble.n	8010724 <_dtoa_r+0x83c>
 8010718:	4621      	mov	r1, r4
 801071a:	461a      	mov	r2, r3
 801071c:	4658      	mov	r0, fp
 801071e:	f000 fc4b 	bl	8010fb8 <__lshift>
 8010722:	4604      	mov	r4, r0
 8010724:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010726:	2b00      	cmp	r3, #0
 8010728:	d059      	beq.n	80107de <_dtoa_r+0x8f6>
 801072a:	4621      	mov	r1, r4
 801072c:	4648      	mov	r0, r9
 801072e:	f000 fcaf 	bl	8011090 <__mcmp>
 8010732:	2800      	cmp	r0, #0
 8010734:	da53      	bge.n	80107de <_dtoa_r+0x8f6>
 8010736:	1e7b      	subs	r3, r7, #1
 8010738:	4649      	mov	r1, r9
 801073a:	220a      	movs	r2, #10
 801073c:	4658      	mov	r0, fp
 801073e:	9304      	str	r3, [sp, #16]
 8010740:	2300      	movs	r3, #0
 8010742:	f000 fa41 	bl	8010bc8 <__multadd>
 8010746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010748:	4681      	mov	r9, r0
 801074a:	2b00      	cmp	r3, #0
 801074c:	f000 8172 	beq.w	8010a34 <_dtoa_r+0xb4c>
 8010750:	2300      	movs	r3, #0
 8010752:	4629      	mov	r1, r5
 8010754:	220a      	movs	r2, #10
 8010756:	4658      	mov	r0, fp
 8010758:	f000 fa36 	bl	8010bc8 <__multadd>
 801075c:	9b00      	ldr	r3, [sp, #0]
 801075e:	4605      	mov	r5, r0
 8010760:	2b00      	cmp	r3, #0
 8010762:	dc67      	bgt.n	8010834 <_dtoa_r+0x94c>
 8010764:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010766:	2b02      	cmp	r3, #2
 8010768:	dc41      	bgt.n	80107ee <_dtoa_r+0x906>
 801076a:	e063      	b.n	8010834 <_dtoa_r+0x94c>
 801076c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801076e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010772:	e746      	b.n	8010602 <_dtoa_r+0x71a>
 8010774:	9b07      	ldr	r3, [sp, #28]
 8010776:	1e5c      	subs	r4, r3, #1
 8010778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801077a:	42a3      	cmp	r3, r4
 801077c:	bfb7      	itett	lt
 801077e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010780:	1b1c      	subge	r4, r3, r4
 8010782:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8010784:	1ae3      	sublt	r3, r4, r3
 8010786:	bfbe      	ittt	lt
 8010788:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801078a:	2400      	movlt	r4, #0
 801078c:	18d2      	addlt	r2, r2, r3
 801078e:	9b07      	ldr	r3, [sp, #28]
 8010790:	bfb8      	it	lt
 8010792:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8010794:	2b00      	cmp	r3, #0
 8010796:	bfb5      	itete	lt
 8010798:	eba8 0603 	sublt.w	r6, r8, r3
 801079c:	4646      	movge	r6, r8
 801079e:	2300      	movlt	r3, #0
 80107a0:	9b07      	ldrge	r3, [sp, #28]
 80107a2:	e730      	b.n	8010606 <_dtoa_r+0x71e>
 80107a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80107a6:	4646      	mov	r6, r8
 80107a8:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80107aa:	e735      	b.n	8010618 <_dtoa_r+0x730>
 80107ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80107ae:	e75c      	b.n	801066a <_dtoa_r+0x782>
 80107b0:	2300      	movs	r3, #0
 80107b2:	e788      	b.n	80106c6 <_dtoa_r+0x7de>
 80107b4:	3fe00000 	.word	0x3fe00000
 80107b8:	40240000 	.word	0x40240000
 80107bc:	40140000 	.word	0x40140000
 80107c0:	9b02      	ldr	r3, [sp, #8]
 80107c2:	e780      	b.n	80106c6 <_dtoa_r+0x7de>
 80107c4:	2300      	movs	r3, #0
 80107c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80107c8:	e782      	b.n	80106d0 <_dtoa_r+0x7e8>
 80107ca:	d099      	beq.n	8010700 <_dtoa_r+0x818>
 80107cc:	331c      	adds	r3, #28
 80107ce:	9a08      	ldr	r2, [sp, #32]
 80107d0:	441a      	add	r2, r3
 80107d2:	4498      	add	r8, r3
 80107d4:	441e      	add	r6, r3
 80107d6:	9208      	str	r2, [sp, #32]
 80107d8:	e792      	b.n	8010700 <_dtoa_r+0x818>
 80107da:	4603      	mov	r3, r0
 80107dc:	e7f6      	b.n	80107cc <_dtoa_r+0x8e4>
 80107de:	9b07      	ldr	r3, [sp, #28]
 80107e0:	9704      	str	r7, [sp, #16]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	dc20      	bgt.n	8010828 <_dtoa_r+0x940>
 80107e6:	9300      	str	r3, [sp, #0]
 80107e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107ea:	2b02      	cmp	r3, #2
 80107ec:	dd1e      	ble.n	801082c <_dtoa_r+0x944>
 80107ee:	9b00      	ldr	r3, [sp, #0]
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	f47f aec0 	bne.w	8010576 <_dtoa_r+0x68e>
 80107f6:	4621      	mov	r1, r4
 80107f8:	2205      	movs	r2, #5
 80107fa:	4658      	mov	r0, fp
 80107fc:	f000 f9e4 	bl	8010bc8 <__multadd>
 8010800:	4601      	mov	r1, r0
 8010802:	4604      	mov	r4, r0
 8010804:	4648      	mov	r0, r9
 8010806:	f000 fc43 	bl	8011090 <__mcmp>
 801080a:	2800      	cmp	r0, #0
 801080c:	f77f aeb3 	ble.w	8010576 <_dtoa_r+0x68e>
 8010810:	2331      	movs	r3, #49	@ 0x31
 8010812:	4656      	mov	r6, sl
 8010814:	f806 3b01 	strb.w	r3, [r6], #1
 8010818:	9b04      	ldr	r3, [sp, #16]
 801081a:	3301      	adds	r3, #1
 801081c:	9304      	str	r3, [sp, #16]
 801081e:	e6ae      	b.n	801057e <_dtoa_r+0x696>
 8010820:	9c07      	ldr	r4, [sp, #28]
 8010822:	9704      	str	r7, [sp, #16]
 8010824:	4625      	mov	r5, r4
 8010826:	e7f3      	b.n	8010810 <_dtoa_r+0x928>
 8010828:	9b07      	ldr	r3, [sp, #28]
 801082a:	9300      	str	r3, [sp, #0]
 801082c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801082e:	2b00      	cmp	r3, #0
 8010830:	f000 8104 	beq.w	8010a3c <_dtoa_r+0xb54>
 8010834:	2e00      	cmp	r6, #0
 8010836:	dd05      	ble.n	8010844 <_dtoa_r+0x95c>
 8010838:	4629      	mov	r1, r5
 801083a:	4632      	mov	r2, r6
 801083c:	4658      	mov	r0, fp
 801083e:	f000 fbbb 	bl	8010fb8 <__lshift>
 8010842:	4605      	mov	r5, r0
 8010844:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010846:	2b00      	cmp	r3, #0
 8010848:	d05a      	beq.n	8010900 <_dtoa_r+0xa18>
 801084a:	6869      	ldr	r1, [r5, #4]
 801084c:	4658      	mov	r0, fp
 801084e:	f000 f959 	bl	8010b04 <_Balloc>
 8010852:	4606      	mov	r6, r0
 8010854:	b928      	cbnz	r0, 8010862 <_dtoa_r+0x97a>
 8010856:	4b84      	ldr	r3, [pc, #528]	@ (8010a68 <_dtoa_r+0xb80>)
 8010858:	4602      	mov	r2, r0
 801085a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801085e:	f7ff bb5a 	b.w	800ff16 <_dtoa_r+0x2e>
 8010862:	692a      	ldr	r2, [r5, #16]
 8010864:	f105 010c 	add.w	r1, r5, #12
 8010868:	300c      	adds	r0, #12
 801086a:	3202      	adds	r2, #2
 801086c:	0092      	lsls	r2, r2, #2
 801086e:	f7ff fa9a 	bl	800fda6 <memcpy>
 8010872:	2201      	movs	r2, #1
 8010874:	4631      	mov	r1, r6
 8010876:	4658      	mov	r0, fp
 8010878:	f000 fb9e 	bl	8010fb8 <__lshift>
 801087c:	f10a 0301 	add.w	r3, sl, #1
 8010880:	462f      	mov	r7, r5
 8010882:	4605      	mov	r5, r0
 8010884:	9307      	str	r3, [sp, #28]
 8010886:	9b00      	ldr	r3, [sp, #0]
 8010888:	4453      	add	r3, sl
 801088a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801088c:	9b02      	ldr	r3, [sp, #8]
 801088e:	f003 0301 	and.w	r3, r3, #1
 8010892:	930a      	str	r3, [sp, #40]	@ 0x28
 8010894:	9b07      	ldr	r3, [sp, #28]
 8010896:	4621      	mov	r1, r4
 8010898:	4648      	mov	r0, r9
 801089a:	3b01      	subs	r3, #1
 801089c:	9300      	str	r3, [sp, #0]
 801089e:	f7ff fa95 	bl	800fdcc <quorem>
 80108a2:	4639      	mov	r1, r7
 80108a4:	9002      	str	r0, [sp, #8]
 80108a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80108aa:	4648      	mov	r0, r9
 80108ac:	f000 fbf0 	bl	8011090 <__mcmp>
 80108b0:	462a      	mov	r2, r5
 80108b2:	9008      	str	r0, [sp, #32]
 80108b4:	4621      	mov	r1, r4
 80108b6:	4658      	mov	r0, fp
 80108b8:	f000 fc06 	bl	80110c8 <__mdiff>
 80108bc:	68c2      	ldr	r2, [r0, #12]
 80108be:	4606      	mov	r6, r0
 80108c0:	bb02      	cbnz	r2, 8010904 <_dtoa_r+0xa1c>
 80108c2:	4601      	mov	r1, r0
 80108c4:	4648      	mov	r0, r9
 80108c6:	f000 fbe3 	bl	8011090 <__mcmp>
 80108ca:	4602      	mov	r2, r0
 80108cc:	4631      	mov	r1, r6
 80108ce:	4658      	mov	r0, fp
 80108d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80108d2:	f000 f957 	bl	8010b84 <_Bfree>
 80108d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80108da:	9e07      	ldr	r6, [sp, #28]
 80108dc:	ea43 0102 	orr.w	r1, r3, r2
 80108e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108e2:	4319      	orrs	r1, r3
 80108e4:	d110      	bne.n	8010908 <_dtoa_r+0xa20>
 80108e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80108ea:	d029      	beq.n	8010940 <_dtoa_r+0xa58>
 80108ec:	9b08      	ldr	r3, [sp, #32]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	dd02      	ble.n	80108f8 <_dtoa_r+0xa10>
 80108f2:	9b02      	ldr	r3, [sp, #8]
 80108f4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80108f8:	9b00      	ldr	r3, [sp, #0]
 80108fa:	f883 8000 	strb.w	r8, [r3]
 80108fe:	e63f      	b.n	8010580 <_dtoa_r+0x698>
 8010900:	4628      	mov	r0, r5
 8010902:	e7bb      	b.n	801087c <_dtoa_r+0x994>
 8010904:	2201      	movs	r2, #1
 8010906:	e7e1      	b.n	80108cc <_dtoa_r+0x9e4>
 8010908:	9b08      	ldr	r3, [sp, #32]
 801090a:	2b00      	cmp	r3, #0
 801090c:	db04      	blt.n	8010918 <_dtoa_r+0xa30>
 801090e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010910:	430b      	orrs	r3, r1
 8010912:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010914:	430b      	orrs	r3, r1
 8010916:	d120      	bne.n	801095a <_dtoa_r+0xa72>
 8010918:	2a00      	cmp	r2, #0
 801091a:	dded      	ble.n	80108f8 <_dtoa_r+0xa10>
 801091c:	4649      	mov	r1, r9
 801091e:	2201      	movs	r2, #1
 8010920:	4658      	mov	r0, fp
 8010922:	f000 fb49 	bl	8010fb8 <__lshift>
 8010926:	4621      	mov	r1, r4
 8010928:	4681      	mov	r9, r0
 801092a:	f000 fbb1 	bl	8011090 <__mcmp>
 801092e:	2800      	cmp	r0, #0
 8010930:	dc03      	bgt.n	801093a <_dtoa_r+0xa52>
 8010932:	d1e1      	bne.n	80108f8 <_dtoa_r+0xa10>
 8010934:	f018 0f01 	tst.w	r8, #1
 8010938:	d0de      	beq.n	80108f8 <_dtoa_r+0xa10>
 801093a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801093e:	d1d8      	bne.n	80108f2 <_dtoa_r+0xa0a>
 8010940:	2339      	movs	r3, #57	@ 0x39
 8010942:	9a00      	ldr	r2, [sp, #0]
 8010944:	7013      	strb	r3, [r2, #0]
 8010946:	4633      	mov	r3, r6
 8010948:	461e      	mov	r6, r3
 801094a:	3b01      	subs	r3, #1
 801094c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010950:	2a39      	cmp	r2, #57	@ 0x39
 8010952:	d052      	beq.n	80109fa <_dtoa_r+0xb12>
 8010954:	3201      	adds	r2, #1
 8010956:	701a      	strb	r2, [r3, #0]
 8010958:	e612      	b.n	8010580 <_dtoa_r+0x698>
 801095a:	2a00      	cmp	r2, #0
 801095c:	dd07      	ble.n	801096e <_dtoa_r+0xa86>
 801095e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010962:	d0ed      	beq.n	8010940 <_dtoa_r+0xa58>
 8010964:	f108 0301 	add.w	r3, r8, #1
 8010968:	9a00      	ldr	r2, [sp, #0]
 801096a:	7013      	strb	r3, [r2, #0]
 801096c:	e608      	b.n	8010580 <_dtoa_r+0x698>
 801096e:	9b07      	ldr	r3, [sp, #28]
 8010970:	9a07      	ldr	r2, [sp, #28]
 8010972:	f803 8c01 	strb.w	r8, [r3, #-1]
 8010976:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010978:	4293      	cmp	r3, r2
 801097a:	d028      	beq.n	80109ce <_dtoa_r+0xae6>
 801097c:	4649      	mov	r1, r9
 801097e:	2300      	movs	r3, #0
 8010980:	220a      	movs	r2, #10
 8010982:	4658      	mov	r0, fp
 8010984:	f000 f920 	bl	8010bc8 <__multadd>
 8010988:	42af      	cmp	r7, r5
 801098a:	4681      	mov	r9, r0
 801098c:	f04f 0300 	mov.w	r3, #0
 8010990:	f04f 020a 	mov.w	r2, #10
 8010994:	4639      	mov	r1, r7
 8010996:	4658      	mov	r0, fp
 8010998:	d107      	bne.n	80109aa <_dtoa_r+0xac2>
 801099a:	f000 f915 	bl	8010bc8 <__multadd>
 801099e:	4607      	mov	r7, r0
 80109a0:	4605      	mov	r5, r0
 80109a2:	9b07      	ldr	r3, [sp, #28]
 80109a4:	3301      	adds	r3, #1
 80109a6:	9307      	str	r3, [sp, #28]
 80109a8:	e774      	b.n	8010894 <_dtoa_r+0x9ac>
 80109aa:	f000 f90d 	bl	8010bc8 <__multadd>
 80109ae:	4629      	mov	r1, r5
 80109b0:	4607      	mov	r7, r0
 80109b2:	2300      	movs	r3, #0
 80109b4:	220a      	movs	r2, #10
 80109b6:	4658      	mov	r0, fp
 80109b8:	f000 f906 	bl	8010bc8 <__multadd>
 80109bc:	4605      	mov	r5, r0
 80109be:	e7f0      	b.n	80109a2 <_dtoa_r+0xaba>
 80109c0:	9b00      	ldr	r3, [sp, #0]
 80109c2:	2700      	movs	r7, #0
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	bfcc      	ite	gt
 80109c8:	461e      	movgt	r6, r3
 80109ca:	2601      	movle	r6, #1
 80109cc:	4456      	add	r6, sl
 80109ce:	4649      	mov	r1, r9
 80109d0:	2201      	movs	r2, #1
 80109d2:	4658      	mov	r0, fp
 80109d4:	f000 faf0 	bl	8010fb8 <__lshift>
 80109d8:	4621      	mov	r1, r4
 80109da:	4681      	mov	r9, r0
 80109dc:	f000 fb58 	bl	8011090 <__mcmp>
 80109e0:	2800      	cmp	r0, #0
 80109e2:	dcb0      	bgt.n	8010946 <_dtoa_r+0xa5e>
 80109e4:	d102      	bne.n	80109ec <_dtoa_r+0xb04>
 80109e6:	f018 0f01 	tst.w	r8, #1
 80109ea:	d1ac      	bne.n	8010946 <_dtoa_r+0xa5e>
 80109ec:	4633      	mov	r3, r6
 80109ee:	461e      	mov	r6, r3
 80109f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80109f4:	2a30      	cmp	r2, #48	@ 0x30
 80109f6:	d0fa      	beq.n	80109ee <_dtoa_r+0xb06>
 80109f8:	e5c2      	b.n	8010580 <_dtoa_r+0x698>
 80109fa:	459a      	cmp	sl, r3
 80109fc:	d1a4      	bne.n	8010948 <_dtoa_r+0xa60>
 80109fe:	9b04      	ldr	r3, [sp, #16]
 8010a00:	3301      	adds	r3, #1
 8010a02:	9304      	str	r3, [sp, #16]
 8010a04:	2331      	movs	r3, #49	@ 0x31
 8010a06:	f88a 3000 	strb.w	r3, [sl]
 8010a0a:	e5b9      	b.n	8010580 <_dtoa_r+0x698>
 8010a0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010a0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8010a6c <_dtoa_r+0xb84>
 8010a12:	b11b      	cbz	r3, 8010a1c <_dtoa_r+0xb34>
 8010a14:	f10a 0308 	add.w	r3, sl, #8
 8010a18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010a1a:	6013      	str	r3, [r2, #0]
 8010a1c:	4650      	mov	r0, sl
 8010a1e:	b019      	add	sp, #100	@ 0x64
 8010a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a26:	2b01      	cmp	r3, #1
 8010a28:	f77f ae37 	ble.w	801069a <_dtoa_r+0x7b2>
 8010a2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a30:	2001      	movs	r0, #1
 8010a32:	e655      	b.n	80106e0 <_dtoa_r+0x7f8>
 8010a34:	9b00      	ldr	r3, [sp, #0]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	f77f aed6 	ble.w	80107e8 <_dtoa_r+0x900>
 8010a3c:	4656      	mov	r6, sl
 8010a3e:	4621      	mov	r1, r4
 8010a40:	4648      	mov	r0, r9
 8010a42:	f7ff f9c3 	bl	800fdcc <quorem>
 8010a46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010a4a:	9b00      	ldr	r3, [sp, #0]
 8010a4c:	f806 8b01 	strb.w	r8, [r6], #1
 8010a50:	eba6 020a 	sub.w	r2, r6, sl
 8010a54:	4293      	cmp	r3, r2
 8010a56:	ddb3      	ble.n	80109c0 <_dtoa_r+0xad8>
 8010a58:	4649      	mov	r1, r9
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	220a      	movs	r2, #10
 8010a5e:	4658      	mov	r0, fp
 8010a60:	f000 f8b2 	bl	8010bc8 <__multadd>
 8010a64:	4681      	mov	r9, r0
 8010a66:	e7ea      	b.n	8010a3e <_dtoa_r+0xb56>
 8010a68:	08013d0b 	.word	0x08013d0b
 8010a6c:	08013c8f 	.word	0x08013c8f

08010a70 <_free_r>:
 8010a70:	b538      	push	{r3, r4, r5, lr}
 8010a72:	4605      	mov	r5, r0
 8010a74:	2900      	cmp	r1, #0
 8010a76:	d041      	beq.n	8010afc <_free_r+0x8c>
 8010a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a7c:	1f0c      	subs	r4, r1, #4
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	bfb8      	it	lt
 8010a82:	18e4      	addlt	r4, r4, r3
 8010a84:	f7fe f85e 	bl	800eb44 <__malloc_lock>
 8010a88:	4a1d      	ldr	r2, [pc, #116]	@ (8010b00 <_free_r+0x90>)
 8010a8a:	6813      	ldr	r3, [r2, #0]
 8010a8c:	b933      	cbnz	r3, 8010a9c <_free_r+0x2c>
 8010a8e:	6063      	str	r3, [r4, #4]
 8010a90:	6014      	str	r4, [r2, #0]
 8010a92:	4628      	mov	r0, r5
 8010a94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a98:	f7fe b85a 	b.w	800eb50 <__malloc_unlock>
 8010a9c:	42a3      	cmp	r3, r4
 8010a9e:	d908      	bls.n	8010ab2 <_free_r+0x42>
 8010aa0:	6820      	ldr	r0, [r4, #0]
 8010aa2:	1821      	adds	r1, r4, r0
 8010aa4:	428b      	cmp	r3, r1
 8010aa6:	bf01      	itttt	eq
 8010aa8:	6819      	ldreq	r1, [r3, #0]
 8010aaa:	685b      	ldreq	r3, [r3, #4]
 8010aac:	1809      	addeq	r1, r1, r0
 8010aae:	6021      	streq	r1, [r4, #0]
 8010ab0:	e7ed      	b.n	8010a8e <_free_r+0x1e>
 8010ab2:	461a      	mov	r2, r3
 8010ab4:	685b      	ldr	r3, [r3, #4]
 8010ab6:	b10b      	cbz	r3, 8010abc <_free_r+0x4c>
 8010ab8:	42a3      	cmp	r3, r4
 8010aba:	d9fa      	bls.n	8010ab2 <_free_r+0x42>
 8010abc:	6811      	ldr	r1, [r2, #0]
 8010abe:	1850      	adds	r0, r2, r1
 8010ac0:	42a0      	cmp	r0, r4
 8010ac2:	d10b      	bne.n	8010adc <_free_r+0x6c>
 8010ac4:	6820      	ldr	r0, [r4, #0]
 8010ac6:	4401      	add	r1, r0
 8010ac8:	1850      	adds	r0, r2, r1
 8010aca:	6011      	str	r1, [r2, #0]
 8010acc:	4283      	cmp	r3, r0
 8010ace:	d1e0      	bne.n	8010a92 <_free_r+0x22>
 8010ad0:	6818      	ldr	r0, [r3, #0]
 8010ad2:	685b      	ldr	r3, [r3, #4]
 8010ad4:	4408      	add	r0, r1
 8010ad6:	6053      	str	r3, [r2, #4]
 8010ad8:	6010      	str	r0, [r2, #0]
 8010ada:	e7da      	b.n	8010a92 <_free_r+0x22>
 8010adc:	d902      	bls.n	8010ae4 <_free_r+0x74>
 8010ade:	230c      	movs	r3, #12
 8010ae0:	602b      	str	r3, [r5, #0]
 8010ae2:	e7d6      	b.n	8010a92 <_free_r+0x22>
 8010ae4:	6820      	ldr	r0, [r4, #0]
 8010ae6:	1821      	adds	r1, r4, r0
 8010ae8:	428b      	cmp	r3, r1
 8010aea:	bf02      	ittt	eq
 8010aec:	6819      	ldreq	r1, [r3, #0]
 8010aee:	685b      	ldreq	r3, [r3, #4]
 8010af0:	1809      	addeq	r1, r1, r0
 8010af2:	6063      	str	r3, [r4, #4]
 8010af4:	bf08      	it	eq
 8010af6:	6021      	streq	r1, [r4, #0]
 8010af8:	6054      	str	r4, [r2, #4]
 8010afa:	e7ca      	b.n	8010a92 <_free_r+0x22>
 8010afc:	bd38      	pop	{r3, r4, r5, pc}
 8010afe:	bf00      	nop
 8010b00:	200003a4 	.word	0x200003a4

08010b04 <_Balloc>:
 8010b04:	b570      	push	{r4, r5, r6, lr}
 8010b06:	69c6      	ldr	r6, [r0, #28]
 8010b08:	4604      	mov	r4, r0
 8010b0a:	460d      	mov	r5, r1
 8010b0c:	b976      	cbnz	r6, 8010b2c <_Balloc+0x28>
 8010b0e:	2010      	movs	r0, #16
 8010b10:	f7fd ff66 	bl	800e9e0 <malloc>
 8010b14:	4602      	mov	r2, r0
 8010b16:	61e0      	str	r0, [r4, #28]
 8010b18:	b920      	cbnz	r0, 8010b24 <_Balloc+0x20>
 8010b1a:	4b18      	ldr	r3, [pc, #96]	@ (8010b7c <_Balloc+0x78>)
 8010b1c:	216b      	movs	r1, #107	@ 0x6b
 8010b1e:	4818      	ldr	r0, [pc, #96]	@ (8010b80 <_Balloc+0x7c>)
 8010b20:	f002 f8d6 	bl	8012cd0 <__assert_func>
 8010b24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010b28:	6006      	str	r6, [r0, #0]
 8010b2a:	60c6      	str	r6, [r0, #12]
 8010b2c:	69e6      	ldr	r6, [r4, #28]
 8010b2e:	68f3      	ldr	r3, [r6, #12]
 8010b30:	b183      	cbz	r3, 8010b54 <_Balloc+0x50>
 8010b32:	69e3      	ldr	r3, [r4, #28]
 8010b34:	68db      	ldr	r3, [r3, #12]
 8010b36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010b3a:	b9b8      	cbnz	r0, 8010b6c <_Balloc+0x68>
 8010b3c:	2101      	movs	r1, #1
 8010b3e:	4620      	mov	r0, r4
 8010b40:	fa01 f605 	lsl.w	r6, r1, r5
 8010b44:	1d72      	adds	r2, r6, #5
 8010b46:	0092      	lsls	r2, r2, #2
 8010b48:	f002 f8e0 	bl	8012d0c <_calloc_r>
 8010b4c:	b160      	cbz	r0, 8010b68 <_Balloc+0x64>
 8010b4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010b52:	e00e      	b.n	8010b72 <_Balloc+0x6e>
 8010b54:	2221      	movs	r2, #33	@ 0x21
 8010b56:	2104      	movs	r1, #4
 8010b58:	4620      	mov	r0, r4
 8010b5a:	f002 f8d7 	bl	8012d0c <_calloc_r>
 8010b5e:	69e3      	ldr	r3, [r4, #28]
 8010b60:	60f0      	str	r0, [r6, #12]
 8010b62:	68db      	ldr	r3, [r3, #12]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d1e4      	bne.n	8010b32 <_Balloc+0x2e>
 8010b68:	2000      	movs	r0, #0
 8010b6a:	bd70      	pop	{r4, r5, r6, pc}
 8010b6c:	6802      	ldr	r2, [r0, #0]
 8010b6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010b72:	2300      	movs	r3, #0
 8010b74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010b78:	e7f7      	b.n	8010b6a <_Balloc+0x66>
 8010b7a:	bf00      	nop
 8010b7c:	08013c9c 	.word	0x08013c9c
 8010b80:	08013d1c 	.word	0x08013d1c

08010b84 <_Bfree>:
 8010b84:	b570      	push	{r4, r5, r6, lr}
 8010b86:	69c6      	ldr	r6, [r0, #28]
 8010b88:	4605      	mov	r5, r0
 8010b8a:	460c      	mov	r4, r1
 8010b8c:	b976      	cbnz	r6, 8010bac <_Bfree+0x28>
 8010b8e:	2010      	movs	r0, #16
 8010b90:	f7fd ff26 	bl	800e9e0 <malloc>
 8010b94:	4602      	mov	r2, r0
 8010b96:	61e8      	str	r0, [r5, #28]
 8010b98:	b920      	cbnz	r0, 8010ba4 <_Bfree+0x20>
 8010b9a:	4b09      	ldr	r3, [pc, #36]	@ (8010bc0 <_Bfree+0x3c>)
 8010b9c:	218f      	movs	r1, #143	@ 0x8f
 8010b9e:	4809      	ldr	r0, [pc, #36]	@ (8010bc4 <_Bfree+0x40>)
 8010ba0:	f002 f896 	bl	8012cd0 <__assert_func>
 8010ba4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ba8:	6006      	str	r6, [r0, #0]
 8010baa:	60c6      	str	r6, [r0, #12]
 8010bac:	b13c      	cbz	r4, 8010bbe <_Bfree+0x3a>
 8010bae:	69eb      	ldr	r3, [r5, #28]
 8010bb0:	6862      	ldr	r2, [r4, #4]
 8010bb2:	68db      	ldr	r3, [r3, #12]
 8010bb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010bb8:	6021      	str	r1, [r4, #0]
 8010bba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010bbe:	bd70      	pop	{r4, r5, r6, pc}
 8010bc0:	08013c9c 	.word	0x08013c9c
 8010bc4:	08013d1c 	.word	0x08013d1c

08010bc8 <__multadd>:
 8010bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bcc:	f101 0c14 	add.w	ip, r1, #20
 8010bd0:	4607      	mov	r7, r0
 8010bd2:	460c      	mov	r4, r1
 8010bd4:	461e      	mov	r6, r3
 8010bd6:	690d      	ldr	r5, [r1, #16]
 8010bd8:	2000      	movs	r0, #0
 8010bda:	f8dc 3000 	ldr.w	r3, [ip]
 8010bde:	3001      	adds	r0, #1
 8010be0:	b299      	uxth	r1, r3
 8010be2:	4285      	cmp	r5, r0
 8010be4:	fb02 6101 	mla	r1, r2, r1, r6
 8010be8:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010bec:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8010bf0:	b289      	uxth	r1, r1
 8010bf2:	fb02 3306 	mla	r3, r2, r6, r3
 8010bf6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010bfa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010bfe:	f84c 1b04 	str.w	r1, [ip], #4
 8010c02:	dcea      	bgt.n	8010bda <__multadd+0x12>
 8010c04:	b30e      	cbz	r6, 8010c4a <__multadd+0x82>
 8010c06:	68a3      	ldr	r3, [r4, #8]
 8010c08:	42ab      	cmp	r3, r5
 8010c0a:	dc19      	bgt.n	8010c40 <__multadd+0x78>
 8010c0c:	6861      	ldr	r1, [r4, #4]
 8010c0e:	4638      	mov	r0, r7
 8010c10:	3101      	adds	r1, #1
 8010c12:	f7ff ff77 	bl	8010b04 <_Balloc>
 8010c16:	4680      	mov	r8, r0
 8010c18:	b928      	cbnz	r0, 8010c26 <__multadd+0x5e>
 8010c1a:	4602      	mov	r2, r0
 8010c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8010c50 <__multadd+0x88>)
 8010c1e:	21ba      	movs	r1, #186	@ 0xba
 8010c20:	480c      	ldr	r0, [pc, #48]	@ (8010c54 <__multadd+0x8c>)
 8010c22:	f002 f855 	bl	8012cd0 <__assert_func>
 8010c26:	6922      	ldr	r2, [r4, #16]
 8010c28:	f104 010c 	add.w	r1, r4, #12
 8010c2c:	300c      	adds	r0, #12
 8010c2e:	3202      	adds	r2, #2
 8010c30:	0092      	lsls	r2, r2, #2
 8010c32:	f7ff f8b8 	bl	800fda6 <memcpy>
 8010c36:	4621      	mov	r1, r4
 8010c38:	4644      	mov	r4, r8
 8010c3a:	4638      	mov	r0, r7
 8010c3c:	f7ff ffa2 	bl	8010b84 <_Bfree>
 8010c40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010c44:	3501      	adds	r5, #1
 8010c46:	615e      	str	r6, [r3, #20]
 8010c48:	6125      	str	r5, [r4, #16]
 8010c4a:	4620      	mov	r0, r4
 8010c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c50:	08013d0b 	.word	0x08013d0b
 8010c54:	08013d1c 	.word	0x08013d1c

08010c58 <__s2b>:
 8010c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c5c:	4615      	mov	r5, r2
 8010c5e:	461f      	mov	r7, r3
 8010c60:	2209      	movs	r2, #9
 8010c62:	3308      	adds	r3, #8
 8010c64:	460c      	mov	r4, r1
 8010c66:	4606      	mov	r6, r0
 8010c68:	2100      	movs	r1, #0
 8010c6a:	fb93 f3f2 	sdiv	r3, r3, r2
 8010c6e:	2201      	movs	r2, #1
 8010c70:	429a      	cmp	r2, r3
 8010c72:	db09      	blt.n	8010c88 <__s2b+0x30>
 8010c74:	4630      	mov	r0, r6
 8010c76:	f7ff ff45 	bl	8010b04 <_Balloc>
 8010c7a:	b940      	cbnz	r0, 8010c8e <__s2b+0x36>
 8010c7c:	4602      	mov	r2, r0
 8010c7e:	4b19      	ldr	r3, [pc, #100]	@ (8010ce4 <__s2b+0x8c>)
 8010c80:	21d3      	movs	r1, #211	@ 0xd3
 8010c82:	4819      	ldr	r0, [pc, #100]	@ (8010ce8 <__s2b+0x90>)
 8010c84:	f002 f824 	bl	8012cd0 <__assert_func>
 8010c88:	0052      	lsls	r2, r2, #1
 8010c8a:	3101      	adds	r1, #1
 8010c8c:	e7f0      	b.n	8010c70 <__s2b+0x18>
 8010c8e:	9b08      	ldr	r3, [sp, #32]
 8010c90:	2d09      	cmp	r5, #9
 8010c92:	6143      	str	r3, [r0, #20]
 8010c94:	f04f 0301 	mov.w	r3, #1
 8010c98:	6103      	str	r3, [r0, #16]
 8010c9a:	dd16      	ble.n	8010cca <__s2b+0x72>
 8010c9c:	f104 0909 	add.w	r9, r4, #9
 8010ca0:	442c      	add	r4, r5
 8010ca2:	46c8      	mov	r8, r9
 8010ca4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010ca8:	4601      	mov	r1, r0
 8010caa:	220a      	movs	r2, #10
 8010cac:	4630      	mov	r0, r6
 8010cae:	3b30      	subs	r3, #48	@ 0x30
 8010cb0:	f7ff ff8a 	bl	8010bc8 <__multadd>
 8010cb4:	45a0      	cmp	r8, r4
 8010cb6:	d1f5      	bne.n	8010ca4 <__s2b+0x4c>
 8010cb8:	f1a5 0408 	sub.w	r4, r5, #8
 8010cbc:	444c      	add	r4, r9
 8010cbe:	1b2d      	subs	r5, r5, r4
 8010cc0:	1963      	adds	r3, r4, r5
 8010cc2:	42bb      	cmp	r3, r7
 8010cc4:	db04      	blt.n	8010cd0 <__s2b+0x78>
 8010cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010cca:	340a      	adds	r4, #10
 8010ccc:	2509      	movs	r5, #9
 8010cce:	e7f6      	b.n	8010cbe <__s2b+0x66>
 8010cd0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010cd4:	4601      	mov	r1, r0
 8010cd6:	220a      	movs	r2, #10
 8010cd8:	4630      	mov	r0, r6
 8010cda:	3b30      	subs	r3, #48	@ 0x30
 8010cdc:	f7ff ff74 	bl	8010bc8 <__multadd>
 8010ce0:	e7ee      	b.n	8010cc0 <__s2b+0x68>
 8010ce2:	bf00      	nop
 8010ce4:	08013d0b 	.word	0x08013d0b
 8010ce8:	08013d1c 	.word	0x08013d1c

08010cec <__hi0bits>:
 8010cec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010cf0:	4603      	mov	r3, r0
 8010cf2:	bf36      	itet	cc
 8010cf4:	0403      	lslcc	r3, r0, #16
 8010cf6:	2000      	movcs	r0, #0
 8010cf8:	2010      	movcc	r0, #16
 8010cfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010cfe:	bf3c      	itt	cc
 8010d00:	021b      	lslcc	r3, r3, #8
 8010d02:	3008      	addcc	r0, #8
 8010d04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010d08:	bf3c      	itt	cc
 8010d0a:	011b      	lslcc	r3, r3, #4
 8010d0c:	3004      	addcc	r0, #4
 8010d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010d12:	bf3c      	itt	cc
 8010d14:	009b      	lslcc	r3, r3, #2
 8010d16:	3002      	addcc	r0, #2
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	db05      	blt.n	8010d28 <__hi0bits+0x3c>
 8010d1c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010d20:	f100 0001 	add.w	r0, r0, #1
 8010d24:	bf08      	it	eq
 8010d26:	2020      	moveq	r0, #32
 8010d28:	4770      	bx	lr

08010d2a <__lo0bits>:
 8010d2a:	6803      	ldr	r3, [r0, #0]
 8010d2c:	4602      	mov	r2, r0
 8010d2e:	f013 0007 	ands.w	r0, r3, #7
 8010d32:	d00b      	beq.n	8010d4c <__lo0bits+0x22>
 8010d34:	07d9      	lsls	r1, r3, #31
 8010d36:	d421      	bmi.n	8010d7c <__lo0bits+0x52>
 8010d38:	0798      	lsls	r0, r3, #30
 8010d3a:	bf47      	ittee	mi
 8010d3c:	085b      	lsrmi	r3, r3, #1
 8010d3e:	2001      	movmi	r0, #1
 8010d40:	089b      	lsrpl	r3, r3, #2
 8010d42:	2002      	movpl	r0, #2
 8010d44:	bf4c      	ite	mi
 8010d46:	6013      	strmi	r3, [r2, #0]
 8010d48:	6013      	strpl	r3, [r2, #0]
 8010d4a:	4770      	bx	lr
 8010d4c:	b299      	uxth	r1, r3
 8010d4e:	b909      	cbnz	r1, 8010d54 <__lo0bits+0x2a>
 8010d50:	0c1b      	lsrs	r3, r3, #16
 8010d52:	2010      	movs	r0, #16
 8010d54:	b2d9      	uxtb	r1, r3
 8010d56:	b909      	cbnz	r1, 8010d5c <__lo0bits+0x32>
 8010d58:	3008      	adds	r0, #8
 8010d5a:	0a1b      	lsrs	r3, r3, #8
 8010d5c:	0719      	lsls	r1, r3, #28
 8010d5e:	bf04      	itt	eq
 8010d60:	091b      	lsreq	r3, r3, #4
 8010d62:	3004      	addeq	r0, #4
 8010d64:	0799      	lsls	r1, r3, #30
 8010d66:	bf04      	itt	eq
 8010d68:	089b      	lsreq	r3, r3, #2
 8010d6a:	3002      	addeq	r0, #2
 8010d6c:	07d9      	lsls	r1, r3, #31
 8010d6e:	d403      	bmi.n	8010d78 <__lo0bits+0x4e>
 8010d70:	085b      	lsrs	r3, r3, #1
 8010d72:	f100 0001 	add.w	r0, r0, #1
 8010d76:	d003      	beq.n	8010d80 <__lo0bits+0x56>
 8010d78:	6013      	str	r3, [r2, #0]
 8010d7a:	4770      	bx	lr
 8010d7c:	2000      	movs	r0, #0
 8010d7e:	4770      	bx	lr
 8010d80:	2020      	movs	r0, #32
 8010d82:	4770      	bx	lr

08010d84 <__i2b>:
 8010d84:	b510      	push	{r4, lr}
 8010d86:	460c      	mov	r4, r1
 8010d88:	2101      	movs	r1, #1
 8010d8a:	f7ff febb 	bl	8010b04 <_Balloc>
 8010d8e:	4602      	mov	r2, r0
 8010d90:	b928      	cbnz	r0, 8010d9e <__i2b+0x1a>
 8010d92:	4b05      	ldr	r3, [pc, #20]	@ (8010da8 <__i2b+0x24>)
 8010d94:	f240 1145 	movw	r1, #325	@ 0x145
 8010d98:	4804      	ldr	r0, [pc, #16]	@ (8010dac <__i2b+0x28>)
 8010d9a:	f001 ff99 	bl	8012cd0 <__assert_func>
 8010d9e:	2301      	movs	r3, #1
 8010da0:	6144      	str	r4, [r0, #20]
 8010da2:	6103      	str	r3, [r0, #16]
 8010da4:	bd10      	pop	{r4, pc}
 8010da6:	bf00      	nop
 8010da8:	08013d0b 	.word	0x08013d0b
 8010dac:	08013d1c 	.word	0x08013d1c

08010db0 <__multiply>:
 8010db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010db4:	4614      	mov	r4, r2
 8010db6:	690a      	ldr	r2, [r1, #16]
 8010db8:	460f      	mov	r7, r1
 8010dba:	b085      	sub	sp, #20
 8010dbc:	6923      	ldr	r3, [r4, #16]
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	bfa2      	ittt	ge
 8010dc2:	4623      	movge	r3, r4
 8010dc4:	460c      	movge	r4, r1
 8010dc6:	461f      	movge	r7, r3
 8010dc8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010dcc:	68a3      	ldr	r3, [r4, #8]
 8010dce:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8010dd2:	6861      	ldr	r1, [r4, #4]
 8010dd4:	eb0a 0609 	add.w	r6, sl, r9
 8010dd8:	42b3      	cmp	r3, r6
 8010dda:	bfb8      	it	lt
 8010ddc:	3101      	addlt	r1, #1
 8010dde:	f7ff fe91 	bl	8010b04 <_Balloc>
 8010de2:	b930      	cbnz	r0, 8010df2 <__multiply+0x42>
 8010de4:	4602      	mov	r2, r0
 8010de6:	4b45      	ldr	r3, [pc, #276]	@ (8010efc <__multiply+0x14c>)
 8010de8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010dec:	4844      	ldr	r0, [pc, #272]	@ (8010f00 <__multiply+0x150>)
 8010dee:	f001 ff6f 	bl	8012cd0 <__assert_func>
 8010df2:	f100 0514 	add.w	r5, r0, #20
 8010df6:	2200      	movs	r2, #0
 8010df8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010dfc:	462b      	mov	r3, r5
 8010dfe:	4543      	cmp	r3, r8
 8010e00:	d321      	bcc.n	8010e46 <__multiply+0x96>
 8010e02:	f107 0114 	add.w	r1, r7, #20
 8010e06:	f104 0214 	add.w	r2, r4, #20
 8010e0a:	f104 0715 	add.w	r7, r4, #21
 8010e0e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8010e12:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8010e16:	9302      	str	r3, [sp, #8]
 8010e18:	1b13      	subs	r3, r2, r4
 8010e1a:	3b15      	subs	r3, #21
 8010e1c:	f023 0303 	bic.w	r3, r3, #3
 8010e20:	3304      	adds	r3, #4
 8010e22:	42ba      	cmp	r2, r7
 8010e24:	bf38      	it	cc
 8010e26:	2304      	movcc	r3, #4
 8010e28:	9301      	str	r3, [sp, #4]
 8010e2a:	9b02      	ldr	r3, [sp, #8]
 8010e2c:	9103      	str	r1, [sp, #12]
 8010e2e:	428b      	cmp	r3, r1
 8010e30:	d80c      	bhi.n	8010e4c <__multiply+0x9c>
 8010e32:	2e00      	cmp	r6, #0
 8010e34:	dd03      	ble.n	8010e3e <__multiply+0x8e>
 8010e36:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d05b      	beq.n	8010ef6 <__multiply+0x146>
 8010e3e:	6106      	str	r6, [r0, #16]
 8010e40:	b005      	add	sp, #20
 8010e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e46:	f843 2b04 	str.w	r2, [r3], #4
 8010e4a:	e7d8      	b.n	8010dfe <__multiply+0x4e>
 8010e4c:	f8b1 a000 	ldrh.w	sl, [r1]
 8010e50:	f1ba 0f00 	cmp.w	sl, #0
 8010e54:	d024      	beq.n	8010ea0 <__multiply+0xf0>
 8010e56:	f104 0e14 	add.w	lr, r4, #20
 8010e5a:	46a9      	mov	r9, r5
 8010e5c:	f04f 0c00 	mov.w	ip, #0
 8010e60:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010e64:	f8d9 3000 	ldr.w	r3, [r9]
 8010e68:	fa1f fb87 	uxth.w	fp, r7
 8010e6c:	4572      	cmp	r2, lr
 8010e6e:	b29b      	uxth	r3, r3
 8010e70:	fb0a 330b 	mla	r3, sl, fp, r3
 8010e74:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8010e78:	f8d9 7000 	ldr.w	r7, [r9]
 8010e7c:	4463      	add	r3, ip
 8010e7e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010e82:	fb0a c70b 	mla	r7, sl, fp, ip
 8010e86:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8010e8a:	b29b      	uxth	r3, r3
 8010e8c:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010e90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010e94:	f849 3b04 	str.w	r3, [r9], #4
 8010e98:	d8e2      	bhi.n	8010e60 <__multiply+0xb0>
 8010e9a:	9b01      	ldr	r3, [sp, #4]
 8010e9c:	f845 c003 	str.w	ip, [r5, r3]
 8010ea0:	9b03      	ldr	r3, [sp, #12]
 8010ea2:	3104      	adds	r1, #4
 8010ea4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010ea8:	f1b9 0f00 	cmp.w	r9, #0
 8010eac:	d021      	beq.n	8010ef2 <__multiply+0x142>
 8010eae:	682b      	ldr	r3, [r5, #0]
 8010eb0:	f104 0c14 	add.w	ip, r4, #20
 8010eb4:	46ae      	mov	lr, r5
 8010eb6:	f04f 0a00 	mov.w	sl, #0
 8010eba:	f8bc b000 	ldrh.w	fp, [ip]
 8010ebe:	b29b      	uxth	r3, r3
 8010ec0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010ec4:	fb09 770b 	mla	r7, r9, fp, r7
 8010ec8:	4457      	add	r7, sl
 8010eca:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010ece:	f84e 3b04 	str.w	r3, [lr], #4
 8010ed2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010ed6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010eda:	f8be 3000 	ldrh.w	r3, [lr]
 8010ede:	4562      	cmp	r2, ip
 8010ee0:	fb09 330a 	mla	r3, r9, sl, r3
 8010ee4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8010ee8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010eec:	d8e5      	bhi.n	8010eba <__multiply+0x10a>
 8010eee:	9f01      	ldr	r7, [sp, #4]
 8010ef0:	51eb      	str	r3, [r5, r7]
 8010ef2:	3504      	adds	r5, #4
 8010ef4:	e799      	b.n	8010e2a <__multiply+0x7a>
 8010ef6:	3e01      	subs	r6, #1
 8010ef8:	e79b      	b.n	8010e32 <__multiply+0x82>
 8010efa:	bf00      	nop
 8010efc:	08013d0b 	.word	0x08013d0b
 8010f00:	08013d1c 	.word	0x08013d1c

08010f04 <__pow5mult>:
 8010f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f08:	4615      	mov	r5, r2
 8010f0a:	f012 0203 	ands.w	r2, r2, #3
 8010f0e:	4607      	mov	r7, r0
 8010f10:	460e      	mov	r6, r1
 8010f12:	d007      	beq.n	8010f24 <__pow5mult+0x20>
 8010f14:	3a01      	subs	r2, #1
 8010f16:	4c25      	ldr	r4, [pc, #148]	@ (8010fac <__pow5mult+0xa8>)
 8010f18:	2300      	movs	r3, #0
 8010f1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010f1e:	f7ff fe53 	bl	8010bc8 <__multadd>
 8010f22:	4606      	mov	r6, r0
 8010f24:	10ad      	asrs	r5, r5, #2
 8010f26:	d03d      	beq.n	8010fa4 <__pow5mult+0xa0>
 8010f28:	69fc      	ldr	r4, [r7, #28]
 8010f2a:	b97c      	cbnz	r4, 8010f4c <__pow5mult+0x48>
 8010f2c:	2010      	movs	r0, #16
 8010f2e:	f7fd fd57 	bl	800e9e0 <malloc>
 8010f32:	4602      	mov	r2, r0
 8010f34:	61f8      	str	r0, [r7, #28]
 8010f36:	b928      	cbnz	r0, 8010f44 <__pow5mult+0x40>
 8010f38:	4b1d      	ldr	r3, [pc, #116]	@ (8010fb0 <__pow5mult+0xac>)
 8010f3a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010f3e:	481d      	ldr	r0, [pc, #116]	@ (8010fb4 <__pow5mult+0xb0>)
 8010f40:	f001 fec6 	bl	8012cd0 <__assert_func>
 8010f44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010f48:	6004      	str	r4, [r0, #0]
 8010f4a:	60c4      	str	r4, [r0, #12]
 8010f4c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010f50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010f54:	b94c      	cbnz	r4, 8010f6a <__pow5mult+0x66>
 8010f56:	f240 2171 	movw	r1, #625	@ 0x271
 8010f5a:	4638      	mov	r0, r7
 8010f5c:	f7ff ff12 	bl	8010d84 <__i2b>
 8010f60:	2300      	movs	r3, #0
 8010f62:	4604      	mov	r4, r0
 8010f64:	f8c8 0008 	str.w	r0, [r8, #8]
 8010f68:	6003      	str	r3, [r0, #0]
 8010f6a:	f04f 0900 	mov.w	r9, #0
 8010f6e:	07eb      	lsls	r3, r5, #31
 8010f70:	d50a      	bpl.n	8010f88 <__pow5mult+0x84>
 8010f72:	4631      	mov	r1, r6
 8010f74:	4622      	mov	r2, r4
 8010f76:	4638      	mov	r0, r7
 8010f78:	f7ff ff1a 	bl	8010db0 <__multiply>
 8010f7c:	4680      	mov	r8, r0
 8010f7e:	4631      	mov	r1, r6
 8010f80:	4638      	mov	r0, r7
 8010f82:	4646      	mov	r6, r8
 8010f84:	f7ff fdfe 	bl	8010b84 <_Bfree>
 8010f88:	106d      	asrs	r5, r5, #1
 8010f8a:	d00b      	beq.n	8010fa4 <__pow5mult+0xa0>
 8010f8c:	6820      	ldr	r0, [r4, #0]
 8010f8e:	b938      	cbnz	r0, 8010fa0 <__pow5mult+0x9c>
 8010f90:	4622      	mov	r2, r4
 8010f92:	4621      	mov	r1, r4
 8010f94:	4638      	mov	r0, r7
 8010f96:	f7ff ff0b 	bl	8010db0 <__multiply>
 8010f9a:	6020      	str	r0, [r4, #0]
 8010f9c:	f8c0 9000 	str.w	r9, [r0]
 8010fa0:	4604      	mov	r4, r0
 8010fa2:	e7e4      	b.n	8010f6e <__pow5mult+0x6a>
 8010fa4:	4630      	mov	r0, r6
 8010fa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010faa:	bf00      	nop
 8010fac:	08013d78 	.word	0x08013d78
 8010fb0:	08013c9c 	.word	0x08013c9c
 8010fb4:	08013d1c 	.word	0x08013d1c

08010fb8 <__lshift>:
 8010fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fbc:	460c      	mov	r4, r1
 8010fbe:	4607      	mov	r7, r0
 8010fc0:	4691      	mov	r9, r2
 8010fc2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010fc6:	6923      	ldr	r3, [r4, #16]
 8010fc8:	6849      	ldr	r1, [r1, #4]
 8010fca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010fce:	68a3      	ldr	r3, [r4, #8]
 8010fd0:	f108 0601 	add.w	r6, r8, #1
 8010fd4:	42b3      	cmp	r3, r6
 8010fd6:	db0b      	blt.n	8010ff0 <__lshift+0x38>
 8010fd8:	4638      	mov	r0, r7
 8010fda:	f7ff fd93 	bl	8010b04 <_Balloc>
 8010fde:	4605      	mov	r5, r0
 8010fe0:	b948      	cbnz	r0, 8010ff6 <__lshift+0x3e>
 8010fe2:	4602      	mov	r2, r0
 8010fe4:	4b28      	ldr	r3, [pc, #160]	@ (8011088 <__lshift+0xd0>)
 8010fe6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010fea:	4828      	ldr	r0, [pc, #160]	@ (801108c <__lshift+0xd4>)
 8010fec:	f001 fe70 	bl	8012cd0 <__assert_func>
 8010ff0:	3101      	adds	r1, #1
 8010ff2:	005b      	lsls	r3, r3, #1
 8010ff4:	e7ee      	b.n	8010fd4 <__lshift+0x1c>
 8010ff6:	2300      	movs	r3, #0
 8010ff8:	f100 0114 	add.w	r1, r0, #20
 8010ffc:	f100 0210 	add.w	r2, r0, #16
 8011000:	4618      	mov	r0, r3
 8011002:	4553      	cmp	r3, sl
 8011004:	db33      	blt.n	801106e <__lshift+0xb6>
 8011006:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801100a:	f104 0314 	add.w	r3, r4, #20
 801100e:	6920      	ldr	r0, [r4, #16]
 8011010:	f019 091f 	ands.w	r9, r9, #31
 8011014:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011018:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801101c:	d02b      	beq.n	8011076 <__lshift+0xbe>
 801101e:	f1c9 0e20 	rsb	lr, r9, #32
 8011022:	468a      	mov	sl, r1
 8011024:	2200      	movs	r2, #0
 8011026:	6818      	ldr	r0, [r3, #0]
 8011028:	fa00 f009 	lsl.w	r0, r0, r9
 801102c:	4310      	orrs	r0, r2
 801102e:	f84a 0b04 	str.w	r0, [sl], #4
 8011032:	f853 2b04 	ldr.w	r2, [r3], #4
 8011036:	459c      	cmp	ip, r3
 8011038:	fa22 f20e 	lsr.w	r2, r2, lr
 801103c:	d8f3      	bhi.n	8011026 <__lshift+0x6e>
 801103e:	ebac 0304 	sub.w	r3, ip, r4
 8011042:	f104 0015 	add.w	r0, r4, #21
 8011046:	3b15      	subs	r3, #21
 8011048:	f023 0303 	bic.w	r3, r3, #3
 801104c:	3304      	adds	r3, #4
 801104e:	4584      	cmp	ip, r0
 8011050:	bf38      	it	cc
 8011052:	2304      	movcc	r3, #4
 8011054:	50ca      	str	r2, [r1, r3]
 8011056:	b10a      	cbz	r2, 801105c <__lshift+0xa4>
 8011058:	f108 0602 	add.w	r6, r8, #2
 801105c:	3e01      	subs	r6, #1
 801105e:	4638      	mov	r0, r7
 8011060:	4621      	mov	r1, r4
 8011062:	612e      	str	r6, [r5, #16]
 8011064:	f7ff fd8e 	bl	8010b84 <_Bfree>
 8011068:	4628      	mov	r0, r5
 801106a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801106e:	3301      	adds	r3, #1
 8011070:	f842 0f04 	str.w	r0, [r2, #4]!
 8011074:	e7c5      	b.n	8011002 <__lshift+0x4a>
 8011076:	3904      	subs	r1, #4
 8011078:	f853 2b04 	ldr.w	r2, [r3], #4
 801107c:	459c      	cmp	ip, r3
 801107e:	f841 2f04 	str.w	r2, [r1, #4]!
 8011082:	d8f9      	bhi.n	8011078 <__lshift+0xc0>
 8011084:	e7ea      	b.n	801105c <__lshift+0xa4>
 8011086:	bf00      	nop
 8011088:	08013d0b 	.word	0x08013d0b
 801108c:	08013d1c 	.word	0x08013d1c

08011090 <__mcmp>:
 8011090:	4603      	mov	r3, r0
 8011092:	690a      	ldr	r2, [r1, #16]
 8011094:	6900      	ldr	r0, [r0, #16]
 8011096:	1a80      	subs	r0, r0, r2
 8011098:	b530      	push	{r4, r5, lr}
 801109a:	d10e      	bne.n	80110ba <__mcmp+0x2a>
 801109c:	3314      	adds	r3, #20
 801109e:	3114      	adds	r1, #20
 80110a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80110a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80110a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80110ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80110b0:	4295      	cmp	r5, r2
 80110b2:	d003      	beq.n	80110bc <__mcmp+0x2c>
 80110b4:	d205      	bcs.n	80110c2 <__mcmp+0x32>
 80110b6:	f04f 30ff 	mov.w	r0, #4294967295
 80110ba:	bd30      	pop	{r4, r5, pc}
 80110bc:	42a3      	cmp	r3, r4
 80110be:	d3f3      	bcc.n	80110a8 <__mcmp+0x18>
 80110c0:	e7fb      	b.n	80110ba <__mcmp+0x2a>
 80110c2:	2001      	movs	r0, #1
 80110c4:	e7f9      	b.n	80110ba <__mcmp+0x2a>
	...

080110c8 <__mdiff>:
 80110c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110cc:	4689      	mov	r9, r1
 80110ce:	4606      	mov	r6, r0
 80110d0:	4611      	mov	r1, r2
 80110d2:	4614      	mov	r4, r2
 80110d4:	4648      	mov	r0, r9
 80110d6:	f7ff ffdb 	bl	8011090 <__mcmp>
 80110da:	1e05      	subs	r5, r0, #0
 80110dc:	d112      	bne.n	8011104 <__mdiff+0x3c>
 80110de:	4629      	mov	r1, r5
 80110e0:	4630      	mov	r0, r6
 80110e2:	f7ff fd0f 	bl	8010b04 <_Balloc>
 80110e6:	4602      	mov	r2, r0
 80110e8:	b928      	cbnz	r0, 80110f6 <__mdiff+0x2e>
 80110ea:	4b41      	ldr	r3, [pc, #260]	@ (80111f0 <__mdiff+0x128>)
 80110ec:	f240 2137 	movw	r1, #567	@ 0x237
 80110f0:	4840      	ldr	r0, [pc, #256]	@ (80111f4 <__mdiff+0x12c>)
 80110f2:	f001 fded 	bl	8012cd0 <__assert_func>
 80110f6:	2301      	movs	r3, #1
 80110f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80110fc:	4610      	mov	r0, r2
 80110fe:	b003      	add	sp, #12
 8011100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011104:	bfbc      	itt	lt
 8011106:	464b      	movlt	r3, r9
 8011108:	46a1      	movlt	r9, r4
 801110a:	4630      	mov	r0, r6
 801110c:	bfb8      	it	lt
 801110e:	2501      	movlt	r5, #1
 8011110:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011114:	bfb4      	ite	lt
 8011116:	461c      	movlt	r4, r3
 8011118:	2500      	movge	r5, #0
 801111a:	f7ff fcf3 	bl	8010b04 <_Balloc>
 801111e:	4602      	mov	r2, r0
 8011120:	b918      	cbnz	r0, 801112a <__mdiff+0x62>
 8011122:	4b33      	ldr	r3, [pc, #204]	@ (80111f0 <__mdiff+0x128>)
 8011124:	f240 2145 	movw	r1, #581	@ 0x245
 8011128:	e7e2      	b.n	80110f0 <__mdiff+0x28>
 801112a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801112e:	f104 0e14 	add.w	lr, r4, #20
 8011132:	6926      	ldr	r6, [r4, #16]
 8011134:	f100 0b14 	add.w	fp, r0, #20
 8011138:	60c5      	str	r5, [r0, #12]
 801113a:	f109 0514 	add.w	r5, r9, #20
 801113e:	f109 0310 	add.w	r3, r9, #16
 8011142:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011146:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801114a:	46d9      	mov	r9, fp
 801114c:	f04f 0c00 	mov.w	ip, #0
 8011150:	9301      	str	r3, [sp, #4]
 8011152:	9b01      	ldr	r3, [sp, #4]
 8011154:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011158:	f853 af04 	ldr.w	sl, [r3, #4]!
 801115c:	4576      	cmp	r6, lr
 801115e:	9301      	str	r3, [sp, #4]
 8011160:	fa1f f38a 	uxth.w	r3, sl
 8011164:	4619      	mov	r1, r3
 8011166:	b283      	uxth	r3, r0
 8011168:	ea4f 4010 	mov.w	r0, r0, lsr #16
 801116c:	eba1 0303 	sub.w	r3, r1, r3
 8011170:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011174:	4463      	add	r3, ip
 8011176:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801117a:	b29b      	uxth	r3, r3
 801117c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011180:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011184:	f849 3b04 	str.w	r3, [r9], #4
 8011188:	d8e3      	bhi.n	8011152 <__mdiff+0x8a>
 801118a:	1b33      	subs	r3, r6, r4
 801118c:	3415      	adds	r4, #21
 801118e:	3b15      	subs	r3, #21
 8011190:	f023 0303 	bic.w	r3, r3, #3
 8011194:	3304      	adds	r3, #4
 8011196:	42a6      	cmp	r6, r4
 8011198:	bf38      	it	cc
 801119a:	2304      	movcc	r3, #4
 801119c:	441d      	add	r5, r3
 801119e:	445b      	add	r3, fp
 80111a0:	462c      	mov	r4, r5
 80111a2:	461e      	mov	r6, r3
 80111a4:	4544      	cmp	r4, r8
 80111a6:	d30e      	bcc.n	80111c6 <__mdiff+0xfe>
 80111a8:	f108 0103 	add.w	r1, r8, #3
 80111ac:	1b49      	subs	r1, r1, r5
 80111ae:	3d03      	subs	r5, #3
 80111b0:	f021 0103 	bic.w	r1, r1, #3
 80111b4:	45a8      	cmp	r8, r5
 80111b6:	bf38      	it	cc
 80111b8:	2100      	movcc	r1, #0
 80111ba:	440b      	add	r3, r1
 80111bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80111c0:	b199      	cbz	r1, 80111ea <__mdiff+0x122>
 80111c2:	6117      	str	r7, [r2, #16]
 80111c4:	e79a      	b.n	80110fc <__mdiff+0x34>
 80111c6:	f854 1b04 	ldr.w	r1, [r4], #4
 80111ca:	46e6      	mov	lr, ip
 80111cc:	fa1f fc81 	uxth.w	ip, r1
 80111d0:	0c08      	lsrs	r0, r1, #16
 80111d2:	4471      	add	r1, lr
 80111d4:	44f4      	add	ip, lr
 80111d6:	b289      	uxth	r1, r1
 80111d8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80111dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80111e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80111e4:	f846 1b04 	str.w	r1, [r6], #4
 80111e8:	e7dc      	b.n	80111a4 <__mdiff+0xdc>
 80111ea:	3f01      	subs	r7, #1
 80111ec:	e7e6      	b.n	80111bc <__mdiff+0xf4>
 80111ee:	bf00      	nop
 80111f0:	08013d0b 	.word	0x08013d0b
 80111f4:	08013d1c 	.word	0x08013d1c

080111f8 <__ulp>:
 80111f8:	b082      	sub	sp, #8
 80111fa:	4b11      	ldr	r3, [pc, #68]	@ (8011240 <__ulp+0x48>)
 80111fc:	ed8d 0b00 	vstr	d0, [sp]
 8011200:	9a01      	ldr	r2, [sp, #4]
 8011202:	4013      	ands	r3, r2
 8011204:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011208:	2b00      	cmp	r3, #0
 801120a:	dc08      	bgt.n	801121e <__ulp+0x26>
 801120c:	425b      	negs	r3, r3
 801120e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011212:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011216:	da04      	bge.n	8011222 <__ulp+0x2a>
 8011218:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801121c:	4113      	asrs	r3, r2
 801121e:	2200      	movs	r2, #0
 8011220:	e008      	b.n	8011234 <__ulp+0x3c>
 8011222:	f1a2 0314 	sub.w	r3, r2, #20
 8011226:	2b1e      	cmp	r3, #30
 8011228:	bfd6      	itet	le
 801122a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801122e:	2201      	movgt	r2, #1
 8011230:	40da      	lsrle	r2, r3
 8011232:	2300      	movs	r3, #0
 8011234:	4619      	mov	r1, r3
 8011236:	4610      	mov	r0, r2
 8011238:	ec41 0b10 	vmov	d0, r0, r1
 801123c:	b002      	add	sp, #8
 801123e:	4770      	bx	lr
 8011240:	7ff00000 	.word	0x7ff00000

08011244 <__b2d>:
 8011244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011248:	6906      	ldr	r6, [r0, #16]
 801124a:	f100 0814 	add.w	r8, r0, #20
 801124e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011252:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011256:	1f37      	subs	r7, r6, #4
 8011258:	4610      	mov	r0, r2
 801125a:	f7ff fd47 	bl	8010cec <__hi0bits>
 801125e:	f1c0 0320 	rsb	r3, r0, #32
 8011262:	280a      	cmp	r0, #10
 8011264:	600b      	str	r3, [r1, #0]
 8011266:	491d      	ldr	r1, [pc, #116]	@ (80112dc <__b2d+0x98>)
 8011268:	dc16      	bgt.n	8011298 <__b2d+0x54>
 801126a:	f1c0 0c0b 	rsb	ip, r0, #11
 801126e:	45b8      	cmp	r8, r7
 8011270:	f100 0015 	add.w	r0, r0, #21
 8011274:	fa22 f30c 	lsr.w	r3, r2, ip
 8011278:	fa02 f000 	lsl.w	r0, r2, r0
 801127c:	ea43 0501 	orr.w	r5, r3, r1
 8011280:	bf34      	ite	cc
 8011282:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011286:	2300      	movcs	r3, #0
 8011288:	fa23 f30c 	lsr.w	r3, r3, ip
 801128c:	4303      	orrs	r3, r0
 801128e:	461c      	mov	r4, r3
 8011290:	ec45 4b10 	vmov	d0, r4, r5
 8011294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011298:	45b8      	cmp	r8, r7
 801129a:	bf3a      	itte	cc
 801129c:	f1a6 0708 	subcc.w	r7, r6, #8
 80112a0:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80112a4:	2300      	movcs	r3, #0
 80112a6:	380b      	subs	r0, #11
 80112a8:	d014      	beq.n	80112d4 <__b2d+0x90>
 80112aa:	f1c0 0120 	rsb	r1, r0, #32
 80112ae:	4082      	lsls	r2, r0
 80112b0:	4547      	cmp	r7, r8
 80112b2:	fa23 f401 	lsr.w	r4, r3, r1
 80112b6:	fa03 f300 	lsl.w	r3, r3, r0
 80112ba:	ea42 0204 	orr.w	r2, r2, r4
 80112be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80112c2:	bf8c      	ite	hi
 80112c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80112c8:	2200      	movls	r2, #0
 80112ca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80112ce:	40ca      	lsrs	r2, r1
 80112d0:	4313      	orrs	r3, r2
 80112d2:	e7dc      	b.n	801128e <__b2d+0x4a>
 80112d4:	ea42 0501 	orr.w	r5, r2, r1
 80112d8:	e7d9      	b.n	801128e <__b2d+0x4a>
 80112da:	bf00      	nop
 80112dc:	3ff00000 	.word	0x3ff00000

080112e0 <__d2b>:
 80112e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80112e4:	460f      	mov	r7, r1
 80112e6:	2101      	movs	r1, #1
 80112e8:	4616      	mov	r6, r2
 80112ea:	ec59 8b10 	vmov	r8, r9, d0
 80112ee:	f7ff fc09 	bl	8010b04 <_Balloc>
 80112f2:	4604      	mov	r4, r0
 80112f4:	b930      	cbnz	r0, 8011304 <__d2b+0x24>
 80112f6:	4602      	mov	r2, r0
 80112f8:	4b23      	ldr	r3, [pc, #140]	@ (8011388 <__d2b+0xa8>)
 80112fa:	f240 310f 	movw	r1, #783	@ 0x30f
 80112fe:	4823      	ldr	r0, [pc, #140]	@ (801138c <__d2b+0xac>)
 8011300:	f001 fce6 	bl	8012cd0 <__assert_func>
 8011304:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011308:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801130c:	b10d      	cbz	r5, 8011312 <__d2b+0x32>
 801130e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011312:	9301      	str	r3, [sp, #4]
 8011314:	f1b8 0300 	subs.w	r3, r8, #0
 8011318:	d023      	beq.n	8011362 <__d2b+0x82>
 801131a:	4668      	mov	r0, sp
 801131c:	9300      	str	r3, [sp, #0]
 801131e:	f7ff fd04 	bl	8010d2a <__lo0bits>
 8011322:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011326:	b1d0      	cbz	r0, 801135e <__d2b+0x7e>
 8011328:	f1c0 0320 	rsb	r3, r0, #32
 801132c:	fa02 f303 	lsl.w	r3, r2, r3
 8011330:	40c2      	lsrs	r2, r0
 8011332:	430b      	orrs	r3, r1
 8011334:	9201      	str	r2, [sp, #4]
 8011336:	6163      	str	r3, [r4, #20]
 8011338:	9b01      	ldr	r3, [sp, #4]
 801133a:	2b00      	cmp	r3, #0
 801133c:	61a3      	str	r3, [r4, #24]
 801133e:	bf0c      	ite	eq
 8011340:	2201      	moveq	r2, #1
 8011342:	2202      	movne	r2, #2
 8011344:	6122      	str	r2, [r4, #16]
 8011346:	b1a5      	cbz	r5, 8011372 <__d2b+0x92>
 8011348:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801134c:	4405      	add	r5, r0
 801134e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011352:	603d      	str	r5, [r7, #0]
 8011354:	6030      	str	r0, [r6, #0]
 8011356:	4620      	mov	r0, r4
 8011358:	b003      	add	sp, #12
 801135a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801135e:	6161      	str	r1, [r4, #20]
 8011360:	e7ea      	b.n	8011338 <__d2b+0x58>
 8011362:	a801      	add	r0, sp, #4
 8011364:	f7ff fce1 	bl	8010d2a <__lo0bits>
 8011368:	9b01      	ldr	r3, [sp, #4]
 801136a:	3020      	adds	r0, #32
 801136c:	2201      	movs	r2, #1
 801136e:	6163      	str	r3, [r4, #20]
 8011370:	e7e8      	b.n	8011344 <__d2b+0x64>
 8011372:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011376:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801137a:	6038      	str	r0, [r7, #0]
 801137c:	6918      	ldr	r0, [r3, #16]
 801137e:	f7ff fcb5 	bl	8010cec <__hi0bits>
 8011382:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011386:	e7e5      	b.n	8011354 <__d2b+0x74>
 8011388:	08013d0b 	.word	0x08013d0b
 801138c:	08013d1c 	.word	0x08013d1c

08011390 <__ratio>:
 8011390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011394:	b085      	sub	sp, #20
 8011396:	e9cd 1000 	strd	r1, r0, [sp]
 801139a:	a902      	add	r1, sp, #8
 801139c:	f7ff ff52 	bl	8011244 <__b2d>
 80113a0:	a903      	add	r1, sp, #12
 80113a2:	9800      	ldr	r0, [sp, #0]
 80113a4:	ec55 4b10 	vmov	r4, r5, d0
 80113a8:	f7ff ff4c 	bl	8011244 <__b2d>
 80113ac:	9b01      	ldr	r3, [sp, #4]
 80113ae:	462f      	mov	r7, r5
 80113b0:	4620      	mov	r0, r4
 80113b2:	6919      	ldr	r1, [r3, #16]
 80113b4:	9b00      	ldr	r3, [sp, #0]
 80113b6:	691b      	ldr	r3, [r3, #16]
 80113b8:	1ac9      	subs	r1, r1, r3
 80113ba:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80113be:	ec5b ab10 	vmov	sl, fp, d0
 80113c2:	1a9b      	subs	r3, r3, r2
 80113c4:	46d9      	mov	r9, fp
 80113c6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	bfcd      	iteet	gt
 80113ce:	462a      	movgt	r2, r5
 80113d0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80113d4:	465a      	movle	r2, fp
 80113d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80113da:	bfd8      	it	le
 80113dc:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80113e0:	4652      	mov	r2, sl
 80113e2:	4639      	mov	r1, r7
 80113e4:	464b      	mov	r3, r9
 80113e6:	f7ef fa4b 	bl	8000880 <__aeabi_ddiv>
 80113ea:	ec41 0b10 	vmov	d0, r0, r1
 80113ee:	b005      	add	sp, #20
 80113f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080113f4 <__copybits>:
 80113f4:	3901      	subs	r1, #1
 80113f6:	f102 0314 	add.w	r3, r2, #20
 80113fa:	1149      	asrs	r1, r1, #5
 80113fc:	b570      	push	{r4, r5, r6, lr}
 80113fe:	3101      	adds	r1, #1
 8011400:	6914      	ldr	r4, [r2, #16]
 8011402:	1f05      	subs	r5, r0, #4
 8011404:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011408:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801140c:	42a3      	cmp	r3, r4
 801140e:	d30c      	bcc.n	801142a <__copybits+0x36>
 8011410:	1aa3      	subs	r3, r4, r2
 8011412:	3211      	adds	r2, #17
 8011414:	3b11      	subs	r3, #17
 8011416:	f023 0303 	bic.w	r3, r3, #3
 801141a:	42a2      	cmp	r2, r4
 801141c:	bf88      	it	hi
 801141e:	2300      	movhi	r3, #0
 8011420:	4418      	add	r0, r3
 8011422:	2300      	movs	r3, #0
 8011424:	4288      	cmp	r0, r1
 8011426:	d305      	bcc.n	8011434 <__copybits+0x40>
 8011428:	bd70      	pop	{r4, r5, r6, pc}
 801142a:	f853 6b04 	ldr.w	r6, [r3], #4
 801142e:	f845 6f04 	str.w	r6, [r5, #4]!
 8011432:	e7eb      	b.n	801140c <__copybits+0x18>
 8011434:	f840 3b04 	str.w	r3, [r0], #4
 8011438:	e7f4      	b.n	8011424 <__copybits+0x30>

0801143a <__any_on>:
 801143a:	f100 0214 	add.w	r2, r0, #20
 801143e:	114b      	asrs	r3, r1, #5
 8011440:	6900      	ldr	r0, [r0, #16]
 8011442:	4298      	cmp	r0, r3
 8011444:	b510      	push	{r4, lr}
 8011446:	db11      	blt.n	801146c <__any_on+0x32>
 8011448:	dd0a      	ble.n	8011460 <__any_on+0x26>
 801144a:	f011 011f 	ands.w	r1, r1, #31
 801144e:	d007      	beq.n	8011460 <__any_on+0x26>
 8011450:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011454:	fa24 f001 	lsr.w	r0, r4, r1
 8011458:	fa00 f101 	lsl.w	r1, r0, r1
 801145c:	428c      	cmp	r4, r1
 801145e:	d10b      	bne.n	8011478 <__any_on+0x3e>
 8011460:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011464:	4293      	cmp	r3, r2
 8011466:	d803      	bhi.n	8011470 <__any_on+0x36>
 8011468:	2000      	movs	r0, #0
 801146a:	bd10      	pop	{r4, pc}
 801146c:	4603      	mov	r3, r0
 801146e:	e7f7      	b.n	8011460 <__any_on+0x26>
 8011470:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011474:	2900      	cmp	r1, #0
 8011476:	d0f5      	beq.n	8011464 <__any_on+0x2a>
 8011478:	2001      	movs	r0, #1
 801147a:	e7f6      	b.n	801146a <__any_on+0x30>

0801147c <sulp>:
 801147c:	b570      	push	{r4, r5, r6, lr}
 801147e:	4604      	mov	r4, r0
 8011480:	460d      	mov	r5, r1
 8011482:	4616      	mov	r6, r2
 8011484:	ec45 4b10 	vmov	d0, r4, r5
 8011488:	f7ff feb6 	bl	80111f8 <__ulp>
 801148c:	ec51 0b10 	vmov	r0, r1, d0
 8011490:	b17e      	cbz	r6, 80114b2 <sulp+0x36>
 8011492:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011496:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801149a:	2b00      	cmp	r3, #0
 801149c:	dd09      	ble.n	80114b2 <sulp+0x36>
 801149e:	051b      	lsls	r3, r3, #20
 80114a0:	2400      	movs	r4, #0
 80114a2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80114a6:	4622      	mov	r2, r4
 80114a8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80114ac:	462b      	mov	r3, r5
 80114ae:	f7ef f8bd 	bl	800062c <__aeabi_dmul>
 80114b2:	ec41 0b10 	vmov	d0, r0, r1
 80114b6:	bd70      	pop	{r4, r5, r6, pc}

080114b8 <_strtod_l>:
 80114b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114bc:	b09f      	sub	sp, #124	@ 0x7c
 80114be:	460c      	mov	r4, r1
 80114c0:	f04f 0a00 	mov.w	sl, #0
 80114c4:	f04f 0b00 	mov.w	fp, #0
 80114c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80114ca:	2200      	movs	r2, #0
 80114cc:	9005      	str	r0, [sp, #20]
 80114ce:	921a      	str	r2, [sp, #104]	@ 0x68
 80114d0:	460a      	mov	r2, r1
 80114d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80114d4:	7811      	ldrb	r1, [r2, #0]
 80114d6:	292b      	cmp	r1, #43	@ 0x2b
 80114d8:	d04a      	beq.n	8011570 <_strtod_l+0xb8>
 80114da:	d838      	bhi.n	801154e <_strtod_l+0x96>
 80114dc:	290d      	cmp	r1, #13
 80114de:	d832      	bhi.n	8011546 <_strtod_l+0x8e>
 80114e0:	2908      	cmp	r1, #8
 80114e2:	d832      	bhi.n	801154a <_strtod_l+0x92>
 80114e4:	2900      	cmp	r1, #0
 80114e6:	d03b      	beq.n	8011560 <_strtod_l+0xa8>
 80114e8:	2200      	movs	r2, #0
 80114ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 80114ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80114ee:	782a      	ldrb	r2, [r5, #0]
 80114f0:	2a30      	cmp	r2, #48	@ 0x30
 80114f2:	f040 80b3 	bne.w	801165c <_strtod_l+0x1a4>
 80114f6:	786a      	ldrb	r2, [r5, #1]
 80114f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80114fc:	2a58      	cmp	r2, #88	@ 0x58
 80114fe:	d16e      	bne.n	80115de <_strtod_l+0x126>
 8011500:	9302      	str	r3, [sp, #8]
 8011502:	a919      	add	r1, sp, #100	@ 0x64
 8011504:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011506:	4a90      	ldr	r2, [pc, #576]	@ (8011748 <_strtod_l+0x290>)
 8011508:	9301      	str	r3, [sp, #4]
 801150a:	ab1a      	add	r3, sp, #104	@ 0x68
 801150c:	9805      	ldr	r0, [sp, #20]
 801150e:	9300      	str	r3, [sp, #0]
 8011510:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011512:	f001 fc75 	bl	8012e00 <__gethex>
 8011516:	f010 060f 	ands.w	r6, r0, #15
 801151a:	4604      	mov	r4, r0
 801151c:	d005      	beq.n	801152a <_strtod_l+0x72>
 801151e:	2e06      	cmp	r6, #6
 8011520:	d128      	bne.n	8011574 <_strtod_l+0xbc>
 8011522:	3501      	adds	r5, #1
 8011524:	2300      	movs	r3, #0
 8011526:	9519      	str	r5, [sp, #100]	@ 0x64
 8011528:	930b      	str	r3, [sp, #44]	@ 0x2c
 801152a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801152c:	2b00      	cmp	r3, #0
 801152e:	f040 858e 	bne.w	801204e <_strtod_l+0xb96>
 8011532:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011534:	b1cb      	cbz	r3, 801156a <_strtod_l+0xb2>
 8011536:	4652      	mov	r2, sl
 8011538:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801153c:	ec43 2b10 	vmov	d0, r2, r3
 8011540:	b01f      	add	sp, #124	@ 0x7c
 8011542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011546:	2920      	cmp	r1, #32
 8011548:	d1ce      	bne.n	80114e8 <_strtod_l+0x30>
 801154a:	3201      	adds	r2, #1
 801154c:	e7c1      	b.n	80114d2 <_strtod_l+0x1a>
 801154e:	292d      	cmp	r1, #45	@ 0x2d
 8011550:	d1ca      	bne.n	80114e8 <_strtod_l+0x30>
 8011552:	2101      	movs	r1, #1
 8011554:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011556:	1c51      	adds	r1, r2, #1
 8011558:	9119      	str	r1, [sp, #100]	@ 0x64
 801155a:	7852      	ldrb	r2, [r2, #1]
 801155c:	2a00      	cmp	r2, #0
 801155e:	d1c5      	bne.n	80114ec <_strtod_l+0x34>
 8011560:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011562:	9419      	str	r4, [sp, #100]	@ 0x64
 8011564:	2b00      	cmp	r3, #0
 8011566:	f040 8570 	bne.w	801204a <_strtod_l+0xb92>
 801156a:	4652      	mov	r2, sl
 801156c:	465b      	mov	r3, fp
 801156e:	e7e5      	b.n	801153c <_strtod_l+0x84>
 8011570:	2100      	movs	r1, #0
 8011572:	e7ef      	b.n	8011554 <_strtod_l+0x9c>
 8011574:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011576:	b13a      	cbz	r2, 8011588 <_strtod_l+0xd0>
 8011578:	2135      	movs	r1, #53	@ 0x35
 801157a:	a81c      	add	r0, sp, #112	@ 0x70
 801157c:	f7ff ff3a 	bl	80113f4 <__copybits>
 8011580:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011582:	9805      	ldr	r0, [sp, #20]
 8011584:	f7ff fafe 	bl	8010b84 <_Bfree>
 8011588:	3e01      	subs	r6, #1
 801158a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801158c:	2e04      	cmp	r6, #4
 801158e:	d806      	bhi.n	801159e <_strtod_l+0xe6>
 8011590:	e8df f006 	tbb	[pc, r6]
 8011594:	201d0314 	.word	0x201d0314
 8011598:	14          	.byte	0x14
 8011599:	00          	.byte	0x00
 801159a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801159e:	05e1      	lsls	r1, r4, #23
 80115a0:	bf48      	it	mi
 80115a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80115a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80115aa:	0d1b      	lsrs	r3, r3, #20
 80115ac:	051b      	lsls	r3, r3, #20
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d1bb      	bne.n	801152a <_strtod_l+0x72>
 80115b2:	f7fe fbbd 	bl	800fd30 <__errno>
 80115b6:	2322      	movs	r3, #34	@ 0x22
 80115b8:	6003      	str	r3, [r0, #0]
 80115ba:	e7b6      	b.n	801152a <_strtod_l+0x72>
 80115bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80115c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80115c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80115c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80115cc:	e7e7      	b.n	801159e <_strtod_l+0xe6>
 80115ce:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8011750 <_strtod_l+0x298>
 80115d2:	e7e4      	b.n	801159e <_strtod_l+0xe6>
 80115d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80115d8:	f04f 3aff 	mov.w	sl, #4294967295
 80115dc:	e7df      	b.n	801159e <_strtod_l+0xe6>
 80115de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80115e0:	1c5a      	adds	r2, r3, #1
 80115e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80115e4:	785b      	ldrb	r3, [r3, #1]
 80115e6:	2b30      	cmp	r3, #48	@ 0x30
 80115e8:	d0f9      	beq.n	80115de <_strtod_l+0x126>
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d09d      	beq.n	801152a <_strtod_l+0x72>
 80115ee:	2301      	movs	r3, #1
 80115f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80115f2:	220a      	movs	r2, #10
 80115f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80115f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80115f8:	2300      	movs	r3, #0
 80115fa:	461f      	mov	r7, r3
 80115fc:	9308      	str	r3, [sp, #32]
 80115fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8011600:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011602:	7805      	ldrb	r5, [r0, #0]
 8011604:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8011608:	b2d9      	uxtb	r1, r3
 801160a:	2909      	cmp	r1, #9
 801160c:	d928      	bls.n	8011660 <_strtod_l+0x1a8>
 801160e:	2201      	movs	r2, #1
 8011610:	494e      	ldr	r1, [pc, #312]	@ (801174c <_strtod_l+0x294>)
 8011612:	f001 fb43 	bl	8012c9c <strncmp>
 8011616:	2800      	cmp	r0, #0
 8011618:	d033      	beq.n	8011682 <_strtod_l+0x1ca>
 801161a:	2000      	movs	r0, #0
 801161c:	462a      	mov	r2, r5
 801161e:	463d      	mov	r5, r7
 8011620:	4681      	mov	r9, r0
 8011622:	4603      	mov	r3, r0
 8011624:	2a65      	cmp	r2, #101	@ 0x65
 8011626:	d001      	beq.n	801162c <_strtod_l+0x174>
 8011628:	2a45      	cmp	r2, #69	@ 0x45
 801162a:	d114      	bne.n	8011656 <_strtod_l+0x19e>
 801162c:	b91d      	cbnz	r5, 8011636 <_strtod_l+0x17e>
 801162e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011630:	4302      	orrs	r2, r0
 8011632:	d095      	beq.n	8011560 <_strtod_l+0xa8>
 8011634:	2500      	movs	r5, #0
 8011636:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011638:	1c62      	adds	r2, r4, #1
 801163a:	9219      	str	r2, [sp, #100]	@ 0x64
 801163c:	7862      	ldrb	r2, [r4, #1]
 801163e:	2a2b      	cmp	r2, #43	@ 0x2b
 8011640:	d078      	beq.n	8011734 <_strtod_l+0x27c>
 8011642:	2a2d      	cmp	r2, #45	@ 0x2d
 8011644:	d07c      	beq.n	8011740 <_strtod_l+0x288>
 8011646:	f04f 0c00 	mov.w	ip, #0
 801164a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801164e:	2909      	cmp	r1, #9
 8011650:	f240 8084 	bls.w	801175c <_strtod_l+0x2a4>
 8011654:	9419      	str	r4, [sp, #100]	@ 0x64
 8011656:	f04f 0800 	mov.w	r8, #0
 801165a:	e0a4      	b.n	80117a6 <_strtod_l+0x2ee>
 801165c:	2300      	movs	r3, #0
 801165e:	e7c7      	b.n	80115f0 <_strtod_l+0x138>
 8011660:	2f08      	cmp	r7, #8
 8011662:	f100 0001 	add.w	r0, r0, #1
 8011666:	f107 0701 	add.w	r7, r7, #1
 801166a:	bfd5      	itete	le
 801166c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801166e:	9908      	ldrgt	r1, [sp, #32]
 8011670:	fb02 3301 	mlale	r3, r2, r1, r3
 8011674:	fb02 3301 	mlagt	r3, r2, r1, r3
 8011678:	bfd4      	ite	le
 801167a:	930a      	strle	r3, [sp, #40]	@ 0x28
 801167c:	9308      	strgt	r3, [sp, #32]
 801167e:	9019      	str	r0, [sp, #100]	@ 0x64
 8011680:	e7be      	b.n	8011600 <_strtod_l+0x148>
 8011682:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011684:	1c5a      	adds	r2, r3, #1
 8011686:	9219      	str	r2, [sp, #100]	@ 0x64
 8011688:	785a      	ldrb	r2, [r3, #1]
 801168a:	b37f      	cbz	r7, 80116ec <_strtod_l+0x234>
 801168c:	4681      	mov	r9, r0
 801168e:	463d      	mov	r5, r7
 8011690:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8011694:	2b09      	cmp	r3, #9
 8011696:	d912      	bls.n	80116be <_strtod_l+0x206>
 8011698:	2301      	movs	r3, #1
 801169a:	e7c3      	b.n	8011624 <_strtod_l+0x16c>
 801169c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801169e:	3001      	adds	r0, #1
 80116a0:	1c5a      	adds	r2, r3, #1
 80116a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80116a4:	785a      	ldrb	r2, [r3, #1]
 80116a6:	2a30      	cmp	r2, #48	@ 0x30
 80116a8:	d0f8      	beq.n	801169c <_strtod_l+0x1e4>
 80116aa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80116ae:	2b08      	cmp	r3, #8
 80116b0:	f200 84d2 	bhi.w	8012058 <_strtod_l+0xba0>
 80116b4:	4681      	mov	r9, r0
 80116b6:	2000      	movs	r0, #0
 80116b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80116ba:	4605      	mov	r5, r0
 80116bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80116be:	3a30      	subs	r2, #48	@ 0x30
 80116c0:	f100 0301 	add.w	r3, r0, #1
 80116c4:	d02a      	beq.n	801171c <_strtod_l+0x264>
 80116c6:	4499      	add	r9, r3
 80116c8:	eb00 0c05 	add.w	ip, r0, r5
 80116cc:	462b      	mov	r3, r5
 80116ce:	210a      	movs	r1, #10
 80116d0:	4563      	cmp	r3, ip
 80116d2:	d10d      	bne.n	80116f0 <_strtod_l+0x238>
 80116d4:	1c69      	adds	r1, r5, #1
 80116d6:	4401      	add	r1, r0
 80116d8:	4428      	add	r0, r5
 80116da:	2808      	cmp	r0, #8
 80116dc:	dc16      	bgt.n	801170c <_strtod_l+0x254>
 80116de:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80116e0:	230a      	movs	r3, #10
 80116e2:	fb03 2300 	mla	r3, r3, r0, r2
 80116e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80116e8:	2300      	movs	r3, #0
 80116ea:	e018      	b.n	801171e <_strtod_l+0x266>
 80116ec:	4638      	mov	r0, r7
 80116ee:	e7da      	b.n	80116a6 <_strtod_l+0x1ee>
 80116f0:	2b08      	cmp	r3, #8
 80116f2:	f103 0301 	add.w	r3, r3, #1
 80116f6:	dc03      	bgt.n	8011700 <_strtod_l+0x248>
 80116f8:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80116fa:	434e      	muls	r6, r1
 80116fc:	960a      	str	r6, [sp, #40]	@ 0x28
 80116fe:	e7e7      	b.n	80116d0 <_strtod_l+0x218>
 8011700:	2b10      	cmp	r3, #16
 8011702:	bfde      	ittt	le
 8011704:	9e08      	ldrle	r6, [sp, #32]
 8011706:	434e      	mulle	r6, r1
 8011708:	9608      	strle	r6, [sp, #32]
 801170a:	e7e1      	b.n	80116d0 <_strtod_l+0x218>
 801170c:	280f      	cmp	r0, #15
 801170e:	dceb      	bgt.n	80116e8 <_strtod_l+0x230>
 8011710:	9808      	ldr	r0, [sp, #32]
 8011712:	230a      	movs	r3, #10
 8011714:	fb03 2300 	mla	r3, r3, r0, r2
 8011718:	9308      	str	r3, [sp, #32]
 801171a:	e7e5      	b.n	80116e8 <_strtod_l+0x230>
 801171c:	4629      	mov	r1, r5
 801171e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011720:	460d      	mov	r5, r1
 8011722:	1c50      	adds	r0, r2, #1
 8011724:	9019      	str	r0, [sp, #100]	@ 0x64
 8011726:	4618      	mov	r0, r3
 8011728:	7852      	ldrb	r2, [r2, #1]
 801172a:	e7b1      	b.n	8011690 <_strtod_l+0x1d8>
 801172c:	f04f 0900 	mov.w	r9, #0
 8011730:	2301      	movs	r3, #1
 8011732:	e77c      	b.n	801162e <_strtod_l+0x176>
 8011734:	f04f 0c00 	mov.w	ip, #0
 8011738:	1ca2      	adds	r2, r4, #2
 801173a:	9219      	str	r2, [sp, #100]	@ 0x64
 801173c:	78a2      	ldrb	r2, [r4, #2]
 801173e:	e784      	b.n	801164a <_strtod_l+0x192>
 8011740:	f04f 0c01 	mov.w	ip, #1
 8011744:	e7f8      	b.n	8011738 <_strtod_l+0x280>
 8011746:	bf00      	nop
 8011748:	08013e90 	.word	0x08013e90
 801174c:	08013e78 	.word	0x08013e78
 8011750:	7ff00000 	.word	0x7ff00000
 8011754:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011756:	1c51      	adds	r1, r2, #1
 8011758:	9119      	str	r1, [sp, #100]	@ 0x64
 801175a:	7852      	ldrb	r2, [r2, #1]
 801175c:	2a30      	cmp	r2, #48	@ 0x30
 801175e:	d0f9      	beq.n	8011754 <_strtod_l+0x29c>
 8011760:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8011764:	2908      	cmp	r1, #8
 8011766:	f63f af76 	bhi.w	8011656 <_strtod_l+0x19e>
 801176a:	3a30      	subs	r2, #48	@ 0x30
 801176c:	f04f 080a 	mov.w	r8, #10
 8011770:	920e      	str	r2, [sp, #56]	@ 0x38
 8011772:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011774:	920f      	str	r2, [sp, #60]	@ 0x3c
 8011776:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011778:	1c56      	adds	r6, r2, #1
 801177a:	9619      	str	r6, [sp, #100]	@ 0x64
 801177c:	7852      	ldrb	r2, [r2, #1]
 801177e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8011782:	f1be 0f09 	cmp.w	lr, #9
 8011786:	d939      	bls.n	80117fc <_strtod_l+0x344>
 8011788:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801178a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801178e:	1a76      	subs	r6, r6, r1
 8011790:	2e08      	cmp	r6, #8
 8011792:	dc03      	bgt.n	801179c <_strtod_l+0x2e4>
 8011794:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011796:	4588      	cmp	r8, r1
 8011798:	bfa8      	it	ge
 801179a:	4688      	movge	r8, r1
 801179c:	f1bc 0f00 	cmp.w	ip, #0
 80117a0:	d001      	beq.n	80117a6 <_strtod_l+0x2ee>
 80117a2:	f1c8 0800 	rsb	r8, r8, #0
 80117a6:	2d00      	cmp	r5, #0
 80117a8:	d14e      	bne.n	8011848 <_strtod_l+0x390>
 80117aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80117ac:	4308      	orrs	r0, r1
 80117ae:	f47f aebc 	bne.w	801152a <_strtod_l+0x72>
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	f47f aed4 	bne.w	8011560 <_strtod_l+0xa8>
 80117b8:	2a69      	cmp	r2, #105	@ 0x69
 80117ba:	d028      	beq.n	801180e <_strtod_l+0x356>
 80117bc:	dc25      	bgt.n	801180a <_strtod_l+0x352>
 80117be:	2a49      	cmp	r2, #73	@ 0x49
 80117c0:	d025      	beq.n	801180e <_strtod_l+0x356>
 80117c2:	2a4e      	cmp	r2, #78	@ 0x4e
 80117c4:	f47f aecc 	bne.w	8011560 <_strtod_l+0xa8>
 80117c8:	499b      	ldr	r1, [pc, #620]	@ (8011a38 <_strtod_l+0x580>)
 80117ca:	a819      	add	r0, sp, #100	@ 0x64
 80117cc:	f001 fd38 	bl	8013240 <__match>
 80117d0:	2800      	cmp	r0, #0
 80117d2:	f43f aec5 	beq.w	8011560 <_strtod_l+0xa8>
 80117d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80117d8:	781b      	ldrb	r3, [r3, #0]
 80117da:	2b28      	cmp	r3, #40	@ 0x28
 80117dc:	d12e      	bne.n	801183c <_strtod_l+0x384>
 80117de:	aa1c      	add	r2, sp, #112	@ 0x70
 80117e0:	4996      	ldr	r1, [pc, #600]	@ (8011a3c <_strtod_l+0x584>)
 80117e2:	a819      	add	r0, sp, #100	@ 0x64
 80117e4:	f001 fd40 	bl	8013268 <__hexnan>
 80117e8:	2805      	cmp	r0, #5
 80117ea:	d127      	bne.n	801183c <_strtod_l+0x384>
 80117ec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80117ee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80117f2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80117f6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80117fa:	e696      	b.n	801152a <_strtod_l+0x72>
 80117fc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80117fe:	fb08 2101 	mla	r1, r8, r1, r2
 8011802:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8011806:	920e      	str	r2, [sp, #56]	@ 0x38
 8011808:	e7b5      	b.n	8011776 <_strtod_l+0x2be>
 801180a:	2a6e      	cmp	r2, #110	@ 0x6e
 801180c:	e7da      	b.n	80117c4 <_strtod_l+0x30c>
 801180e:	498c      	ldr	r1, [pc, #560]	@ (8011a40 <_strtod_l+0x588>)
 8011810:	a819      	add	r0, sp, #100	@ 0x64
 8011812:	f001 fd15 	bl	8013240 <__match>
 8011816:	2800      	cmp	r0, #0
 8011818:	f43f aea2 	beq.w	8011560 <_strtod_l+0xa8>
 801181c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801181e:	a819      	add	r0, sp, #100	@ 0x64
 8011820:	4988      	ldr	r1, [pc, #544]	@ (8011a44 <_strtod_l+0x58c>)
 8011822:	3b01      	subs	r3, #1
 8011824:	9319      	str	r3, [sp, #100]	@ 0x64
 8011826:	f001 fd0b 	bl	8013240 <__match>
 801182a:	b910      	cbnz	r0, 8011832 <_strtod_l+0x37a>
 801182c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801182e:	3301      	adds	r3, #1
 8011830:	9319      	str	r3, [sp, #100]	@ 0x64
 8011832:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8011a54 <_strtod_l+0x59c>
 8011836:	f04f 0a00 	mov.w	sl, #0
 801183a:	e676      	b.n	801152a <_strtod_l+0x72>
 801183c:	4882      	ldr	r0, [pc, #520]	@ (8011a48 <_strtod_l+0x590>)
 801183e:	f001 fa3f 	bl	8012cc0 <nan>
 8011842:	ec5b ab10 	vmov	sl, fp, d0
 8011846:	e670      	b.n	801152a <_strtod_l+0x72>
 8011848:	eba8 0309 	sub.w	r3, r8, r9
 801184c:	2f00      	cmp	r7, #0
 801184e:	bf08      	it	eq
 8011850:	462f      	moveq	r7, r5
 8011852:	2d10      	cmp	r5, #16
 8011854:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8011856:	462c      	mov	r4, r5
 8011858:	9309      	str	r3, [sp, #36]	@ 0x24
 801185a:	bfa8      	it	ge
 801185c:	2410      	movge	r4, #16
 801185e:	f7ee fe6b 	bl	8000538 <__aeabi_ui2d>
 8011862:	2d09      	cmp	r5, #9
 8011864:	4682      	mov	sl, r0
 8011866:	468b      	mov	fp, r1
 8011868:	dc13      	bgt.n	8011892 <_strtod_l+0x3da>
 801186a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801186c:	2b00      	cmp	r3, #0
 801186e:	f43f ae5c 	beq.w	801152a <_strtod_l+0x72>
 8011872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011874:	dd78      	ble.n	8011968 <_strtod_l+0x4b0>
 8011876:	2b16      	cmp	r3, #22
 8011878:	dc5f      	bgt.n	801193a <_strtod_l+0x482>
 801187a:	4974      	ldr	r1, [pc, #464]	@ (8011a4c <_strtod_l+0x594>)
 801187c:	4652      	mov	r2, sl
 801187e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011882:	465b      	mov	r3, fp
 8011884:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011888:	f7ee fed0 	bl	800062c <__aeabi_dmul>
 801188c:	4682      	mov	sl, r0
 801188e:	468b      	mov	fp, r1
 8011890:	e64b      	b.n	801152a <_strtod_l+0x72>
 8011892:	4b6e      	ldr	r3, [pc, #440]	@ (8011a4c <_strtod_l+0x594>)
 8011894:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011898:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801189c:	f7ee fec6 	bl	800062c <__aeabi_dmul>
 80118a0:	4682      	mov	sl, r0
 80118a2:	468b      	mov	fp, r1
 80118a4:	9808      	ldr	r0, [sp, #32]
 80118a6:	f7ee fe47 	bl	8000538 <__aeabi_ui2d>
 80118aa:	4602      	mov	r2, r0
 80118ac:	460b      	mov	r3, r1
 80118ae:	4650      	mov	r0, sl
 80118b0:	4659      	mov	r1, fp
 80118b2:	f7ee fd05 	bl	80002c0 <__adddf3>
 80118b6:	2d0f      	cmp	r5, #15
 80118b8:	4682      	mov	sl, r0
 80118ba:	468b      	mov	fp, r1
 80118bc:	ddd5      	ble.n	801186a <_strtod_l+0x3b2>
 80118be:	1b2c      	subs	r4, r5, r4
 80118c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118c2:	441c      	add	r4, r3
 80118c4:	2c00      	cmp	r4, #0
 80118c6:	f340 8096 	ble.w	80119f6 <_strtod_l+0x53e>
 80118ca:	f014 030f 	ands.w	r3, r4, #15
 80118ce:	d00a      	beq.n	80118e6 <_strtod_l+0x42e>
 80118d0:	495e      	ldr	r1, [pc, #376]	@ (8011a4c <_strtod_l+0x594>)
 80118d2:	4652      	mov	r2, sl
 80118d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80118d8:	465b      	mov	r3, fp
 80118da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80118de:	f7ee fea5 	bl	800062c <__aeabi_dmul>
 80118e2:	4682      	mov	sl, r0
 80118e4:	468b      	mov	fp, r1
 80118e6:	f034 040f 	bics.w	r4, r4, #15
 80118ea:	d073      	beq.n	80119d4 <_strtod_l+0x51c>
 80118ec:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80118f0:	dd48      	ble.n	8011984 <_strtod_l+0x4cc>
 80118f2:	2400      	movs	r4, #0
 80118f4:	46a0      	mov	r8, r4
 80118f6:	46a1      	mov	r9, r4
 80118f8:	940a      	str	r4, [sp, #40]	@ 0x28
 80118fa:	2322      	movs	r3, #34	@ 0x22
 80118fc:	9a05      	ldr	r2, [sp, #20]
 80118fe:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8011a54 <_strtod_l+0x59c>
 8011902:	f04f 0a00 	mov.w	sl, #0
 8011906:	6013      	str	r3, [r2, #0]
 8011908:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801190a:	2b00      	cmp	r3, #0
 801190c:	f43f ae0d 	beq.w	801152a <_strtod_l+0x72>
 8011910:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011912:	9805      	ldr	r0, [sp, #20]
 8011914:	f7ff f936 	bl	8010b84 <_Bfree>
 8011918:	4649      	mov	r1, r9
 801191a:	9805      	ldr	r0, [sp, #20]
 801191c:	f7ff f932 	bl	8010b84 <_Bfree>
 8011920:	4641      	mov	r1, r8
 8011922:	9805      	ldr	r0, [sp, #20]
 8011924:	f7ff f92e 	bl	8010b84 <_Bfree>
 8011928:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801192a:	9805      	ldr	r0, [sp, #20]
 801192c:	f7ff f92a 	bl	8010b84 <_Bfree>
 8011930:	4621      	mov	r1, r4
 8011932:	9805      	ldr	r0, [sp, #20]
 8011934:	f7ff f926 	bl	8010b84 <_Bfree>
 8011938:	e5f7      	b.n	801152a <_strtod_l+0x72>
 801193a:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801193e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011940:	4293      	cmp	r3, r2
 8011942:	dbbc      	blt.n	80118be <_strtod_l+0x406>
 8011944:	f1c5 050f 	rsb	r5, r5, #15
 8011948:	4c40      	ldr	r4, [pc, #256]	@ (8011a4c <_strtod_l+0x594>)
 801194a:	4652      	mov	r2, sl
 801194c:	465b      	mov	r3, fp
 801194e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011952:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011956:	f7ee fe69 	bl	800062c <__aeabi_dmul>
 801195a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801195c:	1b5d      	subs	r5, r3, r5
 801195e:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8011962:	e9d4 2300 	ldrd	r2, r3, [r4]
 8011966:	e78f      	b.n	8011888 <_strtod_l+0x3d0>
 8011968:	3316      	adds	r3, #22
 801196a:	dba8      	blt.n	80118be <_strtod_l+0x406>
 801196c:	eba9 0808 	sub.w	r8, r9, r8
 8011970:	4b36      	ldr	r3, [pc, #216]	@ (8011a4c <_strtod_l+0x594>)
 8011972:	4650      	mov	r0, sl
 8011974:	4659      	mov	r1, fp
 8011976:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801197a:	e9d8 2300 	ldrd	r2, r3, [r8]
 801197e:	f7ee ff7f 	bl	8000880 <__aeabi_ddiv>
 8011982:	e783      	b.n	801188c <_strtod_l+0x3d4>
 8011984:	4b32      	ldr	r3, [pc, #200]	@ (8011a50 <_strtod_l+0x598>)
 8011986:	1124      	asrs	r4, r4, #4
 8011988:	4650      	mov	r0, sl
 801198a:	4659      	mov	r1, fp
 801198c:	9308      	str	r3, [sp, #32]
 801198e:	2300      	movs	r3, #0
 8011990:	461e      	mov	r6, r3
 8011992:	2c01      	cmp	r4, #1
 8011994:	dc21      	bgt.n	80119da <_strtod_l+0x522>
 8011996:	b10b      	cbz	r3, 801199c <_strtod_l+0x4e4>
 8011998:	4682      	mov	sl, r0
 801199a:	468b      	mov	fp, r1
 801199c:	492c      	ldr	r1, [pc, #176]	@ (8011a50 <_strtod_l+0x598>)
 801199e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80119a2:	4652      	mov	r2, sl
 80119a4:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80119a8:	465b      	mov	r3, fp
 80119aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80119ae:	f7ee fe3d 	bl	800062c <__aeabi_dmul>
 80119b2:	4b28      	ldr	r3, [pc, #160]	@ (8011a54 <_strtod_l+0x59c>)
 80119b4:	460a      	mov	r2, r1
 80119b6:	4682      	mov	sl, r0
 80119b8:	400b      	ands	r3, r1
 80119ba:	4927      	ldr	r1, [pc, #156]	@ (8011a58 <_strtod_l+0x5a0>)
 80119bc:	428b      	cmp	r3, r1
 80119be:	d898      	bhi.n	80118f2 <_strtod_l+0x43a>
 80119c0:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80119c4:	428b      	cmp	r3, r1
 80119c6:	bf86      	itte	hi
 80119c8:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8011a5c <_strtod_l+0x5a4>
 80119cc:	f04f 3aff 	movhi.w	sl, #4294967295
 80119d0:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80119d4:	2300      	movs	r3, #0
 80119d6:	9308      	str	r3, [sp, #32]
 80119d8:	e07a      	b.n	8011ad0 <_strtod_l+0x618>
 80119da:	07e2      	lsls	r2, r4, #31
 80119dc:	d505      	bpl.n	80119ea <_strtod_l+0x532>
 80119de:	9b08      	ldr	r3, [sp, #32]
 80119e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e4:	f7ee fe22 	bl	800062c <__aeabi_dmul>
 80119e8:	2301      	movs	r3, #1
 80119ea:	9a08      	ldr	r2, [sp, #32]
 80119ec:	3601      	adds	r6, #1
 80119ee:	1064      	asrs	r4, r4, #1
 80119f0:	3208      	adds	r2, #8
 80119f2:	9208      	str	r2, [sp, #32]
 80119f4:	e7cd      	b.n	8011992 <_strtod_l+0x4da>
 80119f6:	d0ed      	beq.n	80119d4 <_strtod_l+0x51c>
 80119f8:	4264      	negs	r4, r4
 80119fa:	f014 020f 	ands.w	r2, r4, #15
 80119fe:	d00a      	beq.n	8011a16 <_strtod_l+0x55e>
 8011a00:	4b12      	ldr	r3, [pc, #72]	@ (8011a4c <_strtod_l+0x594>)
 8011a02:	4650      	mov	r0, sl
 8011a04:	4659      	mov	r1, fp
 8011a06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a0e:	f7ee ff37 	bl	8000880 <__aeabi_ddiv>
 8011a12:	4682      	mov	sl, r0
 8011a14:	468b      	mov	fp, r1
 8011a16:	1124      	asrs	r4, r4, #4
 8011a18:	d0dc      	beq.n	80119d4 <_strtod_l+0x51c>
 8011a1a:	2c1f      	cmp	r4, #31
 8011a1c:	dd20      	ble.n	8011a60 <_strtod_l+0x5a8>
 8011a1e:	2400      	movs	r4, #0
 8011a20:	46a0      	mov	r8, r4
 8011a22:	46a1      	mov	r9, r4
 8011a24:	940a      	str	r4, [sp, #40]	@ 0x28
 8011a26:	2322      	movs	r3, #34	@ 0x22
 8011a28:	9a05      	ldr	r2, [sp, #20]
 8011a2a:	f04f 0a00 	mov.w	sl, #0
 8011a2e:	f04f 0b00 	mov.w	fp, #0
 8011a32:	6013      	str	r3, [r2, #0]
 8011a34:	e768      	b.n	8011908 <_strtod_l+0x450>
 8011a36:	bf00      	nop
 8011a38:	08013c65 	.word	0x08013c65
 8011a3c:	08013e7c 	.word	0x08013e7c
 8011a40:	08013c5d 	.word	0x08013c5d
 8011a44:	08013c92 	.word	0x08013c92
 8011a48:	08014040 	.word	0x08014040
 8011a4c:	08013db0 	.word	0x08013db0
 8011a50:	08013d88 	.word	0x08013d88
 8011a54:	7ff00000 	.word	0x7ff00000
 8011a58:	7ca00000 	.word	0x7ca00000
 8011a5c:	7fefffff 	.word	0x7fefffff
 8011a60:	f014 0310 	ands.w	r3, r4, #16
 8011a64:	4650      	mov	r0, sl
 8011a66:	4659      	mov	r1, fp
 8011a68:	4ea9      	ldr	r6, [pc, #676]	@ (8011d10 <_strtod_l+0x858>)
 8011a6a:	bf18      	it	ne
 8011a6c:	236a      	movne	r3, #106	@ 0x6a
 8011a6e:	9308      	str	r3, [sp, #32]
 8011a70:	2300      	movs	r3, #0
 8011a72:	07e2      	lsls	r2, r4, #31
 8011a74:	d504      	bpl.n	8011a80 <_strtod_l+0x5c8>
 8011a76:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011a7a:	f7ee fdd7 	bl	800062c <__aeabi_dmul>
 8011a7e:	2301      	movs	r3, #1
 8011a80:	1064      	asrs	r4, r4, #1
 8011a82:	f106 0608 	add.w	r6, r6, #8
 8011a86:	d1f4      	bne.n	8011a72 <_strtod_l+0x5ba>
 8011a88:	b10b      	cbz	r3, 8011a8e <_strtod_l+0x5d6>
 8011a8a:	4682      	mov	sl, r0
 8011a8c:	468b      	mov	fp, r1
 8011a8e:	9b08      	ldr	r3, [sp, #32]
 8011a90:	b1b3      	cbz	r3, 8011ac0 <_strtod_l+0x608>
 8011a92:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8011a96:	4659      	mov	r1, fp
 8011a98:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	dd0f      	ble.n	8011ac0 <_strtod_l+0x608>
 8011aa0:	2b1f      	cmp	r3, #31
 8011aa2:	dd55      	ble.n	8011b50 <_strtod_l+0x698>
 8011aa4:	2b34      	cmp	r3, #52	@ 0x34
 8011aa6:	f04f 0a00 	mov.w	sl, #0
 8011aaa:	bfdb      	ittet	le
 8011aac:	f04f 33ff 	movle.w	r3, #4294967295
 8011ab0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8011ab4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011ab8:	4093      	lslle	r3, r2
 8011aba:	bfd8      	it	le
 8011abc:	ea03 0b01 	andle.w	fp, r3, r1
 8011ac0:	2200      	movs	r2, #0
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	4650      	mov	r0, sl
 8011ac6:	4659      	mov	r1, fp
 8011ac8:	f7ef f818 	bl	8000afc <__aeabi_dcmpeq>
 8011acc:	2800      	cmp	r0, #0
 8011ace:	d1a6      	bne.n	8011a1e <_strtod_l+0x566>
 8011ad0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ad2:	463a      	mov	r2, r7
 8011ad4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011ad6:	9300      	str	r3, [sp, #0]
 8011ad8:	462b      	mov	r3, r5
 8011ada:	9805      	ldr	r0, [sp, #20]
 8011adc:	f7ff f8bc 	bl	8010c58 <__s2b>
 8011ae0:	900a      	str	r0, [sp, #40]	@ 0x28
 8011ae2:	2800      	cmp	r0, #0
 8011ae4:	f43f af05 	beq.w	80118f2 <_strtod_l+0x43a>
 8011ae8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011aea:	eba9 0308 	sub.w	r3, r9, r8
 8011aee:	2400      	movs	r4, #0
 8011af0:	2a00      	cmp	r2, #0
 8011af2:	46a0      	mov	r8, r4
 8011af4:	bfa8      	it	ge
 8011af6:	2300      	movge	r3, #0
 8011af8:	9312      	str	r3, [sp, #72]	@ 0x48
 8011afa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8011afe:	9316      	str	r3, [sp, #88]	@ 0x58
 8011b00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b02:	9805      	ldr	r0, [sp, #20]
 8011b04:	6859      	ldr	r1, [r3, #4]
 8011b06:	f7fe fffd 	bl	8010b04 <_Balloc>
 8011b0a:	4681      	mov	r9, r0
 8011b0c:	2800      	cmp	r0, #0
 8011b0e:	f43f aef4 	beq.w	80118fa <_strtod_l+0x442>
 8011b12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b14:	300c      	adds	r0, #12
 8011b16:	691a      	ldr	r2, [r3, #16]
 8011b18:	f103 010c 	add.w	r1, r3, #12
 8011b1c:	3202      	adds	r2, #2
 8011b1e:	0092      	lsls	r2, r2, #2
 8011b20:	f7fe f941 	bl	800fda6 <memcpy>
 8011b24:	aa1c      	add	r2, sp, #112	@ 0x70
 8011b26:	a91b      	add	r1, sp, #108	@ 0x6c
 8011b28:	9805      	ldr	r0, [sp, #20]
 8011b2a:	ec4b ab10 	vmov	d0, sl, fp
 8011b2e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011b32:	f7ff fbd5 	bl	80112e0 <__d2b>
 8011b36:	901a      	str	r0, [sp, #104]	@ 0x68
 8011b38:	2800      	cmp	r0, #0
 8011b3a:	f43f aede 	beq.w	80118fa <_strtod_l+0x442>
 8011b3e:	2101      	movs	r1, #1
 8011b40:	9805      	ldr	r0, [sp, #20]
 8011b42:	f7ff f91f 	bl	8010d84 <__i2b>
 8011b46:	4680      	mov	r8, r0
 8011b48:	b948      	cbnz	r0, 8011b5e <_strtod_l+0x6a6>
 8011b4a:	f04f 0800 	mov.w	r8, #0
 8011b4e:	e6d4      	b.n	80118fa <_strtod_l+0x442>
 8011b50:	f04f 32ff 	mov.w	r2, #4294967295
 8011b54:	fa02 f303 	lsl.w	r3, r2, r3
 8011b58:	ea03 0a0a 	and.w	sl, r3, sl
 8011b5c:	e7b0      	b.n	8011ac0 <_strtod_l+0x608>
 8011b5e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8011b60:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011b62:	2d00      	cmp	r5, #0
 8011b64:	bfa9      	itett	ge
 8011b66:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8011b68:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8011b6a:	18ef      	addge	r7, r5, r3
 8011b6c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8011b6e:	bfb8      	it	lt
 8011b70:	1b5e      	sublt	r6, r3, r5
 8011b72:	9b08      	ldr	r3, [sp, #32]
 8011b74:	bfb8      	it	lt
 8011b76:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8011b78:	1aed      	subs	r5, r5, r3
 8011b7a:	4b66      	ldr	r3, [pc, #408]	@ (8011d14 <_strtod_l+0x85c>)
 8011b7c:	4415      	add	r5, r2
 8011b7e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011b82:	3d01      	subs	r5, #1
 8011b84:	429d      	cmp	r5, r3
 8011b86:	da4f      	bge.n	8011c28 <_strtod_l+0x770>
 8011b88:	1b5b      	subs	r3, r3, r5
 8011b8a:	2101      	movs	r1, #1
 8011b8c:	2b1f      	cmp	r3, #31
 8011b8e:	eba2 0203 	sub.w	r2, r2, r3
 8011b92:	dc3d      	bgt.n	8011c10 <_strtod_l+0x758>
 8011b94:	fa01 f303 	lsl.w	r3, r1, r3
 8011b98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011b9a:	2300      	movs	r3, #0
 8011b9c:	9310      	str	r3, [sp, #64]	@ 0x40
 8011b9e:	18bd      	adds	r5, r7, r2
 8011ba0:	9b08      	ldr	r3, [sp, #32]
 8011ba2:	4416      	add	r6, r2
 8011ba4:	42af      	cmp	r7, r5
 8011ba6:	441e      	add	r6, r3
 8011ba8:	463b      	mov	r3, r7
 8011baa:	bfa8      	it	ge
 8011bac:	462b      	movge	r3, r5
 8011bae:	42b3      	cmp	r3, r6
 8011bb0:	bfa8      	it	ge
 8011bb2:	4633      	movge	r3, r6
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	bfc2      	ittt	gt
 8011bb8:	1aed      	subgt	r5, r5, r3
 8011bba:	1af6      	subgt	r6, r6, r3
 8011bbc:	1aff      	subgt	r7, r7, r3
 8011bbe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	dd16      	ble.n	8011bf2 <_strtod_l+0x73a>
 8011bc4:	4641      	mov	r1, r8
 8011bc6:	461a      	mov	r2, r3
 8011bc8:	9805      	ldr	r0, [sp, #20]
 8011bca:	f7ff f99b 	bl	8010f04 <__pow5mult>
 8011bce:	4680      	mov	r8, r0
 8011bd0:	2800      	cmp	r0, #0
 8011bd2:	d0ba      	beq.n	8011b4a <_strtod_l+0x692>
 8011bd4:	4601      	mov	r1, r0
 8011bd6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011bd8:	9805      	ldr	r0, [sp, #20]
 8011bda:	f7ff f8e9 	bl	8010db0 <__multiply>
 8011bde:	900e      	str	r0, [sp, #56]	@ 0x38
 8011be0:	2800      	cmp	r0, #0
 8011be2:	f43f ae8a 	beq.w	80118fa <_strtod_l+0x442>
 8011be6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011be8:	9805      	ldr	r0, [sp, #20]
 8011bea:	f7fe ffcb 	bl	8010b84 <_Bfree>
 8011bee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011bf0:	931a      	str	r3, [sp, #104]	@ 0x68
 8011bf2:	2d00      	cmp	r5, #0
 8011bf4:	dc1d      	bgt.n	8011c32 <_strtod_l+0x77a>
 8011bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	dd23      	ble.n	8011c44 <_strtod_l+0x78c>
 8011bfc:	4649      	mov	r1, r9
 8011bfe:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011c00:	9805      	ldr	r0, [sp, #20]
 8011c02:	f7ff f97f 	bl	8010f04 <__pow5mult>
 8011c06:	4681      	mov	r9, r0
 8011c08:	b9e0      	cbnz	r0, 8011c44 <_strtod_l+0x78c>
 8011c0a:	f04f 0900 	mov.w	r9, #0
 8011c0e:	e674      	b.n	80118fa <_strtod_l+0x442>
 8011c10:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011c14:	9113      	str	r1, [sp, #76]	@ 0x4c
 8011c16:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011c1a:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8011c1e:	35e2      	adds	r5, #226	@ 0xe2
 8011c20:	fa01 f305 	lsl.w	r3, r1, r5
 8011c24:	9310      	str	r3, [sp, #64]	@ 0x40
 8011c26:	e7ba      	b.n	8011b9e <_strtod_l+0x6e6>
 8011c28:	2300      	movs	r3, #0
 8011c2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8011c2c:	2301      	movs	r3, #1
 8011c2e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011c30:	e7b5      	b.n	8011b9e <_strtod_l+0x6e6>
 8011c32:	462a      	mov	r2, r5
 8011c34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011c36:	9805      	ldr	r0, [sp, #20]
 8011c38:	f7ff f9be 	bl	8010fb8 <__lshift>
 8011c3c:	901a      	str	r0, [sp, #104]	@ 0x68
 8011c3e:	2800      	cmp	r0, #0
 8011c40:	d1d9      	bne.n	8011bf6 <_strtod_l+0x73e>
 8011c42:	e65a      	b.n	80118fa <_strtod_l+0x442>
 8011c44:	2e00      	cmp	r6, #0
 8011c46:	dd07      	ble.n	8011c58 <_strtod_l+0x7a0>
 8011c48:	4649      	mov	r1, r9
 8011c4a:	4632      	mov	r2, r6
 8011c4c:	9805      	ldr	r0, [sp, #20]
 8011c4e:	f7ff f9b3 	bl	8010fb8 <__lshift>
 8011c52:	4681      	mov	r9, r0
 8011c54:	2800      	cmp	r0, #0
 8011c56:	d0d8      	beq.n	8011c0a <_strtod_l+0x752>
 8011c58:	2f00      	cmp	r7, #0
 8011c5a:	dd08      	ble.n	8011c6e <_strtod_l+0x7b6>
 8011c5c:	4641      	mov	r1, r8
 8011c5e:	463a      	mov	r2, r7
 8011c60:	9805      	ldr	r0, [sp, #20]
 8011c62:	f7ff f9a9 	bl	8010fb8 <__lshift>
 8011c66:	4680      	mov	r8, r0
 8011c68:	2800      	cmp	r0, #0
 8011c6a:	f43f ae46 	beq.w	80118fa <_strtod_l+0x442>
 8011c6e:	464a      	mov	r2, r9
 8011c70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011c72:	9805      	ldr	r0, [sp, #20]
 8011c74:	f7ff fa28 	bl	80110c8 <__mdiff>
 8011c78:	4604      	mov	r4, r0
 8011c7a:	2800      	cmp	r0, #0
 8011c7c:	f43f ae3d 	beq.w	80118fa <_strtod_l+0x442>
 8011c80:	68c3      	ldr	r3, [r0, #12]
 8011c82:	4641      	mov	r1, r8
 8011c84:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011c86:	2300      	movs	r3, #0
 8011c88:	60c3      	str	r3, [r0, #12]
 8011c8a:	f7ff fa01 	bl	8011090 <__mcmp>
 8011c8e:	2800      	cmp	r0, #0
 8011c90:	da46      	bge.n	8011d20 <_strtod_l+0x868>
 8011c92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c94:	ea53 030a 	orrs.w	r3, r3, sl
 8011c98:	d16c      	bne.n	8011d74 <_strtod_l+0x8bc>
 8011c9a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d168      	bne.n	8011d74 <_strtod_l+0x8bc>
 8011ca2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011ca6:	0d1b      	lsrs	r3, r3, #20
 8011ca8:	051b      	lsls	r3, r3, #20
 8011caa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011cae:	d961      	bls.n	8011d74 <_strtod_l+0x8bc>
 8011cb0:	6963      	ldr	r3, [r4, #20]
 8011cb2:	b913      	cbnz	r3, 8011cba <_strtod_l+0x802>
 8011cb4:	6923      	ldr	r3, [r4, #16]
 8011cb6:	2b01      	cmp	r3, #1
 8011cb8:	dd5c      	ble.n	8011d74 <_strtod_l+0x8bc>
 8011cba:	4621      	mov	r1, r4
 8011cbc:	2201      	movs	r2, #1
 8011cbe:	9805      	ldr	r0, [sp, #20]
 8011cc0:	f7ff f97a 	bl	8010fb8 <__lshift>
 8011cc4:	4641      	mov	r1, r8
 8011cc6:	4604      	mov	r4, r0
 8011cc8:	f7ff f9e2 	bl	8011090 <__mcmp>
 8011ccc:	2800      	cmp	r0, #0
 8011cce:	dd51      	ble.n	8011d74 <_strtod_l+0x8bc>
 8011cd0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011cd4:	9a08      	ldr	r2, [sp, #32]
 8011cd6:	0d1b      	lsrs	r3, r3, #20
 8011cd8:	051b      	lsls	r3, r3, #20
 8011cda:	2a00      	cmp	r2, #0
 8011cdc:	d06b      	beq.n	8011db6 <_strtod_l+0x8fe>
 8011cde:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011ce2:	d868      	bhi.n	8011db6 <_strtod_l+0x8fe>
 8011ce4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011ce8:	f67f ae9d 	bls.w	8011a26 <_strtod_l+0x56e>
 8011cec:	4b0a      	ldr	r3, [pc, #40]	@ (8011d18 <_strtod_l+0x860>)
 8011cee:	4650      	mov	r0, sl
 8011cf0:	4659      	mov	r1, fp
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	f7ee fc9a 	bl	800062c <__aeabi_dmul>
 8011cf8:	4b08      	ldr	r3, [pc, #32]	@ (8011d1c <_strtod_l+0x864>)
 8011cfa:	4682      	mov	sl, r0
 8011cfc:	468b      	mov	fp, r1
 8011cfe:	400b      	ands	r3, r1
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	f47f ae05 	bne.w	8011910 <_strtod_l+0x458>
 8011d06:	2322      	movs	r3, #34	@ 0x22
 8011d08:	9a05      	ldr	r2, [sp, #20]
 8011d0a:	6013      	str	r3, [r2, #0]
 8011d0c:	e600      	b.n	8011910 <_strtod_l+0x458>
 8011d0e:	bf00      	nop
 8011d10:	08013ea8 	.word	0x08013ea8
 8011d14:	fffffc02 	.word	0xfffffc02
 8011d18:	39500000 	.word	0x39500000
 8011d1c:	7ff00000 	.word	0x7ff00000
 8011d20:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8011d24:	d165      	bne.n	8011df2 <_strtod_l+0x93a>
 8011d26:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011d28:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011d2c:	b35a      	cbz	r2, 8011d86 <_strtod_l+0x8ce>
 8011d2e:	4a9e      	ldr	r2, [pc, #632]	@ (8011fa8 <_strtod_l+0xaf0>)
 8011d30:	4293      	cmp	r3, r2
 8011d32:	d12b      	bne.n	8011d8c <_strtod_l+0x8d4>
 8011d34:	9b08      	ldr	r3, [sp, #32]
 8011d36:	4651      	mov	r1, sl
 8011d38:	b303      	cbz	r3, 8011d7c <_strtod_l+0x8c4>
 8011d3a:	465a      	mov	r2, fp
 8011d3c:	4b9b      	ldr	r3, [pc, #620]	@ (8011fac <_strtod_l+0xaf4>)
 8011d3e:	4013      	ands	r3, r2
 8011d40:	f04f 32ff 	mov.w	r2, #4294967295
 8011d44:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8011d48:	d81b      	bhi.n	8011d82 <_strtod_l+0x8ca>
 8011d4a:	0d1b      	lsrs	r3, r3, #20
 8011d4c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011d50:	fa02 f303 	lsl.w	r3, r2, r3
 8011d54:	4299      	cmp	r1, r3
 8011d56:	d119      	bne.n	8011d8c <_strtod_l+0x8d4>
 8011d58:	4b95      	ldr	r3, [pc, #596]	@ (8011fb0 <_strtod_l+0xaf8>)
 8011d5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011d5c:	429a      	cmp	r2, r3
 8011d5e:	d102      	bne.n	8011d66 <_strtod_l+0x8ae>
 8011d60:	3101      	adds	r1, #1
 8011d62:	f43f adca 	beq.w	80118fa <_strtod_l+0x442>
 8011d66:	4b91      	ldr	r3, [pc, #580]	@ (8011fac <_strtod_l+0xaf4>)
 8011d68:	f04f 0a00 	mov.w	sl, #0
 8011d6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011d6e:	401a      	ands	r2, r3
 8011d70:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8011d74:	9b08      	ldr	r3, [sp, #32]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d1b8      	bne.n	8011cec <_strtod_l+0x834>
 8011d7a:	e5c9      	b.n	8011910 <_strtod_l+0x458>
 8011d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8011d80:	e7e8      	b.n	8011d54 <_strtod_l+0x89c>
 8011d82:	4613      	mov	r3, r2
 8011d84:	e7e6      	b.n	8011d54 <_strtod_l+0x89c>
 8011d86:	ea53 030a 	orrs.w	r3, r3, sl
 8011d8a:	d0a1      	beq.n	8011cd0 <_strtod_l+0x818>
 8011d8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011d8e:	b1db      	cbz	r3, 8011dc8 <_strtod_l+0x910>
 8011d90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011d92:	4213      	tst	r3, r2
 8011d94:	d0ee      	beq.n	8011d74 <_strtod_l+0x8bc>
 8011d96:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d98:	4650      	mov	r0, sl
 8011d9a:	9a08      	ldr	r2, [sp, #32]
 8011d9c:	4659      	mov	r1, fp
 8011d9e:	b1bb      	cbz	r3, 8011dd0 <_strtod_l+0x918>
 8011da0:	f7ff fb6c 	bl	801147c <sulp>
 8011da4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011da8:	ec53 2b10 	vmov	r2, r3, d0
 8011dac:	f7ee fa88 	bl	80002c0 <__adddf3>
 8011db0:	4682      	mov	sl, r0
 8011db2:	468b      	mov	fp, r1
 8011db4:	e7de      	b.n	8011d74 <_strtod_l+0x8bc>
 8011db6:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8011dba:	f04f 3aff 	mov.w	sl, #4294967295
 8011dbe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011dc2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011dc6:	e7d5      	b.n	8011d74 <_strtod_l+0x8bc>
 8011dc8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011dca:	ea13 0f0a 	tst.w	r3, sl
 8011dce:	e7e1      	b.n	8011d94 <_strtod_l+0x8dc>
 8011dd0:	f7ff fb54 	bl	801147c <sulp>
 8011dd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011dd8:	ec53 2b10 	vmov	r2, r3, d0
 8011ddc:	f7ee fa6e 	bl	80002bc <__aeabi_dsub>
 8011de0:	2200      	movs	r2, #0
 8011de2:	2300      	movs	r3, #0
 8011de4:	4682      	mov	sl, r0
 8011de6:	468b      	mov	fp, r1
 8011de8:	f7ee fe88 	bl	8000afc <__aeabi_dcmpeq>
 8011dec:	2800      	cmp	r0, #0
 8011dee:	d0c1      	beq.n	8011d74 <_strtod_l+0x8bc>
 8011df0:	e619      	b.n	8011a26 <_strtod_l+0x56e>
 8011df2:	4641      	mov	r1, r8
 8011df4:	4620      	mov	r0, r4
 8011df6:	f7ff facb 	bl	8011390 <__ratio>
 8011dfa:	2200      	movs	r2, #0
 8011dfc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011e00:	ec57 6b10 	vmov	r6, r7, d0
 8011e04:	4630      	mov	r0, r6
 8011e06:	4639      	mov	r1, r7
 8011e08:	f7ee fe8c 	bl	8000b24 <__aeabi_dcmple>
 8011e0c:	2800      	cmp	r0, #0
 8011e0e:	d06f      	beq.n	8011ef0 <_strtod_l+0xa38>
 8011e10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d17a      	bne.n	8011f0c <_strtod_l+0xa54>
 8011e16:	f1ba 0f00 	cmp.w	sl, #0
 8011e1a:	d158      	bne.n	8011ece <_strtod_l+0xa16>
 8011e1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011e1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d15a      	bne.n	8011edc <_strtod_l+0xa24>
 8011e26:	2200      	movs	r2, #0
 8011e28:	4b62      	ldr	r3, [pc, #392]	@ (8011fb4 <_strtod_l+0xafc>)
 8011e2a:	4630      	mov	r0, r6
 8011e2c:	4639      	mov	r1, r7
 8011e2e:	f7ee fe6f 	bl	8000b10 <__aeabi_dcmplt>
 8011e32:	2800      	cmp	r0, #0
 8011e34:	d159      	bne.n	8011eea <_strtod_l+0xa32>
 8011e36:	4630      	mov	r0, r6
 8011e38:	4639      	mov	r1, r7
 8011e3a:	2200      	movs	r2, #0
 8011e3c:	4b5e      	ldr	r3, [pc, #376]	@ (8011fb8 <_strtod_l+0xb00>)
 8011e3e:	f7ee fbf5 	bl	800062c <__aeabi_dmul>
 8011e42:	4606      	mov	r6, r0
 8011e44:	460f      	mov	r7, r1
 8011e46:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8011e4a:	9606      	str	r6, [sp, #24]
 8011e4c:	9307      	str	r3, [sp, #28]
 8011e4e:	4d57      	ldr	r5, [pc, #348]	@ (8011fac <_strtod_l+0xaf4>)
 8011e50:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011e54:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011e58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011e5a:	401d      	ands	r5, r3
 8011e5c:	4b57      	ldr	r3, [pc, #348]	@ (8011fbc <_strtod_l+0xb04>)
 8011e5e:	429d      	cmp	r5, r3
 8011e60:	f040 80b0 	bne.w	8011fc4 <_strtod_l+0xb0c>
 8011e64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011e66:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8011e6a:	ec4b ab10 	vmov	d0, sl, fp
 8011e6e:	f7ff f9c3 	bl	80111f8 <__ulp>
 8011e72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011e76:	ec51 0b10 	vmov	r0, r1, d0
 8011e7a:	f7ee fbd7 	bl	800062c <__aeabi_dmul>
 8011e7e:	4652      	mov	r2, sl
 8011e80:	465b      	mov	r3, fp
 8011e82:	f7ee fa1d 	bl	80002c0 <__adddf3>
 8011e86:	460b      	mov	r3, r1
 8011e88:	4948      	ldr	r1, [pc, #288]	@ (8011fac <_strtod_l+0xaf4>)
 8011e8a:	4682      	mov	sl, r0
 8011e8c:	4a4c      	ldr	r2, [pc, #304]	@ (8011fc0 <_strtod_l+0xb08>)
 8011e8e:	4019      	ands	r1, r3
 8011e90:	4291      	cmp	r1, r2
 8011e92:	d942      	bls.n	8011f1a <_strtod_l+0xa62>
 8011e94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011e96:	4b46      	ldr	r3, [pc, #280]	@ (8011fb0 <_strtod_l+0xaf8>)
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	d103      	bne.n	8011ea4 <_strtod_l+0x9ec>
 8011e9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e9e:	3301      	adds	r3, #1
 8011ea0:	f43f ad2b 	beq.w	80118fa <_strtod_l+0x442>
 8011ea4:	f8df b108 	ldr.w	fp, [pc, #264]	@ 8011fb0 <_strtod_l+0xaf8>
 8011ea8:	f04f 3aff 	mov.w	sl, #4294967295
 8011eac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011eae:	9805      	ldr	r0, [sp, #20]
 8011eb0:	f7fe fe68 	bl	8010b84 <_Bfree>
 8011eb4:	4649      	mov	r1, r9
 8011eb6:	9805      	ldr	r0, [sp, #20]
 8011eb8:	f7fe fe64 	bl	8010b84 <_Bfree>
 8011ebc:	4641      	mov	r1, r8
 8011ebe:	9805      	ldr	r0, [sp, #20]
 8011ec0:	f7fe fe60 	bl	8010b84 <_Bfree>
 8011ec4:	4621      	mov	r1, r4
 8011ec6:	9805      	ldr	r0, [sp, #20]
 8011ec8:	f7fe fe5c 	bl	8010b84 <_Bfree>
 8011ecc:	e618      	b.n	8011b00 <_strtod_l+0x648>
 8011ece:	f1ba 0f01 	cmp.w	sl, #1
 8011ed2:	d103      	bne.n	8011edc <_strtod_l+0xa24>
 8011ed4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	f43f ada5 	beq.w	8011a26 <_strtod_l+0x56e>
 8011edc:	2600      	movs	r6, #0
 8011ede:	4f35      	ldr	r7, [pc, #212]	@ (8011fb4 <_strtod_l+0xafc>)
 8011ee0:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 8011f88 <_strtod_l+0xad0>
 8011ee4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011ee8:	e7b1      	b.n	8011e4e <_strtod_l+0x996>
 8011eea:	2600      	movs	r6, #0
 8011eec:	4f32      	ldr	r7, [pc, #200]	@ (8011fb8 <_strtod_l+0xb00>)
 8011eee:	e7aa      	b.n	8011e46 <_strtod_l+0x98e>
 8011ef0:	4b31      	ldr	r3, [pc, #196]	@ (8011fb8 <_strtod_l+0xb00>)
 8011ef2:	4630      	mov	r0, r6
 8011ef4:	4639      	mov	r1, r7
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	f7ee fb98 	bl	800062c <__aeabi_dmul>
 8011efc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011efe:	4606      	mov	r6, r0
 8011f00:	460f      	mov	r7, r1
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d09f      	beq.n	8011e46 <_strtod_l+0x98e>
 8011f06:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8011f0a:	e7a0      	b.n	8011e4e <_strtod_l+0x996>
 8011f0c:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 8011f90 <_strtod_l+0xad8>
 8011f10:	ec57 6b17 	vmov	r6, r7, d7
 8011f14:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011f18:	e799      	b.n	8011e4e <_strtod_l+0x996>
 8011f1a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8011f1e:	9b08      	ldr	r3, [sp, #32]
 8011f20:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d1c1      	bne.n	8011eac <_strtod_l+0x9f4>
 8011f28:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011f2c:	0d1b      	lsrs	r3, r3, #20
 8011f2e:	051b      	lsls	r3, r3, #20
 8011f30:	429d      	cmp	r5, r3
 8011f32:	d1bb      	bne.n	8011eac <_strtod_l+0x9f4>
 8011f34:	4630      	mov	r0, r6
 8011f36:	4639      	mov	r1, r7
 8011f38:	f7ee fed8 	bl	8000cec <__aeabi_d2lz>
 8011f3c:	f7ee fb48 	bl	80005d0 <__aeabi_l2d>
 8011f40:	4602      	mov	r2, r0
 8011f42:	460b      	mov	r3, r1
 8011f44:	4630      	mov	r0, r6
 8011f46:	4639      	mov	r1, r7
 8011f48:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8011f4c:	f7ee f9b6 	bl	80002bc <__aeabi_dsub>
 8011f50:	460b      	mov	r3, r1
 8011f52:	4602      	mov	r2, r0
 8011f54:	ea46 060a 	orr.w	r6, r6, sl
 8011f58:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8011f5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f5e:	431e      	orrs	r6, r3
 8011f60:	d06d      	beq.n	801203e <_strtod_l+0xb86>
 8011f62:	a30d      	add	r3, pc, #52	@ (adr r3, 8011f98 <_strtod_l+0xae0>)
 8011f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f68:	f7ee fdd2 	bl	8000b10 <__aeabi_dcmplt>
 8011f6c:	2800      	cmp	r0, #0
 8011f6e:	f47f accf 	bne.w	8011910 <_strtod_l+0x458>
 8011f72:	a30b      	add	r3, pc, #44	@ (adr r3, 8011fa0 <_strtod_l+0xae8>)
 8011f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011f7c:	f7ee fde6 	bl	8000b4c <__aeabi_dcmpgt>
 8011f80:	2800      	cmp	r0, #0
 8011f82:	d093      	beq.n	8011eac <_strtod_l+0x9f4>
 8011f84:	e4c4      	b.n	8011910 <_strtod_l+0x458>
 8011f86:	bf00      	nop
 8011f88:	00000000 	.word	0x00000000
 8011f8c:	bff00000 	.word	0xbff00000
 8011f90:	00000000 	.word	0x00000000
 8011f94:	3ff00000 	.word	0x3ff00000
 8011f98:	94a03595 	.word	0x94a03595
 8011f9c:	3fdfffff 	.word	0x3fdfffff
 8011fa0:	35afe535 	.word	0x35afe535
 8011fa4:	3fe00000 	.word	0x3fe00000
 8011fa8:	000fffff 	.word	0x000fffff
 8011fac:	7ff00000 	.word	0x7ff00000
 8011fb0:	7fefffff 	.word	0x7fefffff
 8011fb4:	3ff00000 	.word	0x3ff00000
 8011fb8:	3fe00000 	.word	0x3fe00000
 8011fbc:	7fe00000 	.word	0x7fe00000
 8011fc0:	7c9fffff 	.word	0x7c9fffff
 8011fc4:	9b08      	ldr	r3, [sp, #32]
 8011fc6:	b323      	cbz	r3, 8012012 <_strtod_l+0xb5a>
 8011fc8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8011fcc:	d821      	bhi.n	8012012 <_strtod_l+0xb5a>
 8011fce:	4630      	mov	r0, r6
 8011fd0:	4639      	mov	r1, r7
 8011fd2:	a327      	add	r3, pc, #156	@ (adr r3, 8012070 <_strtod_l+0xbb8>)
 8011fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fd8:	f7ee fda4 	bl	8000b24 <__aeabi_dcmple>
 8011fdc:	b1a0      	cbz	r0, 8012008 <_strtod_l+0xb50>
 8011fde:	4639      	mov	r1, r7
 8011fe0:	4630      	mov	r0, r6
 8011fe2:	f7ee fdfb 	bl	8000bdc <__aeabi_d2uiz>
 8011fe6:	2801      	cmp	r0, #1
 8011fe8:	bf38      	it	cc
 8011fea:	2001      	movcc	r0, #1
 8011fec:	f7ee faa4 	bl	8000538 <__aeabi_ui2d>
 8011ff0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ff2:	4606      	mov	r6, r0
 8011ff4:	460f      	mov	r7, r1
 8011ff6:	b9fb      	cbnz	r3, 8012038 <_strtod_l+0xb80>
 8011ff8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011ffc:	9014      	str	r0, [sp, #80]	@ 0x50
 8011ffe:	9315      	str	r3, [sp, #84]	@ 0x54
 8012000:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8012004:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012008:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801200a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801200e:	1b5b      	subs	r3, r3, r5
 8012010:	9311      	str	r3, [sp, #68]	@ 0x44
 8012012:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8012016:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801201a:	f7ff f8ed 	bl	80111f8 <__ulp>
 801201e:	4650      	mov	r0, sl
 8012020:	4659      	mov	r1, fp
 8012022:	ec53 2b10 	vmov	r2, r3, d0
 8012026:	f7ee fb01 	bl	800062c <__aeabi_dmul>
 801202a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801202e:	f7ee f947 	bl	80002c0 <__adddf3>
 8012032:	4682      	mov	sl, r0
 8012034:	468b      	mov	fp, r1
 8012036:	e772      	b.n	8011f1e <_strtod_l+0xa66>
 8012038:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801203c:	e7e0      	b.n	8012000 <_strtod_l+0xb48>
 801203e:	a30e      	add	r3, pc, #56	@ (adr r3, 8012078 <_strtod_l+0xbc0>)
 8012040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012044:	f7ee fd64 	bl	8000b10 <__aeabi_dcmplt>
 8012048:	e79a      	b.n	8011f80 <_strtod_l+0xac8>
 801204a:	2300      	movs	r3, #0
 801204c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801204e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012050:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012052:	6013      	str	r3, [r2, #0]
 8012054:	f7ff ba6d 	b.w	8011532 <_strtod_l+0x7a>
 8012058:	2a65      	cmp	r2, #101	@ 0x65
 801205a:	f43f ab67 	beq.w	801172c <_strtod_l+0x274>
 801205e:	2a45      	cmp	r2, #69	@ 0x45
 8012060:	f43f ab64 	beq.w	801172c <_strtod_l+0x274>
 8012064:	2301      	movs	r3, #1
 8012066:	f7ff bba0 	b.w	80117aa <_strtod_l+0x2f2>
 801206a:	bf00      	nop
 801206c:	f3af 8000 	nop.w
 8012070:	ffc00000 	.word	0xffc00000
 8012074:	41dfffff 	.word	0x41dfffff
 8012078:	94a03595 	.word	0x94a03595
 801207c:	3fcfffff 	.word	0x3fcfffff

08012080 <_strtod_r>:
 8012080:	4b01      	ldr	r3, [pc, #4]	@ (8012088 <_strtod_r+0x8>)
 8012082:	f7ff ba19 	b.w	80114b8 <_strtod_l>
 8012086:	bf00      	nop
 8012088:	20000068 	.word	0x20000068

0801208c <_strtol_l.constprop.0>:
 801208c:	2b24      	cmp	r3, #36	@ 0x24
 801208e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012092:	4686      	mov	lr, r0
 8012094:	4690      	mov	r8, r2
 8012096:	d801      	bhi.n	801209c <_strtol_l.constprop.0+0x10>
 8012098:	2b01      	cmp	r3, #1
 801209a:	d106      	bne.n	80120aa <_strtol_l.constprop.0+0x1e>
 801209c:	f7fd fe48 	bl	800fd30 <__errno>
 80120a0:	2316      	movs	r3, #22
 80120a2:	6003      	str	r3, [r0, #0]
 80120a4:	2000      	movs	r0, #0
 80120a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120aa:	460d      	mov	r5, r1
 80120ac:	4833      	ldr	r0, [pc, #204]	@ (801217c <_strtol_l.constprop.0+0xf0>)
 80120ae:	462a      	mov	r2, r5
 80120b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80120b4:	5d06      	ldrb	r6, [r0, r4]
 80120b6:	f016 0608 	ands.w	r6, r6, #8
 80120ba:	d1f8      	bne.n	80120ae <_strtol_l.constprop.0+0x22>
 80120bc:	2c2d      	cmp	r4, #45	@ 0x2d
 80120be:	d12d      	bne.n	801211c <_strtol_l.constprop.0+0x90>
 80120c0:	782c      	ldrb	r4, [r5, #0]
 80120c2:	2601      	movs	r6, #1
 80120c4:	1c95      	adds	r5, r2, #2
 80120c6:	f033 0210 	bics.w	r2, r3, #16
 80120ca:	d109      	bne.n	80120e0 <_strtol_l.constprop.0+0x54>
 80120cc:	2c30      	cmp	r4, #48	@ 0x30
 80120ce:	d12a      	bne.n	8012126 <_strtol_l.constprop.0+0x9a>
 80120d0:	782a      	ldrb	r2, [r5, #0]
 80120d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80120d6:	2a58      	cmp	r2, #88	@ 0x58
 80120d8:	d125      	bne.n	8012126 <_strtol_l.constprop.0+0x9a>
 80120da:	786c      	ldrb	r4, [r5, #1]
 80120dc:	2310      	movs	r3, #16
 80120de:	3502      	adds	r5, #2
 80120e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80120e4:	2200      	movs	r2, #0
 80120e6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80120ea:	4610      	mov	r0, r2
 80120ec:	fbbc f9f3 	udiv	r9, ip, r3
 80120f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80120f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80120f8:	2f09      	cmp	r7, #9
 80120fa:	d81b      	bhi.n	8012134 <_strtol_l.constprop.0+0xa8>
 80120fc:	463c      	mov	r4, r7
 80120fe:	42a3      	cmp	r3, r4
 8012100:	dd27      	ble.n	8012152 <_strtol_l.constprop.0+0xc6>
 8012102:	1c57      	adds	r7, r2, #1
 8012104:	d007      	beq.n	8012116 <_strtol_l.constprop.0+0x8a>
 8012106:	4581      	cmp	r9, r0
 8012108:	d320      	bcc.n	801214c <_strtol_l.constprop.0+0xc0>
 801210a:	d101      	bne.n	8012110 <_strtol_l.constprop.0+0x84>
 801210c:	45a2      	cmp	sl, r4
 801210e:	db1d      	blt.n	801214c <_strtol_l.constprop.0+0xc0>
 8012110:	fb00 4003 	mla	r0, r0, r3, r4
 8012114:	2201      	movs	r2, #1
 8012116:	f815 4b01 	ldrb.w	r4, [r5], #1
 801211a:	e7eb      	b.n	80120f4 <_strtol_l.constprop.0+0x68>
 801211c:	2c2b      	cmp	r4, #43	@ 0x2b
 801211e:	bf04      	itt	eq
 8012120:	782c      	ldrbeq	r4, [r5, #0]
 8012122:	1c95      	addeq	r5, r2, #2
 8012124:	e7cf      	b.n	80120c6 <_strtol_l.constprop.0+0x3a>
 8012126:	2b00      	cmp	r3, #0
 8012128:	d1da      	bne.n	80120e0 <_strtol_l.constprop.0+0x54>
 801212a:	2c30      	cmp	r4, #48	@ 0x30
 801212c:	bf0c      	ite	eq
 801212e:	2308      	moveq	r3, #8
 8012130:	230a      	movne	r3, #10
 8012132:	e7d5      	b.n	80120e0 <_strtol_l.constprop.0+0x54>
 8012134:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012138:	2f19      	cmp	r7, #25
 801213a:	d801      	bhi.n	8012140 <_strtol_l.constprop.0+0xb4>
 801213c:	3c37      	subs	r4, #55	@ 0x37
 801213e:	e7de      	b.n	80120fe <_strtol_l.constprop.0+0x72>
 8012140:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012144:	2f19      	cmp	r7, #25
 8012146:	d804      	bhi.n	8012152 <_strtol_l.constprop.0+0xc6>
 8012148:	3c57      	subs	r4, #87	@ 0x57
 801214a:	e7d8      	b.n	80120fe <_strtol_l.constprop.0+0x72>
 801214c:	f04f 32ff 	mov.w	r2, #4294967295
 8012150:	e7e1      	b.n	8012116 <_strtol_l.constprop.0+0x8a>
 8012152:	1c53      	adds	r3, r2, #1
 8012154:	d108      	bne.n	8012168 <_strtol_l.constprop.0+0xdc>
 8012156:	2322      	movs	r3, #34	@ 0x22
 8012158:	4660      	mov	r0, ip
 801215a:	f8ce 3000 	str.w	r3, [lr]
 801215e:	f1b8 0f00 	cmp.w	r8, #0
 8012162:	d0a0      	beq.n	80120a6 <_strtol_l.constprop.0+0x1a>
 8012164:	1e69      	subs	r1, r5, #1
 8012166:	e006      	b.n	8012176 <_strtol_l.constprop.0+0xea>
 8012168:	b106      	cbz	r6, 801216c <_strtol_l.constprop.0+0xe0>
 801216a:	4240      	negs	r0, r0
 801216c:	f1b8 0f00 	cmp.w	r8, #0
 8012170:	d099      	beq.n	80120a6 <_strtol_l.constprop.0+0x1a>
 8012172:	2a00      	cmp	r2, #0
 8012174:	d1f6      	bne.n	8012164 <_strtol_l.constprop.0+0xd8>
 8012176:	f8c8 1000 	str.w	r1, [r8]
 801217a:	e794      	b.n	80120a6 <_strtol_l.constprop.0+0x1a>
 801217c:	08013ed1 	.word	0x08013ed1

08012180 <_strtol_r>:
 8012180:	f7ff bf84 	b.w	801208c <_strtol_l.constprop.0>

08012184 <__ssputs_r>:
 8012184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012188:	461f      	mov	r7, r3
 801218a:	688e      	ldr	r6, [r1, #8]
 801218c:	4682      	mov	sl, r0
 801218e:	460c      	mov	r4, r1
 8012190:	42be      	cmp	r6, r7
 8012192:	4690      	mov	r8, r2
 8012194:	680b      	ldr	r3, [r1, #0]
 8012196:	d82d      	bhi.n	80121f4 <__ssputs_r+0x70>
 8012198:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801219c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80121a0:	d026      	beq.n	80121f0 <__ssputs_r+0x6c>
 80121a2:	6965      	ldr	r5, [r4, #20]
 80121a4:	6909      	ldr	r1, [r1, #16]
 80121a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80121aa:	eba3 0901 	sub.w	r9, r3, r1
 80121ae:	1c7b      	adds	r3, r7, #1
 80121b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80121b4:	444b      	add	r3, r9
 80121b6:	106d      	asrs	r5, r5, #1
 80121b8:	429d      	cmp	r5, r3
 80121ba:	bf38      	it	cc
 80121bc:	461d      	movcc	r5, r3
 80121be:	0553      	lsls	r3, r2, #21
 80121c0:	d527      	bpl.n	8012212 <__ssputs_r+0x8e>
 80121c2:	4629      	mov	r1, r5
 80121c4:	f7fc fc3e 	bl	800ea44 <_malloc_r>
 80121c8:	4606      	mov	r6, r0
 80121ca:	b360      	cbz	r0, 8012226 <__ssputs_r+0xa2>
 80121cc:	464a      	mov	r2, r9
 80121ce:	6921      	ldr	r1, [r4, #16]
 80121d0:	f7fd fde9 	bl	800fda6 <memcpy>
 80121d4:	89a3      	ldrh	r3, [r4, #12]
 80121d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80121da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121de:	81a3      	strh	r3, [r4, #12]
 80121e0:	6126      	str	r6, [r4, #16]
 80121e2:	444e      	add	r6, r9
 80121e4:	6165      	str	r5, [r4, #20]
 80121e6:	eba5 0509 	sub.w	r5, r5, r9
 80121ea:	6026      	str	r6, [r4, #0]
 80121ec:	463e      	mov	r6, r7
 80121ee:	60a5      	str	r5, [r4, #8]
 80121f0:	42be      	cmp	r6, r7
 80121f2:	d900      	bls.n	80121f6 <__ssputs_r+0x72>
 80121f4:	463e      	mov	r6, r7
 80121f6:	4632      	mov	r2, r6
 80121f8:	4641      	mov	r1, r8
 80121fa:	6820      	ldr	r0, [r4, #0]
 80121fc:	f7fd fcd8 	bl	800fbb0 <memmove>
 8012200:	68a3      	ldr	r3, [r4, #8]
 8012202:	2000      	movs	r0, #0
 8012204:	1b9b      	subs	r3, r3, r6
 8012206:	60a3      	str	r3, [r4, #8]
 8012208:	6823      	ldr	r3, [r4, #0]
 801220a:	4433      	add	r3, r6
 801220c:	6023      	str	r3, [r4, #0]
 801220e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012212:	462a      	mov	r2, r5
 8012214:	f001 f8d5 	bl	80133c2 <_realloc_r>
 8012218:	4606      	mov	r6, r0
 801221a:	2800      	cmp	r0, #0
 801221c:	d1e0      	bne.n	80121e0 <__ssputs_r+0x5c>
 801221e:	6921      	ldr	r1, [r4, #16]
 8012220:	4650      	mov	r0, sl
 8012222:	f7fe fc25 	bl	8010a70 <_free_r>
 8012226:	230c      	movs	r3, #12
 8012228:	f04f 30ff 	mov.w	r0, #4294967295
 801222c:	f8ca 3000 	str.w	r3, [sl]
 8012230:	89a3      	ldrh	r3, [r4, #12]
 8012232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012236:	81a3      	strh	r3, [r4, #12]
 8012238:	e7e9      	b.n	801220e <__ssputs_r+0x8a>
	...

0801223c <_svfiprintf_r>:
 801223c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012240:	4698      	mov	r8, r3
 8012242:	898b      	ldrh	r3, [r1, #12]
 8012244:	b09d      	sub	sp, #116	@ 0x74
 8012246:	4607      	mov	r7, r0
 8012248:	061b      	lsls	r3, r3, #24
 801224a:	460d      	mov	r5, r1
 801224c:	4614      	mov	r4, r2
 801224e:	d510      	bpl.n	8012272 <_svfiprintf_r+0x36>
 8012250:	690b      	ldr	r3, [r1, #16]
 8012252:	b973      	cbnz	r3, 8012272 <_svfiprintf_r+0x36>
 8012254:	2140      	movs	r1, #64	@ 0x40
 8012256:	f7fc fbf5 	bl	800ea44 <_malloc_r>
 801225a:	6028      	str	r0, [r5, #0]
 801225c:	6128      	str	r0, [r5, #16]
 801225e:	b930      	cbnz	r0, 801226e <_svfiprintf_r+0x32>
 8012260:	230c      	movs	r3, #12
 8012262:	603b      	str	r3, [r7, #0]
 8012264:	f04f 30ff 	mov.w	r0, #4294967295
 8012268:	b01d      	add	sp, #116	@ 0x74
 801226a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801226e:	2340      	movs	r3, #64	@ 0x40
 8012270:	616b      	str	r3, [r5, #20]
 8012272:	2300      	movs	r3, #0
 8012274:	f8cd 800c 	str.w	r8, [sp, #12]
 8012278:	f04f 0901 	mov.w	r9, #1
 801227c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8012420 <_svfiprintf_r+0x1e4>
 8012280:	9309      	str	r3, [sp, #36]	@ 0x24
 8012282:	2320      	movs	r3, #32
 8012284:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012288:	2330      	movs	r3, #48	@ 0x30
 801228a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801228e:	4623      	mov	r3, r4
 8012290:	469a      	mov	sl, r3
 8012292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012296:	b10a      	cbz	r2, 801229c <_svfiprintf_r+0x60>
 8012298:	2a25      	cmp	r2, #37	@ 0x25
 801229a:	d1f9      	bne.n	8012290 <_svfiprintf_r+0x54>
 801229c:	ebba 0b04 	subs.w	fp, sl, r4
 80122a0:	d00b      	beq.n	80122ba <_svfiprintf_r+0x7e>
 80122a2:	465b      	mov	r3, fp
 80122a4:	4622      	mov	r2, r4
 80122a6:	4629      	mov	r1, r5
 80122a8:	4638      	mov	r0, r7
 80122aa:	f7ff ff6b 	bl	8012184 <__ssputs_r>
 80122ae:	3001      	adds	r0, #1
 80122b0:	f000 80a7 	beq.w	8012402 <_svfiprintf_r+0x1c6>
 80122b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80122b6:	445a      	add	r2, fp
 80122b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80122ba:	f89a 3000 	ldrb.w	r3, [sl]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	f000 809f 	beq.w	8012402 <_svfiprintf_r+0x1c6>
 80122c4:	2300      	movs	r3, #0
 80122c6:	f04f 32ff 	mov.w	r2, #4294967295
 80122ca:	f10a 0a01 	add.w	sl, sl, #1
 80122ce:	9304      	str	r3, [sp, #16]
 80122d0:	9307      	str	r3, [sp, #28]
 80122d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80122d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80122d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80122dc:	4654      	mov	r4, sl
 80122de:	2205      	movs	r2, #5
 80122e0:	484f      	ldr	r0, [pc, #316]	@ (8012420 <_svfiprintf_r+0x1e4>)
 80122e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122e6:	f7fd fd50 	bl	800fd8a <memchr>
 80122ea:	9a04      	ldr	r2, [sp, #16]
 80122ec:	b9d8      	cbnz	r0, 8012326 <_svfiprintf_r+0xea>
 80122ee:	06d0      	lsls	r0, r2, #27
 80122f0:	bf44      	itt	mi
 80122f2:	2320      	movmi	r3, #32
 80122f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80122f8:	0711      	lsls	r1, r2, #28
 80122fa:	bf44      	itt	mi
 80122fc:	232b      	movmi	r3, #43	@ 0x2b
 80122fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012302:	f89a 3000 	ldrb.w	r3, [sl]
 8012306:	2b2a      	cmp	r3, #42	@ 0x2a
 8012308:	d015      	beq.n	8012336 <_svfiprintf_r+0xfa>
 801230a:	9a07      	ldr	r2, [sp, #28]
 801230c:	4654      	mov	r4, sl
 801230e:	2000      	movs	r0, #0
 8012310:	f04f 0c0a 	mov.w	ip, #10
 8012314:	4621      	mov	r1, r4
 8012316:	f811 3b01 	ldrb.w	r3, [r1], #1
 801231a:	3b30      	subs	r3, #48	@ 0x30
 801231c:	2b09      	cmp	r3, #9
 801231e:	d94b      	bls.n	80123b8 <_svfiprintf_r+0x17c>
 8012320:	b1b0      	cbz	r0, 8012350 <_svfiprintf_r+0x114>
 8012322:	9207      	str	r2, [sp, #28]
 8012324:	e014      	b.n	8012350 <_svfiprintf_r+0x114>
 8012326:	eba0 0308 	sub.w	r3, r0, r8
 801232a:	46a2      	mov	sl, r4
 801232c:	fa09 f303 	lsl.w	r3, r9, r3
 8012330:	4313      	orrs	r3, r2
 8012332:	9304      	str	r3, [sp, #16]
 8012334:	e7d2      	b.n	80122dc <_svfiprintf_r+0xa0>
 8012336:	9b03      	ldr	r3, [sp, #12]
 8012338:	1d19      	adds	r1, r3, #4
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	2b00      	cmp	r3, #0
 801233e:	9103      	str	r1, [sp, #12]
 8012340:	bfbb      	ittet	lt
 8012342:	425b      	neglt	r3, r3
 8012344:	f042 0202 	orrlt.w	r2, r2, #2
 8012348:	9307      	strge	r3, [sp, #28]
 801234a:	9307      	strlt	r3, [sp, #28]
 801234c:	bfb8      	it	lt
 801234e:	9204      	strlt	r2, [sp, #16]
 8012350:	7823      	ldrb	r3, [r4, #0]
 8012352:	2b2e      	cmp	r3, #46	@ 0x2e
 8012354:	d10a      	bne.n	801236c <_svfiprintf_r+0x130>
 8012356:	7863      	ldrb	r3, [r4, #1]
 8012358:	2b2a      	cmp	r3, #42	@ 0x2a
 801235a:	d132      	bne.n	80123c2 <_svfiprintf_r+0x186>
 801235c:	9b03      	ldr	r3, [sp, #12]
 801235e:	3402      	adds	r4, #2
 8012360:	1d1a      	adds	r2, r3, #4
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012368:	9203      	str	r2, [sp, #12]
 801236a:	9305      	str	r3, [sp, #20]
 801236c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012430 <_svfiprintf_r+0x1f4>
 8012370:	2203      	movs	r2, #3
 8012372:	7821      	ldrb	r1, [r4, #0]
 8012374:	4650      	mov	r0, sl
 8012376:	f7fd fd08 	bl	800fd8a <memchr>
 801237a:	b138      	cbz	r0, 801238c <_svfiprintf_r+0x150>
 801237c:	eba0 000a 	sub.w	r0, r0, sl
 8012380:	2240      	movs	r2, #64	@ 0x40
 8012382:	9b04      	ldr	r3, [sp, #16]
 8012384:	3401      	adds	r4, #1
 8012386:	4082      	lsls	r2, r0
 8012388:	4313      	orrs	r3, r2
 801238a:	9304      	str	r3, [sp, #16]
 801238c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012390:	2206      	movs	r2, #6
 8012392:	4824      	ldr	r0, [pc, #144]	@ (8012424 <_svfiprintf_r+0x1e8>)
 8012394:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012398:	f7fd fcf7 	bl	800fd8a <memchr>
 801239c:	2800      	cmp	r0, #0
 801239e:	d036      	beq.n	801240e <_svfiprintf_r+0x1d2>
 80123a0:	4b21      	ldr	r3, [pc, #132]	@ (8012428 <_svfiprintf_r+0x1ec>)
 80123a2:	bb1b      	cbnz	r3, 80123ec <_svfiprintf_r+0x1b0>
 80123a4:	9b03      	ldr	r3, [sp, #12]
 80123a6:	3307      	adds	r3, #7
 80123a8:	f023 0307 	bic.w	r3, r3, #7
 80123ac:	3308      	adds	r3, #8
 80123ae:	9303      	str	r3, [sp, #12]
 80123b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123b2:	4433      	add	r3, r6
 80123b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80123b6:	e76a      	b.n	801228e <_svfiprintf_r+0x52>
 80123b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80123bc:	460c      	mov	r4, r1
 80123be:	2001      	movs	r0, #1
 80123c0:	e7a8      	b.n	8012314 <_svfiprintf_r+0xd8>
 80123c2:	2300      	movs	r3, #0
 80123c4:	3401      	adds	r4, #1
 80123c6:	f04f 0c0a 	mov.w	ip, #10
 80123ca:	4619      	mov	r1, r3
 80123cc:	9305      	str	r3, [sp, #20]
 80123ce:	4620      	mov	r0, r4
 80123d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80123d4:	3a30      	subs	r2, #48	@ 0x30
 80123d6:	2a09      	cmp	r2, #9
 80123d8:	d903      	bls.n	80123e2 <_svfiprintf_r+0x1a6>
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d0c6      	beq.n	801236c <_svfiprintf_r+0x130>
 80123de:	9105      	str	r1, [sp, #20]
 80123e0:	e7c4      	b.n	801236c <_svfiprintf_r+0x130>
 80123e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80123e6:	4604      	mov	r4, r0
 80123e8:	2301      	movs	r3, #1
 80123ea:	e7f0      	b.n	80123ce <_svfiprintf_r+0x192>
 80123ec:	ab03      	add	r3, sp, #12
 80123ee:	462a      	mov	r2, r5
 80123f0:	a904      	add	r1, sp, #16
 80123f2:	4638      	mov	r0, r7
 80123f4:	9300      	str	r3, [sp, #0]
 80123f6:	4b0d      	ldr	r3, [pc, #52]	@ (801242c <_svfiprintf_r+0x1f0>)
 80123f8:	f7fc fc4e 	bl	800ec98 <_printf_float>
 80123fc:	1c42      	adds	r2, r0, #1
 80123fe:	4606      	mov	r6, r0
 8012400:	d1d6      	bne.n	80123b0 <_svfiprintf_r+0x174>
 8012402:	89ab      	ldrh	r3, [r5, #12]
 8012404:	065b      	lsls	r3, r3, #25
 8012406:	f53f af2d 	bmi.w	8012264 <_svfiprintf_r+0x28>
 801240a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801240c:	e72c      	b.n	8012268 <_svfiprintf_r+0x2c>
 801240e:	ab03      	add	r3, sp, #12
 8012410:	462a      	mov	r2, r5
 8012412:	a904      	add	r1, sp, #16
 8012414:	4638      	mov	r0, r7
 8012416:	9300      	str	r3, [sp, #0]
 8012418:	4b04      	ldr	r3, [pc, #16]	@ (801242c <_svfiprintf_r+0x1f0>)
 801241a:	f7fc fed9 	bl	800f1d0 <_printf_i>
 801241e:	e7ed      	b.n	80123fc <_svfiprintf_r+0x1c0>
 8012420:	08013fd1 	.word	0x08013fd1
 8012424:	08013fdb 	.word	0x08013fdb
 8012428:	0800ec99 	.word	0x0800ec99
 801242c:	08012185 	.word	0x08012185
 8012430:	08013fd7 	.word	0x08013fd7

08012434 <_sungetc_r>:
 8012434:	b538      	push	{r3, r4, r5, lr}
 8012436:	1c4b      	adds	r3, r1, #1
 8012438:	4614      	mov	r4, r2
 801243a:	d103      	bne.n	8012444 <_sungetc_r+0x10>
 801243c:	f04f 35ff 	mov.w	r5, #4294967295
 8012440:	4628      	mov	r0, r5
 8012442:	bd38      	pop	{r3, r4, r5, pc}
 8012444:	8993      	ldrh	r3, [r2, #12]
 8012446:	b2cd      	uxtb	r5, r1
 8012448:	f023 0320 	bic.w	r3, r3, #32
 801244c:	8193      	strh	r3, [r2, #12]
 801244e:	6853      	ldr	r3, [r2, #4]
 8012450:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8012452:	b18a      	cbz	r2, 8012478 <_sungetc_r+0x44>
 8012454:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8012456:	429a      	cmp	r2, r3
 8012458:	dd08      	ble.n	801246c <_sungetc_r+0x38>
 801245a:	6823      	ldr	r3, [r4, #0]
 801245c:	1e5a      	subs	r2, r3, #1
 801245e:	6022      	str	r2, [r4, #0]
 8012460:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012464:	6863      	ldr	r3, [r4, #4]
 8012466:	3301      	adds	r3, #1
 8012468:	6063      	str	r3, [r4, #4]
 801246a:	e7e9      	b.n	8012440 <_sungetc_r+0xc>
 801246c:	4621      	mov	r1, r4
 801246e:	f000 fbde 	bl	8012c2e <__submore>
 8012472:	2800      	cmp	r0, #0
 8012474:	d0f1      	beq.n	801245a <_sungetc_r+0x26>
 8012476:	e7e1      	b.n	801243c <_sungetc_r+0x8>
 8012478:	6921      	ldr	r1, [r4, #16]
 801247a:	6822      	ldr	r2, [r4, #0]
 801247c:	b141      	cbz	r1, 8012490 <_sungetc_r+0x5c>
 801247e:	4291      	cmp	r1, r2
 8012480:	d206      	bcs.n	8012490 <_sungetc_r+0x5c>
 8012482:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8012486:	42a9      	cmp	r1, r5
 8012488:	d102      	bne.n	8012490 <_sungetc_r+0x5c>
 801248a:	3a01      	subs	r2, #1
 801248c:	6022      	str	r2, [r4, #0]
 801248e:	e7ea      	b.n	8012466 <_sungetc_r+0x32>
 8012490:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8012494:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012498:	6363      	str	r3, [r4, #52]	@ 0x34
 801249a:	2303      	movs	r3, #3
 801249c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801249e:	4623      	mov	r3, r4
 80124a0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80124a4:	6023      	str	r3, [r4, #0]
 80124a6:	2301      	movs	r3, #1
 80124a8:	e7de      	b.n	8012468 <_sungetc_r+0x34>

080124aa <__ssrefill_r>:
 80124aa:	b510      	push	{r4, lr}
 80124ac:	460c      	mov	r4, r1
 80124ae:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80124b0:	b169      	cbz	r1, 80124ce <__ssrefill_r+0x24>
 80124b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80124b6:	4299      	cmp	r1, r3
 80124b8:	d001      	beq.n	80124be <__ssrefill_r+0x14>
 80124ba:	f7fe fad9 	bl	8010a70 <_free_r>
 80124be:	2000      	movs	r0, #0
 80124c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80124c2:	6360      	str	r0, [r4, #52]	@ 0x34
 80124c4:	6063      	str	r3, [r4, #4]
 80124c6:	b113      	cbz	r3, 80124ce <__ssrefill_r+0x24>
 80124c8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80124ca:	6023      	str	r3, [r4, #0]
 80124cc:	bd10      	pop	{r4, pc}
 80124ce:	6923      	ldr	r3, [r4, #16]
 80124d0:	f04f 30ff 	mov.w	r0, #4294967295
 80124d4:	6023      	str	r3, [r4, #0]
 80124d6:	2300      	movs	r3, #0
 80124d8:	6063      	str	r3, [r4, #4]
 80124da:	89a3      	ldrh	r3, [r4, #12]
 80124dc:	f043 0320 	orr.w	r3, r3, #32
 80124e0:	81a3      	strh	r3, [r4, #12]
 80124e2:	e7f3      	b.n	80124cc <__ssrefill_r+0x22>

080124e4 <__ssvfiscanf_r>:
 80124e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124e8:	460c      	mov	r4, r1
 80124ea:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80124ee:	2100      	movs	r1, #0
 80124f0:	4606      	mov	r6, r0
 80124f2:	f10d 0804 	add.w	r8, sp, #4
 80124f6:	4fa5      	ldr	r7, [pc, #660]	@ (801278c <__ssvfiscanf_r+0x2a8>)
 80124f8:	9300      	str	r3, [sp, #0]
 80124fa:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80124fe:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8012502:	49a3      	ldr	r1, [pc, #652]	@ (8012790 <__ssvfiscanf_r+0x2ac>)
 8012504:	91a0      	str	r1, [sp, #640]	@ 0x280
 8012506:	49a3      	ldr	r1, [pc, #652]	@ (8012794 <__ssvfiscanf_r+0x2b0>)
 8012508:	91a1      	str	r1, [sp, #644]	@ 0x284
 801250a:	7813      	ldrb	r3, [r2, #0]
 801250c:	2b00      	cmp	r3, #0
 801250e:	f000 8158 	beq.w	80127c2 <__ssvfiscanf_r+0x2de>
 8012512:	5cf9      	ldrb	r1, [r7, r3]
 8012514:	1c55      	adds	r5, r2, #1
 8012516:	f011 0108 	ands.w	r1, r1, #8
 801251a:	d019      	beq.n	8012550 <__ssvfiscanf_r+0x6c>
 801251c:	6863      	ldr	r3, [r4, #4]
 801251e:	2b00      	cmp	r3, #0
 8012520:	dd0f      	ble.n	8012542 <__ssvfiscanf_r+0x5e>
 8012522:	6823      	ldr	r3, [r4, #0]
 8012524:	781a      	ldrb	r2, [r3, #0]
 8012526:	5cba      	ldrb	r2, [r7, r2]
 8012528:	0712      	lsls	r2, r2, #28
 801252a:	d401      	bmi.n	8012530 <__ssvfiscanf_r+0x4c>
 801252c:	462a      	mov	r2, r5
 801252e:	e7ec      	b.n	801250a <__ssvfiscanf_r+0x26>
 8012530:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012532:	3301      	adds	r3, #1
 8012534:	3201      	adds	r2, #1
 8012536:	6023      	str	r3, [r4, #0]
 8012538:	9245      	str	r2, [sp, #276]	@ 0x114
 801253a:	6862      	ldr	r2, [r4, #4]
 801253c:	3a01      	subs	r2, #1
 801253e:	6062      	str	r2, [r4, #4]
 8012540:	e7ec      	b.n	801251c <__ssvfiscanf_r+0x38>
 8012542:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012544:	4621      	mov	r1, r4
 8012546:	4630      	mov	r0, r6
 8012548:	4798      	blx	r3
 801254a:	2800      	cmp	r0, #0
 801254c:	d0e9      	beq.n	8012522 <__ssvfiscanf_r+0x3e>
 801254e:	e7ed      	b.n	801252c <__ssvfiscanf_r+0x48>
 8012550:	2b25      	cmp	r3, #37	@ 0x25
 8012552:	d012      	beq.n	801257a <__ssvfiscanf_r+0x96>
 8012554:	4699      	mov	r9, r3
 8012556:	6863      	ldr	r3, [r4, #4]
 8012558:	2b00      	cmp	r3, #0
 801255a:	f340 8094 	ble.w	8012686 <__ssvfiscanf_r+0x1a2>
 801255e:	6822      	ldr	r2, [r4, #0]
 8012560:	7813      	ldrb	r3, [r2, #0]
 8012562:	454b      	cmp	r3, r9
 8012564:	f040 812d 	bne.w	80127c2 <__ssvfiscanf_r+0x2de>
 8012568:	6863      	ldr	r3, [r4, #4]
 801256a:	3201      	adds	r2, #1
 801256c:	3b01      	subs	r3, #1
 801256e:	6022      	str	r2, [r4, #0]
 8012570:	6063      	str	r3, [r4, #4]
 8012572:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8012574:	3301      	adds	r3, #1
 8012576:	9345      	str	r3, [sp, #276]	@ 0x114
 8012578:	e7d8      	b.n	801252c <__ssvfiscanf_r+0x48>
 801257a:	9141      	str	r1, [sp, #260]	@ 0x104
 801257c:	9143      	str	r1, [sp, #268]	@ 0x10c
 801257e:	7853      	ldrb	r3, [r2, #1]
 8012580:	2b2a      	cmp	r3, #42	@ 0x2a
 8012582:	bf04      	itt	eq
 8012584:	2310      	moveq	r3, #16
 8012586:	1c95      	addeq	r5, r2, #2
 8012588:	f04f 020a 	mov.w	r2, #10
 801258c:	bf08      	it	eq
 801258e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8012590:	46a9      	mov	r9, r5
 8012592:	f819 1b01 	ldrb.w	r1, [r9], #1
 8012596:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801259a:	2b09      	cmp	r3, #9
 801259c:	d91e      	bls.n	80125dc <__ssvfiscanf_r+0xf8>
 801259e:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8012798 <__ssvfiscanf_r+0x2b4>
 80125a2:	2203      	movs	r2, #3
 80125a4:	4650      	mov	r0, sl
 80125a6:	f7fd fbf0 	bl	800fd8a <memchr>
 80125aa:	b138      	cbz	r0, 80125bc <__ssvfiscanf_r+0xd8>
 80125ac:	eba0 000a 	sub.w	r0, r0, sl
 80125b0:	2301      	movs	r3, #1
 80125b2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80125b4:	464d      	mov	r5, r9
 80125b6:	4083      	lsls	r3, r0
 80125b8:	4313      	orrs	r3, r2
 80125ba:	9341      	str	r3, [sp, #260]	@ 0x104
 80125bc:	f815 3b01 	ldrb.w	r3, [r5], #1
 80125c0:	2b78      	cmp	r3, #120	@ 0x78
 80125c2:	d806      	bhi.n	80125d2 <__ssvfiscanf_r+0xee>
 80125c4:	2b57      	cmp	r3, #87	@ 0x57
 80125c6:	d810      	bhi.n	80125ea <__ssvfiscanf_r+0x106>
 80125c8:	2b25      	cmp	r3, #37	@ 0x25
 80125ca:	d0c3      	beq.n	8012554 <__ssvfiscanf_r+0x70>
 80125cc:	d856      	bhi.n	801267c <__ssvfiscanf_r+0x198>
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d064      	beq.n	801269c <__ssvfiscanf_r+0x1b8>
 80125d2:	2303      	movs	r3, #3
 80125d4:	9347      	str	r3, [sp, #284]	@ 0x11c
 80125d6:	230a      	movs	r3, #10
 80125d8:	9342      	str	r3, [sp, #264]	@ 0x108
 80125da:	e077      	b.n	80126cc <__ssvfiscanf_r+0x1e8>
 80125dc:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80125de:	464d      	mov	r5, r9
 80125e0:	fb02 1103 	mla	r1, r2, r3, r1
 80125e4:	3930      	subs	r1, #48	@ 0x30
 80125e6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80125e8:	e7d2      	b.n	8012590 <__ssvfiscanf_r+0xac>
 80125ea:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80125ee:	2a20      	cmp	r2, #32
 80125f0:	d8ef      	bhi.n	80125d2 <__ssvfiscanf_r+0xee>
 80125f2:	a101      	add	r1, pc, #4	@ (adr r1, 80125f8 <__ssvfiscanf_r+0x114>)
 80125f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80125f8:	080126ab 	.word	0x080126ab
 80125fc:	080125d3 	.word	0x080125d3
 8012600:	080125d3 	.word	0x080125d3
 8012604:	08012705 	.word	0x08012705
 8012608:	080125d3 	.word	0x080125d3
 801260c:	080125d3 	.word	0x080125d3
 8012610:	080125d3 	.word	0x080125d3
 8012614:	080125d3 	.word	0x080125d3
 8012618:	080125d3 	.word	0x080125d3
 801261c:	080125d3 	.word	0x080125d3
 8012620:	080125d3 	.word	0x080125d3
 8012624:	0801271b 	.word	0x0801271b
 8012628:	08012701 	.word	0x08012701
 801262c:	08012683 	.word	0x08012683
 8012630:	08012683 	.word	0x08012683
 8012634:	08012683 	.word	0x08012683
 8012638:	080125d3 	.word	0x080125d3
 801263c:	080126bd 	.word	0x080126bd
 8012640:	080125d3 	.word	0x080125d3
 8012644:	080125d3 	.word	0x080125d3
 8012648:	080125d3 	.word	0x080125d3
 801264c:	080125d3 	.word	0x080125d3
 8012650:	0801272b 	.word	0x0801272b
 8012654:	080126c5 	.word	0x080126c5
 8012658:	080126a3 	.word	0x080126a3
 801265c:	080125d3 	.word	0x080125d3
 8012660:	080125d3 	.word	0x080125d3
 8012664:	08012727 	.word	0x08012727
 8012668:	080125d3 	.word	0x080125d3
 801266c:	08012701 	.word	0x08012701
 8012670:	080125d3 	.word	0x080125d3
 8012674:	080125d3 	.word	0x080125d3
 8012678:	080126ab 	.word	0x080126ab
 801267c:	3b45      	subs	r3, #69	@ 0x45
 801267e:	2b02      	cmp	r3, #2
 8012680:	d8a7      	bhi.n	80125d2 <__ssvfiscanf_r+0xee>
 8012682:	2305      	movs	r3, #5
 8012684:	e021      	b.n	80126ca <__ssvfiscanf_r+0x1e6>
 8012686:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012688:	4621      	mov	r1, r4
 801268a:	4630      	mov	r0, r6
 801268c:	4798      	blx	r3
 801268e:	2800      	cmp	r0, #0
 8012690:	f43f af65 	beq.w	801255e <__ssvfiscanf_r+0x7a>
 8012694:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012696:	2800      	cmp	r0, #0
 8012698:	f040 808b 	bne.w	80127b2 <__ssvfiscanf_r+0x2ce>
 801269c:	f04f 30ff 	mov.w	r0, #4294967295
 80126a0:	e08b      	b.n	80127ba <__ssvfiscanf_r+0x2d6>
 80126a2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80126a4:	f042 0220 	orr.w	r2, r2, #32
 80126a8:	9241      	str	r2, [sp, #260]	@ 0x104
 80126aa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80126ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80126b0:	9241      	str	r2, [sp, #260]	@ 0x104
 80126b2:	2210      	movs	r2, #16
 80126b4:	2b6e      	cmp	r3, #110	@ 0x6e
 80126b6:	9242      	str	r2, [sp, #264]	@ 0x108
 80126b8:	d902      	bls.n	80126c0 <__ssvfiscanf_r+0x1dc>
 80126ba:	e005      	b.n	80126c8 <__ssvfiscanf_r+0x1e4>
 80126bc:	2300      	movs	r3, #0
 80126be:	9342      	str	r3, [sp, #264]	@ 0x108
 80126c0:	2303      	movs	r3, #3
 80126c2:	e002      	b.n	80126ca <__ssvfiscanf_r+0x1e6>
 80126c4:	2308      	movs	r3, #8
 80126c6:	9342      	str	r3, [sp, #264]	@ 0x108
 80126c8:	2304      	movs	r3, #4
 80126ca:	9347      	str	r3, [sp, #284]	@ 0x11c
 80126cc:	6863      	ldr	r3, [r4, #4]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	dd3a      	ble.n	8012748 <__ssvfiscanf_r+0x264>
 80126d2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80126d4:	0659      	lsls	r1, r3, #25
 80126d6:	d404      	bmi.n	80126e2 <__ssvfiscanf_r+0x1fe>
 80126d8:	6823      	ldr	r3, [r4, #0]
 80126da:	781a      	ldrb	r2, [r3, #0]
 80126dc:	5cba      	ldrb	r2, [r7, r2]
 80126de:	0712      	lsls	r2, r2, #28
 80126e0:	d439      	bmi.n	8012756 <__ssvfiscanf_r+0x272>
 80126e2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80126e4:	2b02      	cmp	r3, #2
 80126e6:	dc48      	bgt.n	801277a <__ssvfiscanf_r+0x296>
 80126e8:	466b      	mov	r3, sp
 80126ea:	4622      	mov	r2, r4
 80126ec:	a941      	add	r1, sp, #260	@ 0x104
 80126ee:	4630      	mov	r0, r6
 80126f0:	f000 f86c 	bl	80127cc <_scanf_chars>
 80126f4:	2801      	cmp	r0, #1
 80126f6:	d064      	beq.n	80127c2 <__ssvfiscanf_r+0x2de>
 80126f8:	2802      	cmp	r0, #2
 80126fa:	f47f af17 	bne.w	801252c <__ssvfiscanf_r+0x48>
 80126fe:	e7c9      	b.n	8012694 <__ssvfiscanf_r+0x1b0>
 8012700:	220a      	movs	r2, #10
 8012702:	e7d7      	b.n	80126b4 <__ssvfiscanf_r+0x1d0>
 8012704:	4629      	mov	r1, r5
 8012706:	4640      	mov	r0, r8
 8012708:	f000 fa58 	bl	8012bbc <__sccl>
 801270c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801270e:	4605      	mov	r5, r0
 8012710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012714:	9341      	str	r3, [sp, #260]	@ 0x104
 8012716:	2301      	movs	r3, #1
 8012718:	e7d7      	b.n	80126ca <__ssvfiscanf_r+0x1e6>
 801271a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801271c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012720:	9341      	str	r3, [sp, #260]	@ 0x104
 8012722:	2300      	movs	r3, #0
 8012724:	e7d1      	b.n	80126ca <__ssvfiscanf_r+0x1e6>
 8012726:	2302      	movs	r3, #2
 8012728:	e7cf      	b.n	80126ca <__ssvfiscanf_r+0x1e6>
 801272a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801272c:	06c3      	lsls	r3, r0, #27
 801272e:	f53f aefd 	bmi.w	801252c <__ssvfiscanf_r+0x48>
 8012732:	9b00      	ldr	r3, [sp, #0]
 8012734:	07c0      	lsls	r0, r0, #31
 8012736:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012738:	f103 0104 	add.w	r1, r3, #4
 801273c:	9100      	str	r1, [sp, #0]
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	bf4c      	ite	mi
 8012742:	801a      	strhmi	r2, [r3, #0]
 8012744:	601a      	strpl	r2, [r3, #0]
 8012746:	e6f1      	b.n	801252c <__ssvfiscanf_r+0x48>
 8012748:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801274a:	4621      	mov	r1, r4
 801274c:	4630      	mov	r0, r6
 801274e:	4798      	blx	r3
 8012750:	2800      	cmp	r0, #0
 8012752:	d0be      	beq.n	80126d2 <__ssvfiscanf_r+0x1ee>
 8012754:	e79e      	b.n	8012694 <__ssvfiscanf_r+0x1b0>
 8012756:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012758:	3201      	adds	r2, #1
 801275a:	9245      	str	r2, [sp, #276]	@ 0x114
 801275c:	6862      	ldr	r2, [r4, #4]
 801275e:	3a01      	subs	r2, #1
 8012760:	2a00      	cmp	r2, #0
 8012762:	6062      	str	r2, [r4, #4]
 8012764:	dd02      	ble.n	801276c <__ssvfiscanf_r+0x288>
 8012766:	3301      	adds	r3, #1
 8012768:	6023      	str	r3, [r4, #0]
 801276a:	e7b5      	b.n	80126d8 <__ssvfiscanf_r+0x1f4>
 801276c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801276e:	4621      	mov	r1, r4
 8012770:	4630      	mov	r0, r6
 8012772:	4798      	blx	r3
 8012774:	2800      	cmp	r0, #0
 8012776:	d0af      	beq.n	80126d8 <__ssvfiscanf_r+0x1f4>
 8012778:	e78c      	b.n	8012694 <__ssvfiscanf_r+0x1b0>
 801277a:	2b04      	cmp	r3, #4
 801277c:	dc0e      	bgt.n	801279c <__ssvfiscanf_r+0x2b8>
 801277e:	466b      	mov	r3, sp
 8012780:	4622      	mov	r2, r4
 8012782:	a941      	add	r1, sp, #260	@ 0x104
 8012784:	4630      	mov	r0, r6
 8012786:	f000 f87b 	bl	8012880 <_scanf_i>
 801278a:	e7b3      	b.n	80126f4 <__ssvfiscanf_r+0x210>
 801278c:	08013ed1 	.word	0x08013ed1
 8012790:	08012435 	.word	0x08012435
 8012794:	080124ab 	.word	0x080124ab
 8012798:	08013fd7 	.word	0x08013fd7
 801279c:	4b0a      	ldr	r3, [pc, #40]	@ (80127c8 <__ssvfiscanf_r+0x2e4>)
 801279e:	2b00      	cmp	r3, #0
 80127a0:	f43f aec4 	beq.w	801252c <__ssvfiscanf_r+0x48>
 80127a4:	466b      	mov	r3, sp
 80127a6:	4622      	mov	r2, r4
 80127a8:	a941      	add	r1, sp, #260	@ 0x104
 80127aa:	4630      	mov	r0, r6
 80127ac:	f7fc fe30 	bl	800f410 <_scanf_float>
 80127b0:	e7a0      	b.n	80126f4 <__ssvfiscanf_r+0x210>
 80127b2:	89a3      	ldrh	r3, [r4, #12]
 80127b4:	065b      	lsls	r3, r3, #25
 80127b6:	f53f af71 	bmi.w	801269c <__ssvfiscanf_r+0x1b8>
 80127ba:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80127be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127c2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80127c4:	e7f9      	b.n	80127ba <__ssvfiscanf_r+0x2d6>
 80127c6:	bf00      	nop
 80127c8:	0800f411 	.word	0x0800f411

080127cc <_scanf_chars>:
 80127cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127d0:	4615      	mov	r5, r2
 80127d2:	688a      	ldr	r2, [r1, #8]
 80127d4:	4680      	mov	r8, r0
 80127d6:	460c      	mov	r4, r1
 80127d8:	b932      	cbnz	r2, 80127e8 <_scanf_chars+0x1c>
 80127da:	698a      	ldr	r2, [r1, #24]
 80127dc:	2a00      	cmp	r2, #0
 80127de:	bf14      	ite	ne
 80127e0:	f04f 32ff 	movne.w	r2, #4294967295
 80127e4:	2201      	moveq	r2, #1
 80127e6:	608a      	str	r2, [r1, #8]
 80127e8:	6822      	ldr	r2, [r4, #0]
 80127ea:	2700      	movs	r7, #0
 80127ec:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 801287c <_scanf_chars+0xb0>
 80127f0:	06d1      	lsls	r1, r2, #27
 80127f2:	bf5f      	itttt	pl
 80127f4:	681a      	ldrpl	r2, [r3, #0]
 80127f6:	1d11      	addpl	r1, r2, #4
 80127f8:	6019      	strpl	r1, [r3, #0]
 80127fa:	6816      	ldrpl	r6, [r2, #0]
 80127fc:	69a0      	ldr	r0, [r4, #24]
 80127fe:	b188      	cbz	r0, 8012824 <_scanf_chars+0x58>
 8012800:	2801      	cmp	r0, #1
 8012802:	d107      	bne.n	8012814 <_scanf_chars+0x48>
 8012804:	682b      	ldr	r3, [r5, #0]
 8012806:	781a      	ldrb	r2, [r3, #0]
 8012808:	6963      	ldr	r3, [r4, #20]
 801280a:	5c9b      	ldrb	r3, [r3, r2]
 801280c:	b953      	cbnz	r3, 8012824 <_scanf_chars+0x58>
 801280e:	2f00      	cmp	r7, #0
 8012810:	d031      	beq.n	8012876 <_scanf_chars+0xaa>
 8012812:	e022      	b.n	801285a <_scanf_chars+0x8e>
 8012814:	2802      	cmp	r0, #2
 8012816:	d120      	bne.n	801285a <_scanf_chars+0x8e>
 8012818:	682b      	ldr	r3, [r5, #0]
 801281a:	781b      	ldrb	r3, [r3, #0]
 801281c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8012820:	071b      	lsls	r3, r3, #28
 8012822:	d41a      	bmi.n	801285a <_scanf_chars+0x8e>
 8012824:	6823      	ldr	r3, [r4, #0]
 8012826:	3701      	adds	r7, #1
 8012828:	06da      	lsls	r2, r3, #27
 801282a:	bf5e      	ittt	pl
 801282c:	682b      	ldrpl	r3, [r5, #0]
 801282e:	781b      	ldrbpl	r3, [r3, #0]
 8012830:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012834:	682a      	ldr	r2, [r5, #0]
 8012836:	686b      	ldr	r3, [r5, #4]
 8012838:	3201      	adds	r2, #1
 801283a:	3b01      	subs	r3, #1
 801283c:	602a      	str	r2, [r5, #0]
 801283e:	68a2      	ldr	r2, [r4, #8]
 8012840:	606b      	str	r3, [r5, #4]
 8012842:	3a01      	subs	r2, #1
 8012844:	60a2      	str	r2, [r4, #8]
 8012846:	b142      	cbz	r2, 801285a <_scanf_chars+0x8e>
 8012848:	2b00      	cmp	r3, #0
 801284a:	dcd7      	bgt.n	80127fc <_scanf_chars+0x30>
 801284c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012850:	4629      	mov	r1, r5
 8012852:	4640      	mov	r0, r8
 8012854:	4798      	blx	r3
 8012856:	2800      	cmp	r0, #0
 8012858:	d0d0      	beq.n	80127fc <_scanf_chars+0x30>
 801285a:	6823      	ldr	r3, [r4, #0]
 801285c:	f013 0310 	ands.w	r3, r3, #16
 8012860:	d105      	bne.n	801286e <_scanf_chars+0xa2>
 8012862:	68e2      	ldr	r2, [r4, #12]
 8012864:	3201      	adds	r2, #1
 8012866:	60e2      	str	r2, [r4, #12]
 8012868:	69a2      	ldr	r2, [r4, #24]
 801286a:	b102      	cbz	r2, 801286e <_scanf_chars+0xa2>
 801286c:	7033      	strb	r3, [r6, #0]
 801286e:	6923      	ldr	r3, [r4, #16]
 8012870:	2000      	movs	r0, #0
 8012872:	443b      	add	r3, r7
 8012874:	6123      	str	r3, [r4, #16]
 8012876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801287a:	bf00      	nop
 801287c:	08013ed1 	.word	0x08013ed1

08012880 <_scanf_i>:
 8012880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012884:	4698      	mov	r8, r3
 8012886:	b087      	sub	sp, #28
 8012888:	4b72      	ldr	r3, [pc, #456]	@ (8012a54 <_scanf_i+0x1d4>)
 801288a:	460c      	mov	r4, r1
 801288c:	4682      	mov	sl, r0
 801288e:	4616      	mov	r6, r2
 8012890:	4627      	mov	r7, r4
 8012892:	f04f 0b00 	mov.w	fp, #0
 8012896:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801289a:	ab03      	add	r3, sp, #12
 801289c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80128a0:	4b6d      	ldr	r3, [pc, #436]	@ (8012a58 <_scanf_i+0x1d8>)
 80128a2:	69a1      	ldr	r1, [r4, #24]
 80128a4:	4a6d      	ldr	r2, [pc, #436]	@ (8012a5c <_scanf_i+0x1dc>)
 80128a6:	2903      	cmp	r1, #3
 80128a8:	bf08      	it	eq
 80128aa:	461a      	moveq	r2, r3
 80128ac:	68a3      	ldr	r3, [r4, #8]
 80128ae:	9201      	str	r2, [sp, #4]
 80128b0:	1e5a      	subs	r2, r3, #1
 80128b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80128b6:	bf89      	itett	hi
 80128b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80128bc:	f04f 0900 	movls.w	r9, #0
 80128c0:	eb03 0905 	addhi.w	r9, r3, r5
 80128c4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80128c8:	bf88      	it	hi
 80128ca:	60a3      	strhi	r3, [r4, #8]
 80128cc:	f857 3b1c 	ldr.w	r3, [r7], #28
 80128d0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80128d4:	463d      	mov	r5, r7
 80128d6:	6023      	str	r3, [r4, #0]
 80128d8:	6831      	ldr	r1, [r6, #0]
 80128da:	ab03      	add	r3, sp, #12
 80128dc:	2202      	movs	r2, #2
 80128de:	7809      	ldrb	r1, [r1, #0]
 80128e0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80128e4:	f7fd fa51 	bl	800fd8a <memchr>
 80128e8:	b328      	cbz	r0, 8012936 <_scanf_i+0xb6>
 80128ea:	f1bb 0f01 	cmp.w	fp, #1
 80128ee:	d159      	bne.n	80129a4 <_scanf_i+0x124>
 80128f0:	6862      	ldr	r2, [r4, #4]
 80128f2:	b92a      	cbnz	r2, 8012900 <_scanf_i+0x80>
 80128f4:	6822      	ldr	r2, [r4, #0]
 80128f6:	2108      	movs	r1, #8
 80128f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80128fc:	6061      	str	r1, [r4, #4]
 80128fe:	6022      	str	r2, [r4, #0]
 8012900:	6822      	ldr	r2, [r4, #0]
 8012902:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8012906:	6022      	str	r2, [r4, #0]
 8012908:	68a2      	ldr	r2, [r4, #8]
 801290a:	1e51      	subs	r1, r2, #1
 801290c:	60a1      	str	r1, [r4, #8]
 801290e:	b192      	cbz	r2, 8012936 <_scanf_i+0xb6>
 8012910:	6832      	ldr	r2, [r6, #0]
 8012912:	1c51      	adds	r1, r2, #1
 8012914:	6031      	str	r1, [r6, #0]
 8012916:	7812      	ldrb	r2, [r2, #0]
 8012918:	f805 2b01 	strb.w	r2, [r5], #1
 801291c:	6872      	ldr	r2, [r6, #4]
 801291e:	3a01      	subs	r2, #1
 8012920:	2a00      	cmp	r2, #0
 8012922:	6072      	str	r2, [r6, #4]
 8012924:	dc07      	bgt.n	8012936 <_scanf_i+0xb6>
 8012926:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801292a:	4631      	mov	r1, r6
 801292c:	4650      	mov	r0, sl
 801292e:	4790      	blx	r2
 8012930:	2800      	cmp	r0, #0
 8012932:	f040 8085 	bne.w	8012a40 <_scanf_i+0x1c0>
 8012936:	f10b 0b01 	add.w	fp, fp, #1
 801293a:	f1bb 0f03 	cmp.w	fp, #3
 801293e:	d1cb      	bne.n	80128d8 <_scanf_i+0x58>
 8012940:	6863      	ldr	r3, [r4, #4]
 8012942:	b90b      	cbnz	r3, 8012948 <_scanf_i+0xc8>
 8012944:	230a      	movs	r3, #10
 8012946:	6063      	str	r3, [r4, #4]
 8012948:	6863      	ldr	r3, [r4, #4]
 801294a:	f04f 0b00 	mov.w	fp, #0
 801294e:	4944      	ldr	r1, [pc, #272]	@ (8012a60 <_scanf_i+0x1e0>)
 8012950:	6960      	ldr	r0, [r4, #20]
 8012952:	1ac9      	subs	r1, r1, r3
 8012954:	f000 f932 	bl	8012bbc <__sccl>
 8012958:	68a3      	ldr	r3, [r4, #8]
 801295a:	6822      	ldr	r2, [r4, #0]
 801295c:	2b00      	cmp	r3, #0
 801295e:	d03d      	beq.n	80129dc <_scanf_i+0x15c>
 8012960:	6831      	ldr	r1, [r6, #0]
 8012962:	6960      	ldr	r0, [r4, #20]
 8012964:	f891 c000 	ldrb.w	ip, [r1]
 8012968:	f810 000c 	ldrb.w	r0, [r0, ip]
 801296c:	2800      	cmp	r0, #0
 801296e:	d035      	beq.n	80129dc <_scanf_i+0x15c>
 8012970:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8012974:	d124      	bne.n	80129c0 <_scanf_i+0x140>
 8012976:	0510      	lsls	r0, r2, #20
 8012978:	d522      	bpl.n	80129c0 <_scanf_i+0x140>
 801297a:	f10b 0b01 	add.w	fp, fp, #1
 801297e:	f1b9 0f00 	cmp.w	r9, #0
 8012982:	d003      	beq.n	801298c <_scanf_i+0x10c>
 8012984:	3301      	adds	r3, #1
 8012986:	f109 39ff 	add.w	r9, r9, #4294967295
 801298a:	60a3      	str	r3, [r4, #8]
 801298c:	6873      	ldr	r3, [r6, #4]
 801298e:	3b01      	subs	r3, #1
 8012990:	2b00      	cmp	r3, #0
 8012992:	6073      	str	r3, [r6, #4]
 8012994:	dd1b      	ble.n	80129ce <_scanf_i+0x14e>
 8012996:	6833      	ldr	r3, [r6, #0]
 8012998:	3301      	adds	r3, #1
 801299a:	6033      	str	r3, [r6, #0]
 801299c:	68a3      	ldr	r3, [r4, #8]
 801299e:	3b01      	subs	r3, #1
 80129a0:	60a3      	str	r3, [r4, #8]
 80129a2:	e7d9      	b.n	8012958 <_scanf_i+0xd8>
 80129a4:	f1bb 0f02 	cmp.w	fp, #2
 80129a8:	d1ae      	bne.n	8012908 <_scanf_i+0x88>
 80129aa:	6822      	ldr	r2, [r4, #0]
 80129ac:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80129b0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80129b4:	d1bf      	bne.n	8012936 <_scanf_i+0xb6>
 80129b6:	2110      	movs	r1, #16
 80129b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80129bc:	6061      	str	r1, [r4, #4]
 80129be:	e7a2      	b.n	8012906 <_scanf_i+0x86>
 80129c0:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80129c4:	6022      	str	r2, [r4, #0]
 80129c6:	780b      	ldrb	r3, [r1, #0]
 80129c8:	f805 3b01 	strb.w	r3, [r5], #1
 80129cc:	e7de      	b.n	801298c <_scanf_i+0x10c>
 80129ce:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80129d2:	4631      	mov	r1, r6
 80129d4:	4650      	mov	r0, sl
 80129d6:	4798      	blx	r3
 80129d8:	2800      	cmp	r0, #0
 80129da:	d0df      	beq.n	801299c <_scanf_i+0x11c>
 80129dc:	6823      	ldr	r3, [r4, #0]
 80129de:	05d9      	lsls	r1, r3, #23
 80129e0:	d50d      	bpl.n	80129fe <_scanf_i+0x17e>
 80129e2:	42bd      	cmp	r5, r7
 80129e4:	d909      	bls.n	80129fa <_scanf_i+0x17a>
 80129e6:	f105 39ff 	add.w	r9, r5, #4294967295
 80129ea:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80129ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80129f2:	4632      	mov	r2, r6
 80129f4:	464d      	mov	r5, r9
 80129f6:	4650      	mov	r0, sl
 80129f8:	4798      	blx	r3
 80129fa:	42bd      	cmp	r5, r7
 80129fc:	d028      	beq.n	8012a50 <_scanf_i+0x1d0>
 80129fe:	6822      	ldr	r2, [r4, #0]
 8012a00:	f012 0210 	ands.w	r2, r2, #16
 8012a04:	d113      	bne.n	8012a2e <_scanf_i+0x1ae>
 8012a06:	702a      	strb	r2, [r5, #0]
 8012a08:	4639      	mov	r1, r7
 8012a0a:	6863      	ldr	r3, [r4, #4]
 8012a0c:	4650      	mov	r0, sl
 8012a0e:	9e01      	ldr	r6, [sp, #4]
 8012a10:	47b0      	blx	r6
 8012a12:	f8d8 3000 	ldr.w	r3, [r8]
 8012a16:	6821      	ldr	r1, [r4, #0]
 8012a18:	1d1a      	adds	r2, r3, #4
 8012a1a:	f011 0f20 	tst.w	r1, #32
 8012a1e:	f8c8 2000 	str.w	r2, [r8]
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	d00f      	beq.n	8012a46 <_scanf_i+0x1c6>
 8012a26:	6018      	str	r0, [r3, #0]
 8012a28:	68e3      	ldr	r3, [r4, #12]
 8012a2a:	3301      	adds	r3, #1
 8012a2c:	60e3      	str	r3, [r4, #12]
 8012a2e:	1bed      	subs	r5, r5, r7
 8012a30:	6923      	ldr	r3, [r4, #16]
 8012a32:	2000      	movs	r0, #0
 8012a34:	445d      	add	r5, fp
 8012a36:	442b      	add	r3, r5
 8012a38:	6123      	str	r3, [r4, #16]
 8012a3a:	b007      	add	sp, #28
 8012a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a40:	f04f 0b00 	mov.w	fp, #0
 8012a44:	e7ca      	b.n	80129dc <_scanf_i+0x15c>
 8012a46:	07ca      	lsls	r2, r1, #31
 8012a48:	bf4c      	ite	mi
 8012a4a:	8018      	strhmi	r0, [r3, #0]
 8012a4c:	6018      	strpl	r0, [r3, #0]
 8012a4e:	e7eb      	b.n	8012a28 <_scanf_i+0x1a8>
 8012a50:	2001      	movs	r0, #1
 8012a52:	e7f2      	b.n	8012a3a <_scanf_i+0x1ba>
 8012a54:	08013b40 	.word	0x08013b40
 8012a58:	08012181 	.word	0x08012181
 8012a5c:	080134fd 	.word	0x080134fd
 8012a60:	08013ff2 	.word	0x08013ff2

08012a64 <__sflush_r>:
 8012a64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a6c:	0716      	lsls	r6, r2, #28
 8012a6e:	4605      	mov	r5, r0
 8012a70:	460c      	mov	r4, r1
 8012a72:	d454      	bmi.n	8012b1e <__sflush_r+0xba>
 8012a74:	684b      	ldr	r3, [r1, #4]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	dc02      	bgt.n	8012a80 <__sflush_r+0x1c>
 8012a7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	dd48      	ble.n	8012b12 <__sflush_r+0xae>
 8012a80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012a82:	2e00      	cmp	r6, #0
 8012a84:	d045      	beq.n	8012b12 <__sflush_r+0xae>
 8012a86:	2300      	movs	r3, #0
 8012a88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012a8c:	682f      	ldr	r7, [r5, #0]
 8012a8e:	6a21      	ldr	r1, [r4, #32]
 8012a90:	602b      	str	r3, [r5, #0]
 8012a92:	d030      	beq.n	8012af6 <__sflush_r+0x92>
 8012a94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012a96:	89a3      	ldrh	r3, [r4, #12]
 8012a98:	0759      	lsls	r1, r3, #29
 8012a9a:	d505      	bpl.n	8012aa8 <__sflush_r+0x44>
 8012a9c:	6863      	ldr	r3, [r4, #4]
 8012a9e:	1ad2      	subs	r2, r2, r3
 8012aa0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012aa2:	b10b      	cbz	r3, 8012aa8 <__sflush_r+0x44>
 8012aa4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012aa6:	1ad2      	subs	r2, r2, r3
 8012aa8:	2300      	movs	r3, #0
 8012aaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012aac:	6a21      	ldr	r1, [r4, #32]
 8012aae:	4628      	mov	r0, r5
 8012ab0:	47b0      	blx	r6
 8012ab2:	1c43      	adds	r3, r0, #1
 8012ab4:	89a3      	ldrh	r3, [r4, #12]
 8012ab6:	d106      	bne.n	8012ac6 <__sflush_r+0x62>
 8012ab8:	6829      	ldr	r1, [r5, #0]
 8012aba:	291d      	cmp	r1, #29
 8012abc:	d82b      	bhi.n	8012b16 <__sflush_r+0xb2>
 8012abe:	4a2a      	ldr	r2, [pc, #168]	@ (8012b68 <__sflush_r+0x104>)
 8012ac0:	410a      	asrs	r2, r1
 8012ac2:	07d6      	lsls	r6, r2, #31
 8012ac4:	d427      	bmi.n	8012b16 <__sflush_r+0xb2>
 8012ac6:	2200      	movs	r2, #0
 8012ac8:	04d9      	lsls	r1, r3, #19
 8012aca:	6062      	str	r2, [r4, #4]
 8012acc:	6922      	ldr	r2, [r4, #16]
 8012ace:	6022      	str	r2, [r4, #0]
 8012ad0:	d504      	bpl.n	8012adc <__sflush_r+0x78>
 8012ad2:	1c42      	adds	r2, r0, #1
 8012ad4:	d101      	bne.n	8012ada <__sflush_r+0x76>
 8012ad6:	682b      	ldr	r3, [r5, #0]
 8012ad8:	b903      	cbnz	r3, 8012adc <__sflush_r+0x78>
 8012ada:	6560      	str	r0, [r4, #84]	@ 0x54
 8012adc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ade:	602f      	str	r7, [r5, #0]
 8012ae0:	b1b9      	cbz	r1, 8012b12 <__sflush_r+0xae>
 8012ae2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ae6:	4299      	cmp	r1, r3
 8012ae8:	d002      	beq.n	8012af0 <__sflush_r+0x8c>
 8012aea:	4628      	mov	r0, r5
 8012aec:	f7fd ffc0 	bl	8010a70 <_free_r>
 8012af0:	2300      	movs	r3, #0
 8012af2:	6363      	str	r3, [r4, #52]	@ 0x34
 8012af4:	e00d      	b.n	8012b12 <__sflush_r+0xae>
 8012af6:	2301      	movs	r3, #1
 8012af8:	4628      	mov	r0, r5
 8012afa:	47b0      	blx	r6
 8012afc:	4602      	mov	r2, r0
 8012afe:	1c50      	adds	r0, r2, #1
 8012b00:	d1c9      	bne.n	8012a96 <__sflush_r+0x32>
 8012b02:	682b      	ldr	r3, [r5, #0]
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	d0c6      	beq.n	8012a96 <__sflush_r+0x32>
 8012b08:	2b1d      	cmp	r3, #29
 8012b0a:	d001      	beq.n	8012b10 <__sflush_r+0xac>
 8012b0c:	2b16      	cmp	r3, #22
 8012b0e:	d11d      	bne.n	8012b4c <__sflush_r+0xe8>
 8012b10:	602f      	str	r7, [r5, #0]
 8012b12:	2000      	movs	r0, #0
 8012b14:	e021      	b.n	8012b5a <__sflush_r+0xf6>
 8012b16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b1a:	b21b      	sxth	r3, r3
 8012b1c:	e01a      	b.n	8012b54 <__sflush_r+0xf0>
 8012b1e:	690f      	ldr	r7, [r1, #16]
 8012b20:	2f00      	cmp	r7, #0
 8012b22:	d0f6      	beq.n	8012b12 <__sflush_r+0xae>
 8012b24:	0793      	lsls	r3, r2, #30
 8012b26:	680e      	ldr	r6, [r1, #0]
 8012b28:	600f      	str	r7, [r1, #0]
 8012b2a:	bf0c      	ite	eq
 8012b2c:	694b      	ldreq	r3, [r1, #20]
 8012b2e:	2300      	movne	r3, #0
 8012b30:	eba6 0807 	sub.w	r8, r6, r7
 8012b34:	608b      	str	r3, [r1, #8]
 8012b36:	f1b8 0f00 	cmp.w	r8, #0
 8012b3a:	ddea      	ble.n	8012b12 <__sflush_r+0xae>
 8012b3c:	4643      	mov	r3, r8
 8012b3e:	463a      	mov	r2, r7
 8012b40:	6a21      	ldr	r1, [r4, #32]
 8012b42:	4628      	mov	r0, r5
 8012b44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012b46:	47b0      	blx	r6
 8012b48:	2800      	cmp	r0, #0
 8012b4a:	dc08      	bgt.n	8012b5e <__sflush_r+0xfa>
 8012b4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b54:	f04f 30ff 	mov.w	r0, #4294967295
 8012b58:	81a3      	strh	r3, [r4, #12]
 8012b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b5e:	4407      	add	r7, r0
 8012b60:	eba8 0800 	sub.w	r8, r8, r0
 8012b64:	e7e7      	b.n	8012b36 <__sflush_r+0xd2>
 8012b66:	bf00      	nop
 8012b68:	dfbffffe 	.word	0xdfbffffe

08012b6c <_fflush_r>:
 8012b6c:	b538      	push	{r3, r4, r5, lr}
 8012b6e:	690b      	ldr	r3, [r1, #16]
 8012b70:	4605      	mov	r5, r0
 8012b72:	460c      	mov	r4, r1
 8012b74:	b913      	cbnz	r3, 8012b7c <_fflush_r+0x10>
 8012b76:	2500      	movs	r5, #0
 8012b78:	4628      	mov	r0, r5
 8012b7a:	bd38      	pop	{r3, r4, r5, pc}
 8012b7c:	b118      	cbz	r0, 8012b86 <_fflush_r+0x1a>
 8012b7e:	6a03      	ldr	r3, [r0, #32]
 8012b80:	b90b      	cbnz	r3, 8012b86 <_fflush_r+0x1a>
 8012b82:	f7fc fee3 	bl	800f94c <__sinit>
 8012b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d0f3      	beq.n	8012b76 <_fflush_r+0xa>
 8012b8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012b90:	07d0      	lsls	r0, r2, #31
 8012b92:	d404      	bmi.n	8012b9e <_fflush_r+0x32>
 8012b94:	0599      	lsls	r1, r3, #22
 8012b96:	d402      	bmi.n	8012b9e <_fflush_r+0x32>
 8012b98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b9a:	f7fd f8f4 	bl	800fd86 <__retarget_lock_acquire_recursive>
 8012b9e:	4628      	mov	r0, r5
 8012ba0:	4621      	mov	r1, r4
 8012ba2:	f7ff ff5f 	bl	8012a64 <__sflush_r>
 8012ba6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012ba8:	4605      	mov	r5, r0
 8012baa:	07da      	lsls	r2, r3, #31
 8012bac:	d4e4      	bmi.n	8012b78 <_fflush_r+0xc>
 8012bae:	89a3      	ldrh	r3, [r4, #12]
 8012bb0:	059b      	lsls	r3, r3, #22
 8012bb2:	d4e1      	bmi.n	8012b78 <_fflush_r+0xc>
 8012bb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012bb6:	f7fd f8e7 	bl	800fd88 <__retarget_lock_release_recursive>
 8012bba:	e7dd      	b.n	8012b78 <_fflush_r+0xc>

08012bbc <__sccl>:
 8012bbc:	b570      	push	{r4, r5, r6, lr}
 8012bbe:	780b      	ldrb	r3, [r1, #0]
 8012bc0:	4604      	mov	r4, r0
 8012bc2:	3801      	subs	r0, #1
 8012bc4:	2b5e      	cmp	r3, #94	@ 0x5e
 8012bc6:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8012bca:	bf13      	iteet	ne
 8012bcc:	1c4a      	addne	r2, r1, #1
 8012bce:	1c8a      	addeq	r2, r1, #2
 8012bd0:	784b      	ldrbeq	r3, [r1, #1]
 8012bd2:	2100      	movne	r1, #0
 8012bd4:	bf08      	it	eq
 8012bd6:	2101      	moveq	r1, #1
 8012bd8:	f800 1f01 	strb.w	r1, [r0, #1]!
 8012bdc:	42a8      	cmp	r0, r5
 8012bde:	d1fb      	bne.n	8012bd8 <__sccl+0x1c>
 8012be0:	b90b      	cbnz	r3, 8012be6 <__sccl+0x2a>
 8012be2:	1e50      	subs	r0, r2, #1
 8012be4:	bd70      	pop	{r4, r5, r6, pc}
 8012be6:	f081 0101 	eor.w	r1, r1, #1
 8012bea:	4610      	mov	r0, r2
 8012bec:	54e1      	strb	r1, [r4, r3]
 8012bee:	4602      	mov	r2, r0
 8012bf0:	f812 5b01 	ldrb.w	r5, [r2], #1
 8012bf4:	2d2d      	cmp	r5, #45	@ 0x2d
 8012bf6:	d005      	beq.n	8012c04 <__sccl+0x48>
 8012bf8:	2d5d      	cmp	r5, #93	@ 0x5d
 8012bfa:	d016      	beq.n	8012c2a <__sccl+0x6e>
 8012bfc:	2d00      	cmp	r5, #0
 8012bfe:	d0f1      	beq.n	8012be4 <__sccl+0x28>
 8012c00:	462b      	mov	r3, r5
 8012c02:	e7f2      	b.n	8012bea <__sccl+0x2e>
 8012c04:	7846      	ldrb	r6, [r0, #1]
 8012c06:	2e5d      	cmp	r6, #93	@ 0x5d
 8012c08:	d0fa      	beq.n	8012c00 <__sccl+0x44>
 8012c0a:	42b3      	cmp	r3, r6
 8012c0c:	dcf8      	bgt.n	8012c00 <__sccl+0x44>
 8012c0e:	3002      	adds	r0, #2
 8012c10:	461a      	mov	r2, r3
 8012c12:	3201      	adds	r2, #1
 8012c14:	4296      	cmp	r6, r2
 8012c16:	54a1      	strb	r1, [r4, r2]
 8012c18:	dcfb      	bgt.n	8012c12 <__sccl+0x56>
 8012c1a:	1af2      	subs	r2, r6, r3
 8012c1c:	1c5d      	adds	r5, r3, #1
 8012c1e:	3a01      	subs	r2, #1
 8012c20:	42b3      	cmp	r3, r6
 8012c22:	bfa8      	it	ge
 8012c24:	2200      	movge	r2, #0
 8012c26:	18ab      	adds	r3, r5, r2
 8012c28:	e7e1      	b.n	8012bee <__sccl+0x32>
 8012c2a:	4610      	mov	r0, r2
 8012c2c:	e7da      	b.n	8012be4 <__sccl+0x28>

08012c2e <__submore>:
 8012c2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c32:	460c      	mov	r4, r1
 8012c34:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012c36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012c3a:	4299      	cmp	r1, r3
 8012c3c:	d11a      	bne.n	8012c74 <__submore+0x46>
 8012c3e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8012c42:	f7fb feff 	bl	800ea44 <_malloc_r>
 8012c46:	b918      	cbnz	r0, 8012c50 <__submore+0x22>
 8012c48:	f04f 30ff 	mov.w	r0, #4294967295
 8012c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012c54:	6360      	str	r0, [r4, #52]	@ 0x34
 8012c56:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8012c5a:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012c5c:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8012c60:	7083      	strb	r3, [r0, #2]
 8012c62:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8012c66:	7043      	strb	r3, [r0, #1]
 8012c68:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012c6c:	7003      	strb	r3, [r0, #0]
 8012c6e:	6020      	str	r0, [r4, #0]
 8012c70:	2000      	movs	r0, #0
 8012c72:	e7eb      	b.n	8012c4c <__submore+0x1e>
 8012c74:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8012c76:	0077      	lsls	r7, r6, #1
 8012c78:	463a      	mov	r2, r7
 8012c7a:	f000 fba2 	bl	80133c2 <_realloc_r>
 8012c7e:	4605      	mov	r5, r0
 8012c80:	2800      	cmp	r0, #0
 8012c82:	d0e1      	beq.n	8012c48 <__submore+0x1a>
 8012c84:	eb00 0806 	add.w	r8, r0, r6
 8012c88:	4601      	mov	r1, r0
 8012c8a:	4632      	mov	r2, r6
 8012c8c:	4640      	mov	r0, r8
 8012c8e:	f7fd f88a 	bl	800fda6 <memcpy>
 8012c92:	f8c4 8000 	str.w	r8, [r4]
 8012c96:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8012c9a:	e7e9      	b.n	8012c70 <__submore+0x42>

08012c9c <strncmp>:
 8012c9c:	b510      	push	{r4, lr}
 8012c9e:	b16a      	cbz	r2, 8012cbc <strncmp+0x20>
 8012ca0:	3901      	subs	r1, #1
 8012ca2:	1884      	adds	r4, r0, r2
 8012ca4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ca8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012cac:	429a      	cmp	r2, r3
 8012cae:	d103      	bne.n	8012cb8 <strncmp+0x1c>
 8012cb0:	42a0      	cmp	r0, r4
 8012cb2:	d001      	beq.n	8012cb8 <strncmp+0x1c>
 8012cb4:	2a00      	cmp	r2, #0
 8012cb6:	d1f5      	bne.n	8012ca4 <strncmp+0x8>
 8012cb8:	1ad0      	subs	r0, r2, r3
 8012cba:	bd10      	pop	{r4, pc}
 8012cbc:	4610      	mov	r0, r2
 8012cbe:	e7fc      	b.n	8012cba <strncmp+0x1e>

08012cc0 <nan>:
 8012cc0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012cc8 <nan+0x8>
 8012cc4:	4770      	bx	lr
 8012cc6:	bf00      	nop
 8012cc8:	00000000 	.word	0x00000000
 8012ccc:	7ff80000 	.word	0x7ff80000

08012cd0 <__assert_func>:
 8012cd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012cd2:	4614      	mov	r4, r2
 8012cd4:	461a      	mov	r2, r3
 8012cd6:	4b09      	ldr	r3, [pc, #36]	@ (8012cfc <__assert_func+0x2c>)
 8012cd8:	4605      	mov	r5, r0
 8012cda:	681b      	ldr	r3, [r3, #0]
 8012cdc:	68d8      	ldr	r0, [r3, #12]
 8012cde:	b954      	cbnz	r4, 8012cf6 <__assert_func+0x26>
 8012ce0:	4b07      	ldr	r3, [pc, #28]	@ (8012d00 <__assert_func+0x30>)
 8012ce2:	461c      	mov	r4, r3
 8012ce4:	9100      	str	r1, [sp, #0]
 8012ce6:	4907      	ldr	r1, [pc, #28]	@ (8012d04 <__assert_func+0x34>)
 8012ce8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012cec:	462b      	mov	r3, r5
 8012cee:	f000 fc15 	bl	801351c <fiprintf>
 8012cf2:	f7fb fe6d 	bl	800e9d0 <abort>
 8012cf6:	4b04      	ldr	r3, [pc, #16]	@ (8012d08 <__assert_func+0x38>)
 8012cf8:	e7f4      	b.n	8012ce4 <__assert_func+0x14>
 8012cfa:	bf00      	nop
 8012cfc:	20000018 	.word	0x20000018
 8012d00:	08014040 	.word	0x08014040
 8012d04:	08014012 	.word	0x08014012
 8012d08:	08014005 	.word	0x08014005

08012d0c <_calloc_r>:
 8012d0c:	b570      	push	{r4, r5, r6, lr}
 8012d0e:	fba1 5402 	umull	r5, r4, r1, r2
 8012d12:	b93c      	cbnz	r4, 8012d24 <_calloc_r+0x18>
 8012d14:	4629      	mov	r1, r5
 8012d16:	f7fb fe95 	bl	800ea44 <_malloc_r>
 8012d1a:	4606      	mov	r6, r0
 8012d1c:	b928      	cbnz	r0, 8012d2a <_calloc_r+0x1e>
 8012d1e:	2600      	movs	r6, #0
 8012d20:	4630      	mov	r0, r6
 8012d22:	bd70      	pop	{r4, r5, r6, pc}
 8012d24:	220c      	movs	r2, #12
 8012d26:	6002      	str	r2, [r0, #0]
 8012d28:	e7f9      	b.n	8012d1e <_calloc_r+0x12>
 8012d2a:	462a      	mov	r2, r5
 8012d2c:	4621      	mov	r1, r4
 8012d2e:	f7fc ff59 	bl	800fbe4 <memset>
 8012d32:	e7f5      	b.n	8012d20 <_calloc_r+0x14>

08012d34 <rshift>:
 8012d34:	6903      	ldr	r3, [r0, #16]
 8012d36:	114a      	asrs	r2, r1, #5
 8012d38:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012d3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012d40:	f100 0414 	add.w	r4, r0, #20
 8012d44:	dd45      	ble.n	8012dd2 <rshift+0x9e>
 8012d46:	f011 011f 	ands.w	r1, r1, #31
 8012d4a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012d4e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8012d52:	d10c      	bne.n	8012d6e <rshift+0x3a>
 8012d54:	f100 0710 	add.w	r7, r0, #16
 8012d58:	4629      	mov	r1, r5
 8012d5a:	42b1      	cmp	r1, r6
 8012d5c:	d334      	bcc.n	8012dc8 <rshift+0x94>
 8012d5e:	1a9b      	subs	r3, r3, r2
 8012d60:	1eea      	subs	r2, r5, #3
 8012d62:	009b      	lsls	r3, r3, #2
 8012d64:	4296      	cmp	r6, r2
 8012d66:	bf38      	it	cc
 8012d68:	2300      	movcc	r3, #0
 8012d6a:	4423      	add	r3, r4
 8012d6c:	e015      	b.n	8012d9a <rshift+0x66>
 8012d6e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8012d72:	f1c1 0820 	rsb	r8, r1, #32
 8012d76:	f105 0e04 	add.w	lr, r5, #4
 8012d7a:	46a1      	mov	r9, r4
 8012d7c:	40cf      	lsrs	r7, r1
 8012d7e:	4576      	cmp	r6, lr
 8012d80:	46f4      	mov	ip, lr
 8012d82:	d815      	bhi.n	8012db0 <rshift+0x7c>
 8012d84:	1a9a      	subs	r2, r3, r2
 8012d86:	3501      	adds	r5, #1
 8012d88:	0092      	lsls	r2, r2, #2
 8012d8a:	3a04      	subs	r2, #4
 8012d8c:	42ae      	cmp	r6, r5
 8012d8e:	bf38      	it	cc
 8012d90:	2200      	movcc	r2, #0
 8012d92:	18a3      	adds	r3, r4, r2
 8012d94:	50a7      	str	r7, [r4, r2]
 8012d96:	b107      	cbz	r7, 8012d9a <rshift+0x66>
 8012d98:	3304      	adds	r3, #4
 8012d9a:	1b1a      	subs	r2, r3, r4
 8012d9c:	42a3      	cmp	r3, r4
 8012d9e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012da2:	bf08      	it	eq
 8012da4:	2300      	moveq	r3, #0
 8012da6:	6102      	str	r2, [r0, #16]
 8012da8:	bf08      	it	eq
 8012daa:	6143      	streq	r3, [r0, #20]
 8012dac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012db0:	f8dc c000 	ldr.w	ip, [ip]
 8012db4:	fa0c fc08 	lsl.w	ip, ip, r8
 8012db8:	ea4c 0707 	orr.w	r7, ip, r7
 8012dbc:	f849 7b04 	str.w	r7, [r9], #4
 8012dc0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8012dc4:	40cf      	lsrs	r7, r1
 8012dc6:	e7da      	b.n	8012d7e <rshift+0x4a>
 8012dc8:	f851 cb04 	ldr.w	ip, [r1], #4
 8012dcc:	f847 cf04 	str.w	ip, [r7, #4]!
 8012dd0:	e7c3      	b.n	8012d5a <rshift+0x26>
 8012dd2:	4623      	mov	r3, r4
 8012dd4:	e7e1      	b.n	8012d9a <rshift+0x66>

08012dd6 <__hexdig_fun>:
 8012dd6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8012dda:	2b09      	cmp	r3, #9
 8012ddc:	d802      	bhi.n	8012de4 <__hexdig_fun+0xe>
 8012dde:	3820      	subs	r0, #32
 8012de0:	b2c0      	uxtb	r0, r0
 8012de2:	4770      	bx	lr
 8012de4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8012de8:	2b05      	cmp	r3, #5
 8012dea:	d801      	bhi.n	8012df0 <__hexdig_fun+0x1a>
 8012dec:	3847      	subs	r0, #71	@ 0x47
 8012dee:	e7f7      	b.n	8012de0 <__hexdig_fun+0xa>
 8012df0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8012df4:	2b05      	cmp	r3, #5
 8012df6:	d801      	bhi.n	8012dfc <__hexdig_fun+0x26>
 8012df8:	3827      	subs	r0, #39	@ 0x27
 8012dfa:	e7f1      	b.n	8012de0 <__hexdig_fun+0xa>
 8012dfc:	2000      	movs	r0, #0
 8012dfe:	4770      	bx	lr

08012e00 <__gethex>:
 8012e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e04:	b085      	sub	sp, #20
 8012e06:	468a      	mov	sl, r1
 8012e08:	4690      	mov	r8, r2
 8012e0a:	9302      	str	r3, [sp, #8]
 8012e0c:	680b      	ldr	r3, [r1, #0]
 8012e0e:	9001      	str	r0, [sp, #4]
 8012e10:	1c9c      	adds	r4, r3, #2
 8012e12:	46a1      	mov	r9, r4
 8012e14:	f814 0b01 	ldrb.w	r0, [r4], #1
 8012e18:	2830      	cmp	r0, #48	@ 0x30
 8012e1a:	d0fa      	beq.n	8012e12 <__gethex+0x12>
 8012e1c:	eba9 0303 	sub.w	r3, r9, r3
 8012e20:	f1a3 0b02 	sub.w	fp, r3, #2
 8012e24:	f7ff ffd7 	bl	8012dd6 <__hexdig_fun>
 8012e28:	4605      	mov	r5, r0
 8012e2a:	2800      	cmp	r0, #0
 8012e2c:	d166      	bne.n	8012efc <__gethex+0xfc>
 8012e2e:	2201      	movs	r2, #1
 8012e30:	499e      	ldr	r1, [pc, #632]	@ (80130ac <__gethex+0x2ac>)
 8012e32:	4648      	mov	r0, r9
 8012e34:	f7ff ff32 	bl	8012c9c <strncmp>
 8012e38:	4607      	mov	r7, r0
 8012e3a:	2800      	cmp	r0, #0
 8012e3c:	d165      	bne.n	8012f0a <__gethex+0x10a>
 8012e3e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8012e42:	4626      	mov	r6, r4
 8012e44:	f7ff ffc7 	bl	8012dd6 <__hexdig_fun>
 8012e48:	2800      	cmp	r0, #0
 8012e4a:	d060      	beq.n	8012f0e <__gethex+0x10e>
 8012e4c:	4623      	mov	r3, r4
 8012e4e:	7818      	ldrb	r0, [r3, #0]
 8012e50:	4699      	mov	r9, r3
 8012e52:	3301      	adds	r3, #1
 8012e54:	2830      	cmp	r0, #48	@ 0x30
 8012e56:	d0fa      	beq.n	8012e4e <__gethex+0x4e>
 8012e58:	f7ff ffbd 	bl	8012dd6 <__hexdig_fun>
 8012e5c:	fab0 f580 	clz	r5, r0
 8012e60:	f04f 0b01 	mov.w	fp, #1
 8012e64:	096d      	lsrs	r5, r5, #5
 8012e66:	464a      	mov	r2, r9
 8012e68:	4616      	mov	r6, r2
 8012e6a:	3201      	adds	r2, #1
 8012e6c:	7830      	ldrb	r0, [r6, #0]
 8012e6e:	f7ff ffb2 	bl	8012dd6 <__hexdig_fun>
 8012e72:	2800      	cmp	r0, #0
 8012e74:	d1f8      	bne.n	8012e68 <__gethex+0x68>
 8012e76:	2201      	movs	r2, #1
 8012e78:	498c      	ldr	r1, [pc, #560]	@ (80130ac <__gethex+0x2ac>)
 8012e7a:	4630      	mov	r0, r6
 8012e7c:	f7ff ff0e 	bl	8012c9c <strncmp>
 8012e80:	2800      	cmp	r0, #0
 8012e82:	d13e      	bne.n	8012f02 <__gethex+0x102>
 8012e84:	b944      	cbnz	r4, 8012e98 <__gethex+0x98>
 8012e86:	1c74      	adds	r4, r6, #1
 8012e88:	4622      	mov	r2, r4
 8012e8a:	4616      	mov	r6, r2
 8012e8c:	3201      	adds	r2, #1
 8012e8e:	7830      	ldrb	r0, [r6, #0]
 8012e90:	f7ff ffa1 	bl	8012dd6 <__hexdig_fun>
 8012e94:	2800      	cmp	r0, #0
 8012e96:	d1f8      	bne.n	8012e8a <__gethex+0x8a>
 8012e98:	1ba4      	subs	r4, r4, r6
 8012e9a:	00a7      	lsls	r7, r4, #2
 8012e9c:	7833      	ldrb	r3, [r6, #0]
 8012e9e:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8012ea2:	2b50      	cmp	r3, #80	@ 0x50
 8012ea4:	d13d      	bne.n	8012f22 <__gethex+0x122>
 8012ea6:	7873      	ldrb	r3, [r6, #1]
 8012ea8:	2b2b      	cmp	r3, #43	@ 0x2b
 8012eaa:	d032      	beq.n	8012f12 <__gethex+0x112>
 8012eac:	2b2d      	cmp	r3, #45	@ 0x2d
 8012eae:	d033      	beq.n	8012f18 <__gethex+0x118>
 8012eb0:	1c71      	adds	r1, r6, #1
 8012eb2:	2400      	movs	r4, #0
 8012eb4:	7808      	ldrb	r0, [r1, #0]
 8012eb6:	f7ff ff8e 	bl	8012dd6 <__hexdig_fun>
 8012eba:	1e43      	subs	r3, r0, #1
 8012ebc:	b2db      	uxtb	r3, r3
 8012ebe:	2b18      	cmp	r3, #24
 8012ec0:	d82f      	bhi.n	8012f22 <__gethex+0x122>
 8012ec2:	f1a0 0210 	sub.w	r2, r0, #16
 8012ec6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012eca:	f7ff ff84 	bl	8012dd6 <__hexdig_fun>
 8012ece:	f100 3cff 	add.w	ip, r0, #4294967295
 8012ed2:	230a      	movs	r3, #10
 8012ed4:	fa5f fc8c 	uxtb.w	ip, ip
 8012ed8:	f1bc 0f18 	cmp.w	ip, #24
 8012edc:	d91e      	bls.n	8012f1c <__gethex+0x11c>
 8012ede:	b104      	cbz	r4, 8012ee2 <__gethex+0xe2>
 8012ee0:	4252      	negs	r2, r2
 8012ee2:	4417      	add	r7, r2
 8012ee4:	f8ca 1000 	str.w	r1, [sl]
 8012ee8:	b1ed      	cbz	r5, 8012f26 <__gethex+0x126>
 8012eea:	f1bb 0f00 	cmp.w	fp, #0
 8012eee:	bf0c      	ite	eq
 8012ef0:	2506      	moveq	r5, #6
 8012ef2:	2500      	movne	r5, #0
 8012ef4:	4628      	mov	r0, r5
 8012ef6:	b005      	add	sp, #20
 8012ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012efc:	2500      	movs	r5, #0
 8012efe:	462c      	mov	r4, r5
 8012f00:	e7b1      	b.n	8012e66 <__gethex+0x66>
 8012f02:	2c00      	cmp	r4, #0
 8012f04:	d1c8      	bne.n	8012e98 <__gethex+0x98>
 8012f06:	4627      	mov	r7, r4
 8012f08:	e7c8      	b.n	8012e9c <__gethex+0x9c>
 8012f0a:	464e      	mov	r6, r9
 8012f0c:	462f      	mov	r7, r5
 8012f0e:	2501      	movs	r5, #1
 8012f10:	e7c4      	b.n	8012e9c <__gethex+0x9c>
 8012f12:	2400      	movs	r4, #0
 8012f14:	1cb1      	adds	r1, r6, #2
 8012f16:	e7cd      	b.n	8012eb4 <__gethex+0xb4>
 8012f18:	2401      	movs	r4, #1
 8012f1a:	e7fb      	b.n	8012f14 <__gethex+0x114>
 8012f1c:	fb03 0002 	mla	r0, r3, r2, r0
 8012f20:	e7cf      	b.n	8012ec2 <__gethex+0xc2>
 8012f22:	4631      	mov	r1, r6
 8012f24:	e7de      	b.n	8012ee4 <__gethex+0xe4>
 8012f26:	eba6 0309 	sub.w	r3, r6, r9
 8012f2a:	4629      	mov	r1, r5
 8012f2c:	3b01      	subs	r3, #1
 8012f2e:	2b07      	cmp	r3, #7
 8012f30:	dc0a      	bgt.n	8012f48 <__gethex+0x148>
 8012f32:	9801      	ldr	r0, [sp, #4]
 8012f34:	f7fd fde6 	bl	8010b04 <_Balloc>
 8012f38:	4604      	mov	r4, r0
 8012f3a:	b940      	cbnz	r0, 8012f4e <__gethex+0x14e>
 8012f3c:	4b5c      	ldr	r3, [pc, #368]	@ (80130b0 <__gethex+0x2b0>)
 8012f3e:	4602      	mov	r2, r0
 8012f40:	21e4      	movs	r1, #228	@ 0xe4
 8012f42:	485c      	ldr	r0, [pc, #368]	@ (80130b4 <__gethex+0x2b4>)
 8012f44:	f7ff fec4 	bl	8012cd0 <__assert_func>
 8012f48:	3101      	adds	r1, #1
 8012f4a:	105b      	asrs	r3, r3, #1
 8012f4c:	e7ef      	b.n	8012f2e <__gethex+0x12e>
 8012f4e:	f100 0a14 	add.w	sl, r0, #20
 8012f52:	2300      	movs	r3, #0
 8012f54:	4655      	mov	r5, sl
 8012f56:	469b      	mov	fp, r3
 8012f58:	45b1      	cmp	r9, r6
 8012f5a:	d337      	bcc.n	8012fcc <__gethex+0x1cc>
 8012f5c:	f845 bb04 	str.w	fp, [r5], #4
 8012f60:	eba5 050a 	sub.w	r5, r5, sl
 8012f64:	4658      	mov	r0, fp
 8012f66:	10ad      	asrs	r5, r5, #2
 8012f68:	6125      	str	r5, [r4, #16]
 8012f6a:	016d      	lsls	r5, r5, #5
 8012f6c:	f7fd febe 	bl	8010cec <__hi0bits>
 8012f70:	f8d8 6000 	ldr.w	r6, [r8]
 8012f74:	1a2d      	subs	r5, r5, r0
 8012f76:	42b5      	cmp	r5, r6
 8012f78:	dd54      	ble.n	8013024 <__gethex+0x224>
 8012f7a:	1bad      	subs	r5, r5, r6
 8012f7c:	4620      	mov	r0, r4
 8012f7e:	4629      	mov	r1, r5
 8012f80:	f7fe fa5b 	bl	801143a <__any_on>
 8012f84:	4681      	mov	r9, r0
 8012f86:	b178      	cbz	r0, 8012fa8 <__gethex+0x1a8>
 8012f88:	1e6b      	subs	r3, r5, #1
 8012f8a:	f04f 0901 	mov.w	r9, #1
 8012f8e:	1159      	asrs	r1, r3, #5
 8012f90:	f003 021f 	and.w	r2, r3, #31
 8012f94:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8012f98:	fa09 f202 	lsl.w	r2, r9, r2
 8012f9c:	420a      	tst	r2, r1
 8012f9e:	d003      	beq.n	8012fa8 <__gethex+0x1a8>
 8012fa0:	454b      	cmp	r3, r9
 8012fa2:	dc36      	bgt.n	8013012 <__gethex+0x212>
 8012fa4:	f04f 0902 	mov.w	r9, #2
 8012fa8:	442f      	add	r7, r5
 8012faa:	4629      	mov	r1, r5
 8012fac:	4620      	mov	r0, r4
 8012fae:	f7ff fec1 	bl	8012d34 <rshift>
 8012fb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012fb6:	42bb      	cmp	r3, r7
 8012fb8:	da42      	bge.n	8013040 <__gethex+0x240>
 8012fba:	4621      	mov	r1, r4
 8012fbc:	9801      	ldr	r0, [sp, #4]
 8012fbe:	f7fd fde1 	bl	8010b84 <_Bfree>
 8012fc2:	2300      	movs	r3, #0
 8012fc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012fc6:	25a3      	movs	r5, #163	@ 0xa3
 8012fc8:	6013      	str	r3, [r2, #0]
 8012fca:	e793      	b.n	8012ef4 <__gethex+0xf4>
 8012fcc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8012fd0:	2a2e      	cmp	r2, #46	@ 0x2e
 8012fd2:	d012      	beq.n	8012ffa <__gethex+0x1fa>
 8012fd4:	2b20      	cmp	r3, #32
 8012fd6:	d104      	bne.n	8012fe2 <__gethex+0x1e2>
 8012fd8:	f845 bb04 	str.w	fp, [r5], #4
 8012fdc:	f04f 0b00 	mov.w	fp, #0
 8012fe0:	465b      	mov	r3, fp
 8012fe2:	7830      	ldrb	r0, [r6, #0]
 8012fe4:	9303      	str	r3, [sp, #12]
 8012fe6:	f7ff fef6 	bl	8012dd6 <__hexdig_fun>
 8012fea:	9b03      	ldr	r3, [sp, #12]
 8012fec:	f000 000f 	and.w	r0, r0, #15
 8012ff0:	4098      	lsls	r0, r3
 8012ff2:	3304      	adds	r3, #4
 8012ff4:	ea4b 0b00 	orr.w	fp, fp, r0
 8012ff8:	e7ae      	b.n	8012f58 <__gethex+0x158>
 8012ffa:	45b1      	cmp	r9, r6
 8012ffc:	d8ea      	bhi.n	8012fd4 <__gethex+0x1d4>
 8012ffe:	2201      	movs	r2, #1
 8013000:	492a      	ldr	r1, [pc, #168]	@ (80130ac <__gethex+0x2ac>)
 8013002:	4630      	mov	r0, r6
 8013004:	9303      	str	r3, [sp, #12]
 8013006:	f7ff fe49 	bl	8012c9c <strncmp>
 801300a:	9b03      	ldr	r3, [sp, #12]
 801300c:	2800      	cmp	r0, #0
 801300e:	d1e1      	bne.n	8012fd4 <__gethex+0x1d4>
 8013010:	e7a2      	b.n	8012f58 <__gethex+0x158>
 8013012:	1ea9      	subs	r1, r5, #2
 8013014:	4620      	mov	r0, r4
 8013016:	f7fe fa10 	bl	801143a <__any_on>
 801301a:	2800      	cmp	r0, #0
 801301c:	d0c2      	beq.n	8012fa4 <__gethex+0x1a4>
 801301e:	f04f 0903 	mov.w	r9, #3
 8013022:	e7c1      	b.n	8012fa8 <__gethex+0x1a8>
 8013024:	da09      	bge.n	801303a <__gethex+0x23a>
 8013026:	1b75      	subs	r5, r6, r5
 8013028:	4621      	mov	r1, r4
 801302a:	9801      	ldr	r0, [sp, #4]
 801302c:	462a      	mov	r2, r5
 801302e:	1b7f      	subs	r7, r7, r5
 8013030:	f7fd ffc2 	bl	8010fb8 <__lshift>
 8013034:	4604      	mov	r4, r0
 8013036:	f100 0a14 	add.w	sl, r0, #20
 801303a:	f04f 0900 	mov.w	r9, #0
 801303e:	e7b8      	b.n	8012fb2 <__gethex+0x1b2>
 8013040:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013044:	42bd      	cmp	r5, r7
 8013046:	dd6f      	ble.n	8013128 <__gethex+0x328>
 8013048:	1bed      	subs	r5, r5, r7
 801304a:	42ae      	cmp	r6, r5
 801304c:	dc34      	bgt.n	80130b8 <__gethex+0x2b8>
 801304e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013052:	2b02      	cmp	r3, #2
 8013054:	d022      	beq.n	801309c <__gethex+0x29c>
 8013056:	2b03      	cmp	r3, #3
 8013058:	d024      	beq.n	80130a4 <__gethex+0x2a4>
 801305a:	2b01      	cmp	r3, #1
 801305c:	d115      	bne.n	801308a <__gethex+0x28a>
 801305e:	42ae      	cmp	r6, r5
 8013060:	d113      	bne.n	801308a <__gethex+0x28a>
 8013062:	2e01      	cmp	r6, #1
 8013064:	d10b      	bne.n	801307e <__gethex+0x27e>
 8013066:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801306a:	2562      	movs	r5, #98	@ 0x62
 801306c:	9a02      	ldr	r2, [sp, #8]
 801306e:	6013      	str	r3, [r2, #0]
 8013070:	2301      	movs	r3, #1
 8013072:	6123      	str	r3, [r4, #16]
 8013074:	f8ca 3000 	str.w	r3, [sl]
 8013078:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801307a:	601c      	str	r4, [r3, #0]
 801307c:	e73a      	b.n	8012ef4 <__gethex+0xf4>
 801307e:	1e71      	subs	r1, r6, #1
 8013080:	4620      	mov	r0, r4
 8013082:	f7fe f9da 	bl	801143a <__any_on>
 8013086:	2800      	cmp	r0, #0
 8013088:	d1ed      	bne.n	8013066 <__gethex+0x266>
 801308a:	4621      	mov	r1, r4
 801308c:	9801      	ldr	r0, [sp, #4]
 801308e:	f7fd fd79 	bl	8010b84 <_Bfree>
 8013092:	2300      	movs	r3, #0
 8013094:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013096:	2550      	movs	r5, #80	@ 0x50
 8013098:	6013      	str	r3, [r2, #0]
 801309a:	e72b      	b.n	8012ef4 <__gethex+0xf4>
 801309c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d1f3      	bne.n	801308a <__gethex+0x28a>
 80130a2:	e7e0      	b.n	8013066 <__gethex+0x266>
 80130a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d1dd      	bne.n	8013066 <__gethex+0x266>
 80130aa:	e7ee      	b.n	801308a <__gethex+0x28a>
 80130ac:	08013e78 	.word	0x08013e78
 80130b0:	08013d0b 	.word	0x08013d0b
 80130b4:	08014041 	.word	0x08014041
 80130b8:	1e6f      	subs	r7, r5, #1
 80130ba:	f1b9 0f00 	cmp.w	r9, #0
 80130be:	d130      	bne.n	8013122 <__gethex+0x322>
 80130c0:	b127      	cbz	r7, 80130cc <__gethex+0x2cc>
 80130c2:	4639      	mov	r1, r7
 80130c4:	4620      	mov	r0, r4
 80130c6:	f7fe f9b8 	bl	801143a <__any_on>
 80130ca:	4681      	mov	r9, r0
 80130cc:	117a      	asrs	r2, r7, #5
 80130ce:	2301      	movs	r3, #1
 80130d0:	f007 071f 	and.w	r7, r7, #31
 80130d4:	4629      	mov	r1, r5
 80130d6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80130da:	4620      	mov	r0, r4
 80130dc:	40bb      	lsls	r3, r7
 80130de:	1b76      	subs	r6, r6, r5
 80130e0:	2502      	movs	r5, #2
 80130e2:	4213      	tst	r3, r2
 80130e4:	bf18      	it	ne
 80130e6:	f049 0902 	orrne.w	r9, r9, #2
 80130ea:	f7ff fe23 	bl	8012d34 <rshift>
 80130ee:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80130f2:	f1b9 0f00 	cmp.w	r9, #0
 80130f6:	d047      	beq.n	8013188 <__gethex+0x388>
 80130f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80130fc:	2b02      	cmp	r3, #2
 80130fe:	d015      	beq.n	801312c <__gethex+0x32c>
 8013100:	2b03      	cmp	r3, #3
 8013102:	d017      	beq.n	8013134 <__gethex+0x334>
 8013104:	2b01      	cmp	r3, #1
 8013106:	d109      	bne.n	801311c <__gethex+0x31c>
 8013108:	f019 0f02 	tst.w	r9, #2
 801310c:	d006      	beq.n	801311c <__gethex+0x31c>
 801310e:	f8da 3000 	ldr.w	r3, [sl]
 8013112:	ea49 0903 	orr.w	r9, r9, r3
 8013116:	f019 0f01 	tst.w	r9, #1
 801311a:	d10e      	bne.n	801313a <__gethex+0x33a>
 801311c:	f045 0510 	orr.w	r5, r5, #16
 8013120:	e032      	b.n	8013188 <__gethex+0x388>
 8013122:	f04f 0901 	mov.w	r9, #1
 8013126:	e7d1      	b.n	80130cc <__gethex+0x2cc>
 8013128:	2501      	movs	r5, #1
 801312a:	e7e2      	b.n	80130f2 <__gethex+0x2f2>
 801312c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801312e:	f1c3 0301 	rsb	r3, r3, #1
 8013132:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013134:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013136:	2b00      	cmp	r3, #0
 8013138:	d0f0      	beq.n	801311c <__gethex+0x31c>
 801313a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801313e:	f104 0314 	add.w	r3, r4, #20
 8013142:	f04f 0c00 	mov.w	ip, #0
 8013146:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801314a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801314e:	4618      	mov	r0, r3
 8013150:	f853 2b04 	ldr.w	r2, [r3], #4
 8013154:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013158:	d01b      	beq.n	8013192 <__gethex+0x392>
 801315a:	3201      	adds	r2, #1
 801315c:	6002      	str	r2, [r0, #0]
 801315e:	2d02      	cmp	r5, #2
 8013160:	f104 0314 	add.w	r3, r4, #20
 8013164:	d13c      	bne.n	80131e0 <__gethex+0x3e0>
 8013166:	f8d8 2000 	ldr.w	r2, [r8]
 801316a:	3a01      	subs	r2, #1
 801316c:	42b2      	cmp	r2, r6
 801316e:	d109      	bne.n	8013184 <__gethex+0x384>
 8013170:	1171      	asrs	r1, r6, #5
 8013172:	2201      	movs	r2, #1
 8013174:	f006 061f 	and.w	r6, r6, #31
 8013178:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801317c:	fa02 f606 	lsl.w	r6, r2, r6
 8013180:	421e      	tst	r6, r3
 8013182:	d13a      	bne.n	80131fa <__gethex+0x3fa>
 8013184:	f045 0520 	orr.w	r5, r5, #32
 8013188:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801318a:	601c      	str	r4, [r3, #0]
 801318c:	9b02      	ldr	r3, [sp, #8]
 801318e:	601f      	str	r7, [r3, #0]
 8013190:	e6b0      	b.n	8012ef4 <__gethex+0xf4>
 8013192:	4299      	cmp	r1, r3
 8013194:	f843 cc04 	str.w	ip, [r3, #-4]
 8013198:	d8d9      	bhi.n	801314e <__gethex+0x34e>
 801319a:	68a3      	ldr	r3, [r4, #8]
 801319c:	459b      	cmp	fp, r3
 801319e:	db17      	blt.n	80131d0 <__gethex+0x3d0>
 80131a0:	6861      	ldr	r1, [r4, #4]
 80131a2:	9801      	ldr	r0, [sp, #4]
 80131a4:	3101      	adds	r1, #1
 80131a6:	f7fd fcad 	bl	8010b04 <_Balloc>
 80131aa:	4681      	mov	r9, r0
 80131ac:	b918      	cbnz	r0, 80131b6 <__gethex+0x3b6>
 80131ae:	4b1a      	ldr	r3, [pc, #104]	@ (8013218 <__gethex+0x418>)
 80131b0:	4602      	mov	r2, r0
 80131b2:	2184      	movs	r1, #132	@ 0x84
 80131b4:	e6c5      	b.n	8012f42 <__gethex+0x142>
 80131b6:	6922      	ldr	r2, [r4, #16]
 80131b8:	f104 010c 	add.w	r1, r4, #12
 80131bc:	300c      	adds	r0, #12
 80131be:	3202      	adds	r2, #2
 80131c0:	0092      	lsls	r2, r2, #2
 80131c2:	f7fc fdf0 	bl	800fda6 <memcpy>
 80131c6:	4621      	mov	r1, r4
 80131c8:	464c      	mov	r4, r9
 80131ca:	9801      	ldr	r0, [sp, #4]
 80131cc:	f7fd fcda 	bl	8010b84 <_Bfree>
 80131d0:	6923      	ldr	r3, [r4, #16]
 80131d2:	1c5a      	adds	r2, r3, #1
 80131d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80131d8:	6122      	str	r2, [r4, #16]
 80131da:	2201      	movs	r2, #1
 80131dc:	615a      	str	r2, [r3, #20]
 80131de:	e7be      	b.n	801315e <__gethex+0x35e>
 80131e0:	6922      	ldr	r2, [r4, #16]
 80131e2:	455a      	cmp	r2, fp
 80131e4:	dd0b      	ble.n	80131fe <__gethex+0x3fe>
 80131e6:	2101      	movs	r1, #1
 80131e8:	4620      	mov	r0, r4
 80131ea:	f7ff fda3 	bl	8012d34 <rshift>
 80131ee:	3701      	adds	r7, #1
 80131f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80131f4:	42bb      	cmp	r3, r7
 80131f6:	f6ff aee0 	blt.w	8012fba <__gethex+0x1ba>
 80131fa:	2501      	movs	r5, #1
 80131fc:	e7c2      	b.n	8013184 <__gethex+0x384>
 80131fe:	f016 061f 	ands.w	r6, r6, #31
 8013202:	d0fa      	beq.n	80131fa <__gethex+0x3fa>
 8013204:	4453      	add	r3, sl
 8013206:	f1c6 0620 	rsb	r6, r6, #32
 801320a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801320e:	f7fd fd6d 	bl	8010cec <__hi0bits>
 8013212:	42b0      	cmp	r0, r6
 8013214:	dbe7      	blt.n	80131e6 <__gethex+0x3e6>
 8013216:	e7f0      	b.n	80131fa <__gethex+0x3fa>
 8013218:	08013d0b 	.word	0x08013d0b

0801321c <L_shift>:
 801321c:	f1c2 0208 	rsb	r2, r2, #8
 8013220:	0092      	lsls	r2, r2, #2
 8013222:	b570      	push	{r4, r5, r6, lr}
 8013224:	f1c2 0620 	rsb	r6, r2, #32
 8013228:	6843      	ldr	r3, [r0, #4]
 801322a:	6804      	ldr	r4, [r0, #0]
 801322c:	fa03 f506 	lsl.w	r5, r3, r6
 8013230:	40d3      	lsrs	r3, r2
 8013232:	432c      	orrs	r4, r5
 8013234:	6004      	str	r4, [r0, #0]
 8013236:	f840 3f04 	str.w	r3, [r0, #4]!
 801323a:	4288      	cmp	r0, r1
 801323c:	d3f4      	bcc.n	8013228 <L_shift+0xc>
 801323e:	bd70      	pop	{r4, r5, r6, pc}

08013240 <__match>:
 8013240:	6803      	ldr	r3, [r0, #0]
 8013242:	3301      	adds	r3, #1
 8013244:	b530      	push	{r4, r5, lr}
 8013246:	f811 4b01 	ldrb.w	r4, [r1], #1
 801324a:	b914      	cbnz	r4, 8013252 <__match+0x12>
 801324c:	6003      	str	r3, [r0, #0]
 801324e:	2001      	movs	r0, #1
 8013250:	bd30      	pop	{r4, r5, pc}
 8013252:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013256:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801325a:	2d19      	cmp	r5, #25
 801325c:	bf98      	it	ls
 801325e:	3220      	addls	r2, #32
 8013260:	42a2      	cmp	r2, r4
 8013262:	d0f0      	beq.n	8013246 <__match+0x6>
 8013264:	2000      	movs	r0, #0
 8013266:	e7f3      	b.n	8013250 <__match+0x10>

08013268 <__hexnan>:
 8013268:	680b      	ldr	r3, [r1, #0]
 801326a:	6801      	ldr	r1, [r0, #0]
 801326c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013270:	115e      	asrs	r6, r3, #5
 8013272:	f013 031f 	ands.w	r3, r3, #31
 8013276:	f04f 0500 	mov.w	r5, #0
 801327a:	b087      	sub	sp, #28
 801327c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013280:	4682      	mov	sl, r0
 8013282:	4690      	mov	r8, r2
 8013284:	46ab      	mov	fp, r5
 8013286:	bf18      	it	ne
 8013288:	3604      	addne	r6, #4
 801328a:	9301      	str	r3, [sp, #4]
 801328c:	9502      	str	r5, [sp, #8]
 801328e:	1f37      	subs	r7, r6, #4
 8013290:	f846 5c04 	str.w	r5, [r6, #-4]
 8013294:	46b9      	mov	r9, r7
 8013296:	463c      	mov	r4, r7
 8013298:	1c4b      	adds	r3, r1, #1
 801329a:	784a      	ldrb	r2, [r1, #1]
 801329c:	9303      	str	r3, [sp, #12]
 801329e:	b342      	cbz	r2, 80132f2 <__hexnan+0x8a>
 80132a0:	4610      	mov	r0, r2
 80132a2:	9105      	str	r1, [sp, #20]
 80132a4:	9204      	str	r2, [sp, #16]
 80132a6:	f7ff fd96 	bl	8012dd6 <__hexdig_fun>
 80132aa:	2800      	cmp	r0, #0
 80132ac:	d151      	bne.n	8013352 <__hexnan+0xea>
 80132ae:	9a04      	ldr	r2, [sp, #16]
 80132b0:	9905      	ldr	r1, [sp, #20]
 80132b2:	2a20      	cmp	r2, #32
 80132b4:	d818      	bhi.n	80132e8 <__hexnan+0x80>
 80132b6:	9b02      	ldr	r3, [sp, #8]
 80132b8:	459b      	cmp	fp, r3
 80132ba:	dd13      	ble.n	80132e4 <__hexnan+0x7c>
 80132bc:	454c      	cmp	r4, r9
 80132be:	d206      	bcs.n	80132ce <__hexnan+0x66>
 80132c0:	2d07      	cmp	r5, #7
 80132c2:	dc04      	bgt.n	80132ce <__hexnan+0x66>
 80132c4:	462a      	mov	r2, r5
 80132c6:	4649      	mov	r1, r9
 80132c8:	4620      	mov	r0, r4
 80132ca:	f7ff ffa7 	bl	801321c <L_shift>
 80132ce:	4544      	cmp	r4, r8
 80132d0:	d951      	bls.n	8013376 <__hexnan+0x10e>
 80132d2:	2300      	movs	r3, #0
 80132d4:	f1a4 0904 	sub.w	r9, r4, #4
 80132d8:	f8cd b008 	str.w	fp, [sp, #8]
 80132dc:	f844 3c04 	str.w	r3, [r4, #-4]
 80132e0:	461d      	mov	r5, r3
 80132e2:	464c      	mov	r4, r9
 80132e4:	9903      	ldr	r1, [sp, #12]
 80132e6:	e7d7      	b.n	8013298 <__hexnan+0x30>
 80132e8:	2a29      	cmp	r2, #41	@ 0x29
 80132ea:	d156      	bne.n	801339a <__hexnan+0x132>
 80132ec:	3102      	adds	r1, #2
 80132ee:	f8ca 1000 	str.w	r1, [sl]
 80132f2:	f1bb 0f00 	cmp.w	fp, #0
 80132f6:	d050      	beq.n	801339a <__hexnan+0x132>
 80132f8:	454c      	cmp	r4, r9
 80132fa:	d206      	bcs.n	801330a <__hexnan+0xa2>
 80132fc:	2d07      	cmp	r5, #7
 80132fe:	dc04      	bgt.n	801330a <__hexnan+0xa2>
 8013300:	462a      	mov	r2, r5
 8013302:	4649      	mov	r1, r9
 8013304:	4620      	mov	r0, r4
 8013306:	f7ff ff89 	bl	801321c <L_shift>
 801330a:	4544      	cmp	r4, r8
 801330c:	d935      	bls.n	801337a <__hexnan+0x112>
 801330e:	f1a8 0204 	sub.w	r2, r8, #4
 8013312:	4623      	mov	r3, r4
 8013314:	f853 1b04 	ldr.w	r1, [r3], #4
 8013318:	429f      	cmp	r7, r3
 801331a:	f842 1f04 	str.w	r1, [r2, #4]!
 801331e:	d2f9      	bcs.n	8013314 <__hexnan+0xac>
 8013320:	1b3b      	subs	r3, r7, r4
 8013322:	3e03      	subs	r6, #3
 8013324:	3401      	adds	r4, #1
 8013326:	2200      	movs	r2, #0
 8013328:	f023 0303 	bic.w	r3, r3, #3
 801332c:	3304      	adds	r3, #4
 801332e:	42b4      	cmp	r4, r6
 8013330:	bf88      	it	hi
 8013332:	2304      	movhi	r3, #4
 8013334:	4443      	add	r3, r8
 8013336:	f843 2b04 	str.w	r2, [r3], #4
 801333a:	429f      	cmp	r7, r3
 801333c:	d2fb      	bcs.n	8013336 <__hexnan+0xce>
 801333e:	683b      	ldr	r3, [r7, #0]
 8013340:	b91b      	cbnz	r3, 801334a <__hexnan+0xe2>
 8013342:	4547      	cmp	r7, r8
 8013344:	d127      	bne.n	8013396 <__hexnan+0x12e>
 8013346:	2301      	movs	r3, #1
 8013348:	603b      	str	r3, [r7, #0]
 801334a:	2005      	movs	r0, #5
 801334c:	b007      	add	sp, #28
 801334e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013352:	3501      	adds	r5, #1
 8013354:	f10b 0b01 	add.w	fp, fp, #1
 8013358:	2d08      	cmp	r5, #8
 801335a:	dd05      	ble.n	8013368 <__hexnan+0x100>
 801335c:	4544      	cmp	r4, r8
 801335e:	d9c1      	bls.n	80132e4 <__hexnan+0x7c>
 8013360:	2300      	movs	r3, #0
 8013362:	3c04      	subs	r4, #4
 8013364:	2501      	movs	r5, #1
 8013366:	6023      	str	r3, [r4, #0]
 8013368:	6822      	ldr	r2, [r4, #0]
 801336a:	f000 000f 	and.w	r0, r0, #15
 801336e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013372:	6020      	str	r0, [r4, #0]
 8013374:	e7b6      	b.n	80132e4 <__hexnan+0x7c>
 8013376:	2508      	movs	r5, #8
 8013378:	e7b4      	b.n	80132e4 <__hexnan+0x7c>
 801337a:	9b01      	ldr	r3, [sp, #4]
 801337c:	2b00      	cmp	r3, #0
 801337e:	d0de      	beq.n	801333e <__hexnan+0xd6>
 8013380:	f1c3 0320 	rsb	r3, r3, #32
 8013384:	f04f 32ff 	mov.w	r2, #4294967295
 8013388:	40da      	lsrs	r2, r3
 801338a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801338e:	4013      	ands	r3, r2
 8013390:	f846 3c04 	str.w	r3, [r6, #-4]
 8013394:	e7d3      	b.n	801333e <__hexnan+0xd6>
 8013396:	3f04      	subs	r7, #4
 8013398:	e7d1      	b.n	801333e <__hexnan+0xd6>
 801339a:	2004      	movs	r0, #4
 801339c:	e7d6      	b.n	801334c <__hexnan+0xe4>

0801339e <__ascii_mbtowc>:
 801339e:	b082      	sub	sp, #8
 80133a0:	b901      	cbnz	r1, 80133a4 <__ascii_mbtowc+0x6>
 80133a2:	a901      	add	r1, sp, #4
 80133a4:	b142      	cbz	r2, 80133b8 <__ascii_mbtowc+0x1a>
 80133a6:	b14b      	cbz	r3, 80133bc <__ascii_mbtowc+0x1e>
 80133a8:	7813      	ldrb	r3, [r2, #0]
 80133aa:	600b      	str	r3, [r1, #0]
 80133ac:	7812      	ldrb	r2, [r2, #0]
 80133ae:	1e10      	subs	r0, r2, #0
 80133b0:	bf18      	it	ne
 80133b2:	2001      	movne	r0, #1
 80133b4:	b002      	add	sp, #8
 80133b6:	4770      	bx	lr
 80133b8:	4610      	mov	r0, r2
 80133ba:	e7fb      	b.n	80133b4 <__ascii_mbtowc+0x16>
 80133bc:	f06f 0001 	mvn.w	r0, #1
 80133c0:	e7f8      	b.n	80133b4 <__ascii_mbtowc+0x16>

080133c2 <_realloc_r>:
 80133c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133c6:	4680      	mov	r8, r0
 80133c8:	4615      	mov	r5, r2
 80133ca:	460c      	mov	r4, r1
 80133cc:	b921      	cbnz	r1, 80133d8 <_realloc_r+0x16>
 80133ce:	4611      	mov	r1, r2
 80133d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80133d4:	f7fb bb36 	b.w	800ea44 <_malloc_r>
 80133d8:	b92a      	cbnz	r2, 80133e6 <_realloc_r+0x24>
 80133da:	f7fd fb49 	bl	8010a70 <_free_r>
 80133de:	2400      	movs	r4, #0
 80133e0:	4620      	mov	r0, r4
 80133e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80133e6:	f000 f8ab 	bl	8013540 <_malloc_usable_size_r>
 80133ea:	4285      	cmp	r5, r0
 80133ec:	4606      	mov	r6, r0
 80133ee:	d802      	bhi.n	80133f6 <_realloc_r+0x34>
 80133f0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80133f4:	d8f4      	bhi.n	80133e0 <_realloc_r+0x1e>
 80133f6:	4629      	mov	r1, r5
 80133f8:	4640      	mov	r0, r8
 80133fa:	f7fb fb23 	bl	800ea44 <_malloc_r>
 80133fe:	4607      	mov	r7, r0
 8013400:	2800      	cmp	r0, #0
 8013402:	d0ec      	beq.n	80133de <_realloc_r+0x1c>
 8013404:	42b5      	cmp	r5, r6
 8013406:	462a      	mov	r2, r5
 8013408:	4621      	mov	r1, r4
 801340a:	bf28      	it	cs
 801340c:	4632      	movcs	r2, r6
 801340e:	f7fc fcca 	bl	800fda6 <memcpy>
 8013412:	4621      	mov	r1, r4
 8013414:	4640      	mov	r0, r8
 8013416:	463c      	mov	r4, r7
 8013418:	f7fd fb2a 	bl	8010a70 <_free_r>
 801341c:	e7e0      	b.n	80133e0 <_realloc_r+0x1e>
	...

08013420 <_strtoul_l.constprop.0>:
 8013420:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013424:	4686      	mov	lr, r0
 8013426:	460d      	mov	r5, r1
 8013428:	4e33      	ldr	r6, [pc, #204]	@ (80134f8 <_strtoul_l.constprop.0+0xd8>)
 801342a:	4628      	mov	r0, r5
 801342c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013430:	5d37      	ldrb	r7, [r6, r4]
 8013432:	f017 0708 	ands.w	r7, r7, #8
 8013436:	d1f8      	bne.n	801342a <_strtoul_l.constprop.0+0xa>
 8013438:	2c2d      	cmp	r4, #45	@ 0x2d
 801343a:	d12f      	bne.n	801349c <_strtoul_l.constprop.0+0x7c>
 801343c:	782c      	ldrb	r4, [r5, #0]
 801343e:	2701      	movs	r7, #1
 8013440:	1c85      	adds	r5, r0, #2
 8013442:	f033 0010 	bics.w	r0, r3, #16
 8013446:	d109      	bne.n	801345c <_strtoul_l.constprop.0+0x3c>
 8013448:	2c30      	cmp	r4, #48	@ 0x30
 801344a:	d12c      	bne.n	80134a6 <_strtoul_l.constprop.0+0x86>
 801344c:	7828      	ldrb	r0, [r5, #0]
 801344e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8013452:	2858      	cmp	r0, #88	@ 0x58
 8013454:	d127      	bne.n	80134a6 <_strtoul_l.constprop.0+0x86>
 8013456:	786c      	ldrb	r4, [r5, #1]
 8013458:	2310      	movs	r3, #16
 801345a:	3502      	adds	r5, #2
 801345c:	f04f 38ff 	mov.w	r8, #4294967295
 8013460:	2600      	movs	r6, #0
 8013462:	fbb8 f8f3 	udiv	r8, r8, r3
 8013466:	fb03 f908 	mul.w	r9, r3, r8
 801346a:	4630      	mov	r0, r6
 801346c:	ea6f 0909 	mvn.w	r9, r9
 8013470:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8013474:	f1bc 0f09 	cmp.w	ip, #9
 8013478:	d81c      	bhi.n	80134b4 <_strtoul_l.constprop.0+0x94>
 801347a:	4664      	mov	r4, ip
 801347c:	42a3      	cmp	r3, r4
 801347e:	dd2a      	ble.n	80134d6 <_strtoul_l.constprop.0+0xb6>
 8013480:	f1b6 3fff 	cmp.w	r6, #4294967295
 8013484:	d007      	beq.n	8013496 <_strtoul_l.constprop.0+0x76>
 8013486:	4580      	cmp	r8, r0
 8013488:	d322      	bcc.n	80134d0 <_strtoul_l.constprop.0+0xb0>
 801348a:	d101      	bne.n	8013490 <_strtoul_l.constprop.0+0x70>
 801348c:	45a1      	cmp	r9, r4
 801348e:	db1f      	blt.n	80134d0 <_strtoul_l.constprop.0+0xb0>
 8013490:	fb00 4003 	mla	r0, r0, r3, r4
 8013494:	2601      	movs	r6, #1
 8013496:	f815 4b01 	ldrb.w	r4, [r5], #1
 801349a:	e7e9      	b.n	8013470 <_strtoul_l.constprop.0+0x50>
 801349c:	2c2b      	cmp	r4, #43	@ 0x2b
 801349e:	bf04      	itt	eq
 80134a0:	782c      	ldrbeq	r4, [r5, #0]
 80134a2:	1c85      	addeq	r5, r0, #2
 80134a4:	e7cd      	b.n	8013442 <_strtoul_l.constprop.0+0x22>
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d1d8      	bne.n	801345c <_strtoul_l.constprop.0+0x3c>
 80134aa:	2c30      	cmp	r4, #48	@ 0x30
 80134ac:	bf0c      	ite	eq
 80134ae:	2308      	moveq	r3, #8
 80134b0:	230a      	movne	r3, #10
 80134b2:	e7d3      	b.n	801345c <_strtoul_l.constprop.0+0x3c>
 80134b4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80134b8:	f1bc 0f19 	cmp.w	ip, #25
 80134bc:	d801      	bhi.n	80134c2 <_strtoul_l.constprop.0+0xa2>
 80134be:	3c37      	subs	r4, #55	@ 0x37
 80134c0:	e7dc      	b.n	801347c <_strtoul_l.constprop.0+0x5c>
 80134c2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80134c6:	f1bc 0f19 	cmp.w	ip, #25
 80134ca:	d804      	bhi.n	80134d6 <_strtoul_l.constprop.0+0xb6>
 80134cc:	3c57      	subs	r4, #87	@ 0x57
 80134ce:	e7d5      	b.n	801347c <_strtoul_l.constprop.0+0x5c>
 80134d0:	f04f 36ff 	mov.w	r6, #4294967295
 80134d4:	e7df      	b.n	8013496 <_strtoul_l.constprop.0+0x76>
 80134d6:	1c73      	adds	r3, r6, #1
 80134d8:	d106      	bne.n	80134e8 <_strtoul_l.constprop.0+0xc8>
 80134da:	2322      	movs	r3, #34	@ 0x22
 80134dc:	4630      	mov	r0, r6
 80134de:	f8ce 3000 	str.w	r3, [lr]
 80134e2:	b932      	cbnz	r2, 80134f2 <_strtoul_l.constprop.0+0xd2>
 80134e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80134e8:	b107      	cbz	r7, 80134ec <_strtoul_l.constprop.0+0xcc>
 80134ea:	4240      	negs	r0, r0
 80134ec:	2a00      	cmp	r2, #0
 80134ee:	d0f9      	beq.n	80134e4 <_strtoul_l.constprop.0+0xc4>
 80134f0:	b106      	cbz	r6, 80134f4 <_strtoul_l.constprop.0+0xd4>
 80134f2:	1e69      	subs	r1, r5, #1
 80134f4:	6011      	str	r1, [r2, #0]
 80134f6:	e7f5      	b.n	80134e4 <_strtoul_l.constprop.0+0xc4>
 80134f8:	08013ed1 	.word	0x08013ed1

080134fc <_strtoul_r>:
 80134fc:	f7ff bf90 	b.w	8013420 <_strtoul_l.constprop.0>

08013500 <__ascii_wctomb>:
 8013500:	4603      	mov	r3, r0
 8013502:	4608      	mov	r0, r1
 8013504:	b141      	cbz	r1, 8013518 <__ascii_wctomb+0x18>
 8013506:	2aff      	cmp	r2, #255	@ 0xff
 8013508:	d904      	bls.n	8013514 <__ascii_wctomb+0x14>
 801350a:	228a      	movs	r2, #138	@ 0x8a
 801350c:	f04f 30ff 	mov.w	r0, #4294967295
 8013510:	601a      	str	r2, [r3, #0]
 8013512:	4770      	bx	lr
 8013514:	2001      	movs	r0, #1
 8013516:	700a      	strb	r2, [r1, #0]
 8013518:	4770      	bx	lr
	...

0801351c <fiprintf>:
 801351c:	b40e      	push	{r1, r2, r3}
 801351e:	b503      	push	{r0, r1, lr}
 8013520:	ab03      	add	r3, sp, #12
 8013522:	4601      	mov	r1, r0
 8013524:	4805      	ldr	r0, [pc, #20]	@ (801353c <fiprintf+0x20>)
 8013526:	f853 2b04 	ldr.w	r2, [r3], #4
 801352a:	6800      	ldr	r0, [r0, #0]
 801352c:	9301      	str	r3, [sp, #4]
 801352e:	f000 f839 	bl	80135a4 <_vfiprintf_r>
 8013532:	b002      	add	sp, #8
 8013534:	f85d eb04 	ldr.w	lr, [sp], #4
 8013538:	b003      	add	sp, #12
 801353a:	4770      	bx	lr
 801353c:	20000018 	.word	0x20000018

08013540 <_malloc_usable_size_r>:
 8013540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013544:	1f18      	subs	r0, r3, #4
 8013546:	2b00      	cmp	r3, #0
 8013548:	bfbc      	itt	lt
 801354a:	580b      	ldrlt	r3, [r1, r0]
 801354c:	18c0      	addlt	r0, r0, r3
 801354e:	4770      	bx	lr

08013550 <__sfputc_r>:
 8013550:	6893      	ldr	r3, [r2, #8]
 8013552:	3b01      	subs	r3, #1
 8013554:	2b00      	cmp	r3, #0
 8013556:	6093      	str	r3, [r2, #8]
 8013558:	b410      	push	{r4}
 801355a:	da08      	bge.n	801356e <__sfputc_r+0x1e>
 801355c:	6994      	ldr	r4, [r2, #24]
 801355e:	42a3      	cmp	r3, r4
 8013560:	db01      	blt.n	8013566 <__sfputc_r+0x16>
 8013562:	290a      	cmp	r1, #10
 8013564:	d103      	bne.n	801356e <__sfputc_r+0x1e>
 8013566:	f85d 4b04 	ldr.w	r4, [sp], #4
 801356a:	f000 b933 	b.w	80137d4 <__swbuf_r>
 801356e:	6813      	ldr	r3, [r2, #0]
 8013570:	1c58      	adds	r0, r3, #1
 8013572:	6010      	str	r0, [r2, #0]
 8013574:	4608      	mov	r0, r1
 8013576:	7019      	strb	r1, [r3, #0]
 8013578:	f85d 4b04 	ldr.w	r4, [sp], #4
 801357c:	4770      	bx	lr

0801357e <__sfputs_r>:
 801357e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013580:	4606      	mov	r6, r0
 8013582:	460f      	mov	r7, r1
 8013584:	4614      	mov	r4, r2
 8013586:	18d5      	adds	r5, r2, r3
 8013588:	42ac      	cmp	r4, r5
 801358a:	d101      	bne.n	8013590 <__sfputs_r+0x12>
 801358c:	2000      	movs	r0, #0
 801358e:	e007      	b.n	80135a0 <__sfputs_r+0x22>
 8013590:	463a      	mov	r2, r7
 8013592:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013596:	4630      	mov	r0, r6
 8013598:	f7ff ffda 	bl	8013550 <__sfputc_r>
 801359c:	1c43      	adds	r3, r0, #1
 801359e:	d1f3      	bne.n	8013588 <__sfputs_r+0xa>
 80135a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080135a4 <_vfiprintf_r>:
 80135a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135a8:	460d      	mov	r5, r1
 80135aa:	b09d      	sub	sp, #116	@ 0x74
 80135ac:	4614      	mov	r4, r2
 80135ae:	4698      	mov	r8, r3
 80135b0:	4606      	mov	r6, r0
 80135b2:	b118      	cbz	r0, 80135bc <_vfiprintf_r+0x18>
 80135b4:	6a03      	ldr	r3, [r0, #32]
 80135b6:	b90b      	cbnz	r3, 80135bc <_vfiprintf_r+0x18>
 80135b8:	f7fc f9c8 	bl	800f94c <__sinit>
 80135bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80135be:	07d9      	lsls	r1, r3, #31
 80135c0:	d405      	bmi.n	80135ce <_vfiprintf_r+0x2a>
 80135c2:	89ab      	ldrh	r3, [r5, #12]
 80135c4:	059a      	lsls	r2, r3, #22
 80135c6:	d402      	bmi.n	80135ce <_vfiprintf_r+0x2a>
 80135c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80135ca:	f7fc fbdc 	bl	800fd86 <__retarget_lock_acquire_recursive>
 80135ce:	89ab      	ldrh	r3, [r5, #12]
 80135d0:	071b      	lsls	r3, r3, #28
 80135d2:	d501      	bpl.n	80135d8 <_vfiprintf_r+0x34>
 80135d4:	692b      	ldr	r3, [r5, #16]
 80135d6:	b99b      	cbnz	r3, 8013600 <_vfiprintf_r+0x5c>
 80135d8:	4629      	mov	r1, r5
 80135da:	4630      	mov	r0, r6
 80135dc:	f000 f938 	bl	8013850 <__swsetup_r>
 80135e0:	b170      	cbz	r0, 8013600 <_vfiprintf_r+0x5c>
 80135e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80135e4:	07dc      	lsls	r4, r3, #31
 80135e6:	d504      	bpl.n	80135f2 <_vfiprintf_r+0x4e>
 80135e8:	f04f 30ff 	mov.w	r0, #4294967295
 80135ec:	b01d      	add	sp, #116	@ 0x74
 80135ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135f2:	89ab      	ldrh	r3, [r5, #12]
 80135f4:	0598      	lsls	r0, r3, #22
 80135f6:	d4f7      	bmi.n	80135e8 <_vfiprintf_r+0x44>
 80135f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80135fa:	f7fc fbc5 	bl	800fd88 <__retarget_lock_release_recursive>
 80135fe:	e7f3      	b.n	80135e8 <_vfiprintf_r+0x44>
 8013600:	2300      	movs	r3, #0
 8013602:	f8cd 800c 	str.w	r8, [sp, #12]
 8013606:	f04f 0901 	mov.w	r9, #1
 801360a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 80137c0 <_vfiprintf_r+0x21c>
 801360e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013610:	2320      	movs	r3, #32
 8013612:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013616:	2330      	movs	r3, #48	@ 0x30
 8013618:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801361c:	4623      	mov	r3, r4
 801361e:	469a      	mov	sl, r3
 8013620:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013624:	b10a      	cbz	r2, 801362a <_vfiprintf_r+0x86>
 8013626:	2a25      	cmp	r2, #37	@ 0x25
 8013628:	d1f9      	bne.n	801361e <_vfiprintf_r+0x7a>
 801362a:	ebba 0b04 	subs.w	fp, sl, r4
 801362e:	d00b      	beq.n	8013648 <_vfiprintf_r+0xa4>
 8013630:	465b      	mov	r3, fp
 8013632:	4622      	mov	r2, r4
 8013634:	4629      	mov	r1, r5
 8013636:	4630      	mov	r0, r6
 8013638:	f7ff ffa1 	bl	801357e <__sfputs_r>
 801363c:	3001      	adds	r0, #1
 801363e:	f000 80a7 	beq.w	8013790 <_vfiprintf_r+0x1ec>
 8013642:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013644:	445a      	add	r2, fp
 8013646:	9209      	str	r2, [sp, #36]	@ 0x24
 8013648:	f89a 3000 	ldrb.w	r3, [sl]
 801364c:	2b00      	cmp	r3, #0
 801364e:	f000 809f 	beq.w	8013790 <_vfiprintf_r+0x1ec>
 8013652:	2300      	movs	r3, #0
 8013654:	f04f 32ff 	mov.w	r2, #4294967295
 8013658:	f10a 0a01 	add.w	sl, sl, #1
 801365c:	9304      	str	r3, [sp, #16]
 801365e:	9307      	str	r3, [sp, #28]
 8013660:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013664:	931a      	str	r3, [sp, #104]	@ 0x68
 8013666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801366a:	4654      	mov	r4, sl
 801366c:	2205      	movs	r2, #5
 801366e:	4854      	ldr	r0, [pc, #336]	@ (80137c0 <_vfiprintf_r+0x21c>)
 8013670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013674:	f7fc fb89 	bl	800fd8a <memchr>
 8013678:	9a04      	ldr	r2, [sp, #16]
 801367a:	b9d8      	cbnz	r0, 80136b4 <_vfiprintf_r+0x110>
 801367c:	06d1      	lsls	r1, r2, #27
 801367e:	bf44      	itt	mi
 8013680:	2320      	movmi	r3, #32
 8013682:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013686:	0713      	lsls	r3, r2, #28
 8013688:	bf44      	itt	mi
 801368a:	232b      	movmi	r3, #43	@ 0x2b
 801368c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013690:	f89a 3000 	ldrb.w	r3, [sl]
 8013694:	2b2a      	cmp	r3, #42	@ 0x2a
 8013696:	d015      	beq.n	80136c4 <_vfiprintf_r+0x120>
 8013698:	9a07      	ldr	r2, [sp, #28]
 801369a:	4654      	mov	r4, sl
 801369c:	2000      	movs	r0, #0
 801369e:	f04f 0c0a 	mov.w	ip, #10
 80136a2:	4621      	mov	r1, r4
 80136a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80136a8:	3b30      	subs	r3, #48	@ 0x30
 80136aa:	2b09      	cmp	r3, #9
 80136ac:	d94b      	bls.n	8013746 <_vfiprintf_r+0x1a2>
 80136ae:	b1b0      	cbz	r0, 80136de <_vfiprintf_r+0x13a>
 80136b0:	9207      	str	r2, [sp, #28]
 80136b2:	e014      	b.n	80136de <_vfiprintf_r+0x13a>
 80136b4:	eba0 0308 	sub.w	r3, r0, r8
 80136b8:	46a2      	mov	sl, r4
 80136ba:	fa09 f303 	lsl.w	r3, r9, r3
 80136be:	4313      	orrs	r3, r2
 80136c0:	9304      	str	r3, [sp, #16]
 80136c2:	e7d2      	b.n	801366a <_vfiprintf_r+0xc6>
 80136c4:	9b03      	ldr	r3, [sp, #12]
 80136c6:	1d19      	adds	r1, r3, #4
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	9103      	str	r1, [sp, #12]
 80136ce:	bfbb      	ittet	lt
 80136d0:	425b      	neglt	r3, r3
 80136d2:	f042 0202 	orrlt.w	r2, r2, #2
 80136d6:	9307      	strge	r3, [sp, #28]
 80136d8:	9307      	strlt	r3, [sp, #28]
 80136da:	bfb8      	it	lt
 80136dc:	9204      	strlt	r2, [sp, #16]
 80136de:	7823      	ldrb	r3, [r4, #0]
 80136e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80136e2:	d10a      	bne.n	80136fa <_vfiprintf_r+0x156>
 80136e4:	7863      	ldrb	r3, [r4, #1]
 80136e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80136e8:	d132      	bne.n	8013750 <_vfiprintf_r+0x1ac>
 80136ea:	9b03      	ldr	r3, [sp, #12]
 80136ec:	3402      	adds	r4, #2
 80136ee:	1d1a      	adds	r2, r3, #4
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80136f6:	9203      	str	r2, [sp, #12]
 80136f8:	9305      	str	r3, [sp, #20]
 80136fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80137d0 <_vfiprintf_r+0x22c>
 80136fe:	2203      	movs	r2, #3
 8013700:	7821      	ldrb	r1, [r4, #0]
 8013702:	4650      	mov	r0, sl
 8013704:	f7fc fb41 	bl	800fd8a <memchr>
 8013708:	b138      	cbz	r0, 801371a <_vfiprintf_r+0x176>
 801370a:	eba0 000a 	sub.w	r0, r0, sl
 801370e:	2240      	movs	r2, #64	@ 0x40
 8013710:	9b04      	ldr	r3, [sp, #16]
 8013712:	3401      	adds	r4, #1
 8013714:	4082      	lsls	r2, r0
 8013716:	4313      	orrs	r3, r2
 8013718:	9304      	str	r3, [sp, #16]
 801371a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801371e:	2206      	movs	r2, #6
 8013720:	4828      	ldr	r0, [pc, #160]	@ (80137c4 <_vfiprintf_r+0x220>)
 8013722:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013726:	f7fc fb30 	bl	800fd8a <memchr>
 801372a:	2800      	cmp	r0, #0
 801372c:	d03f      	beq.n	80137ae <_vfiprintf_r+0x20a>
 801372e:	4b26      	ldr	r3, [pc, #152]	@ (80137c8 <_vfiprintf_r+0x224>)
 8013730:	bb1b      	cbnz	r3, 801377a <_vfiprintf_r+0x1d6>
 8013732:	9b03      	ldr	r3, [sp, #12]
 8013734:	3307      	adds	r3, #7
 8013736:	f023 0307 	bic.w	r3, r3, #7
 801373a:	3308      	adds	r3, #8
 801373c:	9303      	str	r3, [sp, #12]
 801373e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013740:	443b      	add	r3, r7
 8013742:	9309      	str	r3, [sp, #36]	@ 0x24
 8013744:	e76a      	b.n	801361c <_vfiprintf_r+0x78>
 8013746:	fb0c 3202 	mla	r2, ip, r2, r3
 801374a:	460c      	mov	r4, r1
 801374c:	2001      	movs	r0, #1
 801374e:	e7a8      	b.n	80136a2 <_vfiprintf_r+0xfe>
 8013750:	2300      	movs	r3, #0
 8013752:	3401      	adds	r4, #1
 8013754:	f04f 0c0a 	mov.w	ip, #10
 8013758:	4619      	mov	r1, r3
 801375a:	9305      	str	r3, [sp, #20]
 801375c:	4620      	mov	r0, r4
 801375e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013762:	3a30      	subs	r2, #48	@ 0x30
 8013764:	2a09      	cmp	r2, #9
 8013766:	d903      	bls.n	8013770 <_vfiprintf_r+0x1cc>
 8013768:	2b00      	cmp	r3, #0
 801376a:	d0c6      	beq.n	80136fa <_vfiprintf_r+0x156>
 801376c:	9105      	str	r1, [sp, #20]
 801376e:	e7c4      	b.n	80136fa <_vfiprintf_r+0x156>
 8013770:	fb0c 2101 	mla	r1, ip, r1, r2
 8013774:	4604      	mov	r4, r0
 8013776:	2301      	movs	r3, #1
 8013778:	e7f0      	b.n	801375c <_vfiprintf_r+0x1b8>
 801377a:	ab03      	add	r3, sp, #12
 801377c:	462a      	mov	r2, r5
 801377e:	a904      	add	r1, sp, #16
 8013780:	4630      	mov	r0, r6
 8013782:	9300      	str	r3, [sp, #0]
 8013784:	4b11      	ldr	r3, [pc, #68]	@ (80137cc <_vfiprintf_r+0x228>)
 8013786:	f7fb fa87 	bl	800ec98 <_printf_float>
 801378a:	4607      	mov	r7, r0
 801378c:	1c78      	adds	r0, r7, #1
 801378e:	d1d6      	bne.n	801373e <_vfiprintf_r+0x19a>
 8013790:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013792:	07d9      	lsls	r1, r3, #31
 8013794:	d405      	bmi.n	80137a2 <_vfiprintf_r+0x1fe>
 8013796:	89ab      	ldrh	r3, [r5, #12]
 8013798:	059a      	lsls	r2, r3, #22
 801379a:	d402      	bmi.n	80137a2 <_vfiprintf_r+0x1fe>
 801379c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801379e:	f7fc faf3 	bl	800fd88 <__retarget_lock_release_recursive>
 80137a2:	89ab      	ldrh	r3, [r5, #12]
 80137a4:	065b      	lsls	r3, r3, #25
 80137a6:	f53f af1f 	bmi.w	80135e8 <_vfiprintf_r+0x44>
 80137aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80137ac:	e71e      	b.n	80135ec <_vfiprintf_r+0x48>
 80137ae:	ab03      	add	r3, sp, #12
 80137b0:	462a      	mov	r2, r5
 80137b2:	a904      	add	r1, sp, #16
 80137b4:	4630      	mov	r0, r6
 80137b6:	9300      	str	r3, [sp, #0]
 80137b8:	4b04      	ldr	r3, [pc, #16]	@ (80137cc <_vfiprintf_r+0x228>)
 80137ba:	f7fb fd09 	bl	800f1d0 <_printf_i>
 80137be:	e7e4      	b.n	801378a <_vfiprintf_r+0x1e6>
 80137c0:	08013fd1 	.word	0x08013fd1
 80137c4:	08013fdb 	.word	0x08013fdb
 80137c8:	0800ec99 	.word	0x0800ec99
 80137cc:	0801357f 	.word	0x0801357f
 80137d0:	08013fd7 	.word	0x08013fd7

080137d4 <__swbuf_r>:
 80137d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80137d6:	460e      	mov	r6, r1
 80137d8:	4614      	mov	r4, r2
 80137da:	4605      	mov	r5, r0
 80137dc:	b118      	cbz	r0, 80137e6 <__swbuf_r+0x12>
 80137de:	6a03      	ldr	r3, [r0, #32]
 80137e0:	b90b      	cbnz	r3, 80137e6 <__swbuf_r+0x12>
 80137e2:	f7fc f8b3 	bl	800f94c <__sinit>
 80137e6:	69a3      	ldr	r3, [r4, #24]
 80137e8:	60a3      	str	r3, [r4, #8]
 80137ea:	89a3      	ldrh	r3, [r4, #12]
 80137ec:	071a      	lsls	r2, r3, #28
 80137ee:	d501      	bpl.n	80137f4 <__swbuf_r+0x20>
 80137f0:	6923      	ldr	r3, [r4, #16]
 80137f2:	b943      	cbnz	r3, 8013806 <__swbuf_r+0x32>
 80137f4:	4621      	mov	r1, r4
 80137f6:	4628      	mov	r0, r5
 80137f8:	f000 f82a 	bl	8013850 <__swsetup_r>
 80137fc:	b118      	cbz	r0, 8013806 <__swbuf_r+0x32>
 80137fe:	f04f 37ff 	mov.w	r7, #4294967295
 8013802:	4638      	mov	r0, r7
 8013804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013806:	6823      	ldr	r3, [r4, #0]
 8013808:	b2f6      	uxtb	r6, r6
 801380a:	6922      	ldr	r2, [r4, #16]
 801380c:	4637      	mov	r7, r6
 801380e:	1a98      	subs	r0, r3, r2
 8013810:	6963      	ldr	r3, [r4, #20]
 8013812:	4283      	cmp	r3, r0
 8013814:	dc05      	bgt.n	8013822 <__swbuf_r+0x4e>
 8013816:	4621      	mov	r1, r4
 8013818:	4628      	mov	r0, r5
 801381a:	f7ff f9a7 	bl	8012b6c <_fflush_r>
 801381e:	2800      	cmp	r0, #0
 8013820:	d1ed      	bne.n	80137fe <__swbuf_r+0x2a>
 8013822:	68a3      	ldr	r3, [r4, #8]
 8013824:	3b01      	subs	r3, #1
 8013826:	60a3      	str	r3, [r4, #8]
 8013828:	6823      	ldr	r3, [r4, #0]
 801382a:	1c5a      	adds	r2, r3, #1
 801382c:	6022      	str	r2, [r4, #0]
 801382e:	701e      	strb	r6, [r3, #0]
 8013830:	1c43      	adds	r3, r0, #1
 8013832:	6962      	ldr	r2, [r4, #20]
 8013834:	429a      	cmp	r2, r3
 8013836:	d004      	beq.n	8013842 <__swbuf_r+0x6e>
 8013838:	89a3      	ldrh	r3, [r4, #12]
 801383a:	07db      	lsls	r3, r3, #31
 801383c:	d5e1      	bpl.n	8013802 <__swbuf_r+0x2e>
 801383e:	2e0a      	cmp	r6, #10
 8013840:	d1df      	bne.n	8013802 <__swbuf_r+0x2e>
 8013842:	4621      	mov	r1, r4
 8013844:	4628      	mov	r0, r5
 8013846:	f7ff f991 	bl	8012b6c <_fflush_r>
 801384a:	2800      	cmp	r0, #0
 801384c:	d0d9      	beq.n	8013802 <__swbuf_r+0x2e>
 801384e:	e7d6      	b.n	80137fe <__swbuf_r+0x2a>

08013850 <__swsetup_r>:
 8013850:	b538      	push	{r3, r4, r5, lr}
 8013852:	4b29      	ldr	r3, [pc, #164]	@ (80138f8 <__swsetup_r+0xa8>)
 8013854:	4605      	mov	r5, r0
 8013856:	460c      	mov	r4, r1
 8013858:	6818      	ldr	r0, [r3, #0]
 801385a:	b118      	cbz	r0, 8013864 <__swsetup_r+0x14>
 801385c:	6a03      	ldr	r3, [r0, #32]
 801385e:	b90b      	cbnz	r3, 8013864 <__swsetup_r+0x14>
 8013860:	f7fc f874 	bl	800f94c <__sinit>
 8013864:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013868:	0719      	lsls	r1, r3, #28
 801386a:	d422      	bmi.n	80138b2 <__swsetup_r+0x62>
 801386c:	06da      	lsls	r2, r3, #27
 801386e:	d407      	bmi.n	8013880 <__swsetup_r+0x30>
 8013870:	2209      	movs	r2, #9
 8013872:	602a      	str	r2, [r5, #0]
 8013874:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013878:	f04f 30ff 	mov.w	r0, #4294967295
 801387c:	81a3      	strh	r3, [r4, #12]
 801387e:	e033      	b.n	80138e8 <__swsetup_r+0x98>
 8013880:	0758      	lsls	r0, r3, #29
 8013882:	d512      	bpl.n	80138aa <__swsetup_r+0x5a>
 8013884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013886:	b141      	cbz	r1, 801389a <__swsetup_r+0x4a>
 8013888:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801388c:	4299      	cmp	r1, r3
 801388e:	d002      	beq.n	8013896 <__swsetup_r+0x46>
 8013890:	4628      	mov	r0, r5
 8013892:	f7fd f8ed 	bl	8010a70 <_free_r>
 8013896:	2300      	movs	r3, #0
 8013898:	6363      	str	r3, [r4, #52]	@ 0x34
 801389a:	89a3      	ldrh	r3, [r4, #12]
 801389c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80138a0:	81a3      	strh	r3, [r4, #12]
 80138a2:	2300      	movs	r3, #0
 80138a4:	6063      	str	r3, [r4, #4]
 80138a6:	6923      	ldr	r3, [r4, #16]
 80138a8:	6023      	str	r3, [r4, #0]
 80138aa:	89a3      	ldrh	r3, [r4, #12]
 80138ac:	f043 0308 	orr.w	r3, r3, #8
 80138b0:	81a3      	strh	r3, [r4, #12]
 80138b2:	6923      	ldr	r3, [r4, #16]
 80138b4:	b94b      	cbnz	r3, 80138ca <__swsetup_r+0x7a>
 80138b6:	89a3      	ldrh	r3, [r4, #12]
 80138b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80138bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80138c0:	d003      	beq.n	80138ca <__swsetup_r+0x7a>
 80138c2:	4621      	mov	r1, r4
 80138c4:	4628      	mov	r0, r5
 80138c6:	f000 f83e 	bl	8013946 <__smakebuf_r>
 80138ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138ce:	f013 0201 	ands.w	r2, r3, #1
 80138d2:	d00a      	beq.n	80138ea <__swsetup_r+0x9a>
 80138d4:	2200      	movs	r2, #0
 80138d6:	60a2      	str	r2, [r4, #8]
 80138d8:	6962      	ldr	r2, [r4, #20]
 80138da:	4252      	negs	r2, r2
 80138dc:	61a2      	str	r2, [r4, #24]
 80138de:	6922      	ldr	r2, [r4, #16]
 80138e0:	b942      	cbnz	r2, 80138f4 <__swsetup_r+0xa4>
 80138e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80138e6:	d1c5      	bne.n	8013874 <__swsetup_r+0x24>
 80138e8:	bd38      	pop	{r3, r4, r5, pc}
 80138ea:	0799      	lsls	r1, r3, #30
 80138ec:	bf58      	it	pl
 80138ee:	6962      	ldrpl	r2, [r4, #20]
 80138f0:	60a2      	str	r2, [r4, #8]
 80138f2:	e7f4      	b.n	80138de <__swsetup_r+0x8e>
 80138f4:	2000      	movs	r0, #0
 80138f6:	e7f7      	b.n	80138e8 <__swsetup_r+0x98>
 80138f8:	20000018 	.word	0x20000018

080138fc <__swhatbuf_r>:
 80138fc:	b570      	push	{r4, r5, r6, lr}
 80138fe:	460c      	mov	r4, r1
 8013900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013904:	b096      	sub	sp, #88	@ 0x58
 8013906:	4615      	mov	r5, r2
 8013908:	2900      	cmp	r1, #0
 801390a:	461e      	mov	r6, r3
 801390c:	da0c      	bge.n	8013928 <__swhatbuf_r+0x2c>
 801390e:	89a3      	ldrh	r3, [r4, #12]
 8013910:	2100      	movs	r1, #0
 8013912:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013916:	bf14      	ite	ne
 8013918:	2340      	movne	r3, #64	@ 0x40
 801391a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801391e:	2000      	movs	r0, #0
 8013920:	6031      	str	r1, [r6, #0]
 8013922:	602b      	str	r3, [r5, #0]
 8013924:	b016      	add	sp, #88	@ 0x58
 8013926:	bd70      	pop	{r4, r5, r6, pc}
 8013928:	466a      	mov	r2, sp
 801392a:	f000 f849 	bl	80139c0 <_fstat_r>
 801392e:	2800      	cmp	r0, #0
 8013930:	dbed      	blt.n	801390e <__swhatbuf_r+0x12>
 8013932:	9901      	ldr	r1, [sp, #4]
 8013934:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013938:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801393c:	4259      	negs	r1, r3
 801393e:	4159      	adcs	r1, r3
 8013940:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013944:	e7eb      	b.n	801391e <__swhatbuf_r+0x22>

08013946 <__smakebuf_r>:
 8013946:	898b      	ldrh	r3, [r1, #12]
 8013948:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801394a:	079d      	lsls	r5, r3, #30
 801394c:	4606      	mov	r6, r0
 801394e:	460c      	mov	r4, r1
 8013950:	d507      	bpl.n	8013962 <__smakebuf_r+0x1c>
 8013952:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013956:	6023      	str	r3, [r4, #0]
 8013958:	6123      	str	r3, [r4, #16]
 801395a:	2301      	movs	r3, #1
 801395c:	6163      	str	r3, [r4, #20]
 801395e:	b003      	add	sp, #12
 8013960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013962:	ab01      	add	r3, sp, #4
 8013964:	466a      	mov	r2, sp
 8013966:	f7ff ffc9 	bl	80138fc <__swhatbuf_r>
 801396a:	9f00      	ldr	r7, [sp, #0]
 801396c:	4605      	mov	r5, r0
 801396e:	4630      	mov	r0, r6
 8013970:	4639      	mov	r1, r7
 8013972:	f7fb f867 	bl	800ea44 <_malloc_r>
 8013976:	b948      	cbnz	r0, 801398c <__smakebuf_r+0x46>
 8013978:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801397c:	059a      	lsls	r2, r3, #22
 801397e:	d4ee      	bmi.n	801395e <__smakebuf_r+0x18>
 8013980:	f023 0303 	bic.w	r3, r3, #3
 8013984:	f043 0302 	orr.w	r3, r3, #2
 8013988:	81a3      	strh	r3, [r4, #12]
 801398a:	e7e2      	b.n	8013952 <__smakebuf_r+0xc>
 801398c:	89a3      	ldrh	r3, [r4, #12]
 801398e:	6020      	str	r0, [r4, #0]
 8013990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013994:	81a3      	strh	r3, [r4, #12]
 8013996:	9b01      	ldr	r3, [sp, #4]
 8013998:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801399c:	b15b      	cbz	r3, 80139b6 <__smakebuf_r+0x70>
 801399e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80139a2:	4630      	mov	r0, r6
 80139a4:	f000 f81e 	bl	80139e4 <_isatty_r>
 80139a8:	b128      	cbz	r0, 80139b6 <__smakebuf_r+0x70>
 80139aa:	89a3      	ldrh	r3, [r4, #12]
 80139ac:	f023 0303 	bic.w	r3, r3, #3
 80139b0:	f043 0301 	orr.w	r3, r3, #1
 80139b4:	81a3      	strh	r3, [r4, #12]
 80139b6:	89a3      	ldrh	r3, [r4, #12]
 80139b8:	431d      	orrs	r5, r3
 80139ba:	81a5      	strh	r5, [r4, #12]
 80139bc:	e7cf      	b.n	801395e <__smakebuf_r+0x18>
	...

080139c0 <_fstat_r>:
 80139c0:	b538      	push	{r3, r4, r5, lr}
 80139c2:	2300      	movs	r3, #0
 80139c4:	4d06      	ldr	r5, [pc, #24]	@ (80139e0 <_fstat_r+0x20>)
 80139c6:	4604      	mov	r4, r0
 80139c8:	4608      	mov	r0, r1
 80139ca:	4611      	mov	r1, r2
 80139cc:	602b      	str	r3, [r5, #0]
 80139ce:	f7f0 fa73 	bl	8003eb8 <_fstat>
 80139d2:	1c43      	adds	r3, r0, #1
 80139d4:	d102      	bne.n	80139dc <_fstat_r+0x1c>
 80139d6:	682b      	ldr	r3, [r5, #0]
 80139d8:	b103      	cbz	r3, 80139dc <_fstat_r+0x1c>
 80139da:	6023      	str	r3, [r4, #0]
 80139dc:	bd38      	pop	{r3, r4, r5, pc}
 80139de:	bf00      	nop
 80139e0:	200004e4 	.word	0x200004e4

080139e4 <_isatty_r>:
 80139e4:	b538      	push	{r3, r4, r5, lr}
 80139e6:	2300      	movs	r3, #0
 80139e8:	4d05      	ldr	r5, [pc, #20]	@ (8013a00 <_isatty_r+0x1c>)
 80139ea:	4604      	mov	r4, r0
 80139ec:	4608      	mov	r0, r1
 80139ee:	602b      	str	r3, [r5, #0]
 80139f0:	f7f0 fa72 	bl	8003ed8 <_isatty>
 80139f4:	1c43      	adds	r3, r0, #1
 80139f6:	d102      	bne.n	80139fe <_isatty_r+0x1a>
 80139f8:	682b      	ldr	r3, [r5, #0]
 80139fa:	b103      	cbz	r3, 80139fe <_isatty_r+0x1a>
 80139fc:	6023      	str	r3, [r4, #0]
 80139fe:	bd38      	pop	{r3, r4, r5, pc}
 8013a00:	200004e4 	.word	0x200004e4

08013a04 <_init>:
 8013a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a06:	bf00      	nop
 8013a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013a0a:	bc08      	pop	{r3}
 8013a0c:	469e      	mov	lr, r3
 8013a0e:	4770      	bx	lr

08013a10 <_fini>:
 8013a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a12:	bf00      	nop
 8013a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013a16:	bc08      	pop	{r3}
 8013a18:	469e      	mov	lr, r3
 8013a1a:	4770      	bx	lr
