# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1920 0.000256 1024 280 2410 72832 2.92234 3.52822 180.306 104.769 291.608 291.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1360 3.2e-05 4096 160 4180 577792 158.139 121.663 11277.2 3606.9 15164.1 15164.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 6.4e-05 2048 80 2370 303872 23.1843 28.287 1413.12 837.94 2302.61 2302.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 3.2e-05 2048 310 2660 576000 86.7748 56.0456 3678.02 1675.21 5496.19 5496.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1440 0.000512 4096 450 6040 31360 6.60496 674.453 219.218 900.321 900.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 950 0.001024 512 205 210 15104 0.602688 0.366944 1.90669 24.77 27.7454 27.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 0.001024 1024 170 390 16064 0.702336 5.80317 26.2966 32.8441 32.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.000128 1024 430 2510 124928 13.3156 6.83008 384.169 208.935 613.41 613.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 3.2e-05 2048 230 940 588288 85.4073 56.0415 1345.73 1675.2 3162.51 3162.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 0.001024 512 140 740 16512 0.4064 0.38912 6.29552 25.6249 32.7896 32.8662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1920 0.000256 1024 280 2410 73008 2.92867 3.54714 216.868 104.919 328.342 328.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1360 3.2e-05 4096 160 4180 577440 158.455 121.858 12986.6 3604.93 16872.1 16872.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 6.4e-05 2048 80 2370 303984 23.2242 28.3369 1630.11 838.125 2519.86 2519.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 3.2e-05 2048 310 2660 576000 86.9095 56.1193 4265.02 1674.72 6082.9 6083.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1440 0.000512 4096 450 6040 31392 6.60675 815.458 217.665 1039.77 1039.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 950 0.001024 512 205 210 14976 0.596256 0.362944 2.15654 24.1179 27.3336 27.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 0.001024 1024 170 390 16056 0.700416 6.62467 26.3004 33.6657 33.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.000128 1024 430 2510 125568 13.2984 6.84864 463.716 208.798 692.822 692.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 3.2e-05 2048 230 940 588096 85.5467 56.263 1521.5 1674.81 3338.25 3338.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 0.001024 512 140 740 16560 0.40784 0.388736 7.32723 25.6214 33.817 33.8903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1920 0.000256 1024 280 2410 72800 2.91587 3.53117 223.34 104.727 334.597 334.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1360 3.2e-05 4096 160 4180 577600 157.9 121.691 13512.8 3621.38 17414 17414.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 6.4e-05 2048 80 2370 303840 23.1401 28.3224 1697.71 837.857 2587.11 2587.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 3.2e-05 2048 310 2660 576000 86.6055 56.1172 4446.91 1675.01 6264.78 6264.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1440 0.000512 4096 450 6040 31360 6.60854 848.187 218.525 1073.37 1073.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 0.001024 512 205 210 14720 0.595488 0.362848 2.2368 24.2577 27.5528 27.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 0.001024 1024 170 390 16000 0.696736 6.90214 26.2335 33.8785 33.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.000128 1024 430 2510 125440 13.3721 6.84122 484.392 209.61 714.38 714.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 3.2e-05 2048 230 940 588160 85.2526 56.0558 1588.22 1675.01 3404.67 3404.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 0.001024 512 140 740 16480 0.405216 0.385024 7.64838 25.5712 34.0814 34.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1920 0.000256 1024 280 2410 72768 2.91021 3.5328 208.407 104.892 319.823 319.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1360 3.2e-05 4096 160 4180 577536 157.662 121.671 12575.5 3608.18 16463.2 16463.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 6.4e-05 2048 80 2370 303936 23.1078 28.3276 1582.35 838.835 2472.7 2472.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 3.2e-05 2048 310 2660 576000 86.498 55.9657 4147.01 1675.94 5965.56 5965.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1440 0.000512 4096 450 6040 31296 6.61094 788.611 217.762 1013.03 1013.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 950 0.001024 512 205 210 14976 0.592992 0.360448 2.13078 24.1416 27.3284 27.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 0.001024 1024 170 390 16032 0.70336 6.4471 26.3189 33.5113 33.5659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.000128 1024 430 2510 124416 13.2699 6.82003 446.678 208.458 675.391 675.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 3.2e-05 2048 230 940 588288 85.1448 55.9591 1484.14 1676.1 3301.48 3301.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 0.001024 512 140 740 16512 0.407328 0.38912 7.07088 25.6172 33.5572 33.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1920 0.000256 1024 280 2410 72800 2.93194 3.54368 213.547 104.906 325.011 325.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1360 3.2e-05 4096 160 4180 577600 159.07 122.043 12749 3645.76 16676.1 16676.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 6.4e-05 2048 80 2370 304000 23.2649 28.4099 1598.53 838.471 2488.75 2488.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 3.2e-05 2048 310 2660 576000 86.9229 56.1889 4184.78 1676.14 6004.17 6004.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1440 0.000512 4096 450 6040 31300 6.61274 795.58 215.571 1017.81 1017.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 0.001024 512 205 210 14800 0.59888 0.364544 2.11613 23.1519 26.3345 26.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 0.001024 1024 170 390 16000 0.698976 6.52915 26.2684 33.5393 33.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.000128 1024 430 2510 124800 13.3298 6.8471 452.969 208.436 681.739 681.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 3.2e-05 2048 230 940 588000 85.5999 56.1724 1500.38 1676.15 3318.43 3318.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 0.001024 512 140 740 16400 0.4096 0.388896 7.06381 25.6153 33.5515 33.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1920 0.000256 1024 280 2410 72800 2.91677 3.52851 216.522 104.839 327.889 327.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1360 3.2e-05 4096 160 4180 577472 157.82 121.703 12979.1 3621.96 16880.9 16881.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 6.4e-05 2048 80 2370 303744 23.1531 28.4324 1634.72 837.92 2524.3 2524.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 3.2e-05 2048 310 2660 576128 86.5148 56.1261 4278.46 1675.17 6096.41 6096.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1440 0.000512 4096 450 6040 31248 6.60237 811.285 215.907 1033.84 1033.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 950 0.001024 512 205 210 14784 0.597568 0.363904 2.16806 23.9714 27.1966 27.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 0.001024 1024 170 390 16016 0.698368 6.76454 26.3046 33.8102 33.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.000128 1024 430 2510 125440 13.3133 6.83443 466.183 209.366 695.858 695.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 3.2e-05 2048 230 940 587776 85.1842 56.0333 1532.39 1675.17 3348.9 3349.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 0.001024 512 140 740 16352 0.403456 0.385664 7.39667 25.5263 33.7854 33.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1920 0.000256 1024 280 2410 72960 2.92454 3.54186 218.136 104.915 329.6 329.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1360 3.2e-05 4096 160 4180 577440 158.243 121.795 13097.1 3635.27 17012.6 17012.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 6.4e-05 2048 80 2370 303840 23.2202 28.3546 1649.21 837.885 2538.75 2538.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 3.2e-05 2048 310 2660 575040 86.8917 56.2327 4311.27 1673.8 6128.34 6128.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1440 0.000512 4096 450 6040 31320 6.60685 821.626 217.518 1045.8 1045.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 0.001024 512 205 210 14880 0.598272 0.362688 2.23021 23.976 27.2671 27.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 0.001024 1024 170 390 15960 0.695936 6.75818 26.2348 33.7317 33.7865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.000128 1024 430 2510 124800 13.3353 6.98803 466.929 208.857 696.271 696.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 3.2e-05 2048 230 940 587520 85.5642 56.0454 1543.39 1673.79 3358.93 3359.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 0.001024 512 140 740 16320 0.405824 0.383872 7.41443 25.492 33.7678 33.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1920 0.000256 1024 280 2410 72704 2.91213 3.52666 211.617 104.694 322.83 322.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1360 3.2e-05 4096 160 4180 577536 157.781 121.61 12675.1 3622.59 16577.4 16577.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 6.4e-05 2048 80 2370 303872 23.1292 28.2729 1593.53 838.21 2483.22 2483.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 3.2e-05 2048 310 2660 575488 86.5616 56.1013 4169.25 1675.5 5987.54 5987.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1440 0.000512 4096 450 6040 31232 6.60221 791.869 219.027 1017.54 1017.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 950 0.001024 512 205 210 14336 0.592352 0.3584 2.06499 23.716 26.8302 26.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 0.001024 1024 170 390 16000 0.700416 6.5407 26.3007 33.5814 33.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.000128 1024 430 2510 124928 13.3212 6.83213 452.426 209.036 681.776 681.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 3.2e-05 2048 230 940 587776 85.1188 56.0312 1494.14 1675.51 3310.94 3311.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 0.001024 512 140 740 16128 0.405504 0.385024 7.06477 25.4982 33.4264 33.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1920 0.000256 1024 280 2410 72192 2.89933 3.52051 211.9 104.417 322.817 322.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1360 3.2e-05 4096 160 4180 576768 158.153 121.702 12771 3636.71 16687.8 16688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 6.4e-05 2048 80 2370 303744 23.1368 28.317 1604.94 837.96 2494.43 2494.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 3.2e-05 2048 310 2660 574464 86.4839 55.9618 4195.51 1672.78 6010.88 6011.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1440 0.000512 4096 450 6040 31104 6.58573 800.023 217.559 1024.21 1024.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 950 0.001024 512 205 210 14592 0.600064 0.364544 2.16918 24.03 27.2676 27.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 0.001024 1024 170 390 15936 0.70192 6.5783 26.2986 33.6214 33.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.000128 1024 430 2510 122880 13.1769 6.8031 449.654 206.357 676.151 676.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 3.2e-05 2048 230 940 586752 85.1808 55.9186 1501.41 1672.79 3315.43 3315.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 0.001024 512 140 740 16128 0.404352 0.387424 7.13466 25.5391 33.5374 33.6127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1920 0.000256 1024 280 2410 72400 2.91498 3.53597 226.844 104.48 337.859 337.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1360 3.2e-05 4096 160 4180 577600 158.36 121.949 13632.9 3625.18 17538.6 17538.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 6.4e-05 2048 80 2370 303600 23.1954 28.3628 1722.81 837.317 2611.77 2611.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 3.2e-05 2048 310 2660 574400 86.8145 56.068 4499.76 1673.98 6316.76 6316.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1440 0.000512 4096 450 6040 31200 6.61094 855.004 216.893 1078.55 1078.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 950 0.001024 512 205 210 14400 0.604544 0.366144 2.28106 23.9887 27.3398 27.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 0.001024 1024 170 390 15800 0.700864 7.04013 26.1263 33.912 33.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.000128 1024 430 2510 121600 13.3213 6.81578 476.168 206.393 702.864 703.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 3.2e-05 2048 230 940 587200 85.4252 56.1111 1600.48 1674.14 3416.29 3416.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 0.001024 512 140 740 16000 0.405504 0.38736 7.75626 25.4428 34.0641 34.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1920 0.000256 1024 280 2410 72704 2.90941 3.5287 261.58 104.863 372.963 373.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1360 3.2e-05 4096 160 4180 577536 157.702 121.656 15875.2 3605.95 19760.8 19761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 6.4e-05 2048 80 2370 303104 23.1133 28.2794 1987.52 836.975 2875.96 2876.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 3.2e-05 2048 310 2660 575488 86.3808 56.1751 5198.76 1675.89 7017.35 7017.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1440 0.000512 4096 450 6040 30976 6.55542 981.039 213.404 1201.05 1201.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 950 0.001024 512 205 210 13312 0.588448 0.348224 2.4663 23.0349 26.5361 26.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 0.001024 1024 170 390 15872 0.698368 8.12646 26.3028 35.1699 35.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.000128 1024 430 2510 122880 13.4886 6.82598 555.546 209.215 785.238 785.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 3.2e-05 2048 230 940 587776 84.871 56.0627 1867.42 1675.88 3684.37 3684.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 0.001024 512 140 740 15872 0.401408 0.381216 8.91328 25.4122 35.1827 35.2608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1920 0.000256 1024 280 2415 73024 2.91437 3.53104 184.488 104.984 295.999 296.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1360 3.2e-05 4096 160 4185 577664 158.081 121.651 11144.4 3622.31 15046.7 15046.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1590 6.4e-05 2048 80 2370 304064 23.142 28.414 1387.37 849.692 2288.69 2288.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1850 3.2e-05 2048 310 2655 576256 86.6472 55.9824 3628.06 1677.19 5448.02 5448.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1440 0.000512 4096 450 6045 31424 6.62736 697.073 218.035 921.78 921.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 950 0.001024 512 205 210 14976 0.601472 0.369184 3.34957 25.009 29.4286 29.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 930 0.001024 1024 170 390 16096 0.70048 10.3301 26.3209 37.3958 37.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 0.000128 1024 430 2505 125952 13.3068 6.83238 395.461 209.757 625.52 625.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1850 3.2e-05 2048 230 945 587520 85.7858 55.9842 2570.24 1677.19 4389.33 4389.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 0.001024 512 140 750 16576 0.406496 0.387776 6.18902 25.6154 32.6729 32.7475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1920 0.000256 1024 280 2415 72960 2.93277 3.55318 186.988 104.933 298.491 298.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1360 3.2e-05 4096 160 4185 577760 158.82 121.942 11232.4 3624.88 15138.3 15138.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 6.4e-05 2048 80 2370 304000 23.2612 28.3429 1403.58 855.911 2311.18 2311.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 3.2e-05 2048 310 2655 576320 87.0623 56.2201 3671.4 1676.41 5491.24 5491.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1440 0.000512 4096 450 6045 31400 6.61347 702.758 216.133 925.553 925.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 950 0.001024 512 205 210 14880 0.600256 0.365504 3.51104 24.7326 29.3112 29.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 930 0.001024 1024 170 390 16080 0.698784 10.9193 26.2947 37.9558 38.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.000128 1024 430 2505 126080 13.3493 6.84608 401.614 209.645 631.617 631.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1850 3.2e-05 2048 230 945 587520 85.9897 56.2462 2759.81 1676.42 4578.61 4578.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 0.001024 512 140 750 16560 0.407552 0.387968 6.3177 25.5984 32.7833 32.8515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1920 0.000256 1024 280 2415 72960 2.91226 3.53245 185.948 104.884 297.358 297.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1360 3.2e-05 4096 160 4185 577536 158.231 121.809 11196 3623.62 15099.9 15100.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 6.4e-05 2048 80 2370 304032 23.173 28.3605 1395.3 838.153 2285.06 2285.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 3.2e-05 2048 310 2655 576000 86.7881 56.1811 3648.44 1675.65 5467.19 5467.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1440 0.000512 4096 450 6045 31392 6.61834 700.73 219.69 927.083 927.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 0.001024 512 205 210 14784 0.601312 0.362496 1.84083 24.8367 27.7411 27.8425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 0.001024 1024 170 390 16080 0.69808 5.64019 26.3048 32.6861 32.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.000128 1024 430 2505 125952 13.2896 6.83789 398.138 209.277 627.706 627.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1850 3.2e-05 2048 230 945 587520 85.5665 56.1441 1611.32 1675.65 3428.82 3428.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 0.001024 512 140 750 16512 0.404416 0.386912 6.28256 25.5675 32.7115 32.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1920 0.000256 1024 280 2415 72912 2.93546 3.53965 189.861 104.927 301.347 301.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1360 3.2e-05 4096 160 4185 577472 158.56 121.905 11392.6 3605.69 15279 15279.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 6.4e-05 2048 80 2370 303968 23.2427 28.3564 1428.4 838.15 2318.22 2318.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 3.2e-05 2048 310 2655 575680 86.9998 56.2852 3735.48 1675.36 5554.26 5554.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1440 0.000512 4096 450 6045 31360 6.61507 713.324 220.071 940.056 940.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 950 0.001024 512 205 210 14784 0.597248 0.362496 1.89728 24.3851 27.3422 27.4432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 0.001024 1024 170 390 16072 0.698368 5.83293 26.3037 32.8785 32.9361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.000128 1024 430 2505 125440 13.3809 6.84851 407.424 209.313 637.126 637.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 3.2e-05 2048 230 945 587328 85.5298 56.279 1357.25 1675.23 3174.42 3174.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 0.001024 512 140 750 16464 0.408288 0.387072 6.46877 25.5629 32.8979 32.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1920 0.000256 1024 280 2415 72832 2.91555 3.52618 187.443 104.876 298.844 298.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1360 3.2e-05 4096 160 4185 577536 158.23 121.779 11573.5 3628.49 15482.2 15482.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 6.4e-05 2048 80 2370 303872 23.1547 28.3116 1455 838.786 2345.33 2345.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 3.2e-05 2048 310 2655 576000 86.6542 56.0174 3784.71 1676.94 5604.46 5604.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1440 0.000512 4096 450 6045 31360 6.6127 693.002 219.307 918.966 919.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 950 0.001024 512 205 210 14848 0.601984 0.366048 1.97517 24.5733 27.6157 27.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 0.001024 1024 170 390 16064 0.702112 5.98915 26.327 33.0602 33.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.000128 1024 430 2505 124928 13.3233 6.8271 396.135 209.149 625.594 625.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 3.2e-05 2048 230 945 587264 85.2368 56.1172 1389.41 1676.94 3207.83 3207.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 0.001024 512 140 750 16512 0.406848 0.388864 6.51837 25.639 33.0245 33.0997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1920 0.000256 1024 280 2415 72864 2.92816 3.54534 218.647 104.931 330.135 330.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1360 3.2e-05 4096 160 4185 577440 158.305 121.835 13138 3605.31 17023.7 17023.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 6.4e-05 2048 80 2370 303984 23.2161 28.3385 1653.83 838.126 2543.59 2543.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 3.2e-05 2048 310 2655 575424 86.8122 56.1418 4317.77 1674.94 6135.79 6135.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1440 0.000512 4096 450 6045 31392 6.62262 825.235 218.358 1050.26 1050.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 950 0.001024 512 205 210 14688 0.600928 0.36528 2.17277 24.0865 27.3239 27.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 0.001024 1024 170 390 16056 0.69984 6.84208 26.3028 33.8857 33.9419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.000128 1024 430 2505 125568 13.2908 6.84189 471.978 208.825 701.093 701.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 3.2e-05 2048 230 945 586944 85.44 56.1074 1554.34 1674.93 3370.95 3371.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 0.001024 512 140 750 16560 0.40848 0.38912 7.5401 25.6224 34.0304 34.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1920 0.000256 1024 280 2415 72800 2.91942 3.5287 213.946 104.735 325.212 325.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1360 3.2e-05 4096 160 4185 577280 157.931 121.743 12795.4 3623.43 16698.7 16698.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 6.4e-05 2048 80 2370 303840 23.1465 28.4132 1612.03 837.832 2501.49 2501.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 3.2e-05 2048 310 2655 576000 86.5507 56.0688 4216.53 1675.07 6034.35 6034.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1440 0.000512 4096 450 6045 31360 6.62202 801.891 218.219 1026.78 1026.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 0.001024 512 205 210 14720 0.597952 0.36032 2.15933 22.828 26.0476 26.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 0.001024 1024 170 390 16000 0.694272 6.63347 26.2329 33.602 33.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.000128 1024 430 2505 125440 13.3645 6.84045 459.781 209.622 689.768 689.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 3.2e-05 2048 230 945 586880 85.1128 56.0696 1514.24 1675.18 3330.73 3330.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 0.001024 512 140 750 16480 0.40592 0.386752 7.2929 25.568 33.725 33.7976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1920 0.000256 1024 280 2415 72768 2.90611 3.5328 226.84 104.818 338.18 338.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1360 3.2e-05 4096 160 4185 577536 157.702 121.679 13611.3 3624.2 17515.1 17515.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 6.4e-05 2048 80 2370 303936 23.1037 28.3218 1715.61 838.084 2605.2 2605.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 3.2e-05 2048 310 2655 575232 86.3416 56.0189 4480.29 1674.82 6297.61 6297.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1440 0.000512 4096 450 6045 31296 6.61405 851.72 217.379 1075.76 1075.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 950 0.001024 512 205 210 14592 0.596448 0.360832 2.30115 23.8684 27.2271 27.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 0.001024 1024 170 390 16032 0.697184 7.10714 26.2993 34.1484 34.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.000128 1024 430 2505 124416 13.2508 6.82432 485.806 208.313 714.35 714.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 3.2e-05 2048 230 945 586752 84.9406 55.96 1614.74 1675.04 3430.82 3430.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 0.001024 512 140 750 16512 0.40624 0.385824 7.88397 25.6036 34.3521 34.4233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1920 0.000256 1024 280 2415 72800 2.92934 3.54384 226.418 104.892 337.865 337.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1360 3.2e-05 4096 160 4185 577600 158.892 122.039 13524.5 3624.01 17429.7 17429.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 6.4e-05 2048 80 2370 304000 23.2537 28.4783 1700.99 838.149 2590.95 2591.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 3.2e-05 2048 310 2655 576000 86.7664 56.1689 4456.16 1675.94 6275.18 6275.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1440 0.000512 4096 450 6045 31300 6.61504 847.795 214.85 1069.31 1069.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 0.001024 512 205 210 14400 0.60096 0.363136 2.27907 23.8653 27.2074 27.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 0.001024 1024 170 390 16000 0.70032 7.07584 26.2619 34.0806 34.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.000128 1024 430 2505 124800 13.3138 6.86726 484.668 208.408 713.419 713.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 3.2e-05 2048 230 945 587200 85.3488 56.1889 1606.79 1675.95 3424.42 3424.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 0.001024 512 140 750 16400 0.408192 0.391168 7.78458 25.6102 34.2675 34.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1920 0.000256 1024 280 2415 72800 2.9143 3.53485 227.705 104.843 339.08 339.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1360 3.2e-05 4096 160 4185 577024 157.851 121.799 13633.1 3607.57 17520.6 17520.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 6.4e-05 2048 80 2370 303744 23.1342 28.4017 1718.88 837.866 2608.37 2608.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 3.2e-05 2048 310 2655 575232 86.518 56.1295 4489.42 1675.23 6307.44 6307.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1440 0.000512 4096 450 6045 31248 6.60349 852.695 218.741 1078.09 1078.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 950 0.001024 512 205 210 14784 0.598656 0.362624 2.29008 23.8415 27.1919 27.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 0.001024 1024 170 390 16016 0.698176 7.10422 26.3018 34.146 34.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.000128 1024 430 2505 125440 13.3139 6.83469 490.094 209.368 719.77 719.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 3.2e-05 2048 230 945 586880 85.0907 56.0804 1617.56 1675.16 3434.02 3434.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 0.001024 512 140 750 16352 0.405344 0.385024 7.7209 25.5288 34.1134 34.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1920 0.000256 1024 280 2415 72720 2.92922 3.54304 226.572 104.991 338.118 338.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1360 3.2e-05 4096 160 4185 576960 158.465 121.899 13471.5 3626.88 17379 17379.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 6.4e-05 2048 80 2370 303840 23.1953 28.375 1691.31 838.43 2581.38 2581.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 3.2e-05 2048 310 2655 575040 86.7324 56.1048 4423.5 1675.02 6241.5 6241.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1440 0.000512 4096 450 6045 31320 6.61914 846.316 216.987 1069.97 1070.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 0.001024 512 205 210 14400 0.604 0.362496 2.23642 23.9432 27.2456 27.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 0.001024 1024 170 390 15960 0.696128 6.98211 26.2551 33.9744 34.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.000128 1024 430 2505 124800 13.3269 6.84054 480.182 209.013 709.516 709.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 3.2e-05 2048 230 945 586560 85.3811 56.2415 1593.04 1675.02 3409.81 3409.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 0.001024 512 140 750 16320 0.403744 0.385024 7.60605 25.5023 33.9671 34.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1920 0.000256 1024 280 2415 72704 2.90925 3.52688 215.349 104.832 326.699 326.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1360 3.2e-05 4096 160 4185 577024 157.814 121.71 12923 3625.78 16828.6 16828.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 6.4e-05 2048 80 2370 303872 23.1363 28.6869 1620.47 838.124 2510.49 2510.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 3.2e-05 2048 310 2655 575488 86.4829 56.0701 4238.45 1675.54 6056.69 6056.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1440 0.000512 4096 450 6045 31232 6.61046 807.174 215.577 1029.4 1029.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 950 0.001024 512 205 210 14336 0.594112 0.354944 2.15226 23.7346 26.9352 27.0332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 0.001024 1024 170 390 16000 0.698464 6.71539 26.3005 33.757 33.8123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.000128 1024 430 2505 124928 13.3093 6.82742 460.322 209.042 689.662 689.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 3.2e-05 2048 230 945 586752 85.0278 56.1132 1526.37 1675.54 3343.19 3343.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 0.001024 512 140 750 16128 0.403776 0.385056 7.18973 25.4994 33.5494 33.6244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1920 0.000256 1024 280 2415 72192 2.89869 3.52077 244.684 104.511 355.694 355.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1360 3.2e-05 4096 160 4185 576768 157.615 121.726 14878 3627.58 18785.2 18785.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 6.4e-05 2048 80 2370 303744 23.1115 28.2886 1873.54 838.45 2763.47 2763.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 3.2e-05 2048 310 2655 574464 86.4162 56.0025 4894.19 1674.19 6710.93 6711.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1440 0.000512 4096 450 6045 31104 6.59456 929.136 217.872 1153.65 1153.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 950 0.001024 512 205 210 14592 0.59904 0.362496 2.57411 22.6729 26.3093 26.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 0.001024 1024 170 390 15936 0.700448 7.75987 26.3248 34.8273 34.8848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.000128 1024 430 2505 122880 13.1766 6.93325 526.362 206.532 753.164 753.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 3.2e-05 2048 230 945 585216 85.0401 55.9509 1763.19 1674.19 3578.51 3578.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 0.001024 512 140 750 16128 0.405504 0.386944 8.584 25.5491 35 35.0715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1920 0.000256 1024 280 2415 72400 2.90883 3.52845 248.609 104.489 359.618 359.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1360 3.2e-05 4096 160 4185 577600 158.249 121.936 15118.1 3606.56 19005.1 19005.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 6.4e-05 2048 80 2370 303600 23.1793 28.3315 1894.41 837.329 2783.33 2783.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 3.2e-05 2048 310 2655 574400 86.728 56.0525 4935.81 1674 6752.74 6752.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1440 0.000512 4096 450 6045 31200 6.6224 945.84 215.386 1167.89 1167.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 950 0.001024 512 205 210 14400 0.602432 0.362272 2.56803 23.6824 27.3149 27.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 0.001024 1024 170 390 15800 0.692672 7.80189 26.1262 34.662 34.7197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.000128 1024 430 2505 121600 13.3179 6.8137 523.315 206.391 749.999 750.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 3.2e-05 2048 230 945 585600 85.2774 56.1071 1767.03 1674.01 3582.56 3582.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 0.001024 512 140 750 16000 0.407168 0.385088 8.8008 25.5444 35.2117 35.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1920 0.000256 1024 280 2415 72704 2.90621 3.52854 229.042 104.962 340.52 340.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1360 3.2e-05 4096 160 4185 576512 157.919 121.886 13741.7 3615.02 17636.7 17636.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 6.4e-05 2048 80 2370 303104 23.1155 28.4 1722.56 837.995 2612.15 2612.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 3.2e-05 2048 310 2655 575488 86.4211 56.0351 4509.06 1677.49 6329.14 6329.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1440 0.000512 4096 450 6045 30976 6.55872 853.34 213.682 1073.62 1073.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 950 0.001024 512 205 210 13312 0.589824 0.350208 2.2103 23.2273 26.4751 26.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 0.001024 1024 170 390 15872 0.69664 7.09427 26.3243 34.1577 34.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.000128 1024 430 2505 122880 13.503 6.82915 482.571 209.415 712.474 712.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 3.2e-05 2048 230 945 585728 84.9997 56.1047 1622.26 1677.49 3440.99 3441.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 0.001024 512 140 750 15872 0.403712 0.381056 7.74038 25.4171 34.0119 34.0836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1920 0.000256 1024 280 2420 73024 2.91226 3.53565 177.905 104.892 289.326 289.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1360 3.2e-05 4096 160 4180 577792 157.719 121.622 10453.9 3604.25 14337.7 14337.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1590 6.4e-05 2048 80 2380 304000 23.1268 28.3103 1318.61 837.943 2208.07 2208.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1850 3.2e-05 2048 310 2660 576512 86.6315 56.085 3435.26 1675.74 5253.86 5253.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1440 0.000512 4096 450 6040 31424 6.62323 655.131 218.415 880.212 880.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 950 0.001024 512 205 220 14976 0.600544 0.367584 3.3305 24.6396 29.0384 29.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 930 0.001024 1024 170 400 16000 0.69632 10.146 26.2829 37.1702 37.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 0.000128 1024 430 2520 125952 13.3052 6.82803 377.078 209.701 607.073 607.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1850 3.2e-05 2048 230 940 588800 85.5766 56.1468 2573.5 1675.69 4391.04 4391.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 0.001024 512 140 740 16576 0.40672 0.390656 5.82518 25.6051 32.2976 32.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1920 0.000256 1024 280 2420 73040 2.93056 3.5465 196.131 104.918 307.607 307.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1360 3.2e-05 4096 160 4180 577920 158.4 121.87 11762.6 3605.08 15648.2 15648.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 6.4e-05 2048 80 2380 303920 23.2569 28.3656 1487.02 838.165 2376.89 2376.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 3.2e-05 2048 310 2660 576640 86.8327 56.3295 3870.14 1676.17 5689.6 5689.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1440 0.000512 4096 450 6040 31400 6.6169 736.856 218.42 961.937 961.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 0.001024 512 205 220 14880 0.597888 0.364864 3.88221 24.4572 29.4022 29.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 930 0.001024 1024 170 400 16000 0.698272 11.3189 26.2988 38.3608 38.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.000128 1024 430 2520 126080 13.3478 6.83981 425.097 209.612 655.058 655.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1850 3.2e-05 2048 230 940 588800 85.63 56.1357 1697.57 1676.17 3515.65 3515.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 0.001024 512 140 740 16560 0.407584 0.385376 6.64195 25.597 33.1043 33.1751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1920 0.000256 1024 280 2420 72960 2.92045 3.53565 184.408 104.878 295.829 295.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1360 3.2e-05 4096 160 4180 577728 158.004 121.738 10932.3 3604.47 14816.8 14817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 6.4e-05 2048 80 2380 303936 23.1571 28.318 1384.02 838.101 2273.67 2273.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 3.2e-05 2048 310 2660 576384 86.6696 56.1239 3598.37 1675.62 5416.92 5417.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1440 0.000512 4096 450 6040 31392 6.61242 685.396 217.848 909.905 909.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 0.001024 512 205 220 14784 0.615424 0.366592 1.95235 24.6305 27.6679 27.7687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 0.001024 1024 170 400 15984 0.70224 5.70182 26.2889 32.7382 32.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.000128 1024 430 2520 125952 13.3056 6.83939 394.694 209.27 624.27 624.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1850 3.2e-05 2048 230 940 588672 85.4393 56.1115 1548.09 1675.61 3365.4 3365.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 0.001024 512 140 740 16512 0.405504 0.389152 6.10019 25.5716 32.5403 32.6164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1920 0.000256 1024 280 2420 73024 2.92864 3.54346 186.571 105.015 298.137 298.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1360 3.2e-05 4096 160 4180 577696 158.345 121.824 11093.1 3624.43 14997.9 14998.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 6.4e-05 2048 80 2380 303856 23.2407 28.4278 1397.55 851.992 2301.28 2301.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 3.2e-05 2048 310 2660 576128 86.8576 56.089 3637.92 1676.58 5457.59 5457.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1440 0.000512 4096 450 6040 31360 6.61139 694.473 218.906 920.036 920.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 950 0.001024 512 205 220 14784 0.59776 0.364512 1.99139 24.37 27.4233 27.5223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 0.001024 1024 170 400 15960 0.696672 5.87539 26.2926 32.907 32.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.000128 1024 430 2520 125440 13.3585 6.84643 398.15 209.484 627.996 628.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 3.2e-05 2048 230 940 588224 85.4633 56.105 1321.97 1676.59 3140.26 3140.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 0.001024 512 140 740 16464 0.40672 0.389088 6.34698 25.5816 32.796 32.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1920 0.000256 1024 280 2420 72832 2.9137 3.5287 179.996 104.782 291.304 291.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1360 3.2e-05 4096 160 4180 577792 157.905 121.681 11165.6 3605.53 15051 15051.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 6.4e-05 2048 80 2380 303872 23.1598 28.3809 1413.61 853.947 2319.18 2319.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 3.2e-05 2048 310 2660 576000 86.5159 56.0101 3660.43 1675.49 5478.59 5478.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1440 0.000512 4096 450 6040 31360 6.61117 667.672 217.609 891.936 891.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 950 0.001024 512 205 220 14848 0.605728 0.366592 2.03552 24.5486 27.6574 27.7606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 0.001024 1024 170 400 15936 0.6968 5.98765 26.248 32.9754 33.0342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.000128 1024 430 2520 124928 13.3199 6.82512 382.998 208.974 612.278 612.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 3.2e-05 2048 230 940 588288 85.2306 55.9561 1340.16 1675.49 3156.98 3157.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 0.001024 512 140 740 16512 0.407552 0.389728 6.26909 25.6226 32.7621 32.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1920 0.000256 1024 280 2420 73008 2.92778 3.54714 229.99 104.918 341.465 341.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1360 3.2e-05 4096 160 4180 577440 158.266 121.879 13689.2 3604.84 17574.4 17574.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 6.4e-05 2048 80 2380 303840 23.205 28.3374 1737.47 837.98 2627.07 2627.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 3.2e-05 2048 310 2660 576000 86.7907 56.1511 4523.61 1674.72 6341.41 6341.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1440 0.000512 4096 450 6040 31392 6.62118 860.055 215.905 1082.63 1082.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 950 0.001024 512 205 220 14688 0.600544 0.36496 2.43891 24.3171 27.8213 27.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 0.001024 1024 170 400 15912 0.69856 7.28912 26.2236 34.2543 34.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.000128 1024 430 2520 125568 13.2856 6.84346 495.456 208.795 724.537 724.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 3.2e-05 2048 230 940 588096 85.3413 56.1106 1621.27 1674.74 3437.59 3437.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 0.001024 512 140 740 16560 0.409536 0.389696 7.85171 25.6215 34.3438 34.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1920 0.000256 1024 280 2420 72576 2.90816 3.52666 166.022 104.64 277.182 277.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1360 3.2e-05 4096 160 4180 577152 157.759 121.711 9509.09 3623.1 13411.9 13412.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 6.4e-05 2048 80 2380 303552 23.1014 28.3151 1208.29 837.938 2097.72 2097.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 3.2e-05 2048 310 2660 576000 86.4324 56.2196 3142.01 1675.15 4959.95 4960.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1440 0.000512 4096 450 6040 31248 6.61504 596.072 217.6 820.331 820.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 950 0.001024 512 205 220 14400 0.594688 0.358496 1.76966 23.6395 26.4643 26.5667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 0.001024 1024 170 400 15840 0.695328 5.14458 26.2266 32.1104 32.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.000128 1024 430 2520 124416 13.1861 6.82304 342.464 207.375 570.011 570.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 3.2e-05 2048 230 940 587520 85.0988 56.0108 1124.14 1675.14 2940.53 2940.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 0.001024 512 140 740 16416 0.409344 0.385344 5.55254 25.5691 31.9873 32.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1920 0.000256 1024 280 2420 72800 2.91226 3.53085 222.599 104.771 333.894 333.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1360 3.2e-05 4096 160 4180 577600 157.859 121.708 13284.9 3622.71 17187.4 17187.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 6.4e-05 2048 80 2380 303840 23.143 28.375 1686.78 837.982 2576.36 2576.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 3.2e-05 2048 310 2660 576000 86.4791 56.0547 4391.01 1675.69 6209.37 6209.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1440 0.000512 4096 450 6040 31360 6.61043 836.034 217.494 1060.18 1060.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 0.001024 512 205 220 14720 0.593728 0.364128 2.35296 23.9288 27.3414 27.4411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 0.001024 1024 170 400 15920 0.698656 7.06947 26.2542 34.0625 34.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.000128 1024 430 2520 125440 13.3552 6.84419 479.599 209.697 709.649 709.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 3.2e-05 2048 230 940 588160 85.1431 56.142 1570.34 1675.63 3387.39 3387.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 0.001024 512 140 740 16480 0.405504 0.387648 7.62211 25.5689 34.0552 34.1335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1920 0.000256 1024 280 2420 72640 2.90576 3.52378 160.302 104.648 271.462 271.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1360 3.2e-05 4096 160 4180 577280 157.807 121.722 9265.53 3641.64 13186.9 13187.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 6.4e-05 2048 80 2380 303680 23.078 28.3639 1175.73 850.241 2077.49 2077.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 3.2e-05 2048 310 2660 576000 86.1961 56.1029 3049.24 1675.61 4867.29 4867.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1440 0.000512 4096 450 6040 31200 6.59987 578.002 215.572 800.221 800.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 950 0.001024 512 205 220 14720 0.599456 0.362496 1.73232 23.6172 26.4087 26.5097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 0.001024 1024 170 400 15840 0.694272 4.99856 26.245 31.9783 32.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.000128 1024 430 2520 122880 13.1563 6.79814 327.767 206.336 554.215 554.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 3.2e-05 2048 230 940 587520 84.866 56.0679 1090.22 1689.32 2920.6 2920.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 0.001024 512 140 740 16320 0.401696 0.388192 5.33277 25.5175 31.714 31.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1920 0.000256 1024 280 2420 72768 2.91293 3.5263 210.077 104.806 321.407 321.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1360 3.2e-05 4096 160 4180 577536 157.668 121.663 12453.3 3641.57 16374.5 16374.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 6.4e-05 2048 80 2380 303936 23.0976 28.3216 1579.4 861.188 2492.08 2492.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 3.2e-05 2048 310 2660 576000 86.2999 55.9657 4115.72 1674.6 5932.72 5932.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1440 0.000512 4096 450 6040 31296 6.60685 781.943 216.928 1005.52 1005.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 950 0.001024 512 205 220 14592 0.597568 0.363584 2.21974 22.7871 26.0644 26.1655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 0.001024 1024 170 400 15936 0.696192 6.61766 26.2953 33.6513 33.7087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.000128 1024 430 2520 124416 13.2544 6.8279 446.008 208.289 674.543 674.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 3.2e-05 2048 230 940 588288 85.0259 56.2198 1472.55 1674.59 3288.53 3288.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 0.001024 512 140 740 16512 0.406784 0.387936 7.05939 25.6102 33.536 33.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1920 0.000256 1024 280 2420 72192 2.90202 3.5209 154.888 104.432 265.825 265.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1360 3.2e-05 4096 160 4180 576768 158.066 121.71 8845.5 3641.81 12767.3 12767.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 6.4e-05 2048 80 2380 303744 23.1256 28.3161 1127.39 837.939 2016.84 2016.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 3.2e-05 2048 310 2660 574464 86.4162 55.9088 2925.27 1672.98 4740.71 4740.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1440 0.000512 4096 450 6040 31104 6.58861 553.576 215.818 776.027 776.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 950 0.001024 512 205 220 14592 0.599424 0.368576 1.68054 23.7168 26.4639 26.5634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 0.001024 1024 170 400 15744 0.692928 4.8241 26.1583 31.7173 31.7743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.000128 1024 430 2520 122880 13.1794 6.79731 314.695 206.386 541.211 541.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 3.2e-05 2048 230 940 586752 85.0947 55.9657 1047.56 1672.96 2861.72 2861.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 0.001024 512 140 740 16128 0.403456 0.38592 5.02019 25.5354 31.4201 31.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1920 0.000256 1024 280 2420 72800 2.9304 3.54714 216.762 104.978 328.295 328.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1360 3.2e-05 4096 160 4180 577600 158.875 122.026 12959 3627.18 16867.3 16867.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 6.4e-05 2048 80 2380 303800 23.2599 28.3636 1642.81 839.021 2533.53 2533.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 3.2e-05 2048 310 2660 576000 86.7305 56.2403 4276.63 1677.28 6097.03 6097.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1440 0.000512 4096 450 6040 31300 6.6048 812.446 218.474 1037.57 1037.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 0.001024 512 205 220 14400 0.601344 0.364512 2.32864 23.747 27.1425 27.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 0.001024 1024 170 400 15900 0.697408 6.89971 26.2686 33.9072 33.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.000128 1024 430 2520 124800 13.3139 6.85034 464.888 208.578 693.788 693.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 3.2e-05 2048 230 940 588000 85.4612 56.1689 1533.17 1677.29 3352.22 3352.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 0.001024 512 140 740 16400 0.408128 0.38912 7.29866 25.6274 33.7952 33.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1920 0.000256 1024 280 2420 72400 2.91126 3.53418 158.644 104.457 269.626 269.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1360 3.2e-05 4096 160 4180 577600 158.294 121.949 9073.27 3624.25 12978 12978.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 6.4e-05 2048 80 2380 303200 23.1743 28.3414 1148.64 837.178 2037.4 2037.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 3.2e-05 2048 310 2660 574400 86.7268 56.1468 2982.68 1673.59 4799.27 4799.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1440 0.000512 4096 450 6040 31200 6.60678 566.058 217.635 790.344 790.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 950 0.001024 512 205 220 14400 0.60416 0.361952 1.70144 23.619 26.3842 26.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 0.001024 1024 170 400 15800 0.694336 4.90291 26.2394 31.8781 31.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.000128 1024 430 2520 121600 13.3114 6.81341 317.938 206.341 544.562 544.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 3.2e-05 2048 230 940 587200 85.2574 56.06 1072.63 1673.58 2887.66 2887.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 0.001024 512 140 740 16000 0.405824 0.387072 5.11834 25.5427 31.5269 31.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1920 0.000256 1024 280 2420 72800 2.91226 3.52979 269.787 104.842 381.154 381.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1360 3.2e-05 4096 160 4180 577472 157.678 121.689 16388.1 3603.33 20271 20271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 6.4e-05 2048 80 2380 303744 23.1264 28.305 2071.83 837.779 2961.12 2961.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 3.2e-05 2048 310 2660 576128 86.3322 56.1339 5385.52 1675.13 7203.26 7203.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1440 0.000512 4096 450 6040 31248 6.59392 1022.6 212.949 1242.19 1242.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 950 0.001024 512 205 220 14784 0.5984 0.360672 2.9521 23.5639 27.5731 27.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 0.001024 1024 170 400 15904 0.696608 8.6952 26.2643 35.6981 35.7555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.000128 1024 430 2520 125440 13.3164 6.83693 590.251 209.357 819.923 820.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 3.2e-05 2048 230 940 587776 85.0248 56.0556 1932.64 1675.13 3748.99 3749.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 0.001024 512 140 740 16352 0.404736 0.385216 9.61757 25.5304 36.0101 36.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1920 0.000256 1024 280 2420 72128 2.90202 3.51846 181.938 104.408 292.847 292.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1360 3.2e-05 4096 160 4180 577024 157.853 121.754 10877.4 3618.78 14776 14776.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 6.4e-05 2048 80 2380 303744 23.0788 28.4017 1374.17 838.317 2264.04 2264.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 3.2e-05 2048 310 2660 575232 86.2167 55.9288 3559.27 1673.28 5374.83 5374.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1440 0.000512 4096 450 6040 31136 6.58842 677.815 215.289 899.736 899.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 950 0.001024 512 205 220 14336 0.5888 0.355648 2.0727 23.4066 26.5245 26.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 930 0.001024 1024 170 400 15680 0.691072 5.75011 26.1171 32.6002 32.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.000128 1024 430 2520 121856 13.3233 6.8137 379.767 207.136 607.197 607.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 3.2e-05 2048 230 940 585984 84.9426 55.9903 1275.28 1673.37 3089.72 3089.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 0.001024 512 140 740 16128 0.405504 0.387936 6.31667 25.605 32.7889 32.8623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1920 0.000256 1024 280 2420 72960 2.92454 3.54304 260.893 104.939 372.387 372.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1360 3.2e-05 4096 160 4180 577440 158.075 121.804 15798.8 3603.65 19682.5 19682.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 6.4e-05 2048 80 2380 303600 23.185 28.3853 1989.3 837.887 2878.84 2878.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 3.2e-05 2048 310 2660 575040 86.6706 56.1227 5163.13 1674.04 6980.12 6980.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1440 0.000512 4096 450 6040 31320 6.60835 988.05 214.289 1208.99 1209.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 0.001024 512 205 220 14400 0.599904 0.362496 2.80429 22.5187 26.383 26.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 0.001024 1024 170 400 15840 0.692224 8.324 26.1917 35.2505 35.3054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.000128 1024 430 2520 124800 13.3263 6.84243 563.238 209.082 792.65 792.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 3.2e-05 2048 230 940 587520 85.3115 56.0957 1854.89 1674.03 3670.46 3670.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 0.001024 512 140 740 16320 0.405696 0.385984 9.30794 25.4919 35.6624 35.7383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1920 0.000256 1024 280 2420 72480 2.9143 3.53075 181.716 104.856 293.096 293.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1360 3.2e-05 4096 160 4180 576960 157.561 121.653 10692.3 3623.74 14595.5 14595.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 6.4e-05 2048 80 2380 303360 23.1098 28.3341 1347.74 838.329 2237.59 2237.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 3.2e-05 2048 310 2660 574080 86.5458 56.1054 3495.06 1675.83 5313.67 5313.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1440 0.000512 4096 450 6040 31200 6.6008 667.365 217.074 891.086 891.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 950 0.001024 512 205 220 14400 0.603584 0.362496 2.02544 23.7087 26.7987 26.9025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 0.001024 1024 170 400 15600 0.690176 5.72176 26.0565 32.51 32.5612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.000128 1024 430 2520 122880 13.1871 6.80512 376.82 206.64 603.609 603.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 3.2e-05 2048 230 940 587520 85.0784 56.0452 1258.02 1675.82 3075.1 3075.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 0.001024 512 140 740 16320 0.4056 0.385024 6.19562 25.5657 32.6235 32.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1920 0.000256 1024 280 2420 72704 2.90445 3.52627 254.967 104.667 366.147 366.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1360 3.2e-05 4096 160 4180 577536 157.544 121.6 15403.8 3633.02 19316.2 19316.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 6.4e-05 2048 80 2380 303872 23.1046 28.3049 1940.05 837.768 2829.3 2829.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 3.2e-05 2048 310 2660 575488 86.3668 55.9784 5025.57 1675.07 6843.13 6843.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1440 0.000512 4096 450 6040 31232 6.60518 959.152 211.867 1177.67 1177.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 950 0.001024 512 205 220 14336 0.593792 0.355808 2.77914 23.3603 27.1898 27.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 0.001024 1024 170 400 15872 0.695424 8.13229 26.237 35.1079 35.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.000128 1024 430 2520 124928 13.3032 6.83568 546.775 208.992 776.071 776.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 3.2e-05 2048 230 940 587776 84.9597 56.109 1806.4 1675.07 3622.68 3622.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 0.001024 512 140 740 16128 0.404352 0.384 8.91094 25.4939 35.2672 35.3421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1920 0.000256 1024 280 2420 72704 2.91062 3.5287 177.325 104.863 288.712 288.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1360 3.2e-05 4096 160 4180 577536 157.618 121.663 10347.3 3624.46 14251.2 14251.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 6.4e-05 2048 80 2380 303104 23.1055 28.332 1300.54 837.062 2189.12 2189.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 3.2e-05 2048 310 2660 575488 86.4038 56.1295 3382.39 1675.99 5201.06 5201.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1440 0.000512 4096 450 6040 30976 6.55718 641.681 213.808 862.095 862.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 950 0.001024 512 205 220 13312 0.59136 0.350208 1.78547 23.0852 25.9109 26.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 0.001024 1024 170 400 15616 0.691104 5.33504 26.0712 32.142 32.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.000128 1024 430 2520 122880 13.4961 6.84237 363.871 209.214 593.588 593.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 3.2e-05 2048 230 940 587776 84.9794 56.0676 1217.89 1675.97 3035.04 3035.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 0.001024 512 140 740 15872 0.401408 0.384704 5.80262 25.4168 32.076 32.1552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1920 0.000256 1024 280 2420 72192 2.89834 3.52618 221.912 104.521 332.937 333.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1360 3.2e-05 4096 160 4180 576768 158.058 121.697 13501.6 3609.75 17391.3 17391.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 6.4e-05 2048 80 2380 303744 23.1067 28.3747 1705.11 838.674 2595.34 2595.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 3.2e-05 2048 310 2660 574464 86.4095 55.9002 4424.06 1674.38 6240.88 6241.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1440 0.000512 4096 450 6040 31104 6.58022 844.333 217.054 1068.01 1068.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 950 0.001024 512 205 220 14592 0.599968 0.364352 2.47661 23.73 27.269 27.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 0.001024 1024 170 400 15744 0.693984 7.19258 26.1801 34.1103 34.1647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.000128 1024 430 2520 122880 13.169 6.80474 474.16 206.556 700.85 700.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 3.2e-05 2048 230 940 586752 85.0644 55.9043 1586.62 1674.38 3402.09 3402.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 0.001024 512 140 740 16128 0.405184 0.385024 7.70499 25.554 34.1196 34.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1920 0.000256 1024 280 2420 72192 2.91322 3.53344 162.331 104.69 273.553 273.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1360 3.2e-05 4096 160 4180 576000 157.702 121.623 9369.19 3623.06 13271.8 13272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 6.4e-05 2048 80 2380 303360 23.0927 28.3049 1189.19 837.426 2078.09 2078.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 3.2e-05 2048 310 2660 574464 86.4712 55.9329 3091.59 1673.46 4907.6 4907.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1440 0.000512 4096 450 6040 30720 6.53418 579.201 210.654 796.435 796.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 950 0.001024 512 205 220 13824 0.587168 0.354304 1.82125 23.221 26.0842 26.1878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 0.001024 1024 170 400 15360 0.688128 4.87062 25.9011 31.502 31.5578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.000128 1024 430 2520 122880 13.195 6.80358 333.437 206.642 560.243 560.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 3.2e-05 2048 230 940 586752 85.0916 56.0599 1107.41 1673.49 2927.78 2927.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 0.001024 512 140 740 15360 0.395264 0.376352 5.09338 25.1616 31.0995 31.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1920 0.000256 1024 280 2420 72400 2.9143 3.5287 232.191 104.573 343.29 343.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1360 3.2e-05 4096 160 4180 577600 158.367 121.93 13814.8 3628.13 17723.4 17723.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 6.4e-05 2048 80 2380 303200 23.1857 28.3619 1758.35 838.164 2648.14 2648.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 3.2e-05 2048 310 2660 574400 86.7891 56.1162 4552.56 1675.47 6371.07 6371.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1440 0.000512 4096 450 6040 31200 6.6033 869.937 213.525 1090.11 1090.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 950 0.001024 512 205 220 14400 0.602784 0.362784 2.53126 23.8081 27.406 27.5077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 0.001024 1024 170 400 15800 0.696032 7.46016 26.2656 34.4633 34.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.000128 1024 430 2520 121600 13.3066 6.81574 487.236 206.566 714.087 714.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 3.2e-05 2048 230 940 587200 85.3403 56.1295 1627.75 1675.48 3444.84 3444.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 0.001024 512 140 740 16000 0.404832 0.387104 7.89782 25.5552 34.3159 34.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1920 0.000256 1024 280 2420 72000 2.91174 3.53069 171.852 104.855 283.233 283.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1360 3.2e-05 4096 160 4180 576000 157.946 121.91 9952.36 3630.69 13863.1 13863.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 6.4e-05 2048 80 2380 303200 23.1268 28.3497 1272.56 838.992 2163.1 2163.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 3.2e-05 2048 310 2660 572800 86.6514 56.1284 3299.84 1676.13 5118.89 5119.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1440 0.000512 4096 450 6040 30800 6.5536 624.193 215.669 846.46 846.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 950 0.001024 512 205 220 12800 0.56656 0.338496 1.95098 22.7305 25.6876 25.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 0.001024 1024 170 400 15600 0.695488 5.31046 26.2699 32.3177 32.3747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.000128 1024 430 2520 121600 13.3099 6.80707 353.347 206.853 580.474 580.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 3.2e-05 2048 230 940 585600 85.0627 56.0341 1164.42 1676.13 2981.78 2981.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 0.001024 512 140 740 15200 0.393376 0.374912 5.26563 25.1621 31.27 31.3429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1920 0.000256 1024 280 2424 73024 2.9143 3.53517 175.241 104.904 286.678 286.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1360 3.2e-05 4096 160 4200 577792 157.561 121.677 10399 3605.65 14284.1 14284.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1590 6.4e-05 2048 80 2376 303936 23.1219 28.2867 1301.35 838.086 2190.93 2191.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1850 3.2e-05 2048 310 2664 576000 86.4941 55.9811 3389.22 1675.98 5207.81 5207.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1440 0.000512 4096 450 6048 31424 6.62358 648.87 217.379 872.919 872.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 950 0.001024 512 205 216 14976 0.602048 0.365472 3.22022 24.4373 28.7237 28.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 930 0.001024 1024 170 384 16128 0.69632 9.55267 26.2776 36.5697 36.6244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 0.000128 1024 430 2520 125440 13.3526 6.86995 370.434 209.598 600.421 600.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1850 3.2e-05 2048 230 960 587264 85.6119 56.1138 2513.4 1675.96 4331.23 4331.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 0.001024 512 140 744 16512 0.407296 0.38928 5.80781 25.602 32.2797 32.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1920 0.000256 1024 280 2424 72960 2.93062 3.54298 184.394 105.001 295.953 296.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1360 3.2e-05 4096 160 4200 577760 158.348 121.971 10957.3 3625.97 14863.8 14864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 6.4e-05 2048 80 2376 303920 23.255 28.3385 1378.43 839.03 2269.13 2269.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 3.2e-05 2048 310 2664 576000 86.9473 56.1541 3585.96 1677.55 5406.75 5406.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1440 0.000512 4096 450 6048 31400 6.63062 684.469 218.44 909.584 909.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 950 0.001024 512 205 216 14880 0.596352 0.364384 3.31648 24.4479 28.8269 28.9198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 930 0.001024 1024 170 384 16120 0.698912 9.7751 26.2947 36.8112 36.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.000128 1024 430 2520 125440 13.3977 6.84851 393.477 209.783 623.666 623.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1850 3.2e-05 2048 230 960 587520 85.7311 56.142 1565 1677.65 3384.66 3384.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 0.001024 512 140 744 16480 0.406496 0.388704 6.1104 25.612 32.589 32.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1920 0.000256 1024 280 2424 72960 2.91546 3.53242 182.679 104.95 294.156 294.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1360 3.2e-05 4096 160 4200 577536 157.817 121.868 10773.1 3607.28 14660.3 14660.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 6.4e-05 2048 80 2376 303840 23.1731 28.3197 1353.14 838.538 2243.25 2243.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 3.2e-05 2048 310 2664 576000 86.5844 56.1134 3525.41 1676.71 5344.96 5345.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1440 0.000512 4096 450 6048 31392 6.62323 674.343 218.304 899.315 899.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 950 0.001024 512 205 216 14784 0.603264 0.366496 1.92429 24.5357 27.5276 27.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 0.001024 1024 170 384 16128 0.698432 5.51936 26.3138 32.5732 32.6283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.000128 1024 430 2520 125184 13.3483 6.8368 386.147 209.41 615.898 616.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 3.2e-05 2048 230 960 587136 85.3181 56.064 1548 1676.71 3366.23 3366.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 0.001024 512 140 744 16416 0.406816 0.3872 6.16838 25.5812 32.6145 32.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1920 0.000256 1024 280 2424 72768 2.90864 3.52666 124.712 104.838 236.071 236.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1360 3.2e-05 4096 160 4200 577536 157.481 121.723 6984.49 3607.02 10870.9 10871.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 6.4e-05 2048 80 2376 303744 23.0864 28.3423 874.803 838.381 1764.69 1764.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 3.2e-05 2048 310 2664 575232 86.3792 56.0835 2281.28 1675.19 4099.08 4099.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1440 0.000512 4096 450 6048 31296 6.61174 433.5 217.313 657.471 657.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 950 0.001024 512 205 216 14592 0.5976 0.36864 3.35978 24.0623 28.4851 28.5799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 930 0.001024 1024 170 384 16032 0.697248 10.2302 26.2353 37.2058 37.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.000128 1024 430 2520 124416 13.2664 6.82509 249.029 208.343 477.622 477.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1850 3.2e-05 2048 230 960 586752 94.7672 55.9417 1205.26 1675.03 3031.14 3031.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 0.001024 512 140 744 16320 0.407232 0.390368 4.03667 25.6041 30.5107 30.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1920 0.000256 1024 280 2424 72912 2.92925 3.54218 207.005 104.917 318.479 318.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1360 3.2e-05 4096 160 4200 577472 158.123 121.912 12505 3605.17 16390.4 16390.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 6.4e-05 2048 80 2376 303856 23.1922 28.3885 1562 859.121 2472.79 2472.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 3.2e-05 2048 310 2664 575680 86.7652 56.2135 4074.46 1675.12 5892.69 5892.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1440 0.000512 4096 450 6048 31360 6.61725 781.162 217.282 1005.11 1005.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 950 0.001024 512 205 216 14784 0.597248 0.362496 2.17293 23.9957 27.2325 27.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 0.001024 1024 170 384 16128 0.698368 6.42496 26.3037 33.469 33.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.000128 1024 430 2520 125440 13.353 6.84109 446.77 209.289 676.413 676.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 3.2e-05 2048 230 960 586880 85.3399 56.1149 1497.96 1675.08 3314.63 3314.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 0.001024 512 140 744 16464 0.404992 0.388864 7.2319 25.5665 33.6648 33.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1920 0.000256 1024 280 2424 72800 2.91226 3.53126 141.121 104.84 252.486 252.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1360 3.2e-05 4096 160 4200 577024 157.748 121.881 7867.33 3624.05 11771.2 11771.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 6.4e-05 2048 80 2376 303744 23.1383 28.3312 989.8 837.784 1879.13 1879.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 3.2e-05 2048 310 2664 575232 86.4608 56.0686 2574.82 1675.15 4392.64 4392.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1440 0.000512 4096 450 6048 31248 6.61094 488.931 213.174 708.76 708.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 950 0.001024 512 205 216 14784 0.599168 0.362368 1.4599 23.6982 26.22 26.3225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 0.001024 1024 170 384 16016 0.695808 4.13075 26.23 31.0981 31.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.000128 1024 430 2520 125440 13.3278 6.83773 283.289 209.363 512.975 513.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1850 3.2e-05 2048 230 960 586880 85.1018 56.0497 1404.69 1675.13 3221.12 3221.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 0.001024 512 140 744 16352 0.403456 0.387072 4.56771 25.5325 30.9595 31.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1920 0.000256 1024 280 2424 72832 2.91104 3.53034 194.026 104.875 305.422 305.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1360 3.2e-05 4096 160 4200 577792 157.547 121.728 12035.7 3627.03 15942.3 15942.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 6.4e-05 2048 80 2376 303744 23.1298 28.3214 1516.68 838.863 2407.07 2407.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 3.2e-05 2048 310 2664 575488 86.5404 56.0491 3931.27 1677.04 5751.04 5751.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1440 0.000512 4096 450 6048 31360 6.61888 716.829 217.919 941.412 941.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 950 0.001024 512 205 216 14848 0.605152 0.366592 2.14016 23.077 26.2877 26.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 0.001024 1024 170 384 16064 0.701632 6.31226 26.2571 33.3147 33.3744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.000128 1024 430 2520 124928 13.3147 6.8239 410.922 209.155 640.377 640.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 3.2e-05 2048 230 960 586752 85.0848 55.9911 1458.49 1677.05 3276.75 3276.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 0.001024 512 140 744 16512 0.407552 0.38912 6.89344 25.6366 33.3987 33.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1920 0.000256 1024 280 2424 72704 2.90406 3.52675 131.001 104.779 242.291 242.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1360 3.2e-05 4096 160 4200 577536 157.509 121.685 7867.2 3625.79 11772.4 11772.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 6.4e-05 2048 80 2376 303616 23.1374 28.3114 993.256 838.694 1883.47 1883.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 3.2e-05 2048 310 2664 575488 86.4005 55.9628 2568.35 1676.92 4387.78 4387.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1440 0.000512 4096 450 6048 31232 6.6191 452.096 213.497 672.258 672.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 950 0.001024 512 205 216 14336 0.595872 0.356352 1.47146 23.5784 26.1015 26.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 0.001024 1024 170 384 16000 0.694272 4.24634 26.25 31.2347 31.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.000128 1024 430 2520 124928 13.3159 7.116 264.702 209.216 494.512 494.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 3.2e-05 2048 230 960 586752 84.902 56.0394 973.929 1676.92 2791.93 2792.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 0.001024 512 140 744 16128 0.404192 0.38304 4.42749 25.5043 30.7939 30.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1920 0.000256 1024 280 2424 72864 2.92518 3.54266 220.763 104.913 332.228 332.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1360 3.2e-05 4096 160 4200 577440 158.078 121.913 13255.6 3623.22 17159 17159.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 6.4e-05 2048 80 2376 303840 23.2012 28.413 1670.76 841.436 2563.89 2563.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 3.2e-05 2048 310 2664 575424 86.7943 56.142 4350.44 1674.68 6168.19 6168.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1440 0.000512 4096 450 6048 31320 6.6089 828.783 216.753 1052.19 1052.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 950 0.001024 512 205 216 14688 0.598976 0.364128 2.24995 23.7828 27.0981 27.1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 0.001024 1024 170 384 16056 0.697376 6.79731 26.2335 33.7698 33.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.000128 1024 430 2520 124416 13.3781 6.84704 472.333 208.79 701.511 701.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 3.2e-05 2048 230 960 586944 85.304 56.1172 1580.53 1674.68 3396.76 3396.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 0.001024 512 140 744 16416 0.4096 0.3872 7.49645 25.6184 33.9837 34.0584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1920 0.000256 1024 280 2424 72576 2.91184 3.52739 160.821 104.725 272.069 272.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1360 3.2e-05 4096 160 4200 577152 157.502 121.781 9274.08 3639.71 13193.3 13193.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 6.4e-05 2048 80 2376 303552 23.1076 28.3367 1166.78 852.124 2070.43 2070.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 3.2e-05 2048 310 2664 574848 86.5609 56.0401 3044.59 1676.51 4863.84 4863.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1440 0.000512 4096 450 6048 31248 6.61296 580.404 214.886 801.948 802.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 950 0.001024 512 205 216 14400 0.596384 0.358656 1.68048 23.6494 26.3876 26.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 0.001024 1024 170 384 15984 0.694368 4.86067 26.2571 31.8549 31.9118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.000128 1024 430 2520 122112 13.3524 6.82189 327.404 207.545 555.283 555.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 3.2e-05 2048 230 960 586368 85.0469 56.0792 1104.75 1676.5 2922.51 2922.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 0.001024 512 140 744 16128 0.405504 0.385024 5.19878 25.5805 31.6427 31.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1920 0.000256 1024 280 2424 72800 2.91574 3.53066 210.565 104.733 321.826 321.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1360 3.2e-05 4096 160 4200 577280 157.793 121.838 12597.1 3626.42 16503.4 16503.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 6.4e-05 2048 80 2376 303840 23.1301 28.3226 1588.42 837.873 2477.82 2477.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 3.2e-05 2048 310 2664 575360 86.5055 56.1198 4138.41 1675.13 5956.3 5956.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1440 0.000512 4096 450 6048 31360 6.61914 788.916 218.411 1013.99 1014.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 950 0.001024 512 205 216 14720 0.595104 0.362592 2.22506 23.8201 27.1043 27.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 0.001024 1024 170 384 16080 0.696928 6.45757 26.2676 33.4657 33.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.000128 1024 430 2520 125440 13.3534 6.84032 453.456 209.611 683.424 683.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 3.2e-05 2048 230 960 586880 85.056 56.0376 1497.48 1675.11 3313.82 3313.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 0.001024 512 140 744 16320 0.405504 0.387136 7.06989 25.5697 33.5035 33.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1920 0.000256 1024 280 2424 72640 2.9049 3.52771 156.589 104.648 267.753 267.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1360 3.2e-05 4096 160 4200 577280 157.338 121.753 8941 3624.71 12845 12845.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 6.4e-05 2048 80 2376 303680 23.081 28.2813 1129.28 838.138 2018.85 2018.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 3.2e-05 2048 310 2664 574720 86.3494 56.1033 2932.98 1675.65 4751.22 4751.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1440 0.000512 4096 450 6048 31200 6.60685 557.005 215.871 779.525 779.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 950 0.001024 512 205 216 14720 0.598016 0.360832 1.68438 23.5932 26.337 26.4411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 0.001024 1024 170 384 16000 0.69472 4.63299 26.2742 31.6455 31.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.000128 1024 430 2520 122880 13.1541 6.9744 316.001 206.341 542.629 542.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 3.2e-05 2048 230 960 586240 84.8424 56.0128 1065.23 1675.62 2881.83 2881.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 0.001024 512 140 744 16000 0.40336 0.38448 5.03613 25.5202 31.4173 31.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1920 0.000256 1024 280 2424 72768 2.90202 3.53206 262.131 104.895 373.545 373.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1360 3.2e-05 4096 160 4200 577536 157.378 121.717 15954.3 3608.16 19841.8 19842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 6.4e-05 2048 80 2376 303744 23.0708 28.2976 2010.78 838.819 2901.04 2901.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 3.2e-05 2048 310 2664 575232 86.2198 56.0933 5226.43 1675.99 7044.87 7045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1440 0.000512 4096 450 6048 31296 6.61114 992.59 213.497 1212.74 1212.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 950 0.001024 512 205 216 14592 0.596288 0.36048 2.82064 23.5586 27.4353 27.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 0.001024 1024 170 384 16032 0.692224 8.23238 26.2492 35.2145 35.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.000128 1024 430 2520 124416 13.2548 6.82525 568.429 208.461 797.132 797.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 3.2e-05 2048 230 960 586752 84.8468 55.9683 1904.51 1675.99 3721.45 3721.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 0.001024 512 140 744 16320 0.407552 0.386784 9.3105 25.6145 35.7897 35.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1920 0.000256 1024 280 2424 72192 2.90893 3.52128 173.889 104.527 284.935 285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1360 3.2e-05 4096 160 4200 576768 157.404 121.729 10384.1 3638.07 14301.6 14301.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 6.4e-05 2048 80 2376 303360 23.1117 28.2952 1307.78 838.527 2197.79 2197.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 3.2e-05 2048 310 2664 574464 86.3764 55.896 3393.69 1674.49 5210.6 5210.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1440 0.000512 4096 450 6048 31104 6.59456 646.478 215.298 868.414 868.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 950 0.001024 512 205 216 14592 0.602944 0.364544 2.01056 23.6084 26.6855 26.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 0.001024 1024 170 384 15936 0.6944 5.36189 26.2508 32.3488 32.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.000128 1024 430 2520 122880 13.1763 6.80141 365.676 206.554 592.37 592.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 3.2e-05 2048 230 960 585216 85.0186 55.9324 1231.66 1674.47 3047.22 3047.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 0.001024 512 140 744 16128 0.405728 0.386688 6.06451 25.5485 32.4781 32.5571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1920 0.000256 1024 280 2424 72800 2.92912 3.54304 260.587 104.989 372.129 372.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1360 3.2e-05 4096 160 4200 577600 158.412 122.083 15795.6 3608.91 19685.3 19685.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 6.4e-05 2048 80 2376 303800 23.2288 28.4058 1980.45 838.932 2871.09 2871.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 3.2e-05 2048 310 2664 576000 86.6939 56.1603 5149.77 1677.49 6970.26 6970.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1440 0.000512 4096 450 6048 31300 6.61914 983.663 213.744 1204.07 1204.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 950 0.001024 512 205 216 14400 0.603392 0.362496 2.80099 23.5943 27.461 27.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 0.001024 1024 170 384 16000 0.694528 8.06502 26.2164 35.0199 35.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.000128 1024 430 2520 124800 13.3101 6.84886 563.411 208.6 792.327 792.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 3.2e-05 2048 230 960 587200 85.2032 56.255 1876.51 1677.73 3695.83 3695.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 0.001024 512 140 744 16400 0.410784 0.38912 9.36653 25.6247 35.8629 35.9404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1920 0.000256 1024 280 2424 72400 2.9143 3.53072 180.707 104.583 291.819 291.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1360 3.2e-05 4096 160 4200 577600 158.163 122.031 10715.3 3610.09 14605.8 14606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 6.4e-05 2048 80 2376 303200 23.1947 28.356 1342.91 838.122 2232.66 2232.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 3.2e-05 2048 310 2664 574400 86.7079 56.058 3490.51 1675.73 5309.15 5309.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1440 0.000512 4096 450 6048 31200 6.61242 666.164 214.944 887.763 887.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 950 0.001024 512 205 216 14400 0.60416 0.36864 2.04154 22.6392 25.7554 25.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 0.001024 1024 170 384 15800 0.693984 5.492 26.0813 32.3086 32.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.000128 1024 430 2520 121600 13.3209 6.82438 372.308 206.586 599.2 599.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 3.2e-05 2048 230 960 585600 85.2975 56.0517 1271.16 1675.86 3088.5 3088.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 0.001024 512 140 744 16000 0.407168 0.387072 5.99936 25.5555 32.4208 32.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1920 0.000256 1024 280 2424 72800 2.91507 3.5369 253.668 105.945 366.146 366.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1360 3.2e-05 4096 160 4200 577024 157.654 121.856 15481 3640.37 19401.1 19401.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 6.4e-05 2048 80 2376 303744 23.1199 28.319 1945.17 845.832 2842.52 2842.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 3.2e-05 2048 310 2664 575232 86.4362 56.0372 5052.06 1691.24 6885.91 6886.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1440 0.000512 4096 450 6048 31248 6.61539 963.873 224.518 1195.05 1195.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 950 0.001024 512 205 216 14784 0.599584 0.362976 2.7281 18.9263 22.7181 22.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 0.001024 1024 170 384 16016 0.69632 7.91786 26.4821 35.1395 35.1936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.000128 1024 430 2520 125440 13.3197 6.83446 553.915 211.365 785.595 785.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 3.2e-05 2048 230 960 586880 84.9481 56.067 1841.86 1691.23 3674.24 3674.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 0.001024 512 140 744 16352 0.405504 0.38544 8.99008 25.6459 35.4985 35.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1920 0.000256 1024 280 2424 72128 2.89462 3.51642 171.443 104.453 282.391 282.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1360 3.2e-05 4096 160 4200 577024 157.252 121.767 10207.8 3609.15 14096.2 14096.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 6.4e-05 2048 80 2376 303744 23.0629 28.3177 1286.74 838.724 2176.92 2177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 3.2e-05 2048 310 2664 573440 86.4334 55.9972 3334.03 1674.27 5150.87 5151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1440 0.000512 4096 450 6048 31136 6.60493 633.74 213.543 853.938 853.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 950 0.001024 512 205 216 14336 0.59344 0.354944 1.8513 23.4485 26.3479 26.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 0.001024 1024 170 384 15904 0.694272 5.24768 26.2465 32.2321 32.2888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.000128 1024 430 2520 121856 13.3244 6.90051 357.725 207.241 585.349 585.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 3.2e-05 2048 230 960 585984 84.9347 56.0558 1216.9 1674.2 3032.23 3032.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 0.001024 512 140 744 16128 0.407552 0.388128 5.79718 25.6142 32.2768 32.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1920 0.000256 1024 280 2424 72720 2.92515 3.5447 246.51 105.014 358.079 358.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1360 3.2e-05 4096 160 4200 576960 158.204 121.953 14961.1 3609.25 18850.7 18850.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 6.4e-05 2048 80 2376 303600 23.1957 28.4399 1888.14 838.562 2778.41 2778.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 3.2e-05 2048 310 2664 575040 86.6501 56.0246 4902.59 1675.38 6720.78 6720.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1440 0.000512 4096 450 6048 31320 6.62426 932.602 216.258 1155.53 1155.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 950 0.001024 512 205 216 14400 0.601408 0.362048 2.57645 22.625 26.2636 26.3639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 0.001024 1024 170 384 15960 0.690656 7.7368 26.1877 34.6568 34.7136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.000128 1024 430 2520 124800 13.3386 6.84646 538.056 209.055 767.451 767.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 3.2e-05 2048 230 960 586560 85.3165 56.0761 1786.87 1675.38 3603.78 3603.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 0.001024 512 140 744 16080 0.403648 0.384832 8.46506 25.5041 34.83 34.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1920 0.000256 1024 280 2424 72480 2.91472 3.52598 167.827 104.843 279.194 279.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1360 3.2e-05 4096 160 4200 576000 157.703 121.914 9633.61 3610.11 13523.6 13523.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 6.4e-05 2048 80 2376 303360 23.1172 28.3873 1215.7 838.255 2105.53 2105.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 3.2e-05 2048 310 2664 574080 86.5748 56.0168 3160.8 1675.51 4979.05 4979.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1440 0.000512 4096 450 6048 31200 6.61946 602.725 215.036 824.427 824.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 950 0.001024 512 205 216 14400 0.607168 0.362496 1.75072 22.8284 25.6544 25.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 0.001024 1024 170 384 15840 0.694272 5.00522 26.1923 31.9354 31.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.000128 1024 430 2520 122880 13.1861 6.80662 343.235 206.618 570.003 570.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 3.2e-05 2048 230 960 585600 85.1097 56.0163 1150.54 1675.52 2967.32 2967.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 0.001024 512 140 744 15840 0.405504 0.388672 5.53952 25.5802 31.9847 32.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1920 0.000256 1024 280 2424 72704 2.90406 3.52582 236.755 104.691 347.959 348.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1360 3.2e-05 4096 160 4200 577536 157.446 121.655 14292.6 3622.97 18194.9 18195.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 6.4e-05 2048 80 2376 303616 23.1038 28.3935 1801.31 838.013 2690.9 2690.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 3.2e-05 2048 310 2664 575488 86.3836 55.9635 4688.58 1675.62 6506.69 6506.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1440 0.000512 4096 450 6048 31232 6.60461 890.226 216.684 1113.56 1113.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 950 0.001024 512 205 216 14336 0.594432 0.357728 2.50352 23.5889 27.1431 27.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 0.001024 1024 170 384 16000 0.694272 7.37328 26.2284 34.3371 34.3961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.000128 1024 430 2520 124928 13.3024 6.83024 513.75 209.045 743.09 743.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 3.2e-05 2048 230 960 586752 84.9432 55.9534 1707.37 1675.56 3523.96 3524.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 0.001024 512 140 744 16128 0.403744 0.3864 8.13334 25.4991 34.494 34.5682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1920 0.000256 1024 280 2424 72704 2.9143 3.5287 167.809 104.841 279.174 279.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1360 3.2e-05 4096 160 4200 577536 157.266 121.731 9737.99 3605.34 13622.5 13622.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 6.4e-05 2048 80 2376 303104 23.1234 28.5727 1216.15 836.79 2104.71 2104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 3.2e-05 2048 310 2664 575488 86.3621 55.9948 3169.15 1675.54 4987.18 4987.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1440 0.000512 4096 450 6048 30976 6.56749 600.328 215.716 822.656 822.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 950 0.001024 512 205 216 13312 0.59088 0.352 1.66621 23.0279 25.7381 25.8389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 0.001024 1024 170 384 15872 0.695904 4.95616 26.226 31.9195 31.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.000128 1024 430 2520 122880 13.5009 6.83453 341.68 209.166 571.339 571.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 3.2e-05 2048 230 960 585728 84.9436 55.989 1152.06 1675.53 2968.65 2968.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 0.001024 512 140 744 15872 0.401696 0.381952 5.48675 25.4102 31.7509 31.8259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1920 0.000256 1024 280 2425 72960 2.91427 3.53651 196.286 104.994 307.812 307.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1360 3.2e-05 4096 160 4200 577792 157.473 121.675 11728.3 3626.46 15634.1 15634.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1590 6.4e-05 2048 80 2375 304064 23.1375 28.3628 1473.2 838.938 2363.71 2363.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1850 3.2e-05 2048 310 2675 576256 86.4849 56.0285 3869.79 1677.38 5689.82 5689.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1440 0.000512 4096 450 6050 31424 6.62118 734.953 219.971 961.589 961.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 950 0.001024 512 205 225 14720 0.600672 0.36432 3.69072 24.4684 29.2251 29.3171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 930 0.001024 1024 170 400 16000 0.698368 11.469 26.3087 38.5205 38.5782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 0.000128 1024 430 2525 125952 13.2935 6.83226 423.48 209.776 653.541 653.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1850 3.2e-05 2048 230 950 586240 85.543 56.0027 2701.24 1677.38 4520.31 4520.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 0.001024 512 140 750 16512 0.407552 0.388128 6.69251 25.6123 33.1717 33.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1920 0.000256 1024 280 2425 72960 2.93069 3.54368 178.514 105.014 290.083 290.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1360 3.2e-05 4096 160 4200 577920 158.309 121.916 10529.6 3626.78 14436.8 14437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 6.4e-05 2048 80 2375 304000 23.2779 28.3372 1322.46 838.999 2213.15 2213.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 3.2e-05 2048 310 2675 576320 86.8918 56.2115 3471.29 1677.72 5292.25 5292.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1440 0.000512 4096 450 6050 31400 6.62224 658.621 219.154 884.439 884.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 950 0.001024 512 205 225 14560 0.60208 0.3648 3.26646 24.6793 29.0136 29.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 0.001024 1024 170 400 16000 0.69824 5.54189 26.3229 32.6058 32.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.000128 1024 430 2525 126080 13.3519 6.84032 380.204 209.806 610.361 610.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1850 3.2e-05 2048 230 950 586240 85.7079 56.2483 1516.89 1677.72 3336.71 3336.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 0.001024 512 140 750 16480 0.407808 0.390688 5.94582 25.6072 32.4219 32.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1920 0.000256 1024 280 2425 72800 2.91274 3.53453 121.027 104.761 232.32 232.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1360 3.2e-05 4096 160 4200 577600 157.746 121.78 6783.24 3603.63 10666.6 10666.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1590 6.4e-05 2048 80 2375 303840 23.1487 28.3117 851.921 837.927 1741.39 1741.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1850 3.2e-05 2048 310 2675 576000 86.597 56.099 2235.91 1675.65 4054.4 4054.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1440 0.000512 4096 450 6050 31360 6.63549 423.371 217.236 647.289 647.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 950 0.001024 512 205 225 14400 0.597856 0.361888 3.20397 24.1032 28.3676 28.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 930 0.001024 1024 170 400 15920 0.696448 9.65869 26.2463 36.6449 36.7043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 0.000128 1024 430 2525 125440 13.3733 6.84368 243.986 209.662 474.032 474.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1850 3.2e-05 2048 230 950 585600 86.0973 56.2021 2348.96 1675.54 4166.94 4167.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 0.001024 512 140 750 16320 0.405856 0.38928 3.87475 25.5713 30.3136 30.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1920 0.000256 1024 280 2425 72864 2.91658 3.53283 189.797 104.898 301.228 301.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1360 3.2e-05 4096 160 4200 577728 157.874 121.78 11221.5 3604.6 15106 15106.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 6.4e-05 2048 80 2375 303936 23.1627 28.4231 1406.56 838.192 2296.42 2296.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 3.2e-05 2048 310 2675 576000 86.6263 56.1935 3694.3 1675.89 5513.14 5513.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1440 0.000512 4096 450 6050 31392 6.62758 702.584 215.901 925.158 925.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 950 0.001024 512 205 225 14592 0.60016 0.36272 2.00774 24.47 27.5404 27.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 0.001024 1024 170 400 15984 0.698368 5.87683 26.2904 32.9084 32.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.000128 1024 430 2525 125184 13.3569 6.84237 402.178 209.309 631.848 631.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 3.2e-05 2048 230 950 585984 85.3191 56.1686 1339.45 1675.89 3156.96 3157.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 0.001024 512 140 750 16416 0.405408 0.388896 6.43354 25.5724 32.8717 32.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1920 0.000256 1024 280 2425 72768 2.91123 3.53075 131.69 104.819 243.031 243.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1360 3.2e-05 4096 160 4200 577536 157.493 121.729 7258.49 3606.39 11144.3 11144.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 6.4e-05 2048 80 2375 303936 23.1015 28.4508 909.124 838.277 1799.04 1799.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 3.2e-05 2048 310 2675 575232 86.4257 55.9828 2389.09 1674.87 4206.52 4206.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1440 0.000512 4096 450 6050 31296 6.61299 451.47 215.943 674.071 674.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 950 0.001024 512 205 225 14208 0.597728 0.360704 3.3609 24.8719 29.2932 29.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 930 0.001024 1024 170 400 15936 0.696256 10.4689 26.2862 37.4944 37.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.000128 1024 430 2525 124416 13.2621 6.82534 259.072 208.31 487.628 487.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1850 3.2e-05 2048 230 950 585216 85.1661 55.9614 1243.94 1674.74 3059.96 3060.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 0.001024 512 140 750 16320 0.405504 0.387456 4.16211 25.606 30.6336 30.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1920 0.000256 1024 280 2425 72912 2.92547 3.54304 200.39 105.942 312.881 312.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1360 3.2e-05 4096 160 4200 577696 158.122 121.831 12011.9 3639.24 15931.3 15931.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 6.4e-05 2048 80 2375 303968 23.1906 28.3575 1511.13 846.221 2408.98 2409.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 3.2e-05 2048 310 2675 575680 86.778 56.1303 3945.95 1691.53 5780.53 5780.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1440 0.000512 4096 450 6050 31360 6.61299 749.974 220.993 977.624 977.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 950 0.001024 512 205 225 14560 0.599296 0.364352 2.14272 22.8581 26.0651 26.1637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 0.001024 1024 170 400 15960 0.696928 6.34266 26.5197 33.6039 33.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.000128 1024 430 2525 125440 13.3564 6.84106 429.863 211.332 661.555 661.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 3.2e-05 2048 230 950 585536 85.3586 56.1111 1433.28 1691.47 3266.35 3266.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 0.001024 512 140 750 16352 0.407552 0.388128 6.99024 25.6871 33.5432 33.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1920 0.000256 1024 280 2425 72800 2.91286 3.53018 134.323 104.926 245.773 245.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1360 3.2e-05 4096 160 4200 577472 157.657 121.747 7567.31 3606.75 11453.7 11453.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 6.4e-05 2048 80 2375 303744 23.1423 28.3564 949.716 838.682 1839.97 1840.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 3.2e-05 2048 310 2675 575232 86.5073 56.2024 2491.77 1676.57 4311.19 4311.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1440 0.000512 4096 450 6050 31248 6.61027 471.034 215.211 692.901 692.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 950 0.001024 512 205 225 14336 0.601504 0.362272 1.41978 23.7975 26.2808 26.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 0.001024 1024 170 400 15904 0.69568 4.15955 26.2878 31.1858 31.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.000128 1024 430 2525 125440 13.3163 6.83043 273.003 209.535 502.841 502.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1850 3.2e-05 2048 230 950 585088 85.2445 56.1278 1364.88 1676.56 3182.95 3183.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 0.001024 512 140 750 16128 0.403776 0.387008 4.42509 25.5385 30.8283 30.9062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1920 0.000256 1024 280 2425 72832 2.91021 3.53283 203.058 104.863 314.445 314.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1360 3.2e-05 4096 160 4200 577792 157.595 121.69 12385.1 3608.27 16272.9 16273.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 6.4e-05 2048 80 2375 303872 23.1295 28.3209 1560.99 838.654 2451.17 2451.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 3.2e-05 2048 310 2675 576000 86.4108 56.226 4088.58 1676.75 5908.11 5908.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1440 0.000512 4096 450 6050 31360 6.6128 754.179 218.347 979.184 979.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 950 0.001024 512 205 225 14592 0.606432 0.364992 2.26218 24.0621 27.3949 27.4973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 0.001024 1024 170 400 15936 0.697344 6.62365 26.2647 33.6295 33.6866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.000128 1024 430 2525 124928 13.2914 6.82656 432.559 209.129 661.962 662.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 3.2e-05 2048 230 950 585728 85.1176 56.1921 1492.94 1676.92 3311.3 3311.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 0.001024 512 140 750 16512 0.4072 0.389792 7.128 25.6353 33.633 33.7105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1920 0.000256 1024 280 2425 72704 2.90989 3.52768 135.931 104.677 247.128 247.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1360 3.2e-05 4096 160 4200 577536 157.472 121.677 8134.72 3606.96 12021 12021.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 6.4e-05 2048 80 2375 303872 23.1342 28.2849 1028.56 837.876 1917.94 1918.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 3.2e-05 2048 310 2675 575488 86.3337 56.023 2678.71 1675.47 4496.67 4496.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1440 0.000512 4096 450 6050 31232 6.61709 473.36 215.835 695.853 695.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 950 0.001024 512 205 225 13824 0.59776 0.357184 1.57328 23.5272 26.1537 26.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 0.001024 1024 170 400 15872 0.69472 4.53837 26.2402 31.5163 31.5725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.000128 1024 430 2525 124928 13.3162 6.83107 275.809 209.008 505.128 505.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 3.2e-05 2048 230 950 585728 84.9859 56.0077 999.571 1675.47 2816.17 2816.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 0.001024 512 140 750 16128 0.40368 0.385024 4.63805 25.496 30.9954 31.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1920 0.000256 1024 280 2425 72864 2.92381 3.54458 221.168 104.933 332.653 332.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1360 3.2e-05 4096 160 4200 577440 158.023 121.912 13257.3 3615.69 17153.1 17153.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 6.4e-05 2048 80 2375 303840 23.2059 28.4611 1667.74 838.083 2557.56 2557.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 3.2e-05 2048 310 2675 575424 86.7449 56.1502 4384.87 1674.96 6202.86 6202.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1440 0.000512 4096 450 6050 31320 6.61299 831.352 216.845 1054.85 1054.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 950 0.001024 512 205 225 14400 0.602784 0.361376 2.33325 23.89 27.2852 27.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 0.001024 1024 170 400 15912 0.692672 6.99462 26.227 33.9575 34.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.000128 1024 430 2525 124416 13.3617 6.84576 474.082 208.823 703.272 703.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 3.2e-05 2048 230 950 585792 85.3772 56.0702 1579.42 1674.94 3395.95 3396.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 0.001024 512 140 750 16416 0.407872 0.390272 7.62346 25.6228 34.1194 34.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1920 0.000256 1024 280 2425 72576 2.90797 3.52973 163.009 104.644 274.17 274.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1360 3.2e-05 4096 160 4200 577152 157.508 121.852 9434.69 3604.43 13318.7 13318.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 6.4e-05 2048 80 2375 303552 23.1159 28.3542 1190.19 837.816 2079.55 2079.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 3.2e-05 2048 310 2675 574848 86.4708 56.0338 3117.16 1675.12 4934.92 4935.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1440 0.000512 4096 450 6050 31248 6.61478 590.078 214.936 811.675 811.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 950 0.001024 512 205 225 13824 0.59792 0.356704 1.68906 23.495 26.239 26.3434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 0.001024 1024 170 400 15840 0.694304 4.98893 26.2252 31.9514 32.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.000128 1024 430 2525 122112 13.3538 6.82013 332.304 207.38 560.017 560.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 3.2e-05 2048 230 950 585216 85.0855 56.1089 1126.57 1675.14 2943.03 2943.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 0.001024 512 140 750 16128 0.40672 0.388512 5.37264 25.5692 31.8084 31.8854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1920 0.000256 1024 280 2425 72800 2.9103 3.53437 215.089 104.856 326.471 326.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1360 3.2e-05 4096 160 4200 577600 157.707 121.74 12831.4 3625.57 16736.6 16736.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 6.4e-05 2048 80 2375 303840 23.1301 28.3429 1616.58 850.121 2518.25 2518.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 3.2e-05 2048 310 2675 576000 86.4694 56.0768 4250.39 1677.01 6070.09 6070.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1440 0.000512 4096 450 6050 31360 6.6265 806.152 216.792 1029.62 1029.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 950 0.001024 512 205 225 14400 0.597824 0.360416 2.2921 23.7718 27.1242 27.2254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 0.001024 1024 170 400 15920 0.694272 6.79322 26.2688 33.8 33.8534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.000128 1024 430 2525 125440 13.3547 6.84832 462.974 209.866 693.202 693.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 3.2e-05 2048 230 950 585600 85.1538 56.0928 1530.06 1677.17 3348.62 3348.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 0.001024 512 140 750 16320 0.407072 0.386784 7.2513 25.5843 33.698 33.7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1920 0.000256 1024 280 2425 72640 2.90458 3.52842 157.396 104.66 268.574 268.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1360 3.2e-05 4096 160 4200 577280 157.323 121.744 8967.25 3625.2 12871.7 12871.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 6.4e-05 2048 80 2375 303680 23.0748 28.3721 1130.29 838.205 2020.02 2020.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 3.2e-05 2048 310 2675 576000 86.2019 55.9825 2965.79 1675.86 4783.97 4784.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1440 0.000512 4096 450 6050 31200 6.60886 558.703 217.021 782.379 782.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 950 0.001024 512 205 225 14080 0.604416 0.362496 1.67728 23.5937 26.3382 26.4458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 0.001024 1024 170 400 15840 0.693952 4.8087 26.2496 31.7973 31.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.000128 1024 430 2525 122880 13.1587 6.80195 317.424 206.365 543.916 544.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 3.2e-05 2048 230 950 584960 85.024 55.9636 1069.2 1675.85 2886.18 2886.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 0.001024 512 140 750 16000 0.40448 0.387072 5.14397 25.5152 31.5237 31.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1920 0.000256 1024 280 2425 72768 2.90835 3.53414 257.591 104.895 369.009 369.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1360 3.2e-05 4096 160 4200 577536 157.388 121.711 15549 3626.51 19454.8 19455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 6.4e-05 2048 80 2375 303936 23.0726 28.3344 1950.86 838.677 2841.02 2841.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 3.2e-05 2048 310 2675 575232 86.293 56.2112 5109.2 1676.03 6927.87 6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1440 0.000512 4096 450 6050 31296 6.61709 969.905 217.166 1193.73 1193.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 950 0.001024 512 205 225 14208 0.598464 0.361984 2.78739 23.6367 27.4825 27.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 0.001024 1024 170 400 15936 0.698304 8.33555 26.3081 35.3847 35.4417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.000128 1024 430 2525 124416 13.2544 6.82438 554.638 208.456 783.329 783.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 3.2e-05 2048 230 950 585216 84.8768 55.9325 1849.18 1675.93 3666.06 3666.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 0.001024 512 140 750 16320 0.406624 0.38848 9.35709 25.6138 35.8373 35.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1920 0.000256 1024 280 2425 72192 2.9001 3.52301 169.508 104.448 280.459 280.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1360 3.2e-05 4096 160 4200 576768 157.383 121.717 10489.7 3607.1 14376.1 14376.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 6.4e-05 2048 80 2375 303744 23.1157 28.3118 1317.49 838.072 2207.07 2207.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 3.2e-05 2048 310 2675 574464 86.4241 55.908 3459.11 1673.2 5274.78 5274.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1440 0.000512 4096 450 6050 31104 6.59187 654.217 217.668 878.521 878.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 950 0.001024 512 205 225 13824 0.6072 0.362496 2.00717 23.7158 26.7932 26.8919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 0.001024 1024 170 400 15744 0.694272 5.6791 26.1635 32.5801 32.6349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.000128 1024 430 2525 122880 13.1746 7.02054 370.82 206.411 597.586 597.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 3.2e-05 2048 230 950 583680 85.214 55.9667 1246.29 1673.2 3060.81 3060.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 0.001024 512 140 750 16128 0.404288 0.385504 6.06029 25.5399 32.4619 32.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1920 0.000256 1024 280 2425 72800 2.93069 3.54374 257.135 104.905 368.599 368.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1360 3.2e-05 4096 160 4200 577600 158.411 122.073 15654.8 3624.5 19560 19560.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 6.4e-05 2048 80 2375 304000 23.2395 28.3838 1954.13 838.263 2844.1 2844.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 3.2e-05 2048 310 2675 576000 86.6751 56.2825 5118.83 1676.34 6938.27 6938.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1440 0.000512 4096 450 6050 31300 6.61661 976.441 216.14 1199.24 1199.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 950 0.001024 512 205 225 14400 0.598816 0.362496 2.87997 22.5404 26.4822 26.5847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 0.001024 1024 170 400 15900 0.692224 8.26358 26.2494 35.2468 35.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.000128 1024 430 2525 124800 13.2998 6.85475 555.038 208.434 783.794 783.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 3.2e-05 2048 230 950 585600 85.4091 56.1809 1852.02 1676.13 3669.88 3670
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 0.001024 512 140 750 16400 0.408032 0.38736 9.464 25.6107 35.9433 36.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1920 0.000256 1024 280 2425 72400 2.91421 3.52762 178.264 104.587 289.377 289.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1360 3.2e-05 4096 160 4200 577600 158.173 122.028 10507.8 3628.5 14416.7 14416.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 6.4e-05 2048 80 2375 303600 23.1845 28.3177 1311.95 838.226 2201.76 2201.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 3.2e-05 2048 310 2675 574400 86.7315 56.1275 3431.27 1675.62 5249.88 5250
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1440 0.000512 4096 450 6050 31200 6.61478 655.018 218.524 880.201 880.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 950 0.001024 512 205 225 14400 0.60576 0.362816 2.06931 23.8578 26.9936 27.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 0.001024 1024 170 400 15800 0.695584 5.6152 26.2705 32.6238 32.6779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.000128 1024 430 2525 121600 13.3159 6.81728 364.074 206.588 590.953 591.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 3.2e-05 2048 230 950 584000 85.478 56.0889 1239.97 1675.62 3057.29 3057.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 0.001024 512 140 750 16000 0.40512 0.38672 6.06778 25.5549 32.4859 32.5639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1920 0.000256 1024 280 2425 72800 2.9153 3.53034 247.415 104.842 358.8 358.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1360 3.2e-05 4096 160 4200 577472 157.658 121.752 15092.4 3603.21 18975.3 18975.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 6.4e-05 2048 80 2375 303744 23.1277 28.32 1898.77 837.779 2788.08 2788.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 3.2e-05 2048 310 2675 575232 86.3816 56.0394 4969.64 1675.14 6787.35 6787.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1440 0.000512 4096 450 6050 31248 6.60976 939.454 213.689 1159.8 1159.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 950 0.001024 512 205 225 14336 0.600256 0.360448 2.65027 23.6029 27.3121 27.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 0.001024 1024 170 400 15904 0.694272 8.05274 26.2648 35.0548 35.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.000128 1024 430 2525 125440 13.3121 6.83395 545.702 209.362 775.375 775.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 3.2e-05 2048 230 950 585088 85.0801 56.1009 1799.82 1675.14 3616.28 3616.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 0.001024 512 140 750 16128 0.405504 0.387072 8.71754 25.5284 35.1105 35.1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1920 0.000256 1024 280 2425 72128 2.89997 3.51862 169.452 104.38 280.333 280.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1360 3.2e-05 4096 160 4200 577024 157.243 121.759 9856.99 3621.81 13758 13758.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 6.4e-05 2048 80 2375 303744 23.076 28.2991 1240.52 851.243 2143.22 2143.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 3.2e-05 2048 310 2675 573440 86.418 55.9697 3241.86 1672.87 5057.25 5057.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1440 0.000512 4096 450 6050 31136 6.61114 611.596 220.113 838.367 838.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 950 0.001024 512 205 225 13440 0.601536 0.356544 1.7144 23.4315 26.2066 26.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 0.001024 1024 170 400 15680 0.694112 5.28499 26.1175 32.1391 32.1956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.000128 1024 430 2525 121856 13.3196 6.81574 346.636 207.093 574.023 574.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 3.2e-05 2048 230 950 584192 84.9977 55.9143 1175.87 1686.34 3003.26 3003.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 0.001024 512 140 750 16128 0.408032 0.38912 5.71027 25.6023 32.183 32.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1920 0.000256 1024 280 2425 72720 2.92352 3.54963 241.028 104.982 352.565 352.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1360 3.2e-05 4096 160 4200 577440 158.077 121.822 14580.4 3605.46 18466 18466.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 6.4e-05 2048 80 2375 303840 23.1853 28.3942 1834.74 838.258 2724.67 2724.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 3.2e-05 2048 310 2675 575040 86.7041 56.0435 4808 1674.8 6625.68 6625.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1440 0.000512 4096 450 6050 31320 6.6287 912.968 217.575 1137.22 1137.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 950 0.001024 512 205 225 14400 0.602112 0.363776 2.62733 23.7896 27.482 27.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 0.001024 1024 170 400 15840 0.696448 7.84218 26.208 34.7884 34.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.000128 1024 430 2525 124800 13.3268 6.90586 522.774 209.075 752.243 752.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 3.2e-05 2048 230 950 584640 85.3053 56.0429 1737.97 1674.8 3554.24 3554.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 0.001024 512 140 750 16080 0.405376 0.387072 8.29747 25.4989 34.6617 34.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1920 0.000256 1024 280 2425 72480 2.91226 3.53053 169.114 104.772 280.407 280.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1360 3.2e-05 4096 160 4200 576960 157.394 121.719 9725.44 3603.24 13608 13608.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 6.4e-05 2048 80 2375 303360 23.1033 28.4108 1221.51 837.587 2110.68 2110.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 3.2e-05 2048 310 2675 574080 86.5219 56.0523 3198.82 1674.39 5015.91 5016.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1440 0.000512 4096 450 6050 31200 6.62701 606.435 216.172 829.279 829.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 950 0.001024 512 205 225 14400 0.603936 0.370624 1.80915 23.6892 26.5756 26.6752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 0.001024 1024 170 400 15600 0.689792 5.21843 26.0324 31.9833 32.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.000128 1024 430 2525 122880 13.1813 6.81165 344.228 206.479 570.855 570.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 3.2e-05 2048 230 950 583680 85.285 56.0026 1156.83 1674.51 2972.76 2972.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 0.001024 512 140 750 15840 0.406912 0.38544 5.58365 25.5736 32.0212 32.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1920 0.000256 1024 280 2425 72704 2.90739 3.52861 234.718 104.775 346.011 346.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1360 3.2e-05 4096 160 4200 577536 157.442 121.693 13973 3625.84 17878.2 17878.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 6.4e-05 2048 80 2375 303872 23.1303 28.3341 1749.52 838.69 2639.75 2639.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 3.2e-05 2048 310 2675 575488 86.4195 56.064 4588.68 1677 6408.29 6408.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1440 0.000512 4096 450 6050 31232 6.6089 872.589 217.566 1096.81 1096.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 950 0.001024 512 205 225 13824 0.599136 0.355904 2.56035 23.5939 27.2093 27.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 0.001024 1024 170 400 15872 0.69872 7.50797 26.2678 34.5164 34.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.000128 1024 430 2525 124928 13.3144 6.83418 499.903 209.215 729.421 729.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 3.2e-05 2048 230 950 585728 85.0728 56.0148 1661.33 1677.01 3479.56 3479.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 0.001024 512 140 750 16128 0.401696 0.387072 8.28803 25.5045 34.6551 34.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1920 0.000256 1024 280 2425 72704 2.91037 3.52762 169.434 104.838 280.794 280.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1360 3.2e-05 4096 160 4200 577536 157.316 121.738 10040.2 3623.69 13943.2 13943.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 6.4e-05 2048 80 2375 303104 23.1195 28.2951 1247.38 836.894 2135.77 2135.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 3.2e-05 2048 310 2675 575488 86.3995 55.9677 3282.4 1687.31 5112.22 5112.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1440 0.000512 4096 450 6050 30976 6.56384 622.631 216.534 845.772 845.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 950 0.001024 512 205 225 13312 0.589824 0.349408 1.7648 23.2489 26.0565 26.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 0.001024 1024 170 400 15616 0.694272 5.28723 26.065 32.0889 32.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.000128 1024 430 2525 122880 13.5088 6.83178 351.068 209.243 580.811 580.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 3.2e-05 2048 230 950 585728 84.9973 56.1541 1185.52 1675.5 3002.31 3002.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 0.001024 512 140 750 15872 0.401408 0.385344 5.65389 25.4082 31.9188 31.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1920 0.000256 1024 280 2432 73024 2.91021 3.53485 174.628 105.001 286.153 286.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1360 3.2e-05 4096 160 4192 577664 157.871 121.652 10228.4 3608.89 14117 14117.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 6.4e-05 2048 80 2368 304000 23.1276 28.289 1287.16 838.864 2177.52 2177.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 3.2e-05 2048 310 2656 575744 86.5802 55.9739 3371.31 1677.52 5191.52 5191.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1440 0.000512 4096 450 6048 31424 6.62054 642.454 217.23 866.352 866.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 950 0.001024 512 205 224 14592 0.602112 0.368512 3.06477 25.6705 29.8064 29.8952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 930 0.001024 1024 170 384 16128 0.700416 9.04861 26.2991 36.0911 36.1463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 0.000128 1024 430 2528 125952 13.2784 6.83213 371.146 209.797 601.209 601.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1850 3.2e-05 2048 230 960 587008 85.7192 56.0171 2301.82 1677.54 4121.22 4121.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 0.001024 512 140 736 16448 0.406592 0.386848 5.6775 25.62 32.1612 32.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1920 0.000256 1024 280 2432 72832 2.91219 3.52666 119.088 104.855 230.467 230.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1360 3.2e-05 4096 160 4192 577536 157.998 121.703 6592.23 3609.28 10481.4 10481.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1590 6.4e-05 2048 80 2368 303872 23.1427 28.3529 825.516 838.556 1715.65 1715.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1850 3.2e-05 2048 310 2656 575488 86.4959 56.0348 2164.65 1676.68 3984 3984.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1440 0.000512 4096 450 6048 31360 6.61322 410.814 215.377 632.85 632.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 950 0.001024 512 205 224 14592 0.604768 0.366496 3.07459 24.1359 28.2803 28.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 930 0.001024 1024 170 384 16064 0.694272 8.95686 26.2514 35.945 36.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 0.000128 1024 430 2528 124928 13.2929 6.83027 237.084 209.113 466.482 466.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1850 3.2e-05 2048 230 960 586752 85.9047 55.9757 2290.16 1676.61 4108.79 4108.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 0.001024 512 140 736 16384 0.407552 0.388928 3.72592 25.6383 30.2324 30.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1920 0.000256 1024 280 2432 72960 2.92858 3.54714 177.007 104.891 288.457 288.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1360 3.2e-05 4096 160 4192 577600 158.653 121.956 10489.2 3624.5 14394.5 14394.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 6.4e-05 2048 80 2368 303920 23.2568 28.3431 1315.83 837.885 2205.4 2205.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 3.2e-05 2048 310 2656 576000 86.9446 56.1539 3445.17 1675.77 5264.18 5264.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1440 0.000512 4096 450 6048 31400 6.62262 654.789 215.454 876.912 876.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 950 0.001024 512 205 224 14560 0.603488 0.36352 3.25302 24.2651 28.5843 28.6799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 0.001024 1024 170 384 16120 0.701632 5.372 26.2656 32.3813 32.4367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.000128 1024 430 2528 125440 13.4067 6.84237 377.852 209.566 607.828 607.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1850 3.2e-05 2048 230 960 586880 85.6245 56.1745 1504.99 1675.77 3322.7 3322.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 0.001024 512 140 736 16400 0.408128 0.387072 5.9529 25.5978 32.4192 32.4926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1920 0.000256 1024 280 2432 72800 2.91005 3.53075 121.179 104.857 232.561 232.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1360 3.2e-05 4096 160 4192 577280 158.005 121.778 6755.55 3608.93 10644.5 10644.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 6.4e-05 2048 80 2368 303840 23.1652 28.3055 846.693 838.664 1736.91 1736.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 3.2e-05 2048 310 2656 575360 86.6377 56.0785 2221.19 1678.74 4042.79 4042.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1440 0.000512 4096 450 6048 31360 6.62269 421.372 217.582 645.62 645.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 950 0.001024 512 205 224 14400 0.596832 0.367296 3.17107 23.9623 28.198 28.2881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 930 0.001024 1024 170 384 16080 0.694912 9.35322 26.3002 36.3916 36.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.000128 1024 430 2528 125440 13.3644 6.84442 244.465 209.863 474.699 474.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1850 3.2e-05 2048 230 960 586240 85.8408 56.0593 2355.5 1677.05 4174.59 4174.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 0.001024 512 140 736 16320 0.405632 0.387232 3.80813 25.5836 30.2586 30.3337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1920 0.000256 1024 280 2432 72960 2.91248 3.53379 193.807 104.985 305.319 305.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1360 3.2e-05 4096 160 4192 577536 157.975 121.762 11351.3 3608.56 15239.9 15240.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 6.4e-05 2048 80 2368 303936 23.1357 28.3209 1425.81 838.802 2316.14 2316.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 3.2e-05 2048 310 2656 575616 86.5464 56.0845 3729.17 1677.24 5549.17 5549.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1440 0.000512 4096 450 6048 31392 6.62506 710.797 216.633 934.103 934.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 950 0.001024 512 205 224 14592 0.601888 0.366592 2.07258 24.0214 27.1594 27.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 0.001024 1024 170 384 16128 0.698368 5.82246 26.3185 32.8801 32.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.000128 1024 430 2528 125184 13.3369 6.83827 407.747 209.472 637.549 637.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 3.2e-05 2048 230 960 586752 85.1345 56.0865 1359.79 1677.24 3178.39 3178.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 0.001024 512 140 736 16320 0.40496 0.387136 6.57242 25.5838 33.0189 33.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1920 0.000256 1024 280 2432 72768 2.9097 3.52851 128.961 104.813 240.292 240.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1360 3.2e-05 4096 160 4192 577536 157.589 121.669 7222.8 3606.14 11108.4 11108.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 6.4e-05 2048 80 2368 303936 23.0886 28.3009 910.81 838.231 1800.5 1800.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 3.2e-05 2048 310 2656 575232 86.3219 56.0128 2380.73 1674.68 4197.87 4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1440 0.000512 4096 450 6048 31296 6.6087 450.132 214.453 671.237 671.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 950 0.001024 512 205 224 14208 0.600768 0.360448 3.49258 23.6914 28.2444 28.3431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 0.001024 1024 170 384 16032 0.694272 3.78851 26.2358 30.7593 30.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.000128 1024 430 2528 124416 13.2583 6.82669 261.922 208.305 490.471 490.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1850 3.2e-05 2048 230 960 585984 85.0444 56.0022 1257.21 1674.68 3073.06 3073.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 0.001024 512 140 736 16320 0.407584 0.389184 4.27958 25.6023 30.7515 30.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1920 0.000256 1024 280 2432 72912 2.93088 3.54509 189.258 105.016 300.836 300.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1360 3.2e-05 4096 160 4192 577472 158.404 121.893 11091.4 3608.71 14980.6 14980.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 6.4e-05 2048 80 2368 303856 23.2073 28.4011 1397.14 838.859 2287.68 2287.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 3.2e-05 2048 310 2656 575232 86.8209 56.1623 3651.62 1676.62 5471.36 5471.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1440 0.000512 4096 450 6048 31360 6.62522 693.242 218.493 918.403 918.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 950 0.001024 512 205 224 14336 0.605184 0.363328 1.9849 23.8941 26.948 27.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 0.001024 1024 170 384 16128 0.700928 5.73699 26.3281 32.81 32.8663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.000128 1024 430 2528 125440 13.3435 6.84509 402.393 209.489 632.228 632.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 3.2e-05 2048 230 960 586432 85.3852 56.1438 1334.35 1676.63 3152.64 3152.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 0.001024 512 140 736 16352 0.405888 0.389952 6.26579 25.5764 32.7125 32.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1920 0.000256 1024 280 2432 72800 2.91248 3.53034 126.331 104.835 237.689 237.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1360 3.2e-05 4096 160 4192 577024 157.823 121.789 7128.31 3606.55 11014.7 11014.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 6.4e-05 2048 80 2368 303744 23.1334 28.3107 895.655 837.937 1785.11 1785.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 3.2e-05 2048 310 2656 575232 86.4741 56.2123 2346.09 1675.11 4164.02 4164.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1440 0.000512 4096 450 6048 31248 6.60976 444.883 216.257 667.793 667.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 950 0.001024 512 205 224 14336 0.601536 0.363904 1.42163 23.7867 26.2735 26.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 0.001024 1024 170 384 16016 0.69632 3.82976 26.228 30.7966 30.8529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.000128 1024 430 2528 125440 13.3068 6.83802 258.481 209.358 488.142 488.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 3.2e-05 2048 230 960 585984 85.0891 56.1057 866.893 1675.11 2683.33 2683.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 0.001024 512 140 736 16128 0.405472 0.387328 4.0441 25.5305 30.4383 30.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1920 0.000256 1024 280 2432 72576 2.92797 3.54275 109.47 104.886 220.906 220.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1360 3.2e-05 4096 160 4192 576576 158.29 121.928 5852.8 3605.48 9738.73 9738.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 6.4e-05 2048 80 2368 303408 23.1932 28.3734 732.341 837.649 1621.63 1621.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 3.2e-05 2048 310 2656 573888 86.7084 56.1108 1916.28 1672.46 3731.7 3731.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1440 0.000512 4096 450 6048 31248 6.61498 364.229 214.968 585.855 585.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 950 0.001024 512 205 224 13440 0.59872 0.35632 3.17398 23.4604 27.692 27.7814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 0.001024 1024 170 384 15960 0.694336 3.15738 26.2238 30.1172 30.1736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.000128 1024 430 2528 123648 13.5103 6.84394 208.577 209.382 438.47 438.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1850 3.2e-05 2048 230 960 584640 85.4748 56.0929 1103.29 1672.46 2917.45 2917.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 0.001024 512 140 736 16128 0.404352 0.386688 3.37718 25.49 29.7327 29.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1920 0.000256 1024 280 2432 72832 2.91018 3.5287 184.691 104.851 296.057 296.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1360 3.2e-05 4096 160 4192 577536 157.956 121.717 11206.5 3627.59 15114 15114.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 6.4e-05 2048 80 2368 303872 23.1465 28.3296 1413.28 838.606 2303.44 2303.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 3.2e-05 2048 310 2656 575488 86.466 55.9828 3682.98 1676.53 5502.09 5502.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1440 0.000512 4096 450 6048 31360 6.61424 673.785 219.32 899.763 899.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 950 0.001024 512 205 224 14592 0.604224 0.366464 2.10125 23.1173 26.2898 26.3902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 0.001024 1024 170 384 16064 0.69744 5.92557 26.2471 32.9112 32.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.000128 1024 430 2528 124928 13.2954 6.83203 392.16 209.103 621.549 621.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 3.2e-05 2048 230 960 586752 85.0686 55.98 1369.15 1676.79 3187.11 3187.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 0.001024 512 140 736 16384 0.407552 0.390016 6.41584 25.6371 32.9241 33.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1920 0.000256 1024 280 2432 72704 2.90275 3.52474 125.03 104.763 236.302 236.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1360 3.2e-05 4096 160 4192 577024 157.715 121.746 7543.52 3610.52 11433.7 11433.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 6.4e-05 2048 80 2368 303872 23.1274 28.2972 946.267 838.762 1836.53 1836.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 3.2e-05 2048 310 2656 575488 86.4197 56.0387 2455.22 1676.66 4274.47 4274.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1440 0.000512 4096 450 6048 31232 6.61094 429.765 216.471 652.892 652.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 950 0.001024 512 205 224 13824 0.598784 0.3584 1.50077 24.742 27.2968 27.4027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 0.001024 1024 170 384 16000 0.695744 4.13306 26.2467 31.1168 31.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.000128 1024 430 2528 124928 13.3178 6.82803 251.469 209.182 480.955 481.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 3.2e-05 2048 230 960 586752 84.9944 56.2822 931.391 1676.73 2749.53 2749.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 0.001024 512 140 736 16128 0.403456 0.386464 4.26608 25.5079 30.6383 30.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1920 0.000256 1024 280 2432 72192 2.90429 3.5208 107.51 104.408 218.423 218.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1360 3.2e-05 4096 160 4192 576768 157.704 121.728 6178.89 3605.75 10064.3 10064.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 6.4e-05 2048 80 2368 303744 23.1035 28.3172 783.704 837.793 1672.99 1673.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 3.2e-05 2048 310 2656 574464 86.3533 55.9941 2032.91 1672.55 3847.95 3848.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1440 0.000512 4096 450 6048 31104 6.59046 356.59 214.316 577.538 577.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 950 0.001024 512 205 224 13824 0.609216 0.362912 1.29638 23.5308 25.8961 25.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 0.001024 1024 170 384 15936 0.695008 3.3729 26.2301 30.3389 30.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.000128 1024 430 2528 122880 13.1682 6.79792 206.716 206.328 433.17 433.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 3.2e-05 2048 230 960 585216 85.2927 56.1029 1087.27 1672.53 2901.33 2901.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 0.001024 512 140 736 16128 0.403456 0.386848 3.62656 25.5366 30.0259 30.1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1920 0.000256 1024 280 2432 72864 2.92659 3.54509 264.197 104.924 375.675 375.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1360 3.2e-05 4096 160 4192 577440 158.289 121.866 15939.5 3623.52 19843.4 19843.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 6.4e-05 2048 80 2368 303840 23.1908 28.3592 2006.76 837.971 2896.36 2896.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 3.2e-05 2048 310 2656 575424 86.6801 56.1254 5247.25 1674.85 7065.04 7065.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1440 0.000512 4096 450 6048 31320 6.61434 994.973 212.971 1214.6 1214.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 950 0.001024 512 205 224 14400 0.605216 0.362976 2.84755 23.5985 27.5104 27.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 0.001024 1024 170 384 16056 0.694688 8.25507 26.2301 35.2231 35.2804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.000128 1024 430 2528 124416 13.3668 6.84442 570.78 208.808 799.958 800.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 3.2e-05 2048 230 960 586368 85.2119 56.1108 1905.76 1675.06 3722.27 3722.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 0.001024 512 140 736 16416 0.409312 0.38912 9.41875 25.6188 35.9083 35.9847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1920 0.000256 1024 280 2432 72576 2.91187 3.52835 174.623 104.725 285.872 285.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1360 3.2e-05 4096 160 4192 577152 157.764 121.705 10346.1 3607.48 14233.2 14233.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 6.4e-05 2048 80 2368 303552 23.1053 28.3386 1293.41 838.488 2183.42 2183.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 3.2e-05 2048 310 2656 574848 86.4959 56.0886 3362.67 1676.58 5181.97 5182.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1440 0.000512 4096 450 6048 31248 6.61094 646.187 215.254 868.096 868.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 950 0.001024 512 205 224 13824 0.601376 0.356064 1.90797 23.4693 26.4324 26.5339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 0.001024 1024 170 384 15984 0.692672 5.26189 26.2568 32.2538 32.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.000128 1024 430 2528 122112 13.3501 6.8225 361.116 207.538 588.982 589.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 3.2e-05 2048 230 960 586368 85.0402 56.1594 1219.31 1676.66 3037.3 3037.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 0.001024 512 140 736 16128 0.407456 0.387104 6.07507 25.5814 32.5219 32.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1920 0.000256 1024 280 2432 72576 2.9209 3.5359 148.104 104.797 259.44 259.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1360 3.2e-05 4096 160 4192 577152 158.24 122.048 8449.44 3611.19 12341.2 12341.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 6.4e-05 2048 80 2368 303264 23.1779 28.3474 1060.52 837.731 1949.85 1949.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 3.2e-05 2048 310 2656 573696 86.778 56.0719 2772.4 1674.82 4590.21 4590.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1440 0.000512 4096 450 6048 31104 6.60032 524.609 215.749 747.001 747.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 950 0.001024 512 205 224 13824 0.603104 0.3584 1.69034 22.4207 25.173 25.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 0.001024 1024 170 384 15768 0.689984 4.30541 26.0515 31.091 31.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.000128 1024 430 2528 124416 13.385 6.84442 305.316 209.141 534.846 534.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 3.2e-05 2048 230 960 585792 85.2865 56.0988 1006.15 1674.83 2822.49 2822.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 0.001024 512 140 736 15984 0.402496 0.38368 5.04534 25.4388 31.343 31.4199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1920 0.000256 1024 280 2432 72800 2.91142 3.52861 246.552 104.857 357.927 358.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1360 3.2e-05 4096 160 4192 577280 157.9 121.823 15000.1 3608.79 18888.9 18889.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 6.4e-05 2048 80 2368 303840 23.1175 28.3218 1875.91 838.648 2766.07 2766.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 3.2e-05 2048 310 2656 575360 86.4044 56.0963 4901.63 1676.99 6721.25 6721.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1440 0.000512 4096 450 6048 31360 6.62534 935.037 215.581 1157.29 1157.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 950 0.001024 512 205 224 14400 0.598016 0.358656 2.66234 23.5883 27.3054 27.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 0.001024 1024 170 384 16080 0.697152 7.7065 26.2963 34.7414 34.7971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.000128 1024 430 2528 125440 13.3493 6.84406 539.461 209.859 769.672 769.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 3.2e-05 2048 230 960 586240 84.9679 56.0986 1776.41 1676.97 3594.58 3594.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 0.001024 512 140 736 16320 0.408992 0.386688 8.9591 25.5822 35.4116 35.4849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1920 0.000256 1024 280 2432 72640 2.91053 3.5255 173.988 104.745 285.252 285.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1360 3.2e-05 4096 160 4192 577280 157.618 121.689 10079.1 3609.52 13968.2 13968.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 6.4e-05 2048 80 2368 303680 23.081 28.3058 1255.29 838.867 2145.61 2145.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 3.2e-05 2048 310 2656 574720 86.3093 56.0927 3276.87 1677.2 5096.6 5096.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1440 0.000512 4096 450 6048 31200 6.60368 627.604 215.192 849.445 849.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 950 0.001024 512 205 224 14080 0.60512 0.362496 1.87936 23.6058 26.5504 26.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 0.001024 1024 170 384 16000 0.697088 5.23469 26.295 32.2702 32.3269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.000128 1024 430 2528 122880 13.1606 6.79946 352.381 206.531 579.028 579.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 3.2e-05 2048 230 960 586240 84.8227 56.0511 1191.4 1677.19 3009.59 3009.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 0.001024 512 140 736 16000 0.40272 0.385024 5.6799 25.5309 32.0704 32.1465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1920 0.000256 1024 280 2432 72480 2.91274 3.53386 145.674 104.747 256.953 257.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1360 3.2e-05 4096 160 4192 576000 157.68 121.907 8496.81 3607.45 12384.1 12384.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 6.4e-05 2048 80 2368 303360 23.0939 28.315 1054.24 837.509 1943.24 1943.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 3.2e-05 2048 310 2656 574080 86.5121 56.0639 2758.45 1674.05 4575.21 4575.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1440 0.000512 4096 450 6048 31200 6.62637 530.409 214.198 751.277 751.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 950 0.001024 512 205 224 14400 0.605312 0.361664 1.76797 24.7342 27.5669 27.6695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 0.001024 1024 170 384 15840 0.692032 4.3561 26.1613 31.252 31.3096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.000128 1024 430 2528 122880 13.2035 6.8055 297.436 206.426 524.031 524.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 3.2e-05 2048 230 960 585600 85.0422 56.0537 999.853 1674.1 2815.19 2815.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 0.001024 512 140 736 15840 0.40752 0.38832 4.80333 25.57 31.2424 31.3202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1920 0.000256 1024 280 2432 72768 2.90816 3.5328 233.251 104.818 344.595 344.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1360 3.2e-05 4096 160 4192 577536 157.546 121.671 14141.7 3623.96 18045.1 18045.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 6.4e-05 2048 80 2368 303936 23.0771 28.34 1781.81 838.087 2671.39 2671.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 3.2e-05 2048 310 2656 575232 86.3381 55.9594 4661.25 1674.76 6478.45 6478.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1440 0.000512 4096 450 6048 31296 6.61126 884.804 215.34 1106.8 1106.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 950 0.001024 512 205 224 14208 0.60368 0.362272 2.60266 23.7362 27.4053 27.5077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 0.001024 1024 170 384 16032 0.694816 7.33894 26.2327 34.31 34.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.000128 1024 430 2528 124416 13.2511 6.81968 509.108 208.313 737.653 737.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 3.2e-05 2048 230 960 585984 84.9019 56.2381 1689.09 1674.93 3505.29 3505.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 0.001024 512 140 736 16320 0.40752 0.38736 8.13536 25.6059 34.6092 34.6873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1920 0.000256 1024 280 2432 72192 2.89894 3.52022 160.169 104.431 271.101 271.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1360 3.2e-05 4096 160 4192 576768 157.68 121.705 9248.25 3625.11 13153 13153.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 6.4e-05 2048 80 2368 303744 23.1245 28.3668 1168.1 837.902 2057.57 2057.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 3.2e-05 2048 310 2656 574464 86.3731 55.9685 3048.65 1672.97 4864.1 4864.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1440 0.000512 4096 450 6048 31104 6.58474 575.185 214.75 796.567 796.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 950 0.001024 512 205 224 13824 0.607616 0.360448 1.7816 23.598 26.4464 26.5503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 0.001024 1024 170 384 15936 0.694272 4.82304 26.231 31.7896 31.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.000128 1024 430 2528 122880 13.19 6.79776 330.323 206.381 556.845 556.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 3.2e-05 2048 230 960 585216 85.053 55.9293 1105.24 1673.08 2919.43 2919.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 0.001024 512 140 736 16128 0.406048 0.388064 5.50016 25.5391 31.9058 31.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1920 0.000256 1024 280 2432 72576 2.91146 3.5287 142.228 104.818 253.567 253.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1360 3.2e-05 4096 160 4192 577152 157.589 121.657 7961.33 3623.27 11864.1 11864.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 6.4e-05 2048 80 2368 303552 23.0687 28.3505 1002.08 838.088 1891.66 1891.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 3.2e-05 2048 310 2656 573696 86.3772 56.0599 2614.89 1675.27 4432.73 4432.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1440 0.000512 4096 450 6048 31104 6.61472 494.324 215.119 716.101 716.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 950 0.001024 512 205 224 12672 0.59744 0.350144 1.45939 22.1119 24.617 24.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 0.001024 1024 170 384 15840 0.690592 4.12672 26.23 31.0888 31.1416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.000128 1024 430 2528 119808 13.1942 6.77283 276.976 204.449 501.549 501.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 3.2e-05 2048 230 960 585216 84.9223 56.0501 952.025 1675.25 2768.38 2768.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 0.001024 512 140 736 15552 0.403328 0.381248 4.36083 25.4729 30.6913 30.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1920 0.000256 1024 280 2432 72800 2.92864 3.5535 234.87 104.986 346.422 346.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1360 3.2e-05 4096 160 4192 577200 158.603 122.087 13915.5 3629.39 17825.8 17826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 6.4e-05 2048 80 2368 303800 23.2418 28.3701 1745.77 838.923 2636.39 2636.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 3.2e-05 2048 310 2656 575200 86.8844 56.2241 4565.64 1677.51 6386.4 6386.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1440 0.000512 4096 450 6048 31300 6.61651 872.458 217.802 1096.92 1096.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 950 0.001024 512 205 224 14400 0.601728 0.363488 2.57302 23.743 27.3826 27.4821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 0.001024 1024 170 384 16000 0.694272 7.27469 26.2148 34.2247 34.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.000128 1024 430 2528 124800 13.3125 6.85258 501.235 208.595 730.155 730.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 3.2e-05 2048 230 960 586400 85.3913 56.1787 1658.46 1677.48 3477.64 3477.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 0.001024 512 140 736 16400 0.4096 0.387328 8.36435 25.6242 34.8569 34.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1920 0.000256 1024 280 2432 72400 2.9184 3.52899 167.392 104.463 278.386 278.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1360 3.2e-05 4096 160 4192 576800 158.331 122.195 9835.4 3628.55 13744.7 13744.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 6.4e-05 2048 80 2368 303200 23.1775 28.4157 1225.19 837.142 2114 2114.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 3.2e-05 2048 310 2656 574400 86.6863 56.0845 3202.31 1673.63 5018.85 5018.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1440 0.000512 4096 450 6048 31200 6.61344 614.62 216.06 837.338 837.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 950 0.001024 512 205 224 14400 0.602752 0.364064 1.94346 23.612 26.6214 26.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 0.001024 1024 170 384 15800 0.693696 4.9073 26.0545 31.6973 31.7517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.000128 1024 430 2528 121600 13.311 6.8175 341.696 206.345 568.33 568.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 3.2e-05 2048 230 960 585600 85.252 56.0693 1162.46 1673.64 2977.55 2977.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 0.001024 512 140 736 16000 0.405504 0.385152 5.58934 25.5482 31.9992 32.0697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1920 0.000256 1024 280 2432 72000 2.92275 3.53024 143.331 104.439 254.305 254.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1360 3.2e-05 4096 160 4192 576000 158.469 122.097 8104.25 3610.68 11995.7 11995.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 6.4e-05 2048 80 2368 303000 23.2243 28.3648 1013.15 838.295 1903.11 1903.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 3.2e-05 2048 310 2656 573600 86.803 56.1506 2646.76 1675.87 4465.73 4465.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1440 0.000512 4096 450 6048 30900 6.55734 499.902 215.219 721.723 721.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 950 0.001024 512 205 224 14400 0.612512 0.362688 1.71498 22.5309 25.3195 25.4249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 0.001024 1024 170 384 15600 0.688064 4.39914 25.9441 31.0761 31.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.000128 1024 430 2528 120000 13.4748 6.82189 280.885 206.702 508.035 508.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 3.2e-05 2048 230 960 585600 85.4685 56.1525 966.665 1675.86 2784.28 2784.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 0.001024 512 140 736 16200 0.40768 0.389088 4.6783 25.6259 31.172 31.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1920 0.000256 1024 280 2432 72800 2.91226 3.53133 226.914 104.919 338.356 338.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1360 3.2e-05 4096 160 4192 577024 157.785 121.816 13685.1 3608.45 17573.4 17573.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 6.4e-05 2048 80 2368 303744 23.1273 28.4124 1722.01 838.574 2612.2 2612.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 3.2e-05 2048 310 2656 575232 86.4926 56.0538 4503.32 1676.39 6322.4 6322.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1440 0.000512 4096 450 6048 31248 6.60653 857.805 217.453 1081.91 1081.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 950 0.001024 512 205 224 14336 0.604704 0.362496 2.50246 22.7446 26.3152 26.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 0.001024 1024 170 384 16016 0.694592 7.12499 26.2481 34.1129 34.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.000128 1024 430 2528 125440 13.3256 6.83555 495.806 209.515 725.636 725.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 3.2e-05 2048 230 960 585984 85.0752 56.0927 1633.77 1676.4 3451.47 3451.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 0.001024 512 140 736 16128 0.406976 0.385024 7.86637 25.5412 34.2701 34.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1920 0.000256 1024 280 2432 72128 2.90205 3.51962 164.389 104.471 275.364 275.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1360 3.2e-05 4096 160 4192 577024 157.54 121.73 9590.06 3628.49 13498.1 13498.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 6.4e-05 2048 80 2368 303744 23.0842 28.3091 1206.56 838.905 2096.94 2097.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 3.2e-05 2048 310 2656 573440 86.4675 55.9998 3150.44 1674.45 4967.5 4967.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1440 0.000512 4096 450 6048 31136 6.60765 600.135 217.281 824.07 824.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 950 0.001024 512 205 224 13440 0.599552 0.358048 1.87574 23.5762 26.5067 26.6138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 0.001024 1024 170 384 15904 0.695424 5.01872 26.2508 32.0052 32.0592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.000128 1024 430 2528 121856 13.3185 6.81194 338.947 207.285 566.524 566.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 3.2e-05 2048 230 960 584192 84.9736 55.9862 1135.59 1674.44 2951.13 2951.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 0.001024 512 140 736 16128 0.406336 0.387072 5.45408 25.6176 31.9394 32.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1920 0.000256 1024 280 2432 71904 2.89997 3.51232 138.083 104.259 248.835 248.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1360 3.2e-05 4096 160 4192 575232 158.029 121.939 7785.93 3626.99 11693.1 11693.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 6.4e-05 2048 80 2368 303072 23.1219 28.3832 979.482 837.303 1868.37 1868.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 3.2e-05 2048 310 2656 572544 86.6203 56.0253 2556.57 1673.66 4373.01 4373.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1440 0.000512 4096 450 6048 30912 6.5807 482.836 213.103 702.564 702.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 950 0.001024 512 205 224 13440 0.604128 0.356416 1.62736 22.3269 25.0143 25.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 930 0.001024 1024 170 384 15792 0.694272 4.21478 26.2344 31.1853 31.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.000128 1024 430 2528 123648 13.5058 6.84739 279.998 209.691 510.201 510.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 3.2e-05 2048 230 960 583296 85.3484 56.0329 929.863 1673.65 2745.03 2745.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 0.001024 512 140 736 15456 0.401408 0.382112 4.29491 25.381 30.5315 30.6078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1920 0.000256 1024 280 2432 72720 2.92454 3.5409 221.836 104.904 333.287 333.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1360 3.2e-05 4096 160 4192 576960 158.346 121.903 13504.5 3624.02 17409 17409.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 6.4e-05 2048 80 2368 303600 23.1982 28.3566 1688.06 837.787 2577.48 2577.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 3.2e-05 2048 310 2656 575040 86.6324 56.0637 4413.21 1673.57 6229.61 6229.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1440 0.000512 4096 450 6048 31320 6.62502 849.496 217.548 1073.71 1073.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 950 0.001024 512 205 224 14400 0.602144 0.363392 2.50016 23.7814 27.3466 27.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 0.001024 1024 170 384 15960 0.698304 6.89501 26.1608 33.796 33.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.000128 1024 430 2528 124800 13.321 6.87741 480.235 208.831 709.426 709.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 3.2e-05 2048 230 960 585600 85.292 56.1639 1598.74 1673.87 3414.19 3414.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 0.001024 512 140 736 16080 0.405824 0.387456 7.71658 25.4929 34.0751 34.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1920 0.000256 1024 280 2432 72480 2.90995 3.52842 164.964 104.729 276.213 276.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1360 3.2e-05 4096 160 4192 576000 157.667 121.912 9486.88 3606.09 13372.8 13373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 6.4e-05 2048 80 2368 303360 23.0999 28.3362 1194.63 837.257 2083.4 2083.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 3.2e-05 2048 310 2656 574080 86.518 56.0005 3120.76 1673.72 4937.14 4937.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1440 0.000512 4096 450 6048 31200 6.61325 591.576 215.21 813.444 813.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 950 0.001024 512 205 224 14400 0.60192 0.360448 1.9656 23.6814 26.712 26.8165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 0.001024 1024 170 384 15840 0.692352 4.92112 26.1551 31.8128 31.8672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.000128 1024 430 2528 122880 13.1802 6.8063 337.972 206.4 564.518 564.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 3.2e-05 2048 230 960 585600 85.0402 56.0679 1135.2 1673.72 2950.16 2950.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 0.001024 512 140 736 15840 0.406912 0.385024 5.35142 25.5701 31.7839 31.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1920 0.000256 1024 280 2432 72000 2.92752 3.54266 140.092 105.002 251.647 251.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1360 3.2e-05 4096 160 4192 576000 157.858 121.808 7967.56 3624.54 11872 11872.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 6.4e-05 2048 80 2368 303120 23.1796 28.3423 995.301 837.869 1884.77 1884.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 3.2e-05 2048 310 2656 573120 86.5211 55.9636 2594.94 1670.68 4408.24 4408.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1440 0.000512 4096 450 6048 30960 6.59046 493.347 215.337 715.319 715.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 950 0.001024 512 205 224 12960 0.60832 0.354304 1.52797 22.3253 24.9155 25.0182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 0.001024 1024 170 384 15480 0.683072 4.08278 25.8653 30.6712 30.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.000128 1024 430 2528 120960 13.691 6.84717 277.369 209.352 507.417 507.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 3.2e-05 2048 230 960 581760 85.3246 56.0304 938.728 1670.67 2750.89 2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 0.001024 512 140 736 15120 0.401216 0.37888 4.38726 25.3436 30.5836 30.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1920 0.000256 1024 280 2432 72704 2.90816 3.5265 223.944 104.78 335.244 335.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1360 3.2e-05 4096 160 4192 577024 157.67 121.746 13377.1 3628.76 17285.5 17285.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 6.4e-05 2048 80 2368 303872 23.1108 28.2786 1685.57 838.767 2575.8 2575.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 3.2e-05 2048 310 2656 575488 86.3695 56.0561 4408.71 1676.93 6228.21 6228.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1440 0.000512 4096 450 6048 31232 6.60685 835.129 214.409 1056.19 1056.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 950 0.001024 512 205 224 13824 0.59984 0.359904 2.452 24.6412 28.1475 28.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 0.001024 1024 170 384 16000 0.697312 7.04307 26.2533 34.0383 34.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.000128 1024 430 2528 124928 13.3096 6.83395 484.014 209.216 713.534 713.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 3.2e-05 2048 230 960 586752 84.9264 56.0654 1601.56 1676.94 3419.62 3419.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 0.001024 512 140 736 16128 0.403456 0.385024 7.46278 25.5092 33.8324 33.9053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1920 0.000256 1024 280 2432 72704 2.90688 3.52832 160.768 104.96 272.244 272.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1360 3.2e-05 4096 160 4192 576512 157.93 121.888 9092.25 3633.39 13005.7 13005.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 6.4e-05 2048 80 2368 303104 23.11 28.2763 1142.29 837.952 2031.71 2031.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 3.2e-05 2048 310 2656 575488 86.3245 55.9708 2995.68 1677.48 4815.6 4815.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1440 0.000512 4096 450 6048 30976 6.56032 563.099 216.971 786.674 786.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 950 0.001024 512 205 224 13312 0.589472 0.348704 1.84381 23.1034 25.9828 26.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 930 0.001024 1024 170 384 15872 0.693088 4.57523 26.2532 31.5645 31.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.000128 1024 430 2528 122880 13.4918 6.82835 324.512 209.416 554.406 554.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 3.2e-05 2048 230 960 585728 85.0367 56.0402 1088.3 1677.57 2907.08 2907.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 0.001024 512 140 736 15872 0.403296 0.382976 5.12006 25.4227 31.3994 31.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1920 0.000256 1024 280 2432 72192 2.91021 3.52768 142.998 104.755 254.274 254.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1360 3.2e-05 4096 160 4192 576000 157.739 121.694 8318.37 3625.18 12223.2 12223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 6.4e-05 2048 80 2368 303360 23.0996 28.4287 1037.91 837.835 1927.35 1927.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 3.2e-05 2048 310 2656 574464 86.4046 55.9591 2712.11 1674.5 4529.11 4529.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1440 0.000512 4096 450 6048 30720 6.54224 511.607 211.419 729.613 729.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 950 0.001024 512 205 224 12288 0.603904 0.354176 1.61872 23.08 25.757 25.8576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 0.001024 1024 170 384 15744 0.69248 4.4073 26.2459 31.3873 31.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.000128 1024 430 2528 122880 13.203 6.82301 291.433 206.764 518.387 518.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 3.2e-05 2048 230 960 583680 85.179 55.9753 983.166 1674.5 2798.95 2799.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 0.001024 512 140 736 15360 0.395264 0.374784 4.50093 25.1698 30.5111 30.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1920 0.000256 1024 280 2440 72896 2.91706 3.5345 179.649 104.903 291.086 291.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1360 3.2e-05 4096 160 4200 577408 157.543 121.782 10430.8 3625.46 14335.8 14336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 6.4e-05 2048 80 2400 303936 23.1122 28.3185 1322.91 838.206 2212.63 2212.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 3.2e-05 2048 310 2680 576256 86.4404 56.1889 3442.7 1675.96 5261.43 5261.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1440 0.000512 4096 450 6040 31424 6.61709 650.822 218.942 876.427 876.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 950 0.001024 512 205 240 13824 0.611168 0.364256 3.27811 24.2319 28.5836 28.6802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 930 0.001024 1024 170 400 16000 0.699808 9.6584 26.2878 36.6912 36.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 0.000128 1024 430 2520 125952 13.2875 6.8303 375.546 209.597 605.423 605.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1850 3.2e-05 2048 230 960 587776 85.7484 56.0477 2376.14 1675.95 4194.03 4194.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 0.001024 512 140 760 16384 0.40576 0.387488 6.09869 25.5997 32.5648 32.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1920 0.000256 1024 280 2440 72704 2.91056 3.53094 121.028 104.852 232.405 232.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1360 3.2e-05 4096 160 4200 577280 157.656 121.794 6706.01 3628.94 10614.6 10614.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1590 6.4e-05 2048 80 2400 303744 23.1301 28.3628 850.718 838.639 1740.92 1741.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1850 3.2e-05 2048 310 2680 576000 86.5233 56.066 2219.64 1676.71 4039.07 4039.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1440 0.000512 4096 450 6040 31360 6.60755 416.043 218.264 640.959 641.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 950 0.001024 512 205 240 13824 0.610848 0.36352 3.29523 23.9531 28.3233 28.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 930 0.001024 1024 170 400 15936 0.69248 9.56083 26.2603 36.5581 36.6117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 0.000128 1024 430 2520 124928 13.301 6.8296 239.752 209.105 469.147 469.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1850 3.2e-05 2048 230 960 587264 85.8789 56.1901 2361 1676.69 4179.9 4180.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 0.001024 512 140 760 16384 0.406272 0.388128 3.91622 25.6379 30.4226 30.4947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1920 0.000256 1024 280 2440 72880 2.92864 3.54902 198.524 104.989 310.075 310.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1360 3.2e-05 4096 160 4200 577440 158.271 122.079 11914 3628.59 15823.2 15823.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 6.4e-05 2048 80 2400 303840 23.212 28.373 1511.12 853.684 2416.46 2416.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 3.2e-05 2048 310 2680 576320 86.7106 56.1213 3922.01 1677.33 5742.32 5742.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1440 0.000512 4096 450 6040 31400 6.61059 743.872 219.497 970.027 970.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 950 0.001024 512 205 240 13760 0.610528 0.363968 3.77267 23.8686 28.7144 28.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 0.001024 1024 170 400 16000 0.69648 6.31808 26.317 33.3743 33.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.000128 1024 430 2520 126080 13.3435 6.8456 426.365 209.757 656.464 656.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1850 3.2e-05 2048 230 960 587840 85.3538 56.1709 1709.97 1677.42 3529.05 3529.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 0.001024 512 140 760 16320 0.406112 0.38912 6.93741 25.6056 33.4114 33.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1920 0.000256 1024 280 2440 72640 2.91568 3.52778 133.584 104.73 244.842 244.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1360 3.2e-05 4096 160 4200 576960 157.806 121.914 7513.88 3606.25 11400.1 11400.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 6.4e-05 2048 80 2400 303680 23.1505 28.4111 953.895 837.695 1843.23 1843.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 3.2e-05 2048 310 2680 576000 86.423 56.1521 2484.3 1684.61 4311.64 4311.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1440 0.000512 4096 450 6040 31360 6.61094 468.017 216.415 691.089 691.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 950 0.001024 512 205 240 13440 0.607872 0.359104 3.60176 23.7403 28.4124 28.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 930 0.001024 1024 170 400 15920 0.692992 10.857 26.2437 37.8375 37.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.000128 1024 430 2520 125440 13.3526 6.84003 271.256 209.622 501.237 501.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1850 3.2e-05 2048 230 960 587520 85.5534 56.0908 2615.63 1675.06 4432.47 4432.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 0.001024 512 140 760 16160 0.403456 0.387168 4.39926 25.5677 30.8288 30.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1920 0.000256 1024 280 2440 72720 2.92752 3.54147 114.466 104.929 225.949 226.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1360 3.2e-05 4096 160 4200 576960 158.139 121.975 6125.71 3624.82 10030.9 10031.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 6.4e-05 2048 80 2400 303600 23.1749 28.3476 779.84 838.055 1669.49 1669.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 3.2e-05 2048 310 2680 575040 86.6725 56.2442 2025.17 1674.03 3842.25 3842.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1440 0.000512 4096 450 6040 31320 6.61302 382.209 217.348 606.214 606.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 950 0.001024 512 205 240 13440 0.612128 0.360448 3.63382 23.5628 28.2656 28.3599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 930 0.001024 1024 170 400 15840 0.694528 10.523 26.2839 37.5455 37.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 0.000128 1024 430 2520 124800 13.3247 6.84762 220.88 208.886 450.096 450.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1850 3.2e-05 2048 230 960 586560 85.9083 56.0927 2621.07 1674.03 4437.23 4437.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 0.001024 512 140 760 16080 0.40608 0.388128 3.6703 25.4904 30.0255 30.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1920 0.000256 1024 280 2440 72864 2.91322 3.53219 185.359 104.955 296.842 296.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1360 3.2e-05 4096 160 4200 577344 157.762 121.87 10907.5 3626.88 14814.2 14814.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 6.4e-05 2048 80 2400 303840 23.1586 28.3238 1387.55 838.624 2277.73 2277.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 3.2e-05 2048 310 2680 576000 86.5674 56.2392 3615.65 1676.85 5435.44 5435.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1440 0.000512 4096 450 6040 31392 6.61453 681.046 218.415 906.121 906.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 950 0.001024 512 205 240 13632 0.610592 0.364544 2.10157 24.0532 27.23 27.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 0.001024 1024 170 400 15984 0.69776 5.74925 26.3041 32.7932 32.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.000128 1024 430 2520 125952 13.2782 6.84189 394.588 209.415 624.281 624.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 3.2e-05 2048 230 960 587520 85.2403 56.0802 1312.12 1676.79 3130.36 3130.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 0.001024 512 140 760 16320 0.405152 0.388384 6.28474 25.578 32.7285 32.8047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1920 0.000256 1024 280 2440 72768 2.90579 3.53107 128.885 104.818 240.22 240.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1360 3.2e-05 4096 160 4200 577152 157.521 121.848 7101.56 3607.64 10988.8 10989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 6.4e-05 2048 80 2400 303744 23.0847 28.2819 901.63 838.152 1791.22 1791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 3.2e-05 2048 310 2680 575232 86.3637 55.9996 2346.41 1674.87 4163.79 4163.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1440 0.000512 4096 450 6040 31296 6.60253 442.755 213.275 662.676 662.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 950 0.001024 512 205 240 13440 0.60576 0.362496 1.45878 23.7373 26.2628 26.3659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 0.001024 1024 170 400 15936 0.696416 3.86253 26.288 30.8883 30.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.000128 1024 430 2520 124416 13.2585 6.82374 254.454 208.312 483.003 483.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1850 3.2e-05 2048 230 960 586752 85.1136 55.9522 1188.47 1674.77 3004.45 3004.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 0.001024 512 140 760 16320 0.40608 0.388416 4.20352 25.5989 30.669 30.7456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1920 0.000256 1024 280 2440 72576 2.9079 3.53021 108.534 104.644 219.695 219.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1360 3.2e-05 4096 160 4200 576576 157.7 121.887 5840.58 3607.72 9728.12 9728.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 6.4e-05 2048 80 2400 303552 23.0994 28.3116 743.033 837.996 1632.51 1632.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 3.2e-05 2048 310 2680 574848 86.4615 56.0497 1930.5 1675.13 3748.28 3748.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1440 0.000512 4096 450 6040 31248 6.61312 363.051 217.226 586.936 586.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 950 0.001024 512 205 240 13248 0.60416 0.356704 3.21958 23.4565 27.7382 27.8302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 930 0.001024 1024 170 400 15840 0.69296 9.53715 26.2267 36.4981 36.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.000128 1024 430 2520 124416 13.1745 6.87866 210.091 207.369 437.678 437.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1850 3.2e-05 2048 230 960 586368 85.1554 56.0415 1073.44 1675.15 2889.92 2890.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 0.001024 512 140 760 16128 0.407648 0.38704 3.51821 25.569 29.9533 30.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1920 0.000256 1024 280 2440 72912 2.92454 3.54102 253.77 104.926 365.246 365.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1360 3.2e-05 4096 160 4200 577248 158.016 121.965 15469.7 3625.34 19375.2 19375.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 6.4e-05 2048 80 2400 303856 23.1703 28.3279 1976.49 838.04 2866.1 2866.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 3.2e-05 2048 310 2680 575680 86.671 56.1971 5128.04 1675.23 6946.27 6946.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1440 0.000512 4096 450 6040 31360 6.61709 959.406 216.277 1182.34 1182.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 950 0.001024 512 205 240 13664 0.610016 0.36256 2.87514 23.5686 27.516 27.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 930 0.001024 1024 170 400 15960 0.69488 8.3183 26.2686 35.3249 35.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.000128 1024 430 2520 125440 13.3409 6.84256 565.007 209.316 794.662 794.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 3.2e-05 2048 230 960 587328 85.2151 56.1213 1881.3 1675.22 3698 3698.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 0.001024 512 140 760 16240 0.405504 0.387072 9.48582 25.561 35.9112 35.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1920 0.000256 1024 280 2440 72800 2.91021 3.53069 169.258 104.833 280.611 280.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1360 3.2e-05 4096 160 4200 577024 157.65 121.867 9742.38 3605.42 13627.5 13627.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 6.4e-05 2048 80 2400 303744 23.1134 28.3645 1241.19 837.725 2130.47 2130.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 3.2e-05 2048 310 2680 575232 86.4098 56.0289 3223.65 1675.04 5041.26 5041.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1440 0.000512 4096 450 6040 31248 6.60288 605.069 216.995 828.713 828.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 950 0.001024 512 205 240 13440 0.61168 0.362304 1.89942 23.5674 26.5359 26.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 0.001024 1024 170 400 15904 0.694496 5.18758 26.2643 32.1925 32.2474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.000128 1024 430 2520 125440 13.314 6.83389 353.315 209.347 582.978 583.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 3.2e-05 2048 230 960 586880 84.9624 56.0454 1173.99 1675.02 2990.15 2990.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 0.001024 512 140 760 16128 0.404832 0.384896 5.86256 25.5253 32.2462 32.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1920 0.000256 1024 280 2440 72576 2.92794 3.5424 141.154 104.925 252.632 252.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1360 3.2e-05 4096 160 4200 576576 158.014 122.001 7929.15 3625.21 11834.6 11834.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 6.4e-05 2048 80 2400 303408 23.1949 28.3439 1010.62 837.739 1899.98 1900.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 3.2e-05 2048 310 2680 573888 86.6246 56.0268 2623.52 1673.17 4439.47 4439.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1440 0.000512 4096 450 6040 31248 6.61789 493.596 217.137 717.394 717.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 950 0.001024 512 205 240 12768 0.60816 0.354304 1.55402 23.3407 25.9585 26.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 0.001024 1024 170 400 15792 0.69296 4.27622 26.1919 31.2047 31.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.000128 1024 430 2520 123648 13.5012 6.83693 284.619 209.458 514.574 514.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1850 3.2e-05 2048 230 960 585984 85.2694 56.0704 1531.68 1673.15 3346.3 3346.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 0.001024 512 140 760 15792 0.405376 0.384704 4.6808 25.4916 31.0363 31.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1920 0.000256 1024 280 2440 72704 2.9112 3.532 234.152 104.864 345.542 345.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1360 3.2e-05 4096 160 4200 577280 157.563 121.8 14369.4 3629.5 18278.5 18278.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 6.4e-05 2048 80 2400 303744 23.1123 28.2767 1830.13 838.523 2720.12 2720.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 3.2e-05 2048 310 2680 576000 86.3048 55.9882 4758.3 1676.78 6577.5 6577.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1440 0.000512 4096 450 6040 31360 6.60867 890.857 216.847 1114.35 1114.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 950 0.001024 512 205 240 13824 0.610944 0.364576 2.76973 22.8406 26.6853 26.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 0.001024 1024 170 400 15936 0.693504 7.76925 26.2676 34.7726 34.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.000128 1024 430 2520 124928 13.3006 6.83008 516.194 209.133 745.617 745.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 3.2e-05 2048 230 960 587264 84.9267 56.0807 1737.79 1676.78 3555.72 3555.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 0.001024 512 140 760 16384 0.407136 0.387328 8.86416 25.6359 35.3669 35.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1920 0.000256 1024 280 2440 72448 2.90835 3.52666 153.211 104.693 264.425 264.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1360 3.2e-05 4096 160 4200 577024 157.563 121.78 9114.92 3608.13 13002.6 13002.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 6.4e-05 2048 80 2400 303616 23.0933 28.3755 1164.55 838.005 2054.11 2054.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 3.2e-05 2048 310 2680 575488 86.3602 56.0753 3010.15 1675.56 4828.28 4828.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1440 0.000512 4096 450 6040 31232 6.59606 537.523 217.092 761.254 761.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 950 0.001024 512 205 240 13312 0.601632 0.3552 1.89856 23.3618 26.3189 26.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 0.001024 1024 170 400 15872 0.693408 5.08518 26.2462 32.0664 32.1233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.000128 1024 430 2520 124928 13.3071 6.8328 315.444 209.04 544.787 544.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 3.2e-05 2048 230 960 586752 84.8955 55.9886 1119.06 1675.64 2935.71 2935.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 0.001024 512 140 760 16128 0.404384 0.383296 5.54672 25.4943 31.9021 31.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1920 0.000256 1024 280 2440 72192 2.89654 3.52029 128.743 104.434 239.677 239.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1360 3.2e-05 4096 160 4200 576768 157.372 121.711 7408.36 3624.99 11312.7 11312.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 6.4e-05 2048 80 2400 303360 23.0999 28.2782 949.045 837.825 1838.32 1838.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 3.2e-05 2048 310 2680 574464 86.3376 55.9398 2453.19 1673.14 4268.74 4268.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1440 0.000512 4096 450 6040 31104 6.58835 444.109 215.426 666.164 666.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 950 0.001024 512 205 240 13056 0.614208 0.36096 1.52214 23.539 26.1348 26.2349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 0.001024 1024 170 400 15744 0.692448 4.21475 26.1602 31.109 31.1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.000128 1024 430 2520 122880 13.179 6.79885 255.055 206.382 481.571 481.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 3.2e-05 2048 230 960 585216 85.0113 55.9649 900.548 1673.13 2714.78 2714.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 0.001024 512 140 760 16128 0.405536 0.385088 4.51216 25.5372 30.9118 30.9857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1920 0.000256 1024 280 2440 72864 2.92115 3.54403 243.149 104.93 354.628 354.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1360 3.2e-05 4096 160 4200 577152 158.055 122.033 14780.1 3616.17 18676.6 18676.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 6.4e-05 2048 80 2400 303840 23.1944 28.3383 1884.33 837.999 2773.94 2774.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 3.2e-05 2048 310 2680 575424 86.618 56.0882 4891.97 1674.92 6709.73 6709.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1440 0.000512 4096 450 6040 31392 6.61968 922.321 217.809 1146.8 1146.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 950 0.001024 512 205 240 13536 0.609856 0.363552 2.7735 23.6025 27.4469 27.5483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 0.001024 1024 170 400 15912 0.692384 7.90384 26.2267 34.8658 34.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.000128 1024 430 2520 125568 13.2679 6.84442 535.93 208.823 765.018 765.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 3.2e-05 2048 230 960 586944 85.2204 56.1234 1772.91 1674.93 3589.31 3589.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 0.001024 512 140 760 16272 0.407552 0.387936 8.79155 25.6138 35.2745 35.3518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1920 0.000256 1024 280 2440 72576 2.9127 3.53139 167.411 104.724 278.661 278.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1360 3.2e-05 4096 160 4200 576576 157.684 121.892 9565.13 3610.44 13455.4 13455.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 6.4e-05 2048 80 2400 303552 23.0982 28.3055 1217.74 838.465 2107.69 2107.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 3.2e-05 2048 310 2680 574848 86.4705 56.1111 3163.52 1676.47 4982.7 4982.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1440 0.000512 4096 450 6040 31248 6.60906 595.409 216.319 818.382 818.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 950 0.001024 512 205 240 13248 0.60544 0.358016 1.98845 24.5122 27.5654 27.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 0.001024 1024 170 400 15840 0.692736 5.24237 26.2473 32.2253 32.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.000128 1024 430 2520 124416 13.1898 6.81862 344.038 207.537 571.735 571.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 3.2e-05 2048 230 960 586368 84.9828 56.0251 1148.53 1676.54 2966.21 2966.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 0.001024 512 140 760 16128 0.405056 0.387904 5.67165 25.578 32.1147 32.1929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1920 0.000256 1024 280 2440 72576 2.92227 3.53395 150.325 104.695 261.561 261.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1360 3.2e-05 4096 160 4200 577152 158.251 122.067 8478.44 3607.72 12366.7 12366.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 6.4e-05 2048 80 2400 303264 23.1851 28.3402 1076.63 836.901 1965.14 1965.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 3.2e-05 2048 310 2680 573696 86.7952 56.066 2793.39 1673.17 4609.56 4609.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1440 0.000512 4096 450 6040 31104 6.60765 0 216.595 223.212 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1920 0.000256 1024 280 2440 72576 2.90435 3.52842 135.945 104.921 247.382 247.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1360 3.2e-05 4096 160 4200 576000 157.545 122.01 7559.96 3615.86 11455.6 11455.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 6.4e-05 2048 80 2400 303552 23.0811 28.3058 965.065 838.892 1855.42 1855.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 3.2e-05 2048 310 2680 573696 86.414 56.162 2501.89 1676.94 4321.54 4321.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1440 0.000512 4096 450 6040 31104 6.60502 469.979 216.403 693.03 693.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 950 0.001024 512 205 240 12672 0.598016 0.350208 1.4689 23.1801 25.6989 25.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 0.001024 1024 170 400 15552 0.689984 3.97062 26.0528 30.7558 30.8122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.000128 1024 430 2520 119808 13.2064 6.77888 262.842 204.638 487.623 487.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 3.2e-05 2048 230 960 585216 84.9498 56.023 906.925 1676.92 2724.95 2725.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 0.001024 512 140 760 15552 0.402784 0.384576 4.42848 25.4866 30.7721 30.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1920 0.000256 1024 280 2440 72640 2.90816 3.53075 233.969 104.726 345.216 345.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1360 3.2e-05 4096 160 4200 576960 157.801 121.89 13855.2 3606.29 17741.4 17741.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 6.4e-05 2048 80 2400 303680 23.1304 28.3238 1759.7 837.787 2649.01 2649.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 3.2e-05 2048 310 2680 576000 86.4424 56.0575 4579.6 1674.97 6397.21 6397.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1440 0.000512 4096 450 6040 31360 6.6112 865.429 217.753 1089.84 1089.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 950 0.001024 512 205 240 13440 0.607264 0.362496 2.56966 23.72 27.3584 27.4633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 0.001024 1024 170 400 15920 0.696096 7.47203 26.2394 34.4516 34.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.000128 1024 430 2520 125440 13.3525 6.84557 500.273 209.605 730.233 730.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 3.2e-05 2048 230 960 587520 85.0696 56.0924 1661.18 1674.98 3477.45 3477.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 0.001024 512 140 760 16160 0.407552 0.388 8.27117 25.5664 34.7061 34.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1920 0.000256 1024 280 2440 72320 2.90186 3.52666 163.891 104.647 275.051 275.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1360 3.2e-05 4096 160 4200 576640 157.47 121.86 9510.76 3623.85 13414.2 13414.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 6.4e-05 2048 80 2400 303680 23.0847 28.6392 1207.6 838.053 2097.45 2097.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 3.2e-05 2048 310 2680 576000 86.2156 55.9821 3144.75 1675.55 4962.64 4962.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1440 0.000512 4096 450 6040 31200 6.59661 593.564 216.418 816.622 816.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 950 0.001024 512 205 240 13440 0.608576 0.365376 1.90198 23.6046 26.5808 26.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 0.001024 1024 170 400 15840 0.696032 5.07878 26.2491 32.066 32.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.000128 1024 430 2520 122880 13.1581 6.79923 336.654 206.335 563.109 563.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 3.2e-05 2048 230 960 587520 84.8149 56.0392 1135.5 1675.57 2952.06 2952.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 0.001024 512 140 760 16000 0.403456 0.38448 5.54317 25.5111 31.9129 31.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1920 0.000256 1024 280 2440 72480 2.91226 3.52794 142.387 104.843 253.755 253.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1360 3.2e-05 4096 160 4200 576000 157.677 121.91 7931.88 3624.33 11836 11836.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 6.4e-05 2048 80 2400 303360 23.1117 28.7779 1011.23 838.241 1901.44 1901.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 3.2e-05 2048 310 2680 574080 86.5367 56.0771 2622.87 1675.54 4441.16 4441.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1440 0.000512 4096 450 6040 31200 6.60698 494.805 217.524 718.983 719.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 950 0.001024 512 205 240 13440 0.61504 0.361152 1.7057 23.6578 26.4411 26.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 0.001024 1024 170 400 15600 0.688288 4.26461 26.0509 31.0476 31.1067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.000128 1024 430 2520 122880 13.1934 6.80483 281.947 206.615 508.726 508.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 3.2e-05 2048 230 960 585600 85.0673 56.021 949.088 1675.63 2765.95 2766.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 0.001024 512 140 760 15840 0.406688 0.387584 4.60659 25.5774 31.0524 31.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1920 0.000256 1024 280 2440 71680 2.90128 3.52582 134.295 104.521 245.325 245.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1360 3.2e-05 4096 160 4200 576000 157.799 122.12 7967.95 3635.16 11883.3 11883.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 6.4e-05 2048 80 2400 302720 23.1322 28.2807 996.377 837.501 1885.36 1885.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 3.2e-05 2048 310 2680 576000 86.2859 56.0886 2602.96 1677.6 4423.08 4423.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1440 0.000512 4096 450 6040 31040 6.60141 495.063 216.248 717.957 718.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 950 0.001024 512 205 240 12800 0.621024 0.36432 1.6279 23.6713 26.3853 26.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 0.001024 1024 170 400 15680 0.692736 4.372 26.2646 31.3708 31.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.000128 1024 430 2520 122880 13.1932 6.80064 274.376 206.728 501.26 501.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 3.2e-05 2048 230 960 586240 84.933 56.0046 936.497 1677.47 2755.03 2755.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 0.001024 512 140 760 16000 0.407424 0.387072 4.50598 25.5426 30.9133 30.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1920 0.000256 1024 280 2440 72768 2.908 3.52896 220.536 104.924 331.979 332.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1360 3.2e-05 4096 160 4200 577152 157.506 121.806 13267.3 3629.43 17176.3 17176.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 6.4e-05 2048 80 2400 303744 23.0755 28.5028 1673.39 838.992 2564.04 2564.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 3.2e-05 2048 310 2680 575232 86.3113 56.0036 4344.71 1676.5 6163.66 6163.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1440 0.000512 4096 450 6040 31296 6.60685 828.138 218.728 1053.52 1053.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 950 0.001024 512 205 240 13440 0.607104 0.362848 2.5855 23.7436 27.3982 27.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 0.001024 1024 170 400 15936 0.695232 7.05315 26.313 34.1037 34.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.000128 1024 430 2520 124416 13.2568 6.82467 464.848 208.511 693.599 693.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 3.2e-05 2048 230 960 586752 84.896 56.0038 1573.48 1676.35 3390.87 3390.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 0.001024 512 140 760 16320 0.407712 0.387616 7.9337 25.6127 34.4134 34.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1920 0.000256 1024 280 2440 72192 2.90352 3.52365 160.502 104.53 271.539 271.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1360 3.2e-05 4096 160 4200 576768 157.367 121.732 9331.57 3628.26 13239.2 13239.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 6.4e-05 2048 80 2400 303360 23.1119 28.3083 1185.81 838.614 2075.92 2076.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 3.2e-05 2048 310 2680 574464 86.3139 55.9165 3080.34 1674.68 4897.39 4897.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1440 0.000512 4096 450 6040 31104 6.58432 578.671 216.668 801.966 802.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 950 0.001024 512 205 240 13056 0.614656 0.360896 1.82589 23.551 26.4488 26.5567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 0.001024 1024 170 400 15744 0.691456 5.15347 26.1817 32.0676 32.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.000128 1024 430 2520 122880 13.1813 6.79968 329.341 206.578 556.058 556.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 3.2e-05 2048 230 960 585216 84.9916 56.0354 1116.3 1674.54 2932 2932.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 0.001024 512 140 760 16128 0.403008 0.385216 5.47408 25.5473 31.8806 31.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1920 0.000256 1024 280 2440 72576 2.90634 3.52704 137.904 104.816 249.24 249.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1360 3.2e-05 4096 160 4200 576000 157.546 122.035 7662.76 3630.1 11572.7 11572.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 6.4e-05 2048 80 2400 303552 23.0728 28.3103 978.67 838.075 1868.21 1868.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 3.2e-05 2048 310 2680 573696 86.3666 55.9821 2530.56 1675.26 4348.31 4348.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1440 0.000512 4096 450 6040 31104 6.6089 477.184 215.143 698.981 699.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 950 0.001024 512 205 240 12672 0.600576 0.352256 1.5033 23.1746 25.7293 25.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 0.001024 1024 170 400 15552 0.69072 3.97926 26.0287 30.7428 30.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.000128 1024 430 2520 119808 13.22 6.77744 266.459 204.45 491.071 491.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 3.2e-05 2048 230 960 585216 84.9284 55.9805 919.35 1675.27 2735.67 2735.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 0.001024 512 140 760 15552 0.405504 0.38368 4.51235 25.4746 30.8499 30.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1920 0.000256 1024 280 2440 72192 2.90611 3.52947 130.138 104.693 241.347 241.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1360 3.2e-05 4096 160 4200 576000 157.36 121.704 7167.56 3622.89 11069.7 11069.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 6.4e-05 2048 80 2400 302592 23.0814 28.2685 911.285 837.317 1800.02 1800.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 3.2e-05 2048 310 2680 574464 86.4099 55.9377 2372.07 1673.65 4188.2 4188.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1440 0.000512 4096 450 6040 30720 6.5305 440.288 214.444 661.307 661.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 950 0.001024 512 205 240 12288 0.610432 0.352256 1.52547 23.0362 25.6217 25.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 0.001024 1024 170 400 15360 0.68592 3.72333 25.9019 30.3549 30.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.000128 1024 430 2520 122880 13.1923 6.80336 256.109 206.64 482.902 483.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 3.2e-05 2048 230 960 583680 85.1426 56.0217 858.584 1673.56 2673.44 2673.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 0.001024 512 140 760 15360 0.3968 0.375616 4.30083 25.1558 30.302 30.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1920 0.000256 1024 280 2440 72800 2.9265 3.54918 228.373 104.888 339.82 339.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1360 3.2e-05 4096 160 4200 577200 158.589 122.158 13607.6 3626.23 17514.8 17515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 6.4e-05 2048 80 2400 303800 23.2509 28.4056 1734.81 838.256 2624.8 2624.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 3.2e-05 2048 310 2680 576000 86.7743 56.2072 4513.81 1675.86 6332.8 6332.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1440 0.000512 4096 450 6040 31300 6.61046 851.21 217.635 1075.5 1075.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 950 0.001024 512 205 240 13600 0.60864 0.3624 2.48067 23.7382 27.2898 27.3888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 0.001024 1024 170 400 15900 0.694528 7.36122 26.2458 34.3455 34.4001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.000128 1024 430 2520 124800 13.318 6.84851 491.026 208.402 719.751 719.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 3.2e-05 2048 230 960 587200 85.3084 56.1336 1636.11 1675.86 3453.55 3453.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 0.001024 512 140 760 16200 0.408352 0.387264 7.90006 25.6084 34.3765 34.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1920 0.000256 1024 280 2440 72400 2.91501 3.52723 164.885 104.456 275.867 275.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1360 3.2e-05 4096 160 4200 576800 158.331 122.203 9225.38 3628.48 13134.6 13134.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 6.4e-05 2048 80 2400 303200 23.1735 28.4502 1171.66 837.121 2060.48 2060.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 3.2e-05 2048 310 2680 574400 86.7036 56.1136 3044.37 1673.61 4860.93 4861.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1440 0.000512 4096 450 6040 31200 6.60688 572.615 216.033 795.299 795.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 950 0.001024 512 205 240 13600 0.6184 0.364064 1.89318 23.614 26.5899 26.6969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 0.001024 1024 170 400 15800 0.693984 4.97462 26.2371 31.9489 32.0033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.000128 1024 430 2520 121600 13.3212 6.81216 323.953 206.338 550.587 550.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 3.2e-05 2048 230 960 585600 85.2798 56.1046 1104.24 1673.76 2919.51 2919.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 0.001024 512 140 760 16000 0.406944 0.387072 5.49578 25.5413 31.9014 31.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1920 0.000256 1024 280 2440 72000 2.9199 3.53136 141 104.336 251.866 251.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1360 3.2e-05 4096 160 4200 576000 158.44 122.197 8273.27 3625.53 12179.7 12179.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 6.4e-05 2048 80 2400 303000 23.212 28.3622 1023.18 837.469 1912.3 1912.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 3.2e-05 2048 310 2680 573600 86.7968 56.1582 2659.72 1673.99 4476.79 4476.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1440 0.000512 4096 450 6040 30900 6.5495 511.502 216.1 734.194 734.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 950 0.001024 512 205 240 13200 0.622912 0.363584 1.61683 23.5313 26.2313 26.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 0.001024 1024 170 400 15600 0.692224 4.33357 26.1027 31.1714 31.2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.000128 1024 430 2520 120000 13.4862 6.82154 278.111 206.481 505.061 505.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 3.2e-05 2048 230 960 585600 85.3278 56.2757 964.883 1673.98 2780.6 2780.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 0.001024 512 140 760 15600 0.407552 0.38736 4.69402 25.6069 31.17 31.2395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1920 0.000256 1024 280 2440 72000 2.91334 3.52915 132.289 104.771 243.582 243.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1360 3.2e-05 4096 160 4200 576000 157.849 122.159 7338.94 3626.63 11245.8 11246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 6.4e-05 2048 80 2400 303200 23.1256 28.3648 935.732 837.975 1825.27 1825.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 3.2e-05 2048 310 2680 572800 86.6271 56.0928 2424.41 1674.78 4242.05 4242.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1440 0.000512 4096 450 6040 30800 6.54784 452.776 212.996 672.366 672.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 950 0.001024 512 205 240 11200 0.583008 0.339968 1.63328 22.5314 25.1868 25.2865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 0.001024 1024 170 400 15600 0.694272 4.02848 26.2517 31.0174 31.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.000128 1024 430 2520 121600 13.3075 6.81171 259.57 206.682 486.533 486.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 3.2e-05 2048 230 960 585600 85.0306 56.1418 884.002 1674.78 2700.08 2700.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 0.001024 512 140 760 15200 0.39552 0.374784 4.33184 25.1444 30.3186 30.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1920 0.000256 1024 280 2448 72960 2.9143 3.53501 193.647 104.881 305.061 305.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1360 3.2e-05 4096 160 4224 577280 157.906 122.062 11295.8 3606.79 15182.8 15183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 6.4e-05 2048 80 2400 303872 23.0885 28.3443 1427.02 837.943 2316.47 2316.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 3.2e-05 2048 310 2688 574976 86.4236 56.234 3726.02 1675.54 5544.35 5544.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1440 0.000512 4096 450 6048 31424 6.6263 704.577 219.982 931.232 931.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 950 0.001024 512 205 240 14080 0.607488 0.366336 3.51277 24.0427 28.6276 28.7186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 930 0.001024 1024 170 384 16128 0.700896 10.4671 26.2691 37.4795 37.5358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 0.000128 1024 430 2544 125440 13.3385 6.83213 406.786 209.548 636.665 636.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1850 3.2e-05 2048 230 960 587008 85.3623 56.2221 2508.77 1675.56 4326.05 4326.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 0.001024 512 140 768 16512 0.405568 0.389568 6.74838 25.6001 33.2204 33.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1920 0.000256 1024 280 2448 72832 2.91427 3.52992 128.631 104.757 239.915 239.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1360 3.2e-05 4096 160 4224 577280 158.065 122.104 7208.3 3615.1 11103.8 11104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1590 6.4e-05 2048 80 2400 303744 23.1158 28.3665 914.01 837.705 1803.28 1803.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1850 3.2e-05 2048 310 2688 574464 86.4848 56.0169 2378.49 1675.08 4196.21 4196.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1440 0.000512 4096 450 6048 31360 6.61683 447.459 217.791 671.914 671.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 950 0.001024 512 205 240 14080 0.610016 0.364544 3.56246 23.9411 28.5795 28.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 930 0.001024 1024 170 384 16064 0.696096 10.402 26.2228 37.3641 37.4232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 0.000128 1024 430 2544 124928 13.2949 6.82925 261.011 208.907 490.208 490.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1850 3.2e-05 2048 230 960 586752 85.5863 56.0387 2491.7 1675.06 4308.53 4308.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 0.001024 512 140 768 16512 0.405632 0.387904 4.33587 25.6179 30.8215 30.8982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1920 0.000256 1024 280 2448 72768 2.90656 3.52598 108.806 104.905 220.225 220.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1360 3.2e-05 4096 160 4224 577152 157.819 122.12 5961.85 3629.84 9871.84 9872.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1590 6.4e-05 2048 80 2400 303744 23.078 28.2882 755.708 838.878 1646.02 1646.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1850 3.2e-05 2048 310 2688 574464 86.3738 56.0333 1967.95 1676.16 3786.65 3786.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1440 0.000512 4096 450 6048 31296 6.6129 370.031 217.764 594.449 594.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 950 0.001024 512 205 240 13824 0.601216 0.361824 3.52112 22.5056 27.0876 27.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 930 0.001024 1024 170 384 16032 0.694272 10.367 26.2498 37.3562 37.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 0.000128 1024 430 2544 124416 13.2468 6.81933 214.489 208.485 443.205 443.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1850 3.2e-05 2048 230 960 585984 85.4707 55.9772 2495.71 1676.17 4313.46 4313.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 0.001024 512 140 768 16320 0.407008 0.38912 3.50566 25.6119 29.9851 30.0619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1920 0.000256 1024 280 2448 72960 2.92723 3.54512 185.531 104.917 297.002 297.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1360 3.2e-05 4096 160 4224 577280 158.849 122.369 10938.7 3608.44 14828.5 14828.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 6.4e-05 2048 80 2400 303840 23.2149 28.3709 1384.91 838.06 2274.63 2274.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 3.2e-05 2048 310 2688 575040 86.8256 56.1634 3614.55 1676.36 5434.05 5434.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1440 0.000512 4096 450 6048 31400 6.61904 680.915 218.9 906.479 906.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 950 0.001024 512 205 240 13920 0.611392 0.364672 2.04339 24.0381 27.1546 27.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 0.001024 1024 170 384 16120 0.698368 5.62189 26.2731 32.6371 32.6919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.000128 1024 430 2544 125440 13.3909 6.84179 395.617 209.613 625.626 625.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1850 3.2e-05 2048 230 960 586880 85.4761 56.1785 1563.73 1676.2 3381.73 3381.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 0.001024 512 140 768 16480 0.407904 0.38912 6.35427 25.6001 32.8226 32.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1920 0.000256 1024 280 2448 72800 2.91814 3.53069 128.069 104.831 239.428 239.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1360 3.2e-05 4096 160 4224 576960 158.171 122.156 7131.78 3610.51 11022.8 11023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 6.4e-05 2048 80 2400 303680 23.1263 28.3078 902.311 838.655 1792.48 1792.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 3.2e-05 2048 310 2688 574720 86.6221 56.0884 2353.03 1676.61 4172.49 4172.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1440 0.000512 4096 450 6048 31360 6.61805 443.495 219.431 669.588 669.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 950 0.001024 512 205 240 13760 0.603968 0.361216 3.18378 23.773 28.0209 28.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 930 0.001024 1024 170 384 16080 0.700896 9.22403 26.2922 36.2605 36.3171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.000128 1024 430 2544 125440 13.3535 6.84298 258.14 209.817 488.312 488.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1850 3.2e-05 2048 230 960 586240 85.2574 56.1235 1209.89 1676.61 3028.01 3028.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 0.001024 512 140 768 16320 0.405504 0.388608 4.18237 25.5785 30.6285 30.7033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1920 0.000256 1024 280 2448 72720 2.92064 3.54246 108.577 104.916 220.04 220.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1360 3.2e-05 4096 160 4224 576480 158.678 122.36 5834.37 3608.38 9724.02 9724.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 6.4e-05 2048 80 2400 303600 23.1876 28.3566 742.635 837.941 1632.19 1632.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 3.2e-05 2048 310 2688 574080 86.836 56.191 1929.44 1673.8 3746.4 3746.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1440 0.000512 4096 450 6048 31320 6.62544 362.422 217.744 586.836 586.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 950 0.001024 512 205 240 13440 0.610304 0.360448 3.12077 22.547 26.7377 26.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 930 0.001024 1024 170 384 15960 0.694272 8.97434 26.1609 35.8729 35.9267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.000128 1024 430 2544 124800 13.3384 6.91027 211.193 208.858 440.464 440.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1850 3.2e-05 2048 230 960 585600 85.9604 56.0485 2401.02 1673.8 4216.97 4217.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 0.001024 512 140 768 16080 0.403616 0.385024 3.45898 25.4857 29.8051 29.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1920 0.000256 1024 280 2448 72960 2.91462 3.5319 246.146 104.969 357.646 357.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1360 3.2e-05 4096 160 4224 577152 158.013 122.172 15115.7 3610.27 19006.3 19006.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 6.4e-05 2048 80 2400 303840 23.1214 28.3356 1923.65 838.651 2813.84 2813.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 3.2e-05 2048 310 2688 574848 86.4472 56.0476 5007.71 1677.08 6827.42 6827.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1440 0.000512 4096 450 6048 31392 6.6208 934.025 217.078 1157.77 1157.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 950 0.001024 512 205 240 14016 0.608416 0.361952 2.8425 23.7346 27.6448 27.7484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 0.001024 1024 170 384 16128 0.692224 7.86394 26.3165 34.9121 34.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.000128 1024 430 2544 125184 13.34 6.84118 552.992 209.453 782.785 782.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 3.2e-05 2048 230 960 586752 84.9509 56.0529 1824.27 1677.08 3642.49 3642.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 0.001024 512 140 768 16416 0.405056 0.38512 9.25786 25.5785 35.7002 35.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1920 0.000256 1024 280 2448 72768 2.91034 3.53037 162.914 104.8 274.236 274.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1360 3.2e-05 4096 160 4224 577152 157.835 122.083 9528.39 3607.66 13416.2 13416.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 6.4e-05 2048 80 2400 303744 23.0715 28.3145 1208.5 837.935 2097.9 2097.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 3.2e-05 2048 310 2688 574464 86.3776 56.0271 3145.29 1674.51 4962.34 4962.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1440 0.000512 4096 450 6048 31296 6.60918 590.086 217.545 814.282 814.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 950 0.001024 512 205 240 13824 0.602752 0.364544 1.87965 23.5489 26.4972 26.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 0.001024 1024 170 384 16032 0.691712 4.92339 26.2261 31.8814 31.9369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.000128 1024 430 2544 124416 13.2549 6.82189 343.545 208.27 572.05 572.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1850 3.2e-05 2048 230 960 585984 84.8961 55.935 1653.91 1674.46 3469.33 3469.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 0.001024 512 140 768 16320 0.408672 0.38736 5.61728 25.5996 32.0847 32.1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1920 0.000256 1024 280 2448 72576 2.91226 3.52858 136.605 104.715 247.842 247.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1360 3.2e-05 4096 160 4224 576576 158.17 122.208 7698.39 3628.48 11607.5 11607.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 6.4e-05 2048 80 2400 303552 23.1106 28.3545 979.09 838.417 1869.04 1869.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 3.2e-05 2048 310 2688 573696 86.4905 56.0147 2547.61 1676.37 4366.63 4366.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1440 0.000512 4096 450 6048 31248 6.6105 477.773 216.72 701.148 701.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 950 0.001024 512 205 240 13248 0.602304 0.356256 4.59373 23.4673 29.1204 29.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 0.001024 1024 170 384 15984 0.692384 4.15539 26.2502 31.1425 31.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.000128 1024 430 2544 122112 13.3458 6.88064 274.041 207.59 502.016 502.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1850 3.2e-05 2048 230 960 586368 84.9946 56.1478 1505.99 1676.4 3323.66 3323.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 0.001024 512 140 768 16128 0.406752 0.385632 4.6777 25.575 31.1148 31.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1920 0.000256 1024 280 2448 72192 2.89792 3.5263 118.796 104.415 229.719 229.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1360 3.2e-05 4096 160 4224 576768 157.89 122.026 6498.69 3624.71 10403.5 10403.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 6.4e-05 2048 80 2400 303360 23.1196 28.3495 825.062 837.867 1714.47 1714.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 3.2e-05 2048 310 2688 572928 86.5673 55.9559 2145.97 1672.72 3961.35 3961.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1440 0.000512 4096 450 6048 31104 6.59171 400.948 216.888 624.473 624.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 950 0.001024 512 205 240 13824 0.60768 0.362624 4.50525 23.5334 29.1085 29.2006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 930 0.001024 1024 170 384 15936 0.692224 13.7179 26.2286 40.6826 40.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.000128 1024 430 2544 122880 13.1809 6.79632 233.33 206.348 459.815 459.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1850 3.2e-05 2048 230 960 585216 85.077 55.9207 3080.76 1672.72 4894.61 4894.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 0.001024 512 140 768 16128 0.406528 0.387552 3.93978 25.5339 30.3383 30.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1920 0.000256 1024 280 2448 72912 2.92243 3.54611 236.721 104.921 348.19 348.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1360 3.2e-05 4096 160 4224 577024 158.664 122.288 13937.6 3626.41 17845.2 17845.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 6.4e-05 2048 80 2400 303744 23.1981 28.342 1782.21 837.988 2671.81 2671.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 3.2e-05 2048 310 2688 574336 86.8475 56.0899 4643.02 1675.1 6461.19 6461.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1440 0.000512 4096 450 6048 31360 6.6135 864.977 218.057 1089.69 1089.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 950 0.001024 512 205 240 13888 0.605536 0.362496 2.61651 24.84 28.522 28.6249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 0.001024 1024 170 384 16128 0.698432 7.30522 26.3066 34.3543 34.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.000128 1024 430 2544 124544 13.4226 6.84605 512.73 209.299 742.453 742.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 3.2e-05 2048 230 960 586432 85.2931 56.1248 1696.86 1675.1 3513.51 3513.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 0.001024 512 140 768 16352 0.407552 0.38704 8.74531 25.5579 35.1713 35.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1920 0.000256 1024 280 2448 72800 2.9184 3.53485 154.102 104.939 265.58 265.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1360 3.2e-05 4096 160 4224 576576 158.261 122.234 8837.66 3629.88 12748.3 12748.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 6.4e-05 2048 80 2400 303520 23.1272 28.3238 1123.1 838.57 2013.2 2013.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 3.2e-05 2048 310 2688 574336 86.5239 56.1868 2924.98 1676.74 4744.57 4744.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1440 0.000512 4096 450 6048 31248 6.61123 546.885 217.643 771.186 771.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 950 0.001024 512 205 240 13888 0.607616 0.362496 1.81546 22.5635 25.4484 25.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 0.001024 1024 170 384 16016 0.69744 4.62822 26.2559 31.6244 31.6826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.000128 1024 430 2544 123648 13.4665 6.86947 319.117 209.558 549.17 549.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 3.2e-05 2048 230 960 585984 84.9698 56.1578 1078.22 1676.73 2896.22 2896.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 0.001024 512 140 768 16128 0.4048 0.38592 5.42653 25.5315 31.8222 31.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1920 0.000256 1024 280 2448 72576 2.9225 3.54509 130.95 104.917 242.417 242.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1360 3.2e-05 4096 160 4224 576576 158.79 122.343 7271.79 3624.78 11177.9 11178.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 6.4e-05 2048 80 2400 303408 23.188 28.3874 924.466 837.698 1813.82 1813.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 3.2e-05 2048 310 2688 572544 86.762 56.2265 2399.18 1672.98 4215.29 4215.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1440 0.000512 4096 450 6048 31248 6.61325 450.759 215.443 672.861 672.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 950 0.001024 512 205 240 13440 0.600768 0.356192 1.53526 23.3804 25.9711 26.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 0.001024 1024 170 384 15960 0.694272 3.98925 26.2277 30.9551 31.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.000128 1024 430 2544 123648 13.5144 6.84096 261.757 209.437 491.708 491.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 3.2e-05 2048 230 960 584640 85.2541 56.1064 884.204 1673.09 2698.79 2698.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 0.001024 512 140 768 16128 0.407328 0.383264 4.51197 25.4694 30.8494 30.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1920 0.000256 1024 280 2448 72128 2.90288 3.51923 117.174 104.478 228.156 228.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1360 3.2e-05 4096 160 4224 576128 158.258 122.246 6542.2 3615.62 10438.5 10438.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 6.4e-05 2048 80 2400 303296 23.0801 28.4115 831.384 838.879 1721.83 1721.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 3.2e-05 2048 310 2688 573440 86.3977 55.9247 2166.72 1674.51 3983.69 3983.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1440 0.000512 4096 450 6048 31136 6.61514 407.415 215.333 629.408 629.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 950 0.001024 512 205 240 13440 0.5968 0.356352 1.43661 23.394 25.8839 25.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 0.001024 1024 170 384 15904 0.692256 3.62323 26.2537 30.6111 30.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.000128 1024 430 2544 121856 13.3255 6.81574 232.903 207.282 460.486 460.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1850 3.2e-05 2048 230 960 584192 84.9731 56.0037 1314.43 1674.45 3130 3130.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 0.001024 512 140 768 16128 0.40912 0.386848 3.93936 25.614 30.4227 30.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1920 0.000256 1024 280 2448 72832 2.90816 3.53216 224.169 104.778 335.47 335.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1360 3.2e-05 4096 160 4224 577280 158.051 122.085 13496.9 3607.99 17385.2 17385.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 6.4e-05 2048 80 2400 303744 23.1238 28.2854 1722.38 837.869 2611.73 2611.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 3.2e-05 2048 310 2688 574464 86.5098 55.9887 4483.23 1675.37 6301.23 6301.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1440 0.000512 4096 450 6048 31360 6.60685 815.976 218.142 1040.77 1040.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 950 0.001024 512 205 240 14080 0.60896 0.36352 2.63123 22.8706 26.5761 26.6772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 0.001024 1024 170 384 16064 0.694848 7.08563 26.2333 34.0564 34.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.000128 1024 430 2544 124928 13.2917 6.82598 483.633 208.947 712.859 712.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 3.2e-05 2048 230 960 586752 85.0125 55.965 1644.7 1675.36 3461.18 3461.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 0.001024 512 140 768 16512 0.406624 0.38976 8.24042 25.6219 34.7326 34.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1920 0.000256 1024 280 2448 72704 2.90803 3.52646 149.615 104.706 260.834 260.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1360 3.2e-05 4096 160 4224 577024 158.005 122.012 8720.35 3626.22 12626.8 12627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 6.4e-05 2048 80 2400 303616 23.1109 28.3397 1112.22 838.143 2001.89 2002.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 3.2e-05 2048 310 2688 574464 86.4172 55.9575 2877.99 1675.8 4696.3 4696.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1440 0.000512 4096 450 6048 31232 6.6127 514.453 216.513 737.622 737.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 950 0.001024 512 205 240 13312 0.60256 0.356352 1.70973 23.3999 26.1667 26.2656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 0.001024 1024 170 384 16000 0.69552 4.5473 26.2356 31.5187 31.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.000128 1024 430 2544 124928 13.3039 6.8303 306.739 209.073 536.101 536.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 3.2e-05 2048 230 960 586752 84.8806 56.0256 1064.29 1675.8 2881.12 2881.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 0.001024 512 140 768 16128 0.404096 0.385152 5.14003 25.4962 31.4965 31.5718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1920 0.000256 1024 280 2448 72192 2.89987 3.52298 123.599 104.417 234.521 234.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1360 3.2e-05 4096 160 4224 576768 157.901 122.016 7278.01 3605.86 11164 11164.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 6.4e-05 2048 80 2400 303360 23.1086 28.3372 927.4 837.673 1816.59 1816.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 3.2e-05 2048 310 2688 572928 86.5061 55.9473 2395.71 1672.84 4211.14 4211.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1440 0.000512 4096 450 6048 31104 6.5848 420.837 216.881 644.35 644.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 950 0.001024 512 205 240 13824 0.608224 0.363584 1.7351 23.5341 26.3387 26.4417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 0.001024 1024 170 384 15936 0.698176 3.87507 26.2246 30.8423 30.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.000128 1024 430 2544 122880 13.1777 6.80131 246.082 206.343 472.563 472.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 3.2e-05 2048 230 960 585216 84.9939 55.9086 896.972 1672.83 2710.84 2710.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 0.001024 512 140 768 16128 0.40688 0.385024 4.27754 25.535 30.674 30.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1920 0.000256 1024 280 2448 72704 2.9088 3.52666 113.548 104.858 224.925 224.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1360 3.2e-05 4096 160 4224 576512 158.479 122.345 6404.42 3629.8 10315.3 10315.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 6.4e-05 2048 80 2400 303104 23.1199 28.3531 816.972 836.981 1705.5 1705.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 3.2e-05 2048 310 2688 573440 86.4635 56.062 2111.01 1675.91 3929.58 3929.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1440 0.000512 4096 450 6048 30976 6.56822 370.664 217.892 595.169 595.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 950 0.001024 512 205 240 12288 0.59776 0.350048 1.36326 23.0298 25.4433 25.5422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 0.001024 1024 170 384 15872 0.692416 3.57581 26.2267 30.5395 30.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.000128 1024 430 2544 122880 13.4865 6.82816 216.669 209.205 446.347 446.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 3.2e-05 2048 230 960 585728 84.9808 55.9905 789.316 1675.8 2606.22 2606.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 0.001024 512 140 768 15872 0.400992 0.38128 3.83037 25.4095 30.0956 30.1741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1920 0.000256 1024 280 2448 72864 2.92547 3.5463 223.396 105.014 334.965 335.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1360 3.2e-05 4096 160 4224 576864 158.708 122.328 13497.3 3611.45 17390 17390.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 6.4e-05 2048 80 2400 303696 23.1936 28.3513 1705.1 838.889 2595.61 2595.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 3.2e-05 2048 310 2688 574272 86.8556 56.1042 4441.51 1676.3 6260.91 6261.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1440 0.000512 4096 450 6048 31320 6.6048 843.189 218.09 1067.93 1067.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 950 0.001024 512 205 240 13824 0.608256 0.362848 2.55174 23.7934 27.4146 27.5172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 0.001024 1024 170 384 16056 0.694048 7.04147 26.2533 34.031 34.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.000128 1024 430 2544 124416 13.3774 6.84442 482.022 208.996 711.394 711.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 3.2e-05 2048 230 960 586368 85.2892 56.1187 1610.12 1676.29 3427.95 3428.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 0.001024 512 140 768 16416 0.408736 0.387072 8.32307 25.63 34.8189 34.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1920 0.000256 1024 280 2448 72576 2.90477 3.5287 162.234 104.722 273.471 273.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1360 3.2e-05 4096 160 4224 576576 158.169 122.179 9272.37 3628.82 13181.8 13181.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 6.4e-05 2048 80 2400 303552 23.1121 28.6104 1170.38 838.495 2060.67 2060.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 3.2e-05 2048 310 2688 573696 86.4655 56.0671 3044.11 1676.48 4863.26 4863.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1440 0.000512 4096 450 6048 31248 6.61363 573.903 216.744 797.303 797.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 950 0.001024 512 205 240 13248 0.604256 0.355104 1.79962 23.4678 26.3241 26.4229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 0.001024 1024 170 384 15984 0.693536 4.94611 26.2571 31.9394 31.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.000128 1024 430 2544 122112 13.3523 6.82013 326.722 207.54 554.591 554.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 3.2e-05 2048 230 960 586368 84.9681 56.0612 1105.59 1676.47 2923.23 2923.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 0.001024 512 140 768 16128 0.405888 0.386976 5.53203 25.5807 31.9776 32.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1920 0.000256 1024 280 2448 72576 2.92045 3.53542 140.631 104.691 251.858 251.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1360 3.2e-05 4096 160 4224 576288 158.686 122.481 7853.04 3624.16 11758.6 11758.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 6.4e-05 2048 80 2400 303264 23.1936 28.3304 993.826 836.913 1882.34 1882.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 3.2e-05 2048 310 2688 573696 86.7861 56.1311 2589.57 1673.19 4405.81 4405.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1440 0.000512 4096 450 6048 31104 6.59814 485.77 215.974 708.387 708.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 950 0.001024 512 205 240 12960 0.612576 0.3584 1.60458 23.4596 26.1294 26.2352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 0.001024 1024 170 384 15768 0.68864 4.12157 26.0311 30.8856 30.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.000128 1024 430 2544 124416 13.3797 6.84534 282.755 208.933 512.07 512.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 3.2e-05 2048 230 960 585792 85.2836 56.3016 941.492 1673.24 2756.45 2756.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 0.001024 512 140 768 15984 0.404864 0.384032 4.63635 25.4212 30.9144 30.9909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1920 0.000256 1024 280 2448 72576 2.90419 3.52774 137.647 104.905 249.066 249.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1360 3.2e-05 4096 160 4224 576000 157.932 122.198 7860.51 3615.49 11756.3 11756.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 6.4e-05 2048 80 2400 303552 23.0803 28.3437 1000.91 838.79 1891.2 1891.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 3.2e-05 2048 310 2688 573696 86.373 55.9676 2600.48 1676.85 4419.8 4419.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1440 0.000512 4096 450 6048 31104 6.61299 488.511 217.831 712.998 713.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 950 0.001024 512 205 240 12672 0.597568 0.350368 1.75507 23.1781 25.979 26.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 0.001024 1024 170 384 15840 0.694272 4.25562 26.2531 31.2446 31.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.000128 1024 430 2544 119808 13.2139 6.77856 273.86 204.623 498.635 498.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 3.2e-05 2048 230 960 585216 84.9522 56.145 940.96 1676.87 2759.05 2759.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 0.001024 512 140 768 15552 0.403456 0.385024 4.56208 25.4819 30.903 30.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1920 0.000256 1024 280 2448 72800 2.9143 3.53075 220.726 104.848 332.104 332.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1360 3.2e-05 4096 160 4224 576960 158.206 122.18 13347.5 3610.27 17238.4 17238.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 6.4e-05 2048 80 2400 303680 23.1322 28.3122 1678.46 838.694 2568.67 2568.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 3.2e-05 2048 310 2688 574720 86.5672 56.0883 4373.08 1676.81 6192.69 6192.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1440 0.000512 4096 450 6048 31360 6.62048 833.711 218.397 1058.78 1058.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 950 0.001024 512 205 240 13760 0.6064 0.360448 2.48627 23.7734 27.327 27.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 0.001024 1024 170 384 16080 0.69984 6.82547 26.2964 33.8652 33.9247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.000128 1024 430 2544 125440 13.3717 6.84646 471.785 209.844 702.01 702.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 3.2e-05 2048 230 960 586240 85.0525 56.0347 1584.05 1676.98 3402.25 3402.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 0.001024 512 140 768 16320 0.4096 0.387072 8.04762 25.5781 34.4964 34.5723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1920 0.000256 1024 280 2448 72640 2.90502 3.53075 161.793 104.753 273.062 273.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1360 3.2e-05 4096 160 4224 576640 157.857 122.112 9456.85 3613.03 13350.1 13350.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 6.4e-05 2048 80 2400 303680 23.079 28.2855 1197.77 838.871 2088.08 2088.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 3.2e-05 2048 310 2688 574720 86.3618 55.9923 3119.92 1677.21 4939.62 4939.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1440 0.000512 4096 450 6048 31200 6.61322 585.212 216.672 808.543 808.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 950 0.001024 512 205 240 13440 0.611008 0.360928 1.97318 23.5992 26.642 26.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 0.001024 1024 170 384 16000 0.695264 4.85862 26.2977 31.8959 31.9508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.000128 1024 430 2544 122880 13.1625 6.79526 334.426 206.531 561.075 561.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 3.2e-05 2048 230 960 586240 84.7833 56.015 1131.83 1677.28 2950.04 2950.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 0.001024 512 140 768 16000 0.404192 0.386112 5.50528 25.5257 31.8922 31.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1920 0.000256 1024 280 2448 72480 2.9095 3.52685 138.975 104.836 250.329 250.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1360 3.2e-05 4096 160 4224 576000 158.084 122.173 7780.65 3628.07 11689.2 11689.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 6.4e-05 2048 80 2400 303360 23.106 28.5282 987.202 838.06 1876.97 1877.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 3.2e-05 2048 310 2688 574080 86.5425 56.0047 2569.63 1675.52 4387.83 4387.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1440 0.000512 4096 450 6048 31200 6.62093 484.895 215.859 707.421 707.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 950 0.001024 512 205 240 13440 0.614496 0.360448 1.74374 23.691 26.5079 26.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 0.001024 1024 170 384 15840 0.692128 4.00499 26.183 30.9239 30.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.000128 1024 430 2544 122880 13.1879 6.8048 277.818 206.594 504.558 504.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 3.2e-05 2048 230 960 585600 85.0256 56.0253 930.302 1675.51 2747 2747.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 0.001024 512 140 768 15840 0.406944 0.385888 4.60061 25.5734 31.0415 31.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1920 0.000256 1024 280 2448 72320 2.89978 3.5217 131.433 104.418 242.355 242.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1360 3.2e-05 4096 160 4224 576000 158.319 122.299 7221.28 3614.35 11116.5 11116.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 6.4e-05 2048 80 2400 302720 23.1368 28.3104 914.721 836.69 1802.93 1803.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 3.2e-05 2048 310 2688 573440 86.4543 56.0193 2385.06 1676.04 4203.7 4203.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1440 0.000512 4096 450 6048 31040 6.61462 446.138 216.498 669.294 669.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 950 0.001024 512 205 240 12800 0.622976 0.363712 1.55418 22.6458 25.2862 25.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 930 0.001024 1024 170 384 15680 0.692224 3.73146 26.0564 30.522 30.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.000128 1024 430 2544 122880 13.1948 6.79651 258.473 206.529 485.152 485.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 3.2e-05 2048 230 960 586240 84.9217 55.9821 869.509 1680.21 2690.76 2690.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 0.001024 512 140 768 16000 0.408896 0.389408 4.33238 25.6234 30.8271 30.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1920 0.000256 1024 280 2450 72896 2.90614 3.5328 197.663 104.899 309.086 309.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1360 3.2e-05 4096 160 4200 577152 157.504 121.795 11812.2 3626.76 15718.4 15718.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 6.4e-05 2048 80 2400 303808 23.1041 28.2989 1503.38 838.251 2393.11 2393.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 3.2e-05 2048 310 2700 575488 86.4399 56.0658 3869.26 1676.02 5687.93 5688.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1440 0.000512 4096 450 6050 31424 6.61581 738.941 220.487 966.088 966.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 950 0.001024 512 205 250 13824 0.609728 0.365408 3.61936 23.9673 28.6634 28.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 930 0.001024 1024 170 400 16000 0.697664 10.6996 26.2854 37.7252 37.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 0.000128 1024 430 2550 124928 13.3612 6.83347 421.412 209.593 651.358 651.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1850 3.2e-05 2048 230 950 585728 85.5279 56.058 2585.8 1676.02 4403.53 4403.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 0.001024 512 140 750 16512 0.405504 0.389472 6.80938 25.6024 33.2809 33.3566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1920 0.000256 1024 280 2450 72704 2.91043 3.5296 133.784 104.782 245.089 245.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1360 3.2e-05 4096 160 4200 577024 157.674 121.854 7485.68 3627.78 11393.2 11393.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1590 6.4e-05 2048 80 2400 303616 23.1509 28.2939 950.978 837.833 1840.33 1840.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1850 3.2e-05 2048 310 2700 574976 86.4741 56.0001 2476.94 1675.39 4294.93 4295.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1440 0.000512 4096 450 6050 31360 6.61341 466.116 217.786 690.56 690.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 950 0.001024 512 205 250 13824 0.612544 0.364544 3.68307 23.8261 28.5842 28.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 930 0.001024 1024 170 400 15936 0.694624 10.6306 26.2466 37.6125 37.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 0.000128 1024 430 2550 123904 13.3788 6.82746 268.11 209.037 497.511 497.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1850 3.2e-05 2048 230 950 585216 85.7447 55.978 2571.21 1675.39 4388.45 4388.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 0.001024 512 140 750 16512 0.405696 0.389472 4.39034 25.6249 30.8837 30.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1920 0.000256 1024 280 2450 72768 2.9089 3.5287 113.927 104.796 225.244 225.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1360 3.2e-05 4096 160 4200 576768 157.649 121.882 6116.21 3627.44 10023.4 10023.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1590 6.4e-05 2048 80 2400 303744 23.0747 28.3366 779.648 838.061 1669.2 1669.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1850 3.2e-05 2048 310 2700 574464 86.4223 55.9528 2028.79 1674.46 3845.76 3845.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1440 0.000512 4096 450 6050 31296 6.61334 380.731 217.031 604.42 604.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 950 0.001024 512 205 250 13440 0.60592 0.358848 3.58666 23.5865 28.2393 28.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 930 0.001024 1024 170 400 15936 0.694144 10.5946 26.2784 37.6115 37.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 0.000128 1024 430 2550 122880 13.3693 6.82189 218.412 208.258 447.022 447.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1850 3.2e-05 2048 230 950 585216 85.518 55.9775 2580.21 1674.32 4396.17 4396.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 0.001024 512 140 750 16320 0.407584 0.38704 3.63622 25.6029 30.1074 30.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1920 0.000256 1024 280 2450 72880 2.92842 3.54419 187.374 104.992 298.924 299.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1360 3.2e-05 4096 160 4200 577280 158.314 122.05 10956.3 3629.45 14866.4 14866.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 6.4e-05 2048 80 2400 303760 23.2296 28.3402 1396.05 838.694 2286.39 2286.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 3.2e-05 2048 310 2700 575360 86.9257 56.0993 3636.88 1677.52 5457.56 5457.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1440 0.000512 4096 450 6050 31400 6.62486 683.598 220.672 910.94 910.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 950 0.001024 512 205 250 13760 0.612928 0.363456 2.14154 22.926 26.1435 26.2479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 0.001024 1024 170 400 16000 0.698784 5.92256 26.3168 32.9817 33.0404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.000128 1024 430 2550 124800 13.4456 6.84093 395.625 209.761 625.834 625.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1850 3.2e-05 2048 230 950 585600 85.6424 56.1451 1564.79 1677.35 3384.06 3384.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 0.001024 512 140 750 16480 0.407584 0.38688 6.34595 25.6089 32.8212 32.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1920 0.000256 1024 280 2450 72640 2.91002 3.53075 127 104.751 238.274 238.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1360 3.2e-05 4096 160 4200 576960 157.798 121.9 7028.08 3607.83 10915.8 10916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 6.4e-05 2048 80 2400 303680 23.134 28.3501 892.634 838.026 1782.22 1782.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 3.2e-05 2048 310 2700 574720 86.6012 56.07 2329.66 1675.34 4147.8 4147.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1440 0.000512 4096 450 6050 31360 6.62102 438.185 217.773 662.627 662.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 950 0.001024 512 205 250 13440 0.607392 0.359104 3.21744 23.7614 28.0456 28.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 930 0.001024 1024 170 400 15920 0.696416 9.53344 26.245 36.5179 36.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.000128 1024 430 2550 124160 13.4535 6.84237 252.599 209.654 482.71 482.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1850 3.2e-05 2048 230 950 584960 85.4205 56.0667 1206.99 1675.33 3023.95 3024.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 0.001024 512 140 750 16320 0.405888 0.385024 4.0959 25.5723 30.5315 30.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1920 0.000256 1024 280 2450 72720 2.93274 3.54202 107.748 104.993 219.297 219.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1360 3.2e-05 4096 160 4200 576480 158.327 122.051 5848.42 3611.82 9740.84 9741.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 6.4e-05 2048 80 2400 303600 23.1775 28.5716 747.143 838.476 1637.44 1637.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 3.2e-05 2048 310 2700 574080 86.7091 56.1701 1939.54 1675.03 3757.57 3757.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1440 0.000512 4096 450 6050 31320 6.62733 364.498 218.489 589.656 589.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 950 0.001024 512 205 250 13440 0.612224 0.360448 3.22778 23.6087 27.9064 28.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 930 0.001024 1024 170 400 15840 0.69456 9.236 26.2084 36.1819 36.2391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.000128 1024 430 2550 122880 13.4903 6.84653 209.269 209.006 438.771 438.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1850 3.2e-05 2048 230 950 584640 85.9745 56.0464 2366.98 1675.02 4184.16 4184.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 0.001024 512 140 750 16080 0.407168 0.385024 3.39085 25.5011 29.7576 29.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1920 0.000256 1024 280 2450 72320 2.9047 3.52694 97.1942 104.737 208.444 208.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1360 3.2e-05 4096 160 4200 576640 157.528 121.877 5048.87 3612.91 8941.42 8941.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1590 6.4e-05 2048 80 2400 303680 23.0769 28.289 641.234 839.764 1532.44 1532.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1850 3.2e-05 2048 310 2700 574720 86.3193 56.0701 1669.53 1677.07 3489.13 3489.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1440 0.000512 4096 450 6050 31200 6.61104 312.648 217.4 536.704 536.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 950 0.001024 512 205 250 13440 0.611456 0.363776 3.21315 24.7635 29.0539 29.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 930 0.001024 1024 170 400 15840 0.696128 9.47066 26.2661 36.4758 36.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 0.000128 1024 430 2550 120320 13.3506 6.80189 176.256 206.514 403.082 403.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1850 3.2e-05 2048 230 950 584960 85.734 56.1009 2317.02 1677.05 4136.04 4136.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 0.001024 512 140 750 16000 0.402368 0.387072 3.06851 25.5289 29.4595 29.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1920 0.000256 1024 280 2450 72864 2.91805 3.53811 248.9 104.857 360.294 360.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1360 3.2e-05 4096 160 4200 576960 157.838 121.954 14824.7 3625.85 18730.5 18730.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 6.4e-05 2048 80 2400 303744 23.1177 28.311 1897.02 837.743 2786.26 2786.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 3.2e-05 2048 310 2700 575232 86.4462 56.0724 4934.78 1675.24 6752.68 6752.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1440 0.000512 4096 450 6050 31392 6.62938 920.953 218.473 1146.1 1146.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 950 0.001024 512 205 250 13632 0.61072 0.361952 2.82966 22.6284 26.5308 26.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 0.001024 1024 170 400 15984 0.694272 8.04202 26.28 35.0591 35.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.000128 1024 430 2550 124416 13.3939 6.83795 540.358 209.218 769.97 770.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 3.2e-05 2048 230 950 585600 85.0483 56.2647 1793.57 1675.24 3610.25 3610.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 0.001024 512 140 750 16416 0.405632 0.386112 8.86794 25.5664 35.2982 35.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1920 0.000256 1024 280 2450 72768 2.90774 3.52688 159.416 104.9 270.835 270.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1360 3.2e-05 4096 160 4200 576768 157.63 121.881 9213.06 3612.27 13105.1 13105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 6.4e-05 2048 80 2400 303744 23.0772 28.289 1175.55 838.695 2065.69 2065.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 3.2e-05 2048 310 2700 574464 86.3915 56.0847 3056.6 1676.02 4875.23 4875.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1440 0.000512 4096 450 6050 31296 6.61069 574.024 216.217 796.898 796.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 950 0.001024 512 205 250 13440 0.610272 0.366848 1.90813 23.5938 26.582 26.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 0.001024 1024 170 400 15936 0.694688 4.97466 26.3065 32.0201 32.0758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.000128 1024 430 2550 122880 13.3902 6.82877 329.605 208.465 558.448 558.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1850 3.2e-05 2048 230 950 585216 84.9565 55.9708 1623 1676.1 3440.17 3440.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 0.001024 512 140 750 16320 0.40784 0.388672 5.46643 25.518 31.8529 31.9253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1920 0.000256 1024 280 2450 72576 2.9143 3.53126 128.733 104.694 239.958 240.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1360 3.2e-05 4096 160 4200 576576 157.661 121.887 7544.28 3627.73 11451.8 11452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 6.4e-05 2048 80 2400 303552 23.1017 28.315 962.516 838.244 1852.25 1852.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 3.2e-05 2048 310 2700 574848 86.4905 56.2018 2506.17 1675.96 4324.97 4325.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1440 0.000512 4096 450 6050 31248 6.61059 468.783 217.266 692.702 692.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 950 0.001024 512 205 250 13248 0.60432 0.35616 1.56461 24.5519 27.1781 27.2773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 0.001024 1024 170 400 15840 0.692608 3.99974 26.2444 30.9783 31.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.000128 1024 430 2550 122112 13.3603 6.82131 268.599 207.475 496.412 496.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1850 3.2e-05 2048 230 950 585216 85.1138 56.1089 1485.89 1675.97 3303.21 3303.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 0.001024 512 140 750 16128 0.4064 0.387072 4.40438 25.5793 30.8498 30.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1920 0.000256 1024 280 2450 72192 2.89997 3.52429 118.19 104.529 229.23 229.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1360 3.2e-05 4096 160 4200 576000 157.537 121.939 6413.9 3633.48 10327.1 10327.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 6.4e-05 2048 80 2400 303360 23.1137 28.3458 818.808 838.779 1709.12 1709.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 3.2e-05 2048 310 2700 572928 86.5324 55.9125 2131.22 1674.56 3948.36 3948.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1440 0.000512 4096 450 6050 31104 6.59251 397.267 216.635 620.538 620.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 950 0.001024 512 205 250 13056 0.61504 0.364544 4.2783 23.5522 28.9094 29.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 930 0.001024 1024 170 400 15744 0.693888 13.9694 26.1816 40.8871 40.9416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.000128 1024 430 2550 119808 13.4103 6.8007 225.384 206.577 452.327 452.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1850 3.2e-05 2048 230 950 583680 85.1702 55.9642 1344.87 1674.54 3160.68 3160.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 0.001024 512 140 750 16128 0.403616 0.38912 3.85146 25.5521 30.2668 30.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1920 0.000256 1024 280 2450 72912 2.92896 3.54291 226.509 105.015 338.079 338.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1360 3.2e-05 4096 160 4200 577024 158.118 122.073 13626.5 3610.99 17517.9 17518.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 6.4e-05 2048 80 2400 303744 23.1997 28.3529 1750.99 838.8 2641.42 2641.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 3.2e-05 2048 310 2700 574784 86.81 56.1128 4559.05 1676.61 6378.72 6378.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1440 0.000512 4096 450 6050 31360 6.61606 848.732 217.784 1073.18 1073.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 950 0.001024 512 205 250 13664 0.610368 0.360608 2.57053 23.7979 27.4355 27.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 0.001024 1024 170 400 15960 0.696768 7.45267 26.2934 34.4861 34.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.000128 1024 430 2550 124544 13.4196 6.84198 502.848 209.492 732.767 732.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 3.2e-05 2048 230 950 585088 85.4183 56.1847 1667.95 1676.67 3486.37 3486.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 0.001024 512 140 750 16352 0.406336 0.38912 8.41034 25.5757 34.8562 34.9341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1920 0.000256 1024 280 2450 72800 2.91267 3.5328 151.674 104.852 263.054 263.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1360 3.2e-05 4096 160 4200 576576 157.8 121.958 8655.6 3627.04 12562.6 12562.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 6.4e-05 2048 80 2400 303520 23.1212 28.3561 1106.99 837.904 1996.44 1996.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 3.2e-05 2048 310 2700 574336 86.5069 56.0677 2875.16 1675.39 4693.25 4693.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1440 0.000512 4096 450 6050 31248 6.61299 537.102 219.106 762.867 762.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 950 0.001024 512 205 250 13440 0.610048 0.362496 1.7311 23.6051 26.4083 26.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 0.001024 1024 170 400 15904 0.696064 4.71411 26.272 31.7251 31.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.000128 1024 430 2550 123648 13.4709 6.8385 313.943 209.391 543.797 543.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 3.2e-05 2048 230 950 585088 85.0946 56.0434 1057.24 1675.4 2873.9 2874.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 0.001024 512 140 750 16128 0.403808 0.38528 5.24374 25.5281 31.6332 31.7084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1920 0.000256 1024 280 2450 72576 2.92266 3.54701 128.68 105.011 240.243 240.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1360 3.2e-05 4096 160 4200 576576 158.032 121.959 7098.23 3609.7 10988.2 10988.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 6.4e-05 2048 80 2400 303408 23.1832 28.3832 906.422 838.417 1796.48 1796.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 3.2e-05 2048 310 2700 573888 86.6341 56.0646 2356.92 1675.47 4175.23 4175.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1440 0.000512 4096 450 6050 31248 6.61946 441.532 219.365 667.561 667.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 950 0.001024 512 205 250 12768 0.608128 0.354944 1.55824 23.3954 26.018 26.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 0.001024 1024 170 400 15792 0.692512 4.06733 26.2173 31.0209 31.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.000128 1024 430 2550 123648 13.502 6.84211 256.548 209.633 486.686 486.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 3.2e-05 2048 230 950 583296 85.3873 56.0435 866.22 1674.65 2682.43 2682.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 0.001024 512 140 750 16128 0.404864 0.383648 4.40934 25.5037 30.7752 30.8513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1920 0.000256 1024 280 2450 72128 2.90147 3.52051 116.07 104.488 227.061 227.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1360 3.2e-05 4096 160 4200 576128 157.53 121.973 6389.91 3615.22 10284.9 10285.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 6.4e-05 2048 80 2400 303296 23.0892 28.3484 816.555 839.026 1707.1 1707.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 3.2e-05 2048 310 2700 573440 86.416 55.956 2123.03 1674.71 3940.25 3940.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1440 0.000512 4096 450 6050 31136 6.60806 398.107 214.876 619.636 619.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 950 0.001024 512 205 250 12544 0.608288 0.355872 1.44499 24.4427 26.9502 27.0502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 0.001024 1024 170 400 15680 0.691552 3.6577 26.1407 30.5314 30.5896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.000128 1024 430 2550 121856 13.3246 6.81779 227.706 207.309 455.319 455.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1850 3.2e-05 2048 230 950 584192 85.0391 55.9362 1298.31 1674.93 3114.36 3114.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 0.001024 512 140 750 16128 0.40976 0.385024 3.74586 25.615 30.2256 30.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1920 0.000256 1024 280 2450 72704 2.90691 3.52768 223.078 104.87 334.466 334.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1360 3.2e-05 4096 160 4200 577024 157.661 121.833 13443 3612.75 17335.4 17335.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 6.4e-05 2048 80 2400 303616 23.1055 28.2956 1724.22 838.686 2614.38 2614.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 3.2e-05 2048 310 2700 574976 86.5174 55.9868 4482.86 1677.08 6302.58 6302.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1440 0.000512 4096 450 6050 31360 6.61914 818.352 218.945 1043.97 1044.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 950 0.001024 512 205 250 13824 0.611712 0.364544 2.61885 23.9348 27.6301 27.7318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 0.001024 1024 170 400 15936 0.695488 7.29725 26.2697 34.3035 34.3613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.000128 1024 430 2550 123904 13.3771 6.83184 481.722 209.155 711.242 711.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 3.2e-05 2048 230 950 585216 85.1337 56.1273 1633.07 1677.06 3451.52 3451.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 0.001024 512 140 750 16512 0.409056 0.389536 7.95117 25.6389 34.4597 34.5353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1920 0.000256 1024 280 2450 72448 2.90512 3.5249 149.565 104.765 260.845 260.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1360 3.2e-05 4096 160 4200 576512 157.716 121.879 8697.07 3630.95 12607.8 12608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 6.4e-05 2048 80 2400 303616 23.1029 28.2911 1116.64 838.604 2006.71 2006.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 3.2e-05 2048 310 2700 574464 86.3804 56.1376 2892.33 1676.84 4711.81 4711.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1440 0.000512 4096 450 6050 31232 6.6111 529.217 217.188 753.059 753.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 950 0.001024 512 205 250 13312 0.603488 0.355904 1.79686 23.4105 26.2655 26.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 0.001024 1024 170 400 15872 0.691808 4.77958 26.2616 31.7738 31.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.000128 1024 430 2550 122880 13.4784 6.8255 305.45 209.189 535.096 535.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 3.2e-05 2048 230 950 584704 85.1369 56.1275 1060.25 1676.76 2878.4 2878.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 0.001024 512 140 750 16128 0.404864 0.384544 5.02816 25.5059 31.395 31.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1920 0.000256 1024 280 2450 72192 2.89626 3.52035 128.317 104.521 239.34 239.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1360 3.2e-05 4096 160 4200 576000 157.538 121.902 7357.69 3632.07 11269.4 11269.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 6.4e-05 2048 80 2400 303360 23.1158 28.2824 942.992 838.527 1833 1833.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 3.2e-05 2048 310 2700 572928 86.5241 55.99 2430.15 1674.47 4247.27 4247.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1440 0.000512 4096 450 6050 31104 6.5905 434.986 216.589 658.21 658.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 950 0.001024 512 205 250 13056 0.621952 0.36064 1.45149 23.5489 26.0899 26.1939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 0.001024 1024 170 400 15744 0.692224 4.05254 26.1792 30.9654 31.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.000128 1024 430 2550 119808 13.4177 6.79827 248.458 206.56 475.391 475.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 3.2e-05 2048 230 950 583680 85.1454 55.9616 904.416 1674.42 2720.08 2720.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 0.001024 512 140 750 16128 0.405504 0.387072 4.31718 25.5496 30.7322 30.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1920 0.000256 1024 280 2450 72192 2.90371 3.5304 113.683 104.881 225.08 225.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1360 3.2e-05 4096 160 4200 576512 157.573 121.95 6539.43 3617.8 10437 10437.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 6.4e-05 2048 80 2400 303104 23.1116 28.2829 834.4 837.24 1723.11 1723.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 3.2e-05 2048 310 2700 573440 86.4724 56.0948 2156.45 1676.18 3975.33 3975.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1440 0.000512 4096 450 6050 30976 6.56589 377.813 216.423 600.846 600.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 950 0.001024 512 205 250 12288 0.600512 0.349504 1.44333 22.0197 24.511 24.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 0.001024 1024 170 400 15616 0.692224 3.7929 26.0787 30.6075 30.6651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.000128 1024 430 2550 122880 13.4986 6.82947 222.041 209.243 451.77 451.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 3.2e-05 2048 230 950 583680 85.2905 56.1091 802.753 1676.12 2620.4 2620.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 0.001024 512 140 750 15872 0.403456 0.382976 3.82598 25.4094 30.0951 30.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1920 0.000256 1024 280 2450 72864 2.92515 3.54685 234.187 104.89 345.633 345.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1360 3.2e-05 4096 160 4200 576864 158.223 122.084 13932.4 3606.92 17819.9 17820.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 6.4e-05 2048 80 2400 303696 23.1995 28.3404 1761.83 837.686 2651.13 2651.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 3.2e-05 2048 310 2700 574848 86.7695 56.105 4587.88 1674.29 6405.18 6405.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1440 0.000512 4096 450 6050 31320 6.61504 870.864 218.405 1095.93 1095.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 950 0.001024 512 205 250 13536 0.611712 0.362368 2.61277 23.8299 27.5161 27.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 0.001024 1024 170 400 15912 0.697568 7.35946 26.2163 34.3154 34.3699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.000128 1024 430 2550 124416 13.3766 6.84272 495.742 208.744 724.862 725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 3.2e-05 2048 230 950 585216 85.3527 56.0896 1663.3 1674.29 3479.18 3479.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 0.001024 512 140 750 16416 0.4096 0.386528 8.37843 25.6171 34.8631 34.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1920 0.000256 1024 280 2450 72576 2.90659 3.5287 169.742 104.625 280.881 280.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1360 3.2e-05 4096 160 4200 576576 157.658 121.89 9897.34 3625.49 13802.6 13802.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 6.4e-05 2048 80 2400 303552 23.0964 28.4184 1255.02 837.701 2144.31 2144.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 3.2e-05 2048 310 2700 574848 86.497 56.201 3267.23 1674.88 5084.95 5085.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1440 0.000512 4096 450 6050 31248 6.61331 615.841 216.073 838.573 838.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 950 0.001024 512 205 250 13248 0.606208 0.356352 1.98029 23.4946 26.5405 26.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 0.001024 1024 170 400 15840 0.693792 5.20758 26.2211 32.1662 32.2231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.000128 1024 430 2550 122112 13.3496 6.81882 348.247 207.345 575.918 576.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 3.2e-05 2048 230 950 585216 85.0667 56.0907 1183.89 1674.87 3000.05 3000.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 0.001024 512 140 750 16128 0.407552 0.3864 5.66157 25.5711 32.0973 32.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1920 0.000256 1024 280 2450 72576 2.92006 3.53488 145.274 104.811 256.625 256.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1360 3.2e-05 4096 160 4200 576288 158.453 122.276 8153.51 3616.39 12050.9 12051.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 6.4e-05 2048 80 2400 303264 23.1793 28.3459 1037.56 837.844 1927.01 1927.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 3.2e-05 2048 310 2700 573696 86.834 56.0558 2698.57 1674.98 4516.58 4516.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1440 0.000512 4096 450 6050 31104 6.6048 505.127 215.714 727.491 727.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 950 0.001024 512 205 250 12960 0.61216 0.3584 1.72861 23.5138 26.3086 26.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 0.001024 1024 170 400 15768 0.693088 4.45542 26.2448 31.4372 31.4983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.000128 1024 430 2550 124416 13.394 6.84435 294.118 209.164 523.681 523.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 3.2e-05 2048 230 950 584064 85.4199 56.18 978.498 1675.06 2795.29 2795.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 0.001024 512 140 750 15984 0.403456 0.384 4.75914 25.438 31.058 31.1367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1920 0.000256 1024 280 2450 72576 2.90611 3.53075 137.227 104.822 248.565 248.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1360 3.2e-05 4096 160 4200 576000 157.495 122.023 7663.02 3612.52 11555.3 11555.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 6.4e-05 2048 80 2400 303552 23.0723 28.3834 976.534 838.158 1866.22 1866.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 3.2e-05 2048 310 2700 573696 86.3887 56.1041 2538.16 1675.43 4356.21 4356.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1440 0.000512 4096 450 6050 31104 6.61504 476.108 216.12 698.885 698.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 950 0.001024 512 205 250 12672 0.599072 0.350272 1.76698 23.2083 26.0204 26.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 0.001024 1024 170 400 15552 0.689856 4.35405 26.0283 31.1163 31.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.000128 1024 430 2550 119808 13.2199 7.38048 267.114 204.452 492.322 492.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 3.2e-05 2048 230 950 585216 84.95 55.9698 924.206 1675.35 2740.61 2740.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 0.001024 512 140 750 15552 0.40496 0.383552 4.31718 25.471 30.6476 30.7233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1920 0.000256 1024 280 2450 72000 2.92698 3.54125 127.985 104.892 239.426 239.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1360 3.2e-05 4096 160 4200 574560 158.348 122.142 7006.66 3610.02 10897.4 10897.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 6.4e-05 2048 80 2400 303120 23.1864 28.3628 898.82 836.978 1787.42 1787.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 3.2e-05 2048 310 2700 570240 86.8568 56.0391 2320.46 1669 4132.49 4132.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1440 0.000512 4096 450 6050 30960 6.58928 435.769 217.162 659.563 659.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 950 0.001024 512 205 250 12960 0.610688 0.3576 1.76614 23.3997 26.2332 26.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 0.001024 1024 170 400 15480 0.688832 4.2455 26.0201 30.9991 31.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.000128 1024 430 2550 120960 13.702 6.87885 249.186 209.12 479.049 479.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 3.2e-05 2048 230 950 581760 85.3296 56.0476 842.538 1668.99 2653.03 2653.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 0.001024 512 140 750 15120 0.40144 0.379968 4.02688 25.3289 30.2094 30.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1920 0.000256 1024 280 2450 72640 2.91261 3.53075 223.863 104.766 335.159 335.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1360 3.2e-05 4096 160 4200 576960 157.793 121.899 13469.7 3626.11 17375.8 17375.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 6.4e-05 2048 80 2400 303680 23.1278 28.3865 1721.97 838.111 2611.67 2611.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 3.2e-05 2048 310 2700 574720 86.6024 56.0296 4482.11 1675.64 6300.52 6300.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1440 0.000512 4096 450 6050 31360 6.62608 845.09 218.864 1070.63 1070.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 950 0.001024 512 205 250 13440 0.611168 0.360448 2.60077 23.7667 27.439 27.5415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 0.001024 1024 170 400 15920 0.696384 7.25149 26.2551 34.2449 34.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.000128 1024 430 2550 124160 13.4524 6.84307 487.529 209.692 717.677 717.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 3.2e-05 2048 230 950 584960 85.2012 56.1091 1623.85 1675.65 3440.95 3441.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 0.001024 512 140 750 16320 0.405952 0.385088 7.74099 25.5716 34.1746 34.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1920 0.000256 1024 280 2450 72320 2.9111 3.52614 162.879 104.728 274.128 274.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1360 3.2e-05 4096 160 4200 576640 157.476 121.898 9208.95 3630.78 13119.3 13119.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 6.4e-05 2048 80 2400 303680 23.0769 28.2972 1173.24 838.812 2063.51 2063.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 3.2e-05 2048 310 2700 574720 86.3575 56.0094 3053.33 1676.85 4872.69 4872.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1440 0.000512 4096 450 6050 31200 6.61053 571.708 217.596 795.959 796.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 950 0.001024 512 205 250 13440 0.611776 0.362496 1.99126 23.6593 26.7259 26.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 0.001024 1024 170 400 15840 0.6944 4.95782 26.2675 31.9616 32.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.000128 1024 430 2550 120320 13.356 6.79731 322.361 206.496 549.165 549.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 3.2e-05 2048 230 950 584960 85.0133 55.9806 1108.32 1676.85 2926.3 2926.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 0.001024 512 140 750 16000 0.40432 0.388608 5.38157 25.5289 31.7766 31.8542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1920 0.000256 1024 280 2450 72480 2.91395 3.52941 140.408 104.743 251.674 251.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1360 3.2e-05 4096 160 4200 576000 157.628 121.913 7933.14 3624.96 11837.9 11838.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 6.4e-05 2048 80 2400 303360 23.0993 28.4179 1002.87 837.317 1891.79 1891.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 3.2e-05 2048 310 2700 574080 86.5485 56.0125 2605.87 1673.95 4422.52 4422.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1440 0.000512 4096 450 6050 31200 6.62394 495.588 214.127 716.384 716.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 950 0.001024 512 205 250 13440 0.615936 0.363616 1.77427 22.6284 25.4814 25.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 0.001024 1024 170 400 15600 0.690176 4.20778 26.0254 30.9667 31.0211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.000128 1024 430 2550 119040 13.4919 6.8096 272.099 206.417 498.975 499.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 3.2e-05 2048 230 950 583680 85.2291 56.0497 940.188 1673.86 2755.47 2755.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 0.001024 512 140 750 15840 0.405152 0.385376 4.56944 25.5661 30.9975 31.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1920 0.000256 1024 280 2450 71680 2.8992 3.52278 130.195 104.53 241.229 241.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1360 3.2e-05 4096 160 4200 576000 157.839 122.112 7227.82 3636.64 11144.6 11144.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 6.4e-05 2048 80 2400 302720 23.1363 28.2951 922.427 837.627 1811.56 1811.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 3.2e-05 2048 310 2700 573440 86.4565 56.0142 2403.78 1677.77 4224.15 4224.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1440 0.000512 4096 450 6050 31040 6.6112 448.801 215.175 670.634 670.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 950 0.001024 512 205 250 12800 0.62272 0.36416 1.60771 23.7181 26.4116 26.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 930 0.001024 1024 170 400 15680 0.692224 3.93482 26.2701 30.9398 30.9954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.000128 1024 430 2550 117760 13.5911 6.79523 249.191 206.753 476.489 476.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 3.2e-05 2048 230 950 583680 85.2614 56.322 869.083 1677.74 2688.55 2688.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 0.001024 512 140 750 16000 0.407488 0.387872 4.46093 25.634 30.9619 31.0395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1920 0.000256 1024 280 2450 72000 2.90819 3.5328 128.285 104.829 239.636 239.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1360 3.2e-05 4096 160 4200 576000 157.848 122.169 6972.43 3612.16 10864.8 10865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 6.4e-05 2048 80 2400 303200 23.1178 28.3281 886.207 838.511 1776.24 1776.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 3.2e-05 2048 310 2700 572800 86.6661 56.0455 2310.52 1675.75 4129.11 4129.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1440 0.000512 4096 450 6050 30800 6.5583 431.153 217.284 655.04 655.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 950 0.001024 512 205 250 11200 0.582432 0.337856 1.78438 22.5807 25.3868 25.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 0.001024 1024 170 400 15600 0.694816 3.9401 26.2636 30.9417 30.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.000128 1024 430 2550 121600 13.3056 6.80854 246.678 206.798 473.749 473.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 3.2e-05 2048 230 950 582400 85.4534 56.0681 830.319 1675.73 2647.7 2647.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 0.001024 512 140 750 15200 0.397216 0.376832 3.96483 25.1554 29.965 30.0409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1920 0.000256 1024 280 2460 72832 2.91306 3.53411 184.99 104.994 296.513 296.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1360 3.2e-05 4096 160 4200 577152 157.537 121.8 10854.4 3611.44 14745.4 14745.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 6.4e-05 2048 80 2400 303808 23.1116 28.2808 1380.29 843.704 2275.47 2275.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 3.2e-05 2048 310 2700 575232 86.4442 56.0472 3600.9 1677.39 5420.91 5421.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1440 0.000512 4096 450 6060 31392 6.62285 679.329 220.717 906.713 906.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 950 0.001024 512 205 240 13312 0.615392 0.366592 3.16464 24.1191 28.3641 28.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 930 0.001024 1024 170 420 15840 0.700416 10.1168 26.3253 37.185 37.2397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.000128 1024 430 2520 124928 13.3618 6.82816 388.338 209.775 618.466 618.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1850 3.2e-05 2048 230 960 584448 86.0086 56.1019 2413.61 1677.38 4233.24 4233.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 0.001024 512 140 780 16192 0.407552 0.38912 6.4145 25.6145 32.8998 32.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1920 0.000256 1024 280 2460 72704 2.90739 3.52646 127.749 104.781 239.046 239.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1360 3.2e-05 4096 160 4200 577024 157.661 121.891 7079.45 3627.86 10987.1 10987.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1590 6.4e-05 2048 80 2400 303616 23.1313 28.2952 898.525 837.841 1787.87 1787.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1850 3.2e-05 2048 310 2700 574976 86.4862 55.9658 2344.44 1675.58 4162.61 4162.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1440 0.000512 4096 450 6060 31360 6.62282 440.22 218.586 665.471 665.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 950 0.001024 512 205 240 13312 0.616704 0.36304 3.11344 23.7809 27.9742 28.0658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 930 0.001024 1024 170 420 15808 0.694304 10.0056 26.3049 37.0482 37.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 0.000128 1024 430 2520 123904 13.3822 6.8304 250.647 208.959 479.983 480.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1850 3.2e-05 2048 230 960 584192 86.1164 56.0597 2407.81 1675.59 4225.72 4225.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 0.001024 512 140 780 16128 0.407136 0.387328 4.25104 25.6216 30.7388 30.8145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1920 0.000256 1024 280 2460 72576 2.91021 3.52848 107.781 104.919 219.22 219.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1360 3.2e-05 4096 160 4200 576768 157.634 121.867 5735.35 3613.03 9628.11 9628.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1590 6.4e-05 2048 80 2400 303744 23.0728 28.3196 731.728 838.962 1622.16 1622.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1850 3.2e-05 2048 310 2700 574464 86.3862 56.0026 1905.93 1676.32 3724.78 3724.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1440 0.000512 4096 450 6060 31296 6.62118 357.373 218.418 582.454 582.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 950 0.001024 512 205 240 13056 0.609536 0.36016 3.11635 23.5989 27.7837 27.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 930 0.001024 1024 170 420 15744 0.698368 9.97581 26.2863 37.0022 37.0606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 0.000128 1024 430 2520 122880 13.3842 6.82394 204.441 208.5 433.309 433.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1850 3.2e-05 2048 230 960 583680 85.8595 56.0756 2403.63 1676.32 4222.01 4222.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 0.001024 512 140 780 16128 0.407552 0.387072 3.59056 25.6121 30.0708 30.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1920 0.000256 1024 280 2460 72448 2.91126 3.5287 95.8944 104.688 207.108 207.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1360 3.2e-05 4096 160 4200 576512 157.748 121.895 4976.3 3628.44 8884.6 8884.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1590 6.4e-05 2048 80 2400 303616 23.114 28.3114 632.744 838.122 1522.37 1522.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1850 3.2e-05 2048 310 2700 574464 86.4672 56.0924 1652.49 1675.48 3470.66 3470.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1440 0.000512 4096 450 6060 31232 6.61299 311.262 217.53 535.448 535.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 950 0.001024 512 205 240 12800 0.605056 0.355008 3.0432 22.4997 26.6079 26.7054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 930 0.001024 1024 170 420 15744 0.696416 10.0032 26.3065 37.0496 37.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 0.000128 1024 430 2520 122880 13.476 6.83008 176.55 209.034 406.05 406.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1850 3.2e-05 2048 230 960 583680 86.0845 56.0295 2395.46 1675.5 4213.22 4213.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 0.001024 512 140 780 15872 0.406656 0.386048 3.05283 25.4865 29.4032 29.4725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1920 0.000256 1024 280 2460 72800 2.92422 3.5441 244.278 105.011 355.839 355.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1360 3.2e-05 4096 160 4200 577120 158.281 122.105 14842.6 3612.54 18735.7 18735.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 6.4e-05 2048 80 2400 303760 23.2065 28.375 1898.99 838.767 2789.42 2789.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 3.2e-05 2048 310 2700 575360 86.6774 56.121 4945.82 1677.74 6766.5 6766.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1440 0.000512 4096 450 6060 31400 6.62666 922.491 216.71 1145.87 1145.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 950 0.001024 512 205 240 13120 0.616608 0.362592 2.71126 23.708 27.4982 27.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 0.001024 1024 170 420 15800 0.692608 8.27226 26.2881 35.2975 35.3539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.000128 1024 430 2520 124800 13.4279 6.84736 538.996 209.805 769.234 769.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1850 3.2e-05 2048 230 960 584320 85.4804 56.2128 2113.92 1677.74 3933.49 3933.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 0.001024 512 140 780 16160 0.407456 0.387072 9.25674 25.6061 35.7277 35.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1920 0.000256 1024 280 2460 72640 2.9113 3.5287 161.527 104.833 272.882 272.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1360 3.2e-05 4096 160 4200 576640 157.88 121.993 9220.86 3629.77 13130.7 13130.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 6.4e-05 2048 80 2400 303680 23.1158 28.3034 1175.23 838.585 2065.31 2065.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 3.2e-05 2048 310 2700 574720 86.5359 56.0999 3062.42 1676.61 4881.8 4881.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1440 0.000512 4096 450 6060 31360 6.63142 576.043 218.726 801.443 801.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 950 0.001024 512 205 240 12800 0.614368 0.35984 4.40016 23.6315 29.1027 29.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 0.001024 1024 170 420 15760 0.694016 5.23878 26.2838 32.26 32.3161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.000128 1024 430 2520 124160 13.4588 6.87709 330.866 209.811 561.165 561.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1850 3.2e-05 2048 230 960 583680 85.3589 56.0394 1601.22 1676.62 3419.37 3419.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 0.001024 512 140 780 16000 0.406112 0.388768 5.74483 25.5754 32.1873 32.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1920 0.000256 1024 280 2460 72720 2.92819 3.54 135.256 104.991 246.794 246.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1360 3.2e-05 4096 160 4200 576480 158.284 122.055 7543.37 3629.23 11453.2 11453.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 6.4e-05 2048 80 2400 303600 23.1808 28.3431 963.446 838.357 1853.4 1853.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 3.2e-05 2048 310 2700 574080 86.7548 56.0409 2505.18 1675.03 4323.13 4323.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1440 0.000512 4096 450 6060 31320 6.62406 469.434 217.474 693.575 693.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 950 0.001024 512 205 240 12960 0.615264 0.361632 4.44608 23.6547 29.1753 29.2691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 930 0.001024 1024 170 420 15720 0.694272 14.5756 26.2819 41.5965 41.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.000128 1024 430 2520 122880 13.4856 6.84182 268.28 208.996 497.764 497.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1850 3.2e-05 2048 230 960 582720 85.7274 56.1388 3135.87 1675.02 4952.88 4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 0.001024 512 140 780 15840 0.404288 0.388928 4.57984 25.4951 30.9379 31.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1920 0.000256 1024 280 2460 72320 2.90611 3.52666 118.563 104.665 229.745 229.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1360 3.2e-05 4096 160 4200 576640 157.516 121.86 6394.79 3610.29 10284.7 10284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 6.4e-05 2048 80 2400 303680 23.0892 28.3329 815.191 840.097 1706.79 1706.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 3.2e-05 2048 310 2700 574720 86.3556 56.0415 2126.25 1675.92 3944.7 3944.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1440 0.000512 4096 450 6060 31200 6.60867 397.417 215.039 619.109 619.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 950 0.001024 512 205 240 12800 0.61568 0.361024 4.21651 23.6339 28.9275 29.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 930 0.001024 1024 170 420 15680 0.695584 14.5736 26.268 41.5837 41.6399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 0.000128 1024 430 2520 120320 13.3526 6.80134 223.665 206.373 450.357 450.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1850 3.2e-05 2048 230 960 583680 85.3125 56.0465 3013.21 1676.03 4830.75 4830.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 0.001024 512 140 780 15680 0.405792 0.385024 4.00605 25.5128 30.3838 30.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1920 0.000256 1024 280 2460 72768 2.91635 3.53299 233.343 104.884 344.759 344.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1360 3.2e-05 4096 160 4200 576960 157.819 121.946 13629.8 3608.02 17517.8 17518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 6.4e-05 2048 80 2400 303744 23.1179 28.3238 1748.3 838.009 2637.83 2637.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 3.2e-05 2048 310 2700 575232 86.5478 56.0378 4569.04 1675.65 6387.42 6387.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1440 0.000512 4096 450 6060 31392 6.624 852.038 216.775 1075.49 1075.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 950 0.001024 512 205 240 13248 0.61376 0.364032 2.6905 23.9057 27.6745 27.7752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 0.001024 1024 170 420 15792 0.698368 7.62368 26.2635 34.6298 34.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.000128 1024 430 2520 124416 13.3971 6.83901 497.092 209.273 726.758 726.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 3.2e-05 2048 230 960 584064 85.2992 56.1664 1644.2 1675.71 3461.51 3461.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 0.001024 512 140 780 16128 0.40432 0.385024 8.68147 25.5643 35.1092 35.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1920 0.000256 1024 280 2460 72576 2.90806 3.52477 152.792 104.918 264.223 264.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1360 3.2e-05 4096 160 4200 576768 157.62 121.872 8548.34 3631.4 12459.5 12459.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 6.4e-05 2048 80 2400 303744 23.0707 28.3795 1093.35 838.939 1983.82 1983.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 3.2e-05 2048 310 2700 574464 86.3746 56.0108 2845.3 1676.36 4664.18 4664.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1440 0.000512 4096 450 6060 31296 6.61709 532.533 218.407 757.599 757.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 950 0.001024 512 205 240 13056 0.611392 0.360416 1.61258 22.5513 25.2356 25.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 0.001024 1024 170 420 15744 0.693888 4.75341 26.2869 31.7783 31.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.000128 1024 430 2520 122880 13.39 6.82022 306.34 208.514 535.221 535.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 3.2e-05 2048 230 960 583680 85.1252 55.9881 1030.22 1676.35 2847.82 2847.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 0.001024 512 140 780 16128 0.40704 0.387072 5.47757 25.6105 31.953 32.0266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1920 0.000256 1024 280 2460 72288 2.9113 3.52416 127.647 104.701 238.866 238.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1360 3.2e-05 4096 160 4200 576576 157.641 121.89 7042.08 3627.97 10949.8 10950
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 6.4e-05 2048 80 2400 303552 23.1124 28.3033 899.074 838.301 1788.87 1788.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 3.2e-05 2048 310 2700 574848 86.4547 56.0331 2342.7 1676.1 4161.42 4161.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1440 0.000512 4096 450 6060 31248 6.6129 438.51 216.297 661.467 661.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 950 0.001024 512 205 240 12672 0.611168 0.357792 1.57491 23.5079 26.1487 26.2533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 0.001024 1024 170 420 15696 0.69632 4.10829 26.2831 31.1295 31.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.000128 1024 430 2520 122112 13.3433 6.82336 249.352 207.503 477.179 477.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1850 3.2e-05 2048 230 960 582912 85.4088 56.1113 1315.54 1676.08 3133.28 3133.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 0.001024 512 140 780 15840 0.4056 0.387168 4.49648 25.5764 30.9358 31.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1920 0.000256 1024 280 2460 72192 2.90042 3.52774 117.038 104.518 228.068 228.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1360 3.2e-05 4096 160 4200 576000 157.553 121.951 6342.92 3645.01 10267.6 10267.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 6.4e-05 2048 80 2400 303360 23.1178 28.3546 807.871 849.804 1709.22 1709.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 3.2e-05 2048 310 2700 572928 86.5453 55.9645 2103.08 1674.43 3920.14 3920.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1440 0.000512 4096 450 6060 31104 6.59837 393.713 214.564 614.916 614.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 950 0.001024 512 205 240 13056 0.615488 0.365408 3.84598 23.6269 28.5515 28.6456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 0.001024 1024 170 420 15552 0.690656 3.69869 26.1526 30.5844 30.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.000128 1024 430 2520 119808 13.4248 6.79696 220.016 206.553 446.948 447.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1850 3.2e-05 2048 230 960 582144 85.3753 55.9495 1231.03 1674.57 3047.05 3047.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 0.001024 512 140 780 15744 0.407936 0.386016 3.76362 25.5444 30.1732 30.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1920 0.000256 1024 280 2460 72480 2.90963 3.53056 103.484 104.747 214.755 214.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1360 3.2e-05 4096 160 4200 576000 157.625 121.957 5494.29 3606.79 9380.9 9381.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 6.4e-05 2048 80 2400 303360 23.1055 28.3499 701.978 837.503 1591.01 1591.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 3.2e-05 2048 310 2700 574080 86.5471 56.0573 1828.91 1673.94 3645.59 3645.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1440 0.000512 4096 450 6060 31200 6.62419 342.811 215.249 564.728 564.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 950 0.001024 512 205 240 12480 0.62048 0.362496 3.8791 23.7178 28.6778 28.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 930 0.001024 1024 170 420 15600 0.693472 12.6997 26.2609 39.6965 39.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.000128 1024 430 2520 119040 13.4927 6.8096 190.495 206.424 417.381 417.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1850 3.2e-05 2048 230 960 581760 85.7593 56.0599 2784.4 1673.93 4600.29 4600.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 0.001024 512 140 780 15840 0.405824 0.386688 3.47533 25.5629 29.9032 29.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1920 0.000256 1024 280 2460 72800 2.92512 3.54496 222.03 105 333.585 333.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1360 3.2e-05 4096 160 4200 577024 158.204 122.034 13055.4 3610.61 16946.4 16946.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 6.4e-05 2048 80 2400 303744 23.1961 28.3375 1665.99 838.835 2556.44 2556.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 3.2e-05 2048 310 2700 574784 86.7862 56.0889 4340.28 1676.39 6159.68 6159.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1440 0.000512 4096 450 6060 31360 6.61712 815.213 217.809 1039.69 1039.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 950 0.001024 512 205 240 12992 0.616352 0.360736 2.39805 23.8363 27.3139 27.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 0.001024 1024 170 420 15792 0.696768 7.41062 26.2947 34.4467 34.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.000128 1024 430 2520 124544 13.4213 6.8488 469.497 209.466 699.399 699.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 3.2e-05 2048 230 960 583744 85.5283 56.111 1567.05 1676.39 3385.22 3385.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 0.001024 512 140 780 16128 0.407072 0.387328 8.08272 25.5683 34.517 34.5948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1920 0.000256 1024 280 2460 72576 2.91021 3.52918 146.222 104.937 257.682 257.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1360 3.2e-05 4096 160 4200 576576 157.838 121.953 8246.46 3630 12156.5 12156.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 6.4e-05 2048 80 2400 303520 23.1145 28.3445 1049.65 838.584 1939.77 1939.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 3.2e-05 2048 310 2700 574336 86.5158 56.0538 2734.48 1676.74 4553.92 4554.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1440 0.000512 4096 450 6060 31248 6.61146 512.826 219.333 738.814 738.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 950 0.001024 512 205 240 12992 0.616352 0.361824 1.63002 23.6544 26.3582 26.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 0.001024 1024 170 420 15680 0.692768 4.73949 26.2186 31.6941 31.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.000128 1024 430 2520 123648 13.4596 6.83808 294.629 209.554 524.636 524.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 3.2e-05 2048 230 960 583296 85.3236 56.1365 996.894 1676.73 2815.21 2815.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 0.001024 512 140 780 15904 0.406624 0.385568 5.21978 25.5328 31.6159 31.6915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1920 0.000256 1024 280 2460 72576 2.92762 3.54509 127.249 105.014 238.818 238.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1360 3.2e-05 4096 160 4200 576576 158.035 121.986 6958.54 3628.09 10866.9 10867.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 6.4e-05 2048 80 2400 303408 23.1798 28.3546 886.521 838.431 1776.56 1776.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 3.2e-05 2048 310 2700 573888 86.6627 56.049 2307.46 1674.67 4124.98 4125.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1440 0.000512 4096 450 6060 31248 6.61914 433.875 218.38 658.917 658.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 950 0.001024 512 205 240 12096 0.612832 0.354112 1.6073 22.3789 25.0545 25.1569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 0.001024 1024 170 420 15624 0.694272 4.01408 26.2205 30.9709 31.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.000128 1024 430 2520 123648 13.5009 6.83994 249.462 209.631 479.59 479.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 3.2e-05 2048 230 960 581952 85.548 56.0452 843.053 1674.64 2659.42 2659.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 0.001024 512 140 780 15792 0.40624 0.383616 4.33056 25.502 30.6951 30.7739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1920 0.000256 1024 280 2460 72128 2.89792 3.52042 113.182 104.403 224.086 224.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1360 3.2e-05 4096 160 4200 576128 157.542 121.962 6101.73 3630.83 10012.3 10012.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 6.4e-05 2048 80 2400 303296 23.0774 28.3139 779.826 838.27 1669.56 1669.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 3.2e-05 2048 310 2700 573440 86.3786 56.1583 2025.93 1673.4 3842 3842.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1440 0.000512 4096 450 6060 31136 6.61094 379.109 216.858 602.621 602.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 950 0.001024 512 205 240 12544 0.610112 0.354304 1.41594 22.3679 24.8469 24.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 0.001024 1024 170 420 15456 0.69136 3.70336 26.0532 30.4887 30.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.000128 1024 430 2520 121856 13.3349 6.81574 215.077 207.138 442.525 442.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 3.2e-05 2048 230 960 582400 85.1882 55.9177 742.248 1673.41 2556.89 2557.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 0.001024 512 140 780 15680 0.40832 0.38672 3.80883 25.6025 30.2773 30.3493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1920 0.000256 1024 280 2460 72240 2.9311 3.54509 101.533 105.016 213.108 213.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1360 3.2e-05 4096 160 4200 575680 158.215 122.094 5379.94 3611.05 9271.53 9271.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 6.4e-05 2048 80 2400 302960 23.1756 28.3349 685.487 838.313 1575.39 1575.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 3.2e-05 2048 310 2700 571200 86.8984 56.1746 1782.6 1672.4 3598.22 3598.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1440 0.000512 4096 450 6060 31080 6.61709 334.306 216.803 557.77 557.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 950 0.001024 512 205 240 12320 0.621152 0.362048 1.32982 23.6201 26.0372 26.1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 0.001024 1024 170 420 15400 0.692384 3.12435 26.0737 29.9328 29.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.000128 1024 430 2520 120960 13.2213 6.80582 189.659 204.979 414.826 414.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1850 3.2e-05 2048 230 960 580160 85.8352 56.0517 1102.21 1672.4 2916.64 2916.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 0.001024 512 140 780 15680 0.40784 0.385024 3.42618 25.4981 29.7902 29.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1920 0.000256 1024 280 2460 72704 2.90816 3.53107 206.696 104.779 317.995 318.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1360 3.2e-05 4096 160 4200 577024 157.631 121.851 12282.9 3627.82 16190.5 16190.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 6.4e-05 2048 80 2400 303616 23.1055 28.2829 1579.93 837.88 2469.27 2469.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 3.2e-05 2048 310 2700 574976 86.4337 56.0087 4090.76 1675.46 5908.8 5908.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1440 0.000512 4096 450 6060 31360 6.62938 735.094 217.45 959.218 959.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 950 0.001024 512 205 240 13312 0.618304 0.362912 2.47917 23.7809 27.3404 27.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 0.001024 1024 170 420 15808 0.694272 7.00211 26.3055 34.0447 34.1035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.000128 1024 430 2520 123904 13.3882 6.83059 432.402 208.958 661.742 661.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 3.2e-05 2048 230 960 584192 85.2591 56.0636 1492.24 1675.4 3309.09 3309.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 0.001024 512 140 780 16128 0.40768 0.39152 7.69699 25.6177 34.1876 34.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1920 0.000256 1024 280 2460 72448 2.90886 3.5287 143.041 104.675 254.233 254.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1360 3.2e-05 4096 160 4200 576512 157.71 121.879 8382.58 3627.77 12290.2 12290.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 6.4e-05 2048 80 2400 303616 23.1094 28.2852 1070.03 837.853 1959.36 1959.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 3.2e-05 2048 310 2700 574464 86.3749 56.0484 2772.34 1675.24 4590.14 4590.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1440 0.000512 4096 450 6060 31232 6.61094 492.977 216.019 715.651 715.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 950 0.001024 512 205 240 12800 0.608736 0.357568 1.68915 23.4353 26.1883 26.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 0.001024 1024 170 420 15744 0.697536 4.80163 26.3034 31.8477 31.9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.000128 1024 430 2520 122880 13.48 6.83008 283.21 209.004 512.68 512.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 3.2e-05 2048 230 960 583680 85.2486 55.9985 1024.34 1675.23 2840.95 2841.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 0.001024 512 140 780 15872 0.404224 0.386944 5.03603 25.4892 31.3917 31.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1920 0.000256 1024 280 2460 72192 2.90189 3.52461 122.832 104.447 233.787 233.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1360 3.2e-05 4096 160 4200 576000 157.55 121.903 6936.33 3629.56 10845.6 10845.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 6.4e-05 2048 80 2400 303360 23.1076 28.2946 888.171 837.947 1777.6 1777.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 3.2e-05 2048 310 2700 572928 86.5336 55.9404 2293.57 1673.24 4109.43 4109.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1440 0.000512 4096 450 6060 31104 6.59866 405.91 215.467 628.022 628.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 950 0.001024 512 205 240 13056 0.618688 0.361088 1.39123 23.6189 26.0892 26.1929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 0.001024 1024 170 420 15552 0.692224 4.12262 26.1375 30.995 31.0535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.000128 1024 430 2520 119808 13.4322 6.79824 228.968 206.412 455.766 455.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 3.2e-05 2048 230 960 582144 85.3177 56.0854 848.364 1673.36 2663.26 2663.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 0.001024 512 140 780 15744 0.405344 0.385024 4.15366 25.5309 30.5459 30.6185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1920 0.000256 1024 280 2460 72192 2.91357 3.53629 104.522 104.877 215.929 216.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1360 3.2e-05 4096 160 4200 576512 157.587 121.966 6360.76 3611.81 10252.4 10252.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 6.4e-05 2048 80 2400 303104 23.1137 28.2755 816.784 837.1 1705.35 1705.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 3.2e-05 2048 310 2700 573440 86.4525 56.0968 2104.31 1676.24 3923.24 3923.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1440 0.000512 4096 450 6060 30976 6.5777 360.901 216.489 584.013 584.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 950 0.001024 512 205 240 12288 0.601088 0.354272 1.40333 23.1124 25.5694 25.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 930 0.001024 1024 170 420 15616 0.69632 3.95453 26.3099 31.0009 31.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.000128 1024 430 2520 122880 13.4997 6.8272 210.614 209.244 440.347 440.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 3.2e-05 2048 230 960 583680 85.2436 56.1377 791.26 1676.28 2609.06 2609.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 0.001024 512 140 780 15360 0.404064 0.380736 3.89482 25.4053 30.1559 30.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1920 0.000256 1024 280 2460 71680 2.90256 3.5167 102.704 104.448 213.653 213.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1360 3.2e-05 4096 160 4200 576000 157.815 122.114 5814.49 3634.01 9728.65 9728.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 6.4e-05 2048 80 2400 302720 23.1363 28.2767 741.548 837.086 1630.13 1630.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 3.2e-05 2048 310 2700 573440 86.4555 56.0252 1926.07 1676.33 3745.02 3745.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1440 0.000512 4096 450 6060 31040 6.61459 333.583 215.085 555.325 555.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 950 0.001024 512 205 240 12800 0.622592 0.36304 1.60362 23.8306 26.5232 26.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 930 0.001024 1024 170 420 15360 0.691936 3.2455 26.0514 30.0315 30.0851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.000128 1024 430 2520 117760 13.5812 6.7977 186.239 206.588 413.365 413.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 3.2e-05 2048 230 960 583680 85.2529 55.99 719.608 1676.33 2537.32 2537.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 0.001024 512 140 780 15360 0.407648 0.387712 3.78096 25.6194 30.2694 30.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1920 0.000256 1024 280 2432 73024 2.9143 3.53558 179.351 104.886 290.773 290.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1360 3.2e-05 4096 160 4224 576896 158.083 122.148 10716.9 3624.46 14621.8 14622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 6.4e-05 2048 80 2368 303808 23.0973 28.373 1347.86 838.139 2237.55 2237.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 3.2e-05 2048 310 2688 574464 86.4619 56.0174 3543.76 1675.8 5362.17 5362.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1440 0.000512 4096 450 6080 31360 6.62541 668.336 219.712 894.72 894.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 950 0.001024 512 205 256 12800 0.617312 0.365248 3.15053 24.1767 28.4128 28.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 930 0.001024 1024 170 384 16128 0.698464 8.95283 26.2722 35.9648 36.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.000128 1024 430 2560 125440 13.331 6.82941 389.035 209.571 618.929 619.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1850 3.2e-05 2048 230 960 582144 86.0923 55.9921 2331.18 1675.73 4149.14 4149.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 0.001024 512 140 768 16128 0.407264 0.391168 6.3488 25.5982 32.8167 32.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1920 0.000256 1024 280 2432 72832 2.90816 3.5303 122.578 104.875 233.977 234.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1360 3.2e-05 4096 160 4224 576768 158.257 122.138 6870.61 3614.08 10765.3 10765.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1590 6.4e-05 2048 80 2368 303616 23.1295 28.3136 863.182 838.804 1753.5 1753.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1850 3.2e-05 2048 310 2688 573952 86.4889 56.0191 2269.24 1676.96 4088.84 4088.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1440 0.000512 4096 450 6080 31296 6.61299 429.045 216.375 652.076 652.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 950 0.001024 512 205 256 12800 0.619232 0.362816 3.11056 23.9307 28.1252 28.2237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 930 0.001024 1024 170 384 16064 0.693184 8.86374 26.2588 35.8587 35.9157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 0.000128 1024 430 2560 124928 13.3001 6.83286 249.264 209.154 478.719 478.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1850 3.2e-05 2048 230 960 581632 86.294 55.9603 2325.64 1676.94 4144.97 4145.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 0.001024 512 140 768 16128 0.407584 0.388864 4.15306 25.6332 30.6547 30.7307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1920 0.000256 1024 280 2432 72768 2.9079 3.52816 104.44 104.91 215.864 215.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1360 3.2e-05 4096 160 4224 576768 158.001 122.106 5669.93 3612.77 9563.03 9563.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1590 6.4e-05 2048 80 2368 303744 23.0789 28.287 715.753 838.892 1606.08 1606.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1850 3.2e-05 2048 310 2688 573696 86.3416 56.0581 1877.32 1676.17 3696.03 3696.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1440 0.000512 4096 450 6080 31296 6.61517 353.642 216.916 577.217 577.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 950 0.001024 512 205 256 12288 0.61664 0.362784 3.04122 23.6744 27.7933 27.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 930 0.001024 1024 170 384 16032 0.694624 8.8281 26.2564 35.8213 35.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 0.000128 1024 430 2560 124416 13.2521 6.82189 206.41 208.483 435.131 435.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1850 3.2e-05 2048 230 960 581376 86.2062 56.0378 2324.46 1676.17 4143.01 4143.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 0.001024 512 140 768 15936 0.407552 0.390656 3.45667 25.6114 29.9375 30.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1920 0.000256 1024 280 2432 72704 2.91021 3.53075 93.8652 104.693 205.079 205.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1360 3.2e-05 4096 160 4224 576512 158.162 122.122 4901.92 3629.48 8811.92 8812.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1590 6.4e-05 2048 80 2368 303616 23.114 28.3231 615.074 838.187 1504.78 1504.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1850 3.2e-05 2048 310 2688 573440 86.5302 56.0388 1614.43 1675.53 3432.67 3432.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1440 0.000512 4096 450 6080 31232 6.61936 304.204 214.579 525.449 525.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 950 0.001024 512 205 256 12288 0.610784 0.354752 3.03472 23.5157 27.618 27.7135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 930 0.001024 1024 170 384 16000 0.69344 8.79654 26.2311 35.762 35.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 0.000128 1024 430 2560 124928 13.3183 6.83213 177.862 209.041 407.216 407.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1850 3.2e-05 2048 230 960 581632 86.2871 55.9823 2314.99 1675.53 4132.93 4133.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 0.001024 512 140 768 15872 0.405888 0.384 2.94294 25.4914 29.2949 29.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1920 0.000256 1024 280 2432 72960 2.92643 3.54915 239.472 104.998 351.029 351.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1360 3.2e-05 4096 160 4224 576960 158.729 122.385 14342.7 3613.1 18237.2 18237.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 6.4e-05 2048 80 2368 303760 23.1834 28.3628 1808.74 838.731 2699.09 2699.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 3.2e-05 2048 310 2688 574720 86.7239 56.1172 4755.78 1677.55 6576.31 6576.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1440 0.000512 4096 450 6080 31360 6.62422 897.839 220.566 1125.07 1125.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 950 0.001024 512 205 256 12800 0.619264 0.364352 2.71469 23.9284 27.7293 27.8281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 0.001024 1024 170 384 16120 0.700128 7.45194 26.2943 34.4875 34.5443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.000128 1024 430 2560 125440 13.3805 6.84198 526.05 209.781 756.213 756.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1850 3.2e-05 2048 230 960 582400 85.7616 56.1218 2068.68 1677.55 3888.26 3888.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 0.001024 512 140 768 16080 0.407552 0.38912 8.81235 25.6046 35.2863 35.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1920 0.000256 1024 280 2432 72800 2.9167 3.53091 152.481 104.829 263.84 263.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1360 3.2e-05 4096 160 4224 576640 158.245 122.257 8700.09 3612.19 12593 12593.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 6.4e-05 2048 80 2368 303680 23.1184 28.3238 1099.84 838.455 1989.82 1989.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 3.2e-05 2048 310 2688 574080 86.4582 56.1132 2888.15 1676.58 4707.44 4707.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1440 0.000512 4096 450 6080 31280 6.60966 542.543 216.789 765.986 766.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 950 0.001024 512 205 256 12480 0.618784 0.35968 4.37152 23.6629 29.1081 29.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 0.001024 1024 170 384 16080 0.694432 4.54611 26.2916 31.574 31.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.000128 1024 430 2560 125440 13.3653 6.83952 321.644 209.812 551.813 551.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1850 3.2e-05 2048 230 960 581760 85.5674 56.1176 1564.33 1676.59 3382.73 3382.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 0.001024 512 140 768 16000 0.40704 0.388608 5.47395 25.5786 31.9195 31.9946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1920 0.000256 1024 280 2432 72720 2.92272 3.54157 127.314 104.917 238.778 238.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1360 3.2e-05 4096 160 4224 576480 158.693 122.388 7218.49 3626.91 11126.7 11126.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 6.4e-05 2048 80 2368 303600 23.1852 28.4436 909.946 837.766 1799.42 1799.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 3.2e-05 2048 310 2688 573120 86.8008 56.2421 2384.34 1673.99 4201.51 4201.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1440 0.000512 4096 450 6080 31200 6.60909 449.407 217.302 673.362 673.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 950 0.001024 512 205 256 12480 0.620064 0.360672 4.32518 23.6438 29.0448 29.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 930 0.001024 1024 170 384 15960 0.69472 11.7439 26.1666 38.6482 38.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.000128 1024 430 2560 124800 13.3391 6.88483 262.82 208.86 492.066 492.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1850 3.2e-05 2048 230 960 580800 85.878 56.0734 1368.82 1673.99 3184.9 3185.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 0.001024 512 140 768 15840 0.403936 0.38704 4.32294 25.46 30.6467 30.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1920 0.000256 1024 280 2432 72640 2.90752 3.52611 114.602 104.646 225.763 225.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1360 3.2e-05 4096 160 4224 576640 157.933 122.116 6195.82 3628.99 10105.1 10105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 6.4e-05 2048 80 2368 303680 23.0739 28.3039 781.492 838.29 1671.24 1671.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 3.2e-05 2048 310 2688 573440 86.4114 55.9698 2050.41 1675.59 3868.52 3868.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1440 0.000512 4096 450 6080 31200 6.6095 385.32 214.582 606.557 606.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 950 0.001024 512 205 256 12160 0.62048 0.364544 4.10934 24.7564 29.949 30.0421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 930 0.001024 1024 170 384 16000 0.695072 12.539 26.2725 39.5485 39.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.000128 1024 430 2560 122880 13.156 6.80141 223.47 206.337 449.924 450.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1850 3.2e-05 2048 230 960 581120 85.6851 55.9717 2952.53 1675.58 4769.9 4770.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 0.001024 512 140 768 15680 0.405568 0.384384 3.97069 25.5123 30.3431 30.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1920 0.000256 1024 280 2432 72400 2.91226 3.53296 103.302 104.47 214.303 214.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1360 3.2e-05 4096 160 4224 576800 158.944 122.508 5673.46 3629.16 9584.3 9584.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1590 6.4e-05 2048 80 2368 303200 23.179 28.3508 713.524 837.405 1602.53 1602.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1850 3.2e-05 2048 310 2688 572800 86.8658 56.1883 1874.59 1673.83 3691.62 3691.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1440 0.000512 4096 450 6080 31200 6.62163 352.302 217.76 576.73 576.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 950 0.001024 512 205 256 12000 0.627744 0.363776 4.36221 23.7377 29.1936 29.2928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 930 0.001024 1024 170 384 15800 0.690176 12.3863 26.0542 39.1743 39.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 0.000128 1024 430 2560 121600 13.3213 6.81437 202.192 206.367 428.86 428.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1850 3.2e-05 2048 230 960 580800 86.0123 56.0984 3139.66 1673.93 4955.85 4955.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 0.001024 512 140 768 15600 0.407744 0.387008 3.35322 25.5391 29.7624 29.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1920 0.000256 1024 280 2432 72960 2.91174 3.5328 222.891 104.898 334.318 334.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1360 3.2e-05 4096 160 4224 576768 158.208 122.305 13207.4 3644.58 17132.7 17132.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 6.4e-05 2048 80 2368 303744 23.126 28.3237 1675.71 854.18 2581.42 2581.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 3.2e-05 2048 310 2688 574464 86.5273 56.0604 4405.97 1675.93 6224.63 6224.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1440 0.000512 4096 450 6080 31344 6.61632 824.756 218.244 1049.66 1049.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 950 0.001024 512 205 256 12672 0.61984 0.362976 2.44224 22.8971 26.4202 26.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 0.001024 1024 170 384 16128 0.697792 6.91952 26.3004 33.9591 34.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.000128 1024 430 2560 125184 13.335 6.83709 489.245 209.307 718.882 719.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 3.2e-05 2048 230 960 582144 85.5778 56.2074 1608.39 1685.39 3435.7 3435.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 0.001024 512 140 768 16032 0.405504 0.388608 8.16122 25.5664 34.5958 34.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1920 0.000256 1024 280 2432 72768 2.90822 3.53219 146.778 104.827 258.13 258.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1360 3.2e-05 4096 160 4224 576768 157.966 122.128 8270.05 3628.53 12178.9 12179.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 6.4e-05 2048 80 2368 303744 23.081 28.3914 1047.25 838.18 1936.98 1937.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 3.2e-05 2048 310 2688 573696 86.3452 55.9445 2747.3 1675.02 4564.76 4564.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1440 0.000512 4096 450 6080 31296 6.61914 513.404 216.76 736.829 736.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 950 0.001024 512 205 256 12288 0.617856 0.360448 1.64298 23.6655 26.3861 26.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 0.001024 1024 170 384 16032 0.690848 4.31293 26.2312 31.2782 31.3351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.000128 1024 430 2560 124416 13.2522 6.82038 303.34 208.327 531.9 532.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 3.2e-05 2048 230 960 581376 85.4178 55.9475 1005.59 1674.95 2822.04 2822.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 0.001024 512 140 768 15936 0.406144 0.384992 5.16544 25.5975 31.6262 31.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1920 0.000256 1024 280 2432 72576 2.91389 3.52858 121.461 104.714 232.7 232.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1360 3.2e-05 4096 160 4224 576000 158.12 122.267 6803.07 3631.57 10715.3 10715.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 6.4e-05 2048 80 2368 303552 23.1043 28.3824 859.899 838.453 1749.91 1749.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 3.2e-05 2048 310 2688 573696 86.498 56.1152 2253.81 1676.41 4072.96 4073.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1440 0.000512 4096 450 6080 31248 6.61805 424.45 217.967 649.077 649.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 950 0.001024 512 205 256 12096 0.616864 0.357984 1.44592 23.5824 26.1033 26.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 0.001024 1024 170 384 15984 0.693632 3.52547 26.2516 30.5138 30.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.000128 1024 430 2560 122112 13.3548 6.81984 242.955 207.516 470.801 470.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1850 3.2e-05 2048 230 960 581760 85.6476 56.081 1305.47 1676.5 3123.83 3123.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 0.001024 512 140 768 15840 0.40432 0.387456 4.2385 25.5769 30.6799 30.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1920 0.000256 1024 280 2432 72192 2.90202 3.52394 110.718 104.45 221.677 221.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1360 3.2e-05 4096 160 4224 576000 158.059 122.143 6011.77 3612.07 9904.27 9904.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 6.4e-05 2048 80 2368 303360 23.1176 28.2784 757.215 838.082 1646.77 1646.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 3.2e-05 2048 310 2688 572928 86.5102 55.9059 1986.51 1673.21 3802.27 3802.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1440 0.000512 4096 450 6080 31104 6.59661 373.678 217.159 597.476 597.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 950 0.001024 512 205 256 12288 0.62224 0.363104 3.71594 23.6924 28.4921 28.5894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 0.001024 1024 170 384 15936 0.694272 3.31981 26.2352 30.2909 30.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.000128 1024 430 2560 122880 13.1823 6.79686 215.455 206.414 442.003 442.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1850 3.2e-05 2048 230 960 580608 85.6494 55.9186 1211.81 1673.21 3026.73 3026.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 0.001024 512 140 768 15744 0.405504 0.386944 3.62333 25.5361 30.0236 30.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1920 0.000256 1024 280 2432 72480 2.91638 3.52758 99.8281 104.841 211.198 211.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1360 3.2e-05 4096 160 4224 576000 158.124 122.202 5309.95 3628.65 9219.15 9219.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 6.4e-05 2048 80 2368 303360 23.1053 28.3689 669.99 838.26 1559.8 1559.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 3.2e-05 2048 310 2688 572160 86.657 56.0312 1757.05 1675.53 3575.41 3575.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1440 0.000512 4096 450 6080 30960 6.56083 328.518 216.912 552.034 552.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 950 0.001024 512 205 256 12480 0.620736 0.361696 3.95578 23.6584 28.6954 28.7893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 930 0.001024 1024 170 384 15840 0.693536 10.5312 26.1847 37.452 37.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.000128 1024 430 2560 122880 13.1816 6.8137 191.372 206.627 418.155 418.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1850 3.2e-05 2048 230 960 579840 85.8154 56.1289 1144.43 1675.53 2962.04 2962.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 0.001024 512 140 768 15840 0.407552 0.387168 3.3217 25.5795 29.7674 29.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1920 0.000256 1024 280 2432 72912 2.92736 3.5408 209.656 105.013 321.218 321.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1360 3.2e-05 4096 160 4224 576800 158.851 122.386 12392.5 3612.27 16286.2 16286.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 6.4e-05 2048 80 2368 303632 23.1875 28.3364 1562.15 838.817 2452.57 2452.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 3.2e-05 2048 310 2688 573888 86.7671 56.5115 4102.38 1676.71 5922.5 5922.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1440 0.000512 4096 450 6080 31360 6.62323 774.034 216.05 996.756 996.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 950 0.001024 512 205 256 12544 0.620256 0.361952 2.4319 23.6951 27.2071 27.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 0.001024 1024 170 384 16128 0.695232 6.49504 26.329 33.5624 33.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.000128 1024 430 2560 125440 13.3605 6.84349 453.869 209.489 683.721 683.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 3.2e-05 2048 230 960 581952 85.8292 56.0968 1499.7 1676.79 3318.56 3318.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 0.001024 512 140 768 16016 0.406272 0.387072 7.61725 25.5715 34.0556 34.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1920 0.000256 1024 280 2432 72800 2.9143 3.53078 140.113 104.843 251.482 251.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1360 3.2e-05 4096 160 4224 576576 158.21 122.246 7900.69 3626.54 11807.9 11808.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 6.4e-05 2048 80 2368 303520 23.1226 28.3625 993.935 837.808 1883.3 1883.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 3.2e-05 2048 310 2688 573440 86.5978 56.0599 2607.17 1675.52 4425.48 4425.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1440 0.000512 4096 450 6080 31248 6.61418 491.652 217.65 715.959 716.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 950 0.001024 512 205 256 12544 0.617504 0.362048 1.65674 23.72 26.4564 26.5584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 0.001024 1024 170 384 16016 0.694272 4.19094 26.2306 31.159 31.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.000128 1024 430 2560 125440 13.3102 6.83827 288.759 209.359 518.429 518.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 3.2e-05 2048 230 960 581504 85.6001 56.111 965.52 1675.33 2782.69 2782.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 0.001024 512 140 768 15904 0.405216 0.385024 5.00822 25.5263 31.3957 31.4717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1920 0.000256 1024 280 2432 72576 2.92454 3.54304 119.836 105.018 231.405 231.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1360 3.2e-05 4096 160 4224 575904 158.924 122.417 6678.06 3631.76 10591.4 10591.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 6.4e-05 2048 80 2368 303408 23.1895 28.3546 843.362 838.443 1733.43 1733.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 3.2e-05 2048 310 2688 572544 86.8036 56.048 2208.37 1674.67 4026.03 4026.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1440 0.000512 4096 450 6080 31248 6.62883 416.939 217.964 641.582 641.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 950 0.001024 512 205 256 12096 0.6128 0.354464 1.63552 23.4709 26.1737 26.2779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 0.001024 1024 170 384 15960 0.694272 3.66592 26.2575 30.6583 30.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.000128 1024 430 2560 123648 13.5226 6.84435 242.254 209.638 472.419 472.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 3.2e-05 2048 230 960 580608 85.8283 56.2283 815.551 1674.8 2632.55 2632.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 0.001024 512 140 768 15792 0.405504 0.382976 4.15382 25.4974 30.5133 30.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1920 0.000256 1024 280 2432 72128 2.90352 3.51638 107.481 104.367 218.348 218.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1360 3.2e-05 4096 160 4224 576128 158.233 122.259 5853.59 3610.94 9745.25 9745.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 6.4e-05 2048 80 2368 303296 23.0835 28.2965 738.45 837.997 1627.91 1627.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 3.2e-05 2048 310 2688 571648 86.5242 55.9494 1934.41 1672.68 3749.71 3749.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1440 0.000512 4096 450 6080 31136 6.61936 363.209 215.31 585.185 585.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 950 0.001024 512 205 256 11648 0.617856 0.354496 1.43741 23.4927 26.0007 26.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 0.001024 1024 170 384 15904 0.69312 3.3384 26.226 30.3004 30.3576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.000128 1024 430 2560 121856 13.3228 6.81398 208.697 207.063 436.059 436.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 3.2e-05 2048 230 960 580608 89.4483 55.9582 720.732 1672.68 2538.96 2539.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 0.001024 512 140 768 15680 0.409312 0.386688 3.66346 25.5982 30.1306 30.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1920 0.000256 1024 280 2432 72240 2.92518 3.54304 97.985 104.985 209.524 209.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1360 3.2e-05 4096 160 4224 575680 158.694 122.339 5192.81 3610.11 9084.19 9084.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 6.4e-05 2048 80 2368 302960 23.1875 28.3473 653.789 837.986 1543.39 1543.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 3.2e-05 2048 310 2688 571200 86.8449 55.9938 1715.22 1671.92 3530.11 3530.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1440 0.000512 4096 450 6080 31080 6.61888 322.824 217.381 546.869 546.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 950 0.001024 512 205 256 12320 0.622368 0.360864 1.35952 23.6919 26.1375 26.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 0.001024 1024 170 384 15680 0.688672 2.68464 26.0207 29.4355 29.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.000128 1024 430 2560 120960 13.2204 6.80115 184.435 204.916 409.54 409.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1850 3.2e-05 2048 230 960 580160 85.7728 55.9877 1095.47 1671.9 2909.26 2909.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 0.001024 512 140 768 15680 0.40656 0.386816 3.2313 25.5024 29.6031 29.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1920 0.000256 1024 280 2432 72832 2.90646 3.52605 201.324 104.852 312.689 312.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1360 3.2e-05 4096 160 4224 576768 158.191 122.153 12220.4 3631.75 16132.7 16132.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 6.4e-05 2048 80 2368 303616 23.1094 28.2764 1554.72 838.599 2444.79 2444.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 3.2e-05 2048 310 2688 573952 86.5188 55.9575 4072.36 1676.55 5891.52 5891.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1440 0.000512 4096 450 6080 31296 6.61718 741.097 217.1 964.862 964.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 950 0.001024 512 205 256 12800 0.622688 0.364672 2.36176 24.0095 27.4594 27.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 0.001024 1024 170 384 16064 0.696064 6.60301 26.2492 33.5964 33.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.000128 1024 430 2560 124928 13.2985 6.824 438.75 209.105 668.145 668.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 3.2e-05 2048 230 960 581632 85.6146 56.1342 1505.64 1676.54 3324.07 3324.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 0.001024 512 140 768 16128 0.410368 0.390752 7.58915 25.6338 34.0967 34.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1920 0.000256 1024 280 2432 72704 2.9096 3.5296 138.025 104.666 249.215 249.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1360 3.2e-05 4096 160 4224 576512 158.114 122.119 8193.53 3627.53 12101.5 12101.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 6.4e-05 2048 80 2368 303616 23.1058 28.3121 1035.98 837.792 1925.26 1925.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 3.2e-05 2048 310 2688 573440 86.5045 55.982 2701.16 1675.13 4518.91 4519.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1440 0.000512 4096 450 6080 31232 6.61094 479.972 215.595 702.223 702.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 950 0.001024 512 205 256 12288 0.612 0.3584 1.72371 23.5172 26.3095 26.4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 0.001024 1024 170 384 16000 0.69504 4.57078 26.2225 31.5298 31.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.000128 1024 430 2560 124928 13.3176 6.83616 283.681 208.993 512.987 513.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 3.2e-05 2048 230 960 581632 85.5697 56.0031 1014.13 1675.14 2830.97 2831.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 0.001024 512 140 768 15872 0.406976 0.383168 4.84259 25.49 31.1951 31.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1920 0.000256 1024 280 2432 72192 2.90202 3.52307 117.455 104.53 228.49 228.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1360 3.2e-05 4096 160 4224 576000 158.057 122.169 6781.73 3632.5 10694.7 10694.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 6.4e-05 2048 80 2368 303360 23.1213 28.3034 859.502 838.701 1749.71 1749.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 3.2e-05 2048 310 2688 572928 86.5359 56.1845 2239.85 1674.55 4057.25 4057.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1440 0.000512 4096 450 6080 31104 6.60429 394.516 215.216 616.38 616.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 950 0.001024 512 205 256 12288 0.623744 0.362144 1.43686 23.7037 26.2236 26.3235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 0.001024 1024 170 384 15936 0.69536 3.81632 26.2531 30.8061 30.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.000128 1024 430 2560 122880 13.186 6.80131 230.129 206.714 456.982 457.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 3.2e-05 2048 230 960 580608 85.5738 55.9233 841.111 1674.53 2657.27 2657.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 0.001024 512 140 768 15744 0.405504 0.386848 4.06678 25.5474 30.482 30.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1920 0.000256 1024 280 2432 72704 2.9143 3.53126 107.869 104.956 219.352 219.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1360 3.2e-05 4096 160 4224 576512 158.501 122.309 6219.79 3614.79 10115.6 10115.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 6.4e-05 2048 80 2368 303104 23.1096 28.2871 786.276 837.91 1675.66 1675.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 3.2e-05 2048 310 2688 573440 86.4751 55.9862 2048.17 1677.46 3868.23 3868.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1440 0.000512 4096 450 6080 30976 6.57408 352.095 217.268 575.98 576.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 950 0.001024 512 205 256 11264 0.612 0.350208 1.44698 22.106 24.6151 24.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 930 0.001024 1024 170 384 15872 0.693184 3.53178 26.252 30.5201 30.5765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.000128 1024 430 2560 122880 13.5076 6.83312 207.36 209.407 437.265 437.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 3.2e-05 2048 230 960 581632 85.5422 56.0312 779.81 1677.51 2599.03 2599.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 0.001024 512 140 768 15360 0.401568 0.381408 3.71437 25.418 29.9891 30.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1920 0.000256 1024 280 2432 72320 2.90643 3.52454 99.6506 104.517 210.678 210.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1360 3.2e-05 4096 160 4224 576000 158.319 122.306 5705.55 3637.07 9623.47 9623.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 6.4e-05 2048 80 2368 302720 23.1426 28.3465 723.528 837.647 1612.74 1612.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 3.2e-05 2048 310 2688 573440 86.4303 56.035 1890 1677.45 3710.05 3710.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1440 0.000512 4096 450 6080 31040 6.61866 324.356 216.895 547.914 547.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 950 0.001024 512 205 256 11520 0.635008 0.362912 1.63178 22.776 25.5038 25.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 930 0.001024 1024 170 384 15680 0.692224 3.38717 26.0779 30.2 30.2562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.000128 1024 430 2560 122880 13.1923 6.80112 190.198 206.721 417.07 417.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 3.2e-05 2048 230 960 581120 85.5805 56.1185 715.78 1677.45 2535.05 2535.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 0.001024 512 140 768 15360 0.407104 0.387264 3.64269 25.6327 30.1414 30.2175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1920 0.000256 1024 280 2432 72192 2.9065 3.52691 93.0549 104.689 204.256 204.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1360 3.2e-05 4096 160 4224 574464 158.362 122.278 5374.8 3612.67 9268.33 9268.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 6.4e-05 2048 80 2368 302592 23.0894 28.2751 681.285 837.383 1570.1 1570.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 3.2e-05 2048 310 2688 571392 86.6284 55.9636 1775.7 1673.44 3591.86 3591.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1440 0.000512 4096 450 6080 30720 6.54941 294.84 217.192 518.625 518.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 950 0.001024 512 205 256 10752 0.618624 0.349888 1.45309 23.1895 25.7081 25.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 0.001024 1024 170 384 15744 0.694752 3.10755 26.235 30.0815 30.1378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.000128 1024 430 2560 122880 13.2007 6.80509 177.08 206.641 403.886 404.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1850 3.2e-05 2048 230 960 580608 85.7401 56.0435 1078.62 1673.5 2894.03 2894.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 0.001024 512 140 768 14592 0.397312 0.374944 3.03101 25.1523 29.0269 29.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1920 0.000256 1024 280 2432 73024 2.91286 3.53478 179.107 104.974 290.613 290.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1360 3.2e-05 4096 160 4224 575872 158.627 122.484 11152.1 3632.49 15066 15066.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1590 6.4e-05 2048 80 2432 303264 23.1199 28.3835 1386.34 839.045 2276.97 2277.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1850 3.2e-05 2048 310 2688 572544 86.8119 56.1759 3544.72 1677.48 5365.33 5365.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1440 0.000512 4096 450 6144 31312 6.63491 670.824 219.102 896.607 896.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 950 0.001024 512 205 256 11136 0.636224 0.363264 3.01504 24.0986 28.212 28.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 930 0.001024 1024 170 384 16160 0.698368 8.74701 26.3136 35.8025 35.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1420 0.000128 1024 430 2560 123392 13.5044 6.88394 384.778 209.754 615.083 615.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1850 3.2e-05 2048 230 1024 581760 86.2657 56.1951 2710.79 1677.43 4530.82 4530.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 910 0.001024 512 140 768 15712 0.407744 0.38912 6.30928 25.6234 32.8009 32.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1920 0.000256 1024 280 2432 73024 2.90816 3.5327 202.774 104.883 314.179 314.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1360 3.2e-05 4096 160 4224 575744 158.249 122.353 11932 3633.88 15846.7 15846.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 6.4e-05 2048 80 2432 303232 23.0837 28.4291 1562.77 838.126 2452.49 2452.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 3.2e-05 2048 310 2688 572416 86.5919 55.9902 3990.45 1675.82 5808.99 5809.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1440 0.000512 4096 450 6144 31296 6.62938 751.295 220.346 978.315 978.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 950 0.001024 512 205 256 11136 0.63568 0.364 3.03805 24.1702 28.3069 28.4016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 930 0.001024 1024 170 384 16128 0.700416 9.35936 26.2667 36.369 36.4238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.000128 1024 430 2560 123392 13.4785 6.84016 439.044 209.567 669.089 669.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1850 3.2e-05 2048 230 1024 581632 85.9469 56.0195 2634.87 1675.79 4452.77 4452.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 0.001024 512 140 768 15680 0.407232 0.387552 7.57274 25.6004 34.0396 34.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1920 0.000256 1024 280 2432 72832 2.90986 3.53395 137.742 104.874 249.137 249.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1360 3.2e-05 4096 160 4224 575744 158.447 122.375 7680.01 3637.92 11599 11599.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 6.4e-05 2048 80 2432 303104 23.106 28.3133 1006.1 838.627 1896.22 1896.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 3.2e-05 2048 310 2688 571904 86.6727 56.0847 2562.96 1677 4382.86 4382.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1440 0.000512 4096 450 6144 31232 6.61414 483.151 216.921 706.728 706.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 950 0.001024 512 205 256 11008 0.63952 0.364192 2.89952 24.0241 28.0239 28.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 930 0.001024 1024 170 384 16064 0.694688 9.26058 26.2542 36.25 36.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.000128 1024 430 2560 122880 13.477 6.8311 281.649 209.15 511.267 511.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1850 3.2e-05 2048 230 1024 581120 86.2209 55.9876 2618.24 1676.94 4437.53 4437.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 0.001024 512 140 768 15616 0.407232 0.389664 4.79184 25.6311 31.2925 31.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1920 0.000256 1024 280 2432 72768 2.90579 3.52646 116.229 104.817 227.561 227.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1360 3.2e-05 4096 160 4224 575616 158.15 122.371 6281.78 3634.4 10196.9 10197.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 6.4e-05 2048 80 2432 303168 23.0664 28.4621 820.471 838.198 1710.27 1710.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 3.2e-05 2048 310 2688 571392 86.5659 55.9545 2093.88 1674.76 3911.29 3911.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1440 0.000512 4096 450 6144 31200 6.62179 393.961 217.69 618.318 618.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 950 0.001024 512 205 256 10752 0.633728 0.35904 2.85562 23.8574 27.8031 27.9024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 930 0.001024 1024 170 384 16032 0.693536 9.24522 26.2286 36.2099 36.2658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 0.000128 1024 430 2560 121344 13.4951 6.82886 226.961 208.313 455.758 455.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1850 3.2e-05 2048 230 1024 580608 86.1246 56.116 2624.32 1674.88 4441.57 4441.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 0.001024 512 140 768 15552 0.407168 0.388832 4.05299 25.5996 30.5196 30.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1920 0.000256 1024 280 2432 72704 2.91344 3.52896 104.125 104.689 215.339 215.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1360 3.2e-05 4096 160 4224 575488 158.306 122.323 5612.36 3634.91 9528.12 9528.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1590 6.4e-05 2048 80 2432 303104 23.1055 28.3628 732.542 838.16 1622.25 1622.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1850 3.2e-05 2048 310 2688 571392 86.6376 56.0067 1871.31 1675.53 3689.62 3689.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1440 0.000512 4096 450 6144 31104 6.60845 351.363 216.422 574.438 574.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 950 0.001024 512 205 256 10240 0.630752 0.356352 2.78038 23.6774 27.5418 27.6338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 930 0.001024 1024 170 384 16000 0.692544 9.22227 26.23 36.1867 36.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 0.000128 1024 430 2560 122880 13.4825 6.82826 205.355 209.039 434.869 434.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1850 3.2e-05 2048 230 1024 580608 86.2677 56.064 2618.74 1675.51 4436.72 4436.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 0.001024 512 140 768 15360 0.40512 0.3864 3.46771 25.4954 29.8273 29.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1920 0.000256 1024 280 2432 72640 2.90563 3.52666 96.9981 104.727 208.239 208.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1360 3.2e-05 4096 160 4224 575360 158.119 122.397 5138.04 3619.27 9038.06 9038.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1590 6.4e-05 2048 80 2432 303040 23.1035 28.3505 669.867 838.849 1560.25 1560.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1850 3.2e-05 2048 310 2688 572160 86.5757 56.0641 1716.11 1676.84 3535.73 3535.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1440 0.000512 4096 450 6144 31040 6.60285 322.232 216.398 545.279 545.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 950 0.001024 512 205 256 10880 0.632544 0.361408 2.95718 23.8771 27.9292 28.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 930 0.001024 1024 170 384 16000 0.69632 9.22403 26.2932 36.2572 36.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 0.000128 1024 430 2560 120320 13.3561 6.79936 185.626 206.489 412.434 412.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1850 3.2e-05 2048 230 1024 581120 86.0015 56.0389 2623.31 1676.86 4442.36 4442.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 0.001024 512 140 768 15360 0.405568 0.386656 3.37933 25.5219 29.7674 29.8435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1920 0.000256 1024 280 2432 72192 2.90746 3.5257 91.3812 104.51 202.406 202.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1360 3.2e-05 4096 160 4224 575232 158.245 122.301 4750.15 3636.82 8667.74 8667.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1590 6.4e-05 2048 80 2432 302976 23.1218 28.2849 619.047 838.621 1509.15 1509.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1850 3.2e-05 2048 310 2688 569856 86.6877 56.0005 1579.87 1674.2 3396.9 3397.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1440 0.000512 4096 450 6144 31104 6.6167 298.231 216.645 521.537 521.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 950 0.001024 512 205 256 10752 0.636288 0.363904 2.91021 23.9319 27.9435 28.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 930 0.001024 1024 170 384 15936 0.692416 9.19373 26.254 36.1837 36.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 0.000128 1024 430 2560 119808 13.4307 6.79805 169.355 206.533 396.272 396.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1850 3.2e-05 2048 230 1024 579072 86.275 55.9245 2605.03 1674.19 4421.56 4421.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 0.001024 512 140 768 15360 0.40544 0.385024 3.35904 25.5468 29.7699 29.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1920 0.000256 1024 280 2432 72128 2.90358 3.52019 86.6109 104.477 197.59 197.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1360 3.2e-05 4096 160 4224 575232 158.384 122.366 4449.62 3638 8368.59 8368.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1590 6.4e-05 2048 80 2432 302848 23.071 28.3724 579.761 838.947 1470.23 1470.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1850 3.2e-05 2048 310 2688 569856 86.5553 56.0048 1481.54 1674.43 3298.67 3298.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1440 0.000512 4096 450 6144 30912 6.57811 278.034 213.709 498.366 498.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 950 0.001024 512 205 256 9856 0.634048 0.354368 2.7313 22.5281 26.348 26.4417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 930 0.001024 1024 170 384 15904 0.694272 9.19962 26.253 36.1901 36.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 0.000128 1024 430 2560 118272 13.6081 6.84237 158.248 207.288 386.15 386.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1850 3.2e-05 2048 230 1024 578816 86.2554 55.9903 2615.82 1674.58 4432.78 4432.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 0.001024 512 140 768 15232 0.407552 0.389088 2.63549 25.6099 29.1146 29.1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1920 0.000256 1024 280 2432 72704 2.9121 3.5287 83.5152 104.964 195.003 195.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1360 3.2e-05 4096 160 4224 575488 158.628 122.527 4242.03 3620.34 8143.75 8143.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1590 6.4e-05 2048 80 2432 302592 23.1281 28.3015 553.701 837.767 1442.97 1443.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1850 3.2e-05 2048 310 2688 571392 86.6 55.998 1415.07 1677.45 3235.25 3235.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1440 0.000512 4096 450 6144 30976 6.60691 265.658 216.622 488.931 488.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 950 0.001024 512 205 256 9216 0.626464 0.35072 2.54778 23.4292 27.0589 27.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 930 0.001024 1024 170 384 15872 0.694368 9.17658 26.2587 36.1705 36.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 0.000128 1024 430 2560 122880 13.5081 6.82816 156.445 209.404 386.348 386.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1850 3.2e-05 2048 230 1024 579584 86.4154 56.0497 2618.87 1677.47 4438.95 4439.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 0.001024 512 140 768 14848 0.4032 0.382624 2.80989 25.4174 29.0857 29.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1920 0.000256 1024 280 2460 72128 2.90406 3.51846 83.9582 104.385 194.848 194.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1360 3.2e-05 4096 160 4200 576128 157.524 121.998 4949.09 3630.36 8859.19 8859.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1590 6.4e-05 2048 80 2400 303296 23.0764 28.4099 523.465 838.167 1413.19 1413.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1850 3.2e-05 2048 310 2700 573440 86.4031 55.9309 1363 1673.05 3178.52 3178.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1440 0.000512 4096 450 6060 31136 6.6112 255.617 215.773 478.049 478.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 950 0.001024 512 205 240 12544 0.60992 0.354304 2.97091 23.4243 27.4589 27.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 930 0.001024 1024 170 420 15456 0.688128 9.77379 26.051 36.5571 36.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 0.000128 1024 430 2520 121856 13.3318 6.81779 144.785 207.107 372.2 372.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1850 3.2e-05 2048 230 960 582400 85.9438 56.0511 2392.87 1673.04 4208.05 4208.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 910 0.001024 512 140 780 15680 0.407392 0.387584 2.60339 25.597 29.068 29.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1920 0.000256 1024 280 2432 72128 2.90282 3.51846 80.2913 104.469 191.265 191.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1360 3.2e-05 4096 160 4224 576128 158.249 122.243 4050.57 3614.52 7945.82 7946.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1590 6.4e-05 2048 80 2368 303296 23.0774 28.3847 506.419 841.699 1399.66 1399.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1850 3.2e-05 2048 310 2688 571648 86.5012 55.9665 1332.67 1674.43 3149.7 3149.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1440 0.000512 4096 450 6080 31136 6.6089 251.785 217.62 476.059 476.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 950 0.001024 512 205 256 11648 0.614272 0.356096 2.90621 23.505 27.4859 27.5779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 930 0.001024 1024 170 384 15904 0.692864 8.74496 26.2497 35.7321 35.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 0.000128 1024 430 2560 121856 13.3351 6.81792 144.545 207.278 372.146 372.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1850 3.2e-05 2048 230 960 580608 86.1563 56.2156 2317.12 1674.3 4133.93 4134.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 910 0.001024 512 140 768 15680 0.405696 0.38864 2.55379 25.6102 29.031 29.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1920 0.000256 1024 280 2450 72240 2.92093 3.54637 83.8179 105.004 195.37 195.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1360 3.2e-05 4096 160 4200 575680 158.153 122.086 4991.19 3623.3 8894.95 8895.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1590 6.4e-05 2048 80 2400 302960 23.1773 28.4032 526.888 838.153 1416.7 1416.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1850 3.2e-05 2048 310 2700 571200 86.8444 56.0189 1367.94 1672.21 3183.15 3183.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1440 0.000512 4096 450 6050 31080 6.61306 256.847 217.77 481.273 481.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 950 0.001024 512 205 250 13440 0.61216 0.360928 3.21859 22.522 26.8131 26.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 930 0.001024 1024 170 400 15680 0.694624 9.14842 26.2083 36.0944 36.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 0.000128 1024 430 2550 120960 13.224 6.79936 146.897 204.956 372.034 372.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1850 3.2e-05 2048 230 950 582400 86.2068 56.0527 2366.49 1672.2 4181.09 4181.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 910 0.001024 512 140 750 15680 0.405312 0.383584 2.56912 25.4981 28.9317 29.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1920 0.000256 1024 280 2448 72240 2.93446 3.54093 83.0036 105.003 194.564 194.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1360 3.2e-05 4096 160 4224 575680 158.724 122.365 4957.86 3629.95 8869.12 8869.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1590 6.4e-05 2048 80 2400 302960 23.181 28.3343 522.672 838.137 1412.4 1412.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1850 3.2e-05 2048 310 2688 571200 86.8486 56.0129 1357.42 1672.2 3172.61 3172.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1440 0.000512 4096 450 6048 31080 6.61107 254.826 215.099 476.583 476.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 950 0.001024 512 205 240 13440 0.609952 0.360448 3.10691 23.5752 27.7528 27.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 930 0.001024 1024 170 384 15680 0.68816 9.08835 26.0291 35.8465 35.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 0.000128 1024 430 2544 120960 13.221 6.84032 145.568 204.957 370.74 370.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1850 3.2e-05 2048 230 960 584640 85.8943 56.0209 2411.04 1672.19 4225.29 4225.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 910 0.001024 512 140 768 15680 0.405088 0.38352 2.60813 25.4977 28.9659 29.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1920 0.000256 1024 280 2432 72704 2.91101 3.52704 91.178 104.79 202.487 202.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1360 3.2e-05 4096 160 4192 577024 157.757 121.754 5534.92 3629.25 9443.9 9444.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1590 6.4e-05 2048 80 2368 303872 23.1158 28.4731 595.938 838.972 1486.57 1486.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1850 3.2e-05 2048 310 2656 575488 86.4819 56.0401 1564.13 1677.14 3383.93 3384.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1440 0.000512 4096 450 6048 31232 6.6145 295.641 215.667 517.966 518.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 950 0.001024 512 205 224 13824 0.597952 0.357184 2.90502 22.6139 26.5765 26.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 930 0.001024 1024 170 384 16000 0.694272 8.93542 26.2556 35.928 35.9813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 0.000128 1024 430 2528 124928 13.3072 6.82557 171.585 209.245 401.116 401.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1850 3.2e-05 2048 230 960 586752 85.8248 56.0497 2289.03 1677.13 4108.16 4108.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 910 0.001024 512 140 736 16128 0.4032 0.38704 2.70422 25.5079 29.0744 29.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1920 0.000256 1024 280 2432 71040 2.87645 3.49133 125.012 103.865 235.326 235.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1360 3.2e-05 4096 160 4192 576000 157.645 121.847 7128.57 3613.13 11021.4 11021.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1590 6.4e-05 2048 80 2368 303360 23.0856 28.3607 899.091 843.23 1793.85 1793.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1850 3.2e-05 2048 310 2656 572160 86.2413 55.8486 2340.7 1675.95 4158.88 4159.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1440 0.000512 4096 450 6048 30720 6.56381 437.804 212.576 656.987 657.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 950 0.001024 512 205 224 11520 0.569184 0.333824 3.47037 22.4225 26.893 26.9848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 930 0.001024 1024 170 384 15360 0.6856 12.71 25.8617 39.2998 39.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 0.000128 1024 430 2528 122880 13.2184 6.80794 255.17 206.914 482.276 482.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1850 3.2e-05 2048 230 960 583680 85.0455 55.8909 3189.16 1675.3 5005.53 5005.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 910 0.001024 512 140 736 14400 0.394112 0.374688 4.02048 25.1073 29.9688 30.0428
