// Seed: 1771222300
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    id_6,
    input  logic id_2,
    input  wand  id_3,
    input  tri0  id_4
);
  always id_0 <= 1;
  wire id_7;
  wire id_8, id_9, id_10, id_11;
  module_0 modCall_1 (id_11);
  wire id_12;
  assign id_0 = id_2;
endmodule
macromodule module_2 (
    output uwire id_0,
    input wor id_1,
    output tri1 id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    output uwire id_8,
    input supply1 id_9,
    id_25,
    input tri id_10,
    input supply1 id_11,
    input tri1 id_12,
    output tri id_13,
    id_26,
    output tri0 id_14,
    input wand id_15,
    output tri id_16,
    output tri id_17,
    output tri0 id_18,
    id_27,
    input wor id_19,
    output wire id_20,
    output supply0 id_21,
    input tri0 id_22,
    input tri0 id_23
);
  always id_3 = id_12;
  module_0 modCall_1 (id_26);
endmodule
