Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jun 15 12:14:24 2020
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/axi_algorithm_timing_synth.rpt
| Design       : axi_algorithm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 4.133ns (72.099%)  route 1.599ns (27.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.973     0.973    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ap_clk
                         DSP48E1                                      r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     4.982 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p/P[0]
                         net (fo=1, unplaced)         0.800     5.782    sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/p_n_111
                         LUT2 (Prop_lut2_I0_O)        0.124     5.906 r  sweep_algorithm_DECM_U0/axi_algorithm_macfYi_U12/axi_algorithm_macfYi_DSP48_1_U/ram_reg_0_i_53__0/O
                         net (fo=1, unplaced)         0.800     6.705    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/d0[0]
                         RAMB36E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.924    10.924    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ap_clk
                         RAMB36E1                                     r  sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    10.152    sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_DdEe_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  3.447    




