

================================================================
== Synthesis Summary Report of 'multicycle_pipeline_ip'
================================================================
+ General Information: 
    * Date:           Mon Sep  9 18:44:23 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        multicycle_pipeline_ip
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |          Modules         |  Issue |       | Latency | Latency| Iteration|         | Trip |          |          |    |           |            |     |
    |          & Loops         |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF    |     LUT    | URAM|
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |+ multicycle_pipeline_ip  |  Timing|  -6.31|        -|       -|         -|        0|     -|    rewind|  36 (12%)|   -|  5630 (5%)|  8500 (15%)|    -|
    | o VITIS_LOOP_107_1       |       -|   7.30|        -|       -|        14|        2|     -|       yes|         -|   -|          -|           -|    -|
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 17            | 16     | 0        | BRAM=32           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ip_num              | 0x10   | 32    | W      | Data signal of ip_num            |                                                                      |
| s_axi_control | start_pc            | 0x18   | 32    | W      | Data signal of start_pc          |                                                                      |
| s_axi_control | data_ram_1          | 0x20   | 32    | W      | Data signal of data_ram          |                                                                      |
| s_axi_control | data_ram_2          | 0x24   | 32    | W      | Data signal of data_ram          |                                                                      |
| s_axi_control | nb_instruction      | 0x2c   | 32    | R      | Data signal of nb_instruction    |                                                                      |
| s_axi_control | nb_instruction_ctrl | 0x30   | 32    | R      | Control signal of nb_instruction | 0=nb_instruction_ap_vld                                              |
| s_axi_control | nb_cycle            | 0x3c   | 32    | R      | Data signal of nb_cycle          |                                                                      |
| s_axi_control | nb_cycle_ctrl       | 0x40   | 32    | R      | Control signal of nb_cycle       | 0=nb_cycle_ap_vld                                                    |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* BRAM
+-------------------+------------+---------------+
| Interface         | Data Width | Address Width |
+-------------------+------------+---------------+
| ip_data_ram_PORTA | 32         | 32            |
+-------------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------+
| Argument       | Direction | Datatype      |
+----------------+-----------+---------------+
| ip_num         | in        | unsigned int  |
| start_pc       | in        | unsigned int  |
| ip_code_ram    | in        | unsigned int* |
| ip_data_ram    | inout     | int*          |
| data_ram       | inout     | int*          |
| nb_instruction | out       | unsigned int* |
| nb_cycle       | out       | unsigned int* |
+----------------+-----------+---------------+

* SW-to-HW Mapping
+----------------+-------------------+-----------+----------+-----------------------------------------------+
| Argument       | HW Interface      | HW Type   | HW Usage | HW Info                                       |
+----------------+-------------------+-----------+----------+-----------------------------------------------+
| ip_num         | s_axi_control     | register  |          | name=ip_num offset=0x10 range=32              |
| start_pc       | s_axi_control     | register  |          | name=start_pc offset=0x18 range=32            |
| ip_code_ram    | s_axi_control     | memory    |          | name=ip_code_ram offset=65536 range=65536     |
| ip_data_ram    | ip_data_ram_PORTA | interface |          |                                               |
| data_ram       | m_axi_gmem        | interface |          | channel=0                                     |
| data_ram       | s_axi_control     | register  | offset   | name=data_ram_1 offset=0x20 range=32          |
| data_ram       | s_axi_control     | register  | offset   | name=data_ram_2 offset=0x24 range=32          |
| nb_instruction | s_axi_control     | register  |          | name=nb_instruction offset=0x2c range=32      |
| nb_instruction | s_axi_control     | register  |          | name=nb_instruction_ctrl offset=0x30 range=32 |
| nb_cycle       | s_axi_control     | register  |          | name=nb_cycle offset=0x3c range=32            |
| nb_cycle       | s_axi_control     | register  |          | name=nb_cycle_ctrl offset=0x40 range=32       |
+----------------+-------------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+--------------------------+-----------+-----------+---------+
| Name                                   | DSP | Pragma | Variable                 | Op        | Impl      | Latency |
+----------------------------------------+-----+--------+--------------------------+-----------+-----------+---------+
| + multicycle_pipeline_ip               | 0   |        |                          |           |           |         |
|   or_ln55_fu_15651_p2                  |     |        | or_ln55                  | or        | auto      | 0       |
|   has_input_fu_15656_p2                |     |        | has_input                | or        | auto      | 0       |
|   pc_fu_13181_p3                       |     |        | pc                       | select    | auto_sel  | 0       |
|   pc_5_fu_13189_p3                     |     |        | pc_5                     | select    | auto_sel  | 0       |
|   d_ctrl_is_branch_1_fu_15671_p2       |     |        | d_ctrl_is_branch_1       | seteq     | auto      | 0       |
|   d_ctrl_is_jalr_1_fu_15677_p2         |     |        | d_ctrl_is_jalr_1         | seteq     | auto      | 0       |
|   d_ctrl_is_jal_1_fu_15683_p2          |     |        | d_ctrl_is_jal_1          | seteq     | auto      | 0       |
|   f_to_f_next_pc_2_fu_15689_p2         |     |        | f_to_f_next_pc_2         | add       | fabric    | 0       |
|   f_to_f_next_pc_1_fu_15694_p3         |     |        | f_to_f_next_pc_1         | select    | auto_sel  | 0       |
|   f_to_d_pc_1_fu_15701_p3              |     |        | f_to_d_pc_1              | select    | auto_sel  | 0       |
|   f_to_d_instruction_1_fu_15708_p3     |     |        | f_to_d_instruction_1     | select    | auto_sel  | 0       |
|   f_to_d_is_branch_fu_15715_p3         |     |        | f_to_d_is_branch         | select    | auto_sel  | 0       |
|   f_to_d_is_jalr_fu_15723_p3           |     |        | f_to_d_is_jalr           | select    | auto_sel  | 0       |
|   f_to_d_is_jal_3_fu_15731_p3          |     |        | f_to_d_is_jal_3          | select    | auto_sel  | 0       |
|   or_ln75_fu_15738_p2                  |     |        | or_ln75                  | or        | auto      | 0       |
|   is_ctrl_fu_15744_p2                  |     |        | is_ctrl                  | or        | auto      | 0       |
|   xor_ln77_fu_15750_p2                 |     |        | xor_ln77                 | xor       | auto      | 0       |
|   f_to_f_is_valid_fu_15756_p2          |     |        | f_to_f_is_valid          | and       | auto      | 0       |
|   is_lui_fu_13212_p2                   |     |        | is_lui                   | seteq     | auto      | 0       |
|   is_load_fu_13218_p2                  |     |        | is_load                  | seteq     | auto      | 0       |
|   is_store_fu_13224_p2                 |     |        | is_store                 | seteq     | auto      | 0       |
|   icmp_ln29_fu_13230_p2                |     |        | icmp_ln29                | seteq     | auto      | 0       |
|   icmp_ln30_fu_13236_p2                |     |        | icmp_ln30                | seteq     | auto      | 0       |
|   or_ln52_fu_13282_p2                  |     |        | or_ln52                  | or        | auto      | 0       |
|   or_ln52_1_fu_13288_p2                |     |        | or_ln52_1                | or        | auto      | 0       |
|   icmp_ln38_fu_13294_p2                |     |        | icmp_ln38                | setne     | auto      | 0       |
|   icmp_ln39_fu_13331_p2                |     |        | icmp_ln39                | seteq     | auto      | 0       |
|   or_ln39_fu_13337_p2                  |     |        | or_ln39                  | or        | auto      | 0       |
|   or_ln39_1_fu_13343_p2                |     |        | or_ln39_1                | or        | auto      | 0       |
|   or_ln39_2_fu_13349_p2                |     |        | or_ln39_2                | or        | auto      | 0       |
|   or_ln39_3_fu_13355_p2                |     |        | or_ln39_3                | or        | auto      | 0       |
|   icmp_ln42_fu_13361_p2                |     |        | icmp_ln42                | setne     | auto      | 0       |
|   xor_ln39_fu_13367_p2                 |     |        | xor_ln39                 | xor       | auto      | 0       |
|   d_i_is_rs2_reg_fu_13373_p2           |     |        | d_i_is_rs2_reg           | and       | auto      | 0       |
|   d_i_is_ret_fu_13379_p2               |     |        | d_i_is_ret               | seteq     | auto      | 0       |
|   icmp_ln51_fu_13385_p2                |     |        | icmp_ln51                | seteq     | auto      | 0       |
|   or_ln51_fu_13391_p2                  |     |        | or_ln51                  | or        | auto      | 0       |
|   d_i_has_no_dest_fu_13397_p2          |     |        | d_i_has_no_dest          | or        | auto      | 0       |
|   d_i_is_r_type_fu_15780_p2            |     |        | d_i_is_r_type            | seteq     | auto      | 0       |
|   add_ln88_fu_15951_p2                 |     |        | add_ln88                 | add       | fabric    | 0       |
|   d_to_f_is_valid_fu_13476_p2          |     |        | d_to_f_is_valid          | and       | auto      | 0       |
|   i_safe_is_full_fu_12094_p2           |     |        | i_safe_is_full           | or        | auto      | 0       |
|   i_safe_pc_2_fu_13513_p3              |     |        | i_safe_pc_2              | select    | auto_sel  | 0       |
|   i_safe_d_i_rd_2_fu_12100_p3          |     |        | i_safe_d_i_rd_2          | select    | auto_sel  | 0       |
|   i_safe_d_i_func3_2_fu_13520_p3       |     |        | i_safe_d_i_func3_2       | select    | auto_sel  | 0       |
|   tmp_fu_12189_p66                     |     |        | i_safe_d_i_rs1_2         | select    | auto_sel  | 0       |
|   tmp_1_fu_12331_p66                   |     |        | i_safe_d_i_rs2_2         | select    | auto_sel  | 0       |
|   i_safe_d_i_func7_2_fu_16019_p3       |     |        | i_safe_d_i_func7_2       | select    | auto_sel  | 0       |
|   i_safe_d_i_type_2_fu_13527_p3        |     |        | i_safe_d_i_type_2        | select    | auto_sel  | 0       |
|   i_safe_d_i_imm_2_fu_13534_p3         |     |        | i_safe_d_i_imm_2         | select    | auto_sel  | 0       |
|   i_safe_d_i_is_rs1_reg_2_fu_12124_p3  |     |        | i_safe_d_i_is_rs1_reg_2  | select    | auto_sel  | 0       |
|   i_safe_d_i_is_rs2_reg_2_fu_12132_p3  |     |        | i_safe_d_i_is_rs2_reg_2  | select    | auto_sel  | 0       |
|   i_safe_d_i_is_load_2_fu_12140_p3     |     |        | i_safe_d_i_is_load_2     | select    | auto_sel  | 0       |
|   i_safe_d_i_is_store_2_fu_12148_p3    |     |        | i_safe_d_i_is_store_2    | select    | auto_sel  | 0       |
|   i_safe_d_i_is_branch_2_fu_16026_p3   |     |        | i_safe_d_i_is_branch_2   | select    | auto_sel  | 0       |
|   i_safe_d_i_is_jalr_2_fu_13541_p3     |     |        | i_safe_d_i_is_jalr_2     | select    | auto_sel  | 0       |
|   i_safe_d_i_is_jal_2_fu_16033_p3      |     |        | i_safe_d_i_is_jal_2      | select    | auto_sel  | 0       |
|   i_safe_d_i_is_ret_2_fu_13548_p3      |     |        | i_safe_d_i_is_ret_2      | select    | auto_sel  | 0       |
|   i_safe_d_i_is_lui_2_fu_13555_p3      |     |        | i_safe_d_i_is_lui_2      | select    | auto_sel  | 0       |
|   i_safe_d_i_has_no_dest_2_fu_12156_p3 |     |        | i_safe_d_i_has_no_dest_2 | select    | auto_sel  | 0       |
|   i_safe_d_i_is_r_type_2_fu_16040_p3   |     |        | i_safe_d_i_is_r_type_2   | select    | auto_sel  | 0       |
|   sparsemux_65_5_1_1_1_U1              |     |        | tmp                      | sparsemux | auto      | 0       |
|   is_locked_1_fu_12325_p2              |     |        | is_locked_1              | and       | auto      | 0       |
|   sparsemux_65_5_1_1_1_U2              |     |        | tmp_1                    | sparsemux | auto      | 0       |
|   is_locked_2_fu_12467_p2              |     |        | is_locked_2              | and       | auto      | 0       |
|   i_wait_2_fu_12473_p2                 |     |        | i_wait_2                 | or        | auto      | 0       |
|   sparsemux_65_5_32_1_1_U6             |     |        | rv1                      | sparsemux | auto      | 0       |
|   sparsemux_65_5_32_1_1_U7             |     |        | rv2                      | sparsemux | auto      | 0       |
|   xor_ln86_fu_12982_p2                 |     |        | xor_ln86                 | xor       | auto      | 0       |
|   i_to_e_is_valid_1_fu_12988_p2        |     |        | i_to_e_is_valid_1        | and       | auto      | 0       |
|   icmp_ln24_fu_16854_p2                |     |        | icmp_ln24                | setlt     | auto      | 0       |
|   result_23_fu_16953_p14               |     |        | xor_ln24                 | xor       | auto      | 0       |
|   result_23_fu_16953_p10               |     |        | icmp_ln9                 | seteq     | auto      | 0       |
|   result_23_fu_16953_p8                |     |        | icmp_ln11                | setne     | auto      | 0       |
|   result_23_fu_16953_p6                |     |        | icmp_ln16                | setlt     | auto      | 0       |
|   icmp_ln18_fu_16880_p2                |     |        | icmp_ln18                | setlt     | auto      | 0       |
|   result_23_fu_16953_p4                |     |        | xor_ln18                 | xor       | auto      | 0       |
|   result_23_fu_16953_p2                |     |        | icmp_ln21                | setlt     | auto      | 0       |
|   icmp_ln8_fu_16896_p2                 |     |        | icmp_ln8                 | seteq     | auto      | 0       |
|   icmp_ln8_1_fu_16901_p2               |     |        | icmp_ln8_1               | seteq     | auto      | 0       |
|   icmp_ln8_2_fu_16906_p2               |     |        | icmp_ln8_2               | seteq     | auto      | 0       |
|   icmp_ln8_3_fu_16911_p2               |     |        | icmp_ln8_3               | seteq     | auto      | 0       |
|   icmp_ln8_4_fu_16916_p2               |     |        | icmp_ln8_4               | seteq     | auto      | 0       |
|   icmp_ln8_5_fu_16921_p2               |     |        | icmp_ln8_5               | seteq     | auto      | 0       |
|   icmp_ln8_6_fu_16926_p2               |     |        | icmp_ln8_6               | seteq     | auto      | 0       |
|   or_ln8_fu_16931_p2                   |     |        | or_ln8                   | or        | auto      | 0       |
|   sparsemux_15_6_1_1_1_U4              |     |        | result_23                | sparsemux | auto      | 0       |
|   shift_2_fu_17001_p3                  |     |        | shift_2                  | select    | auto_sel  | 0       |
|   rv2_2_fu_17009_p3                    |     |        | rv2_2                    | select    | auto_sel  | 0       |
|   result_24_fu_17118_p16               |     |        | result                   | and       | auto      | 0       |
|   and_ln46_fu_17021_p2                 |     |        | and_ln46                 | and       | auto      | 0       |
|   result_2_fu_17027_p2                 |     |        | result_2                 | sub       | fabric    | 0       |
|   result_3_fu_17032_p2                 |     |        | result_3                 | add       | fabric    | 0       |
|   result_24_fu_17118_p14               |     |        | result_4                 | select    | auto_sel  | 0       |
|   result_24_fu_17118_p12               |     |        | result_5                 | shl       | auto_pipe | 0       |
|   result_6_fu_17054_p2                 |     |        | result_6                 | setlt     | auto      | 0       |
|   result_7_fu_17063_p2                 |     |        | result_7                 | setlt     | auto      | 0       |
|   result_24_fu_17118_p6                |     |        | result_8                 | xor       | auto      | 0       |
|   result_9_fu_17077_p2                 |     |        | result_9                 | ashr      | auto_pipe | 0       |
|   result_10_fu_17082_p2                |     |        | result_10                | lshr      | auto_pipe | 0       |
|   result_24_fu_17118_p4                |     |        | result_11                | select    | auto_sel  | 0       |
|   result_24_fu_17118_p2                |     |        | result_12                | or        | auto      | 0       |
|   sparsemux_17_7_32_1_1_U5             |     |        | result_24                | sparsemux | auto      | 0       |
|   npc4_fu_15078_p2                     |     |        | npc4                     | add       | fabric    | 0       |
|   result_15_fu_15088_p2                |     |        | result_15                | add       | fabric    | 0       |
|   result_16_fu_15098_p2                |     |        | result_16                | add       | fabric    | 0       |
|   result_25_fu_15175_p4                |     |        | result_17                | select    | auto_sel  | 0       |
|   result_25_fu_15175_p10               |     |        | result_18                | select    | auto_sel  | 0       |
|   icmp_ln79_fu_15119_p2                |     |        | icmp_ln79                | seteq     | auto      | 0       |
|   icmp_ln79_1_fu_15125_p2              |     |        | icmp_ln79_1              | seteq     | auto      | 0       |
|   icmp_ln79_2_fu_15131_p2              |     |        | icmp_ln79_2              | seteq     | auto      | 0       |
|   icmp_ln79_3_fu_15137_p2              |     |        | icmp_ln79_3              | seteq     | auto      | 0       |
|   sel_tmp23_fu_15143_p2                |     |        | sel_tmp23                | and       | auto      | 0       |
|   sel_tmp25_fu_15149_p2                |     |        | sel_tmp25                | xor       | auto      | 0       |
|   sel_tmp26_fu_15155_p2                |     |        | sel_tmp26                | and       | auto      | 0       |
|   sparsemux_13_5_32_1_1_U3             |     |        | result_25                | sparsemux | auto      | 0       |
|   j_b_target_pc_fu_15217_p2            |     |        | j_b_target_pc            | add       | fabric    | 0       |
|   add_ln124_fu_15231_p2                |     |        | add_ln124                | add       | fabric    | 0       |
|   next_pc_1_fu_15247_p3                |     |        | next_pc_1                | select    | auto_sel  | 0       |
|   or_ln31_fu_17158_p2                  |     |        | or_ln31                  | or        | auto      | 0       |
|   or_ln31_1_fu_17163_p2                |     |        | or_ln31_1                | or        | auto      | 0       |
|   add_ln31_fu_17169_p2                 |     |        | add_ln31                 | add       | fabric    | 0       |
|   e_to_f_target_pc_fu_17174_p3         |     |        | e_to_f_target_pc         | select    | auto_sel  | 0       |
|   or_ln61_fu_17186_p2                  |     |        | or_ln61                  | or        | auto      | 0       |
|   or_ln61_1_fu_17190_p2                |     |        | or_ln61_1                | or        | auto      | 0       |
|   select_ln63_fu_17196_p3              |     |        | select_ln63              | select    | auto_sel  | 0       |
|   select_ln61_fu_17203_p3              |     |        | select_ln61              | select    | auto_sel  | 0       |
|   and_ln120_1_fu_17224_p2              |     |        | and_ln120_1              | and       | auto      | 0       |
|   xor_ln120_fu_17229_p2                |     |        | xor_ln120                | xor       | auto      | 0       |
|   or_ln120_fu_17235_p2                 |     |        | or_ln120                 | or        | auto      | 0       |
|   and_ln120_fu_17241_p2                |     |        | and_ln120                | and       | auto      | 0       |
|   icmp_ln123_fu_17247_p2               |     |        | icmp_ln123               | setne     | auto      | 0       |
|   xor_ln123_fu_17253_p2                |     |        | xor_ln123                | xor       | auto      | 0       |
|   or_ln123_fu_17258_p2                 |     |        | or_ln123                 | or        | auto      | 0       |
|   accessed_ip_fu_11785_p2              |     |        | accessed_ip              | xor       | auto      | 0       |
|   shl_ln95_fu_11825_p2                 |     |        | shl_ln95                 | shl       | auto_pipe | 0       |
|   shl_ln95_2_fu_15311_p2               |     |        | shl_ln95_2               | shl       | auto_pipe | 0       |
|   add_ln99_fu_11845_p2                 |     |        | add_ln99                 | add       | fabric    | 0       |
|   shl_ln100_fu_11859_p2                |     |        | shl_ln100                | shl       | auto_pipe | 0       |
|   shl_ln100_2_fu_15333_p2              |     |        | shl_ln100_2              | shl       | auto_pipe | 0       |
|   shl_ln85_fu_11893_p2                 |     |        | shl_ln85                 | shl       | auto_pipe | 0       |
|   shl_ln85_2_fu_15354_p2               |     |        | shl_ln85_2               | shl       | auto_pipe | 0       |
|   add_ln89_fu_11915_p2                 |     |        | add_ln89                 | add       | fabric    | 0       |
|   shl_ln90_fu_11929_p2                 |     |        | shl_ln90                 | shl       | auto_pipe | 0       |
|   shl_ln90_2_fu_15376_p2               |     |        | shl_ln90_2               | shl       | auto_pipe | 0       |
|   sparsemux_7_2_8_1_1_U8               |     |        | b_3                      | sparsemux | auto      | 0       |
|   h_fu_18398_p3                        |     |        | h                        | select    | auto_sel  | 0       |
|   xor_ln19_fu_15542_p2                 |     |        | xor_ln19                 | xor       | auto      | 0       |
|   and_ln31_fu_15548_p2                 |     |        | and_ln31                 | and       | auto      | 0       |
|   add_ln49_fu_15561_p2                 |     |        | add_ln49                 | add       | fabric    | 0       |
|   and_ln41_fu_13072_p2                 |     |        | and_ln41                 | and       | auto      | 0       |
|   icmp_ln43_fu_13078_p2                |     |        | icmp_ln43                | seteq     | auto      | 0       |
|   and_ln41_1_fu_13084_p2               |     |        | and_ln41_1               | and       | auto      | 0       |
|   add_ln92_fu_15570_p2                 |     |        | add_ln92                 | add       | fabric    | 0       |
+----------------------------------------+-----+--------+--------------------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                     | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                          |           |           |      |      |        |          |      |         | Banks            |
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + multicycle_pipeline_ip |           |           | 36   | 0    |        |          |      |         |                  |
|   control_s_axi_U        | interface | s_axilite | 32   |      |        |          |      |         |                  |
|   gmem_m_axi_U           | interface | m_axi     | 4    |      |        |          |      |         |                  |
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+--------------------------------------------------------------------------------+
| Type            | Options                                 | Location                                                                       |
+-----------------+-----------------------------------------+--------------------------------------------------------------------------------+
| unroll          |                                         | ../../multicycle_pipeline_ip.cpp:27 in init_reg_file                           |
| interface       | s_axilite port=ip_num                   | ../../multicycle_pipeline_ip.cpp:60 in multicycle_pipeline_ip, ip_num          |
| interface       | s_axilite port=start_pc                 | ../../multicycle_pipeline_ip.cpp:61 in multicycle_pipeline_ip, start_pc        |
| interface       | s_axilite port=ip_code_ram              | ../../multicycle_pipeline_ip.cpp:62 in multicycle_pipeline_ip, ip_code_ram     |
| interface       | bram port=ip_data_ram                   | ../../multicycle_pipeline_ip.cpp:63 in multicycle_pipeline_ip, ip_data_ram     |
| interface       | m_axi port=data_ram offset=slave        | ../../multicycle_pipeline_ip.cpp:64 in multicycle_pipeline_ip, data_ram        |
| interface       | s_axilite port=nb_instruction           | ../../multicycle_pipeline_ip.cpp:65 in multicycle_pipeline_ip, nb_instruction  |
| interface       | s_axilite port=nb_cycle                 | ../../multicycle_pipeline_ip.cpp:66 in multicycle_pipeline_ip, nb_cycle        |
| interface       | s_axilite port=return                   | ../../multicycle_pipeline_ip.cpp:67 in multicycle_pipeline_ip, return          |
| inline          | recursive                               | ../../multicycle_pipeline_ip.cpp:68 in multicycle_pipeline_ip                  |
| array_partition | variable=reg_file dim=1 complete        | ../../multicycle_pipeline_ip.cpp:70 in multicycle_pipeline_ip, reg_file        |
| array_partition | variable=is_reg_computed dim=1 complete | ../../multicycle_pipeline_ip.cpp:72 in multicycle_pipeline_ip, is_reg_computed |
| pipeline        | II=2                                    | ../../multicycle_pipeline_ip.cpp:108 in multicycle_pipeline_ip                 |
+-----------------+-----------------------------------------+--------------------------------------------------------------------------------+


