$date
	Tue Sep 20 16:33:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # Rst $end
$var reg 1 $ clk $end
$var integer 32 % i [31:0] $end
$scope module d1 $end
$var wire 1 " D $end
$var wire 1 # Rst $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
1#
0"
x!
$end
#8000
1"
#10000
1!
b1 %
1$
#18000
0"
#20000
b10 %
0$
#28000
0!
0#
#30000
b11 %
1$
#38000
1"
#40000
b100 %
0$
#48000
0"
#50000
b101 %
1$
#58000
1"
#60000
b110 %
0$
#70000
b111 %
1$
#80000
b1000 %
0$
1#
#90000
1!
b1001 %
1$
#100000
b1010 %
0$
#110000
b1011 %
1$
