ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"u8x8_d_ssd1306_128x64_noname.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.u8x8_d_ssd1306_sh1106_generic,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	u8x8_d_ssd1306_sh1106_generic:
  26              	.LVL0:
  27              	.LFB0:
  28              		.file 1 "Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c"
   1:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** /*
   2:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
   3:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   u8x8_d_ssd1306_128x64_noname.c
   4:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
   5:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   Universal 8bit Graphics Library (https://github.com/olikraus/u8g2/)
   6:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
   7:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   Copyright (c) 2016, olikraus@gmail.com
   8:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   All rights reserved.
   9:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  10:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   Redistribution and use in source and binary forms, with or without modification, 
  11:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   are permitted provided that the following conditions are met:
  12:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  13:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   * Redistributions of source code must retain the above copyright notice, this list 
  14:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     of conditions and the following disclaimer.
  15:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
  16:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   * Redistributions in binary form must reproduce the above copyright notice, this 
  17:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     list of conditions and the following disclaimer in the documentation and/or other 
  18:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     materials provided with the distribution.
  19:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  20:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND 
  21:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, 
  22:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF 
  23:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
  24:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR 
  25:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
  26:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  27:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
  28:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER 
  29:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, 
  30:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 2


  31:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF 
  32:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  
  33:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  34:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** */
  35:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  36:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  37:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** #include "u8x8.h"
  38:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  39:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  40:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  41:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** /* more or less generic setup of all these small OLEDs */
  42:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1306_128x64_noname_init_seq[] = {
  43:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
  44:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
  45:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  46:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  47:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0ae),		                /* display off */
  48:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d5, 0x080),		/* clock divide ratio (0x00=1) and oscillator frequency (0x8) */
  49:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0a8, 0x03f),		/* multiplex ratio */
  50:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d3, 0x000),		/* display offset */
  51:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x040),		                /* set display start line to 0 */
  52:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x08d, 0x014),		/* [2] charge pump setting (p62): 0x014 enable, 0x010 disable, SSD1306 on
  53:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x020, 0x000),		/* horizontal addressing mode */
  54:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  55:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a1),				/* segment remap a0/a1*/
  56:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0c8),				/* c0: scan dir normal, c8: reverse */
  57:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // Flipmode
  58:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // U8X8_C(0x0a0),				/* segment remap a0/a1*/
  59:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // U8X8_C(0x0c0),				/* c0: scan dir normal, c8: reverse */
  60:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  61:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0da, 0x012),		/* com pin HW config, sequential com pin config (bit 4), disable left/rig
  62:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  63:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x081, 0x0cf), 		/* [2] set contrast control */
  64:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d9, 0x0f1), 		/* [2] pre-charge period 0x022/f1*/
  65:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0db, 0x040), 		/* vcomh deselect level */  
  66:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // if vcomh is 0, then this will give the biggest range for contrast control issue #98
  67:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // restored the old values for the noname constructor, because vcomh=0 will not work for all OLED
  68:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  69:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x02e),				/* Deactivate scroll */ 
  70:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a4),				/* output ram to display */
  71:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a6),				/* none inverted normal display mode */
  72:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
  73:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
  74:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
  75:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
  76:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
  77:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** /* this setup maximizes the brightness range, that can be set with setContrast() */
  78:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** /* Drawback: VCOMH deselect level is set to 0, which das not work so good with all OLEDs, issue #11
  79:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1306_128x64_vcomh0_init_seq[] = {
  80:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
  81:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
  82:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  83:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  84:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0ae),		                /* display off */
  85:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d5, 0x080),		/* clock divide ratio (0x00=1) and oscillator frequency (0x8) */
  86:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0a8, 0x03f),		/* multiplex ratio */
  87:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d3, 0x000),		/* display offset */
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 3


  88:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x040),		                /* set display start line to 0 */
  89:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x08d, 0x014),		/* [2] charge pump setting (p62): 0x014 enable, 0x010 disable */
  90:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x020, 0x000),		/* horizontal addressing mode */
  91:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  92:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a1),				/* segment remap a0/a1*/
  93:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0c8),				/* c0: scan dir normal, c8: reverse */
  94:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // Flipmode
  95:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // U8X8_C(0x0a0),				/* segment remap a0/a1*/
  96:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // U8X8_C(0x0c0),				/* c0: scan dir normal, c8: reverse */
  97:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
  98:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0da, 0x012),		/* com pin HW config, sequential com pin config (bit 4), disable left/rig
  99:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x081, 0x0ef),		/* [2] set contrast control,  */
 100:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d9, 0x0a1),		/* [2] pre-charge period 0x022/f1*/
 101:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0db, 0x000),		/* vcomh deselect level 0x000 .. 0x070, low nibble always 0 */
 102:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // if vcomh is 0, then this will give the biggest range for contrast control issue #98
 103:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 104:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x02e),				/* Deactivate scroll */ 
 105:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a4),				/* output ram to display */
 106:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a6),				/* none inverted normal display mode */
 107:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 108:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 109:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 110:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 111:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 112:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 113:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** /* same as u8x8_d_ssd1306_128x64_noname_init_seq, but 0x0da bit 4 is set to 0 */
 114:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** /* this will disable the alternative COM configuration */
 115:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1306_128x64_alt0_init_seq[] = {
 116:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 117:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 118:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 119:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 120:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0ae),		                /* display off */
 121:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d5, 0x080),		/* clock divide ratio (0x00=1) and oscillator frequency (0x8) */
 122:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0a8, 0x03f),		/* multiplex ratio */
 123:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d3, 0x000),		/* display offset */
 124:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x040),		                /* set display start line to 0 */
 125:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x08d, 0x014),		/* [2] charge pump setting (p62): 0x014 enable, 0x010 disable, SSD1306 on
 126:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x020, 0x000),		/* horizontal addressing mode */
 127:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 128:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a1),				/* segment remap a0/a1*/
 129:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0c8),				/* c0: scan dir normal, c8: reverse */
 130:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // Flipmode
 131:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // U8X8_C(0x0a0),				/* segment remap a0/a1*/
 132:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // U8X8_C(0x0c0),				/* c0: scan dir normal, c8: reverse */
 133:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 134:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0da, 0x002),		/* com pin HW config, sequential com pin config (bit 4), disable left/rig
 135:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 136:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x081, 0x0cf), 		/* [2] set contrast control */
 137:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d9, 0x0f1), 		/* [2] pre-charge period 0x022/f1*/
 138:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0db, 0x040), 		/* vcomh deselect level */  
 139:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // if vcomh is 0, then this will give the biggest range for contrast control issue #98
 140:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // restored the old values for the noname constructor, because vcomh=0 will not work for all OLED
 141:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 142:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x02e),				/* Deactivate scroll */ 
 143:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a4),				/* output ram to display */
 144:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a6),				/* none inverted normal display mode */
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 4


 145:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 146:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 147:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 148:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 149:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 150:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 151:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 152:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** /* issue 316: a special sh1106 setup, https://www.mikrocontroller.net/topic/431371?goto=5087807#508
 153:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_sh1106_128x64_winstar_init_seq[] = {
 154:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 155:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 156:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 157:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0xae),                 // Display OFF/ON: off (POR = 0xae)
 158:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0xa4),                 // Set Entire Display OFF/ON: off (POR = 0xa4)
 159:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0xd5, 0x50),       // Divide Ratio/Oscillator FrequencyData Set: divide ratio = 1 (POR = 
 160:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0xa8, 0x3f),       // Multiplex Ratio Data Set: 64 (POR = 0x3f, 64)
 161:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0xd3, 0x00),       // Display OffsetData Set: 0 (POR = 0x00)
 162:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x40),                 // Set Display Start Line: 0  
 163:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0xad, 0x8b),       // DC-DC ON/OFF Mode Set: Built-in DC-DC is used, Normal Display (POR 
 164:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0xd9, 0x22),       // Dis-charge/Pre-charge PeriodData Set: pre-charge 2 DCLKs, dis-charg
 165:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0xdb, 0x35),       // VCOM Deselect LevelData Set: 0,770V (POR = 0x35, 0,770 V)
 166:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x32), // Set Pump voltage value: 8,0 V (POR = 0x32, 8,0 V)
 167:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x81, 0xff),       // Contrast Data Register Set: 255 (large) (POR = 0x80)
 168:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a6),			// Set Normal/Reverse Display: normal (POR = 0xa6)
 169:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0da, 0x012),		// com pin HW config, sequential com pin config (bit 4), disable left/rig
 170:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       
 171:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 172:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 173:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 174:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 175:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1312_128x64_noname_init_seq[] = {
 176:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 177:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 178:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 179:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 180:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0ae),		                /* display off */
 181:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d5, 0x080),		/* clock divide ratio (0x00=1) and oscillator frequency (0x8) */
 182:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0a8, 0x03f),		/* multiplex ratio */
 183:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d3, 0x000),		/* display offset */
 184:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x040),		                /* set display start line to 0 */
 185:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x08d, 0x014),		/* [2] charge pump setting (p62): 0x014 enable, 0x010 disable, SSD1306 on
 186:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x020, 0x000),		/* horizontal addressing mode */
 187:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 188:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a1),				/* segment remap a0/a1*/
 189:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0c0),				/* c0: scan dir normal, c8: reverse */
 190:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 191:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0da, 0x012),		/* com pin HW config, sequential com pin config (bit 4), disable left/rig
 192:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 193:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x081, 0x0cf), 		/* [2] set contrast control */
 194:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0d9, 0x0f1), 		/* [2] pre-charge period 0x022/f1*/
 195:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_CA(0x0db, 0x040), 		/* vcomh deselect level */  
 196:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // if vcomh is 0, then this will give the biggest range for contrast control issue #98
 197:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   // restored the old values for the noname constructor, because vcomh=0 will not work for all OLED
 198:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 199:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x02e),				/* Deactivate scroll */ 
 200:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a4),				/* output ram to display */
 201:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a6),				/* none inverted normal display mode */
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 5


 202:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 203:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 204:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 205:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 206:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 207:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 208:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1306_128x64_noname_powersave0_seq[] = {
 209:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 210:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0af),		                /* display on */
 211:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 212:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 213:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 214:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 215:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1306_128x64_noname_powersave1_seq[] = {
 216:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 217:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0ae),		                /* display off */
 218:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 219:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 220:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 221:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 222:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1306_128x64_noname_flip0_seq[] = {
 223:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 224:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a1),				/* segment remap a0/a1*/
 225:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0c8),				/* c0: scan dir normal, c8: reverse */
 226:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 227:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 228:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 229:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 230:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1306_128x64_noname_flip1_seq[] = {
 231:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 232:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a0),				/* segment remap a0/a1*/
 233:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0c0),				/* c0: scan dir normal, c8: reverse */
 234:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 235:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 236:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 237:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 238:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1312_128x64_noname_flip0_seq[] = {
 239:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 240:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a1),				/* segment remap a0/a1*/
 241:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0c0),				/* c0: scan dir normal, c8: reverse */
 242:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 243:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 244:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 245:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 246:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const uint8_t u8x8_d_ssd1312_128x64_noname_flip1_seq[] = {
 247:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_START_TRANSFER(),             	/* enable chip, delay is part of the transfer start */
 248:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0a0),				/* segment remap a0/a1*/
 249:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_C(0x0c8),				/* c0: scan dir normal, c8: reverse */
 250:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END_TRANSFER(),             	/* disable chip */
 251:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   U8X8_END()             			/* end of sequence */
 252:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 253:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 254:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_
 255:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
  29              		.loc 1 255 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 6


  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 255 1 is_stmt 0 view .LVU1
  34 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 24
  37              		.cfi_offset 3, -24
  38              		.cfi_offset 4, -20
  39              		.cfi_offset 5, -16
  40              		.cfi_offset 6, -12
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43 0002 0646     		mov	r6, r0
  44 0004 1546     		mov	r5, r2
  45 0006 1C46     		mov	r4, r3
 256:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   uint8_t x, c;
  46              		.loc 1 256 3 is_stmt 1 view .LVU2
 257:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   uint8_t *ptr;
  47              		.loc 1 257 3 view .LVU3
 258:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   switch(msg)
  48              		.loc 1 258 3 view .LVU4
  49 0008 0B39     		subs	r1, r1, #11
  50              	.LVL1:
  51              		.loc 1 258 3 is_stmt 0 view .LVU5
  52 000a 0429     		cmp	r1, #4
  53 000c 60D8     		bhi	.L11
  54 000e DFE801F0 		tbb	[pc, r1]
  55              	.LVL2:
  56              	.L4:
  57 0012 03       		.byte	(.L7-.L4)/2
  58 0013 5F       		.byte	(.L11-.L4)/2
  59 0014 0E       		.byte	(.L6-.L4)/2
  60 0015 21       		.byte	(.L5-.L4)/2
  61 0016 30       		.byte	(.L3-.L4)/2
  62 0017 00       		.p2align 1
  63              	.L7:
 259:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 260:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     /* handled by the calling function
 261:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 262:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 263:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 264:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     */
 265:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     /* handled by the calling function
 266:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_INIT:
 267:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_init(u8x8);
 268:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 269:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 270:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     */
 271:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
 272:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       if ( arg_int == 0 )
  64              		.loc 1 272 7 is_stmt 1 view .LVU6
  65              		.loc 1 272 10 is_stmt 0 view .LVU7
  66 0018 22B9     		cbnz	r2, .L8
 273:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
  67              		.loc 1 273 2 is_stmt 1 view .LVU8
  68 001a 2E49     		ldr	r1, .L13
  69 001c FFF7FEFF 		bl	u8x8_cad_SendSequence
  70              	.LVL3:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 7


 274:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       else
 275:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 276:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 277:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
 278:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       if ( arg_int == 0 )
 279:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
 280:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 281:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->default_x_offset;
 282:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 283:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       else
 284:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
 285:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 286:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 287:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 288:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 289:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** #ifdef U8X8_WITH_SET_CONTRAST
 290:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SET_CONTRAST:
 291:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_StartTransfer(u8x8);
 292:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendCmd(u8x8, 0x081 );
 293:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 294:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_EndTransfer(u8x8);
 295:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 296:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** #endif
 297:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_DRAW_TILE:
 298:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_StartTransfer(u8x8);
 299:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 300:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x *= 8;
 301:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x += u8x8->x_offset;
 302:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 303:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 304:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 305:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 306:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 307:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should 
 308:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 309:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 310:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       do
 311:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
 312:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 313:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 314:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 315:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	/*
 316:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	do
 317:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	{
 318:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	  u8x8_cad_SendData(u8x8, 8, ptr);
 319:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	  ptr += 8;
 320:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	  c--;
 321:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	} while( c > 0 );
 322:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	*/
 323:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	arg_int--;
 324:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       } while( arg_int > 0 );
 325:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       
 326:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_EndTransfer(u8x8);
 327:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 328:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 329:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       return 0;
 330:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   }
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 8


 331:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   return 1;
  71              		.loc 1 331 10 is_stmt 0 view .LVU9
  72 0020 0120     		movs	r0, #1
  73 0022 25E0     		b	.L2
  74              	.LVL4:
  75              	.L8:
 275:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
  76              		.loc 1 275 2 is_stmt 1 view .LVU10
  77 0024 2C49     		ldr	r1, .L13+4
  78 0026 FFF7FEFF 		bl	u8x8_cad_SendSequence
  79              	.LVL5:
  80              		.loc 1 331 10 is_stmt 0 view .LVU11
  81 002a 0120     		movs	r0, #1
  82 002c 20E0     		b	.L2
  83              	.LVL6:
  84              	.L6:
 278:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
  85              		.loc 1 278 7 is_stmt 1 view .LVU12
 278:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
  86              		.loc 1 278 10 is_stmt 0 view .LVU13
  87 002e 42B9     		cbnz	r2, .L9
 280:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->default_x_offset;
  88              		.loc 1 280 2 is_stmt 1 view .LVU14
  89 0030 2A49     		ldr	r1, .L13+8
  90 0032 FFF7FEFF 		bl	u8x8_cad_SendSequence
  91              	.LVL7:
 281:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
  92              		.loc 1 281 2 view .LVU15
 281:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
  93              		.loc 1 281 23 is_stmt 0 view .LVU16
  94 0036 3368     		ldr	r3, [r6]
 281:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
  95              		.loc 1 281 37 view .LVU17
  96 0038 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 281:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
  97              		.loc 1 281 17 view .LVU18
  98 003a 86F82230 		strb	r3, [r6, #34]
  99              		.loc 1 331 10 view .LVU19
 100 003e 0120     		movs	r0, #1
 101 0040 16E0     		b	.L2
 102              	.LVL8:
 103              	.L9:
 285:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 104              		.loc 1 285 2 is_stmt 1 view .LVU20
 105 0042 2749     		ldr	r1, .L13+12
 106 0044 FFF7FEFF 		bl	u8x8_cad_SendSequence
 107              	.LVL9:
 286:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 108              		.loc 1 286 2 view .LVU21
 286:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 109              		.loc 1 286 23 is_stmt 0 view .LVU22
 110 0048 3368     		ldr	r3, [r6]
 286:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 111              		.loc 1 286 37 view .LVU23
 112 004a DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 286:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 113              		.loc 1 286 17 view .LVU24
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 9


 114 004c 86F82230 		strb	r3, [r6, #34]
 115              		.loc 1 331 10 view .LVU25
 116 0050 0120     		movs	r0, #1
 117 0052 0DE0     		b	.L2
 118              	.LVL10:
 119              	.L5:
 291:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendCmd(u8x8, 0x081 );
 120              		.loc 1 291 7 is_stmt 1 view .LVU26
 121 0054 FFF7FEFF 		bl	u8x8_cad_StartTransfer
 122              	.LVL11:
 292:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 123              		.loc 1 292 7 view .LVU27
 124 0058 8121     		movs	r1, #129
 125 005a 3046     		mov	r0, r6
 126 005c FFF7FEFF 		bl	u8x8_cad_SendCmd
 127              	.LVL12:
 293:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_EndTransfer(u8x8);
 128              		.loc 1 293 7 view .LVU28
 129 0060 2946     		mov	r1, r5
 130 0062 3046     		mov	r0, r6
 131 0064 FFF7FEFF 		bl	u8x8_cad_SendArg
 132              	.LVL13:
 294:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 133              		.loc 1 294 7 view .LVU29
 134 0068 3046     		mov	r0, r6
 135 006a FFF7FEFF 		bl	u8x8_cad_EndTransfer
 136              	.LVL14:
 295:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** #endif
 137              		.loc 1 295 7 view .LVU30
 138              		.loc 1 331 10 is_stmt 0 view .LVU31
 139 006e 0120     		movs	r0, #1
 140              	.LVL15:
 141              	.L2:
 332:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 142              		.loc 1 332 1 view .LVU32
 143 0070 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 144              	.LVL16:
 145              	.L3:
 298:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 146              		.loc 1 298 7 is_stmt 1 view .LVU33
 147 0072 FFF7FEFF 		bl	u8x8_cad_StartTransfer
 148              	.LVL17:
 299:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x *= 8;
 149              		.loc 1 299 7 view .LVU34
 299:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x *= 8;
 150              		.loc 1 299 9 is_stmt 0 view .LVU35
 151 0076 6779     		ldrb	r7, [r4, #5]	@ zero_extendqisi2
 152              	.LVL18:
 300:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x += u8x8->x_offset;
 153              		.loc 1 300 7 is_stmt 1 view .LVU36
 300:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x += u8x8->x_offset;
 154              		.loc 1 300 9 is_stmt 0 view .LVU37
 155 0078 FF00     		lsls	r7, r7, #3
 156              	.LVL19:
 300:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       x += u8x8->x_offset;
 157              		.loc 1 300 9 view .LVU38
 158 007a FBB2     		uxtb	r3, r7
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 10


 159              	.LVL20:
 301:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 160              		.loc 1 301 7 is_stmt 1 view .LVU39
 301:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 161              		.loc 1 301 16 is_stmt 0 view .LVU40
 162 007c 96F82270 		ldrb	r7, [r6, #34]	@ zero_extendqisi2
 301:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 163              		.loc 1 301 9 view .LVU41
 164 0080 1F44     		add	r7, r7, r3
 165 0082 FFB2     		uxtb	r7, r7
 166              	.LVL21:
 303:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 167              		.loc 1 303 7 is_stmt 1 view .LVU42
 168 0084 4021     		movs	r1, #64
 169 0086 3046     		mov	r0, r6
 170 0088 FFF7FEFF 		bl	u8x8_cad_SendCmd
 171              	.LVL22:
 305:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 172              		.loc 1 305 7 view .LVU43
 173 008c 3909     		lsrs	r1, r7, #4
 174 008e 41F01001 		orr	r1, r1, #16
 175 0092 3046     		mov	r0, r6
 176 0094 FFF7FEFF 		bl	u8x8_cad_SendCmd
 177              	.LVL23:
 306:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should 
 178              		.loc 1 306 7 view .LVU44
 179 0098 07F00F01 		and	r1, r7, #15
 180 009c 3046     		mov	r0, r6
 181 009e FFF7FEFF 		bl	u8x8_cad_SendArg
 182              	.LVL24:
 307:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 183              		.loc 1 307 7 view .LVU45
 307:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 184              		.loc 1 307 63 is_stmt 0 view .LVU46
 185 00a2 A179     		ldrb	r1, [r4, #6]	@ zero_extendqisi2
 307:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 186              		.loc 1 307 7 view .LVU47
 187 00a4 41F0B001 		orr	r1, r1, #176
 188 00a8 3046     		mov	r0, r6
 189 00aa FFF7FEFF 		bl	u8x8_cad_SendArg
 190              	.LVL25:
 191              	.L10:
 310:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
 192              		.loc 1 310 7 is_stmt 1 discriminator 1 view .LVU48
 312:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 193              		.loc 1 312 2 discriminator 1 view .LVU49
 312:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 194              		.loc 1 312 4 is_stmt 0 discriminator 1 view .LVU50
 195 00ae 2179     		ldrb	r1, [r4, #4]	@ zero_extendqisi2
 196              	.LVL26:
 313:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 197              		.loc 1 313 2 is_stmt 1 discriminator 1 view .LVU51
 314:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	/*
 198              		.loc 1 314 2 discriminator 1 view .LVU52
 199 00b0 C900     		lsls	r1, r1, #3
 200              	.LVL27:
 314:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	/*
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 11


 201              		.loc 1 314 2 is_stmt 0 discriminator 1 view .LVU53
 202 00b2 2268     		ldr	r2, [r4]
 203 00b4 01F0F801 		and	r1, r1, #248
 204 00b8 3046     		mov	r0, r6
 205 00ba FFF7FEFF 		bl	u8x8_cad_SendData
 206              	.LVL28:
 323:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       } while( arg_int > 0 );
 207              		.loc 1 323 2 is_stmt 1 discriminator 1 view .LVU54
 323:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       } while( arg_int > 0 );
 208              		.loc 1 323 9 is_stmt 0 discriminator 1 view .LVU55
 209 00be 6A1E     		subs	r2, r5, #1
 210              	.LVL29:
 324:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       
 211              		.loc 1 324 14 is_stmt 1 discriminator 1 view .LVU56
 324:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       
 212              		.loc 1 324 7 is_stmt 0 discriminator 1 view .LVU57
 213 00c0 12F0FF05 		ands	r5, r2, #255
 214 00c4 F3D1     		bne	.L10
 326:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 215              		.loc 1 326 7 is_stmt 1 view .LVU58
 216 00c6 3046     		mov	r0, r6
 217 00c8 FFF7FEFF 		bl	u8x8_cad_EndTransfer
 218              	.LVL30:
 327:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 219              		.loc 1 327 7 view .LVU59
 331:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 220              		.loc 1 331 10 is_stmt 0 view .LVU60
 221 00cc 0120     		movs	r0, #1
 327:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 222              		.loc 1 327 7 view .LVU61
 223 00ce CFE7     		b	.L2
 224              	.LVL31:
 225              	.L11:
 258:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 226              		.loc 1 258 3 view .LVU62
 227 00d0 0020     		movs	r0, #0
 228              	.LVL32:
 258:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 229              		.loc 1 258 3 view .LVU63
 230 00d2 CDE7     		b	.L2
 231              	.L14:
 232              		.align	2
 233              	.L13:
 234 00d4 00000000 		.word	.LANCHOR0
 235 00d8 00000000 		.word	.LANCHOR1
 236 00dc 00000000 		.word	.LANCHOR2
 237 00e0 00000000 		.word	.LANCHOR3
 238              		.cfi_endproc
 239              	.LFE0:
 241              		.section	.text.u8x8_d_ssd1306_128x64_noname,"ax",%progbits
 242              		.align	1
 243              		.global	u8x8_d_ssd1306_128x64_noname
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	u8x8_d_ssd1306_128x64_noname:
 249              	.LVL33:
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 12


 250              	.LFB1:
 333:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 334:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 335:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const u8x8_display_info_t u8x8_ssd1306_128x64_noname_display_info =
 336:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 337:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* chip_enable_level = */ 0,
 338:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* chip_disable_level = */ 1,
 339:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 340:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* post_chip_enable_wait_ns = */ 20,
 341:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* pre_chip_disable_wait_ns = */ 10,
 342:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* reset_pulse_width_ms = */ 100, 	/* SSD1306: 3 us */
 343:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* post_reset_wait_ms = */ 100, /* far east OLEDs need much longer setup time */
 344:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* sda_setup_time_ns = */ 50,		/* SSD1306: 15ns, but cycle time is 100ns, so use 100/2 */
 345:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* sck_pulse_width_ns = */ 50,	/* SSD1306: 20ns, but cycle time is 100ns, so use 100/2, AVR: belo
 346:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* sck_clock_hz = */ 8000000UL,	/* since Arduino 1.6.0, the SPI bus speed in Hz. Should be  10000
 347:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* spi_mode = */ 0,		/* active high, rising edge */
 348:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* i2c_bus_clock_100kHz = */ 4,
 349:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* data_setup_time_ns = */ 40,
 350:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* write_pulse_width_ns = */ 150,	/* SSD1306: cycle time is 300ns, so use 300/2 = 150 */
 351:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* tile_width = */ 16,
 352:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* tile_height = */ 8,
 353:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* default_x_offset = */ 0,
 354:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* flipmode_x_offset = */ 0,
 355:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* pixel_width = */ 128,
 356:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* pixel_height = */ 64
 357:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 358:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 359:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** uint8_t u8x8_d_ssd1306_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
 360:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 251              		.loc 1 360 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		.loc 1 360 1 is_stmt 0 view .LVU65
 256 0000 38B5     		push	{r3, r4, r5, lr}
 257              	.LCFI1:
 258              		.cfi_def_cfa_offset 16
 259              		.cfi_offset 3, -16
 260              		.cfi_offset 4, -12
 261              		.cfi_offset 5, -8
 262              		.cfi_offset 14, -4
 263 0002 0546     		mov	r5, r0
 264 0004 0C46     		mov	r4, r1
 361:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 362:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 265              		.loc 1 362 3 is_stmt 1 view .LVU66
 266              		.loc 1 362 8 is_stmt 0 view .LVU67
 267 0006 FFF7FEFF 		bl	u8x8_d_ssd1306_sh1106_generic
 268              	.LVL34:
 269              		.loc 1 362 6 view .LVU68
 270 000a 90B9     		cbnz	r0, .L18
 363:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     return 1;
 364:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 365:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   switch(msg)
 271              		.loc 1 365 3 is_stmt 1 view .LVU69
 272 000c 092C     		cmp	r4, #9
 273 000e 0AD0     		beq	.L17
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 13


 274 0010 0A2C     		cmp	r4, #10
 275 0012 0FD1     		bne	.L16
 366:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 367:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_INIT:
 368:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_init(u8x8);
 276              		.loc 1 368 7 view .LVU70
 277 0014 2846     		mov	r0, r5
 278 0016 FFF7FEFF 		bl	u8x8_d_helper_display_init
 279              	.LVL35:
 369:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 280              		.loc 1 369 7 view .LVU71
 281 001a 0749     		ldr	r1, .L20
 282 001c 2846     		mov	r0, r5
 283 001e FFF7FEFF 		bl	u8x8_cad_SendSequence
 284              	.LVL36:
 370:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 285              		.loc 1 370 7 view .LVU72
 371:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 372:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 373:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 374:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 375:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       return 0;
 376:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   }
 377:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   return 1;
 286              		.loc 1 377 10 is_stmt 0 view .LVU73
 287 0022 0120     		movs	r0, #1
 370:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 288              		.loc 1 370 7 view .LVU74
 289 0024 06E0     		b	.L16
 290              	.L17:
 372:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 291              		.loc 1 372 7 is_stmt 1 view .LVU75
 292 0026 0549     		ldr	r1, .L20+4
 293 0028 2846     		mov	r0, r5
 294 002a FFF7FEFF 		bl	u8x8_d_helper_display_setup_memory
 295              	.LVL37:
 373:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 296              		.loc 1 373 7 view .LVU76
 297              		.loc 1 377 10 is_stmt 0 view .LVU77
 298 002e 0120     		movs	r0, #1
 373:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 299              		.loc 1 373 7 view .LVU78
 300 0030 00E0     		b	.L16
 301              	.L18:
 363:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 302              		.loc 1 363 12 view .LVU79
 303 0032 0120     		movs	r0, #1
 304              	.L16:
 378:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 305              		.loc 1 378 1 view .LVU80
 306 0034 38BD     		pop	{r3, r4, r5, pc}
 307              	.LVL38:
 308              	.L21:
 309              		.loc 1 378 1 view .LVU81
 310 0036 00BF     		.align	2
 311              	.L20:
 312 0038 00000000 		.word	.LANCHOR4
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 14


 313 003c 00000000 		.word	.LANCHOR5
 314              		.cfi_endproc
 315              	.LFE1:
 317              		.section	.text.u8x8_d_ssd1312_128x64_noname,"ax",%progbits
 318              		.align	1
 319              		.global	u8x8_d_ssd1312_128x64_noname
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 324              	u8x8_d_ssd1312_128x64_noname:
 325              	.LVL39:
 326              	.LFB2:
 379:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 380:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** uint8_t u8x8_d_ssd1312_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
 381:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 327              		.loc 1 381 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		.loc 1 381 1 is_stmt 0 view .LVU83
 332 0000 10B5     		push	{r4, lr}
 333              	.LCFI2:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 4, -8
 336              		.cfi_offset 14, -4
 337 0002 0446     		mov	r4, r0
 382:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   switch(msg)
 338              		.loc 1 382 3 is_stmt 1 view .LVU84
 339 0004 0A29     		cmp	r1, #10
 340 0006 17D0     		beq	.L23
 341 0008 0D29     		cmp	r1, #13
 342 000a 04D0     		beq	.L24
 343 000c 0929     		cmp	r1, #9
 344 000e 1BD0     		beq	.L31
 383:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 384:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
 385:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       if ( arg_int == 0 )
 386:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
 387:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1312_128x64_noname_flip0_seq);
 388:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->default_x_offset;
 389:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 390:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       else
 391:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
 392:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1312_128x64_noname_flip1_seq);
 393:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 394:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 395:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 396:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_INIT:
 397:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_init(u8x8);
 398:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1312_128x64_noname_init_seq);    /* update 27 mar 2022 
 399:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 400:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 401:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 402:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 403:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 404:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 345              		.loc 1 404 7 view .LVU85
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 15


 346              		.loc 1 404 12 is_stmt 0 view .LVU86
 347 0010 FFF7FEFF 		bl	u8x8_d_ssd1306_sh1106_generic
 348              	.LVL40:
 349              		.loc 1 404 12 view .LVU87
 350 0014 16E0     		b	.L28
 351              	.LVL41:
 352              	.L24:
 385:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
 353              		.loc 1 385 7 is_stmt 1 view .LVU88
 385:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       {
 354              		.loc 1 385 10 is_stmt 0 view .LVU89
 355 0016 3AB9     		cbnz	r2, .L27
 387:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->default_x_offset;
 356              		.loc 1 387 2 is_stmt 1 view .LVU90
 357 0018 0D49     		ldr	r1, .L32
 358              	.LVL42:
 387:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->default_x_offset;
 359              		.loc 1 387 2 is_stmt 0 view .LVU91
 360 001a FFF7FEFF 		bl	u8x8_cad_SendSequence
 361              	.LVL43:
 388:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 362              		.loc 1 388 2 is_stmt 1 view .LVU92
 388:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 363              		.loc 1 388 23 is_stmt 0 view .LVU93
 364 001e 2368     		ldr	r3, [r4]
 388:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 365              		.loc 1 388 37 view .LVU94
 366 0020 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 388:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 367              		.loc 1 388 17 view .LVU95
 368 0022 84F82230 		strb	r3, [r4, #34]
 369 0026 0DE0     		b	.L28
 370              	.LVL44:
 371              	.L27:
 392:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 372              		.loc 1 392 2 is_stmt 1 view .LVU96
 373 0028 0A49     		ldr	r1, .L32+4
 374              	.LVL45:
 392:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 375              		.loc 1 392 2 is_stmt 0 view .LVU97
 376 002a FFF7FEFF 		bl	u8x8_cad_SendSequence
 377              	.LVL46:
 393:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 378              		.loc 1 393 2 is_stmt 1 view .LVU98
 393:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 379              		.loc 1 393 23 is_stmt 0 view .LVU99
 380 002e 2368     		ldr	r3, [r4]
 393:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 381              		.loc 1 393 37 view .LVU100
 382 0030 DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 393:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       }
 383              		.loc 1 393 17 view .LVU101
 384 0032 84F82230 		strb	r3, [r4, #34]
 385 0036 05E0     		b	.L28
 386              	.LVL47:
 387              	.L23:
 397:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1312_128x64_noname_init_seq);    /* update 27 mar 2022 
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 16


 388              		.loc 1 397 7 is_stmt 1 view .LVU102
 389 0038 FFF7FEFF 		bl	u8x8_d_helper_display_init
 390              	.LVL48:
 398:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 391              		.loc 1 398 7 view .LVU103
 392 003c 0649     		ldr	r1, .L32+8
 393 003e 2046     		mov	r0, r4
 394 0040 FFF7FEFF 		bl	u8x8_cad_SendSequence
 395              	.LVL49:
 399:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 396              		.loc 1 399 7 view .LVU104
 397              	.L28:
 405:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****         return 1;
 406:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   }
 407:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   return 1;
 408:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 398              		.loc 1 408 1 is_stmt 0 view .LVU105
 399 0044 0120     		movs	r0, #1
 400 0046 10BD     		pop	{r4, pc}
 401              	.LVL50:
 402              	.L31:
 401:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 403              		.loc 1 401 7 is_stmt 1 view .LVU106
 404 0048 0449     		ldr	r1, .L32+12
 405              	.LVL51:
 401:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 406              		.loc 1 401 7 is_stmt 0 view .LVU107
 407 004a FFF7FEFF 		bl	u8x8_d_helper_display_setup_memory
 408              	.LVL52:
 402:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 409              		.loc 1 402 7 is_stmt 1 view .LVU108
 410 004e F9E7     		b	.L28
 411              	.L33:
 412              		.align	2
 413              	.L32:
 414 0050 00000000 		.word	.LANCHOR6
 415 0054 00000000 		.word	.LANCHOR7
 416 0058 00000000 		.word	.LANCHOR8
 417 005c 00000000 		.word	.LANCHOR5
 418              		.cfi_endproc
 419              	.LFE2:
 421              		.section	.text.u8x8_d_ssd1306_128x64_vcomh0,"ax",%progbits
 422              		.align	1
 423              		.global	u8x8_d_ssd1306_128x64_vcomh0
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 428              	u8x8_d_ssd1306_128x64_vcomh0:
 429              	.LVL53:
 430              	.LFB3:
 409:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 410:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 411:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 412:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** uint8_t u8x8_d_ssd1306_128x64_vcomh0(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
 413:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 431              		.loc 1 413 1 view -0
 432              		.cfi_startproc
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 17


 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		.loc 1 413 1 is_stmt 0 view .LVU110
 436 0000 38B5     		push	{r3, r4, r5, lr}
 437              	.LCFI3:
 438              		.cfi_def_cfa_offset 16
 439              		.cfi_offset 3, -16
 440              		.cfi_offset 4, -12
 441              		.cfi_offset 5, -8
 442              		.cfi_offset 14, -4
 443 0002 0546     		mov	r5, r0
 444 0004 0C46     		mov	r4, r1
 414:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 415:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 445              		.loc 1 415 3 is_stmt 1 view .LVU111
 446              		.loc 1 415 8 is_stmt 0 view .LVU112
 447 0006 FFF7FEFF 		bl	u8x8_d_ssd1306_sh1106_generic
 448              	.LVL54:
 449              		.loc 1 415 6 view .LVU113
 450 000a 90B9     		cbnz	r0, .L37
 416:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     return 1;
 417:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 418:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   switch(msg)
 451              		.loc 1 418 3 is_stmt 1 view .LVU114
 452 000c 092C     		cmp	r4, #9
 453 000e 0AD0     		beq	.L36
 454 0010 0A2C     		cmp	r4, #10
 455 0012 0FD1     		bne	.L35
 419:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 420:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_INIT:
 421:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_init(u8x8);
 456              		.loc 1 421 7 view .LVU115
 457 0014 2846     		mov	r0, r5
 458 0016 FFF7FEFF 		bl	u8x8_d_helper_display_init
 459              	.LVL55:
 422:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_vcomh0_init_seq);    
 460              		.loc 1 422 7 view .LVU116
 461 001a 0749     		ldr	r1, .L39
 462 001c 2846     		mov	r0, r5
 463 001e FFF7FEFF 		bl	u8x8_cad_SendSequence
 464              	.LVL56:
 423:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 465              		.loc 1 423 7 view .LVU117
 424:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 425:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 426:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 427:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 428:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       return 0;
 429:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   }
 430:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   return 1;
 466              		.loc 1 430 10 is_stmt 0 view .LVU118
 467 0022 0120     		movs	r0, #1
 423:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 468              		.loc 1 423 7 view .LVU119
 469 0024 06E0     		b	.L35
 470              	.L36:
 425:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 18


 471              		.loc 1 425 7 is_stmt 1 view .LVU120
 472 0026 0549     		ldr	r1, .L39+4
 473 0028 2846     		mov	r0, r5
 474 002a FFF7FEFF 		bl	u8x8_d_helper_display_setup_memory
 475              	.LVL57:
 426:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 476              		.loc 1 426 7 view .LVU121
 477              		.loc 1 430 10 is_stmt 0 view .LVU122
 478 002e 0120     		movs	r0, #1
 426:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 479              		.loc 1 426 7 view .LVU123
 480 0030 00E0     		b	.L35
 481              	.L37:
 416:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 482              		.loc 1 416 12 view .LVU124
 483 0032 0120     		movs	r0, #1
 484              	.L35:
 431:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 485              		.loc 1 431 1 view .LVU125
 486 0034 38BD     		pop	{r3, r4, r5, pc}
 487              	.LVL58:
 488              	.L40:
 489              		.loc 1 431 1 view .LVU126
 490 0036 00BF     		.align	2
 491              	.L39:
 492 0038 00000000 		.word	.LANCHOR9
 493 003c 00000000 		.word	.LANCHOR5
 494              		.cfi_endproc
 495              	.LFE3:
 497              		.section	.text.u8x8_d_ssd1306_128x64_alt0,"ax",%progbits
 498              		.align	1
 499              		.global	u8x8_d_ssd1306_128x64_alt0
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 504              	u8x8_d_ssd1306_128x64_alt0:
 505              	.LVL59:
 506              	.LFB4:
 432:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 433:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** uint8_t u8x8_d_ssd1306_128x64_alt0(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
 434:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 507              		.loc 1 434 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		.loc 1 434 1 is_stmt 0 view .LVU128
 512 0000 38B5     		push	{r3, r4, r5, lr}
 513              	.LCFI4:
 514              		.cfi_def_cfa_offset 16
 515              		.cfi_offset 3, -16
 516              		.cfi_offset 4, -12
 517              		.cfi_offset 5, -8
 518              		.cfi_offset 14, -4
 519 0002 0546     		mov	r5, r0
 520 0004 0C46     		mov	r4, r1
 435:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 436:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 19


 521              		.loc 1 436 3 is_stmt 1 view .LVU129
 522              		.loc 1 436 8 is_stmt 0 view .LVU130
 523 0006 FFF7FEFF 		bl	u8x8_d_ssd1306_sh1106_generic
 524              	.LVL60:
 525              		.loc 1 436 6 view .LVU131
 526 000a 90B9     		cbnz	r0, .L44
 437:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     return 1;
 438:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 439:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   switch(msg)
 527              		.loc 1 439 3 is_stmt 1 view .LVU132
 528 000c 092C     		cmp	r4, #9
 529 000e 0AD0     		beq	.L43
 530 0010 0A2C     		cmp	r4, #10
 531 0012 0FD1     		bne	.L42
 440:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 441:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_INIT:
 442:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_init(u8x8);
 532              		.loc 1 442 7 view .LVU133
 533 0014 2846     		mov	r0, r5
 534 0016 FFF7FEFF 		bl	u8x8_d_helper_display_init
 535              	.LVL61:
 443:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_alt0_init_seq);    
 536              		.loc 1 443 7 view .LVU134
 537 001a 0749     		ldr	r1, .L46
 538 001c 2846     		mov	r0, r5
 539 001e FFF7FEFF 		bl	u8x8_cad_SendSequence
 540              	.LVL62:
 444:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 541              		.loc 1 444 7 view .LVU135
 445:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 446:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 447:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 448:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 449:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       return 0;
 450:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   }
 451:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   return 1;
 542              		.loc 1 451 10 is_stmt 0 view .LVU136
 543 0022 0120     		movs	r0, #1
 444:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 544              		.loc 1 444 7 view .LVU137
 545 0024 06E0     		b	.L42
 546              	.L43:
 446:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 547              		.loc 1 446 7 is_stmt 1 view .LVU138
 548 0026 0549     		ldr	r1, .L46+4
 549 0028 2846     		mov	r0, r5
 550 002a FFF7FEFF 		bl	u8x8_d_helper_display_setup_memory
 551              	.LVL63:
 447:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 552              		.loc 1 447 7 view .LVU139
 553              		.loc 1 451 10 is_stmt 0 view .LVU140
 554 002e 0120     		movs	r0, #1
 447:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 555              		.loc 1 447 7 view .LVU141
 556 0030 00E0     		b	.L42
 557              	.L44:
 437:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 20


 558              		.loc 1 437 12 view .LVU142
 559 0032 0120     		movs	r0, #1
 560              	.L42:
 452:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 561              		.loc 1 452 1 view .LVU143
 562 0034 38BD     		pop	{r3, r4, r5, pc}
 563              	.LVL64:
 564              	.L47:
 565              		.loc 1 452 1 view .LVU144
 566 0036 00BF     		.align	2
 567              	.L46:
 568 0038 00000000 		.word	.LANCHOR10
 569 003c 00000000 		.word	.LANCHOR5
 570              		.cfi_endproc
 571              	.LFE4:
 573              		.section	.text.u8x8_d_sh1106_128x64_noname,"ax",%progbits
 574              		.align	1
 575              		.global	u8x8_d_sh1106_128x64_noname
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 580              	u8x8_d_sh1106_128x64_noname:
 581              	.LVL65:
 582              	.LFB5:
 453:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 454:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 455:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** static const u8x8_display_info_t u8x8_sh1106_128x64_noname_display_info =
 456:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 457:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* chip_enable_level = */ 0,
 458:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* chip_disable_level = */ 1,
 459:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 460:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* post_chip_enable_wait_ns = */ 20,
 461:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* pre_chip_disable_wait_ns = */ 10,
 462:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* reset_pulse_width_ms = */ 100, 	/* SSD1306: 3 us */
 463:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* post_reset_wait_ms = */ 100, /* far east OLEDs need much longer setup time */
 464:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* sda_setup_time_ns = */ 50,		/* SSD1306: 15ns, but cycle time is 100ns, so use 100/2 */
 465:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* sck_pulse_width_ns = */ 50,	/* SSD1306: 20ns, but cycle time is 100ns, so use 100/2, AVR: belo
 466:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* sck_clock_hz = */ 4000000UL,	/* since Arduino 1.6.0, the SPI bus speed in Hz. Should be  10000
 467:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* spi_mode = */ 0,		/* issue 1901: changed mode from 3 to 0 */
 468:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* i2c_bus_clock_100kHz = */ 4,
 469:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* data_setup_time_ns = */ 40,
 470:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* write_pulse_width_ns = */ 150,	/* SSD1306: cycle time is 300ns, so use 300/2 = 150 */
 471:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* tile_width = */ 16,
 472:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* tile_height = */ 8,
 473:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* default_x_offset = */ 2,
 474:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* flipmode_x_offset = */ 2,
 475:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* pixel_width = */ 128,
 476:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   /* pixel_height = */ 64
 477:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** };
 478:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 479:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** uint8_t u8x8_d_sh1106_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
 480:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 583              		.loc 1 480 1 is_stmt 1 view -0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587              		.loc 1 480 1 is_stmt 0 view .LVU146
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 21


 588 0000 38B5     		push	{r3, r4, r5, lr}
 589              	.LCFI5:
 590              		.cfi_def_cfa_offset 16
 591              		.cfi_offset 3, -16
 592              		.cfi_offset 4, -12
 593              		.cfi_offset 5, -8
 594              		.cfi_offset 14, -4
 595 0002 0546     		mov	r5, r0
 596 0004 0C46     		mov	r4, r1
 481:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 597              		.loc 1 481 3 is_stmt 1 view .LVU147
 598              		.loc 1 481 8 is_stmt 0 view .LVU148
 599 0006 FFF7FEFF 		bl	u8x8_d_ssd1306_sh1106_generic
 600              	.LVL66:
 601              		.loc 1 481 6 view .LVU149
 602 000a 90B9     		cbnz	r0, .L51
 482:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     return 1;
 483:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 484:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   switch(msg)
 603              		.loc 1 484 3 is_stmt 1 view .LVU150
 604 000c 092C     		cmp	r4, #9
 605 000e 0AD0     		beq	.L50
 606 0010 0A2C     		cmp	r4, #10
 607 0012 0FD1     		bne	.L49
 485:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 486:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_INIT:
 487:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_init(u8x8);
 608              		.loc 1 487 7 view .LVU151
 609 0014 2846     		mov	r0, r5
 610 0016 FFF7FEFF 		bl	u8x8_d_helper_display_init
 611              	.LVL67:
 488:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       /* maybe use a better init sequence */
 489:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       /* https://www.mikrocontroller.net/topic/431371 */
 490:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       /* the new sequence is added in the winstar constructor (see below), this is kept untouched *
 491:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 612              		.loc 1 491 7 view .LVU152
 613 001a 0749     		ldr	r1, .L53
 614 001c 2846     		mov	r0, r5
 615 001e FFF7FEFF 		bl	u8x8_cad_SendSequence
 616              	.LVL68:
 492:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 617              		.loc 1 492 7 view .LVU153
 493:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 494:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_setup_memory(u8x8, &u8x8_sh1106_128x64_noname_display_info);
 495:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 496:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 497:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       return 0;
 498:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   }
 499:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   return 1;
 618              		.loc 1 499 10 is_stmt 0 view .LVU154
 619 0022 0120     		movs	r0, #1
 492:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 620              		.loc 1 492 7 view .LVU155
 621 0024 06E0     		b	.L49
 622              	.L50:
 494:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 623              		.loc 1 494 7 is_stmt 1 view .LVU156
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 22


 624 0026 0549     		ldr	r1, .L53+4
 625 0028 2846     		mov	r0, r5
 626 002a FFF7FEFF 		bl	u8x8_d_helper_display_setup_memory
 627              	.LVL69:
 495:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 628              		.loc 1 495 7 view .LVU157
 629              		.loc 1 499 10 is_stmt 0 view .LVU158
 630 002e 0120     		movs	r0, #1
 495:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 631              		.loc 1 495 7 view .LVU159
 632 0030 00E0     		b	.L49
 633              	.L51:
 482:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 634              		.loc 1 482 12 view .LVU160
 635 0032 0120     		movs	r0, #1
 636              	.L49:
 500:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 501:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 637              		.loc 1 501 1 view .LVU161
 638 0034 38BD     		pop	{r3, r4, r5, pc}
 639              	.LVL70:
 640              	.L54:
 641              		.loc 1 501 1 view .LVU162
 642 0036 00BF     		.align	2
 643              	.L53:
 644 0038 00000000 		.word	.LANCHOR4
 645 003c 00000000 		.word	.LANCHOR11
 646              		.cfi_endproc
 647              	.LFE5:
 649              		.section	.text.u8x8_d_sh1106_128x64_vcomh0,"ax",%progbits
 650              		.align	1
 651              		.global	u8x8_d_sh1106_128x64_vcomh0
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	u8x8_d_sh1106_128x64_vcomh0:
 657              	.LVL71:
 658              	.LFB6:
 502:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 503:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** uint8_t u8x8_d_sh1106_128x64_vcomh0(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
 504:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 659              		.loc 1 504 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		.loc 1 504 1 is_stmt 0 view .LVU164
 664 0000 38B5     		push	{r3, r4, r5, lr}
 665              	.LCFI6:
 666              		.cfi_def_cfa_offset 16
 667              		.cfi_offset 3, -16
 668              		.cfi_offset 4, -12
 669              		.cfi_offset 5, -8
 670              		.cfi_offset 14, -4
 671 0002 0546     		mov	r5, r0
 672 0004 0C46     		mov	r4, r1
 505:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 673              		.loc 1 505 3 is_stmt 1 view .LVU165
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 23


 674              		.loc 1 505 8 is_stmt 0 view .LVU166
 675 0006 FFF7FEFF 		bl	u8x8_d_ssd1306_sh1106_generic
 676              	.LVL72:
 677              		.loc 1 505 6 view .LVU167
 678 000a 90B9     		cbnz	r0, .L58
 506:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     return 1;
 507:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 508:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   switch(msg)
 679              		.loc 1 508 3 is_stmt 1 view .LVU168
 680 000c 092C     		cmp	r4, #9
 681 000e 0AD0     		beq	.L57
 682 0010 0A2C     		cmp	r4, #10
 683 0012 0FD1     		bne	.L56
 509:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
 510:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_INIT:
 511:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_init(u8x8);
 684              		.loc 1 511 7 view .LVU169
 685 0014 2846     		mov	r0, r5
 686 0016 FFF7FEFF 		bl	u8x8_d_helper_display_init
 687              	.LVL73:
 512:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_vcomh0_init_seq);    
 688              		.loc 1 512 7 view .LVU170
 689 001a 0749     		ldr	r1, .L60
 690 001c 2846     		mov	r0, r5
 691 001e FFF7FEFF 		bl	u8x8_cad_SendSequence
 692              	.LVL74:
 513:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 693              		.loc 1 513 7 view .LVU171
 514:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 515:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_setup_memory(u8x8, &u8x8_sh1106_128x64_noname_display_info);
 516:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 517:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 518:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       return 0;
 519:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   }
 520:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   return 1;
 694              		.loc 1 520 10 is_stmt 0 view .LVU172
 695 0022 0120     		movs	r0, #1
 513:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 696              		.loc 1 513 7 view .LVU173
 697 0024 06E0     		b	.L56
 698              	.L57:
 515:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 699              		.loc 1 515 7 is_stmt 1 view .LVU174
 700 0026 0549     		ldr	r1, .L60+4
 701 0028 2846     		mov	r0, r5
 702 002a FFF7FEFF 		bl	u8x8_d_helper_display_setup_memory
 703              	.LVL75:
 516:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 704              		.loc 1 516 7 view .LVU175
 705              		.loc 1 520 10 is_stmt 0 view .LVU176
 706 002e 0120     		movs	r0, #1
 516:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 707              		.loc 1 516 7 view .LVU177
 708 0030 00E0     		b	.L56
 709              	.L58:
 506:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 710              		.loc 1 506 12 view .LVU178
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 24


 711 0032 0120     		movs	r0, #1
 712              	.L56:
 521:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 522:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 713              		.loc 1 522 1 view .LVU179
 714 0034 38BD     		pop	{r3, r4, r5, pc}
 715              	.LVL76:
 716              	.L61:
 717              		.loc 1 522 1 view .LVU180
 718 0036 00BF     		.align	2
 719              	.L60:
 720 0038 00000000 		.word	.LANCHOR9
 721 003c 00000000 		.word	.LANCHOR11
 722              		.cfi_endproc
 723              	.LFE6:
 725              		.section	.text.u8x8_d_sh1106_128x64_winstar,"ax",%progbits
 726              		.align	1
 727              		.global	u8x8_d_sh1106_128x64_winstar
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 732              	u8x8_d_sh1106_128x64_winstar:
 733              	.LVL77:
 734              	.LFB7:
 523:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** 
 524:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** uint8_t u8x8_d_sh1106_128x64_winstar(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
 525:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** {
 735              		.loc 1 525 1 is_stmt 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739              		.loc 1 525 1 is_stmt 0 view .LVU182
 740 0000 38B5     		push	{r3, r4, r5, lr}
 741              	.LCFI7:
 742              		.cfi_def_cfa_offset 16
 743              		.cfi_offset 3, -16
 744              		.cfi_offset 4, -12
 745              		.cfi_offset 5, -8
 746              		.cfi_offset 14, -4
 747 0002 0546     		mov	r5, r0
 748 0004 0C46     		mov	r4, r1
 526:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 749              		.loc 1 526 3 is_stmt 1 view .LVU183
 750              		.loc 1 526 8 is_stmt 0 view .LVU184
 751 0006 FFF7FEFF 		bl	u8x8_d_ssd1306_sh1106_generic
 752              	.LVL78:
 753              		.loc 1 526 6 view .LVU185
 754 000a 90B9     		cbnz	r0, .L65
 527:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     return 1;
 528:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 529:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   switch(msg)
 755              		.loc 1 529 3 is_stmt 1 view .LVU186
 756 000c 092C     		cmp	r4, #9
 757 000e 0AD0     		beq	.L64
 758 0010 0A2C     		cmp	r4, #10
 759 0012 0FD1     		bne	.L63
 530:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   {
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 25


 531:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_INIT:
 532:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_init(u8x8);
 760              		.loc 1 532 7 view .LVU187
 761 0014 2846     		mov	r0, r5
 762 0016 FFF7FEFF 		bl	u8x8_d_helper_display_init
 763              	.LVL79:
 533:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_cad_SendSequence(u8x8, u8x8_d_sh1106_128x64_winstar_init_seq);    
 764              		.loc 1 533 7 view .LVU188
 765 001a 0749     		ldr	r1, .L67
 766 001c 2846     		mov	r0, r5
 767 001e FFF7FEFF 		bl	u8x8_cad_SendSequence
 768              	.LVL80:
 534:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 769              		.loc 1 534 7 view .LVU189
 535:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     case U8X8_MSG_DISPLAY_SETUP_MEMORY:
 536:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       u8x8_d_helper_display_setup_memory(u8x8, &u8x8_sh1106_128x64_noname_display_info);
 537:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 538:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 539:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       return 0;
 540:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   }
 541:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   return 1;
 770              		.loc 1 541 10 is_stmt 0 view .LVU190
 771 0022 0120     		movs	r0, #1
 534:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 772              		.loc 1 534 7 view .LVU191
 773 0024 06E0     		b	.L63
 774              	.L64:
 536:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****       break;
 775              		.loc 1 536 7 is_stmt 1 view .LVU192
 776 0026 0549     		ldr	r1, .L67+4
 777 0028 2846     		mov	r0, r5
 778 002a FFF7FEFF 		bl	u8x8_d_helper_display_setup_memory
 779              	.LVL81:
 537:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 780              		.loc 1 537 7 view .LVU193
 781              		.loc 1 541 10 is_stmt 0 view .LVU194
 782 002e 0120     		movs	r0, #1
 537:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     default:
 783              		.loc 1 537 7 view .LVU195
 784 0030 00E0     		b	.L63
 785              	.L65:
 527:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****   
 786              		.loc 1 527 12 view .LVU196
 787 0032 0120     		movs	r0, #1
 788              	.L63:
 542:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c ****     
 543:Core/Src/u8g2/Src/u8x8_d_ssd1306_128x64_noname.c **** }
 789              		.loc 1 543 1 view .LVU197
 790 0034 38BD     		pop	{r3, r4, r5, pc}
 791              	.LVL82:
 792              	.L68:
 793              		.loc 1 543 1 view .LVU198
 794 0036 00BF     		.align	2
 795              	.L67:
 796 0038 00000000 		.word	.LANCHOR12
 797 003c 00000000 		.word	.LANCHOR11
 798              		.cfi_endproc
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 26


 799              	.LFE7:
 801              		.section	.rodata.u8x8_d_sh1106_128x64_winstar_init_seq,"a"
 802              		.align	2
 803              		.set	.LANCHOR12,. + 0
 806              	u8x8_d_sh1106_128x64_winstar_init_seq:
 807 0000 1815AE15 		.ascii	"\030\025\256\025\244\025\325\026P\025\250\026?\025\323"
 807      A415D516 
 807      5015A816 
 807      3F15D3
 808 000f 16001540 		.ascii	"\026\000\025@\025\255\026\213\025\331\026\"\025\333"
 808      15AD168B 
 808      15D91622 
 808      15DB
 809 001d 16351532 		.ascii	"\0265\0252\025\201\026\377\025\246\025\332\026\022\031"
 809      158116FF 
 809      15A615DA 
 809      161219
 810 002c FF       		.ascii	"\377"
 811              		.section	.rodata.u8x8_d_ssd1306_128x64_alt0_init_seq,"a"
 812              		.align	2
 813              		.set	.LANCHOR10,. + 0
 816              	u8x8_d_ssd1306_128x64_alt0_init_seq:
 817 0000 1815AE15 		.ascii	"\030\025\256\025\325\026\200\025\250\026?\025\323\026"
 817      D5168015 
 817      A8163F15 
 817      D316
 818 000e 00154015 		.ascii	"\000\025@\025\215\026\024\025 \026\000\025\241\025\310"
 818      8D161415 
 818      20160015 
 818      A115C8
 819 001d 15DA1602 		.ascii	"\025\332\026\002\025\201\026\317\025\331\026\361\025"
 819      158116CF 
 819      15D916F1 
 819      15
 820 002a DB164015 		.ascii	"\333\026@\025.\025\244\025\246\031\377"
 820      2E15A415 
 820      A619FF
 821              		.section	.rodata.u8x8_d_ssd1306_128x64_noname_flip0_seq,"a"
 822              		.align	2
 823              		.set	.LANCHOR2,. + 0
 826              	u8x8_d_ssd1306_128x64_noname_flip0_seq:
 827 0000 1815A115 		.ascii	"\030\025\241\025\310\031\377"
 827      C819FF
 828              		.section	.rodata.u8x8_d_ssd1306_128x64_noname_flip1_seq,"a"
 829              		.align	2
 830              		.set	.LANCHOR3,. + 0
 833              	u8x8_d_ssd1306_128x64_noname_flip1_seq:
 834 0000 1815A015 		.ascii	"\030\025\240\025\300\031\377"
 834      C019FF
 835              		.section	.rodata.u8x8_d_ssd1306_128x64_noname_init_seq,"a"
 836              		.align	2
 837              		.set	.LANCHOR4,. + 0
 840              	u8x8_d_ssd1306_128x64_noname_init_seq:
 841 0000 1815AE15 		.ascii	"\030\025\256\025\325\026\200\025\250\026?\025\323\026"
 841      D5168015 
 841      A8163F15 
 841      D316
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 27


 842 000e 00154015 		.ascii	"\000\025@\025\215\026\024\025 \026\000\025\241\025\310"
 842      8D161415 
 842      20160015 
 842      A115C8
 843 001d 15DA1612 		.ascii	"\025\332\026\022\025\201\026\317\025\331\026\361\025"
 843      158116CF 
 843      15D916F1 
 843      15
 844 002a DB164015 		.ascii	"\333\026@\025.\025\244\025\246\031\377"
 844      2E15A415 
 844      A619FF
 845              		.section	.rodata.u8x8_d_ssd1306_128x64_noname_powersave0_seq,"a"
 846              		.align	2
 847              		.set	.LANCHOR0,. + 0
 850              	u8x8_d_ssd1306_128x64_noname_powersave0_seq:
 851 0000 1815AF19 		.ascii	"\030\025\257\031\377"
 851      FF
 852              		.section	.rodata.u8x8_d_ssd1306_128x64_noname_powersave1_seq,"a"
 853              		.align	2
 854              		.set	.LANCHOR1,. + 0
 857              	u8x8_d_ssd1306_128x64_noname_powersave1_seq:
 858 0000 1815AE19 		.ascii	"\030\025\256\031\377"
 858      FF
 859              		.section	.rodata.u8x8_d_ssd1306_128x64_vcomh0_init_seq,"a"
 860              		.align	2
 861              		.set	.LANCHOR9,. + 0
 864              	u8x8_d_ssd1306_128x64_vcomh0_init_seq:
 865 0000 1815AE15 		.ascii	"\030\025\256\025\325\026\200\025\250\026?\025\323\026"
 865      D5168015 
 865      A8163F15 
 865      D316
 866 000e 00154015 		.ascii	"\000\025@\025\215\026\024\025 \026\000\025\241\025\310"
 866      8D161415 
 866      20160015 
 866      A115C8
 867 001d 15DA1612 		.ascii	"\025\332\026\022\025\201\026\357\025\331\026\241\025"
 867      158116EF 
 867      15D916A1 
 867      15
 868 002a DB160015 		.ascii	"\333\026\000\025.\025\244\025\246\031\377"
 868      2E15A415 
 868      A619FF
 869              		.section	.rodata.u8x8_d_ssd1312_128x64_noname_flip0_seq,"a"
 870              		.align	2
 871              		.set	.LANCHOR6,. + 0
 874              	u8x8_d_ssd1312_128x64_noname_flip0_seq:
 875 0000 1815A115 		.ascii	"\030\025\241\025\300\031\377"
 875      C019FF
 876              		.section	.rodata.u8x8_d_ssd1312_128x64_noname_flip1_seq,"a"
 877              		.align	2
 878              		.set	.LANCHOR7,. + 0
 881              	u8x8_d_ssd1312_128x64_noname_flip1_seq:
 882 0000 1815A015 		.ascii	"\030\025\240\025\310\031\377"
 882      C819FF
 883              		.section	.rodata.u8x8_d_ssd1312_128x64_noname_init_seq,"a"
 884              		.align	2
 885              		.set	.LANCHOR8,. + 0
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 28


 888              	u8x8_d_ssd1312_128x64_noname_init_seq:
 889 0000 1815AE15 		.ascii	"\030\025\256\025\325\026\200\025\250\026?\025\323\026"
 889      D5168015 
 889      A8163F15 
 889      D316
 890 000e 00154015 		.ascii	"\000\025@\025\215\026\024\025 \026\000\025\241\025\300"
 890      8D161415 
 890      20160015 
 890      A115C0
 891 001d 15DA1612 		.ascii	"\025\332\026\022\025\201\026\317\025\331\026\361\025"
 891      158116CF 
 891      15D916F1 
 891      15
 892 002a DB164015 		.ascii	"\333\026@\025.\025\244\025\246\031\377"
 892      2E15A415 
 892      A619FF
 893              		.section	.rodata.u8x8_sh1106_128x64_noname_display_info,"a"
 894              		.align	2
 895              		.set	.LANCHOR11,. + 0
 898              	u8x8_sh1106_128x64_noname_display_info:
 899 0000 00       		.byte	0
 900 0001 01       		.byte	1
 901 0002 14       		.byte	20
 902 0003 0A       		.byte	10
 903 0004 64       		.byte	100
 904 0005 64       		.byte	100
 905 0006 32       		.byte	50
 906 0007 32       		.byte	50
 907 0008 00093D00 		.word	4000000
 908 000c 00       		.byte	0
 909 000d 04       		.byte	4
 910 000e 28       		.byte	40
 911 000f 96       		.byte	-106
 912 0010 10       		.byte	16
 913 0011 08       		.byte	8
 914 0012 02       		.byte	2
 915 0013 02       		.byte	2
 916 0014 8000     		.short	128
 917 0016 4000     		.short	64
 918              		.section	.rodata.u8x8_ssd1306_128x64_noname_display_info,"a"
 919              		.align	2
 920              		.set	.LANCHOR5,. + 0
 923              	u8x8_ssd1306_128x64_noname_display_info:
 924 0000 00       		.byte	0
 925 0001 01       		.byte	1
 926 0002 14       		.byte	20
 927 0003 0A       		.byte	10
 928 0004 64       		.byte	100
 929 0005 64       		.byte	100
 930 0006 32       		.byte	50
 931 0007 32       		.byte	50
 932 0008 00127A00 		.word	8000000
 933 000c 00       		.byte	0
 934 000d 04       		.byte	4
 935 000e 28       		.byte	40
 936 000f 96       		.byte	-106
 937 0010 10       		.byte	16
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 29


 938 0011 08       		.byte	8
 939 0012 00       		.byte	0
 940 0013 00       		.byte	0
 941 0014 8000     		.short	128
 942 0016 4000     		.short	64
 943              		.text
 944              	.Letext0:
 945              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 946              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 947              		.file 4 "Core/Src/u8g2/Inc/u8x8.h"
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 u8x8_d_ssd1306_128x64_noname.c
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:20     .text.u8x8_d_ssd1306_sh1106_generic:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:25     .text.u8x8_d_ssd1306_sh1106_generic:00000000 u8x8_d_ssd1306_sh1106_generic
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:57     .text.u8x8_d_ssd1306_sh1106_generic:00000012 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:234    .text.u8x8_d_ssd1306_sh1106_generic:000000d4 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:242    .text.u8x8_d_ssd1306_128x64_noname:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:248    .text.u8x8_d_ssd1306_128x64_noname:00000000 u8x8_d_ssd1306_128x64_noname
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:312    .text.u8x8_d_ssd1306_128x64_noname:00000038 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:318    .text.u8x8_d_ssd1312_128x64_noname:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:324    .text.u8x8_d_ssd1312_128x64_noname:00000000 u8x8_d_ssd1312_128x64_noname
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:414    .text.u8x8_d_ssd1312_128x64_noname:00000050 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:422    .text.u8x8_d_ssd1306_128x64_vcomh0:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:428    .text.u8x8_d_ssd1306_128x64_vcomh0:00000000 u8x8_d_ssd1306_128x64_vcomh0
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:492    .text.u8x8_d_ssd1306_128x64_vcomh0:00000038 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:498    .text.u8x8_d_ssd1306_128x64_alt0:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:504    .text.u8x8_d_ssd1306_128x64_alt0:00000000 u8x8_d_ssd1306_128x64_alt0
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:568    .text.u8x8_d_ssd1306_128x64_alt0:00000038 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:574    .text.u8x8_d_sh1106_128x64_noname:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:580    .text.u8x8_d_sh1106_128x64_noname:00000000 u8x8_d_sh1106_128x64_noname
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:644    .text.u8x8_d_sh1106_128x64_noname:00000038 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:650    .text.u8x8_d_sh1106_128x64_vcomh0:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:656    .text.u8x8_d_sh1106_128x64_vcomh0:00000000 u8x8_d_sh1106_128x64_vcomh0
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:720    .text.u8x8_d_sh1106_128x64_vcomh0:00000038 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:726    .text.u8x8_d_sh1106_128x64_winstar:00000000 $t
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:732    .text.u8x8_d_sh1106_128x64_winstar:00000000 u8x8_d_sh1106_128x64_winstar
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:796    .text.u8x8_d_sh1106_128x64_winstar:00000038 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:802    .rodata.u8x8_d_sh1106_128x64_winstar_init_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:806    .rodata.u8x8_d_sh1106_128x64_winstar_init_seq:00000000 u8x8_d_sh1106_128x64_winstar_init_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:812    .rodata.u8x8_d_ssd1306_128x64_alt0_init_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:816    .rodata.u8x8_d_ssd1306_128x64_alt0_init_seq:00000000 u8x8_d_ssd1306_128x64_alt0_init_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:822    .rodata.u8x8_d_ssd1306_128x64_noname_flip0_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:826    .rodata.u8x8_d_ssd1306_128x64_noname_flip0_seq:00000000 u8x8_d_ssd1306_128x64_noname_flip0_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:829    .rodata.u8x8_d_ssd1306_128x64_noname_flip1_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:833    .rodata.u8x8_d_ssd1306_128x64_noname_flip1_seq:00000000 u8x8_d_ssd1306_128x64_noname_flip1_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:836    .rodata.u8x8_d_ssd1306_128x64_noname_init_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:840    .rodata.u8x8_d_ssd1306_128x64_noname_init_seq:00000000 u8x8_d_ssd1306_128x64_noname_init_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:846    .rodata.u8x8_d_ssd1306_128x64_noname_powersave0_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:850    .rodata.u8x8_d_ssd1306_128x64_noname_powersave0_seq:00000000 u8x8_d_ssd1306_128x64_noname_powersave0_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:853    .rodata.u8x8_d_ssd1306_128x64_noname_powersave1_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:857    .rodata.u8x8_d_ssd1306_128x64_noname_powersave1_seq:00000000 u8x8_d_ssd1306_128x64_noname_powersave1_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:860    .rodata.u8x8_d_ssd1306_128x64_vcomh0_init_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:864    .rodata.u8x8_d_ssd1306_128x64_vcomh0_init_seq:00000000 u8x8_d_ssd1306_128x64_vcomh0_init_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:870    .rodata.u8x8_d_ssd1312_128x64_noname_flip0_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:874    .rodata.u8x8_d_ssd1312_128x64_noname_flip0_seq:00000000 u8x8_d_ssd1312_128x64_noname_flip0_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:877    .rodata.u8x8_d_ssd1312_128x64_noname_flip1_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:881    .rodata.u8x8_d_ssd1312_128x64_noname_flip1_seq:00000000 u8x8_d_ssd1312_128x64_noname_flip1_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:884    .rodata.u8x8_d_ssd1312_128x64_noname_init_seq:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:888    .rodata.u8x8_d_ssd1312_128x64_noname_init_seq:00000000 u8x8_d_ssd1312_128x64_noname_init_seq
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:894    .rodata.u8x8_sh1106_128x64_noname_display_info:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:898    .rodata.u8x8_sh1106_128x64_noname_display_info:00000000 u8x8_sh1106_128x64_noname_display_info
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:919    .rodata.u8x8_ssd1306_128x64_noname_display_info:00000000 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:923    .rodata.u8x8_ssd1306_128x64_noname_display_info:00000000 u8x8_ssd1306_128x64_noname_display_info
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:62     .text.u8x8_d_ssd1306_sh1106_generic:00000017 $d
C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s:62     .text.u8x8_d_ssd1306_sh1106_generic:00000018 $t

UNDEFINED SYMBOLS
ARM GAS  C:\Users\MOROSH~1\AppData\Local\Temp\ccOpupYW.s 			page 31


u8x8_cad_SendSequence
u8x8_cad_StartTransfer
u8x8_cad_SendCmd
u8x8_cad_SendArg
u8x8_cad_EndTransfer
u8x8_cad_SendData
u8x8_d_helper_display_init
u8x8_d_helper_display_setup_memory
