[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ImplicitVarType/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ImplicitVarType/dut.sv".
AST_DEBUG_BEGIN
Count: 42
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv
n<> u<41> t<Top_level_rule> c<1> l<1:1> el<5:1>
  n<> u<1> t<Null_rule> p<41> s<40> l<1:1> el<1:0>
  n<> u<40> t<Source_text> p<41> c<39> l<1:1> el<4:10>
    n<> u<39> t<Description> p<40> c<38> l<1:1> el<4:10>
      n<> u<38> t<Module_declaration> p<39> c<6> l<1:1> el<4:10>
        n<> u<6> t<Module_nonansi_header> p<38> c<2> s<36> l<1:1> el<1:17>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<spidpi> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:14>
          n<> u<5> t<List_of_ports> p<6> c<4> l<1:14> el<1:16>
            n<> u<4> t<Port> p<5> l<1:15> el<1:15>
        n<> u<36> t<Module_item> p<38> c<35> s<37> l<2:3> el<3:37>
          n<> u<35> t<Non_port_module_item> p<36> c<34> l<2:3> el<3:37>
            n<> u<34> t<Module_or_generate_item> p<35> c<33> l<2:3> el<3:37>
              n<> u<33> t<Module_common_item> p<34> c<32> l<2:3> el<3:37>
                n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<2:3> el<3:37>
                  n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<2:3> el<3:37>
                    n<> u<30> t<Dpi_import_export> p<31> c<29> l<2:3> el<3:37>
                      n<> u<29> t<IMPORT> p<30> s<7> l<2:3> el<2:9>
                      n<"DPI-C"> u<7> t<StringLiteral> p<30> s<28> l<2:10> el<2:17>
                      n<> u<28> t<Function_prototype> p<30> c<11> l<2:18> el<3:36>
                        n<> u<11> t<Function_data_type_or_implicit> p<28> c<10> s<12> l<3:5> el<3:9>
                          n<> u<10> t<Function_data_type> p<11> c<9> l<3:5> el<3:9>
                            n<> u<9> t<Data_type> p<10> c<8> l<3:5> el<3:9>
                              n<> u<8> t<IntegerAtomType_Byte> p<9> l<3:5> el<3:9>
                        n<tick> u<12> t<StringConst> p<28> s<27> l<3:10> el<3:14>
                        n<> u<27> t<Tf_port_list> p<28> c<26> l<3:15> el<3:35>
                          n<> u<26> t<Tf_port_item> p<27> c<13> l<3:15> el<3:35>
                            n<> u<13> t<TfPortDir_Inp> p<26> s<24> l<3:15> el<3:20>
                            n<> u<24> t<Data_type_or_implicit> p<26> c<23> s<25> l<3:21> el<3:26>
                              n<> u<23> t<Packed_dimension> p<24> c<22> l<3:21> el<3:26>
                                n<> u<22> t<Constant_range> p<23> c<17> l<3:22> el<3:25>
                                  n<> u<17> t<Constant_expression> p<22> c<16> s<21> l<3:22> el<3:23>
                                    n<> u<16> t<Constant_primary> p<17> c<15> l<3:22> el<3:23>
                                      n<> u<15> t<Primary_literal> p<16> c<14> l<3:22> el<3:23>
                                        n<1> u<14> t<IntConst> p<15> l<3:22> el<3:23>
                                  n<> u<21> t<Constant_expression> p<22> c<20> l<3:24> el<3:25>
                                    n<> u<20> t<Constant_primary> p<21> c<19> l<3:24> el<3:25>
                                      n<> u<19> t<Primary_literal> p<20> c<18> l<3:24> el<3:25>
                                        n<0> u<18> t<IntConst> p<19> l<3:24> el<3:25>
                            n<d2p_data> u<25> t<StringConst> p<26> l<3:27> el<3:35>
        n<> u<37> t<ENDMODULE> p<38> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: No timescale set for "spidpi".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: Compile module "work@spidpi".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ByteTypespec                                           1
ByteVar                                                1
Constant                                               2
Design                                                 1
Function                                               1
IODecl                                                 1
LogicTypespec                                          1
Module                                                 1
Range                                                  1
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@spidpi
  |vpiDefName:work@spidpi
  |vpiTaskFunc:
  \_Function: (work@spidpi.tick), line:2:3, endln:3:37
    |vpiParent:
    \_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
    |vpiName:tick
    |vpiFullName:work@spidpi.tick
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiReturn:
    \_ByteVar: (work@spidpi.tick), line:3:5, endln:3:9
      |vpiParent:
      \_Function: (work@spidpi.tick), line:2:3, endln:3:37
      |vpiTypespec:
      \_RefTypespec: (work@spidpi.tick)
        |vpiParent:
        \_ByteVar: (work@spidpi.tick), line:3:5, endln:3:9
        |vpiFullName:work@spidpi.tick
        |vpiActual:
        \_ByteTypespec: , line:3:5, endln:3:9
      |vpiFullName:work@spidpi.tick
      |vpiSigned:1
    |vpiIODecl:
    \_IODecl: (d2p_data), line:3:27, endln:3:35
      |vpiParent:
      \_Function: (work@spidpi.tick), line:2:3, endln:3:37
      |vpiDirection:1
      |vpiName:d2p_data
      |vpiTypedef:
      \_RefTypespec: (work@spidpi.tick.d2p_data)
        |vpiParent:
        \_IODecl: (d2p_data), line:3:27, endln:3:35
        |vpiFullName:work@spidpi.tick.d2p_data
        |vpiActual:
        \_LogicTypespec: , line:3:21, endln:3:26
    |vpiInstance:
    \_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
\_weaklyReferenced:
\_ByteTypespec: , line:3:5, endln:3:9
  |vpiSigned:1
\_LogicTypespec: , line:3:21, endln:3:26
  |vpiRange:
  \_Range: , line:3:21, endln:3:26
    |vpiParent:
    \_LogicTypespec: , line:3:21, endln:3:26
    |vpiLeftRange:
    \_Constant: , line:3:22, endln:3:23
      |vpiParent:
      \_Range: , line:3:21, endln:3:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:3:24, endln:3:25
      |vpiParent:
      \_Range: , line:3:21, endln:3:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
