<stg><name>read_attn</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %q_patch_offset = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_patch_offset"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %k_patch = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_patch"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
entry:3 %q_patch_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_patch_block"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %attn_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn

]]></Node>
<StgValue><ssdm name="attn_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="64">
<![CDATA[
entry:8 %trunc_ln329 = trunc i64 %attn_read

]]></Node>
<StgValue><ssdm name="trunc_ln329"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:9 %store_ln322 = store i15 0, i15 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:10 %store_ln322 = store i6 0, i6 %q_patch_block

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:11 %store_ln322 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %store_ln322 = store i8 0, i8 %k_patch

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:13 %store_ln322 = store i3 0, i3 %q_patch_offset

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln322 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %k_patch_2 = load i8 %k_patch

]]></Node>
<StgValue><ssdm name="k_patch_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:1 %q_patch_block_2 = load i6 %q_patch_block

]]></Node>
<StgValue><ssdm name="q_patch_block_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc:2 %indvar_flatten19_load = load i15 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="indvar_flatten19_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="1" op_3_bw="6" op_4_bw="2">
<![CDATA[
for.inc:3 %or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %q_patch_block_2, i1 0, i6 %q_patch_block_2, i2 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc:4 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %k_patch_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="10">
<![CDATA[
for.inc:5 %zext_ln329 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:6 %add_ln329 = add i15 %or_ln, i15 %zext_ln329

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:7 %icmp_ln322 = icmp_eq  i15 %indvar_flatten19_load, i15 17028

]]></Node>
<StgValue><ssdm name="icmp_ln322"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:8 %add_ln322_1 = add i15 %indvar_flatten19_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln322_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:9 %br_ln322 = br i1 %icmp_ln322, void %for.inc16, void %for.end39

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc16:0 %q_patch_offset_load = load i3 %q_patch_offset

]]></Node>
<StgValue><ssdm name="q_patch_offset_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc16:1 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc16:2 %add_ln322 = add i6 %q_patch_block_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln322"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc16:5 %icmp_ln324 = icmp_eq  i11 %indvar_flatten_load, i11 516

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc16:6 %select_ln322 = select i1 %icmp_ln324, i8 0, i8 %k_patch_2

]]></Node>
<StgValue><ssdm name="select_ln322"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="1" op_3_bw="6" op_4_bw="2">
<![CDATA[
for.inc16:7 %or_ln_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %add_ln322, i1 0, i6 %add_ln322, i2 0

]]></Node>
<StgValue><ssdm name="or_ln_mid1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc16:8 %select_ln322_1 = select i1 %icmp_ln324, i15 %or_ln_mid1, i15 %or_ln

]]></Node>
<StgValue><ssdm name="select_ln322_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16:9 %xor_ln322 = xor i1 %icmp_ln324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln322"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc16:10 %icmp_ln326 = icmp_eq  i3 %q_patch_offset_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16:11 %and_ln322 = and i1 %icmp_ln326, i1 %xor_ln322

]]></Node>
<StgValue><ssdm name="and_ln322"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc16:12 %select_ln322_2 = select i1 %icmp_ln324, i6 %add_ln322, i6 %q_patch_block_2

]]></Node>
<StgValue><ssdm name="select_ln322_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc16:13 %add_ln324 = add i8 %select_ln322, i8 1

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16:15 %or_ln324 = or i1 %and_ln322, i1 %icmp_ln324

]]></Node>
<StgValue><ssdm name="or_ln324"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc16:16 %select_ln324 = select i1 %or_ln324, i3 0, i3 %q_patch_offset_load

]]></Node>
<StgValue><ssdm name="select_ln324"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc16:17 %shl_ln326_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln324, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln326_mid1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="10">
<![CDATA[
for.inc16:18 %zext_ln329_1 = zext i10 %shl_ln326_mid1

]]></Node>
<StgValue><ssdm name="zext_ln329_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc16:19 %add_ln329_3 = add i15 %select_ln322_1, i15 %zext_ln329_1

]]></Node>
<StgValue><ssdm name="add_ln329_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc16:20 %select_ln324_1 = select i1 %and_ln322, i8 %add_ln324, i8 %select_ln322

]]></Node>
<StgValue><ssdm name="select_ln324_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="3">
<![CDATA[
for.inc16:23 %trunc_ln329_1 = trunc i3 %select_ln324

]]></Node>
<StgValue><ssdm name="trunc_ln329_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16:24 %tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln329_3, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="1" op_3_bw="6">
<![CDATA[
for.inc16:25 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i1.i6, i6 %add_ln322, i1 0, i6 %add_ln322

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16:26 %tmp_48 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln329, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc16:27 %select_ln322_3 = select i1 %icmp_ln324, i13 %tmp_s, i13 %tmp_48

]]></Node>
<StgValue><ssdm name="select_ln322_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc16:28 %select_ln324_2 = select i1 %and_ln322, i13 %tmp, i13 %select_ln322_3

]]></Node>
<StgValue><ssdm name="select_ln324_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="2" op_3_bw="4">
<![CDATA[
for.inc16:29 %shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i2.i4, i13 %select_ln324_2, i2 %trunc_ln329_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="19">
<![CDATA[
for.inc16:30 %zext_ln329_2 = zext i19 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln329_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="3">
<![CDATA[
for.inc16:31 %trunc_ln329_2 = trunc i3 %select_ln324

]]></Node>
<StgValue><ssdm name="trunc_ln329_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc16:33 %add_ln329_1 = add i64 %zext_ln329_2, i64 %attn_read

]]></Node>
<StgValue><ssdm name="add_ln329_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16:34 %trunc_ln329_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln329_1, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln329_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc16:45 %add_ln326 = add i3 %select_ln324, i3 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc16:46 %add_ln324_1 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln324_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc16:47 %select_ln324_3 = select i1 %icmp_ln324, i11 1, i11 %add_ln324_1

]]></Node>
<StgValue><ssdm name="select_ln324_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16:48 %store_ln326 = store i15 %add_ln322_1, i15 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16:49 %store_ln326 = store i6 %select_ln322_2, i6 %q_patch_block

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16:50 %store_ln326 = store i11 %select_ln324_3, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16:51 %store_ln326 = store i8 %select_ln324_1, i8 %k_patch

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16:52 %store_ln326 = store i3 %add_ln326, i3 %q_patch_offset

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="59">
<![CDATA[
for.inc16:35 %sext_ln329 = sext i59 %trunc_ln329_7

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc16:36 %inout1_addr = getelementptr i256 %inout1, i64 %sext_ln329

]]></Node>
<StgValue><ssdm name="inout1_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc16:37 %inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout1_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="78" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc16:37 %inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout1_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="79" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc16:37 %inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout1_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="80" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc16:37 %inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout1_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="81" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc16:37 %inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout1_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="82" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc16:37 %inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout1_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="83" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc16:37 %inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %inout1_addr, i32 1

]]></Node>
<StgValue><ssdm name="inout1_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="84" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc16:38 %inout1_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %inout1_addr

]]></Node>
<StgValue><ssdm name="inout1_addr_read"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
for.end39:0 %ret_ln341 = ret

]]></Node>
<StgValue><ssdm name="ret_ln341"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln322_for_each_q_patch_block_ln324_for_each_k_patch_ln326_for_each_q_patch_of

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17028, i64 17028, i64 17028

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln324_for_each_k_patch_ln326_for_each_q_patch_offset_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16:21 %specpipeline_ln328 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln328"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16:22 %specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48

]]></Node>
<StgValue><ssdm name="specloopname_ln326"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc16:32 %trunc_ln329_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln329_2, i4 0

]]></Node>
<StgValue><ssdm name="trunc_ln329_6"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc16:39 %add_ln329_2 = add i5 %trunc_ln329_6, i5 %trunc_ln329

]]></Node>
<StgValue><ssdm name="add_ln329_2"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc16:40 %shl_ln329_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln329_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln329_1"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="256" op_0_bw="8">
<![CDATA[
for.inc16:41 %zext_ln329_3 = zext i8 %shl_ln329_1

]]></Node>
<StgValue><ssdm name="zext_ln329_3"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc16:42 %lshr_ln329 = lshr i256 %inout1_addr_read, i256 %zext_ln329_3

]]></Node>
<StgValue><ssdm name="lshr_ln329"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="256">
<![CDATA[
for.inc16:43 %trunc_ln329_3 = trunc i256 %lshr_ln329

]]></Node>
<StgValue><ssdm name="trunc_ln329_3"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc16:44 %write_ln329 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %attn_stream, i128 %trunc_ln329_3

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
for.inc16:53 %br_ln326 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
