
*** Running vivado
    with args -log cnn_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cnn_top.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cnn_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_1_1/mult_gen_1.dcp' for cell 'm2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'para[0].datapath[0].convolution/add1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'para[0].datapath[0].convolution/m1'
INFO: [Netlist 29-17] Analyzing 1001 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/constrs_1/new/clock1.xdc]
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/constrs_1/new/clock1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_1_1/mult_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_1_1/mult_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/ip/mult_gen_1_1/mult_gen_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 510.016 ; gain = 300.109
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 515.852 ; gain = 5.836
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 15a24548b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 74503a64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1040.129 ; gain = 0.027

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 74503a64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1040.129 ; gain = 0.027

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5161 unconnected nets.
INFO: [Opt 31-11] Eliminated 172 unconnected cells.
Phase 3 Sweep | Checksum: 10a73d379

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1040.129 ; gain = 0.027

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 10a73d379

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.129 ; gain = 0.027

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1040.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10a73d379

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.129 ; gain = 0.027

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 130 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 260
Ending PowerOpt Patch Enables Task | Checksum: 10a73d379

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1355.563 ; gain = 0.000
Ending Power Optimization Task | Checksum: 10a73d379

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.563 ; gain = 315.434
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.563 ; gain = 845.547
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/impl_1/cnn_top_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/impl_1/cnn_top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[10] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[7]) which is driven by a register (para[0].datapath[0].router/address_write_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[11] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[8]) which is driven by a register (para[0].datapath[0].router/address_write_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[12] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[9]) which is driven by a register (para[0].datapath[0].router/address_write_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[13] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[10]) which is driven by a register (para[0].datapath[0].router/address_write_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[14] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[11]) which is driven by a register (para[0].datapath[0].router/address_write_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[3] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[0]) which is driven by a register (para[0].datapath[0].router/address_write_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[4] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[1]) which is driven by a register (para[0].datapath[0].router/address_write_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[5] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[2]) which is driven by a register (para[0].datapath[0].router/address_write_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[6] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[3]) which is driven by a register (para[0].datapath[0].router/address_write_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[7] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[4]) which is driven by a register (para[0].datapath[0].router/address_write_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[8] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[5]) which is driven by a register (para[0].datapath[0].router/address_write_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[9] (net: para[0].datapath[0].router/BRAM_1_data/addr_write[6]) which is driven by a register (para[0].datapath[0].router/address_write_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRBWRADDR[10] (net: para[0].datapath[0].router/BRAM_1_data/address_read_reg[11][7]) which is driven by a register (para[0].datapath[0].router/address_read_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRBWRADDR[11] (net: para[0].datapath[0].router/BRAM_1_data/address_read_reg[11][8]) which is driven by a register (para[0].datapath[0].router/address_read_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRBWRADDR[12] (net: para[0].datapath[0].router/BRAM_1_data/address_read_reg[11][9]) which is driven by a register (para[0].datapath[0].router/address_read_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRBWRADDR[13] (net: para[0].datapath[0].router/BRAM_1_data/address_read_reg[11][10]) which is driven by a register (para[0].datapath[0].router/address_read_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRBWRADDR[14] (net: para[0].datapath[0].router/BRAM_1_data/address_read_reg[11][11]) which is driven by a register (para[0].datapath[0].router/address_read_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRBWRADDR[7] (net: para[0].datapath[0].router/BRAM_1_data/address_read_reg[11][4]) which is driven by a register (para[0].datapath[0].router/address_read_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRBWRADDR[8] (net: para[0].datapath[0].router/BRAM_1_data/address_read_reg[11][5]) which is driven by a register (para[0].datapath[0].router/address_read_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 has an input control pin para[0].datapath[0].router/BRAM_1_data/RAM_reg_0/ADDRBWRADDR[9] (net: para[0].datapath[0].router/BRAM_1_data/address_read_reg[11][6]) which is driven by a register (para[0].datapath[0].router/address_read_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[10] (net: para[0].pa_fifo/MEMORY/out[6]) which is driven by a register (para[0].pa_fifo/address_write_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[11] (net: para[0].pa_fifo/MEMORY/out[7]) which is driven by a register (para[0].pa_fifo/address_write_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[12] (net: para[0].pa_fifo/MEMORY/out[8]) which is driven by a register (para[0].pa_fifo/address_write_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[4] (net: para[0].pa_fifo/MEMORY/out[0]) which is driven by a register (para[0].pa_fifo/address_write_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[5] (net: para[0].pa_fifo/MEMORY/out[1]) which is driven by a register (para[0].pa_fifo/address_write_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[6] (net: para[0].pa_fifo/MEMORY/out[2]) which is driven by a register (para[0].pa_fifo/address_write_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[7] (net: para[0].pa_fifo/MEMORY/out[3]) which is driven by a register (para[0].pa_fifo/address_write_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[8] (net: para[0].pa_fifo/MEMORY/out[4]) which is driven by a register (para[0].pa_fifo/address_write_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[9] (net: para[0].pa_fifo/MEMORY/out[5]) which is driven by a register (para[0].pa_fifo/address_write_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[10] (net: para[0].pa_fifo/MEMORY/O768[6]) which is driven by a register (para[0].pa_fifo/address_read_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[11] (net: para[0].pa_fifo/MEMORY/O768[7]) which is driven by a register (para[0].pa_fifo/address_read_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[12] (net: para[0].pa_fifo/MEMORY/O768[8]) which is driven by a register (para[0].pa_fifo/address_read_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[4] (net: para[0].pa_fifo/MEMORY/O768[0]) which is driven by a register (para[0].pa_fifo/address_read_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[5] (net: para[0].pa_fifo/MEMORY/O768[1]) which is driven by a register (para[0].pa_fifo/address_read_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[6] (net: para[0].pa_fifo/MEMORY/O768[2]) which is driven by a register (para[0].pa_fifo/address_read_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[7] (net: para[0].pa_fifo/MEMORY/O768[3]) which is driven by a register (para[0].pa_fifo/address_read_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[8] (net: para[0].pa_fifo/MEMORY/O768[4]) which is driven by a register (para[0].pa_fifo/address_read_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[9] (net: para[0].pa_fifo/MEMORY/O768[5]) which is driven by a register (para[0].pa_fifo/address_read_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[0].pa_fifo/MEMORY/RAM_reg has an input control pin para[0].pa_fifo/MEMORY/RAM_reg/ENBWREN (net: para[0].pa_fifo/MEMORY/Q[0]) which is driven by a register (read_fifo_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 para[1].pa_fifo/MEMORY/RAM_reg has an input control pin para[1].pa_fifo/MEMORY/RAM_reg/ADDRARDADDR[12] (net: para[1].pa_fifo/MEMORY/out[8]) which is driven by a register (para[1].pa_fifo/address_write_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1355.563 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3edc3771

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 3fb06d62

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 3fb06d62

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 3fb06d62

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1182ac8ec

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1182ac8ec

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18bd162ca

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13ecc0b06

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a72a3ee5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14111eb9c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18ee7ebda

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: f98f4944

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a5be592e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1085ac0e9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 6d42958e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 6d42958e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.082. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 146fd9a78

Time (s): cpu = 00:02:01 ; elapsed = 00:01:41 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 146fd9a78

Time (s): cpu = 00:02:01 ; elapsed = 00:01:41 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 146fd9a78

Time (s): cpu = 00:02:02 ; elapsed = 00:01:42 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 146fd9a78

Time (s): cpu = 00:02:02 ; elapsed = 00:01:42 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bbc84825

Time (s): cpu = 00:02:02 ; elapsed = 00:01:42 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bbc84825

Time (s): cpu = 00:02:02 ; elapsed = 00:01:42 . Memory (MB): peak = 1355.563 ; gain = 0.000
Ending Placer Task | Checksum: 11aec5c13

Time (s): cpu = 00:02:02 ; elapsed = 00:01:42 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:45 . Memory (MB): peak = 1355.563 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/impl_1/cnn_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1355.563 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1355.563 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1355.563 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9e851d64 ConstDB: 0 ShapeSum: 7c673eaf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147100c3f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 147100c3f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 147100c3f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 147100c3f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.563 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cc138f10

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.124  | TNS=0.000  | WHS=-0.205 | THS=-278.457|

Phase 2 Router Initialization | Checksum: 1bf46933e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 124b2b868

Time (s): cpu = 00:01:50 ; elapsed = 00:01:06 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 929
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 249be0b79

Time (s): cpu = 00:02:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.026  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 24d1aa6be

Time (s): cpu = 00:02:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1d3caae5e

Time (s): cpu = 00:02:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 4.1.2 GlobIterForTiming | Checksum: 57d7d7a2

Time (s): cpu = 00:02:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 4.1 Global Iteration 0 | Checksum: 57d7d7a2

Time (s): cpu = 00:02:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: fbabe865

Time (s): cpu = 00:02:43 ; elapsed = 00:01:42 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.048  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 106fb800a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:43 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: f8efcf92

Time (s): cpu = 00:02:44 ; elapsed = 00:01:44 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 4.2.2 GlobIterForTiming | Checksum: 1164aa908

Time (s): cpu = 00:02:44 ; elapsed = 00:01:44 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 4.2 Global Iteration 1 | Checksum: 1164aa908

Time (s): cpu = 00:02:45 ; elapsed = 00:01:44 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1e006a146

Time (s): cpu = 00:02:50 ; elapsed = 00:01:48 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1641da533

Time (s): cpu = 00:02:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1641da533

Time (s): cpu = 00:02:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1641da533

Time (s): cpu = 00:02:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1641da533

Time (s): cpu = 00:02:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1641da533

Time (s): cpu = 00:02:50 ; elapsed = 00:01:49 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20ddb1174

Time (s): cpu = 00:02:52 ; elapsed = 00:01:50 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.147  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 133ae7d33

Time (s): cpu = 00:02:52 ; elapsed = 00:01:50 . Memory (MB): peak = 1355.563 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 133ae7d33

Time (s): cpu = 00:02:52 ; elapsed = 00:01:50 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.49961 %
  Global Horizontal Routing Utilization  = 6.19468 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e64cfee8

Time (s): cpu = 00:02:52 ; elapsed = 00:01:51 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e64cfee8

Time (s): cpu = 00:02:53 ; elapsed = 00:01:51 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23965c56b

Time (s): cpu = 00:02:54 ; elapsed = 00:01:52 . Memory (MB): peak = 1355.563 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.147  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23965c56b

Time (s): cpu = 00:02:54 ; elapsed = 00:01:52 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:55 ; elapsed = 00:01:53 . Memory (MB): peak = 1355.563 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:00 ; elapsed = 00:01:56 . Memory (MB): peak = 1355.563 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/impl_1/cnn_top_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/impl_1/cnn_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/impl_1/cnn_top_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.563 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file cnn_top_power_routed.rpt -pb cnn_top_power_summary_routed.pb -rpx cnn_top_power_routed.rpx
