timestamp 1586668643
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use En_clk_din En_clk_din_0 -1 0 -1019 0 -1 61400
use NO_ClkGen NO_ClkGen_0 -1 0 -5585 0 -1 61573
use via_dev$11 via_dev$11_7 1 0 -7239 0 1 58978
use via_dev$11 via_dev$11_6 1 0 -7447 0 1 59162
use via_dev$11 via_dev$11_5 1 0 -6894 0 1 58728
use via_dev$11 via_dev$11_4 1 0 -3412 0 1 60611
use via_dev$11 via_dev$11_3 1 0 -3179 0 1 61167
use via_dev$11 via_dev$11_1 1 0 -5376 0 1 59507
use via_dev$11 via_dev$11_0 1 0 -5376 0 1 58541
use via_dev$11 via_dev$11_2 1 0 -1567 0 1 61164
use swmatrix_row_10 swmatrix_row_10_0[0:0:0][0:23:2656] 1 0 -6556 0 1 -4158
port "BUS[10]" 40 52157 -4304 52157 -4304 m4
port "BUS[9]" 39 45934 -4301 45934 -4301 m4
port "BUS[8]" 38 39694 -4301 39694 -4301 m4
port "BUS[7]" 37 33454 -4301 33454 -4301 m4
port "BUS[6]" 36 27214 -4301 27214 -4301 m4
port "BUS[5]" 35 20974 -4301 20974 -4301 m4
port "BUS[4]" 34 14734 -4301 14734 -4301 m4
port "BUS[3]" 33 8494 -4301 8494 -4301 m4
port "BUS[2]" 32 2254 -4301 2254 -4301 m4
port "BUS[1]" 31 -4095 -4304 -4095 -4304 m4
port "D_out" 3 -6888 -4960 -6888 -4960 m3
port "PIN[24]" 27 56049 -3530 56049 -3530 m3
port "PIN[23]" 26 56037 -874 56037 -874 m3
port "PIN[22]" 25 56044 1782 56044 1782 m3
port "PIN[21]" 21 56051 4438 56051 4438 m3
port "PIN[20]" 24 56045 7094 56045 7094 m3
port "PIN[19]" 23 56045 9750 56045 9750 m3
port "PIN[18]" 22 56045 12406 56045 12406 m3
port "PIN[17]" 20 56036 15062 56036 15062 m3
port "PIN[16]" 19 56045 17718 56045 17718 m3
port "PIN[15]" 18 56045 20374 56045 20374 m3
port "PIN[14]" 17 56050 23030 56050 23030 m3
port "PIN[13]" 16 56049 25686 56049 25686 m3
port "PIN[12]" 15 56025 28342 56025 28342 m3
port "PIN[11]" 14 56004 30998 56004 30998 m3
port "PIN[10]" 13 56025 33654 56025 33654 m3
port "PIN[9]" 12 56004 36310 56004 36310 m3
port "PIN[8]" 11 55890 38966 55890 38966 m3
port "PIN[7]" 10 55936 41622 55936 41622 m3
port "PIN[6]" 9 55993 44278 55993 44278 m3
port "PIN[5]" 8 55992 46934 55992 46934 m3
port "PIN[4]" 7 55977 49590 55977 49590 m3
port "PIN[3]" 6 55973 52246 55973 52246 m3
port "PIN[2]" 5 55938 54903 55938 54903 m3
port "PIN[1]" 4 56011 57558 56011 57558 m3
port "d_in" 30 1498 61761 1498 61761 m2
port "clk" 29 1261 61752 1261 61752 m2
port "Enable" 28 1043 61752 1043 61752 m2
port "vss" 1 842 60548 842 60548 m1
port "vdd" 2 -68 59960 -68 59960 m1
node "BUS[10]" 0 49.2036 52157 -4304 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[9]" 0 49.2036 45934 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[8]" 0 49.2036 39694 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[7]" 0 49.2036 33454 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[6]" 0 49.2036 27214 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[5]" 0 49.2036 20974 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[4]" 0 49.2036 14734 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[3]" 0 49.2036 8494 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[2]" 0 49.2036 2254 -4301 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "BUS[1]" 0 49.2036 -4095 -4304 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5588 342 0 0
node "D_out" 0 42.7134 -6888 -4960 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3900 278 0 0 0 0
node "PIN[24]" 0 187.763 56049 -3530 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[23]" 0 187.763 56037 -874 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[22]" 0 187.763 56044 1782 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[21]" 0 187.763 56051 4438 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[20]" 0 187.763 56045 7094 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[19]" 0 187.763 56045 9750 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[18]" 0 187.763 56045 12406 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[17]" 0 187.763 56036 15062 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[16]" 0 187.763 56045 17718 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[15]" 0 187.763 56045 20374 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[14]" 0 187.763 56050 23030 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[13]" 0 187.763 56049 25686 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[12]" 0 187.763 56025 28342 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[11]" 0 187.763 56004 30998 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[10]" 0 187.763 56025 33654 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[9]" 0 187.763 56004 36310 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[8]" 0 187.763 55890 38966 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[7]" 0 187.763 55936 41622 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[6]" 0 187.763 55993 44278 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[5]" 0 187.763 55992 46934 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[4]" 0 187.763 55977 49590 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[3]" 0 187.763 55973 52246 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[2]" 0 187.763 55938 54903 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "PIN[1]" 0 183.161 56011 57558 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60006 1150 0 0 0 0
node "m3_n5376_59507#" 5 1429.86 -5376 59507 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546600 11132 0 0 0 0
node "m3_n3412_60711#" 1 139.809 -3412 60711 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78900 1778 0 0 0 0
node "m2_n5384_58620#" 1 353.991 -5384 58620 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98868 2190 0 0 0 0 0 0
node "m2_n6894_58828#" 5 1735.43 -6894 58828 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 536500 10930 0 0 0 0 0 0
node "d_in" 2 505.29 1498 61761 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 209800 4396 0 0 0 0 0 0
node "clk" 2 167.71 1261 61752 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 167900 3558 0 0 0 0 0 0
node "m2_n7239_58978#" 2 428.169 -7239 58978 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 227000 4740 0 0 0 0 0 0
node "Enable" 1 239.521 1043 61752 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127500 2750 0 0 0 0 0 0
node "m2_n3232_61401#" 0 39.082 -3232 61401 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8900 378 0 0 0 0 0 0
node "m2_n7447_59262#" 3 778.025 -7447 59262 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 282600 5852 0 0 0 0 0 0
node "vss" 27 32343.6 842 60548 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11962272 119952 0 0 0 0 0 0 0 0
node "vdd" 1 6079.97 -68 59960 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4289854 15180 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_n7447_59262#" "m2_n7239_58978#" 586.937
cap "m3_n5376_59507#" "vdd" 423.475
cap "m3_n3412_60711#" "m2_n6894_58828#" 35.7592
cap "clk" "Enable" 431.634
cap "clk" "vss" 95.7329
cap "vss" "PIN[1]" 7.62484
cap "m3_n3412_60711#" "m2_n3232_61401#" 6.6701
cap "vss" "Enable" 200.76
cap "m3_n5376_59507#" "m2_n5384_58620#" 47.6211
cap "m3_n5376_59507#" "m2_n6894_58828#" 179.374
cap "vdd" "m2_n6894_58828#" 238.387
cap "clk" "d_in" 533.592
cap "m3_n5376_59507#" "m3_n3412_60711#" 111.248
cap "m3_n3412_60711#" "vdd" 100.537
cap "vdd" "vss" 59.0611
cap "m3_n5376_59507#" "m2_n3232_61401#" 0.0372068
cap "vdd" "m2_n3232_61401#" 61.048
cap "m2_n7239_58978#" "m2_n6894_58828#" 176.488
cap "m2_n5384_58620#" "m2_n6894_58828#" 35.8114
cap "vss" "d_in" 123.797
cap "swmatrix_row_10_0[0]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[0]/swmatrix_Tgate_2/T1" 36.2126
cap "swmatrix_row_10_0[0]/d_out" "swmatrix_row_10_0[0]/swmatrix_Tgate_2/T1" 62.0413
cap "swmatrix_row_10_0[1]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[1]/d_out" 61.7875
cap "swmatrix_row_10_0[1]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[0]/d_out" 0.290373
cap "swmatrix_row_10_0[1]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[0]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 35.4805
cap "swmatrix_row_10_0[2]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[1]/d_out" 0.290373
cap "swmatrix_row_10_0[2]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[2]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 35.5728
cap "swmatrix_row_10_0[2]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[2]/d_out" 61.9374
cap "swmatrix_row_10_0[3]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[3]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 35.6641
cap "swmatrix_row_10_0[3]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[2]/d_out" 0.290373
cap "swmatrix_row_10_0[3]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[3]/d_out" 62.0822
cap "swmatrix_row_10_0[3]/d_out" "swmatrix_row_10_0[4]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[4]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[4]/d_out" 41.4753
cap "swmatrix_row_10_0[3]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[4]/swmatrix_Tgate_2/T1" 21.8957
cap "swmatrix_row_10_0[4]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[4]/d_out" 20.4831
cap "swmatrix_row_10_0[4]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[4]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 13.6902
cap "swmatrix_row_10_0[5]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[4]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 35.5859
cap "swmatrix_row_10_0[5]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[5]/d_out" 61.9584
cap "swmatrix_row_10_0[4]/d_out" "swmatrix_row_10_0[5]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[6]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[6]/d_out" 61.9584
cap "swmatrix_row_10_0[6]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[5]/d_out" 0.290373
cap "swmatrix_row_10_0[5]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[6]/swmatrix_Tgate_2/T1" 35.5859
cap "swmatrix_row_10_0[7]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[6]/d_out" 0.290373
cap "swmatrix_row_10_0[6]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[7]/swmatrix_Tgate_2/T1" 35.4672
cap "swmatrix_row_10_0[7]/d_out" "swmatrix_row_10_0[7]/swmatrix_Tgate_2/T1" 61.7656
cap "swmatrix_row_10_0[7]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[8]/swmatrix_Tgate_2/T1" 35.5859
cap "swmatrix_row_10_0[7]/d_out" "swmatrix_row_10_0[8]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[8]/d_out" "swmatrix_row_10_0[8]/swmatrix_Tgate_2/T1" 61.9584
cap "swmatrix_row_10_0[9]/d_out" "swmatrix_row_10_0[9]/swmatrix_Tgate_2/T1" 61.9584
cap "swmatrix_row_10_0[9]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[8]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 35.5859
cap "swmatrix_row_10_0[8]/d_out" "swmatrix_row_10_0[9]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[9]/d_out" "swmatrix_row_10_0[10]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[9]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[10]/swmatrix_Tgate_2/T1" 35.6511
cap "swmatrix_row_10_0[10]/d_out" "swmatrix_row_10_0[10]/swmatrix_Tgate_2/T1" 62.0618
cap "swmatrix_row_10_0[11]/d_out" "swmatrix_row_10_0[11]/swmatrix_Tgate_2/T1" 62.0413
cap "swmatrix_row_10_0[11]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[10]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 35.6381
cap "swmatrix_row_10_0[11]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[10]/d_out" 0.290373
cap "swmatrix_row_10_0[12]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[12]/d_out" 61.518
cap "swmatrix_row_10_0[11]/d_out" "swmatrix_row_10_0[12]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[12]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[12]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 35.32
cap "swmatrix_row_10_0[12]/d_out" "swmatrix_row_10_0[13]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[13]/d_out" "swmatrix_row_10_0[13]/swmatrix_Tgate_2/T1" 22.5383
cap "swmatrix_row_10_0[12]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[13]/swmatrix_Tgate_2/T1" 16.6469
cap "swmatrix_row_10_0[13]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[13]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 18.3853
cap "swmatrix_row_10_0[13]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[13]/d_out" 38.4664
cap "swmatrix_row_10_0[13]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[14]/swmatrix_Tgate_2/T1" 35.32
cap "swmatrix_row_10_0[13]/d_out" "swmatrix_row_10_0[14]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[14]/d_out" "swmatrix_row_10_0[14]/swmatrix_Tgate_2/T1" 61.518
cap "swmatrix_row_10_0[15]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[15]/d_out" 61.0047
cap "swmatrix_row_10_0[15]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[14]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 35.0322
cap "swmatrix_row_10_0[15]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[14]/d_out" 0.290373
cap "swmatrix_row_10_0[15]/d_out" "swmatrix_row_10_0[16]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[16]/d_out" "swmatrix_row_10_0[16]/swmatrix_Tgate_2/T1" 56.8961
cap "swmatrix_row_10_0[16]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[15]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 33.3395
cap "swmatrix_row_10_0[17]/d_out" "swmatrix_row_10_0[17]/swmatrix_Tgate_2/T1" 58.8806
cap "swmatrix_row_10_0[16]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[17]/swmatrix_Tgate_2/T1" 34.0458
cap "swmatrix_row_10_0[16]/d_out" "swmatrix_row_10_0[17]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[17]/d_out" "swmatrix_row_10_0[18]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[18]/d_out" "swmatrix_row_10_0[18]/swmatrix_Tgate_2/T1" 60.7125
cap "swmatrix_row_10_0[17]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[18]/swmatrix_Tgate_2/T1" 34.8781
cap "swmatrix_row_10_0[19]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[18]/d_out" 0.290373
cap "swmatrix_row_10_0[19]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[19]/d_out" 60.6851
cap "swmatrix_row_10_0[19]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[18]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 34.864
cap "swmatrix_row_10_0[20]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[19]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 34.65
cap "swmatrix_row_10_0[20]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[19]/d_out" 0.290373
cap "swmatrix_row_10_0[20]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[20]/d_out" 60.2554
cap "swmatrix_row_10_0[21]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[21]/d_out" 60.1347
cap "swmatrix_row_10_0[21]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[20]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VPW" 34.5923
cap "swmatrix_row_10_0[21]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[20]/d_out" 0.290373
cap "swmatrix_row_10_0[22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[22]/swmatrix_Tgate_2/T1" 34.0909
cap "swmatrix_row_10_0[21]/d_out" "swmatrix_row_10_0[22]/swmatrix_Tgate_2/T1" 0.290373
cap "swmatrix_row_10_0[22]/d_out" "swmatrix_row_10_0[22]/swmatrix_Tgate_2/T1" 58.9924
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" 0.00192801
cap "swmatrix_row_10_0[23]/d_out" "swmatrix_row_10_0[23]/swmatrix_Tgate_2/T1" 29.5577
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_2/T1" "swmatrix_row_10_0[22]/d_out" 0.290373
cap "swmatrix_row_10_0[22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[23]/swmatrix_Tgate_2/T1" 18.5094
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0986489
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/VPW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" -0.373328
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" -0.0282757
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 0.0192389
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -0.0060853
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/I" 0.348311
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 4.01986
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" -8.88178e-16
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" -5.72518
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -1.02248
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" 0.561727
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 36.4844
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.21685
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -1.00064
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" -0.523995
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" 0.0316778
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 47.497
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" 7.31837
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 0.213416
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" 0.00261335
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" 5.65581
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/VNW" 0.00430252
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" -2.84217e-14
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -0.006091
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0213639
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/VPW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -0.535504
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/VPW" 8.02858
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 5.81946
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" -0.344591
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 0.0133661
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 0.506041
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" -0.574825
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" 7.4849
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.27374e-13
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -0.321622
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 35.6753
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" 0.220033
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VNW" 0.0474038
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.241875
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 0.361582
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VNW" 0.247037
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" -0.0819599
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -0.75888
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -0.433291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 5.18226
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.252417
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.220687
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 18.3824
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.283281
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 0.201922
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 56.398
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.295099
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 0.558677
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -5.11959
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" -0.293454
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" -1.93976
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -5.55112e-17
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" 0.213416
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -3.34861
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -0.0451065
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 0.0282917
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 0.476172
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD" -1.23714
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 14.683
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -0.448819
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -0.0136492
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -0.546344
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 0.07837
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 0.510223
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" -2.34706
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" -0.0105404
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.11226
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.78201
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" 0.528734
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -0.268416
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -0.103628
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" -0.00371441
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -0.0764851
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" -0.253569
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD" 13.2636
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" 4.44089e-16
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -0.497411
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VNW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.101526
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" 24.7243
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 9.46715
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" -0.000303673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" -1.00866
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" 0.253671
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 8.39606
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" -0.0566549
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" -1.74122
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 10.5507
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -0.00857501
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -1.23562
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 0.504262
cap "m2_n6894_58828#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0138023
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -1.38778e-17
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -0.00521842
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.301439
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" 0.154296
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" 0.348311
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/D" -2.77556e-17
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/ZN" 0.0793254
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VNW" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.00430252
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 0.436916
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "m2_n6894_58828#" 0.0513505
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.23239
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -0.592158
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -0.0357808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" 3.72311
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.42109e-14
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -2.77556e-17
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -0.169168
cap "m2_n6894_58828#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.75297
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0986489
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "m2_n6894_58828#" 18.7996
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VNW" 0.0800834
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 1.02835
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" 0.0213639
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -8.32667e-17
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0316778
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 7.10543e-15
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.562467
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 1.42109e-14
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" 0.121143
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 0.090213
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.48052
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/pfet$1_0/a_28_n136#" 0.0686106
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 2.15256
cap "m3_n5376_59507#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 0.949898
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 9.62968
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.497956
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.15295
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 16.7538
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/pfet$1_0/a_1054_0#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 0.942333
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 51.4131
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/pfet$1_0/a_2588_n136#" 0.0283255
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" 1.65893
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.162766
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 15.7181
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "vss" 1.45813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.340106
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 0.132916
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 6.31491
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 0.0267481
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 0.132916
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "vss" 4.16168
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.497517
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 0.791971
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "vss" 0.499464
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.294287
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.42973
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0387813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.38569
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.791971
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[2]" "vss" 6.92254
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[2]" 5.72665
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 3.84895
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" 0.386617
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" 4.12388
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.26083
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.75319
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.497517
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.11808
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/D" 0.499464
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "vss" 0.499464
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 0.0387813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$12_0/m1_0_0#" "vss" 4.12388
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.46753
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.11808
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.791971
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.26083
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[3]" 0.497517
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.11077
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0387813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[3]" "vss" 12.1517
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" "vss" 0.386617
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.12388
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.294287
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" "vss" 0.499464
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "vss" 4.12388
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 0.791971
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "vss" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "vss" 0.497517
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.294287
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "vss" 0.499464
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.195186
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.46753
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.26885
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[4]" "vss" 8.118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "vss" 0.0387813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" "vss" 0.164312
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.596785
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" 0.222305
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 3.92799
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[4]" 4.58614
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.497517
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/D" 0.444523
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.11808
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 4.16168
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.791971
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.26083
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.201133
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.12388
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.499464
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[5]" 1.73153
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.11808
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.19948
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.791971
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.0931534
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0387813
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[5]" 10.9177
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.37882
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" 0.386617
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" 0.0217471
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.12388
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" 0.499464
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.294287
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "vss" 0.01171
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.791971
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 4.12388
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.497517
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.26083
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.46753
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.499464
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.470744
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[6]" "vss" 9.31345
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" "vss" 0.386617
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.11077
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0387813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.321228
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 3.78022
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[6]" "vss" 3.83521
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "vss" 4.46753
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 0.791971
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.26083
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "vss" 0.497517
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.222093
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.499464
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.12388
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.0721939
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[7]" "vss" 2.9377
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.33747
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.791971
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 3.89717
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" "vss" 0.386617
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "vss" 0.0387813
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[7]" 9.7115
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.294287
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "vss" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.46753
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/D" "vss" 0.499464
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.497517
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 0.791971
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" 4.12388
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.746301
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.26083
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "vss" 0.499464
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.12388
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[8]" "vss" 0.497517
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "vss" 0.0387813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.45442
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[8]" 10.0114
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0456703
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" "vss" 0.386617
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[8]" "vss" 2.63976
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 3.78022
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "vss" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 4.46753
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.11808
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.497517
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.26083
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 0.791971
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.499464
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.12388
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.294287
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.791971
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.11808
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.38569
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[9]" 4.13315
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0387813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" "vss" 0.0334571
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[9]" "vss" 8.51604
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 3.84895
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" 0.386617
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/D" 0.499464
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.250298
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 4.46753
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.294287
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.11808
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "vss" 0.497517
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "vss" 4.12388
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0334571
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.541673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 4.12388
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.11808
cap "swmatrix_row_10_0[23]/d_out" "vss" 0.497517
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.786154
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "vss" 0.499464
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 0.26083
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_2/pfet$1_0/a_734_0#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 0.0758612
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 4.36037
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 6.48335
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 0.573927
cap "swmatrix_row_10_0[23]/d_out" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 11.5794
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 0.0058172
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 3.29202
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[23]/d_out" 64.2156
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[23]/swmatrix_Tgate_2/T1" 11.55
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 5.62759
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 0.950224
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 0.768128
cap "swmatrix_row_10_0[23]/d_out" "swmatrix_row_10_0[23]/swmatrix_Tgate_2/T1" 31.6243
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[23]/swmatrix_Tgate_2/pfet$1_0/a_2334_0#" 4.44089e-16
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" 78.718
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.643042
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/phi_1" -0.277296
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 0.695507
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 0.146966
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.11866
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" -0.533411
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.219743
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" 0.1536
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 245.047
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -0.000109113
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/VDD" 3.44529
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.58757
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/VDD" 242.783
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" 6.92916
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 0.00515872
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 0.027992
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 36.4544
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "NO_ClkGen_0/phi_1" -0.569574
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_1" 42.2439
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" -0.0787529
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 13.3103
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 0.578785
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/VDD" 36.8922
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 126.476
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" 0.139793
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/VDD" -11.8585
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" 4.51081
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" "NO_ClkGen_0/phi_1" 2.62614
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 9.04045
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "NO_ClkGen_0/phi_1" 0.0711545
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/VDD" "NO_ClkGen_0/phi_1" 12.2774
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/phi_1" 107.19
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/VDD" 213.18
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" 0.310414
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" 1.80219
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 2.30454
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" 0.0497065
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.351922
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" 0.212247
cap "NO_ClkGen_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.25877
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 4.44089e-16
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/phi_1" 95.0708
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_2" 115.804
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/VDD" 103.234
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "En_clk_din_0/data_in" 3.6579
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 4.04495
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "NO_ClkGen_0/phi_2" -0.754858
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 9.56083
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "En_clk_din_0/data_in" 0.00843849
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" -0.711775
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "En_clk_din_0/data_in" 4.65553
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "En_clk_din_0/data_in" 21.8752
cap "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.29136
cap "NO_ClkGen_0/phi_1" "En_clk_din_0/data_in" 6.83878
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.837318
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.898393
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/phi_2" -2.13737
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/ZN" "En_clk_din_0/data_in" 2.02561
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "En_clk_din_0/data_in" 4.81082
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 33.9021
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "NO_ClkGen_0/vss" 0.886632
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" -0.529308
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 169.04
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "NO_ClkGen_0/vdd" 4.00041
cap "NO_ClkGen_0/vss" "En_clk_din_0/data_in" 182.955
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 11.2525
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" -0.0184147
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 40.081
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/vss" 0.793043
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/vss" 91.8413
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/vss" 17.8874
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "NO_ClkGen_0/phi_2" -1.73156
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 4.13
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "En_clk_din_0/data_in" 0.0385457
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "NO_ClkGen_0/vss" 0.691292
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "En_clk_din_0/data_in" 1.5562
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/ZN" 1.18632
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" "En_clk_din_0/data_in" 74.0887
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "En_clk_din_0/data_in" 0.601141
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.34369
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "NO_ClkGen_0/phi_2" -0.260107
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 1.23987
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 15.0088
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "En_clk_din_0/data_in" 36.53
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 0.0879787
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "En_clk_din_0/data_in" 3.55438
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 1.43642
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" "En_clk_din_0/data_in" 17.6793
cap "NO_ClkGen_0/phi_2" "En_clk_din_0/data_in" 3.66578
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "NO_ClkGen_0/vdd" 0.569035
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.826245
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 0.511548
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "NO_ClkGen_0/phi_2" -0.144556
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 6.33842
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" 0.975606
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 9.58174
cap "NO_ClkGen_0/vdd" "En_clk_din_0/data_in" 90.1878
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/phi_2" -5.62604
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" 1.60416
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/phi_2" 82.3792
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "En_clk_din_0/data_in" 75.3662
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" 0.631895
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "NO_ClkGen_0/vdd" 0.519531
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "NO_ClkGen_0/phi_2" -0.334224
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0741048
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/vdd" 214.431
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" 10.0981
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/vdd" 3.30488
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "NO_ClkGen_0/phi_1" 3.36885
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "NO_ClkGen_0/vss" 4.57578
cap "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.686066
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_2" -1.11991
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 0.900157
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 3.18254
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "En_clk_din_0/data_in" 0.915105
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "En_clk_din_0/data_in" 16.8959
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/vss" 275.324
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "NO_ClkGen_0/vss" 0.0571595
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" 2.03991
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0152597
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" 2.73878
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 10.756
cap "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" -2.85771
cap "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gated_control" -5.10658
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" "NO_ClkGen_0/phi_2" 0.043302
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/A1" "En_clk_din_0/data_in" 0.806561
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.111718
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 2.5214
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" 5.63425
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 2.5759
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 6.13386
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" 0.588077
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 0.838678
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 6.57235
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 8.41913
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -0.273522
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" 8.40598
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 1.43652
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.517813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 14.6411
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 97.0485
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -0.0140169
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" -0.00187532
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.599733
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.489423
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" -0.126807
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 18.8404
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/ZN" 0.931957
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0850257
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 2.03929
cap "En_clk_din_0/data_in" "En_clk_din_0/clock" 7.01721
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" 38.0499
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 1.18303
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 0.0425373
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 0.0757695
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 0.0750096
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 0.332905
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -0.0688404
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 190.176
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 93.6892
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.624395
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" -0.161612
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.53119
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 1.31013
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" 4.15387
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 6.15979
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 4.51223
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "En_clk_din_0/clock" 1.33382
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" 8.22139
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 8.84569
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 0.385577
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" -0.0214994
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 298.133
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 1.86522
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.025669
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 5.14763
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" 1.29846
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 88.5778
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/T2" 4.28982
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" 167.137
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.93847
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 0.0409914
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.095417
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" 69.156
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" 2.11828
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 0.184091
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 3.59887
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" -0.0275614
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 77.2228
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" 0.0884119
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.52139
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 5.28601
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" -0.111177
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.114652
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 50.8573
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.482159
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.455052
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.088388
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 1.23752
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.223702
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 0.318421
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 7.67285
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VSS" 3.60275
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.92565
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" 3.84594
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 109.187
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.313043
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.517813
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" 4.30853
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 1.13118
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" 0.0132659
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.392309
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 20.7962
cap "En_clk_din_0/data_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.273043
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 2.92383
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/clock" 0.102659
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.114652
cap "En_clk_din_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.71394
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" "En_clk_din_0/d_in" 0.0246437
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" 0.0583666
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" "En_clk_din_0/vdd" 4.6408
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.102659
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.311055
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.235976
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "En_clk_din_0/d_in" 0.00983765
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 1.04575
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.114652
cap "En_clk_din_0/clk" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.114652
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "En_clk_din_0/d_in" 0.0310065
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "En_clk_din_0/vdd" 5.25096
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" 0.0320226
cap "En_clk_din_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 132.129
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "En_clk_din_0/vdd" 4.80845
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.102659
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "En_clk_din_0/vss" 1.943
cap "En_clk_din_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 67.9891
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "En_clk_din_0/clk" 0.00915182
cap "En_clk_din_0/vdd" "En_clk_din_0/clk" 0.426165
cap "En_clk_din_0/vdd" "En_clk_din_0/vss" 40.1535
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/vss" 12.0447
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "En_clk_din_0/d_in" 0.360073
cap "En_clk_din_0/vdd" "En_clk_din_0/d_in" 0.552611
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.114652
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 2.55387
cap "En_clk_din_0/vss" "swmatrix_row_10_0[23]/swmatrix_Tgate_8/T2" 2.79087
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.434734
cap "En_clk_din_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 1.38494
cap "En_clk_din_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 28.4291
cap "En_clk_din_0/Enable" "En_clk_din_0/vss" -5.55112e-17
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0541335
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0541335
cap "En_clk_din_0/vss" "En_clk_din_0/vdd" 250.959
cap "En_clk_din_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.64848
cap "En_clk_din_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.452837
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "vss" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 5.88563
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.169444
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "vss" 0.847106
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.19564
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[2]" "vss" 0.829328
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "vss" 0.104698
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" "vss" 30.5972
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 2.41731
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" "vss" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "vss" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.27727
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.46832
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.371204
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 5.62765
cap "vss" "swmatrix_row_10_0[23]/swmatrix_Tgate_4/T2" 2.79087
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.55439
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[3]" 0.232212
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.64848
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.257974
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.829328
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[3]" "vss" 0.597116
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "vss" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 30.5972
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.369237
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 5.88563
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" "vss" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "vss" 1.55439
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "vss" 0.327436
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 1.64848
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_7/T2" "vss" 2.79087
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/VDD" "vss" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.696673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "vss" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 5.88563
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[4]" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" 30.5972
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 3.56386
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "vss" 0.696673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "vss" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "vss" 0.793056
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 2.32176
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 1.64848
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0632516
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 5.88563
cap "vss" "swmatrix_row_10_0[23]/swmatrix_Tgate_5/T2" 2.79087
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.55439
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.64848
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.729805
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[5]" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.829328
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "vss" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" 30.5972
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "vss" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 5.88563
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.64848
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.55439
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.659267
cap "vss" "swmatrix_row_10_0[23]/swmatrix_Tgate_6/T2" 2.79087
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/VDD" "vss" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 5.22636
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.951804
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[6]" "vss" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 4.71041
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 30.5972
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 1.17521
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "vss" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.64848
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.696673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "vss" 1.55439
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" "vss" 28.4291
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_0/T2" "vss" 2.79087
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "vss" 0.793056
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 5.88563
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 0.53077
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 1.64848
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[7]" 0.829328
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.951804
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "vss" 30.5972
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "vss" 0.298558
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.620039
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "vss" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.696673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "vss" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 5.88563
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "vss" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" "vss" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_3/T2" "vss" 2.79087
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.80582
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "vss" 1.55439
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "vss" 1.02844
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.696673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 4.07981
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[8]" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 5.85696
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "vss" 30.5972
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.64848
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "vss" 0.0286638
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.793056
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "vss" 0.696673
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "vss" 0.793056
cap "swmatrix_row_10_0[23]/swmatrix_Tgate_1/T2" "vss" 2.79087
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "vss" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "vss" 1.55439
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 5.88563
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "vss" 1.64848
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[9]" 0.829328
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" "vss" 30.5972
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 5.88563
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" 250.959
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 28.4291
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.55439
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" "vss" 28.4291
cap "vss" "swmatrix_row_10_0[23]/swmatrix_Tgate_2/T2" 2.79087
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.951804
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 2.95237
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.64848
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "vss" 0.696673
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.793056
cap "vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "vss" 250.959
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "vss" 2.93326
cap "swmatrix_row_10_0[23]/d_out" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 0.829328
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 28.4291
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.868756
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 1.05033
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" 262.784
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 3.97632
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 3.06253
cap "swmatrix_row_10_0[23]/d_out" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 0.780792
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" 43.1122
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/vss" 131.649
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/VDD" 0.0823875
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_2/ZN" -1.34955
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" "NO_ClkGen_0/phi_2" -0.491518
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/phi_2" 16.5039
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/VDD" 0.792908
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/A1" "NO_ClkGen_0/phi_2" 0.0225159
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/ZN" 0.718741
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" 0.0832966
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/ZN" "NO_ClkGen_0/phi_2" 0.0376447
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/VDD" 13.5009
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/phi_2" -2.59085
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/VDD" 26.2752
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" "NO_ClkGen_0/phi_1" 13.8345
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/vss" 47.6013
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" "NO_ClkGen_0/phi_2" 0.151642
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "NO_ClkGen_0/vdd" -0.0686684
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/ZN" -1.42109e-14
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" -1.37176
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" -2.39422
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" 17.345
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" -2.18657
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/ZN" "En_clk_din_0/data_in" 0.118659
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/ZN" 0.0832966
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" 5.68434e-14
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/ZN" "NO_ClkGen_0/vdd" 0.0426359
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/ZN" 0.0823875
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" -1.11022e-16
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_7/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" -1.02037
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" -1.13687e-13
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/ZN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" -4.44089e-16
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" -0.369647
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "NO_ClkGen_0/phi_1" 5.55112e-17
cap "En_clk_din_0/data_in" "NO_ClkGen_0/vdd" 0.424267
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/ZN" "NO_ClkGen_0/phi_2" 0.0147325
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" 0.0203171
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/ZN" 0.0155902
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" -4.20398
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" 17.4906
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_2" -0.0754849
cap "En_clk_din_0/data_in" "NO_ClkGen_0/phi_2" 0.624007
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" -0.650727
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" 0.00554266
cap "NO_ClkGen_0/vdd" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/ZN" 0.0485765
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" 0.252704
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "En_clk_din_0/data_in" 2.53818
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" "En_clk_din_0/data_in" 4.26397
cap "En_clk_din_0/data_in" "via_dev$11_1/m2_0_0#" 7.62791
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 1.05784
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" -3.55833
cap "En_clk_din_0/clock" "En_clk_din_0/data_in" 29.6122
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 1.01397
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 0.628491
cap "via_dev$11_1/m2_0_0#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" -0.541355
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/ZN" "En_clk_din_0/data_in" 1.33687
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" 2.07309
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6/I" "En_clk_din_0/data_in" 0.792412
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" "via_dev$11_1/m2_0_0#" 0.007187
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" -8.62873
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" 0.227042
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" -2.18657
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 1.39909
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "En_clk_din_0/clock" 0.199483
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 0.475558
cap "En_clk_din_0/clock" "via_dev$11_1/m2_0_0#" 0.0300255
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 1.85157
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" 0.192899
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" "En_clk_din_0/data_in" 0.513731
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/A1" "En_clk_din_0/data_in" 49.5652
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VSS" 0.114577
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 158.041
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VSS" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" 106.137
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "En_clk_din_0/clock" 68.7387
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" 71.0899
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" "En_clk_din_0/clock" 0.205756
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/ZN" 0.272943
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" 0.286498
cap "En_clk_din_0/data_in" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" 0.786969
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" 0.313043
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_244_201#" 0.125312
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" 31.9781
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" 116.776
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VSS" 32.8031
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/I" 1.63832
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" 112.146
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" 0.544937
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" 53.7656
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" 0.0197991
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" 0.00164594
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4/I" 0.659563
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_244_201#" -4.44089e-16
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" 5.40881
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" 0.190446
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" 0.247201
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" 0.389756
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VSS" "En_clk_din_0/clock" -0.704572
cap "En_clk_din_0/data_in" "En_clk_din_0/clock" 3.27469
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" 6.41072
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16/ZN" "En_clk_din_0/clock" 0.05272
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "En_clk_din_0/clock" 0.310275
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" 53.7145
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" 22.7449
cap "En_clk_din_0/data_in" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" -0.0568272
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VSS" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" 0.0203836
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5/ZN" 1.17907
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" 10.1035
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/A2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.329503
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" 0.0148135
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" 0.0484612
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/clk" 0.0548647
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/a_36_201#" -2.84217e-14
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" -1.42109e-14
cap "En_clk_din_0/Enable" "En_clk_din_0/d_in" 11.9226
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/ZN" 16.9237
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" "En_clk_din_0/d_in" 0.286498
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/ZN" "En_clk_din_0/d_in" 0.21904
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/Q[1]" 0.0583666
cap "En_clk_din_0/clock" "En_clk_din_0/clk" 8.88178e-16
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/a_36_201#" 0.0159108
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.0422458
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/d_in" 0.781492
cap "En_clk_din_0/vss" "En_clk_din_0/clock" 1.13687e-13
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.0459928
cap "En_clk_din_0/clock" "En_clk_din_0/vdd" 1.42109e-14
cap "En_clk_din_0/vdd" "En_clk_din_0/clk" 5.5882
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "En_clk_din_0/d_in" 0.286498
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" "En_clk_din_0/clock" -4.44089e-16
cap "En_clk_din_0/Enable" "En_clk_din_0/clock" 24.8362
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" "En_clk_din_0/clk" 0.28381
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_0/a_36_201#" -1.11022e-16
cap "En_clk_din_0/Enable" "En_clk_din_0/data_in" -4.44089e-16
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/a_36_201#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" 0.304466
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "En_clk_din_0/d_in" 0.559328
cap "En_clk_din_0/vss" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" 0.245649
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" "En_clk_din_0/vdd" 5.61467
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/a_36_201#" "En_clk_din_0/vdd" 5.41372
cap "En_clk_din_0/vdd" "En_clk_din_0/d_in" 117.283
cap "En_clk_din_0/Enable" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" 0.0195152
cap "En_clk_din_0/Enable" "En_clk_din_0/vss" 11.8795
cap "En_clk_din_0/Enable" "En_clk_din_0/vdd" 23.7757
cap "En_clk_din_0/vss" "En_clk_din_0/clk" 3.08475
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "En_clk_din_0/Enable" 0.0395384
cap "En_clk_din_0/vss" "En_clk_din_0/Enable" 16.1053
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0998063
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.130621
cap "En_clk_din_0/d_in" "En_clk_din_0/vss" 2.5776
cap "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/A1" "En_clk_din_0/Enable" -5.68434e-14
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.101487
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0667309
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.335428
cap "En_clk_din_0/vdd" "En_clk_din_0/clk" 2.3474
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/Enable" 0.0357711
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/Q" 0.233365
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 2.27695
cap "En_clk_din_0/vdd" "En_clk_din_0/Enable" 6.54679
cap "En_clk_din_0/clk" "En_clk_din_0/Enable" -5.80628
cap "En_clk_din_0/d_in" "En_clk_din_0/vdd" 54.8985
cap "En_clk_din_0/d_in" "En_clk_din_0/clk" -10.0869
cap "En_clk_din_0/d_in" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.572996
cap "En_clk_din_0/vdd" "En_clk_din_0/vss" 54.1241
cap "En_clk_din_0/d_in" "En_clk_din_0/vdd" 3.31502
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "En_clk_din_0/d_in" 0.324877
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "En_clk_din_0/d_in" 0.340529
cap "En_clk_din_0/clk" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1/ZN" 0.0456572
cap "En_clk_din_0/clk" "En_clk_din_0/vdd" 1.34969
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "En_clk_din_0/d_in" 0.0931452
cap "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "En_clk_din_0/d_in" 0.233365
cap "En_clk_din_0/vss" "En_clk_din_0/Enable" 3.81799
cap "En_clk_din_0/Enable" "En_clk_din_0/clk" 0.201831
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/a_36_201#" 0.12318
cap "En_clk_din_0/Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1/ZN" 0.499254
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/ZN" "NO_ClkGen_0/phi_1" 0.087562
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_0/A1" 0.180752
cap "NO_ClkGen_0/vss" "NO_ClkGen_0/phi_1" 10.1952
cap "NO_ClkGen_0/phi_2" "NO_ClkGen_0/phi_1" -3.19635
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" "NO_ClkGen_0/phi_1" 0.138576
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "NO_ClkGen_0/vdd" 5.32907e-15
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/ZN" "NO_ClkGen_0/vss" 1.13687e-13
cap "NO_ClkGen_0/phi_1" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/ZN" 0.177703
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/ZN" "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$2_1/ZN" 8.88178e-16
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 0.440062
cap "En_clk_din_0/clock" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 0.0998727
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_17/ZN" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 0.693728
cap "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/I" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" 0.601996
merge "En_clk_din_0/vss" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" -28793.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10370052 -104512 0 0 0 0 0 0 0 0
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "swmatrix_row_10_0[22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS"
merge "swmatrix_row_10_0[22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VSS" "swmatrix_row_10_0[22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "swmatrix_row_10_0[22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "vss"
merge "via_dev$11_2/VSUBS" "via_dev$11_3/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "via_dev$11_3/VSUBS" "via_dev$11_4/VSUBS"
merge "via_dev$11_4/VSUBS" "En_clk_din_0/VSUBS"
merge "En_clk_din_0/VSUBS" "via_dev$11_1/VSUBS"
merge "via_dev$11_1/VSUBS" "NO_ClkGen_0/VSUBS"
merge "NO_ClkGen_0/VSUBS" "via_dev$11_0/VSUBS"
merge "via_dev$11_0/VSUBS" "via_dev$11_5/VSUBS"
merge "via_dev$11_5/VSUBS" "via_dev$11_6/VSUBS"
merge "via_dev$11_6/VSUBS" "via_dev$11_7/VSUBS"
merge "via_dev$11_7/VSUBS" "swmatrix_row_10_0[23]/VSUBS"
merge "swmatrix_row_10_0[23]/VSUBS" "swmatrix_row_10_0[22]/VSUBS"
merge "swmatrix_row_10_0[22]/VSUBS" "swmatrix_row_10_0[21]/VSUBS"
merge "swmatrix_row_10_0[21]/VSUBS" "swmatrix_row_10_0[20]/VSUBS"
merge "swmatrix_row_10_0[20]/VSUBS" "swmatrix_row_10_0[19]/VSUBS"
merge "swmatrix_row_10_0[19]/VSUBS" "swmatrix_row_10_0[18]/VSUBS"
merge "swmatrix_row_10_0[18]/VSUBS" "swmatrix_row_10_0[17]/VSUBS"
merge "swmatrix_row_10_0[17]/VSUBS" "swmatrix_row_10_0[16]/VSUBS"
merge "swmatrix_row_10_0[16]/VSUBS" "swmatrix_row_10_0[15]/VSUBS"
merge "swmatrix_row_10_0[15]/VSUBS" "swmatrix_row_10_0[14]/VSUBS"
merge "swmatrix_row_10_0[14]/VSUBS" "swmatrix_row_10_0[13]/VSUBS"
merge "swmatrix_row_10_0[13]/VSUBS" "swmatrix_row_10_0[12]/VSUBS"
merge "swmatrix_row_10_0[12]/VSUBS" "swmatrix_row_10_0[11]/VSUBS"
merge "swmatrix_row_10_0[11]/VSUBS" "swmatrix_row_10_0[10]/VSUBS"
merge "swmatrix_row_10_0[10]/VSUBS" "swmatrix_row_10_0[9]/VSUBS"
merge "swmatrix_row_10_0[9]/VSUBS" "swmatrix_row_10_0[8]/VSUBS"
merge "swmatrix_row_10_0[8]/VSUBS" "swmatrix_row_10_0[7]/VSUBS"
merge "swmatrix_row_10_0[7]/VSUBS" "swmatrix_row_10_0[6]/VSUBS"
merge "swmatrix_row_10_0[6]/VSUBS" "swmatrix_row_10_0[5]/VSUBS"
merge "swmatrix_row_10_0[5]/VSUBS" "swmatrix_row_10_0[4]/VSUBS"
merge "swmatrix_row_10_0[4]/VSUBS" "swmatrix_row_10_0[3]/VSUBS"
merge "swmatrix_row_10_0[3]/VSUBS" "swmatrix_row_10_0[2]/VSUBS"
merge "swmatrix_row_10_0[2]/VSUBS" "swmatrix_row_10_0[1]/VSUBS"
merge "swmatrix_row_10_0[1]/VSUBS" "swmatrix_row_10_0[0]/VSUBS"
merge "swmatrix_row_10_0[0]/VSUBS" "VSUBS"
merge "swmatrix_row_10_0[8]/swmatrix_Tgate_2/T1" "PIN[16]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "swmatrix_row_10_0[20]/swmatrix_Tgate_2/T1" "PIN[4]" -112.167 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13974 -478 0 0 0 0
merge "swmatrix_row_10_0[0]/BUS[1]" "BUS[1]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "swmatrix_row_10_0[9]/swmatrix_Tgate_2/T1" "PIN[15]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "NO_ClkGen_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13/VDD" "En_clk_din_0/vdd" -5031.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -272050 -19746 0 0 0 0 0 0 0 0
merge "En_clk_din_0/vdd" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD"
merge "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__and2_1_1/VDD" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD"
merge "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/VDD"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/VDD" "NO_ClkGen_0/vdd"
merge "NO_ClkGen_0/vdd" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD"
merge "swmatrix_row_10_0[23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/VDD" "vdd"
merge "swmatrix_row_10_0[21]/swmatrix_Tgate_2/T1" "PIN[3]" -113.506 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14522 -486 0 0 0 0
merge "via_dev$11_2/m2_0_0#" "En_clk_din_0/Enable" -1690.26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -31700 -1650 -10000 -600 0 0 0 0
merge "En_clk_din_0/Enable" "Enable"
merge "Enable" "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I"
merge "En_clk_din_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0/I" "via_dev$11_1/m2_0_0#"
merge "via_dev$11_1/m2_0_0#" "m3_n5376_59507#"
merge "m3_n5376_59507#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/EN" "via_dev$11_0/m2_0_0#"
merge "via_dev$11_0/m2_0_0#" "m2_n5384_58620#"
merge "swmatrix_row_10_0[10]/swmatrix_Tgate_2/T1" "PIN[14]" -87.7278 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3973 -332 0 0 0 0
merge "swmatrix_row_10_0[22]/swmatrix_Tgate_2/T1" "PIN[2]" -124.889 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19180 -554 0 0 0 0
merge "En_clk_din_0/clk" "clk" -39.3418 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3000 -260 0 0 0 0 0 0
merge "swmatrix_row_10_0[11]/swmatrix_Tgate_2/T1" "PIN[13]" -88.0626 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4110 -334 0 0 0 0
merge "swmatrix_row_10_0[23]/swmatrix_Tgate_2/T1" "PIN[1]" -95.8658 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9316 -410 0 0 0 0
merge "swmatrix_row_10_0[12]/swmatrix_Tgate_2/T1" "PIN[12]" -96.0974 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7398 -382 0 0 0 0
merge "NO_ClkGen_0/phi_2" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" -539.815 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18720 -778 -10000 -400 0 0 0 0
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_2" "via_dev$11_7/m2_0_0#"
merge "via_dev$11_7/m2_0_0#" "m2_n7239_58978#"
merge "swmatrix_row_10_0[13]/swmatrix_Tgate_2/T1" "PIN[11]" -103.128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10275 -424 0 0 0 0
merge "via_dev$11_3/m2_0_0#" "En_clk_din_0/data_in" -1833.67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20000 -1000 -20000 -1000 0 0 0 0
merge "En_clk_din_0/data_in" "via_dev$11_4/m2_0_0#"
merge "via_dev$11_4/m2_0_0#" "m3_n3412_60711#"
merge "m3_n3412_60711#" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/D_in" "via_dev$11_5/m2_0_0#"
merge "via_dev$11_5/m2_0_0#" "m2_n6894_58828#"
merge "swmatrix_row_10_0[14]/swmatrix_Tgate_2/T1" "PIN[10]" -96.0974 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7398 -382 0 0 0 0
merge "swmatrix_row_10_0[0]/BUS[9]" "BUS[9]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "NO_ClkGen_0/phi_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" -433.702 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6960 -534 -10000 -400 0 0 0 0
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1"
merge "swmatrix_row_10_0[23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" "m2_n7447_59262#"
merge "m2_n7447_59262#" "via_dev$11_6/m2_0_0#"
merge "swmatrix_row_10_0[0]/BUS[8]" "BUS[8]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "swmatrix_row_10_0[0]/BUS[7]" "BUS[7]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "swmatrix_row_10_0[0]/BUS[6]" "BUS[6]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "swmatrix_row_10_0[0]/BUS[5]" "BUS[5]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "NO_ClkGen_0/clk" "En_clk_din_0/clock" -130.131 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7840 -538 0 0 0 0 0 0
merge "En_clk_din_0/clock" "m2_n3232_61401#"
merge "swmatrix_row_10_0[0]/swmatrix_Tgate_7/T2" "swmatrix_row_10_0[0]/BUS[4]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "swmatrix_row_10_0[0]/BUS[4]" "BUS[4]"
merge "En_clk_din_0/d_in" "d_in" -238.557 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3200 -264 0 0 0 0 0 0
merge "swmatrix_row_10_0[0]/BUS[3]" "BUS[3]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "swmatrix_row_10_0[0]/BUS[2]" "BUS[2]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "swmatrix_row_10_0[16]/swmatrix_Tgate_2/T1" "PIN[8]" -141.293 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25893 -652 0 0 0 0
merge "swmatrix_row_10_0[18]/swmatrix_Tgate_2/T1" "PIN[6]" -106.81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11782 -446 0 0 0 0
merge "swmatrix_row_10_0[1]/swmatrix_Tgate_2/T1" "PIN[23]" -92.08 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5754 -358 0 0 0 0
merge "swmatrix_row_10_0[3]/swmatrix_Tgate_2/T1" "PIN[21]" -87.393 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3836 -330 0 0 0 0
merge "swmatrix_row_10_0[5]/swmatrix_Tgate_2/T1" "PIN[19]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "swmatrix_row_10_0[7]/swmatrix_Tgate_2/T1" "PIN[17]" -92.4148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5891 -360 0 0 0 0
merge "swmatrix_row_10_0[0]/BUS[10]" "BUS[10]" -49.2036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5588 -342 0 0
merge "swmatrix_row_10_0[0]/swmatrix_Tgate_2/T1" "PIN[24]" -88.0626 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4110 -334 0 0 0 0
merge "swmatrix_row_10_0[2]/swmatrix_Tgate_2/T1" "PIN[22]" -89.7365 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4795 -344 0 0 0 0
merge "swmatrix_row_10_0[4]/swmatrix_Tgate_2/T1" "PIN[20]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
merge "swmatrix_row_10_0[0]/m3_n499_n858#" "D_out" -42.7134 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3900 -278 0 0 0 0
merge "swmatrix_row_10_0[15]/swmatrix_Tgate_2/T1" "PIN[9]" -103.128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10275 -424 0 0 0 0
merge "swmatrix_row_10_0[17]/swmatrix_Tgate_2/T1" "PIN[7]" -125.893 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19591 -560 0 0 0 0
merge "swmatrix_row_10_0[19]/swmatrix_Tgate_2/T1" "PIN[5]" -107.145 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11919 -448 0 0 0 0
merge "swmatrix_row_10_0[6]/swmatrix_Tgate_2/T1" "PIN[18]" -89.4017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4658 -342 0 0 0 0
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 4.44089e-16
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" 14.4058
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" 4.86027
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 69.9558
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.61639
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.208141
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 7.12068
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.21484
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" 0.0226991
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 26.1981
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0223732
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.102524
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/gated_control" 0.28406
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 3.78303
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.53531
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" 26.3673
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gated_control" 0.28406
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/gated_control" 2.27374e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.217196
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0533574
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 5.46981
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0271999
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00961294
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" 2.24611
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/BUS[4]" 1.50767
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.450886
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.20609
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -2.84217e-14
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" 4.86027
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -2.84217e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0746649
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.54251
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" 0.0226991
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" 0.198218
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.017747
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[1:23]/pin" 0.655121
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 3.80555
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00650722
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.915554
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" -1.13687e-11
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 37.9135
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0533574
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 59.2051
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 1.35217
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.589976
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" 0.198218
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 947.902
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/BUS[8]" 37.9135
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 12.164
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_row_10_0[0:22]/BUS[3]" 0.0725332
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 194.181
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 16.2989
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.450886
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.589976
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" 14.4058
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 3.79141
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/BUS[4]" 0.279853
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 3.0631
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.552073
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0377864
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.440057
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.00745774
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0405478
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" 4.1402
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" 2.58653
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 3.80555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/gated_control" 0.151641
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.941603
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" 2.58653
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/BUS[4]" 3.0631
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 25.7088
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[1]" 4.88817
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gated_control" 0.0929652
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" 0.053363
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -129.367
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.941603
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 26.4178
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[1]" 0.023708
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 26.1981
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" 14.4058
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 20.165
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 14.1259
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.12402
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.325374
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.705359
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/BUS[1]" 3.02499
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/pin" 0.213666
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gated_control" "swmatrix_row_10_0[1:23]/pin" 0.28406
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 11.398
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" 0.053363
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.39116
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.378062
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.0234386
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0791793
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.705359
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.991464
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.55271e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" 26.4178
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[1:23]/pin" 0.655121
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/pin" 0.552073
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.208141
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0229059
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.229122
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" -1.13687e-11
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 1.35217
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[8]" 0.655121
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" 4.86027
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.00745774
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56058
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0223732
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/d_out" 4.81776
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 12.164
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gated_control" 10.7187
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/BUS[8]" -1.13687e-11
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 20.165
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00961294
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 20.165
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" 0.0226991
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 20.165
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.374943
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 27.8692
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/d_out" 172.438
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 4.44089e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 4.55747
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0746649
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[1]" 14.1224
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.00639235
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.91832
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.670033
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.21484
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" 0.00961294
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.53531
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.12402
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 20.165
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 4.55747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 4.44089e-16
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0131623
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.217196
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" 1.5139
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[1:23]/pin" 0.28406
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.378062
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.21484
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0377864
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9155
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" 26.4178
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.705359
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0131623
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 1.84885
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.38018
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56058
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.50767
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0929652
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.450886
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 5.62479
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.53917
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.198218
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/BUS[8]" 0.865403
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/BUS[3]" 37.9135
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.235543
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gated_control" 0.28406
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.21484
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 1.52867
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" 0.053363
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 12.164
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.91832
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56873
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.450886
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.638043
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.78303
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56058
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.552073
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/BUS[7]" 0.589976
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" 14.4058
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.00745774
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/d_out" 14.3684
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 7.71394
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" 0.865403
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.50767
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gated_control" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 7.71394
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.024401
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/BUS[4]" 0.450886
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.63224
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.440057
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -2.84217e-14
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.991464
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[1:23]/pin" 0.991464
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 14.1259
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 3.55271e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.198218
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.91832
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0229059
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.0229059
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.440057
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.53531
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 25.7088
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 69.9558
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/BUS[1]" 37.9135
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" 1.22605
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.11022e-16
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.217196
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.38018
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/d_out" 4.1402
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0929652
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.53531
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 60.9504
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 27.8692
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.217196
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" 4.86027
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.53917
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gated_control" 0.0929652
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 27.8692
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.154552
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" 0.0226991
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.34484
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gated_control" 0.28406
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 21.1356
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.5139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.39116
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" 0.198218
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 14.1259
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 2720.52
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.0767491
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gated_control" 0.28406
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[3]" 0.655121
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.0791793
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56058
cap "swmatrix_row_10_0[0:22]/d_out" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.208141
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 12.164
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/BUS[3]" -1.13687e-11
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/BUS[7]" 37.9135
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.552073
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.53917
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0223732
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/BUS[6]" 0.279853
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.374943
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00961294
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.56873
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56873
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.00745774
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 69.9558
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" 2.58653
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.00650722
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.00639235
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0131623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" 59.2051
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 25.7088
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.277915
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 4.44089e-16
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.85481
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -0.0140651
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.20609
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0746649
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 25.7088
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.552073
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.54251
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.5139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.50767
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.00745774
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0533574
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[1]" 0.655121
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" 14.4058
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.11022e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -2.84217e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.941603
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/BUS[10]" 37.9135
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" -1.56888e-11
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.21484
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gated_control" 0.0929652
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.91832
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 3.80555
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 27.8692
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" 0.865403
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 26.4178
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.21443
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 23.1477
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.552073
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gated_control" 0.0929652
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 16.2989
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.78303
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.00745774
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 69.9558
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/BUS[5]" 1.50767
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.56058
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.12402
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.63224
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.552073
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.102524
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 14.2695
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 7.71394
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 3.80555
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.197091
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.20609
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.378062
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.017747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.00745774
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 40.6446
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.54251
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0131623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" 0.865403
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[7]" 0.655121
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" 59.2051
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0533574
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.53917
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" 2.24611
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 12.164
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.208141
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/BUS[7]" -1.13687e-11
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 13.4869
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.450886
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" 4.1402
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 26.1981
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0223732
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.941603
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.56058
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 69.9558
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 16.2989
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/gated_control" 10.7187
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gated_control" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5097
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gated_control" 10.7187
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 69.9558
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 20.165
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.85481
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0271999
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" 59.2051
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.24611
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0746649
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.0050544
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.39116
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.56058
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 14.2695
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/pin" 0.799999
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[10]" 0.655121
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" 0.053363
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 7.71394
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.102524
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" 0.053363
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0791793
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.102524
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/BUS[10]" -1.13687e-11
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.38018
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.705359
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.56058
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[1]" 0.957065
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 9.79034
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.21484
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 9628.71
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 26.1981
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.991464
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.198218
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 37.9135
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 6.41679
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.705359
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_row_10_0[0:22]/BUS[4]" 1.21484
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_row_10_0[1:23]/pin" 0.208141
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0229059
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 3.80555
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 2.24775
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0791793
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.941603
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.0223732
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.78303
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" 0.860529
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.91832
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 11.398
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0377864
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.85481
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/BUS[1]" 1.09165
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.85481
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/gated_control" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 27.8692
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[1]" 59.2051
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gated_control" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" 1.91832
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.53917
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[1:23]/pin" 4.86027
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.39116
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.50767
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.440057
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/BUS[5]" 37.9135
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 7.71394
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.0226991
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.374943
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.941603
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 7.10543e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.102201
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.00639235
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 1.35217
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gated_control" 0.28406
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.941603
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 13.197
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 10.7187
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" 0.053363
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0131623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 1.48697
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 4.44089e-16
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gated_control" 7.78365
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gated_control" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 4.55747
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0124229
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.024401
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" 4.1402
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 92.7607
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[1:23]/pin" 2.53531
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 70.3486
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.0767491
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56873
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 12.164
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.217196
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.55271e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 14.2695
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 3.78303
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.53531
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/BUS[10]" 3.0631
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 11.398
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0746649
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/BUS[4]" 1.39116
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[1:23]/pin" 1.12402
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.217196
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/BUS[8]" 14.2695
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" 59.2051
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.557086
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.26256
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/d_out" 55.3841
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[1:23]/pin" 0.655121
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.378062
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[1:23]/pin" 0.374943
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0271999
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 12.164
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0697609
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" -1.13687e-11
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.208141
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -2.84217e-14
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.12402
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.12402
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.589976
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.00639235
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 4.44089e-16
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0223732
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[9]" 2.58653
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 14.4058
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.378062
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.378062
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 1.35217
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 20.165
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00961294
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0271999
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.63224
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0377864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 10.7187
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.991464
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_row_10_0[0:22]/BUS[7]" 0.0725332
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0914116
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 3.80555
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.24611
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 646.179
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.85481
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 3.55271e-15
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.39116
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.0229059
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 3.80555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gated_control" 0.0929652
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 7.71394
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 3.57105
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" 4.86027
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[1:23]/pin" 0.655121
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_row_10_0[0:22]/BUS[4]" 0.0271999
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 14.1259
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0377864
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gated_control" 10.7187
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.440057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" 0.0226991
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" -1.13687e-11
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 0.284851
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.705359
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 25.7088
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 14.1259
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0271999
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 4.44089e-16
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.259547
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 25.7088
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/d_out" 2.58653
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 3.80555
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0791793
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.450886
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 11.398
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.00745774
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 8.38018
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00650722
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.552073
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/d_out" 4.54747e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 10.2332
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.00745774
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 1.25257
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" 4.1402
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 2.63224
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/BUS[8]" 3.0631
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 12.164
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 12.164
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.78303
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.24611
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.38018
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.38018
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.57757
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.12402
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" 0.053363
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 20.165
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.378062
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/BUS[10]" 0.865403
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.440057
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 27.8692
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56873
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 20.165
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.374943
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 24.9965
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.991464
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00650722
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.00639235
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.20609
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" 14.4058
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 36.5013
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" 59.2051
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.24611
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0229059
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00650722
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.102524
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_5/gated_control" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.279853
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.54251
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gated_control" 10.7187
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 16.2989
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56873
cap "swmatrix_row_10_0[0:22]/d_out" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -0.281454
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gated_control" 10.7187
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" 0.865403
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.24611
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 14.2695
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.50767
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_row_10_0[0:22]/BUS[4]" -1.11022e-16
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.56058
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[1:23]/pin" 2.76796
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.991464
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 81.1943
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.440057
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 12.164
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.526207
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0229059
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 16.2989
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 4.44089e-16
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.208141
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.11022e-16
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.5139
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" 0.0131623
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/BUS[3]" 3.0631
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0223732
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.38018
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0533574
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 4.44089e-16
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.39116
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 5.68434e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.024401
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.991464
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" -0.00296721
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" 2.24611
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -2.84217e-14
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.589976
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0229059
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.63224
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" 26.4178
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[1]" 3.97159
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.56873
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.53917
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.440057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 26.1981
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 14.1259
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gated_control" 0.28406
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" 1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.24876
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.00015
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 15.4349
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.279853
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.379128
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.11022e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gated_control" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 27.8692
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.20609
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.374943
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 69.9558
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0555812
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0271999
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0791793
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" 0.053363
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 4.56645
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gated_control" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.54251
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0131623
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.00639235
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 22.6108
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.56873
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.78303
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.208141
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0377864
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.279853
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0223732
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.5139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 16.2989
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 14.2695
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 8.53917
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 16.2989
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.11022e-16
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.56873
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 4.44089e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0746649
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0131623
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.705359
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0746649
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.902895
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.33461
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[0:22]/BUS[3]" 2.58653
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.00639235
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.705359
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.91832
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.0130343
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.50767
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.589976
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gated_control" 0.0929652
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 9.16062
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" 2.58653
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" 4.86027
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 8.53917
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.20609
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.50767
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/BUS[4]" 0.589976
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" 8.21095
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" 0.0226991
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[1:23]/pin" 0.374943
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -2.84217e-14
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.11022e-16
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0377864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 26.1981
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 3.02092
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.63507
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.54251
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.279853
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.198218
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.00639235
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.63224
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.157006
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0321319
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.279853
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 14.2695
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.91832
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 2785.19
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0377864
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.78303
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 12.164
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.85481
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.21484
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.941603
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00650722
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/BUS[3]" 0.589976
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 27.8692
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.201426
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.279853
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.46578
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.21484
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.55271e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.58036
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/BUS[4]" 2.85481
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[5]" 2.58653
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.53531
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 14.1259
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0069509
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0271999
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.217196
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" 26.4178
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[1:23]/pin" 0.552073
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 59.2051
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 14.4058
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.00745774
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 26.1981
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 2.63224
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[2]" 4.1402
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.20609
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.020931
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 12.164
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.53917
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/pin" -2.27374e-12
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 3.80555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.54251
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 16.2989
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 3.0631
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/BUS[7]" 3.0631
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 16.2989
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.08228
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gated_control" 10.7187
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 4.1402
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.589976
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.102524
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 7.71394
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 1.35217
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.991464
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.0789954
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gated_control" 0.28406
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.53531
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[1:23]/pin" 2.78575
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[1:23]/pin" 2.20609
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 77.344
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[4]" 4.1402
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 20.165
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0229059
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_row_10_0[0:22]/BUS[4]" 0.211555
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.217196
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.233904
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.54251
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.0131623
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 16.2989
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" -2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0533574
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 21.1356
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -0.000268095
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.279853
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 14.2695
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.85481
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[1:23]/pin" 2.53531
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 3.0631
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 12.164
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.11022e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.217196
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 25.7088
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00650722
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 3.55271e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.0767491
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 1.56058
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/BUS[8]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.714779
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.102524
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 26.1981
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.73638
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[1:23]/pin" 0.374943
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0271999
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 12.164
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.00650722
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.12402
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.908208
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 3.2757
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 0.00639235
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_2/gated_control" -5.68434e-14
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.77636e-15
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00961294
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.378062
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0440945
cap "swmatrix_row_10_0[0:22]/BUS[6]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" 0.198218
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 14.1259
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" 59.2051
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 14.2695
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 69.9558
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.0791793
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.5139
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00961294
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.56873
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_0/gated_control" 0.0929652
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 25.7088
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[6]" -1.42109e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 26.7928
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 26.1981
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.705359
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0746649
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" 2.58653
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 6.66134e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.0791793
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" 26.4178
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 12.164
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.0533574
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" -1.13687e-13
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.31798
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 11.398
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0533574
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 5.68434e-14
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 25.7088
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.208141
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.262351
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00961294
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.55271e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 0.320308
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -3.55271e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0223732
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.450886
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 4.55747
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 4.44089e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" 0.865403
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.91832
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.12402
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.5139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 2.63224
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.38018
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/BUS[4]" 37.9135
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" -2.22045e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 12.164
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/BUS[1]" 1.39287
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/pin" 4757.2
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.378062
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 4.55747
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 27.9184
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 14.1259
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 12.164
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 2.28366
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" 29.3201
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_5/gated_control" "swmatrix_row_10_0[0:22]/BUS[5]" 0.865403
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" 1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/BUS[5]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -0.00636319
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.374943
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.258418
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" 0.017747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.00639235
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 1.35217
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 3.0631
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0791793
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.0767491
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" 4.86027
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/a_245_69#" 0.0791793
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.440057
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 0.941603
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 28.8441
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 0.024401
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[8]" 0.0226991
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 0.218875
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[1]" 0.053363
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 12.164
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[0:22]/BUS[4]" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" 0.865403
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.20609
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.0725332
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 7.10543e-15
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 7.1422
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.39116
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.78303
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0377864
cap "swmatrix_row_10_0[0:22]/BUS[1]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.86892
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 11.398
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.54251
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" 0.198218
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_3/gated_control" 26.4178
cap "swmatrix_row_10_0[0:22]/BUS[3]" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" -0.000902571
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.450886
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0746649
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/BUS[6]" 2.85481
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.208141
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00650722
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.55271e-15
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.102524
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 7.71394
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.84217e-14
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/Q[7]" 4.1402
cap "swmatrix_row_10_0[0:22]/BUS[2]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" 37.9135
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0223732
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" 21.1356
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0746649
cap "swmatrix_row_10_0[0:22]/BUS[10]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.211555
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/A2" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.00961294
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 12.164
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gated_control" 26.4178
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 27.8692
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 27.8692
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 8.38018
cap "swmatrix_row_10_0[1:23]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/I" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 0.017747
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.48137
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" 901.119
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.5139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/BUS[9]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.39116
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -2.27374e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" 3.55271e-15
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 1.35217
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.735339
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.545303
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" 2.84217e-14
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.024401
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_8/gated_control" 10.7187
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_8/gated_control" 1.5139
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 21.489
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_6/gated_control" -1.77636e-15
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.63224
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" 0.0690971
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/ZN" "swmatrix_row_10_0[0:22]/BUS[3]" 0.102524
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_7/gated_control" 7.71394
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0533574
cap "swmatrix_row_10_0[1:23]/swmatrix_Tgate_1/gated_control" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.24611
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 21.1356
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/BUS[4]" 0.655121
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" -1.11022e-16
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 20.165
cap "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/BUS[4]" -1.13687e-11
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1" "swmatrix_row_10_0[1:23]/swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0/ZN" 69.9558
cap "swmatrix_row_10_0[1:23]/pin" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" -0.0594355
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -1.13687e-13
cap "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 12.164
cap "swmatrix_row_10_0[0:22]/BUS[7]" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13083
cap "swmatrix_row_10_0[2:23]/m1_n338_1250#" "swmatrix_row_10_0[0:21]/swmatrix_Tgate_9/VDD" 1.1948
merge "swmatrix_row_10_0[2]/VSUBS" "swmatrix_row_10_0[1]/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "swmatrix_row_10_0[1]/VSUBS" "VSUBS"
merge "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/VDD" -24945.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68400 -125864 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$1_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0/VDD" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VDD"
merge "swmatrix_row_10_0[1:23]/BUS[6]" "swmatrix_row_10_0[0:22]/BUS[6]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/BUS[5]" "swmatrix_row_10_0[0:22]/BUS[5]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/m3_n891_n424#" "ShiftReg_row_10_2_0/PHI_1" -7846.72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -67000 -1540 0 0 0 0
merge "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_1"
merge "swmatrix_row_10_0[1:23]/BUS[4]" "swmatrix_row_10_0[0:22]/BUS[4]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/BUS[3]" "swmatrix_row_10_0[0:22]/BUS[3]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/BUS[10]" "swmatrix_row_10_0[0:22]/BUS[10]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/BUS[2]" "swmatrix_row_10_0[0:22]/BUS[2]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/BUS[1]" "swmatrix_row_10_0[0:22]/BUS[1]" -131.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/m2_n683_n579#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/PHI_2" -228.039 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36544 -932 0 0 0 0
merge "swmatrix_row_10_0[1:23]/m3_n499_n858#" "ShiftReg_row_10_2_0/D_in" -10099 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3200 -264 0 0 0 0
merge "ShiftReg_row_10_2_0/D_in" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/D_in"
merge "swmatrix_row_10_0[1:23]/via_dev$21_1/m2_0_0#" "swmatrix_row_10_0[0:22]/ShiftReg_row_10_2_0/EN" -3993.71 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9800 -396 -9800 -396 -9800 -396 0 0
merge "swmatrix_row_10_0[1:23]/swmatrix_Tgate_9/VSS" "swmatrix_row_10_0[0:22]/swmatrix_Tgate_9/VSS" -387.588 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20990 -976 0 0 0 0 0 0 0 0
merge "swmatrix_row_10_0[1:23]/BUS[9]" "swmatrix_row_10_0[0:22]/BUS[9]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/BUS[8]" "swmatrix_row_10_0[0:22]/BUS[8]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
merge "swmatrix_row_10_0[1:23]/BUS[7]" "swmatrix_row_10_0[0:22]/BUS[7]" -131.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10541 -420 0 0
