m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
vAvalonRiscV_QSYS
!s110 1617735213
!i10b 1
!s100 6=dh2bdzG5niNn[2<THC;1
IE0ki2lmkgj5?5ccG<gMfZ2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1617734394
8../../AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS.v
F../../AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1617735213.000000
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS.v|
!s90 -reportprogress|300|../../AvalonRiscV_QSYS_tb/simulation/submodules/AvalonRiscV_QSYS.v|-work|AvalonRiscV_QSYS_inst|
!i113 1
o-work AvalonRiscV_QSYS_inst
tCvgOpt 0
n@avalon@risc@v_@q@s@y@s
