#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 14 20:11:24 2017
# Process ID: 23146
# Current directory: /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1
# Command line: vivado -log cudo_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cudo_wrapper.tcl
# Log file: /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/cudo_wrapper.vds
# Journal file: /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source cudo_wrapper.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pingwin/Dokumenty/Verilog/compound-project/ip-repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pingwin/VIVADO/Vivado/2016.4/data/ip'.
Command: synth_design -top cudo_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23150 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1084.738 ; gain = 153.086 ; free physical = 1672 ; free virtual = 4133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cudo_wrapper' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'cudo' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:13]
INFO: [Synth 8-638] synthesizing module 'cudo_clk_wiz_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cudo_clk_wiz_0_0' (1#1) [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'cudo_clk_wiz_0_0' requires 4 connections, but only 3 given [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:98]
INFO: [Synth 8-638] synthesizing module 'cudo_dvi2rgb_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cudo_dvi2rgb_0_0' (2#1) [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'cudo_dvi2rgb_0_0' requires 19 connections, but only 18 given [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:102]
INFO: [Synth 8-638] synthesizing module 'cudo_rgb2vga_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cudo_rgb2vga_0_0' (3#1) [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cudo_vb_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_vb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cudo_vb_0_0' (4#1) [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_vb_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cudo_xlconstant_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cudo_xlconstant_0_0' (5#1) [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/realtime/cudo_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cudo' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/pingwin/VIVADO/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (7#1) [/home/pingwin/VIVADO/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'cudo_wrapper' (8#1) [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.207 ; gain = 193.555 ; free physical = 1630 ; free virtual = 4091
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.207 ; gain = 193.555 ; free physical = 1630 ; free virtual = 4091
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cudo_clk_wiz_0_0' instantiated as 'cudo_i/clk_wiz_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:98]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cudo_dvi2rgb_0_0' instantiated as 'cudo_i/dvi2rgb_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:102]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cudo_rgb2vga_0_0' instantiated as 'cudo_i/rgb2vga_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:121]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cudo_vb_0_0' instantiated as 'cudo_i/vb_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:132]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'cudo_xlconstant_0_0' instantiated as 'cudo_i/xlconstant_0' [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/hdl/cudo.v:143]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp/cudo_clk_wiz_0_0_in_context.xdc] for cell 'cudo_i/clk_wiz_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp/cudo_clk_wiz_0_0_in_context.xdc] for cell 'cudo_i/clk_wiz_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_2/cudo_xlconstant_0_0_in_context.xdc] for cell 'cudo_i/xlconstant_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_2/cudo_xlconstant_0_0_in_context.xdc] for cell 'cudo_i/xlconstant_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc] for cell 'cudo_i/dvi2rgb_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc] for cell 'cudo_i/dvi2rgb_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_4/cudo_rgb2vga_0_0_in_context.xdc] for cell 'cudo_i/rgb2vga_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_4/cudo_rgb2vga_0_0_in_context.xdc] for cell 'cudo_i/rgb2vga_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_5/cudo_vb_0_0_in_context.xdc] for cell 'cudo_i/vb_0'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_5/cudo_vb_0_0_in_context.xdc] for cell 'cudo_i/vb_0'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cudo_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cudo_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1366.105 ; gain = 0.000 ; free physical = 1463 ; free virtual = 3925
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1464 ; free virtual = 3925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1464 ; free virtual = 3925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp/cudo_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp/cudo_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/.Xil/Vivado-23146-mothership/dcp_3/cudo_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for cudo_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cudo_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cudo_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cudo_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cudo_i/vb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cudo_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1464 ; free virtual = 3925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1464 ; free virtual = 3925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1366.105 ; gain = 434.453 ; free physical = 1448 ; free virtual = 3910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cudo_i/clk_wiz_0/clk_out1' to pin 'cudo_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cudo_i/dvi2rgb_0/PixelClk' to pin 'cudo_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.105 ; gain = 441.453 ; free physical = 1410 ; free virtual = 3873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.105 ; gain = 441.453 ; free physical = 1410 ; free virtual = 3873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.121 ; gain = 450.469 ; free physical = 1401 ; free virtual = 3865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.121 ; gain = 450.469 ; free physical = 1401 ; free virtual = 3865
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.121 ; gain = 450.469 ; free physical = 1401 ; free virtual = 3865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.121 ; gain = 450.469 ; free physical = 1401 ; free virtual = 3865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.121 ; gain = 450.469 ; free physical = 1401 ; free virtual = 3865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.121 ; gain = 450.469 ; free physical = 1401 ; free virtual = 3865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.121 ; gain = 450.469 ; free physical = 1401 ; free virtual = 3865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |cudo_clk_wiz_0_0    |         1|
|2     |cudo_dvi2rgb_0_0    |         1|
|3     |cudo_rgb2vga_0_0    |         1|
|4     |cudo_vb_0_0         |         1|
|5     |cudo_xlconstant_0_0 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |cudo_clk_wiz_0_0    |     1|
|2     |cudo_dvi2rgb_0_0    |     1|
|3     |cudo_rgb2vga_0_0    |     1|
|4     |cudo_vb_0_0         |     1|
|5     |cudo_xlconstant_0_0 |     1|
|6     |IBUF                |     4|
|7     |IOBUF               |     2|
|8     |OBUF                |    19|
+------+--------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   106|
|2     |  cudo_i |cudo   |    81|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.121 ; gain = 450.469 ; free physical = 1401 ; free virtual = 3865
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1382.121 ; gain = 125.484 ; free physical = 1408 ; free virtual = 3872
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.129 ; gain = 450.477 ; free physical = 1408 ; free virtual = 3872
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1387.121 ; gain = 387.965 ; free physical = 1397 ; free virtual = 3862
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.runs/synth_1/cudo_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1387.121 ; gain = 0.000 ; free physical = 1396 ; free virtual = 3861
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 20:11:59 2017...
