// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP3C16F484C6,
// with speed grade 6, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "RAMCore2")
  (DATE "06/08/2024 19:26:05")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (924:924:924) (989:989:989))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1074:1074:1074) (1099:1099:1099))
        (IOPATH i o (2050:2050:2050) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (642:642:642) (691:691:691))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_R\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (595:595:595) (658:658:658))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1065:1065:1065) (1097:1097:1097))
        (IOPATH i o (2090:2090:2090) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1079:1079:1079) (1097:1097:1097))
        (IOPATH i o (2100:2100:2100) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1083:1083:1083) (1139:1139:1139))
        (IOPATH i o (2090:2090:2090) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_G\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (598:598:598) (661:661:661))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (629:629:629) (692:692:692))
        (IOPATH i o (2070:2070:2070) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (881:881:881) (938:938:938))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (599:599:599) (642:642:642))
        (IOPATH i o (2080:2080:2080) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_B\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (637:637:637) (702:702:702))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_HS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (622:622:622) (693:693:693))
        (IOPATH i o (2070:2070:2070) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE \\VGA_VS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (781:781:781) (840:840:840))
        (IOPATH i o (2060:2060:2060) (2009:2009:2009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (775:775:775) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE \\CLK25\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (4037:4037:4037) (4037:4037:4037))
        (PORT inclk[0] (1881:1881:1881) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\CLK25\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1871:1871:1871) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (765:765:765) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (521:521:521))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1364:1364:1364) (1337:1337:1337))
        (PORT ena (3914:3914:3914) (4163:4163:4163))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (363:363:363))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1364:1364:1364) (1337:1337:1337))
        (PORT ena (3914:3914:3914) (4163:4163:4163))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (365:365:365))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1364:1364:1364) (1337:1337:1337))
        (PORT ena (3914:3914:3914) (4163:4163:4163))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (483:483:483))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1364:1364:1364) (1337:1337:1337))
        (PORT ena (3914:3914:3914) (4163:4163:4163))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (490:490:490))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1364:1364:1364) (1337:1337:1337))
        (PORT ena (3914:3914:3914) (4163:4163:4163))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (518:518:518))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (395:395:395))
        (PORT datac (371:371:371) (401:401:401))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1409:1409:1409) (1381:1381:1381))
        (PORT ena (3557:3557:3557) (3797:3797:3797))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (362:362:362))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1364:1364:1364) (1337:1337:1337))
        (PORT ena (3914:3914:3914) (4163:4163:4163))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (346:346:346))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1364:1364:1364) (1337:1337:1337))
        (PORT ena (3914:3914:3914) (4163:4163:4163))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (492:492:492))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (194:194:194) (228:228:228))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1364:1364:1364) (1337:1337:1337))
        (PORT ena (3914:3914:3914) (4163:4163:4163))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (494:494:494))
        (PORT datab (282:282:282) (371:371:371))
        (PORT datac (388:388:388) (456:456:456))
        (PORT datad (599:599:599) (651:651:651))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (529:529:529))
        (PORT datab (282:282:282) (370:370:370))
        (PORT datac (412:412:412) (487:487:487))
        (PORT datad (246:246:246) (320:320:320))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (394:394:394) (462:462:462))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|h_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (364:364:364))
        (PORT datac (371:371:371) (400:400:400))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|h_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1883:1883:1883))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1409:1409:1409) (1381:1381:1381))
        (PORT ena (3557:3557:3557) (3797:3797:3797))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (491:491:491))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (394:394:394) (458:458:458))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (353:353:353))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (249:249:249))
        (PORT datad (371:371:371) (401:401:401))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|v_count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (705:705:705))
        (PORT datad (2981:2981:2981) (3262:3262:3262))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1886:1886:1886))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1404:1404:1404) (1377:1377:1377))
        (PORT ena (975:975:975) (964:964:964))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (501:501:501))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (368:368:368))
        (PORT datac (378:378:378) (410:410:410))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1501:1501:1501))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1398:1398:1398) (1372:1372:1372))
        (PORT ena (1018:1018:1018) (1034:1034:1034))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (365:365:365))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datad (361:361:361) (391:391:391))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1886:1886:1886))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1404:1404:1404) (1377:1377:1377))
        (PORT ena (975:975:975) (964:964:964))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datad (361:361:361) (392:392:392))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1886:1886:1886))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1404:1404:1404) (1377:1377:1377))
        (PORT ena (975:975:975) (964:964:964))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (490:490:490))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (453:453:453))
        (PORT datac (592:592:592) (601:601:601))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1501:1501:1501))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1398:1398:1398) (1372:1372:1372))
        (PORT ena (1018:1018:1018) (1034:1034:1034))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (352:352:352))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (238:238:238))
        (PORT datad (369:369:369) (400:400:400))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1886:1886:1886))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1404:1404:1404) (1377:1377:1377))
        (PORT ena (975:975:975) (964:964:964))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (238:238:238))
        (PORT datad (370:370:370) (401:401:401))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1886:1886:1886))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1404:1404:1404) (1377:1377:1377))
        (PORT ena (975:975:975) (964:964:964))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (517:517:517))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (520:520:520))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (366:366:366))
        (PORT datac (376:376:376) (406:406:406))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1501:1501:1501))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1398:1398:1398) (1372:1372:1372))
        (PORT ena (1018:1018:1018) (1034:1034:1034))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (348:348:348))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (240:240:240))
        (PORT datad (362:362:362) (393:393:393))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1886:1886:1886))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1404:1404:1404) (1377:1377:1377))
        (PORT ena (975:975:975) (964:964:964))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (955:955:955))
        (PORT datab (646:646:646) (713:713:713))
        (PORT datac (414:414:414) (479:479:479))
        (PORT datad (246:246:246) (318:318:318))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (511:511:511))
        (PORT datac (243:243:243) (323:323:323))
        (PORT datad (248:248:248) (320:320:320))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (704:704:704))
        (PORT datab (425:425:425) (500:500:500))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (176:176:176) (203:203:203))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Add0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (454:454:454))
        (PORT datac (529:529:529) (547:547:547))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|v_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1501:1501:1501))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1398:1398:1398) (1372:1372:1372))
        (PORT ena (1018:1018:1018) (1034:1034:1034))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vcount\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1039:1039:1039) (1106:1106:1106))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1879:1879:1879))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1640:1640:1640) (1656:1656:1656))
        (PORT ena (3818:3818:3818) (4072:4072:4072))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1879:1879:1879))
        (PORT asdata (1407:1407:1407) (1466:1466:1466))
        (PORT clrn (1640:1640:1640) (1656:1656:1656))
        (PORT ena (3818:3818:3818) (4072:4072:4072))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vcount\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1066:1066:1066) (1125:1125:1125))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1879:1879:1879))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1640:1640:1640) (1656:1656:1656))
        (PORT ena (3818:3818:3818) (4072:4072:4072))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1879:1879:1879))
        (PORT asdata (1470:1470:1470) (1533:1533:1533))
        (PORT clrn (1588:1588:1588) (1595:1595:1595))
        (PORT ena (3874:3874:3874) (4128:4128:4128))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1879:1879:1879))
        (PORT asdata (1467:1467:1467) (1544:1544:1544))
        (PORT clrn (1588:1588:1588) (1595:1595:1595))
        (PORT ena (3874:3874:3874) (4128:4128:4128))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1494:1494:1494))
        (PORT asdata (1281:1281:1281) (1343:1343:1343))
        (PORT clrn (1588:1588:1588) (1595:1595:1595))
        (PORT ena (3903:3903:3903) (4170:4170:4170))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1879:1879:1879))
        (PORT asdata (1269:1269:1269) (1341:1341:1341))
        (PORT clrn (1588:1588:1588) (1595:1595:1595))
        (PORT ena (3874:3874:3874) (4128:4128:4128))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1879:1879:1879))
        (PORT asdata (1493:1493:1493) (1535:1535:1535))
        (PORT clrn (1588:1588:1588) (1595:1595:1595))
        (PORT ena (3874:3874:3874) (4128:4128:4128))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (506:506:506))
        (PORT datac (410:410:410) (484:484:484))
        (PORT datad (382:382:382) (449:449:449))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (543:543:543))
        (PORT datac (416:416:416) (492:492:492))
        (PORT datad (196:196:196) (221:221:221))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan29\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (550:550:550))
        (PORT datab (305:305:305) (396:396:396))
        (PORT datac (278:278:278) (367:367:367))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (487:487:487))
        (PORT datad (590:590:590) (654:654:654))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (536:536:536))
        (PORT datab (269:269:269) (353:353:353))
        (PORT datad (400:400:400) (455:455:455))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (499:499:499))
        (PORT datab (470:470:470) (529:529:529))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (180:180:180) (209:209:209))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (693:693:693))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (483:483:483))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (712:712:712))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (539:539:539))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (519:519:519))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (725:725:725))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (732:732:732))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (908:908:908))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1879:1879:1879))
        (PORT asdata (1659:1659:1659) (1702:1702:1702))
        (PORT clrn (1638:1638:1638) (1682:1682:1682))
        (PORT ena (4133:4133:4133) (4376:4376:4376))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1170:1170:1170) (1238:1238:1238))
        (IOPATH datab cout (446:446:446) (318:318:318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (852:852:852) (873:873:873))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (386:386:386))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (418:418:418))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (381:381:381))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (590:590:590))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (381:381:381))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (549:549:549))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (580:580:580))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2820:2820:2820) (2901:2901:2901))
        (PORT datab (618:618:618) (670:670:670))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2351:2351:2351) (2495:2495:2495))
        (PORT datab (674:674:674) (711:711:711))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2412:2412:2412) (2469:2469:2469))
        (PORT datab (643:643:643) (683:683:683))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (687:687:687))
        (PORT datab (2162:2162:2162) (2192:2192:2192))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2386:2386:2386))
        (PORT datab (820:820:820) (849:849:849))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1025:1025:1025))
        (PORT datab (963:963:963) (1037:1037:1037))
        (PORT datac (1131:1131:1131) (1217:1217:1217))
        (PORT datad (1123:1123:1123) (1169:1169:1169))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (748:748:748) (817:817:817))
        (PORT datac (929:929:929) (984:984:984))
        (PORT datad (879:879:879) (968:968:968))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (748:748:748) (817:817:817))
        (PORT datad (652:652:652) (715:715:715))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (700:700:700))
        (IOPATH dataa cout (436:436:436) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (1007:1007:1007))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1185:1185:1185) (1290:1290:1290))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1172:1172:1172) (1247:1247:1247))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1255:1255:1255))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1304:1304:1304))
        (PORT datab (932:932:932) (1011:1011:1011))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1438:1438:1438))
        (PORT datab (355:355:355) (391:391:391))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1452:1452:1452))
        (PORT datab (337:337:337) (370:370:370))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (613:613:613))
        (PORT datab (1772:1772:1772) (1894:1894:1894))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2311:2311:2311) (2399:2399:2399))
        (PORT datab (583:583:583) (599:599:599))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2598:2598:2598))
        (PORT datab (581:581:581) (604:604:604))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (836:836:836))
        (PORT datab (2576:2576:2576) (2728:2728:2728))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (635:635:635))
        (PORT datab (2466:2466:2466) (2575:2575:2575))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (649:649:649))
        (PORT datab (2644:2644:2644) (2747:2747:2747))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1873:1873:1873))
        (PORT asdata (950:950:950) (1017:1017:1017))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4332:4332:4332))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1873:1873:1873))
        (PORT asdata (999:999:999) (1059:1059:1059))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4332:4332:4332))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1498:1498:1498))
        (PORT asdata (1759:1759:1759) (1799:1799:1799))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4333:4333:4333))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1498:1498:1498))
        (PORT asdata (960:960:960) (1024:1024:1024))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4333:4333:4333))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1498:1498:1498))
        (PORT asdata (946:946:946) (997:997:997))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4333:4333:4333))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1498:1498:1498))
        (PORT asdata (953:953:953) (1003:1003:1003))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4333:4333:4333))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1498:1498:1498))
        (PORT asdata (1223:1223:1223) (1262:1262:1262))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4333:4333:4333))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1498:1498:1498))
        (PORT asdata (952:952:952) (1011:1011:1011))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4333:4333:4333))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1498:1498:1498))
        (PORT asdata (948:948:948) (1012:1012:1012))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4333:4333:4333))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (327:327:327))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (321:321:321))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (456:456:456))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (455:455:455))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (322:322:322))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (460:460:460))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (450:450:450))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (637:637:637))
        (PORT datab (229:229:229) (271:271:271))
        (PORT datac (344:344:344) (378:378:378))
        (PORT datad (202:202:202) (229:229:229))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1873:1873:1873))
        (PORT asdata (1240:1240:1240) (1289:1289:1289))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4332:4332:4332))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_read_aux\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (283:283:283))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vcount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1879:1879:1879))
        (PORT asdata (1515:1515:1515) (1576:1576:1576))
        (PORT clrn (1588:1588:1588) (1595:1595:1595))
        (PORT ena (3874:3874:3874) (4128:4128:4128))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (716:716:716))
        (PORT datab (421:421:421) (492:492:492))
        (PORT datad (406:406:406) (458:458:458))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (254:254:254))
        (PORT datab (467:467:467) (531:531:531))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (895:895:895))
        (PORT datab (654:654:654) (695:695:695))
        (PORT datac (855:855:855) (870:870:870))
        (PORT datad (596:596:596) (608:608:608))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (364:364:364))
        (PORT datac (280:280:280) (368:368:368))
        (PORT datad (281:281:281) (361:361:361))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (603:603:603))
        (PORT datab (270:270:270) (354:354:354))
        (PORT datad (328:328:328) (342:342:342))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|read_addressing\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (407:407:407))
        (PORT datad (1535:1535:1535) (1625:1625:1625))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (642:642:642))
        (PORT datab (229:229:229) (270:270:270))
        (PORT datac (195:195:195) (228:228:228))
        (PORT datad (203:203:203) (231:231:231))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3562:3562:3562) (3840:3840:3840))
        (PORT datac (1050:1050:1050) (1098:1098:1098))
        (PORT datad (833:833:833) (887:887:887))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (912:912:912))
        (PORT datab (859:859:859) (889:889:889))
        (PORT datac (584:584:584) (624:624:624))
        (PORT datad (180:180:180) (209:209:209))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|read_addressing\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (277:277:277))
        (PORT datab (1622:1622:1622) (1640:1640:1640))
        (PORT datac (1044:1044:1044) (1053:1053:1053))
        (PORT datad (202:202:202) (231:231:231))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datac (787:787:787) (793:793:793))
        (PORT datad (1442:1442:1442) (1489:1489:1489))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (837:837:837) (836:836:836))
        (PORT datac (1385:1385:1385) (1425:1425:1425))
        (PORT datad (513:513:513) (526:526:526))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (626:626:626))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (1158:1158:1158) (1216:1216:1216))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (645:645:645))
        (PORT datac (1061:1061:1061) (1081:1081:1081))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1086:1086:1086))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1076:1076:1076) (1107:1107:1107))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1088:1088:1088))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1029:1029:1029))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1133:1133:1133) (1143:1143:1143))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add45\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1620:1620:1620) (1625:1625:1625))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (871:871:871) (877:877:877))
        (PORT datac (313:313:313) (339:339:339))
        (PORT datad (870:870:870) (887:887:887))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1607:1607:1607))
        (PORT datac (1068:1068:1068) (1084:1084:1084))
        (PORT datad (656:656:656) (673:673:673))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1871:1871:1871) (1928:1928:1928))
        (PORT datac (596:596:596) (618:618:618))
        (PORT datad (1546:1546:1546) (1626:1626:1626))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1413:1413:1413))
        (PORT datab (537:537:537) (555:555:555))
        (PORT datac (1006:1006:1006) (1014:1014:1014))
        (PORT datad (1030:1030:1030) (1035:1035:1035))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (689:689:689))
        (PORT datab (340:340:340) (373:373:373))
        (PORT datac (595:595:595) (615:615:615))
        (PORT datad (1761:1761:1761) (1790:1790:1790))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3654:3654:3654) (3735:3735:3735))
        (PORT datab (803:803:803) (826:826:826))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1039:1039:1039))
        (PORT datab (610:610:610) (660:660:660))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1114:1114:1114))
        (PORT datab (566:566:566) (583:583:583))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1125:1125:1125))
        (PORT datab (639:639:639) (681:681:681))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1145:1145:1145))
        (PORT datab (570:570:570) (588:588:588))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (391:391:391))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (595:595:595))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1750:1750:1750) (1882:1882:1882))
        (PORT datab (1218:1218:1218) (1280:1280:1280))
        (PORT datac (1914:1914:1914) (2011:2011:2011))
        (PORT datad (1914:1914:1914) (2014:2014:2014))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2872:2872:2872) (2931:2931:2931))
        (PORT datac (914:914:914) (951:951:951))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5034:5034:5034) (5162:5162:5162))
        (PORT datab (5274:5274:5274) (5262:5262:5262))
        (PORT datac (596:596:596) (612:612:612))
        (PORT datad (3059:3059:3059) (3044:3044:3044))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (403:403:403))
        (PORT datab (669:669:669) (697:697:697))
        (PORT datac (405:405:405) (482:482:482))
        (PORT datad (385:385:385) (452:452:452))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (551:551:551))
        (PORT datab (669:669:669) (699:699:699))
        (PORT datac (278:278:278) (368:368:368))
        (PORT datad (280:280:280) (359:359:359))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (548:548:548))
        (PORT datab (305:305:305) (396:396:396))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (706:706:706))
        (PORT datab (846:846:846) (874:874:874))
        (PORT datac (199:199:199) (235:235:235))
        (PORT datad (583:583:583) (600:600:600))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|ReadEna\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (911:911:911))
        (PORT datab (613:613:613) (659:659:659))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (452:452:452))
        (PORT datab (220:220:220) (258:258:258))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (923:923:923) (944:944:944))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~2clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1427:1427:1427) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (287:287:287))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (1271:1271:1271) (1290:1290:1290))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1293:1293:1293) (1242:1242:1242))
        (PORT datad (203:203:203) (238:238:238))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1166:1166:1166))
        (PORT datab (961:961:961) (1013:1013:1013))
        (PORT datac (1738:1738:1738) (1834:1834:1834))
        (PORT datad (806:806:806) (814:814:814))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readEna_32\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (933:933:933))
        (PORT datab (1414:1414:1414) (1471:1471:1471))
        (PORT datac (178:178:178) (215:215:215))
        (PORT datad (202:202:202) (230:230:230))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1850:1850:1850))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (977:977:977) (969:969:969))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1727:1727:1727) (1829:1829:1829))
        (PORT datad (1799:1799:1799) (1895:1895:1895))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (903:903:903))
        (PORT datab (2293:2293:2293) (2378:2378:2378))
        (IOPATH dataa combout (337:337:337) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1314:1314:1314))
        (PORT datab (616:616:616) (633:633:633))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add54\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1531:1531:1531) (1624:1624:1624))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (849:849:849) (851:851:851))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (952:952:952))
        (PORT datab (2471:2471:2471) (2566:2566:2566))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1258:1258:1258))
        (PORT datab (619:619:619) (632:632:632))
        (PORT datad (318:318:318) (328:328:328))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (391:391:391))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2628:2628:2628) (2720:2720:2720))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (4726:4726:4726) (4854:4854:4854))
        (PORT datad (5199:5199:5199) (5192:5192:5192))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (285:285:285))
        (PORT datac (575:575:575) (586:586:586))
        (PORT datad (1273:1273:1273) (1293:1293:1293))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1293:1293:1293) (1242:1242:1242))
        (PORT datad (195:195:195) (234:234:234))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1850:1850:1850))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (977:977:977) (969:969:969))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE \\CLK_24M\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (3964:3964:3964) (3964:3964:3964))
        (PORT inclk[0] (2315:2315:2315) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\CLK_24M\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1879:1879:1879) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\clk12M\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (353:353:353) (369:369:369))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE clk12M)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1493:1493:1493))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (515:515:515))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\clk12M\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1106:1106:1106) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (366:366:366))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1483:1483:1483))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1755:1755:1755) (1789:1789:1789))
        (PORT ena (3429:3429:3429) (3681:3681:3681))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (365:365:365))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1483:1483:1483))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1755:1755:1755) (1789:1789:1789))
        (PORT ena (3429:3429:3429) (3681:3681:3681))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (357:357:357))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1483:1483:1483))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1755:1755:1755) (1789:1789:1789))
        (PORT ena (3429:3429:3429) (3681:3681:3681))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1483:1483:1483))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1755:1755:1755) (1789:1789:1789))
        (PORT ena (3429:3429:3429) (3681:3681:3681))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (356:356:356))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (994:994:994))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1755:1755:1755) (1789:1789:1789))
        (PORT ena (3400:3400:3400) (3644:3644:3644))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (357:357:357))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (994:994:994))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1755:1755:1755) (1789:1789:1789))
        (PORT ena (3400:3400:3400) (3644:3644:3644))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (372:372:372))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (994:994:994))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1755:1755:1755) (1789:1789:1789))
        (PORT ena (3400:3400:3400) (3644:3644:3644))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (363:363:363))
        (PORT datab (273:273:273) (358:358:358))
        (PORT datac (244:244:244) (323:323:323))
        (PORT datad (247:247:247) (319:319:319))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (518:518:518))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (633:633:633))
        (PORT datad (337:337:337) (355:355:355))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (956:956:956))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1626:1626:1626) (1649:1649:1649))
        (PORT ena (3406:3406:3406) (3638:3638:3638))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (361:361:361))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (994:994:994))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1755:1755:1755) (1789:1789:1789))
        (PORT ena (3400:3400:3400) (3644:3644:3644))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (417:417:417) (486:486:486))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|h_count_write\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (638:638:638))
        (PORT datad (329:329:329) (345:345:345))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|h_count_write\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (956:956:956))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1626:1626:1626) (1649:1649:1649))
        (PORT ena (3406:3406:3406) (3638:3638:3638))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (362:362:362))
        (PORT datab (457:457:457) (529:529:529))
        (PORT datac (246:246:246) (327:327:327))
        (PORT datad (410:410:410) (470:470:470))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (755:755:755))
        (PORT datab (509:509:509) (589:589:589))
        (PORT datac (608:608:608) (634:634:634))
        (PORT datad (356:356:356) (388:388:388))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2841:2841:2841) (3104:3104:3104))
        (PORT datad (568:568:568) (592:592:592))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1214:1214:1214))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1601:1601:1601) (1616:1616:1616))
        (PORT ena (1226:1226:1226) (1201:1201:1201))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (511:511:511))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1214:1214:1214))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1601:1601:1601) (1616:1616:1616))
        (PORT ena (1226:1226:1226) (1201:1201:1201))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (506:506:506))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1214:1214:1214))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1601:1601:1601) (1616:1616:1616))
        (PORT ena (1226:1226:1226) (1201:1201:1201))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (522:522:522))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1214:1214:1214))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1601:1601:1601) (1616:1616:1616))
        (PORT ena (1226:1226:1226) (1201:1201:1201))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (503:503:503))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1214:1214:1214))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1601:1601:1601) (1616:1616:1616))
        (PORT ena (1226:1226:1226) (1201:1201:1201))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (817:817:817))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (790:790:790))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (981:981:981))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (661:661:661))
        (PORT datad (196:196:196) (230:230:230))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1213:1213:1213))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1909:1909:1909) (1913:1913:1913))
        (PORT ena (1213:1213:1213) (1206:1206:1206))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (806:806:806))
        (PORT datab (744:744:744) (814:814:814))
        (PORT datac (681:681:681) (748:748:748))
        (PORT datad (401:401:401) (460:460:460))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1214:1214:1214))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1601:1601:1601) (1616:1616:1616))
        (PORT ena (1226:1226:1226) (1201:1201:1201))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (544:544:544))
        (PORT datad (664:664:664) (716:716:716))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (777:777:777))
        (PORT datab (730:730:730) (784:784:784))
        (PORT datac (630:630:630) (651:651:651))
        (PORT datad (881:881:881) (888:888:888))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|write_couters\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (934:934:934))
        (PORT datab (202:202:202) (242:242:242))
        (PORT datac (256:256:256) (333:333:333))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (638:638:638) (649:649:649))
        (PORT datad (199:199:199) (234:234:234))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1213:1213:1213))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1909:1909:1909) (1913:1913:1913))
        (PORT ena (1213:1213:1213) (1206:1206:1206))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (816:816:816))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (571:571:571) (607:607:607))
        (PORT datad (195:195:195) (231:231:231))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1213:1213:1213))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1909:1909:1909) (1913:1913:1913))
        (PORT ena (1213:1213:1213) (1206:1206:1206))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|v_count_write\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (582:582:582) (596:596:596))
        (PORT datad (194:194:194) (226:226:226))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|v_count_write\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1213:1213:1213))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1909:1909:1909) (1913:1913:1913))
        (PORT ena (1213:1213:1213) (1206:1206:1206))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Par_Reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (701:701:701))
        (PORT datab (714:714:714) (778:778:778))
        (PORT datac (1039:1039:1039) (1067:1067:1067))
        (PORT datad (723:723:723) (776:776:776))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Par_Reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (808:808:808))
        (PORT datac (664:664:664) (723:723:723))
        (PORT datad (197:197:197) (223:223:223))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (393:393:393))
        (PORT datab (281:281:281) (363:363:363))
        (PORT datac (236:236:236) (312:312:312))
        (PORT datad (281:281:281) (363:363:363))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (747:747:747))
        (PORT datab (414:414:414) (481:481:481))
        (PORT datac (243:243:243) (323:323:323))
        (PORT datad (400:400:400) (461:461:461))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (508:508:508))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (242:242:242) (321:321:321))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Write_addressing\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2839:2839:2839) (3104:3104:3104))
        (PORT datab (223:223:223) (262:262:262))
        (PORT datac (510:510:510) (520:520:520))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\RAM_controller\|Write_addressing\~3clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1036:1036:1036) (1066:1066:1066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (702:702:702) (762:762:762))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (781:781:781))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (804:804:804))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (810:810:810))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (365:365:365))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (365:365:365))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (511:511:511))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (343:343:343))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (689:689:689) (741:741:741))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1044:1044:1044))
        (IOPATH dataa cout (436:436:436) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (410:410:410))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (399:399:399))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (391:391:391))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (391:391:391))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (381:381:381))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (407:407:407))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (362:362:362))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (388:388:388))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (398:398:398))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add3\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (613:613:613))
        (PORT datab (1859:1859:1859) (1916:1916:1916))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1231:1231:1231))
        (PORT datab (653:653:653) (665:665:665))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1282:1282:1282))
        (PORT datab (618:618:618) (642:642:642))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1183:1183:1183))
        (PORT datab (632:632:632) (647:647:647))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (895:895:895))
        (PORT datab (637:637:637) (655:655:655))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1087:1087:1087))
        (PORT datab (611:611:611) (626:626:626))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1166:1166:1166) (1205:1205:1205))
        (PORT datad (621:621:621) (631:631:631))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (717:717:717))
        (PORT datac (674:674:674) (735:735:735))
        (PORT datad (768:768:768) (851:851:851))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (669:669:669) (727:727:727))
        (PORT datad (771:771:771) (854:854:854))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (685:685:685))
        (PORT datab (650:650:650) (710:710:710))
        (PORT datac (611:611:611) (668:668:668))
        (PORT datad (330:330:330) (346:346:346))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (762:762:762))
        (PORT datab (705:705:705) (770:770:770))
        (PORT datac (606:606:606) (663:663:663))
        (PORT datad (767:767:767) (851:851:851))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (651:651:651) (712:712:712))
        (PORT datac (670:670:670) (727:727:727))
        (PORT datad (771:771:771) (858:858:858))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (811:811:811))
        (IOPATH dataa cout (436:436:436) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (838:838:838))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (996:996:996))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (964:964:964) (1035:1035:1035))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (805:805:805) (893:893:893))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1042:1042:1042))
        (PORT datab (701:701:701) (765:765:765))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (954:954:954))
        (PORT datab (220:220:220) (260:260:260))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1140:1140:1140))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (686:686:686))
        (PORT datab (197:197:197) (236:236:236))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (811:811:811))
        (PORT datab (200:200:200) (239:239:239))
        (IOPATH dataa combout (337:337:337) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add15\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add14\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1329:1329:1329))
        (PORT datad (891:891:891) (935:935:935))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1476:1476:1476))
        (PORT datab (652:652:652) (664:664:664))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (654:654:654))
        (PORT datab (1894:1894:1894) (1912:1912:1912))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1578:1578:1578))
        (PORT datab (607:607:607) (635:635:635))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1619:1619:1619))
        (PORT datab (639:639:639) (653:653:653))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1324:1324:1324))
        (PORT datab (635:635:635) (655:655:655))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (637:637:637))
        (PORT datab (342:342:342) (372:372:372))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (629:629:629))
        (PORT datad (597:597:597) (607:607:607))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1425:1425:1425))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (568:568:568) (580:580:580))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (899:899:899) (932:932:932))
        (PORT datac (314:314:314) (343:343:343))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (617:617:617))
        (PORT datac (1385:1385:1385) (1404:1404:1404))
        (PORT datad (335:335:335) (356:356:356))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (576:576:576) (596:596:596))
        (PORT datac (315:315:315) (341:341:341))
        (PORT datad (1374:1374:1374) (1390:1390:1390))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1020:1020:1020))
        (PORT datac (551:551:551) (562:562:562))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (603:603:603) (617:617:617))
        (PORT datac (949:949:949) (982:982:982))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add16\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (626:626:626))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (947:947:947) (976:976:976))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1255:1255:1255) (1321:1321:1321))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1185:1185:1185) (1256:1256:1256))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1392:1392:1392) (1482:1482:1482))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1301:1301:1301))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1296:1296:1296) (1369:1369:1369))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add18\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1561:1561:1561) (1633:1633:1633))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (833:833:833))
        (PORT datab (343:343:343) (368:368:368))
        (PORT datac (612:612:612) (652:652:652))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (375:375:375))
        (PORT datab (792:792:792) (809:809:809))
        (PORT datac (616:616:616) (656:656:656))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (789:789:789))
        (PORT datab (343:343:343) (368:368:368))
        (PORT datac (612:612:612) (652:652:652))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2683:2683:2683) (2724:2724:2724))
        (PORT datab (1537:1537:1537) (1559:1559:1559))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (622:622:622))
        (PORT datab (1395:1395:1395) (1460:1460:1460))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1839:1839:1839))
        (PORT datab (645:645:645) (672:672:672))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1625:1625:1625))
        (PORT datab (623:623:623) (642:642:642))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (626:626:626))
        (PORT datab (1829:1829:1829) (1866:1866:1866))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (623:623:623))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (595:595:595))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (375:375:375))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (400:400:400))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add5\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (779:779:779) (783:783:783))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (339:339:339))
        (PORT datac (1320:1320:1320) (1343:1343:1343))
        (PORT datad (850:850:850) (857:857:857))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (469:469:469))
        (PORT datac (1319:1319:1319) (1342:1342:1342))
        (PORT datad (871:871:871) (878:878:878))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (670:670:670))
        (PORT datac (238:238:238) (288:288:288))
        (PORT datad (1284:1284:1284) (1300:1300:1300))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode369w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (331:331:331))
        (PORT datab (259:259:259) (308:308:308))
        (PORT datac (594:594:594) (626:626:626))
        (PORT datad (346:346:346) (367:367:367))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_b_store\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1486:1486:1486))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (255:255:255))
        (PORT datab (243:243:243) (326:326:326))
        (PORT datac (1293:1293:1293) (1301:1301:1301))
        (PORT datad (202:202:202) (230:230:230))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add30\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add31\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1047:1047:1047))
        (PORT datad (2964:2964:2964) (3055:3055:3055))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add42\~20\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add41\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1997:1997:1997))
        (PORT datab (1870:1870:1870) (1954:1954:1954))
        (PORT datad (2099:2099:2099) (2176:2176:2176))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (617:617:617))
        (PORT datad (1742:1742:1742) (1855:1855:1855))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add43\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1999:1999:1999) (2052:2052:2052))
        (PORT datac (312:312:312) (331:331:331))
        (PORT datad (755:755:755) (761:761:761))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (363:363:363))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5032:5032:5032) (5162:5162:5162))
        (PORT datab (5522:5522:5522) (5504:5504:5504))
        (PORT datac (3054:3054:3054) (3140:3140:3140))
        (PORT datad (593:593:593) (606:606:606))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (252:252:252))
        (PORT datac (313:313:313) (333:333:333))
        (PORT datad (1271:1271:1271) (1290:1290:1290))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1292:1292:1292) (1241:1241:1241))
        (PORT datad (180:180:180) (209:209:209))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode369w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (297:297:297))
        (PORT datab (228:228:228) (269:269:269))
        (PORT datac (369:369:369) (401:401:401))
        (PORT datad (351:351:351) (370:370:370))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE \\SW\[1\]\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (163:163:163) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (264:264:264))
        (PORT datab (2175:2175:2175) (2217:2217:2217))
        (PORT datad (1296:1296:1296) (1315:1315:1315))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (263:263:263))
        (PORT datac (2362:2362:2362) (2461:2461:2461))
        (PORT datad (1297:1297:1297) (1316:1316:1316))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2257:2257:2257) (2388:2388:2388))
        (PORT datac (213:213:213) (246:246:246))
        (PORT datad (1296:1296:1296) (1315:1315:1315))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2304:2304:2304) (2443:2443:2443))
        (PORT datac (192:192:192) (225:225:225))
        (PORT datad (1297:1297:1297) (1316:1316:1316))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (263:263:263))
        (PORT datac (2230:2230:2230) (2303:2303:2303))
        (PORT datad (1275:1275:1275) (1288:1288:1288))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (954:954:954) (981:981:981))
        (PORT datac (1306:1306:1306) (1337:1337:1337))
        (PORT datad (193:193:193) (218:218:218))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (786:786:786) (803:803:803))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (1284:1284:1284) (1300:1300:1300))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (256:256:256))
        (PORT datac (1306:1306:1306) (1337:1337:1337))
        (PORT datad (520:520:520) (527:527:527))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (258:258:258))
        (PORT datac (1305:1305:1305) (1336:1336:1336))
        (PORT datad (520:520:520) (531:531:531))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (263:263:263))
        (PORT datac (1303:1303:1303) (1333:1333:1333))
        (PORT datad (328:328:328) (344:344:344))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1289:1289:1289) (1306:1306:1306))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (367:367:367) (398:398:398))
        (PORT datad (1290:1290:1290) (1308:1308:1308))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|writeDir_32\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (283:283:283))
        (PORT datac (1279:1279:1279) (1303:1303:1303))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1177:1177:1177))
        (PORT datab (1068:1068:1068) (1087:1087:1087))
        (PORT datac (2669:2669:2669) (2680:2680:2680))
        (PORT datad (3095:3095:3095) (3198:3198:3198))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4209:4209:4209) (4208:4208:4208))
        (PORT datac (570:570:570) (595:595:595))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (286:286:286))
        (PORT datac (533:533:533) (552:552:552))
        (PORT datad (1283:1283:1283) (1309:1309:1309))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (571:571:571) (590:590:590))
        (PORT datad (3948:3948:3948) (3898:3898:3898))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (264:264:264))
        (PORT datac (507:507:507) (528:528:528))
        (PORT datad (1282:1282:1282) (1308:1308:1308))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (571:571:571) (590:590:590))
        (PORT datad (3855:3855:3855) (3876:3876:3876))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (257:257:257))
        (PORT datac (552:552:552) (566:566:566))
        (PORT datad (1285:1285:1285) (1311:1311:1311))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3640:3640:3640) (3663:3663:3663))
        (PORT datac (571:571:571) (593:593:593))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datac (557:557:557) (575:575:575))
        (PORT datad (1285:1285:1285) (1310:1310:1310))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2471:2471:2471))
        (PORT datac (571:571:571) (590:590:590))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (257:257:257))
        (PORT datac (537:537:537) (568:568:568))
        (PORT datad (1282:1282:1282) (1308:1308:1308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3859:3859:3859) (3949:3949:3949))
        (PORT datab (4124:4124:4124) (4195:4195:4195))
        (PORT datac (2049:2049:2049) (2184:2184:2184))
        (PORT datad (1003:1003:1003) (1003:1003:1003))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (574:574:574))
        (PORT datac (1293:1293:1293) (1325:1325:1325))
        (PORT datad (195:195:195) (221:221:221))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4369:4369:4369) (4369:4369:4369))
        (PORT datab (522:522:522) (537:537:537))
        (PORT datac (2049:2049:2049) (2181:2181:2181))
        (PORT datad (4267:4267:4267) (4418:4418:4418))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (257:257:257))
        (PORT datac (1293:1293:1293) (1325:1325:1325))
        (PORT datad (536:536:536) (544:544:544))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4291:4291:4291) (4462:4462:4462))
        (PORT datab (332:332:332) (360:360:360))
        (PORT datac (2266:2266:2266) (2385:2385:2385))
        (PORT datad (4757:4757:4757) (4751:4751:4751))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (279:279:279))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (1284:1284:1284) (1306:1306:1306))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4296:4296:4296) (4469:4469:4469))
        (PORT datab (339:339:339) (362:362:362))
        (PORT datac (2263:2263:2263) (2384:2384:2384))
        (PORT datad (4753:4753:4753) (4749:4749:4749))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (259:259:259))
        (PORT datac (1291:1291:1291) (1323:1323:1323))
        (PORT datad (310:310:310) (328:328:328))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4292:4292:4292) (4463:4463:4463))
        (PORT datab (4664:4664:4664) (4674:4674:4674))
        (PORT datac (2263:2263:2263) (2385:2385:2385))
        (PORT datad (306:306:306) (322:322:322))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (263:263:263))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (1284:1284:1284) (1305:1305:1305))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4293:4293:4293) (4466:4466:4466))
        (PORT datab (4663:4663:4663) (4676:4676:4676))
        (PORT datac (2262:2262:2262) (2388:2388:2388))
        (PORT datad (506:506:506) (521:521:521))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (265:265:265))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (1283:1283:1283) (1304:1304:1304))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4296:4296:4296) (4464:4464:4464))
        (PORT datab (4666:4666:4666) (4674:4674:4674))
        (PORT datac (2262:2262:2262) (2384:2384:2384))
        (PORT datad (328:328:328) (343:343:343))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (263:263:263))
        (PORT datac (1293:1293:1293) (1325:1325:1325))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Add32\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4267:4267:4267) (4397:4397:4397))
        (PORT datab (2153:2153:2153) (2173:2173:2173))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (4751:4751:4751) (4752:4752:4752))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|readDir_32\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (284:284:284))
        (PORT datac (1297:1297:1297) (1319:1319:1319))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3982:3982:3982))
        (PORT clk (1807:1807:1807) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2474:2474:2474))
        (PORT d[1] (1772:1772:1772) (1914:1914:1914))
        (PORT d[2] (2034:2034:2034) (2175:2175:2175))
        (PORT d[3] (2533:2533:2533) (2723:2723:2723))
        (PORT d[4] (2329:2329:2329) (2457:2457:2457))
        (PORT d[5] (2297:2297:2297) (2464:2464:2464))
        (PORT d[6] (2319:2319:2319) (2444:2444:2444))
        (PORT d[7] (1864:1864:1864) (1982:1982:1982))
        (PORT d[8] (1962:1962:1962) (2100:2100:2100))
        (PORT d[9] (1937:1937:1937) (2051:2051:2051))
        (PORT d[10] (2471:2471:2471) (2600:2600:2600))
        (PORT d[11] (1911:1911:1911) (2035:2035:2035))
        (PORT d[12] (2012:2012:2012) (2160:2160:2160))
        (PORT clk (1804:1804:1804) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1883:1883:1883))
        (PORT clk (1804:1804:1804) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1836:1836:1836))
        (PORT d[0] (2352:2352:2352) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1735:1735:1735))
        (PORT d[1] (1833:1833:1833) (1854:1854:1854))
        (PORT d[2] (1606:1606:1606) (1709:1709:1709))
        (PORT d[3] (1766:1766:1766) (1839:1839:1839))
        (PORT d[4] (1612:1612:1612) (1723:1723:1723))
        (PORT d[5] (1546:1546:1546) (1610:1610:1610))
        (PORT d[6] (1199:1199:1199) (1271:1271:1271))
        (PORT d[7] (1394:1394:1394) (1452:1452:1452))
        (PORT d[8] (1230:1230:1230) (1302:1302:1302))
        (PORT d[9] (1217:1217:1217) (1288:1288:1288))
        (PORT d[10] (1222:1222:1222) (1299:1299:1299))
        (PORT d[11] (1491:1491:1491) (1514:1514:1514))
        (PORT d[12] (1342:1342:1342) (1403:1403:1403))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT aclr (1814:1814:1814) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1651:1651:1651))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT d[0] (2007:2007:2007) (2010:2010:2010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode389w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (467:467:467))
        (PORT datab (272:272:272) (328:328:328))
        (PORT datac (232:232:232) (290:290:290))
        (PORT datad (619:619:619) (643:643:643))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode389w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (280:280:280))
        (PORT datab (229:229:229) (271:271:271))
        (PORT datac (372:372:372) (407:407:407))
        (PORT datad (353:353:353) (374:374:374))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3710:3710:3710))
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2103:2103:2103))
        (PORT d[1] (1617:1617:1617) (1725:1725:1725))
        (PORT d[2] (1565:1565:1565) (1645:1645:1645))
        (PORT d[3] (1558:1558:1558) (1637:1637:1637))
        (PORT d[4] (1588:1588:1588) (1693:1693:1693))
        (PORT d[5] (1919:1919:1919) (2019:2019:2019))
        (PORT d[6] (1905:1905:1905) (2005:2005:2005))
        (PORT d[7] (1634:1634:1634) (1732:1732:1732))
        (PORT d[8] (1562:1562:1562) (1627:1627:1627))
        (PORT d[9] (2159:2159:2159) (2260:2260:2260))
        (PORT d[10] (1489:1489:1489) (1580:1580:1580))
        (PORT d[11] (1365:1365:1365) (1478:1478:1478))
        (PORT d[12] (1384:1384:1384) (1484:1484:1484))
        (PORT clk (1803:1803:1803) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1615:1615:1615))
        (PORT clk (1803:1803:1803) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (PORT d[0] (2082:2082:2082) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2057:2057:2057))
        (PORT d[1] (1695:1695:1695) (1748:1748:1748))
        (PORT d[2] (1787:1787:1787) (1820:1820:1820))
        (PORT d[3] (2130:2130:2130) (2170:2170:2170))
        (PORT d[4] (1773:1773:1773) (1827:1827:1827))
        (PORT d[5] (1745:1745:1745) (1792:1792:1792))
        (PORT d[6] (2111:2111:2111) (2213:2213:2213))
        (PORT d[7] (1783:1783:1783) (1818:1818:1818))
        (PORT d[8] (1605:1605:1605) (1671:1671:1671))
        (PORT d[9] (1529:1529:1529) (1600:1600:1600))
        (PORT d[10] (1514:1514:1514) (1554:1554:1554))
        (PORT d[11] (1434:1434:1434) (1467:1467:1467))
        (PORT d[12] (1770:1770:1770) (1818:1818:1818))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT aclr (1813:1813:1813) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1717:1717:1717))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT d[0] (2151:2151:2151) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1090:1090:1090))
        (PORT datab (1692:1692:1692) (1685:1685:1685))
        (PORT datac (1449:1449:1449) (1533:1533:1533))
        (PORT datad (1442:1442:1442) (1478:1478:1478))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode399w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (669:669:669))
        (PORT datab (271:271:271) (327:327:327))
        (PORT datac (232:232:232) (295:295:295))
        (PORT datad (232:232:232) (272:272:272))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode399w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (280:280:280))
        (PORT datab (231:231:231) (278:278:278))
        (PORT datac (377:377:377) (411:411:411))
        (PORT datad (356:356:356) (377:377:377))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3465:3465:3465))
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2036:2036:2036))
        (PORT d[1] (1390:1390:1390) (1476:1476:1476))
        (PORT d[2] (1802:1802:1802) (1839:1839:1839))
        (PORT d[3] (1528:1528:1528) (1597:1597:1597))
        (PORT d[4] (1594:1594:1594) (1667:1667:1667))
        (PORT d[5] (1609:1609:1609) (1707:1707:1707))
        (PORT d[6] (1918:1918:1918) (2012:2012:2012))
        (PORT d[7] (1598:1598:1598) (1670:1670:1670))
        (PORT d[8] (1589:1589:1589) (1631:1631:1631))
        (PORT d[9] (1846:1846:1846) (1964:1964:1964))
        (PORT d[10] (1482:1482:1482) (1558:1558:1558))
        (PORT d[11] (1336:1336:1336) (1441:1441:1441))
        (PORT d[12] (1356:1356:1356) (1449:1449:1449))
        (PORT clk (1803:1803:1803) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1811:1811:1811))
        (PORT clk (1803:1803:1803) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (PORT d[0] (2309:2309:2309) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2027:2027:2027))
        (PORT d[1] (1704:1704:1704) (1760:1760:1760))
        (PORT d[2] (1786:1786:1786) (1819:1819:1819))
        (PORT d[3] (2100:2100:2100) (2164:2164:2164))
        (PORT d[4] (1773:1773:1773) (1825:1825:1825))
        (PORT d[5] (1456:1456:1456) (1501:1501:1501))
        (PORT d[6] (2074:2074:2074) (2148:2148:2148))
        (PORT d[7] (1535:1535:1535) (1536:1536:1536))
        (PORT d[8] (2201:2201:2201) (2290:2290:2290))
        (PORT d[9] (1518:1518:1518) (1573:1573:1573))
        (PORT d[10] (1220:1220:1220) (1283:1283:1283))
        (PORT d[11] (1433:1433:1433) (1466:1466:1466))
        (PORT d[12] (1491:1491:1491) (1538:1538:1538))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT aclr (1813:1813:1813) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1740:1740:1740))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT d[0] (2162:2162:2162) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode379w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (468:468:468))
        (PORT datab (267:267:267) (325:325:325))
        (PORT datac (234:234:234) (297:297:297))
        (PORT datad (619:619:619) (647:647:647))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode379w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (305:305:305))
        (PORT datab (231:231:231) (278:278:278))
        (PORT datac (376:376:376) (410:410:410))
        (PORT datad (356:356:356) (377:377:377))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3766:3766:3766))
        (PORT clk (1801:1801:1801) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1596:1596:1596))
        (PORT d[1] (1353:1353:1353) (1400:1400:1400))
        (PORT d[2] (1590:1590:1590) (1696:1696:1696))
        (PORT d[3] (1278:1278:1278) (1341:1341:1341))
        (PORT d[4] (1294:1294:1294) (1346:1346:1346))
        (PORT d[5] (1910:1910:1910) (2028:2028:2028))
        (PORT d[6] (1282:1282:1282) (1330:1330:1330))
        (PORT d[7] (1305:1305:1305) (1374:1374:1374))
        (PORT d[8] (1280:1280:1280) (1348:1348:1348))
        (PORT d[9] (1283:1283:1283) (1312:1312:1312))
        (PORT d[10] (1207:1207:1207) (1237:1237:1237))
        (PORT d[11] (1018:1018:1018) (1094:1094:1094))
        (PORT d[12] (1038:1038:1038) (1105:1105:1105))
        (PORT clk (1798:1798:1798) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1472:1472:1472))
        (PORT clk (1798:1798:1798) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1831:1831:1831))
        (PORT d[0] (2037:2037:2037) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1474:1474:1474))
        (PORT d[1] (1426:1426:1426) (1458:1458:1458))
        (PORT d[2] (1473:1473:1473) (1497:1497:1497))
        (PORT d[3] (1781:1781:1781) (1798:1798:1798))
        (PORT d[4] (1486:1486:1486) (1518:1518:1518))
        (PORT d[5] (1184:1184:1184) (1194:1194:1194))
        (PORT d[6] (1856:1856:1856) (1897:1897:1897))
        (PORT d[7] (1186:1186:1186) (1181:1181:1181))
        (PORT d[8] (956:956:956) (999:999:999))
        (PORT d[9] (956:956:956) (995:995:995))
        (PORT d[10] (1793:1793:1793) (1828:1828:1828))
        (PORT d[11] (1473:1473:1473) (1496:1496:1496))
        (PORT d[12] (1691:1691:1691) (1700:1700:1700))
        (PORT clk (1787:1787:1787) (1767:1767:1767))
        (PORT aclr (1808:1808:1808) (1812:1812:1812))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1651:1651:1651))
        (PORT clk (1787:1787:1787) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1767:1767:1767))
        (PORT d[0] (1900:1900:1900) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1521:1521:1521))
        (PORT datab (201:201:201) (240:240:240))
        (PORT datac (1483:1483:1483) (1503:1503:1503))
        (PORT datad (1142:1142:1142) (1167:1167:1167))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode359w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (331:331:331))
        (PORT datab (271:271:271) (327:327:327))
        (PORT datac (594:594:594) (626:626:626))
        (PORT datad (233:233:233) (268:268:268))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode359w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (297:297:297))
        (PORT datab (245:245:245) (290:290:290))
        (PORT datac (370:370:370) (401:401:401))
        (PORT datad (206:206:206) (242:242:242))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (4493:4493:4493))
        (PORT clk (1793:1793:1793) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1794:1794:1794))
        (PORT d[1] (2197:2197:2197) (2389:2389:2389))
        (PORT d[2] (2080:2080:2080) (2170:2170:2170))
        (PORT d[3] (2162:2162:2162) (2263:2263:2263))
        (PORT d[4] (1905:1905:1905) (1990:1990:1990))
        (PORT d[5] (2250:2250:2250) (2389:2389:2389))
        (PORT d[6] (1723:1723:1723) (1802:1802:1802))
        (PORT d[7] (1672:1672:1672) (1788:1788:1788))
        (PORT d[8] (1975:1975:1975) (2116:2116:2116))
        (PORT d[9] (1916:1916:1916) (2049:2049:2049))
        (PORT d[10] (2207:2207:2207) (2327:2327:2327))
        (PORT d[11] (1845:1845:1845) (1959:1959:1959))
        (PORT d[12] (2000:2000:2000) (2136:2136:2136))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1833:1833:1833))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1824:1824:1824))
        (PORT d[0] (2390:2390:2390) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1116:1116:1116))
        (PORT d[1] (1227:1227:1227) (1244:1244:1244))
        (PORT d[2] (1042:1042:1042) (1096:1096:1096))
        (PORT d[3] (1152:1152:1152) (1232:1232:1232))
        (PORT d[4] (1001:1001:1001) (1064:1064:1064))
        (PORT d[5] (1245:1245:1245) (1293:1293:1293))
        (PORT d[6] (906:906:906) (955:955:955))
        (PORT d[7] (1398:1398:1398) (1432:1432:1432))
        (PORT d[8] (1231:1231:1231) (1276:1276:1276))
        (PORT d[9] (1234:1234:1234) (1284:1284:1284))
        (PORT d[10] (873:873:873) (899:899:899))
        (PORT d[11] (1521:1521:1521) (1569:1569:1569))
        (PORT d[12] (1015:1015:1015) (1056:1056:1056))
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (PORT aclr (1800:1800:1800) (1804:1804:1804))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1228:1228:1228))
        (PORT clk (1779:1779:1779) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (PORT d[0] (1765:1765:1765) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode349w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (665:665:665))
        (PORT datab (272:272:272) (329:329:329))
        (PORT datac (230:230:230) (292:292:292))
        (PORT datad (230:230:230) (268:268:268))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode349w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (413:413:413))
        (PORT datab (408:408:408) (445:445:445))
        (PORT datac (216:216:216) (260:260:260))
        (PORT datad (213:213:213) (256:256:256))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (4047:4047:4047))
        (PORT clk (1796:1796:1796) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2005:2005:2005))
        (PORT d[1] (1786:1786:1786) (1936:1936:1936))
        (PORT d[2] (2075:2075:2075) (2179:2179:2179))
        (PORT d[3] (2106:2106:2106) (2236:2236:2236))
        (PORT d[4] (2015:2015:2015) (2095:2095:2095))
        (PORT d[5] (2235:2235:2235) (2393:2393:2393))
        (PORT d[6] (2081:2081:2081) (2162:2162:2162))
        (PORT d[7] (1715:1715:1715) (1867:1867:1867))
        (PORT d[8] (2007:2007:2007) (2139:2139:2139))
        (PORT d[9] (2191:2191:2191) (2334:2334:2334))
        (PORT d[10] (2488:2488:2488) (2621:2621:2621))
        (PORT d[11] (1878:1878:1878) (1996:1996:1996))
        (PORT d[12] (2086:2086:2086) (2268:2268:2268))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2114:2114:2114))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1827:1827:1827))
        (PORT d[0] (2599:2599:2599) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1387:1387:1387))
        (PORT d[1] (1538:1538:1538) (1557:1557:1557))
        (PORT d[2] (1479:1479:1479) (1583:1583:1583))
        (PORT d[3] (1593:1593:1593) (1683:1683:1683))
        (PORT d[4] (1341:1341:1341) (1426:1426:1426))
        (PORT d[5] (1251:1251:1251) (1301:1301:1301))
        (PORT d[6] (973:973:973) (1003:1003:1003))
        (PORT d[7] (1367:1367:1367) (1395:1395:1395))
        (PORT d[8] (1255:1255:1255) (1306:1306:1306))
        (PORT d[9] (950:950:950) (999:999:999))
        (PORT d[10] (1207:1207:1207) (1260:1260:1260))
        (PORT d[11] (1338:1338:1338) (1375:1375:1375))
        (PORT d[12] (1053:1053:1053) (1115:1115:1115))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1808:1808:1808))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1552:1552:1552))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT d[0] (1972:1972:1972) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode322w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (333:333:333))
        (PORT datab (256:256:256) (308:308:308))
        (PORT datac (598:598:598) (626:626:626))
        (PORT datad (342:342:342) (363:363:363))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode322w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (303:303:303))
        (PORT datab (246:246:246) (294:294:294))
        (PORT datac (373:373:373) (407:407:407))
        (PORT datad (348:348:348) (372:372:372))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3481:3481:3481))
        (PORT clk (1796:1796:1796) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1703:1703:1703))
        (PORT d[1] (1361:1361:1361) (1430:1430:1430))
        (PORT d[2] (1005:1005:1005) (1042:1042:1042))
        (PORT d[3] (997:997:997) (1051:1051:1051))
        (PORT d[4] (1029:1029:1029) (1081:1081:1081))
        (PORT d[5] (1592:1592:1592) (1645:1645:1645))
        (PORT d[6] (1293:1293:1293) (1342:1342:1342))
        (PORT d[7] (1563:1563:1563) (1622:1622:1622))
        (PORT d[8] (1247:1247:1247) (1291:1291:1291))
        (PORT d[9] (977:977:977) (1005:1005:1005))
        (PORT d[10] (1197:1197:1197) (1249:1249:1249))
        (PORT d[11] (763:763:763) (830:830:830))
        (PORT d[12] (764:764:764) (818:818:818))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1220:1220:1220))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1827:1827:1827))
        (PORT d[0] (1769:1769:1769) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1220:1220:1220))
        (PORT d[1] (1755:1755:1755) (1761:1761:1761))
        (PORT d[2] (1160:1160:1160) (1153:1153:1153))
        (PORT d[3] (1745:1745:1745) (1780:1780:1780))
        (PORT d[4] (1197:1197:1197) (1204:1204:1204))
        (PORT d[5] (1441:1441:1441) (1481:1481:1481))
        (PORT d[6] (1465:1465:1465) (1506:1506:1506))
        (PORT d[7] (1473:1473:1473) (1508:1508:1508))
        (PORT d[8] (1519:1519:1519) (1581:1581:1581))
        (PORT d[9] (1198:1198:1198) (1257:1257:1257))
        (PORT d[10] (1777:1777:1777) (1826:1826:1826))
        (PORT d[11] (1494:1494:1494) (1515:1515:1515))
        (PORT d[12] (1520:1520:1520) (1567:1567:1567))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1808:1808:1808))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1664:1664:1664))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT d[0] (1984:1984:1984) (1941:1941:1941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|decode2\|w_anode339w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (333:333:333))
        (PORT datab (658:658:658) (685:685:685))
        (PORT datac (237:237:237) (286:286:286))
        (PORT datad (230:230:230) (269:269:269))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode339w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (302:302:302))
        (PORT datab (245:245:245) (293:293:293))
        (PORT datac (376:376:376) (409:409:409))
        (PORT datad (350:350:350) (371:371:371))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3360:3360:3360))
        (PORT clk (1805:1805:1805) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1290:1290:1290))
        (PORT d[1] (1364:1364:1364) (1413:1413:1413))
        (PORT d[2] (961:961:961) (974:974:974))
        (PORT d[3] (1504:1504:1504) (1578:1578:1578))
        (PORT d[4] (987:987:987) (1027:1027:1027))
        (PORT d[5] (1162:1162:1162) (1190:1190:1190))
        (PORT d[6] (1249:1249:1249) (1273:1273:1273))
        (PORT d[7] (878:878:878) (905:905:905))
        (PORT d[8] (1287:1287:1287) (1323:1323:1323))
        (PORT d[9] (942:942:942) (963:963:963))
        (PORT d[10] (895:895:895) (920:920:920))
        (PORT d[11] (1222:1222:1222) (1244:1244:1244))
        (PORT d[12] (681:681:681) (698:698:698))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1156:1156:1156))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (PORT d[0] (1713:1713:1713) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1751:1751:1751))
        (PORT d[1] (1670:1670:1670) (1682:1682:1682))
        (PORT d[2] (1647:1647:1647) (1668:1668:1668))
        (PORT d[3] (1736:1736:1736) (1756:1756:1756))
        (PORT d[4] (2078:2078:2078) (2127:2127:2127))
        (PORT d[5] (1791:1791:1791) (1818:1818:1818))
        (PORT d[6] (1510:1510:1510) (1571:1571:1571))
        (PORT d[7] (1782:1782:1782) (1824:1824:1824))
        (PORT d[8] (1803:1803:1803) (1882:1882:1882))
        (PORT d[9] (1486:1486:1486) (1568:1568:1568))
        (PORT d[10] (2364:2364:2364) (2413:2413:2413))
        (PORT d[11] (1706:1706:1706) (1752:1752:1752))
        (PORT d[12] (1826:1826:1826) (1850:1850:1850))
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (PORT aclr (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1995:1995:1995))
        (PORT clk (1791:1791:1791) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (PORT d[0] (2196:2196:2196) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1090:1090:1090))
        (PORT datab (1163:1163:1163) (1175:1175:1175))
        (PORT datac (1134:1134:1134) (1168:1168:1168))
        (PORT datad (1442:1442:1442) (1479:1479:1479))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1088:1088:1088))
        (PORT datab (881:881:881) (906:906:906))
        (PORT datac (1150:1150:1150) (1184:1184:1184))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (365:365:365))
        (PORT datab (455:455:455) (516:516:516))
        (PORT datac (419:419:419) (484:484:484))
        (PORT datad (244:244:244) (317:317:317))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (403:403:403) (475:475:475))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|video_on_v\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1501:1501:1501))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1398:1398:1398) (1372:1372:1372))
        (PORT ena (3591:3591:3591) (3843:3843:3843))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|LessThan5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (734:734:734))
        (PORT datab (1211:1211:1211) (1264:1264:1264))
        (PORT datad (598:598:598) (664:664:664))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|video_on_h\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1645:1645:1645) (1600:1600:1600))
        (PORT ena (4057:4057:4057) (4300:4300:4300))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|video_on\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1236:1236:1236))
        (PORT datad (218:218:218) (287:287:287))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1850:1850:1850))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (977:977:977) (969:969:969))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1415:1415:1415) (1474:1474:1474))
        (PORT datac (1362:1362:1362) (1390:1390:1390))
        (PORT datad (203:203:203) (232:232:232))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1524:1524:1524))
        (PORT datab (1188:1188:1188) (1293:1293:1293))
        (PORT datac (1132:1132:1132) (1218:1218:1218))
        (PORT datad (2412:2412:2412) (2492:2492:2492))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|LessThan13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (401:401:401))
        (PORT datac (263:263:263) (342:342:342))
        (PORT datad (271:271:271) (346:346:346))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (518:518:518))
        (PORT datac (605:605:605) (663:663:663))
        (PORT datad (194:194:194) (219:219:219))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1230:1230:1230))
        (PORT datab (1122:1122:1122) (1172:1172:1172))
        (PORT datac (330:330:330) (345:345:345))
        (PORT datad (341:341:341) (364:364:364))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (725:725:725))
        (PORT datab (398:398:398) (422:422:422))
        (PORT datac (427:427:427) (499:499:499))
        (PORT datad (351:351:351) (366:366:366))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (462:462:462) (535:535:535))
        (PORT datad (664:664:664) (715:715:715))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (312:312:312))
        (PORT datab (500:500:500) (578:578:578))
        (PORT datac (180:180:180) (216:216:216))
        (PORT datad (1037:1037:1037) (1066:1066:1066))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (459:459:459))
        (PORT datac (181:181:181) (217:217:217))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (308:308:308))
        (PORT datab (492:492:492) (568:568:568))
        (PORT datac (202:202:202) (239:239:239))
        (PORT datad (1036:1036:1036) (1065:1065:1065))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (459:459:459))
        (PORT datac (335:335:335) (353:353:353))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1139:1139:1139) (1202:1202:1202))
        (PORT datac (181:181:181) (217:217:217))
        (PORT datad (196:196:196) (222:222:222))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (406:406:406))
        (PORT datad (274:274:274) (351:351:351))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1111:1111:1111))
        (PORT datab (500:500:500) (577:577:577))
        (PORT datac (345:345:345) (368:368:368))
        (PORT datad (225:225:225) (267:267:267))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (460:460:460))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1110:1110:1110))
        (PORT datab (500:500:500) (574:574:574))
        (PORT datac (181:181:181) (218:218:218))
        (PORT datad (223:223:223) (261:261:261))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (451:451:451))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (850:850:850))
        (PORT datab (1196:1196:1196) (1280:1280:1280))
        (PORT datad (805:805:805) (839:839:839))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (349:349:349))
        (PORT datad (280:280:280) (359:359:359))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (981:981:981))
        (PORT datab (890:890:890) (943:943:943))
        (PORT datac (1077:1077:1077) (1056:1056:1056))
        (PORT datad (768:768:768) (766:766:766))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (258:258:258))
        (PORT datab (375:375:375) (399:399:399))
        (PORT datad (826:826:826) (860:860:860))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (878:878:878))
        (PORT datab (580:580:580) (598:598:598))
        (PORT datac (648:648:648) (703:703:703))
        (PORT datad (598:598:598) (658:658:658))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (579:579:579))
        (PORT datab (355:355:355) (387:387:387))
        (PORT datad (824:824:824) (857:857:857))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (258:258:258))
        (PORT datab (1194:1194:1194) (1280:1280:1280))
        (PORT datad (195:195:195) (221:221:221))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (305:305:305))
        (PORT datab (493:493:493) (567:567:567))
        (PORT datac (202:202:202) (237:237:237))
        (PORT datad (1039:1039:1039) (1063:1063:1063))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (457:457:457))
        (PORT datab (220:220:220) (259:259:259))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1068:1068:1068))
        (PORT datab (442:442:442) (508:508:508))
        (PORT datac (262:262:262) (341:341:341))
        (PORT datad (194:194:194) (219:219:219))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Parity_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (257:257:257))
        (PORT datac (816:816:816) (815:815:815))
        (PORT datad (322:322:322) (343:343:343))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (843:843:843))
        (PORT datab (1196:1196:1196) (1276:1276:1276))
        (PORT datad (812:812:812) (805:805:805))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (256:256:256))
        (PORT datab (1634:1634:1634) (1728:1728:1728))
        (PORT datac (1258:1258:1258) (1315:1315:1315))
        (PORT datad (196:196:196) (222:222:222))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (694:694:694))
        (PORT datab (796:796:796) (830:830:830))
        (PORT datac (366:366:366) (389:389:389))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1604:1604:1604))
        (PORT datab (1373:1373:1373) (1444:1444:1444))
        (PORT datac (768:768:768) (798:798:798))
        (PORT datad (182:182:182) (214:214:214))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1604:1604:1604))
        (PORT datab (222:222:222) (261:261:261))
        (PORT datac (341:341:341) (362:362:362))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1299:1299:1299))
        (PORT datab (1847:1847:1847) (1952:1952:1952))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|D_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (2149:2149:2149))
        (PORT datab (1883:1883:1883) (1974:1974:1974))
        (PORT datac (927:927:927) (985:985:985))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (402:402:402))
        (PORT datab (1592:1592:1592) (1638:1638:1638))
        (PORT datac (610:610:610) (646:646:646))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1288:1288:1288))
        (PORT datab (1153:1153:1153) (1201:1201:1201))
        (PORT datac (1345:1345:1345) (1416:1416:1416))
        (PORT datad (195:195:195) (220:220:220))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (401:401:401))
        (PORT datab (207:207:207) (250:250:250))
        (PORT datac (1559:1559:1559) (1604:1604:1604))
        (PORT datad (603:603:603) (636:636:636))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (864:864:864))
        (PORT datab (1359:1359:1359) (1399:1399:1399))
        (PORT datac (210:210:210) (250:250:250))
        (PORT datad (210:210:210) (240:240:240))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1874:1874:1874))
        (PORT asdata (523:523:523) (558:558:558))
        (PORT clrn (1625:1625:1625) (1605:1605:1605))
        (PORT ena (3951:3951:3951) (4222:4222:4222))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3382:3382:3382))
        (PORT clk (1795:1795:1795) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1633:1633:1633))
        (PORT d[1] (1463:1463:1463) (1528:1528:1528))
        (PORT d[2] (2128:2128:2128) (2264:2264:2264))
        (PORT d[3] (1885:1885:1885) (1957:1957:1957))
        (PORT d[4] (1862:1862:1862) (1931:1931:1931))
        (PORT d[5] (1467:1467:1467) (1479:1479:1479))
        (PORT d[6] (1207:1207:1207) (1270:1270:1270))
        (PORT d[7] (1985:1985:1985) (2028:2028:2028))
        (PORT d[8] (2599:2599:2599) (2766:2766:2766))
        (PORT d[9] (1759:1759:1759) (1841:1841:1841))
        (PORT d[10] (1448:1448:1448) (1500:1500:1500))
        (PORT d[11] (1574:1574:1574) (1655:1655:1655))
        (PORT d[12] (1379:1379:1379) (1483:1483:1483))
        (PORT clk (1792:1792:1792) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1259:1259:1259))
        (PORT clk (1792:1792:1792) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (PORT d[0] (1790:1790:1790) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1080:1080:1080))
        (PORT d[1] (1030:1030:1030) (1090:1090:1090))
        (PORT d[2] (1337:1337:1337) (1371:1371:1371))
        (PORT d[3] (1422:1422:1422) (1504:1504:1504))
        (PORT d[4] (1051:1051:1051) (1121:1121:1121))
        (PORT d[5] (1387:1387:1387) (1442:1442:1442))
        (PORT d[6] (1234:1234:1234) (1303:1303:1303))
        (PORT d[7] (1202:1202:1202) (1251:1251:1251))
        (PORT d[8] (1467:1467:1467) (1539:1539:1539))
        (PORT d[9] (1523:1523:1523) (1584:1584:1584))
        (PORT d[10] (1226:1226:1226) (1280:1280:1280))
        (PORT d[11] (1284:1284:1284) (1327:1327:1327))
        (PORT d[12] (1926:1926:1926) (1998:1998:1998))
        (PORT clk (1781:1781:1781) (1761:1761:1761))
        (PORT aclr (1802:1802:1802) (1806:1806:1806))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1558:1558:1558))
        (PORT clk (1781:1781:1781) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1761:1761:1761))
        (PORT d[0] (2024:2024:2024) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3748:3748:3748))
        (PORT clk (1796:1796:1796) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1544:1544:1544))
        (PORT d[1] (1746:1746:1746) (1809:1809:1809))
        (PORT d[2] (2225:2225:2225) (2350:2350:2350))
        (PORT d[3] (1855:1855:1855) (1936:1936:1936))
        (PORT d[4] (1961:1961:1961) (2038:2038:2038))
        (PORT d[5] (1903:1903:1903) (2033:2033:2033))
        (PORT d[6] (1717:1717:1717) (1790:1790:1790))
        (PORT d[7] (1942:1942:1942) (1967:1967:1967))
        (PORT d[8] (2561:2561:2561) (2734:2734:2734))
        (PORT d[9] (1500:1500:1500) (1587:1587:1587))
        (PORT d[10] (1620:1620:1620) (1721:1721:1721))
        (PORT d[11] (1347:1347:1347) (1360:1360:1360))
        (PORT d[12] (1393:1393:1393) (1487:1487:1487))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1631:1631:1631))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (PORT d[0] (2199:2199:2199) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1302:1302:1302))
        (PORT d[1] (1229:1229:1229) (1282:1282:1282))
        (PORT d[2] (1568:1568:1568) (1610:1610:1610))
        (PORT d[3] (1579:1579:1579) (1690:1690:1690))
        (PORT d[4] (1252:1252:1252) (1309:1309:1309))
        (PORT d[5] (1421:1421:1421) (1458:1458:1458))
        (PORT d[6] (1464:1464:1464) (1518:1518:1518))
        (PORT d[7] (1233:1233:1233) (1289:1289:1289))
        (PORT d[8] (1494:1494:1494) (1572:1572:1572))
        (PORT d[9] (1241:1241:1241) (1293:1293:1293))
        (PORT d[10] (1230:1230:1230) (1286:1286:1286))
        (PORT d[11] (1479:1479:1479) (1554:1554:1554))
        (PORT d[12] (1847:1847:1847) (1912:1912:1912))
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1807:1807:1807))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1699:1699:1699))
        (PORT clk (1782:1782:1782) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (PORT d[0] (2322:2322:2322) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3898:3898:3898))
        (PORT clk (1817:1817:1817) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1991:1991:1991))
        (PORT d[1] (1924:1924:1924) (2013:2013:2013))
        (PORT d[2] (1821:1821:1821) (1907:1907:1907))
        (PORT d[3] (1581:1581:1581) (1684:1684:1684))
        (PORT d[4] (1620:1620:1620) (1732:1732:1732))
        (PORT d[5] (1929:1929:1929) (2054:2054:2054))
        (PORT d[6] (1901:1901:1901) (2002:2002:2002))
        (PORT d[7] (1620:1620:1620) (1692:1692:1692))
        (PORT d[8] (1565:1565:1565) (1631:1631:1631))
        (PORT d[9] (1897:1897:1897) (2011:2011:2011))
        (PORT d[10] (1518:1518:1518) (1618:1618:1618))
        (PORT d[11] (1342:1342:1342) (1452:1452:1452))
        (PORT d[12] (1388:1388:1388) (1490:1490:1490))
        (PORT clk (1814:1814:1814) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1628:1628:1628))
        (PORT clk (1814:1814:1814) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1845:1845:1845))
        (PORT d[0] (2062:2062:2062) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2048:2048:2048))
        (PORT d[1] (2017:2017:2017) (2076:2076:2076))
        (PORT d[2] (2064:2064:2064) (2115:2115:2115))
        (PORT d[3] (2112:2112:2112) (2155:2155:2155))
        (PORT d[4] (2096:2096:2096) (2175:2175:2175))
        (PORT d[5] (1754:1754:1754) (1821:1821:1821))
        (PORT d[6] (1541:1541:1541) (1630:1630:1630))
        (PORT d[7] (1787:1787:1787) (1782:1782:1782))
        (PORT d[8] (1603:1603:1603) (1666:1666:1666))
        (PORT d[9] (1729:1729:1729) (1780:1780:1780))
        (PORT d[10] (1529:1529:1529) (1616:1616:1616))
        (PORT d[11] (1718:1718:1718) (1754:1754:1754))
        (PORT d[12] (1757:1757:1757) (1799:1799:1799))
        (PORT clk (1801:1801:1801) (1783:1783:1783))
        (PORT aclr (1824:1824:1824) (1826:1826:1826))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1790:1790:1790))
        (PORT clk (1801:1801:1801) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1783:1783:1783))
        (PORT d[0] (2132:2132:2132) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3997:3997:3997))
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1346:1346:1346))
        (PORT d[1] (1365:1365:1365) (1414:1414:1414))
        (PORT d[2] (1286:1286:1286) (1311:1311:1311))
        (PORT d[3] (1812:1812:1812) (1891:1891:1891))
        (PORT d[4] (1043:1043:1043) (1095:1095:1095))
        (PORT d[5] (945:945:945) (967:967:967))
        (PORT d[6] (971:971:971) (995:995:995))
        (PORT d[7] (880:880:880) (906:906:906))
        (PORT d[8] (1189:1189:1189) (1193:1193:1193))
        (PORT d[9] (976:976:976) (991:991:991))
        (PORT d[10] (1208:1208:1208) (1222:1222:1222))
        (PORT d[11] (1208:1208:1208) (1243:1243:1243))
        (PORT d[12] (683:683:683) (714:714:714))
        (PORT clk (1803:1803:1803) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1145:1145:1145))
        (PORT clk (1803:1803:1803) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (PORT d[0] (1716:1716:1716) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1697:1697:1697))
        (PORT d[1] (1740:1740:1740) (1756:1756:1756))
        (PORT d[2] (1699:1699:1699) (1725:1725:1725))
        (PORT d[3] (1759:1759:1759) (1781:1781:1781))
        (PORT d[4] (2059:2059:2059) (2105:2105:2105))
        (PORT d[5] (1753:1753:1753) (1819:1819:1819))
        (PORT d[6] (1548:1548:1548) (1636:1636:1636))
        (PORT d[7] (1777:1777:1777) (1837:1837:1837))
        (PORT d[8] (1803:1803:1803) (1882:1882:1882))
        (PORT d[9] (1792:1792:1792) (1875:1875:1875))
        (PORT d[10] (2399:2399:2399) (2452:2452:2452))
        (PORT d[11] (2120:2120:2120) (2137:2137:2137))
        (PORT d[12] (1822:1822:1822) (1872:1872:1872))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT aclr (1813:1813:1813) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2009:2009:2009))
        (PORT clk (1792:1792:1792) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (PORT d[0] (2163:2163:2163) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1089:1089:1089))
        (PORT datab (1843:1843:1843) (1864:1864:1864))
        (PORT datac (1431:1431:1431) (1462:1462:1462))
        (PORT datad (1442:1442:1442) (1477:1477:1477))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1531:1531:1531))
        (PORT datab (1283:1283:1283) (1279:1279:1279))
        (PORT datac (1129:1129:1129) (1122:1122:1122))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3359:3359:3359))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1367:1367:1367))
        (PORT d[1] (1452:1452:1452) (1530:1530:1530))
        (PORT d[2] (1448:1448:1448) (1522:1522:1522))
        (PORT d[3] (1485:1485:1485) (1518:1518:1518))
        (PORT d[4] (1554:1554:1554) (1625:1625:1625))
        (PORT d[5] (1957:1957:1957) (2080:2080:2080))
        (PORT d[6] (2005:2005:2005) (2114:2114:2114))
        (PORT d[7] (2083:2083:2083) (2266:2266:2266))
        (PORT d[8] (2288:2288:2288) (2457:2457:2457))
        (PORT d[9] (1598:1598:1598) (1703:1703:1703))
        (PORT d[10] (1649:1649:1649) (1686:1686:1686))
        (PORT d[11] (1541:1541:1541) (1636:1636:1636))
        (PORT d[12] (1673:1673:1673) (1778:1778:1778))
        (PORT clk (1787:1787:1787) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1506:1506:1506))
        (PORT clk (1787:1787:1787) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1820:1820:1820))
        (PORT d[0] (2061:2061:2061) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1184:1184:1184))
        (PORT d[1] (1401:1401:1401) (1463:1463:1463))
        (PORT d[2] (1312:1312:1312) (1362:1362:1362))
        (PORT d[3] (1127:1127:1127) (1201:1201:1201))
        (PORT d[4] (1453:1453:1453) (1555:1555:1555))
        (PORT d[5] (1247:1247:1247) (1270:1270:1270))
        (PORT d[6] (1527:1527:1527) (1597:1597:1597))
        (PORT d[7] (1721:1721:1721) (1792:1792:1792))
        (PORT d[8] (927:927:927) (975:975:975))
        (PORT d[9] (1532:1532:1532) (1607:1607:1607))
        (PORT d[10] (1487:1487:1487) (1554:1554:1554))
        (PORT d[11] (1006:1006:1006) (1056:1056:1056))
        (PORT d[12] (1578:1578:1578) (1651:1651:1651))
        (PORT clk (1776:1776:1776) (1755:1755:1755))
        (PORT aclr (1796:1796:1796) (1801:1801:1801))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1252:1252:1252))
        (PORT clk (1776:1776:1776) (1755:1755:1755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1755:1755:1755))
        (PORT d[0] (1939:1939:1939) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4246:4246:4246))
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1616:1616:1616))
        (PORT d[1] (1393:1393:1393) (1491:1491:1491))
        (PORT d[2] (1295:1295:1295) (1354:1354:1354))
        (PORT d[3] (1318:1318:1318) (1401:1401:1401))
        (PORT d[4] (1294:1294:1294) (1366:1366:1366))
        (PORT d[5] (1928:1928:1928) (2044:2044:2044))
        (PORT d[6] (1845:1845:1845) (1961:1961:1961))
        (PORT d[7] (1601:1601:1601) (1668:1668:1668))
        (PORT d[8] (1574:1574:1574) (1617:1617:1617))
        (PORT d[9] (1269:1269:1269) (1312:1312:1312))
        (PORT d[10] (1193:1193:1193) (1267:1267:1267))
        (PORT d[11] (1024:1024:1024) (1108:1108:1108))
        (PORT d[12] (1071:1071:1071) (1147:1147:1147))
        (PORT clk (1801:1801:1801) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1499:1499:1499))
        (PORT clk (1801:1801:1801) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (PORT d[0] (2032:2032:2032) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1775:1775:1775))
        (PORT d[1] (1737:1737:1737) (1780:1780:1780))
        (PORT d[2] (1486:1486:1486) (1493:1493:1493))
        (PORT d[3] (1791:1791:1791) (1837:1837:1837))
        (PORT d[4] (1469:1469:1469) (1503:1503:1503))
        (PORT d[5] (1449:1449:1449) (1489:1489:1489))
        (PORT d[6] (1247:1247:1247) (1315:1315:1315))
        (PORT d[7] (1496:1496:1496) (1512:1512:1512))
        (PORT d[8] (1543:1543:1543) (1603:1603:1603))
        (PORT d[9] (1467:1467:1467) (1477:1477:1477))
        (PORT d[10] (1784:1784:1784) (1828:1828:1828))
        (PORT d[11] (1419:1419:1419) (1434:1434:1434))
        (PORT d[12] (1457:1457:1457) (1493:1493:1493))
        (PORT clk (1790:1790:1790) (1770:1770:1770))
        (PORT aclr (1811:1811:1811) (1815:1815:1815))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1441:1441:1441))
        (PORT clk (1790:1790:1790) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1770:1770:1770))
        (PORT d[0] (1954:1954:1954) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3765:3765:3765))
        (PORT clk (1801:1801:1801) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1141:1141:1141))
        (PORT d[1] (1097:1097:1097) (1155:1155:1155))
        (PORT d[2] (1522:1522:1522) (1565:1565:1565))
        (PORT d[3] (1231:1231:1231) (1300:1300:1300))
        (PORT d[4] (716:716:716) (747:747:747))
        (PORT d[5] (1202:1202:1202) (1252:1252:1252))
        (PORT d[6] (1051:1051:1051) (1092:1092:1092))
        (PORT d[7] (946:946:946) (981:981:981))
        (PORT d[8] (1237:1237:1237) (1263:1263:1263))
        (PORT d[9] (984:984:984) (1018:1018:1018))
        (PORT d[10] (886:886:886) (918:918:918))
        (PORT d[11] (1006:1006:1006) (1061:1061:1061))
        (PORT d[12] (731:731:731) (775:775:775))
        (PORT clk (1798:1798:1798) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1188:1188:1188))
        (PORT clk (1798:1798:1798) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1831:1831:1831))
        (PORT d[0] (1736:1736:1736) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1468:1468:1468))
        (PORT d[1] (1461:1461:1461) (1451:1451:1451))
        (PORT d[2] (1451:1451:1451) (1482:1482:1482))
        (PORT d[3] (1498:1498:1498) (1511:1511:1511))
        (PORT d[4] (1782:1782:1782) (1815:1815:1815))
        (PORT d[5] (1489:1489:1489) (1510:1510:1510))
        (PORT d[6] (1764:1764:1764) (1803:1803:1803))
        (PORT d[7] (1480:1480:1480) (1522:1522:1522))
        (PORT d[8] (1765:1765:1765) (1822:1822:1822))
        (PORT d[9] (1228:1228:1228) (1294:1294:1294))
        (PORT d[10] (2173:2173:2173) (2298:2298:2298))
        (PORT d[11] (1809:1809:1809) (1851:1851:1851))
        (PORT d[12] (1803:1803:1803) (1828:1828:1828))
        (PORT clk (1787:1787:1787) (1767:1767:1767))
        (PORT aclr (1808:1808:1808) (1812:1812:1812))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1701:1701:1701))
        (PORT clk (1787:1787:1787) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1767:1767:1767))
        (PORT d[0] (1931:1931:1931) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1081:1081:1081))
        (PORT datab (1546:1546:1546) (1626:1626:1626))
        (PORT datac (1331:1331:1331) (1358:1358:1358))
        (PORT datad (1438:1438:1438) (1477:1477:1477))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3795:3795:3795))
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1228:1228:1228))
        (PORT d[1] (1353:1353:1353) (1420:1420:1420))
        (PORT d[2] (961:961:961) (956:956:956))
        (PORT d[3] (1526:1526:1526) (1624:1624:1624))
        (PORT d[4] (959:959:959) (1000:1000:1000))
        (PORT d[5] (693:693:693) (726:726:726))
        (PORT d[6] (1236:1236:1236) (1306:1306:1306))
        (PORT d[7] (1272:1272:1272) (1338:1338:1338))
        (PORT d[8] (1171:1171:1171) (1191:1191:1191))
        (PORT d[9] (728:728:728) (760:760:760))
        (PORT d[10] (720:720:720) (762:762:762))
        (PORT d[11] (677:677:677) (713:713:713))
        (PORT d[12] (689:689:689) (711:711:711))
        (PORT clk (1801:1801:1801) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (896:896:896))
        (PORT clk (1801:1801:1801) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (PORT d[0] (1458:1458:1458) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1774:1774:1774))
        (PORT d[1] (1719:1719:1719) (1736:1736:1736))
        (PORT d[2] (1419:1419:1419) (1462:1462:1462))
        (PORT d[3] (1477:1477:1477) (1492:1492:1492))
        (PORT d[4] (2045:2045:2045) (2101:2101:2101))
        (PORT d[5] (1749:1749:1749) (1792:1792:1792))
        (PORT d[6] (1799:1799:1799) (1893:1893:1893))
        (PORT d[7] (1797:1797:1797) (1858:1858:1858))
        (PORT d[8] (1505:1505:1505) (1572:1572:1572))
        (PORT d[9] (1767:1767:1767) (1846:1846:1846))
        (PORT d[10] (2134:2134:2134) (2195:2195:2195))
        (PORT d[11] (2107:2107:2107) (2121:2121:2121))
        (PORT d[12] (1847:1847:1847) (1874:1874:1874))
        (PORT clk (1790:1790:1790) (1770:1770:1770))
        (PORT aclr (1811:1811:1811) (1815:1815:1815))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2010:2010:2010))
        (PORT clk (1790:1790:1790) (1770:1770:1770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1770:1770:1770))
        (PORT d[0] (2184:2184:2184) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1080:1080:1080))
        (PORT datab (1223:1223:1223) (1253:1253:1253))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (1351:1351:1351) (1370:1370:1370))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1261:1261:1261))
        (PORT datab (668:668:668) (686:686:686))
        (PORT datac (209:209:209) (249:249:249))
        (PORT datad (210:210:210) (241:241:241))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (347:347:347))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1645:1645:1645) (1600:1600:1600))
        (PORT ena (4057:4057:4057) (4300:4300:4300))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (699:699:699) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (4170:4170:4170))
        (PORT clk (1792:1792:1792) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1665:1665:1665))
        (PORT d[1] (2175:2175:2175) (2360:2360:2360))
        (PORT d[2] (2100:2100:2100) (2210:2210:2210))
        (PORT d[3] (2174:2174:2174) (2303:2303:2303))
        (PORT d[4] (1888:1888:1888) (1994:1994:1994))
        (PORT d[5] (1922:1922:1922) (2056:2056:2056))
        (PORT d[6] (1966:1966:1966) (2055:2055:2055))
        (PORT d[7] (1604:1604:1604) (1725:1725:1725))
        (PORT d[8] (1976:1976:1976) (2117:2117:2117))
        (PORT d[9] (1904:1904:1904) (2033:2033:2033))
        (PORT d[10] (2020:2020:2020) (2079:2079:2079))
        (PORT d[11] (1871:1871:1871) (1990:1990:1990))
        (PORT d[12] (1692:1692:1692) (1832:1832:1832))
        (PORT clk (1789:1789:1789) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1951:1951:1951))
        (PORT clk (1789:1789:1789) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1822:1822:1822))
        (PORT d[0] (2517:2517:2517) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1502:1502:1502))
        (PORT d[1] (1201:1201:1201) (1245:1245:1245))
        (PORT d[2] (1013:1013:1013) (1040:1040:1040))
        (PORT d[3] (1124:1124:1124) (1185:1185:1185))
        (PORT d[4] (1033:1033:1033) (1054:1054:1054))
        (PORT d[5] (1155:1155:1155) (1179:1179:1179))
        (PORT d[6] (923:923:923) (951:951:951))
        (PORT d[7] (1432:1432:1432) (1486:1486:1486))
        (PORT d[8] (1518:1518:1518) (1573:1573:1573))
        (PORT d[9] (1292:1292:1292) (1366:1366:1366))
        (PORT d[10] (1191:1191:1191) (1249:1249:1249))
        (PORT d[11] (1544:1544:1544) (1594:1594:1594))
        (PORT d[12] (1571:1571:1571) (1637:1637:1637))
        (PORT clk (1778:1778:1778) (1758:1758:1758))
        (PORT aclr (1799:1799:1799) (1803:1803:1803))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1214:1214:1214))
        (PORT clk (1778:1778:1778) (1758:1758:1758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1758:1758:1758))
        (PORT d[0] (1731:1731:1731) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3777:3777:3777))
        (PORT clk (1795:1795:1795) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2056:2056:2056))
        (PORT d[1] (1743:1743:1743) (1872:1872:1872))
        (PORT d[2] (2065:2065:2065) (2164:2164:2164))
        (PORT d[3] (1971:1971:1971) (2070:2070:2070))
        (PORT d[4] (1776:1776:1776) (1815:1815:1815))
        (PORT d[5] (1996:1996:1996) (2050:2050:2050))
        (PORT d[6] (1721:1721:1721) (1790:1790:1790))
        (PORT d[7] (1657:1657:1657) (1772:1772:1772))
        (PORT d[8] (1992:1992:1992) (2131:2131:2131))
        (PORT d[9] (2161:2161:2161) (2282:2282:2282))
        (PORT d[10] (2237:2237:2237) (2379:2379:2379))
        (PORT d[11] (2140:2140:2140) (2239:2239:2239))
        (PORT d[12] (2102:2102:2102) (2263:2263:2263))
        (PORT clk (1792:1792:1792) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1959:1959:1959))
        (PORT clk (1792:1792:1792) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (PORT d[0] (2337:2337:2337) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1212:1212:1212))
        (PORT d[1] (1354:1354:1354) (1402:1402:1402))
        (PORT d[2] (1469:1469:1469) (1519:1519:1519))
        (PORT d[3] (1164:1164:1164) (1234:1234:1234))
        (PORT d[4] (1003:1003:1003) (1067:1067:1067))
        (PORT d[5] (1036:1036:1036) (1067:1067:1067))
        (PORT d[6] (985:985:985) (1038:1038:1038))
        (PORT d[7] (1145:1145:1145) (1174:1174:1174))
        (PORT d[8] (967:967:967) (1016:1016:1016))
        (PORT d[9] (962:962:962) (1010:1010:1010))
        (PORT d[10] (920:920:920) (959:959:959))
        (PORT d[11] (1413:1413:1413) (1448:1448:1448))
        (PORT d[12] (1268:1268:1268) (1319:1319:1319))
        (PORT clk (1781:1781:1781) (1761:1761:1761))
        (PORT aclr (1802:1802:1802) (1806:1806:1806))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1241:1241:1241))
        (PORT clk (1781:1781:1781) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1761:1761:1761))
        (PORT d[0] (1710:1710:1710) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (1083:1083:1083))
        (PORT datab (1151:1151:1151) (1157:1157:1157))
        (PORT datac (1661:1661:1661) (1653:1653:1653))
        (PORT datad (1438:1438:1438) (1473:1473:1473))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3440:3440:3440))
        (PORT clk (1799:1799:1799) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1499:1499:1499))
        (PORT d[1] (1374:1374:1374) (1423:1423:1423))
        (PORT d[2] (1602:1602:1602) (1710:1710:1710))
        (PORT d[3] (989:989:989) (1051:1051:1051))
        (PORT d[4] (1282:1282:1282) (1337:1337:1337))
        (PORT d[5] (1623:1623:1623) (1686:1686:1686))
        (PORT d[6] (1301:1301:1301) (1352:1352:1352))
        (PORT d[7] (1562:1562:1562) (1628:1628:1628))
        (PORT d[8] (1249:1249:1249) (1296:1296:1296))
        (PORT d[9] (978:978:978) (1006:1006:1006))
        (PORT d[10] (949:949:949) (1005:1005:1005))
        (PORT d[11] (1009:1009:1009) (1073:1073:1073))
        (PORT d[12] (1030:1030:1030) (1083:1083:1083))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1481:1481:1481))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (PORT d[0] (2026:2026:2026) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1460:1460:1460))
        (PORT d[1] (1440:1440:1440) (1461:1461:1461))
        (PORT d[2] (1462:1462:1462) (1470:1470:1470))
        (PORT d[3] (1780:1780:1780) (1797:1797:1797))
        (PORT d[4] (1454:1454:1454) (1467:1467:1467))
        (PORT d[5] (1480:1480:1480) (1514:1514:1514))
        (PORT d[6] (1848:1848:1848) (1883:1883:1883))
        (PORT d[7] (1464:1464:1464) (1485:1485:1485))
        (PORT d[8] (1443:1443:1443) (1472:1472:1472))
        (PORT d[9] (1766:1766:1766) (1847:1847:1847))
        (PORT d[10] (1774:1774:1774) (1819:1819:1819))
        (PORT d[11] (1509:1509:1509) (1554:1554:1554))
        (PORT d[12] (1773:1773:1773) (1798:1798:1798))
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (PORT aclr (1806:1806:1806) (1810:1810:1810))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1150:1150:1150))
        (PORT clk (1785:1785:1785) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (PORT d[0] (1602:1602:1602) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3934:3934:3934))
        (PORT clk (1796:1796:1796) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2376:2376:2376))
        (PORT d[1] (2191:2191:2191) (2357:2357:2357))
        (PORT d[2] (2518:2518:2518) (2628:2628:2628))
        (PORT d[3] (2380:2380:2380) (2529:2529:2529))
        (PORT d[4] (1908:1908:1908) (2010:2010:2010))
        (PORT d[5] (2505:2505:2505) (2635:2635:2635))
        (PORT d[6] (2044:2044:2044) (2143:2143:2143))
        (PORT d[7] (1688:1688:1688) (1834:1834:1834))
        (PORT d[8] (2290:2290:2290) (2419:2419:2419))
        (PORT d[9] (1880:1880:1880) (2011:2011:2011))
        (PORT d[10] (2444:2444:2444) (2575:2575:2575))
        (PORT d[11] (2162:2162:2162) (2272:2272:2272))
        (PORT d[12] (1727:1727:1727) (1864:1864:1864))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1840:1840:1840))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1827:1827:1827))
        (PORT d[0] (2346:2346:2346) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1715:1715:1715))
        (PORT d[1] (1836:1836:1836) (1862:1862:1862))
        (PORT d[2] (1458:1458:1458) (1560:1560:1560))
        (PORT d[3] (1594:1594:1594) (1684:1684:1684))
        (PORT d[4] (1297:1297:1297) (1384:1384:1384))
        (PORT d[5] (1284:1284:1284) (1332:1332:1332))
        (PORT d[6] (1231:1231:1231) (1272:1272:1272))
        (PORT d[7] (1367:1367:1367) (1416:1416:1416))
        (PORT d[8] (1261:1261:1261) (1332:1332:1332))
        (PORT d[9] (1243:1243:1243) (1318:1318:1318))
        (PORT d[10] (1241:1241:1241) (1316:1316:1316))
        (PORT d[11] (1326:1326:1326) (1335:1335:1335))
        (PORT d[12] (1351:1351:1351) (1435:1435:1435))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1808:1808:1808))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1577:1577:1577))
        (PORT clk (1783:1783:1783) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1762:1762:1762))
        (PORT d[0] (2007:2007:2007) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (1364:1364:1364) (1397:1397:1397))
        (PORT datac (1599:1599:1599) (1677:1677:1677))
        (PORT datad (972:972:972) (1041:1041:1041))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (4172:4172:4172))
        (PORT clk (1786:1786:1786) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1495:1495:1495))
        (PORT d[1] (1446:1446:1446) (1502:1502:1502))
        (PORT d[2] (1778:1778:1778) (1893:1893:1893))
        (PORT d[3] (1430:1430:1430) (1467:1467:1467))
        (PORT d[4] (1494:1494:1494) (1560:1560:1560))
        (PORT d[5] (1943:1943:1943) (2077:2077:2077))
        (PORT d[6] (1977:1977:1977) (2082:2082:2082))
        (PORT d[7] (1956:1956:1956) (2078:2078:2078))
        (PORT d[8] (2282:2282:2282) (2443:2443:2443))
        (PORT d[9] (1871:1871:1871) (1989:1989:1989))
        (PORT d[10] (1952:1952:1952) (2078:2078:2078))
        (PORT d[11] (1881:1881:1881) (1986:1986:1986))
        (PORT d[12] (1977:1977:1977) (2111:2111:2111))
        (PORT clk (1783:1783:1783) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1548:1548:1548))
        (PORT clk (1783:1783:1783) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1818:1818:1818))
        (PORT d[0] (2125:2125:2125) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1487:1487:1487))
        (PORT d[1] (925:925:925) (936:936:936))
        (PORT d[2] (735:735:735) (778:778:778))
        (PORT d[3] (710:710:710) (730:730:730))
        (PORT d[4] (740:740:740) (786:786:786))
        (PORT d[5] (1517:1517:1517) (1578:1578:1578))
        (PORT d[6] (1555:1555:1555) (1620:1620:1620))
        (PORT d[7] (925:925:925) (957:957:957))
        (PORT d[8] (1511:1511:1511) (1586:1586:1586))
        (PORT d[9] (1277:1277:1277) (1327:1327:1327))
        (PORT d[10] (927:927:927) (958:958:958))
        (PORT d[11] (1288:1288:1288) (1344:1344:1344))
        (PORT d[12] (977:977:977) (995:995:995))
        (PORT clk (1774:1774:1774) (1752:1752:1752))
        (PORT aclr (1793:1793:1793) (1799:1799:1799))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1245:1245:1245))
        (PORT clk (1774:1774:1774) (1752:1752:1752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1752:1752:1752))
        (PORT d[0] (1927:1927:1927) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1753:1753:1753))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1753:1753:1753))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1753:1753:1753))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3475:3475:3475))
        (PORT clk (1805:1805:1805) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2075:2075:2075))
        (PORT d[1] (1664:1664:1664) (1714:1714:1714))
        (PORT d[2] (2087:2087:2087) (2128:2128:2128))
        (PORT d[3] (1557:1557:1557) (1637:1637:1637))
        (PORT d[4] (1580:1580:1580) (1675:1675:1675))
        (PORT d[5] (1920:1920:1920) (2022:2022:2022))
        (PORT d[6] (1595:1595:1595) (1688:1688:1688))
        (PORT d[7] (1569:1569:1569) (1644:1644:1644))
        (PORT d[8] (1580:1580:1580) (1628:1628:1628))
        (PORT d[9] (1270:1270:1270) (1313:1313:1313))
        (PORT d[10] (1216:1216:1216) (1292:1292:1292))
        (PORT d[11] (1328:1328:1328) (1414:1414:1414))
        (PORT d[12] (1348:1348:1348) (1422:1422:1422))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1550:1550:1550))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (PORT d[0] (2058:2058:2058) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1774:1774:1774))
        (PORT d[1] (1723:1723:1723) (1778:1778:1778))
        (PORT d[2] (1767:1767:1767) (1782:1782:1782))
        (PORT d[3] (2125:2125:2125) (2166:2166:2166))
        (PORT d[4] (1797:1797:1797) (1852:1852:1852))
        (PORT d[5] (1455:1455:1455) (1500:1500:1500))
        (PORT d[6] (2097:2097:2097) (2173:2173:2173))
        (PORT d[7] (1693:1693:1693) (1707:1707:1707))
        (PORT d[8] (1250:1250:1250) (1308:1308:1308))
        (PORT d[9] (1518:1518:1518) (1572:1572:1572))
        (PORT d[10] (1758:1758:1758) (1809:1809:1809))
        (PORT d[11] (1455:1455:1455) (1487:1487:1487))
        (PORT d[12] (1490:1490:1490) (1537:1537:1537))
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (PORT aclr (1812:1812:1812) (1816:1816:1816))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1658:1658:1658))
        (PORT clk (1791:1791:1791) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1771:1771:1771))
        (PORT d[0] (1943:1943:1943) (1921:1921:1921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3424:3424:3424))
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1734:1734:1734))
        (PORT d[1] (1632:1632:1632) (1720:1720:1720))
        (PORT d[2] (1606:1606:1606) (1710:1710:1710))
        (PORT d[3] (1567:1567:1567) (1649:1649:1649))
        (PORT d[4] (1271:1271:1271) (1340:1340:1340))
        (PORT d[5] (1910:1910:1910) (2027:2027:2027))
        (PORT d[6] (1545:1545:1545) (1613:1613:1613))
        (PORT d[7] (1581:1581:1581) (1656:1656:1656))
        (PORT d[8] (1269:1269:1269) (1316:1316:1316))
        (PORT d[9] (1294:1294:1294) (1322:1322:1322))
        (PORT d[10] (1187:1187:1187) (1253:1253:1253))
        (PORT d[11] (1051:1051:1051) (1139:1139:1139))
        (PORT d[12] (1070:1070:1070) (1146:1146:1146))
        (PORT clk (1800:1800:1800) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1491:1491:1491))
        (PORT clk (1800:1800:1800) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (PORT d[0] (2021:2021:2021) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1458:1458:1458))
        (PORT d[1] (1409:1409:1409) (1444:1444:1444))
        (PORT d[2] (1485:1485:1485) (1492:1492:1492))
        (PORT d[3] (2028:2028:2028) (2066:2066:2066))
        (PORT d[4] (1490:1490:1490) (1527:1527:1527))
        (PORT d[5] (1446:1446:1446) (1444:1444:1444))
        (PORT d[6] (1879:1879:1879) (1923:1923:1923))
        (PORT d[7] (1452:1452:1452) (1459:1459:1459))
        (PORT d[8] (1261:1261:1261) (1301:1301:1301))
        (PORT d[9] (1510:1510:1510) (1549:1549:1549))
        (PORT d[10] (1255:1255:1255) (1290:1290:1290))
        (PORT d[11] (1154:1154:1154) (1171:1171:1171))
        (PORT d[12] (1448:1448:1448) (1471:1471:1471))
        (PORT clk (1788:1788:1788) (1769:1769:1769))
        (PORT aclr (1810:1810:1810) (1813:1813:1813))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1368:1368:1368))
        (PORT clk (1788:1788:1788) (1769:1769:1769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1769:1769:1769))
        (PORT d[0] (1896:1896:1896) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1087:1087:1087))
        (PORT datab (1698:1698:1698) (1724:1724:1724))
        (PORT datac (1402:1402:1402) (1399:1399:1399))
        (PORT datad (1441:1441:1441) (1476:1476:1476))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3916:3916:3916))
        (PORT clk (1807:1807:1807) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2459:2459:2459))
        (PORT d[1] (2237:2237:2237) (2411:2411:2411))
        (PORT d[2] (2525:2525:2525) (2636:2636:2636))
        (PORT d[3] (2082:2082:2082) (2236:2236:2236))
        (PORT d[4] (1837:1837:1837) (1948:1948:1948))
        (PORT d[5] (2150:2150:2150) (2236:2236:2236))
        (PORT d[6] (2084:2084:2084) (2206:2206:2206))
        (PORT d[7] (1873:1873:1873) (1999:1999:1999))
        (PORT d[8] (1932:1932:1932) (2044:2044:2044))
        (PORT d[9] (2158:2158:2158) (2293:2293:2293))
        (PORT d[10] (2209:2209:2209) (2350:2350:2350))
        (PORT d[11] (1893:1893:1893) (2015:2015:2015))
        (PORT d[12] (1746:1746:1746) (1902:1902:1902))
        (PORT clk (1804:1804:1804) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1956:1956:1956))
        (PORT clk (1804:1804:1804) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1836:1836:1836))
        (PORT d[0] (2512:2512:2512) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1653:1653:1653))
        (PORT d[1] (1883:1883:1883) (1938:1938:1938))
        (PORT d[2] (1905:1905:1905) (1993:1993:1993))
        (PORT d[3] (1579:1579:1579) (1683:1683:1683))
        (PORT d[4] (1639:1639:1639) (1723:1723:1723))
        (PORT d[5] (1266:1266:1266) (1321:1321:1321))
        (PORT d[6] (1267:1267:1267) (1296:1296:1296))
        (PORT d[7] (1398:1398:1398) (1449:1449:1449))
        (PORT d[8] (1281:1281:1281) (1332:1332:1332))
        (PORT d[9] (1230:1230:1230) (1306:1306:1306))
        (PORT d[10] (1243:1243:1243) (1322:1322:1322))
        (PORT d[11] (1735:1735:1735) (1752:1752:1752))
        (PORT d[12] (1314:1314:1314) (1371:1371:1371))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT aclr (1814:1814:1814) (1817:1817:1817))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1590:1590:1590))
        (PORT clk (1792:1792:1792) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1773:1773:1773))
        (PORT d[0] (2070:2070:2070) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (896:896:896))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datac (1487:1487:1487) (1519:1519:1519))
        (PORT datad (1437:1437:1437) (1476:1476:1476))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (669:669:669))
        (PORT datab (1304:1304:1304) (1332:1332:1332))
        (PORT datac (209:209:209) (250:250:250))
        (PORT datad (209:209:209) (240:240:240))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (378:378:378))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1873:1873:1873))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1664:1664:1664) (1651:1651:1651))
        (PORT ena (4086:4086:4086) (4332:4332:4332))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (3936:3936:3936))
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (703:703:703) (738:738:738))
        (PORT d[1] (1324:1324:1324) (1375:1375:1375))
        (PORT d[2] (701:701:701) (728:728:728))
        (PORT d[3] (1254:1254:1254) (1325:1325:1325))
        (PORT d[4] (936:936:936) (957:957:957))
        (PORT d[5] (1202:1202:1202) (1251:1251:1251))
        (PORT d[6] (989:989:989) (1021:1021:1021))
        (PORT d[7] (916:916:916) (946:946:946))
        (PORT d[8] (1013:1013:1013) (1045:1045:1045))
        (PORT d[9] (939:939:939) (960:960:960))
        (PORT d[10] (901:901:901) (915:915:915))
        (PORT d[11] (1015:1015:1015) (1078:1078:1078))
        (PORT d[12] (723:723:723) (754:754:754))
        (PORT clk (1800:1800:1800) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1184:1184:1184))
        (PORT clk (1800:1800:1800) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (PORT d[0] (1769:1769:1769) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1486:1486:1486))
        (PORT d[1] (1483:1483:1483) (1501:1501:1501))
        (PORT d[2] (1458:1458:1458) (1481:1481:1481))
        (PORT d[3] (2000:2000:2000) (2023:2023:2023))
        (PORT d[4] (1775:1775:1775) (1818:1818:1818))
        (PORT d[5] (1719:1719:1719) (1758:1758:1758))
        (PORT d[6] (1825:1825:1825) (1944:1944:1944))
        (PORT d[7] (1788:1788:1788) (1835:1835:1835))
        (PORT d[8] (1760:1760:1760) (1822:1822:1822))
        (PORT d[9] (1783:1783:1783) (1854:1854:1854))
        (PORT d[10] (2107:2107:2107) (2163:2163:2163))
        (PORT d[11] (1820:1820:1820) (1842:1842:1842))
        (PORT d[12] (1861:1861:1861) (1912:1912:1912))
        (PORT clk (1788:1788:1788) (1769:1769:1769))
        (PORT aclr (1810:1810:1810) (1813:1813:1813))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1702:1702:1702))
        (PORT clk (1788:1788:1788) (1769:1769:1769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1769:1769:1769))
        (PORT d[0] (1944:1944:1944) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (5004:5004:5004))
        (PORT clk (1796:1796:1796) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1537:1537:1537))
        (PORT d[1] (1521:1521:1521) (1585:1585:1585))
        (PORT d[2] (2221:2221:2221) (2324:2324:2324))
        (PORT d[3] (1396:1396:1396) (1439:1439:1439))
        (PORT d[4] (1443:1443:1443) (1491:1491:1491))
        (PORT d[5] (1904:1904:1904) (2033:2033:2033))
        (PORT d[6] (1325:1325:1325) (1348:1348:1348))
        (PORT d[7] (1728:1728:1728) (1805:1805:1805))
        (PORT d[8] (2580:2580:2580) (2765:2765:2765))
        (PORT d[9] (1484:1484:1484) (1551:1551:1551))
        (PORT d[10] (1651:1651:1651) (1761:1761:1761))
        (PORT d[11] (1418:1418:1418) (1474:1474:1474))
        (PORT d[12] (1306:1306:1306) (1397:1397:1397))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1484:1484:1484))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1827:1827:1827))
        (PORT d[0] (2042:2042:2042) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1289:1289:1289))
        (PORT d[1] (1279:1279:1279) (1337:1337:1337))
        (PORT d[2] (1544:1544:1544) (1572:1572:1572))
        (PORT d[3] (1419:1419:1419) (1454:1454:1454))
        (PORT d[4] (1274:1274:1274) (1341:1341:1341))
        (PORT d[5] (1421:1421:1421) (1458:1458:1458))
        (PORT d[6] (1464:1464:1464) (1510:1510:1510))
        (PORT d[7] (1206:1206:1206) (1258:1258:1258))
        (PORT d[8] (1495:1495:1495) (1573:1573:1573))
        (PORT d[9] (1443:1443:1443) (1472:1472:1472))
        (PORT d[10] (1231:1231:1231) (1287:1287:1287))
        (PORT d[11] (1524:1524:1524) (1599:1599:1599))
        (PORT d[12] (1919:1919:1919) (1988:1988:1988))
        (PORT clk (1784:1784:1784) (1764:1764:1764))
        (PORT aclr (1803:1803:1803) (1808:1808:1808))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1729:1729:1729))
        (PORT clk (1784:1784:1784) (1764:1764:1764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1764:1764:1764))
        (PORT d[0] (1954:1954:1954) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3672:3672:3672))
        (PORT clk (1796:1796:1796) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1930:1930:1930))
        (PORT d[1] (2210:2210:2210) (2384:2384:2384))
        (PORT d[2] (2047:2047:2047) (2153:2153:2153))
        (PORT d[3] (1795:1795:1795) (1888:1888:1888))
        (PORT d[4] (2024:2024:2024) (2069:2069:2069))
        (PORT d[5] (2212:2212:2212) (2363:2363:2363))
        (PORT d[6] (2044:2044:2044) (2113:2113:2113))
        (PORT d[7] (1682:1682:1682) (1818:1818:1818))
        (PORT d[8] (1957:1957:1957) (2077:2077:2077))
        (PORT d[9] (1910:1910:1910) (2017:2017:2017))
        (PORT d[10] (2211:2211:2211) (2349:2349:2349))
        (PORT d[11] (2143:2143:2143) (2250:2250:2250))
        (PORT d[12] (1752:1752:1752) (1903:1903:1903))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (1980:1980:1980))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (PORT d[0] (2513:2513:2513) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1452:1452:1452))
        (PORT d[1] (1525:1525:1525) (1570:1570:1570))
        (PORT d[2] (1422:1422:1422) (1515:1515:1515))
        (PORT d[3] (1609:1609:1609) (1717:1717:1717))
        (PORT d[4] (1337:1337:1337) (1417:1417:1417))
        (PORT d[5] (982:982:982) (1016:1016:1016))
        (PORT d[6] (972:972:972) (1003:1003:1003))
        (PORT d[7] (1091:1091:1091) (1123:1123:1123))
        (PORT d[8] (911:911:911) (963:963:963))
        (PORT d[9] (928:928:928) (977:977:977))
        (PORT d[10] (935:935:935) (982:982:982))
        (PORT d[11] (1199:1199:1199) (1243:1243:1243))
        (PORT d[12] (998:998:998) (1047:1047:1047))
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (PORT aclr (1803:1803:1803) (1807:1807:1807))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1302:1302:1302))
        (PORT clk (1782:1782:1782) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1762:1762:1762))
        (PORT d[0] (1714:1714:1714) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4436:4436:4436))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1525:1525:1525))
        (PORT d[1] (1584:1584:1584) (1651:1651:1651))
        (PORT d[2] (1464:1464:1464) (1547:1547:1547))
        (PORT d[3] (2175:2175:2175) (2304:2304:2304))
        (PORT d[4] (1903:1903:1903) (1998:1998:1998))
        (PORT d[5] (1921:1921:1921) (2055:2055:2055))
        (PORT d[6] (1739:1739:1739) (1816:1816:1816))
        (PORT d[7] (1827:1827:1827) (1940:1940:1940))
        (PORT d[8] (2273:2273:2273) (2421:2421:2421))
        (PORT d[9] (1904:1904:1904) (2032:2032:2032))
        (PORT d[10] (1926:1926:1926) (2047:2047:2047))
        (PORT d[11] (1888:1888:1888) (2010:2010:2010))
        (PORT d[12] (2017:2017:2017) (2177:2177:2177))
        (PORT clk (1787:1787:1787) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1957:1957:1957))
        (PORT clk (1787:1787:1787) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1820:1820:1820))
        (PORT d[0] (2352:2352:2352) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1221:1221:1221))
        (PORT d[1] (1322:1322:1322) (1343:1343:1343))
        (PORT d[2] (1265:1265:1265) (1304:1304:1304))
        (PORT d[3] (1127:1127:1127) (1202:1202:1202))
        (PORT d[4] (1159:1159:1159) (1221:1221:1221))
        (PORT d[5] (1269:1269:1269) (1298:1298:1298))
        (PORT d[6] (1176:1176:1176) (1181:1181:1181))
        (PORT d[7] (917:917:917) (935:935:935))
        (PORT d[8] (1211:1211:1211) (1276:1276:1276))
        (PORT d[9] (1276:1276:1276) (1326:1326:1326))
        (PORT d[10] (919:919:919) (936:936:936))
        (PORT d[11] (990:990:990) (1020:1020:1020))
        (PORT d[12] (968:968:968) (978:978:978))
        (PORT clk (1776:1776:1776) (1755:1755:1755))
        (PORT aclr (1796:1796:1796) (1801:1801:1801))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (967:967:967))
        (PORT clk (1776:1776:1776) (1755:1755:1755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1755:1755:1755))
        (PORT d[0] (1647:1647:1647) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1756:1756:1756))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1522:1522:1522))
        (PORT datab (1162:1162:1162) (1187:1187:1187))
        (PORT datac (1015:1015:1015) (1019:1019:1019))
        (PORT datad (957:957:957) (1026:1026:1026))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1174:1174:1174))
        (PORT datab (1052:1052:1052) (1089:1089:1089))
        (PORT datac (597:597:597) (616:616:616))
        (PORT datad (664:664:664) (749:749:749))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4815:4815:4815))
        (PORT clk (1793:1793:1793) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1050:1050:1050))
        (PORT d[1] (1034:1034:1034) (1070:1070:1070))
        (PORT d[2] (1858:1858:1858) (1935:1935:1935))
        (PORT d[3] (1847:1847:1847) (1899:1899:1899))
        (PORT d[4] (2193:2193:2193) (2262:2262:2262))
        (PORT d[5] (1892:1892:1892) (2006:2006:2006))
        (PORT d[6] (1463:1463:1463) (1532:1532:1532))
        (PORT d[7] (2063:2063:2063) (2239:2239:2239))
        (PORT d[8] (2564:2564:2564) (2728:2728:2728))
        (PORT d[9] (1565:1565:1565) (1660:1660:1660))
        (PORT d[10] (1666:1666:1666) (1762:1762:1762))
        (PORT d[11] (1534:1534:1534) (1622:1622:1622))
        (PORT d[12] (1411:1411:1411) (1526:1526:1526))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1493:1493:1493))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1824:1824:1824))
        (PORT d[0] (2066:2066:2066) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1085:1085:1085))
        (PORT d[1] (1001:1001:1001) (1057:1057:1057))
        (PORT d[2] (1329:1329:1329) (1375:1375:1375))
        (PORT d[3] (1458:1458:1458) (1537:1537:1537))
        (PORT d[4] (1468:1468:1468) (1555:1555:1555))
        (PORT d[5] (1379:1379:1379) (1415:1415:1415))
        (PORT d[6] (1507:1507:1507) (1577:1577:1577))
        (PORT d[7] (1216:1216:1216) (1253:1253:1253))
        (PORT d[8] (1190:1190:1190) (1236:1236:1236))
        (PORT d[9] (1134:1134:1134) (1180:1180:1180))
        (PORT d[10] (1476:1476:1476) (1527:1527:1527))
        (PORT d[11] (1514:1514:1514) (1573:1573:1573))
        (PORT d[12] (1601:1601:1601) (1674:1674:1674))
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (PORT aclr (1800:1800:1800) (1804:1804:1804))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1533:1533:1533))
        (PORT clk (1779:1779:1779) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (PORT d[0] (2097:2097:2097) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (4022:4022:4022))
        (PORT clk (1799:1799:1799) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1212:1212:1212))
        (PORT d[1] (1351:1351:1351) (1402:1402:1402))
        (PORT d[2] (980:980:980) (1012:1012:1012))
        (PORT d[3] (1266:1266:1266) (1326:1326:1326))
        (PORT d[4] (1013:1013:1013) (1060:1060:1060))
        (PORT d[5] (1313:1313:1313) (1370:1370:1370))
        (PORT d[6] (1186:1186:1186) (1233:1233:1233))
        (PORT d[7] (924:924:924) (974:974:974))
        (PORT d[8] (1245:1245:1245) (1271:1271:1271))
        (PORT d[9] (993:993:993) (1044:1044:1044))
        (PORT d[10] (1188:1188:1188) (1221:1221:1221))
        (PORT d[11] (740:740:740) (804:804:804))
        (PORT d[12] (763:763:763) (817:817:817))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1210:1210:1210))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (PORT d[0] (1771:1771:1771) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1472:1472:1472))
        (PORT d[1] (1461:1461:1461) (1480:1480:1480))
        (PORT d[2] (1399:1399:1399) (1404:1404:1404))
        (PORT d[3] (1702:1702:1702) (1737:1737:1737))
        (PORT d[4] (1441:1441:1441) (1460:1460:1460))
        (PORT d[5] (1461:1461:1461) (1487:1487:1487))
        (PORT d[6] (1534:1534:1534) (1554:1554:1554))
        (PORT d[7] (1479:1479:1479) (1521:1521:1521))
        (PORT d[8] (1248:1248:1248) (1307:1307:1307))
        (PORT d[9] (1780:1780:1780) (1851:1851:1851))
        (PORT d[10] (2112:2112:2112) (2171:2171:2171))
        (PORT d[11] (1800:1800:1800) (1824:1824:1824))
        (PORT d[12] (1506:1506:1506) (1532:1532:1532))
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (PORT aclr (1806:1806:1806) (1810:1810:1810))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1686:1686:1686))
        (PORT clk (1785:1785:1785) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1765:1765:1765))
        (PORT d[0] (1924:1924:1924) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (4084:4084:4084))
        (PORT clk (1817:1817:1817) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2634:2634:2634))
        (PORT d[1] (1412:1412:1412) (1508:1508:1508))
        (PORT d[2] (1836:1836:1836) (1919:1919:1919))
        (PORT d[3] (1550:1550:1550) (1660:1660:1660))
        (PORT d[4] (2056:2056:2056) (2183:2183:2183))
        (PORT d[5] (1938:1938:1938) (2038:2038:2038))
        (PORT d[6] (1909:1909:1909) (2022:2022:2022))
        (PORT d[7] (1620:1620:1620) (1693:1693:1693))
        (PORT d[8] (1835:1835:1835) (1917:1917:1917))
        (PORT d[9] (1876:1876:1876) (1989:1989:1989))
        (PORT d[10] (1546:1546:1546) (1651:1651:1651))
        (PORT d[11] (1650:1650:1650) (1782:1782:1782))
        (PORT d[12] (1662:1662:1662) (1764:1764:1764))
        (PORT clk (1814:1814:1814) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1612:1612:1612))
        (PORT clk (1814:1814:1814) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1845:1845:1845))
        (PORT d[0] (2130:2130:2130) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2071:2071:2071))
        (PORT d[1] (1997:1997:1997) (2073:2073:2073))
        (PORT d[2] (2090:2090:2090) (2148:2148:2148))
        (PORT d[3] (1851:1851:1851) (1894:1894:1894))
        (PORT d[4] (2074:2074:2074) (2150:2150:2150))
        (PORT d[5] (1757:1757:1757) (1825:1825:1825))
        (PORT d[6] (1789:1789:1789) (1863:1863:1863))
        (PORT d[7] (2072:2072:2072) (2108:2108:2108))
        (PORT d[8] (1537:1537:1537) (1618:1618:1618))
        (PORT d[9] (1557:1557:1557) (1640:1640:1640))
        (PORT d[10] (1800:1800:1800) (1860:1860:1860))
        (PORT d[11] (1751:1751:1751) (1778:1778:1778))
        (PORT d[12] (1786:1786:1786) (1854:1854:1854))
        (PORT clk (1801:1801:1801) (1783:1783:1783))
        (PORT aclr (1824:1824:1824) (1826:1826:1826))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1735:1735:1735))
        (PORT clk (1801:1801:1801) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1783:1783:1783))
        (PORT d[0] (2170:2170:2170) (2159:2159:2159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (794:794:794))
        (PORT datab (1396:1396:1396) (1431:1431:1431))
        (PORT datac (845:845:845) (935:935:935))
        (PORT datad (1696:1696:1696) (1738:1738:1738))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4567:4567:4567))
        (PORT clk (1792:1792:1792) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1465:1465:1465))
        (PORT d[1] (1445:1445:1445) (1514:1514:1514))
        (PORT d[2] (1697:1697:1697) (1803:1803:1803))
        (PORT d[3] (1849:1849:1849) (1901:1901:1901))
        (PORT d[4] (1869:1869:1869) (1926:1926:1926))
        (PORT d[5] (1945:1945:1945) (2065:2065:2065))
        (PORT d[6] (1431:1431:1431) (1503:1503:1503))
        (PORT d[7] (1886:1886:1886) (2016:2016:2016))
        (PORT d[8] (2289:2289:2289) (2458:2458:2458))
        (PORT d[9] (1597:1597:1597) (1702:1702:1702))
        (PORT d[10] (1640:1640:1640) (1740:1740:1740))
        (PORT d[11] (1563:1563:1563) (1659:1659:1659))
        (PORT d[12] (1385:1385:1385) (1495:1495:1495))
        (PORT clk (1789:1789:1789) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1491:1491:1491))
        (PORT clk (1789:1789:1789) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1822:1822:1822))
        (PORT d[0] (2059:2059:2059) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1229:1229:1229))
        (PORT d[1] (1033:1033:1033) (1087:1087:1087))
        (PORT d[2] (1288:1288:1288) (1347:1347:1347))
        (PORT d[3] (1138:1138:1138) (1219:1219:1219))
        (PORT d[4] (1018:1018:1018) (1078:1078:1078))
        (PORT d[5] (1105:1105:1105) (1141:1141:1141))
        (PORT d[6] (1772:1772:1772) (1818:1818:1818))
        (PORT d[7] (1754:1754:1754) (1807:1807:1807))
        (PORT d[8] (1201:1201:1201) (1253:1253:1253))
        (PORT d[9] (1558:1558:1558) (1638:1638:1638))
        (PORT d[10] (932:932:932) (966:966:966))
        (PORT d[11] (1258:1258:1258) (1317:1317:1317))
        (PORT d[12] (1615:1615:1615) (1710:1710:1710))
        (PORT clk (1778:1778:1778) (1758:1758:1758))
        (PORT aclr (1799:1799:1799) (1803:1803:1803))
        (IOPATH (posedge aclr) q (290:290:290) (290:290:290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD aclr (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1256:1256:1256))
        (PORT clk (1778:1778:1778) (1758:1758:1758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1758:1758:1758))
        (PORT d[0] (1895:1895:1895) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\RAM_controller\|RAMdev_32\|altsyncram_component\|auto_generated\|mux3\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (635:635:635))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (846:846:846) (936:936:936))
        (PORT datad (869:869:869) (868:868:868))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1351:1351:1351))
        (PORT datab (564:564:564) (581:581:581))
        (PORT datac (339:339:339) (360:360:360))
        (PORT datad (323:323:323) (338:338:338))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|red\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (210:210:210))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|red\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1645:1645:1645) (1600:1600:1600))
        (PORT ena (4057:4057:4057) (4300:4300:4300))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1874:1874:1874))
        (PORT asdata (523:523:523) (558:558:558))
        (PORT clrn (1625:1625:1625) (1605:1605:1605))
        (PORT ena (3951:3951:3951) (4222:4222:4222))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1874:1874:1874))
        (PORT asdata (537:537:537) (567:567:567))
        (PORT clrn (1625:1625:1625) (1605:1605:1605))
        (PORT ena (3951:3951:3951) (4222:4222:4222))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1874:1874:1874))
        (PORT asdata (536:536:536) (566:566:566))
        (PORT clrn (1625:1625:1625) (1605:1605:1605))
        (PORT ena (3951:3951:3951) (4222:4222:4222))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|green\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|green\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1645:1645:1645) (1600:1600:1600))
        (PORT ena (4057:4057:4057) (4300:4300:4300))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1625:1625:1625) (1605:1605:1605))
        (PORT ena (3951:3951:3951) (4222:4222:4222))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1625:1625:1625) (1605:1605:1605))
        (PORT ena (3951:3951:3951) (4222:4222:4222))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1625:1625:1625) (1605:1605:1605))
        (PORT ena (3951:3951:3951) (4222:4222:4222))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|blue\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1645:1645:1645) (1600:1600:1600))
        (PORT ena (4057:4057:4057) (4300:4300:4300))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (731:731:731))
        (PORT datab (1210:1210:1210) (1262:1262:1262))
        (PORT datad (597:597:597) (663:663:663))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (529:529:529))
        (PORT datab (280:280:280) (368:368:368))
        (PORT datac (414:414:414) (484:484:484))
        (PORT datad (254:254:254) (330:330:330))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datac (389:389:389) (453:453:453))
        (PORT datad (386:386:386) (449:449:449))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (694:694:694))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (1047:1047:1047) (1051:1051:1051))
        (PORT datad (1826:1826:1826) (1888:1888:1888))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hsync_aux\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1874:1874:1874))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1645:1645:1645) (1600:1600:1600))
        (PORT ena (4057:4057:4057) (4300:4300:4300))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Hsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1874:1874:1874))
        (PORT asdata (1684:1684:1684) (1722:1722:1722))
        (PORT clrn (1625:1625:1625) (1605:1605:1605))
        (PORT ena (3951:3951:3951) (4222:4222:4222))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (478:478:478))
        (PORT datab (410:410:410) (480:480:480))
        (PORT datac (616:616:616) (678:678:678))
        (PORT datad (860:860:860) (910:910:910))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|process_0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (273:273:273) (357:357:357))
        (PORT datac (402:402:402) (472:472:472))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vsync_aux\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1501:1501:1501))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1398:1398:1398) (1372:1372:1372))
        (PORT ena (3591:3591:3591) (3843:3843:3843))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE \\VGA_controller\|Vsync\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (288:288:288))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\VGA_controller\|Vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1501:1501:1501))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1398:1398:1398) (1372:1372:1372))
        (PORT ena (3591:3591:3591) (3843:3843:3843))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
)
