<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>m2s010_som</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S060T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>325 FCSBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - -40 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 100 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>GL0-163</cell>
 <cell>7.819</cell>
 <cell>127.894</cell>
 <cell>6.135</cell>
 <cell>162.999</cell>
 <cell>2.889</cell>
 <cell>-1.289</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>3.435</cell>
 <cell>291.121</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>7.876</cell>
 <cell>15.632</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK:Q</cell>
 <cell>8.235</cell>
 <cell>121.433</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>6.210</cell>
 <cell>13.780</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/hold_collision:Q</cell>
 <cell>0.148</cell>
 <cell>6756.757</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/BW_Debug[0]:Q</cell>
 <cell>10.035</cell>
 <cell>99.651</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>0.590</cell>
 <cell>0.042</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MAC_MII_RX_CLK</cell>
 <cell>1.640</cell>
 <cell>609.756</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>0.892</cell>
 <cell>0.147</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>MAC_MII_TX_CLK</cell>
 <cell>2.239</cell>
 <cell>446.628</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>10.139</cell>
 <cell>20.421</cell>
</row>
<row>
 <cell>SPI_1_CLK[0]</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>3.928</cell>
 <cell>-0.320</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>atck</cell>
 <cell>36.950</cell>
 <cell>27.064</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>11.839</cell>
 <cell>3.102</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>8.435</cell>
 <cell>118.554</cell>
 <cell>14.085</cell>
 <cell>70.998</cell>
 <cell>0.343</cell>
 <cell>0.794</cell>
 <cell>5.970</cell>
 <cell>16.494</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>3.067</cell>
 <cell>326.052</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>m2s010_som_sb_0/FABOSC_0/I_XTLOSC:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CommsFPGA_top_0/BIT_CLK_0</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>100.000</cell>
 <cell>10.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>BIT_CLK_10MHZ</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>100.000</cell>
 <cell>10.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>0.025</cell>
 <cell>10.888</cell>
</row>
</table>
</section>
</doc>
