git clone --depth 1 --no-tags https://github.com/os-chip-design/patmos-chip-mpw7h.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570501686
git clone --depth 1 --no-tags https://github.com/vijayank88/AES128_GFMPW0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570510341
git clone --depth 1 --no-tags https://github.com/RussellChen1228/Edge-Based_Line_Average_Interpolation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566393197
git clone --depth 1 --no-tags https://github.com/s100projects/T35_ADDR_LINES_TEST1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564556449
git clone --depth 1 --no-tags https://github.com/SagarDevAchar/endmodule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565053742
git clone --depth 1 --no-tags https://github.com/eleven5150/fir-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565471630
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/USB-2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566325310
git clone --depth 1 --no-tags https://github.com/amanroy61499/VERILOG-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566618278
git clone --depth 1 --no-tags https://github.com/sugarfig/Lab-2-CS-152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566643778
git clone --depth 1 --no-tags https://github.com/zhuojunc/EE454_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564532999
git clone --depth 1 --no-tags https://github.com/XuanHong2000/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564549952
git clone --depth 1 --no-tags https://github.com/KanishR1/add_sub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563924005
git clone --depth 1 --no-tags https://github.com/Centurio-Macro/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564475042
git clone --depth 1 --no-tags https://github.com/Khalidmamdou7/cmpn111-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565729990
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564987348
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt2-avalonsemi-TBB1143.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564331754
git clone --depth 1 --no-tags https://github.com/idil-bil/Microcomputers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563639988
git clone --depth 1 --no-tags https://github.com/hirokiwa/hdl_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563688507
git clone --depth 1 --no-tags https://github.com/YusukeSuzuki160/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569657173
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2300_GF180_MPW0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569951807
git clone --depth 1 --no-tags https://github.com/gabydelaf/Tarea_Risc_V_PL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567039663
git clone --depth 1 --no-tags https://github.com/yolimy/cnn-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567157610
git clone --depth 1 --no-tags https://github.com/Zeyt8/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567169820
git clone --depth 1 --no-tags https://github.com/Lukas-k03/realTimeStopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566416148
git clone --depth 1 --no-tags https://github.com/dk0d/nlgraph.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566429106
git clone --depth 1 --no-tags https://github.com/karthik-0710/Fixed-Point-MAC-for-AI-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567107801
git clone --depth 1 --no-tags https://github.com/e95cg/8b10b_enc-dec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567682703
git clone --depth 1 --no-tags https://github.com/Btremaine/fractional_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569790597
git clone --depth 1 --no-tags https://github.com/Kiriki-liszt/2022-2_Capstone_project_3_full.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568070196
git clone --depth 1 --no-tags https://github.com/benipoo/symmetrical-carnival.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568589041
git clone --depth 1 --no-tags https://github.com/abhayagl123/IoT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570394346
git clone --depth 1 --no-tags https://github.com/adam100150/arithmatic-operations-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570639515
git clone --depth 1 --no-tags https://github.com/vijayank88/graphics_controller_resubmit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570441960
git clone --depth 1 --no-tags https://github.com/divyanshu101/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566866010
git clone --depth 1 --no-tags https://github.com/harshkg2001/8-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567632699
git clone --depth 1 --no-tags https://github.com/zeynepoztekin/Verilog_HesapMakinesi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567630970
git clone --depth 1 --no-tags https://github.com/mehedihasanshakil7/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/567702194
git clone --depth 1 --no-tags https://github.com/sanathNU/Experiments-in-PolarFire-Icicle-Kit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569297027
git clone --depth 1 --no-tags https://github.com/Troyf32/match.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569229318
git clone --depth 1 --no-tags https://github.com/ericfont/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569282731
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Kogge-Stone-Adder-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565772417
git clone --depth 1 --no-tags https://github.com/DanielMiamiU/287FinalProjectOttoWood.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568563131
git clone --depth 1 --no-tags https://github.com/zViolett/SoC_SNN3x2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570364089
git clone --depth 1 --no-tags https://github.com/johnflanagan827/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569984476
git clone --depth 1 --no-tags https://github.com/rifatapu172/chip-design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566442865
git clone --depth 1 --no-tags https://github.com/LedesmaFran/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566617095
git clone --depth 1 --no-tags https://github.com/dodo5487/LZ77_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564403270
git clone --depth 1 --no-tags https://github.com/usmank11/Binary-to-Binary-Coded-Decimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564590112
git clone --depth 1 --no-tags https://github.com/QuantamHD/gf180-testchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564446954
git clone --depth 1 --no-tags https://github.com/RussellChen1228/Traffic_Light_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564454791
git clone --depth 1 --no-tags https://github.com/zhy18895378166/OpenMIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568347195
git clone --depth 1 --no-tags https://github.com/adhowell/ILI9341-A7-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568253225
git clone --depth 1 --no-tags https://github.com/LongHoGit/decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564397550
git clone --depth 1 --no-tags https://github.com/Bun-chan/verilog2bitComparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566554360
git clone --depth 1 --no-tags https://github.com/loltochess/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565449699
git clone --depth 1 --no-tags https://github.com/brokenUD/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564120462
git clone --depth 1 --no-tags https://github.com/BrendanShortall/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563983264
git clone --depth 1 --no-tags https://github.com/muhammadali74/TerritorialWars_Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564134909
git clone --depth 1 --no-tags https://github.com/Maxxus220/CS552-Group-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563861168
git clone --depth 1 --no-tags https://github.com/MohamedNCSU/CPU_Hardware_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564345572
git clone --depth 1 --no-tags https://github.com/ellenfan2000/ece550_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563650462
git clone --depth 1 --no-tags https://github.com/C109112162/FPGA-HM3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/563752513
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-MPEG2-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574865495
git clone --depth 1 --no-tags https://github.com/Xilinx/AlveoLink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577306041
git clone --depth 1 --no-tags https://github.com/OrsuVenkataKrishnaiah1235/RTL-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571486593
git clone --depth 1 --no-tags https://github.com/TimRudy/uart-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573261971
git clone --depth 1 --no-tags https://github.com/grayresearch/s3ga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572661033
git clone --depth 1 --no-tags https://github.com/Boucii/RISC-V-Ladder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571123932
git clone --depth 1 --no-tags https://github.com/2006wzt/HUST-riscv-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575353373
git clone --depth 1 --no-tags https://github.com/grant-olson/fpga9685.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577844168
git clone --depth 1 --no-tags https://github.com/henriquegreg/RISC-V-Implementation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571293583
git clone --depth 1 --no-tags https://github.com/lewiz-support/OmniXtend_RemoteAgent_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571705658
git clone --depth 1 --no-tags https://github.com/HanLi05869/MIPS-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573690453
git clone --depth 1 --no-tags https://github.com/Mazamars312/Analogue-MPU-Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575808698
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/APB_Bus_Connected_to_GPIO_and_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576409913
git clone --depth 1 --no-tags https://github.com/Zhenghao-He/MutiCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576292895
git clone --depth 1 --no-tags https://github.com/NanUshio/32Bit_Signed_Booth2_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575717165
git clone --depth 1 --no-tags https://github.com/Mars3397/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575943811
git clone --depth 1 --no-tags https://github.com/YangZhuangwen/GEMM-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575850776
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-XSleena_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577473068
git clone --depth 1 --no-tags https://github.com/Hagiwara-shc/j202_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576579262
git clone --depth 1 --no-tags https://github.com/xobs/caravel-gf180-pio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573957861
git clone --depth 1 --no-tags https://github.com/nehamjhanwar/arbiter-puf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575643546
git clone --depth 1 --no-tags https://github.com/Jinstorm/XJTU-Computer-Organization-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572041539
git clone --depth 1 --no-tags https://github.com/Kanishk-K-U/AHB2APB-Bridge-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570839760
git clone --depth 1 --no-tags https://github.com/C2H5COOH/VLSI-System-Design-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575009851
git clone --depth 1 --no-tags https://github.com/Qiming01/RISCV_MiniCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572546362
git clone --depth 1 --no-tags https://github.com/mathis-s/CaravelSoomRV-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573956874
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571564521
git clone --depth 1 --no-tags https://github.com/791071565/laser-lidar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570941939
git clone --depth 1 --no-tags https://github.com/Zhenghao-He/Static-Pipline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572781442
git clone --depth 1 --no-tags https://github.com/james61124/Computer-Organization-2022-spring-NYCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575141497
git clone --depth 1 --no-tags https://github.com/Deepak42074/SRAM_IMC_MPW7_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573836642
git clone --depth 1 --no-tags https://github.com/IY2002/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571398585
