LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY ULA IS
	PORT (
		 
		 A : IN natural;
		 B : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		 C : OUT STD_LOGIC_VECTOR (3 DOWNTO 0)

	);
END ULA;

ARCHITECTURE comportamento OF ULA IS
	BEGIN
		C <= A+B
END comportamento;