$date
	Sun Jan 26 22:22:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bb1_test $end
$var wire 1 ! c $end
$var reg 1 " j $end
$var reg 1 # v $end
$var reg 1 $ w $end
$scope module bb1 $end
$var wire 1 " d $end
$var wire 1 $ j $end
$var wire 1 # k $end
$var wire 1 ! n $end
$var wire 1 % w01 $end
$var wire 1 & w05 $end
$var wire 1 ' w06 $end
$var wire 1 ( w08 $end
$var wire 1 ) w15 $end
$var wire 1 * w17 $end
$var wire 1 + w22 $end
$var wire 1 , w23 $end
$var wire 1 - w28 $end
$var wire 1 . w29 $end
$var wire 1 / w38 $end
$var wire 1 0 w45 $end
$var wire 1 1 w49 $end
$var wire 1 2 w50 $end
$var wire 1 3 w63 $end
$var wire 1 4 w64 $end
$var wire 1 5 w66 $end
$var wire 1 6 w72 $end
$var wire 1 7 w81 $end
$var wire 1 8 w83 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
18
17
06
15
14
13
02
01
10
1/
1.
0-
1,
1+
1*
0)
1(
0'
1&
0%
0$
0#
0"
1!
$end
#10
12
1)
0,
0(
1"
#20
1!
14
0+
02
1.
08
16
0'
0/
0)
1,
1(
0%
11
07
0"
1#
#30
0!
04
0.
03
1%
06
12
0&
1)
0,
0(
1"
#40
1!
14
13
1+
1.
18
1/
0)
1,
1(
0%
01
17
00
05
1&
0"
0#
1$
#50
0*
0,
0(
1"
#60
0+
08
16
1'
0/
11
04
1*
0.
0-
1,
1(
1%
07
0"
1#
#70
1+
13
1-
18
06
0'
1/
01
0*
0,
0(
1"
#80
