

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Mon Jan 21 18:53:24 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        proj
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     2.747|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  49503|  49503|  49503|  49503|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |      0|      0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  49500|  49500|       225|          -|          -|   220|    no    |
        | + loop_width          |    220|    220|         2|          1|          1|   220|    yes   |
        | + loop_wait_for_eol   |      0|      0|         1|          1|          1|     0|    yes   |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
5 --> 
	7  / (exitcond)
	6  / (!exitcond)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (eol_2)
	8  / (!eol_2)
9 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str104, i32 0, i32 0, [1 x i8]* @p_str105, [1 x i8]* @p_str106, [1 x i8]* @p_str107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str108, [1 x i8]* @p_str109)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str97, i32 0, i32 0, [1 x i8]* @p_str98, [1 x i8]* @p_str99, [1 x i8]* @p_str100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str101, [1 x i8]* @p_str102)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str90, i32 0, i32 0, [1 x i8]* @p_str91, [1 x i8]* @p_str92, [1 x i8]* @p_str93, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str94, [1 x i8]* @p_str95)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br label %.preheader233" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str50) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 15 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str50)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:66]   --->   Operation 17 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str3) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:67]   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 19 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 20 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 21 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 22 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str50, i32 %tmp)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:70]   --->   Operation 23 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.preheader232.preheader, label %.preheader233" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sof_1 = alloca i1"   --->   Operation 25 'alloca' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.76ns)   --->   "store i1 true, i1* %sof_1"   --->   Operation 26 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader232" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%axi_last_V1 = phi i1 [ %axi_last_V_3, %6 ], [ %tmp_last_V, %.preheader232.preheader ]"   --->   Operation 28 'phi' 'axi_last_V1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%axi_data_V1 = phi i32 [ %axi_data_V_3, %6 ], [ %tmp_data_V, %.preheader232.preheader ]"   --->   Operation 29 'phi' 'axi_data_V1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%t_V = phi i8 [ %i_V, %6 ], [ 0, %.preheader232.preheader ]"   --->   Operation 30 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.55ns)   --->   "%exitcond2 = icmp eq i8 %t_V, -36" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 31 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 220, i64 220, i64 220)"   --->   Operation 32 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.91ns)   --->   "%i_V = add i8 %t_V, 1" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 33 'add' 'i_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %7, label %1" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str21) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 35 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "br label %2" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 37 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.74>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%eol_1 = phi i1 [ %axi_last_V1, %1 ], [ %axi_last_V_2, %._crit_edge ]" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 39 'phi' 'eol_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%axi_data_V_1 = phi i32 [ %axi_data_V1, %1 ], [ %p_Val2_s, %._crit_edge ]"   --->   Operation 40 'phi' 'axi_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%t_V_3 = phi i8 [ 0, %1 ], [ %j_V, %._crit_edge ]"   --->   Operation 41 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%eol = phi i1 [ false, %1 ], [ %axi_last_V_2, %._crit_edge ]" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 42 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %t_V_3, -36" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 43 'icmp' 'exitcond' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 220, i64 220, i64 220)"   --->   Operation 44 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.91ns)   --->   "%j_V = add i8 %t_V_3, 1" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 45 'add' 'j_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %3" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sof_1_load = load i1* %sof_1" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 47 'load' 'sof_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.97ns)   --->   "%brmerge = or i1 %sof_1_load, %eol" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 48 'or' 'brmerge' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.76ns)   --->   "br i1 %brmerge, label %._crit_edge, label %4" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 49 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_72 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 50 'read' 'empty_72' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_72, 0" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 51 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_72, 4" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 52 'extractvalue' 'tmp_last_V_1' <Predicate = (!exitcond & !brmerge)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "br label %._crit_edge"   --->   Operation 53 'br' <Predicate = (!exitcond & !brmerge)> <Delay = 1.76>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %eol_1, %3 ]"   --->   Operation 54 'phi' 'axi_last_V_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %tmp_data_V_1, %4 ], [ %axi_data_V_1, %3 ]"   --->   Operation 55 'phi' 'p_Val2_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i32 %p_Val2_s to i8" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 56 'trunc' 'tmp_72' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 15)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 57 'partselect' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 23)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 58 'partselect' 'tmp_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "store i1 false, i1* %sof_1"   --->   Operation 59 'store' <Predicate = (!exitcond)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str22) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 60 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str22)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 61 'specregionbegin' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:75]   --->   Operation 62 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 63 'specregionbegin' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 64 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_72)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 65 'write' <Predicate = (!exitcond)> <Delay = 2.62> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 66 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_17)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 66 'write' <Predicate = (!exitcond)> <Delay = 2.62> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 67 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_18)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 67 'write' <Predicate = (!exitcond)> <Delay = 2.62> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_19)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 68 'specregionend' 'empty_73' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str22, i32 %tmp_14)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:95]   --->   Operation 69 'specregionend' 'empty_74' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %2" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 70 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%axi_last_V_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol_1, %.preheader.preheader ]"   --->   Operation 72 'phi' 'axi_last_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%axi_data_V_3 = phi i32 [ %tmp_data_V_2, %5 ], [ %axi_data_V_1, %.preheader.preheader ]"   --->   Operation 73 'phi' 'axi_data_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%eol_2 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol, %.preheader.preheader ]"   --->   Operation 74 'phi' 'eol_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %eol_2, label %6, label %5" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str51) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 76 'specloopname' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str51)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 77 'specregionbegin' 'tmp_15' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:97]   --->   Operation 78 'specpipeline' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str3) nounwind" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:98]   --->   Operation 79 'speclooptripcount' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_75 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 80 'read' 'empty_75' <Predicate = (!eol_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_75, 0" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 81 'extractvalue' 'tmp_data_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_75, 4" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 82 'extractvalue' 'tmp_last_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str51, i32 %tmp_15)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:103]   --->   Operation 83 'specregionend' 'empty_76' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:103]   --->   Operation 84 'br' <Predicate = (!eol_2)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_s)" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:104]   --->   Operation 85 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader232" [/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10  (specinterface    ) [ 0000000000]
StgValue_11  (specinterface    ) [ 0000000000]
StgValue_12  (specinterface    ) [ 0000000000]
StgValue_13  (specinterface    ) [ 0000000000]
StgValue_14  (br               ) [ 0000000000]
StgValue_15  (specloopname     ) [ 0000000000]
tmp          (specregionbegin  ) [ 0000000000]
StgValue_17  (specpipeline     ) [ 0000000000]
StgValue_18  (speclooptripcount) [ 0000000000]
empty        (read             ) [ 0000000000]
tmp_data_V   (extractvalue     ) [ 0001111111]
tmp_user_V   (extractvalue     ) [ 0010000000]
tmp_last_V   (extractvalue     ) [ 0001111111]
empty_71     (specregionend    ) [ 0000000000]
StgValue_24  (br               ) [ 0000000000]
sof_1        (alloca           ) [ 0001111111]
StgValue_26  (store            ) [ 0000000000]
StgValue_27  (br               ) [ 0001111111]
axi_last_V1  (phi              ) [ 0000111000]
axi_data_V1  (phi              ) [ 0000111000]
t_V          (phi              ) [ 0000100000]
exitcond2    (icmp             ) [ 0000111111]
StgValue_32  (speclooptripcount) [ 0000000000]
i_V          (add              ) [ 0001111111]
StgValue_34  (br               ) [ 0000000000]
StgValue_35  (specloopname     ) [ 0000000000]
tmp_s        (specregionbegin  ) [ 0000011111]
StgValue_37  (br               ) [ 0000111111]
StgValue_38  (ret              ) [ 0000000000]
eol_1        (phi              ) [ 0000010110]
axi_data_V_1 (phi              ) [ 0000010110]
t_V_3        (phi              ) [ 0000010000]
eol          (phi              ) [ 0000010110]
exitcond     (icmp             ) [ 0000111111]
StgValue_44  (speclooptripcount) [ 0000000000]
j_V          (add              ) [ 0000111111]
StgValue_46  (br               ) [ 0000000000]
sof_1_load   (load             ) [ 0000000000]
brmerge      (or               ) [ 0000111111]
StgValue_49  (br               ) [ 0000000000]
empty_72     (read             ) [ 0000000000]
tmp_data_V_1 (extractvalue     ) [ 0000000000]
tmp_last_V_1 (extractvalue     ) [ 0000000000]
StgValue_53  (br               ) [ 0000000000]
axi_last_V_2 (phi              ) [ 0000111111]
p_Val2_s     (phi              ) [ 0000111111]
tmp_72       (trunc            ) [ 0000011000]
tmp_17       (partselect       ) [ 0000011000]
tmp_18       (partselect       ) [ 0000011000]
StgValue_59  (store            ) [ 0000000000]
StgValue_60  (specloopname     ) [ 0000000000]
tmp_14       (specregionbegin  ) [ 0000000000]
StgValue_62  (specpipeline     ) [ 0000000000]
tmp_19       (specregionbegin  ) [ 0000000000]
StgValue_64  (specprotocol     ) [ 0000000000]
StgValue_65  (write            ) [ 0000000000]
StgValue_66  (write            ) [ 0000000000]
StgValue_67  (write            ) [ 0000000000]
empty_73     (specregionend    ) [ 0000000000]
empty_74     (specregionend    ) [ 0000000000]
StgValue_70  (br               ) [ 0000111111]
StgValue_71  (br               ) [ 0000111111]
axi_last_V_3 (phi              ) [ 0001100011]
axi_data_V_3 (phi              ) [ 0001100011]
eol_2        (phi              ) [ 0000000010]
StgValue_75  (br               ) [ 0000000000]
StgValue_76  (specloopname     ) [ 0000000000]
tmp_15       (specregionbegin  ) [ 0000000000]
StgValue_78  (specpipeline     ) [ 0000000000]
StgValue_79  (speclooptripcount) [ 0000000000]
empty_75     (read             ) [ 0000000000]
tmp_data_V_2 (extractvalue     ) [ 0000111111]
tmp_last_V_2 (extractvalue     ) [ 0000111111]
empty_76     (specregionend    ) [ 0000000000]
StgValue_84  (br               ) [ 0000111111]
empty_77     (specregionend    ) [ 0000000000]
StgValue_86  (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="sof_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="44" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="0" index="3" bw="4" slack="0"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="1" slack="0"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="1" slack="0"/>
<pin id="135" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_72/5 empty_75/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_65_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="1"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="StgValue_66_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="1"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_67_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="1"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/6 "/>
</bind>
</comp>

<comp id="165" class="1005" name="axi_last_V1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="axi_last_V1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="2"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="axi_data_V1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V1 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="axi_data_V1_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="2"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="t_V_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="t_V_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="eol_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2"/>
<pin id="198" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="eol_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_1/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="axi_data_V_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2"/>
<pin id="209" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="axi_data_V_1_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="t_V_3_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="t_V_3_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="eol_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="eol_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="axi_last_V_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="axi_last_V_2_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_Val2_s_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Val2_s_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="axi_last_V_3_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="axi_last_V_3_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="2"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3/8 "/>
</bind>
</comp>

<comp id="278" class="1005" name="axi_data_V_3_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="axi_data_V_3_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="32" slack="2"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3/8 "/>
</bind>
</comp>

<comp id="290" class="1005" name="eol_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="eol_2_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="2"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="44" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/5 tmp_data_V_2/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="44" slack="0"/>
<pin id="307" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/5 tmp_last_V_2/8 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_user_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="44" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="StgValue_26_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="j_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sof_1_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="2"/>
<pin id="345" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_load/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="brmerge_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_72_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_17_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="0" index="3" bw="5" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_18_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="StgValue_59_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="2"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_data_V_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_last_V_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="2"/>
<pin id="391" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="394" class="1005" name="sof_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="exitcond2_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="i_V_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="410" class="1005" name="exitcond_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="414" class="1005" name="j_V_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="419" class="1005" name="brmerge_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_72_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="1"/>
<pin id="425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_17_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_18_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_data_V_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_last_V_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="136"><net_src comp="86" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="149"><net_src comp="118" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="118" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="118" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="168" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="184"><net_src comp="178" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="188"><net_src comp="92" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="205"><net_src comp="165" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="216"><net_src comp="175" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="221"><net_src comp="92" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="102" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="252"><net_src comp="199" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="264"><net_src comp="210" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="276"><net_src comp="196" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="288"><net_src comp="207" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="299"><net_src comp="229" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="126" pin="8"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="308"><net_src comp="126" pin="8"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="313"><net_src comp="126" pin="8"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="90" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="189" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="94" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="189" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="222" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="94" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="222" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="98" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="233" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="258" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="104" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="258" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="106" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="108" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="104" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="258" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="110" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="380"><net_src comp="102" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="300" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="392"><net_src comp="305" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="397"><net_src comp="122" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="404"><net_src comp="319" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="325" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="413"><net_src comp="331" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="337" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="422"><net_src comp="346" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="352" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="431"><net_src comp="356" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="436"><net_src comp="366" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="441"><net_src comp="300" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="446"><net_src comp="305" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="293" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
 - Input state : 
	Port: AXIvideo2Mat : AXI_video_strm_V_data_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_keep_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_strb_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_user_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_last_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_id_V | {2 5 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_dest_V | {2 5 8 }
  - Chain level:
	State 1
	State 2
		empty_71 : 1
		StgValue_24 : 1
	State 3
		StgValue_26 : 1
	State 4
		exitcond2 : 1
		i_V : 1
		StgValue_34 : 2
	State 5
		exitcond : 1
		j_V : 1
		StgValue_46 : 2
		brmerge : 1
		StgValue_49 : 1
		axi_last_V_2 : 2
		p_Val2_s : 2
		tmp_72 : 3
		tmp_17 : 3
		tmp_18 : 3
	State 6
		empty_73 : 1
		empty_74 : 1
	State 7
	State 8
		StgValue_75 : 1
		empty_76 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_V_fu_325        |    0    |    15   |
|          |        j_V_fu_337        |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     exitcond2_fu_319     |    0    |    11   |
|          |      exitcond_fu_331     |    0    |    11   |
|----------|--------------------------|---------|---------|
|    or    |      brmerge_fu_346      |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_126     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | StgValue_65_write_fu_144 |    0    |    0    |
|   write  | StgValue_66_write_fu_151 |    0    |    0    |
|          | StgValue_67_write_fu_158 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_300        |    0    |    0    |
|extractvalue|        grp_fu_305        |    0    |    0    |
|          |     tmp_user_V_fu_310    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_72_fu_352      |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_17_fu_356      |    0    |    0    |
|          |       tmp_18_fu_366      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    54   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_data_V1_reg_175|   32   |
|axi_data_V_1_reg_207|   32   |
|axi_data_V_3_reg_278|   32   |
| axi_last_V1_reg_165|    1   |
|axi_last_V_2_reg_241|    1   |
|axi_last_V_3_reg_266|    1   |
|   brmerge_reg_419  |    1   |
|    eol_1_reg_196   |    1   |
|    eol_2_reg_290   |    1   |
|     eol_reg_229    |    1   |
|  exitcond2_reg_401 |    1   |
|  exitcond_reg_410  |    1   |
|     i_V_reg_405    |    8   |
|     j_V_reg_414    |    8   |
|  p_Val2_s_reg_254  |   32   |
|    sof_1_reg_394   |    1   |
|    t_V_3_reg_218   |    8   |
|     t_V_reg_185    |    8   |
|   tmp_17_reg_428   |    8   |
|   tmp_18_reg_433   |    8   |
|   tmp_72_reg_423   |    8   |
|tmp_data_V_2_reg_438|   32   |
| tmp_data_V_reg_381 |   32   |
|tmp_last_V_2_reg_443|    1   |
| tmp_last_V_reg_389 |    1   |
+--------------------+--------+
|        Total       |   260  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| eol_reg_229 |  p0  |   2  |   1  |    2   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    2   ||  1.769  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   260  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   260  |   63   |
+-----------+--------+--------+--------+
