Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Oct 19 11:33:17 2021
Info: Command: quartus_sh -t ..//DeMiSTify/Scripts/compile.tcl -project laser500 -board neptuno
Info: Quartus(args): -project laser500 -board neptuno
Project: laser500_neptuno
Target: neptuno
Warning (125092): Tcl Script File ../zxspectrum.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../zxspectrum.qip
Warning (125092): Tcl Script File ../sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../sys/sys.qip
Info (293032): Detected changes in source files.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80pa.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_Reg.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_Pack.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_MCode.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_ALU.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80.vhd.
Info (293032): Detected changes in source files.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80pa.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_Reg.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_Pack.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_MCode.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_ALU.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80.vhd.
Info (293032): Detected changes in source files.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80pa.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_Reg.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_Pack.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_MCode.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80_ALU.vhd.
    Info (293033): A new file was added to the project: /home/user/Laser500_MiST/T80/T80.vhd.
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 19 11:33:17 2021
Info: Command: quartus_sh -t .././build_id.tcl compile laser500_neptuno laser500_neptuno
Info: Quartus(args): compile laser500_neptuno laser500_neptuno
Info: Generated build identification Verilog module: /home/user/Laser500_MiST/neptuno/build_id.v
Info: Date:             211019
Info: Time:             113317
Info (23030): Evaluation of Tcl script .././build_id.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 760 megabytes
    Info: Processing ended: Tue Oct 19 11:33:17 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 19 11:33:19 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off laser500_neptuno -c laser500_neptuno
Warning (125092): Tcl Script File ../zxspectrum.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../zxspectrum.qip
Warning (125092): Tcl Script File ../sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../sys/sys.qip
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file rtl/joydecoder.v
    Info (12023): Found entity 1: joydecoder File: /home/user/Laser500_MiST/neptuno/rtl/joydecoder.v Line: 24
Info (12021): Found 4 design units, including 2 entities, in source file rtl/audio_i2s.vhd
    Info (12022): Found design unit 1: dac_if-Behavioral File: /home/user/Laser500_MiST/neptuno/rtl/audio_i2s.vhd Line: 34
    Info (12022): Found design unit 2: audio_top-Behavioral File: /home/user/Laser500_MiST/neptuno/rtl/audio_i2s.vhd Line: 97
    Info (12023): Found entity 1: dac_if File: /home/user/Laser500_MiST/neptuno/rtl/audio_i2s.vhd Line: 24
    Info (12023): Found entity 2: audio_top File: /home/user/Laser500_MiST/neptuno/rtl/audio_i2s.vhd Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/downloader.sv
    Info (12023): Found entity 1: downloader File: /home/user/Laser500_MiST/downloader.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /home/user/Laser500_MiST/mist-modules/sd_card.v
    Info (12023): Found entity 1: sd_card File: /home/user/Laser500_MiST/mist-modules/sd_card.v Line: 27
    Info (12023): Found entity 2: sd_card_dpram File: /home/user/Laser500_MiST/mist-modules/sd_card.v Line: 464
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/mist-modules/rgb2ypbpr.sv
    Info (12023): Found entity 1: rgb2ypbpr File: /home/user/Laser500_MiST/mist-modules/rgb2ypbpr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/mist-modules/mist_video.v
    Info (12023): Found entity 1: mist_video File: /home/user/Laser500_MiST/mist-modules/mist_video.v Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/Laser500_MiST/mist-modules/mist.vhd
    Info (12022): Found design unit 1: mist File: /home/user/Laser500_MiST/mist-modules/mist.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/mist-modules/user_io.v
    Info (12023): Found entity 1: user_io File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/mist-modules/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: /home/user/Laser500_MiST/mist-modules/scandoubler.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/mist-modules/osd.v
    Info (12023): Found entity 1: osd File: /home/user/Laser500_MiST/mist-modules/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/mist-modules/cofi.sv
    Info (12023): Found entity 1: cofi File: /home/user/Laser500_MiST/mist-modules/cofi.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/mist-modules/data_io.v
    Info (12023): Found entity 1: data_io File: /home/user/Laser500_MiST/mist-modules/data_io.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file /home/user/Laser500_MiST/mist-modules/arcade_inputs.v
    Info (12023): Found entity 1: arcade_inputs File: /home/user/Laser500_MiST/mist-modules/arcade_inputs.v Line: 4
    Info (12023): Found entity 2: control_rotator File: /home/user/Laser500_MiST/mist-modules/arcade_inputs.v Line: 152
    Info (12023): Found entity 3: input_toggle File: /home/user/Laser500_MiST/mist-modules/arcade_inputs.v Line: 170
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/mist-modules/dac.vhd
    Info (12022): Found design unit 1: dac-rtl File: /home/user/Laser500_MiST/mist-modules/dac.vhd Line: 33
    Info (12023): Found entity 1: dac File: /home/user/Laser500_MiST/mist-modules/dac.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/laser500_mist.sv
    Info (12023): Found entity 1: laser500_mist File: /home/user/Laser500_MiST/laser500_mist.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/eraser.v
    Info (12023): Found entity 1: eraser File: /home/user/Laser500_MiST/eraser.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/VTL_chip.v
    Info (12023): Found entity 1: VTL_chip File: /home/user/Laser500_MiST/VTL_chip.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/rom_charset.v
    Info (12023): Found entity 1: rom_charset File: /home/user/Laser500_MiST/rom_charset.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/rom_charset_alternate.v
    Info (12023): Found entity 1: rom_charset_alternate File: /home/user/Laser500_MiST/rom_charset_alternate.v Line: 39
Warning (12019): Can't analyze file -- file ../data_io.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/sdram.v
    Info (12023): Found entity 1: sdram File: /home/user/Laser500_MiST/sdram.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/user/Laser500_MiST/keyboard.v
    Info (12023): Found entity 1: keyboard File: /home/user/Laser500_MiST/keyboard.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch File: /home/user/Laser500_MiST/ps2_intf.vhd Line: 64
    Info (12023): Found entity 1: ps2_intf File: /home/user/Laser500_MiST/ps2_intf.vhd Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/user/Laser500_MiST/neptuno/pll.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/rc_filter_1o.vhd
    Info (12022): Found design unit 1: rc_filter_1o-RTL File: /home/user/Laser500_MiST/rc_filter_1o.vhd Line: 79
    Info (12023): Found entity 1: rc_filter_1o File: /home/user/Laser500_MiST/rc_filter_1o.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/T80/T80pa.vhd
    Info (12022): Found design unit 1: T80pa-rtl File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 90
    Info (12023): Found entity 1: T80pa File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/T80/T80_Reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: /home/user/Laser500_MiST/T80/T80_Reg.vhd Line: 96
    Info (12023): Found entity 1: T80_Reg File: /home/user/Laser500_MiST/T80/T80_Reg.vhd Line: 75
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/Laser500_MiST/T80/T80_Pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: /home/user/Laser500_MiST/T80/T80_Pack.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/T80/T80_MCode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: /home/user/Laser500_MiST/T80/T80_MCode.vhd Line: 151
    Info (12023): Found entity 1: T80_MCode File: /home/user/Laser500_MiST/T80/T80_MCode.vhd Line: 79
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/T80/T80_ALU.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: /home/user/Laser500_MiST/T80/T80_ALU.vhd Line: 102
    Info (12023): Found entity 1: T80_ALU File: /home/user/Laser500_MiST/T80/T80_ALU.vhd Line: 74
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/T80/T80.vhd
    Info (12022): Found design unit 1: T80-rtl File: /home/user/Laser500_MiST/T80/T80.vhd Line: 126
    Info (12023): Found entity 1: T80 File: /home/user/Laser500_MiST/T80/T80.vhd Line: 84
Info (12021): Found 1 design units, including 0 entities, in source file demistify_config_pkg.vhd
    Info (12022): Found design unit 1: demistify_config_pkg File: /home/user/Laser500_MiST/neptuno/demistify_config_pkg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd
    Info (12022): Found design unit 1: substitute_mcu-rtl File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 79
    Info (12023): Found entity 1: substitute_mcu File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 24
Info (12021): Found 1 design units, including 0 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd
    Info (12022): Found design unit 1: eightthirtytwo_pkg File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_alu-rtl File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 50
    Info (12023): Found entity 1: eightthirtytwo_alu File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd
    Info (12022): Found design unit 1: eightthirtytwo_shifter-rtl File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd Line: 45
    Info (12023): Found entity 1: eightthirtytwo_shifter File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner-rtl File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd Line: 36
    Info (12023): Found entity 1: eightthirtytwo_aligner File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner_le-rtl File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd Line: 38
    Info (12023): Found entity 1: eightthirtytwo_aligner_le File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd
    Info (12022): Found design unit 1: eightthirtytwo_decode-behavoural File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd Line: 38
    Info (12023): Found entity 1: eightthirtytwo_decode File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd
    Info (12022): Found design unit 1: eightthirtytwo_fetchloadstore-behavioural File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 79
    Info (12023): Found entity 1: eightthirtytwo_fetchloadstore File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd
    Info (12022): Found design unit 1: eightthirtytwo_hazard-rtl File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd Line: 60
    Info (12023): Found entity 1: eightthirtytwo_hazard File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd
    Info (12022): Found design unit 1: eightthirtytwo_debug-rtl File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd Line: 53
    Info (12023): Found entity 1: eightthirtytwo_debug File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_cpu-behavoural File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 59
    Info (12023): Found entity 1: eightthirtytwo_cpu File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_bridge_jtag.vhd
    Info (12022): Found design unit 1: debug_bridge_jtag-rtl File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_bridge_jtag.vhd Line: 36
    Info (12023): Found entity 1: debug_bridge_jtag File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_bridge_jtag.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_virtualjtag.vhd
    Info (12022): Found design unit 1: debug_virtualjtag-SYN File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_virtualjtag.vhd Line: 62
    Info (12023): Found entity 1: debug_virtualjtag File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_virtualjtag.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_fifo_altera.vhd
    Info (12022): Found design unit 1: debug_fifo_altera-SYN File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_fifo_altera.vhd Line: 58
    Info (12023): Found entity 1: debug_fifo_altera File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/debug_fifo_altera.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/firmware/controller_rom.vhd
    Info (12022): Found design unit 1: controller_rom-arch File: /home/user/Laser500_MiST/DeMiSTify/firmware/controller_rom.vhd Line: 23
    Info (12023): Found entity 1: controller_rom File: /home/user/Laser500_MiST/DeMiSTify/firmware/controller_rom.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/controller/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl File: /home/user/Laser500_MiST/DeMiSTify/controller/simple_uart.vhd Line: 53
    Info (12023): Found entity 1: simple_uart File: /home/user/Laser500_MiST/DeMiSTify/controller/simple_uart.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/controller/jtag_uart.vhd
    Info (12022): Found design unit 1: jtag_uart-rtl File: /home/user/Laser500_MiST/DeMiSTify/controller/jtag_uart.vhd Line: 35
    Info (12023): Found entity 1: jtag_uart File: /home/user/Laser500_MiST/DeMiSTify/controller/jtag_uart.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/controller/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl File: /home/user/Laser500_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 80
    Info (12023): Found entity 1: io_ps2_com File: /home/user/Laser500_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/controller/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl File: /home/user/Laser500_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 35
    Info (12023): Found entity 1: interrupt_controller File: /home/user/Laser500_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/controller/timer_controller.vhd
    Info (12022): Found design unit 1: timer_controller-rtl File: /home/user/Laser500_MiST/DeMiSTify/controller/timer_controller.vhd Line: 43
    Info (12023): Found entity 1: timer_controller File: /home/user/Laser500_MiST/DeMiSTify/controller/timer_controller.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-rtl File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 43
    Info (12023): Found entity 1: spi_controller File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/firmware/controller_rom1_byte.vhd
    Info (12022): Found design unit 1: controller_rom1-rtl File: /home/user/Laser500_MiST/firmware/controller_rom1_byte.vhd Line: 23
    Info (12023): Found entity 1: controller_rom1 File: /home/user/Laser500_MiST/firmware/controller_rom1_byte.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Laser500_MiST/firmware/controller_rom2_byte.vhd
    Info (12022): Found design unit 1: controller_rom2-rtl File: /home/user/Laser500_MiST/firmware/controller_rom2_byte.vhd Line: 23
    Info (12023): Found entity 1: controller_rom2 File: /home/user/Laser500_MiST/firmware/controller_rom2_byte.vhd Line: 6
Warning (12125): Using design file neptuno_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neptuno_top-RTL File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 63
    Info (12023): Found entity 1: neptuno_top File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 7
Info (12127): Elaborating entity "neptuno_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at neptuno_top.vhd(40): used explicit default value for signal "joyP7_o" because signal was never assigned a value File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at neptuno_top.vhd(50): used explicit default value for signal "stm_rx_o" because signal was never assigned a value File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(69): object "reset_n" assigned a value but never read File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(86): object "spi_ss4" assigned a value but never read File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 86
Warning (10541): VHDL Signal Declaration warning at neptuno_top.vhd(111): used implicit default value for signal "rs232_rxd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(112): object "rs232_txd" assigned a value but never read File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 112
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(214): object "i2s_mclk" assigned a value but never read File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 214
Info (12128): Elaborating entity "audio_top" for hierarchy "audio_top:audio_i2s" File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 260
Info (12128): Elaborating entity "dac_if" for hierarchy "audio_top:audio_i2s|dac_if:dac" File: /home/user/Laser500_MiST/neptuno/rtl/audio_i2s.vhd Line: 147
Info (12128): Elaborating entity "joydecoder" for hierarchy "joydecoder:joy" File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 272
Info (12128): Elaborating entity "laser500_mist" for hierarchy "laser500_mist:guest" File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 292
Warning (10036): Verilog HDL or VHDL warning at laser500_mist.sv(134): object "st_scalines" assigned a value but never read File: /home/user/Laser500_MiST/laser500_mist.sv Line: 134
Warning (10034): Output port "UART_TX" at laser500_mist.sv(57) has no driver File: /home/user/Laser500_MiST/laser500_mist.sv Line: 57
Info (12128): Elaborating entity "mist_video" for hierarchy "laser500_mist:guest|mist_video:mist_video" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 110
Info (12128): Elaborating entity "scandoubler" for hierarchy "laser500_mist:guest|mist_video:mist_video|scandoubler:scandoubler" File: /home/user/Laser500_MiST/mist-modules/mist_video.v Line: 125
Info (12128): Elaborating entity "osd" for hierarchy "laser500_mist:guest|mist_video:mist_video|osd:osd" File: /home/user/Laser500_MiST/mist-modules/mist_video.v Line: 147
Info (12128): Elaborating entity "cofi" for hierarchy "laser500_mist:guest|mist_video:mist_video|cofi:cofi" File: /home/user/Laser500_MiST/mist-modules/mist_video.v Line: 167
Info (12128): Elaborating entity "rgb2ypbpr" for hierarchy "laser500_mist:guest|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr" File: /home/user/Laser500_MiST/mist-modules/mist_video.v Line: 179
Info (12128): Elaborating entity "user_io" for hierarchy "laser500_mist:guest|user_io:user_io" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 179
Info (12128): Elaborating entity "keyboard" for hierarchy "laser500_mist:guest|keyboard:keyboard" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 209
Info (12128): Elaborating entity "ps2_intf" for hierarchy "laser500_mist:guest|keyboard:keyboard|ps2_intf:ps2_keyboard" File: /home/user/Laser500_MiST/keyboard.v Line: 301
Info (12128): Elaborating entity "downloader" for hierarchy "laser500_mist:guest|downloader:downloader" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 254
Warning (10036): Verilog HDL or VHDL warning at downloader.sv(58): object "extension_index" assigned a value but never read File: /home/user/Laser500_MiST/downloader.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at downloader.sv(68): object "PRG_END_ADDR" assigned a value but never read File: /home/user/Laser500_MiST/downloader.sv Line: 68
Warning (10230): Verilog HDL assignment warning at downloader.sv(57): truncated value with size 6 to match size of target (1) File: /home/user/Laser500_MiST/downloader.sv Line: 57
Warning (10230): Verilog HDL assignment warning at downloader.sv(58): truncated value with size 2 to match size of target (1) File: /home/user/Laser500_MiST/downloader.sv Line: 58
Warning (10230): Verilog HDL assignment warning at downloader.sv(69): truncated value with size 32 to match size of target (16) File: /home/user/Laser500_MiST/downloader.sv Line: 69
Warning (10230): Verilog HDL assignment warning at downloader.sv(106): truncated value with size 32 to match size of target (25) File: /home/user/Laser500_MiST/downloader.sv Line: 106
Info (12128): Elaborating entity "data_io" for hierarchy "laser500_mist:guest|downloader:downloader|data_io:data_io" File: /home/user/Laser500_MiST/downloader.sv Line: 43
Info (12128): Elaborating entity "eraser" for hierarchy "laser500_mist:guest|eraser:eraser" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 285
Warning (10230): Verilog HDL assignment warning at eraser.v(35): truncated value with size 32 to match size of target (25) File: /home/user/Laser500_MiST/eraser.v Line: 35
Info (12128): Elaborating entity "T80pa" for hierarchy "laser500_mist:guest|T80pa:cpu" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 363
Info (12128): Elaborating entity "T80" for hierarchy "laser500_mist:guest|T80pa:cpu|T80:u0" File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 111
Info (12128): Elaborating entity "T80_MCode" for hierarchy "laser500_mist:guest|T80pa:cpu|T80:u0|T80_MCode:mcode" File: /home/user/Laser500_MiST/T80/T80.vhd Line: 263
Info (12128): Elaborating entity "T80_ALU" for hierarchy "laser500_mist:guest|T80pa:cpu|T80:u0|T80_ALU:alu" File: /home/user/Laser500_MiST/T80/T80.vhd Line: 331
Info (12128): Elaborating entity "T80_Reg" for hierarchy "laser500_mist:guest|T80pa:cpu|T80:u0|T80_Reg:Regs" File: /home/user/Laser500_MiST/T80/T80.vhd Line: 923
Info (12128): Elaborating entity "VTL_chip" for hierarchy "laser500_mist:guest|VTL_chip:VTL_chip" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 434
Warning (10036): Verilog HDL or VHDL warning at VTL_chip.v(100): object "caps_lock_bit" assigned a value but never read File: /home/user/Laser500_MiST/VTL_chip.v Line: 100
Warning (10230): Verilog HDL assignment warning at VTL_chip.v(145): truncated value with size 32 to match size of target (1) File: /home/user/Laser500_MiST/VTL_chip.v Line: 145
Warning (10230): Verilog HDL assignment warning at VTL_chip.v(146): truncated value with size 32 to match size of target (1) File: /home/user/Laser500_MiST/VTL_chip.v Line: 146
Warning (10230): Verilog HDL assignment warning at VTL_chip.v(156): truncated value with size 32 to match size of target (13) File: /home/user/Laser500_MiST/VTL_chip.v Line: 156
Warning (10230): Verilog HDL assignment warning at VTL_chip.v(158): truncated value with size 32 to match size of target (13) File: /home/user/Laser500_MiST/VTL_chip.v Line: 158
Warning (10230): Verilog HDL assignment warning at VTL_chip.v(159): truncated value with size 32 to match size of target (13) File: /home/user/Laser500_MiST/VTL_chip.v Line: 159
Warning (10230): Verilog HDL assignment warning at VTL_chip.v(160): truncated value with size 32 to match size of target (13) File: /home/user/Laser500_MiST/VTL_chip.v Line: 160
Warning (10230): Verilog HDL assignment warning at VTL_chip.v(162): truncated value with size 32 to match size of target (10) File: /home/user/Laser500_MiST/VTL_chip.v Line: 162
Warning (10034): Output port "WAIT_n" at VTL_chip.v(13) has no driver File: /home/user/Laser500_MiST/VTL_chip.v Line: 13
Info (12128): Elaborating entity "rom_charset" for hierarchy "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset:rom_charset" File: /home/user/Laser500_MiST/VTL_chip.v Line: 133
Info (12128): Elaborating entity "altsyncram" for hierarchy "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset:rom_charset|altsyncram:altsyncram_component" File: /home/user/Laser500_MiST/rom_charset.v Line: 81
Info (12130): Elaborated megafunction instantiation "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset:rom_charset|altsyncram:altsyncram_component" File: /home/user/Laser500_MiST/rom_charset.v Line: 81
Info (12133): Instantiated megafunction "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset:rom_charset|altsyncram:altsyncram_component" with the following parameter: File: /home/user/Laser500_MiST/rom_charset.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "charset.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_me91.tdf
    Info (12023): Found entity 1: altsyncram_me91 File: /home/user/Laser500_MiST/neptuno/db/altsyncram_me91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_me91" for hierarchy "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset:rom_charset|altsyncram:altsyncram_component|altsyncram_me91:auto_generated" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_charset_alternate" for hierarchy "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset_alternate:rom_charset_alternate" File: /home/user/Laser500_MiST/VTL_chip.v Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset_alternate:rom_charset_alternate|altsyncram:altsyncram_component" File: /home/user/Laser500_MiST/rom_charset_alternate.v Line: 81
Info (12130): Elaborated megafunction instantiation "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset_alternate:rom_charset_alternate|altsyncram:altsyncram_component" File: /home/user/Laser500_MiST/rom_charset_alternate.v Line: 81
Info (12133): Instantiated megafunction "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset_alternate:rom_charset_alternate|altsyncram:altsyncram_component" with the following parameter: File: /home/user/Laser500_MiST/rom_charset_alternate.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "charset64.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0i91.tdf
    Info (12023): Found entity 1: altsyncram_0i91 File: /home/user/Laser500_MiST/neptuno/db/altsyncram_0i91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0i91" for hierarchy "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset_alternate:rom_charset_alternate|altsyncram:altsyncram_component|altsyncram_0i91:auto_generated" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "pll" for hierarchy "laser500_mist:guest|pll:pll" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 459
Info (12128): Elaborating entity "altpll" for hierarchy "laser500_mist:guest|pll:pll|altpll:altpll_component" File: /home/user/Laser500_MiST/neptuno/pll.v Line: 110
Info (12130): Elaborated megafunction instantiation "laser500_mist:guest|pll:pll|altpll:altpll_component" File: /home/user/Laser500_MiST/neptuno/pll.v Line: 110
Info (12133): Instantiated megafunction "laser500_mist:guest|pll:pll|altpll:altpll_component" with the following parameter: File: /home/user/Laser500_MiST/neptuno/pll.v Line: 110
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14698223"
    Info (12134): Parameter "clk0_phase_shift" = "2835"
    Info (12134): Parameter "clk1_divide_by" = "6250000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "14698223"
    Info (12134): Parameter "clk1_phase_shift" = "709"
    Info (12134): Parameter "clk2_divide_by" = "3000000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "220473"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25000000"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "14698223"
    Info (12134): Parameter "clk3_phwwase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "6250000"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "14698223"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdram" for hierarchy "laser500_mist:guest|sdram:sdram" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 562
Info (12128): Elaborating entity "dac" for hierarchy "laser500_mist:guest|dac:dac_AUDIO_L" File: /home/user/Laser500_MiST/laser500_mist.sv Line: 593
Info (12128): Elaborating entity "substitute_mcu" for hierarchy "substitute_mcu:controller" File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 338
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(188): object "flushcaches" assigned a value but never read File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 188
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(191): object "debug_req" assigned a value but never read File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 191
Warning (10541): VHDL Signal Declaration warning at substitute_mcu.vhd(192): used implicit default value for signal "debug_ack" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(193): object "debug_fromcpu" assigned a value but never read File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 193
Warning (10541): VHDL Signal Declaration warning at substitute_mcu.vhd(194): used implicit default value for signal "debug_tocpu" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(195): object "debug_wr" assigned a value but never read File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 195
Warning (10492): VHDL Process Statement warning at substitute_mcu.vhd(219): signal "reset_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 219
Warning (10492): VHDL Process Statement warning at substitute_mcu.vhd(524): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 524
Warning (10873): Using initial value X (don't care) for net "cpu_addr[1..0]" at substitute_mcu.vhd(174) File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 174
Info (12128): Elaborating entity "simple_uart" for hierarchy "substitute_mcu:controller|simple_uart:\genuart:myuart" File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 273
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "substitute_mcu:controller|io_ps2_com:mykeyboard" File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 296
Info (12128): Elaborating entity "spi_controller" for hierarchy "substitute_mcu:controller|spi_controller:spi" File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 364
Info (12128): Elaborating entity "timer_controller" for hierarchy "substitute_mcu:controller|timer_controller:mytimer" File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 389
Warning (10492): VHDL Process Statement warning at timer_controller.vhd(57): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/user/Laser500_MiST/DeMiSTify/controller/timer_controller.vhd Line: 57
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "substitute_mcu:controller|interrupt_controller:intcontroller" File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 409
Info (12128): Elaborating entity "controller_rom" for hierarchy "substitute_mcu:controller|controller_rom:rom" File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 427
Info (12128): Elaborating entity "controller_rom1" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1" File: /home/user/Laser500_MiST/DeMiSTify/firmware/controller_rom.vhd Line: 41
Info (12128): Elaborating entity "controller_rom2" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2" File: /home/user/Laser500_MiST/DeMiSTify/firmware/controller_rom.vhd Line: 56
Info (12128): Elaborating entity "eightthirtytwo_cpu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu" File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 470
Warning (10631): VHDL Process Statement warning at eightthirtytwo_cpu.vhd(536): inferring latch(es) for signal or variable "thread2", which holds its previous value in one or more paths through the process File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 536
Warning (10873): Using initial value X (don't care) for net "debug_q" at eightthirtytwo_cpu.vhd(52) File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 52
Warning (10873): Using initial value X (don't care) for net "regfile2.flag_cond" at eightthirtytwo_cpu.vhd(94) File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 94
Warning (10873): Using initial value X (don't care) for net "debug_req" at eightthirtytwo_cpu.vhd(53) File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "debug_wr" at eightthirtytwo_cpu.vhd(54) File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 54
Info (10041): Inferred latch for "thread2.setpc" at eightthirtytwo_cpu.vhd(536) File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 536
Info (12128): Elaborating entity "eightthirtytwo_fetchloadstore" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore" File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 329
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(94): object "opcodebuffer2_valid" assigned a value but never read File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at eightthirtytwo_fetchloadstore.vhd(98): used implicit default value for signal "fetch2_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(101): object "fetch2_word" assigned a value but never read File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 101
Warning (10873): Using initial value X (don't care) for net "opcode2" at eightthirtytwo_fetchloadstore.vhd(53) File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "opcode2_valid" at eightthirtytwo_fetchloadstore.vhd(54) File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 54
Info (12128): Elaborating entity "eightthirtytwo_aligner_le" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|eightthirtytwo_aligner_le:\align_le:aligner" File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 510
Info (12128): Elaborating entity "eightthirtytwo_decode" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_decode:decoder" File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 376
Info (12128): Elaborating entity "eightthirtytwo_alu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu" File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 401
Info (12128): Elaborating entity "eightthirtytwo_shifter" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter" File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 229
Info (12128): Elaborating entity "eightthirtytwo_hazard" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_hazard:hazard1" File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 442
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "laser500_mist:guest|user_io:user_io|SPI_MISO" feeding internal logic into a wire File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 35
Warning (276027): Inferred dual-clock RAM node "laser500_mist:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "laser500_mist:guest|user_io:user_io|ps2_kbd_fifo" is uninferred due to inappropriate RAM size File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 133
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "laser500_mist:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "laser500_mist:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/laser500_neptuno.ram0_controller_rom2_f950eaf0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/laser500_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|Mult0" File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
Info (12130): Elaborated megafunction instantiation "laser500_mist:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "laser500_mist:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dle1.tdf
    Info (12023): Found entity 1: altsyncram_dle1 File: /home/user/Laser500_MiST/neptuno/db/altsyncram_dle1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "laser500_mist:guest|mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0"
Info (12133): Instantiated megafunction "laser500_mist:guest|mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_amc1.tdf
    Info (12023): Found entity 1: altsyncram_amc1 File: /home/user/Laser500_MiST/neptuno/db/altsyncram_amc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/laser500_neptuno.ram0_controller_rom2_f950eaf0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jed1.tdf
    Info (12023): Found entity 1: altsyncram_jed1 File: /home/user/Laser500_MiST/neptuno/db/altsyncram_jed1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/laser500_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ufd1.tdf
    Info (12023): Found entity 1: altsyncram_ufd1 File: /home/user/Laser500_MiST/neptuno/db/altsyncram_ufd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
Info (12133): Instantiated megafunction "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" with the following parameter: File: /home/user/Laser500_MiST/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/user/Laser500_MiST/neptuno/db/mult_86t.tdf Line: 30
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 207 buffer(s)
    Info (13019): Ignored 207 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 524
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED" is stuck at VCC File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 11
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 17
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 18
    Warning (13410): Pin "joyP7_o" is stuck at VCC File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 40
    Warning (13410): Pin "stm_rst_o" is stuck at GND File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 52
Warning (332009): The launch and latch times for the relationship between source clock: spiclk and destination clock: guest|pll|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: spiclk and destination clock: guest|pll|altpll_component|auto_generated|pll1|clk[2] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: guest|pll|altpll_component|auto_generated|pll1|clk[0] and destination clock: spiclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286030): Timing-Driven Synthesis is running
Warning (332009): The launch and latch times for the relationship between source clock: spiclk and destination clock: guest|pll|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: spiclk and destination clock: guest|pll|altpll_component|auto_generated|pll1|clk[2] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: guest|pll|altpll_component|auto_generated|pll1|clk[0] and destination clock: spiclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: spiclk and destination clock: guest|pll|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: spiclk and destination clock: guest|pll|altpll_component|auto_generated|pll1|clk[2] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: guest|pll|altpll_component|auto_generated|pll1|clk[0] and destination clock: spiclk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 141 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset:rom_charset|altsyncram:altsyncram_component|altsyncram_me91:auto_generated|ALTSYNCRAM" File: /home/user/Laser500_MiST/neptuno/db/altsyncram_me91.tdf Line: 31
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "laser500_mist:guest|VTL_chip:VTL_chip|rom_charset_alternate:rom_charset_alternate|altsyncram:altsyncram_component|altsyncram_0i91:auto_generated|ALTSYNCRAM" File: /home/user/Laser500_MiST/neptuno/db/altsyncram_0i91.tdf Line: 31
Info (17017): Removed the following redundant logic cells
    Info (17048): Logic cell "laser500_mist:guest|mist_video:mist_video|osd:osd|v_osd_start[5]~18"
    Info (17048): Logic cell "laser500_mist:guest|mist_video:mist_video|osd:osd|v_osd_start[4]~20"
    Info (17048): Logic cell "laser500_mist:guest|mist_video:mist_video|osd:osd|v_osd_start[3]~22"
    Info (17048): Logic cell "laser500_mist:guest|mist_video:mist_video|osd:osd|v_osd_start[2]~24"
    Info (17048): Logic cell "laser500_mist:guest|mist_video:mist_video|osd:osd|v_osd_start[1]~26"
    Info (17048): Logic cell "laser500_mist:guest|mist_video:mist_video|osd:osd|v_osd_start[0]~28"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "laser500_mist:guest|user_io:user_io|serial_out_byte[1]" File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "laser500_mist:guest|user_io:user_io|serial_out_byte[2]" File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "laser500_mist:guest|user_io:user_io|serial_out_byte[3]" File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "laser500_mist:guest|user_io:user_io|serial_out_byte[0]" File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "laser500_mist:guest|user_io:user_io|serial_out_byte[5]" File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "laser500_mist:guest|user_io:user_io|serial_out_byte[6]" File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "laser500_mist:guest|user_io:user_io|serial_out_byte[7]" File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 279
    Info (17048): Logic cell "laser500_mist:guest|user_io:user_io|serial_out_byte[4]" File: /home/user/Laser500_MiST/mist-modules/user_io.v Line: 279
Info (144001): Generated suppressed messages file /home/user/Laser500_MiST/neptuno/output_files/laser500_neptuno.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "stm_tx_i" File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 51
Info (21057): Implemented 8110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 7919 logic cells
    Info (21064): Implemented 100 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 1079 megabytes
    Info: Processing ended: Tue Oct 19 11:34:03 2021
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:42
Warning (125092): Tcl Script File ../zxspectrum.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../zxspectrum.qip
Warning (125092): Tcl Script File ../sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../sys/sys.qip
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 19 11:34:04 2021
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off laser500_neptuno -c laser500_neptuno
Info: qfit2_default_script.tcl version: #3
Info: Project  = laser500_neptuno
Info: Revision = laser500_neptuno
Info (20029): Only one processor detected - disabling parallel compilation
Info (119006): Selected device EP4CE55F23C8 for design "laser500_neptuno"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Warning (15559): Can't achieve requested value multiplication of 14698223 for clock output laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] of parameter multiplication factor -- achieved value of multiplication of 47 File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Warning (15559): Can't achieve requested value division of 6250000 for clock output laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] of parameter division factor -- achieved value of division of 20 File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Warning (15559): Can't achieve requested value 30.0 degrees for clock output laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] of parameter phase shift -- achieved value of 27.0 degrees File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Warning (15559): Can't achieve requested value multiplication of 14698223 for clock output laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4] of parameter multiplication factor -- achieved value of multiplication of 47 File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Warning (15559): Can't achieve requested value division of 6250000 for clock output laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4] of parameter division factor -- achieved value of division of 20 File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 47, clock division of 160, and phase shift of 15 degrees (2766 ps) for laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 47, clock division of 20, and phase shift of 27 degrees (638 ps) for laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 47, clock division of 640, and phase shift of 0 degrees (0 ps) for laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 47, clock division of 80, and phase shift of 0 degrees (0 ps) for laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 47, clock division of 20, and phase shift of 0 degrees (0 ps) for laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4] port File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 82 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: '../DeMiSTify/Board/neptuno/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 160 -multiply_by 47 -phase 14.62 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -multiply_by 47 -phase 27.00 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[1]} {guest|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 640 -multiply_by 47 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[2]} {guest|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 80 -multiply_by 47 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[3]} {guest|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -multiply_by 47 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[4]} {guest|pll|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at constraints.sdc(18): altera_reserved_tdi could not be matched with a port File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
Warning (332174): Ignored filter at constraints.sdc(18): altera_reserved_tck could not be matched with a clock File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
Warning (332049): Ignored set_input_delay at constraints.sdc(18): Argument <targets> is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 altera_reserved_tdi File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
Warning (332049): Ignored set_input_delay at constraints.sdc(18): Argument -clock is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
Warning (332174): Ignored filter at constraints.sdc(19): altera_reserved_tms could not be matched with a port File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 19
Warning (332049): Ignored set_input_delay at constraints.sdc(19): Argument <targets> is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 19
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 altera_reserved_tms File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 19
Warning (332049): Ignored set_input_delay at constraints.sdc(19): Argument -clock is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 19
Warning (332174): Ignored filter at constraints.sdc(20): altera_reserved_tdo could not be matched with a port File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 20
Warning (332049): Ignored set_output_delay at constraints.sdc(20): Argument <targets> is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 20
    Info (332050): set_output_delay -clock altera_reserved_tck 3 altera_reserved_tdo File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 20
Warning (332049): Ignored set_output_delay at constraints.sdc(20): Argument -clock is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 20
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Warning (332060): Node: audio_top:audio_i2s|tcount[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_top:audio_i2s|dac_if:dac|sreg[15] is being clocked by audio_top:audio_i2s|tcount[4]
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000       clk_50
    Info (332111):   68.085 guest|pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    8.510 guest|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):  272.340 guest|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   34.042 guest|pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    8.510 guest|pll|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):   80.000       spiclk
Info (176353): Automatically promoted node laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C4 of PLL_1) File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1) File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_1) File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C1 of PLL_1) File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node substitute_mcu:controller|spi_controller:spi|sck  File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 60
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sck~0 File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|mosi~1 File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 38
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift~0 File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 46
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift[7]~2 File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift~6 File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 46
        Info (176357): Destination node sd_sclk_o~output File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 56
Info (176353): Automatically promoted node laser500_mist:guest|CPU_RESET  File: /home/user/Laser500_MiST/laser500_mist.sv Line: 536
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node laser500_mist:guest|T80pa:cpu|CEN_pol File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 101
        Info (176357): Destination node laser500_mist:guest|T80pa:cpu|IORQ_n File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 76
        Info (176357): Destination node laser500_mist:guest|T80pa:cpu|WR_n File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 78
        Info (176357): Destination node laser500_mist:guest|T80pa:cpu|MREQ_n File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 75
        Info (176357): Destination node laser500_mist:guest|T80pa:cpu|RD_n File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 77
        Info (176357): Destination node laser500_mist:guest|T80pa:cpu|A_last[7]~4 File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 144
        Info (176357): Destination node laser500_mist:guest|T80pa:cpu|IntCycleD_n[1]~2 File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 144
        Info (176357): Destination node laser500_mist:guest|T80pa:cpu|DI_Reg[3]~10 File: /home/user/Laser500_MiST/T80/T80pa.vhd Line: 144
Info (176353): Automatically promoted node substitute_mcu:controller|reset_n  File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 88
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_trigger File: /home/user/Laser500_MiST/DeMiSTify/controller/substitute_mcu.vhd Line: 108
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift[0] File: /home/user/Laser500_MiST/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|int File: /home/user/Laser500_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 30
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|pending[0] File: /home/user/Laser500_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|pending[1] File: /home/user/Laser500_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|pending[3] File: /home/user/Laser500_MiST/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100 File: /home/user/Laser500_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow File: /home/user/Laser500_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow File: /home/user/Laser500_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh File: /home/user/Laser500_MiST/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 12 registers into blocks of type Block RAM
    Extra Info (176218): Packed 36 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 36 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  37 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  40 pins available
Warning (15064): PLL "laser500_mist:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/user/Laser500_MiST/neptuno/db/pll_altpll.v Line: 45
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "SPI_DI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_DO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_SS2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:37
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31
Info (170194): Fitter routing operations ending: elapsed time is 00:00:20
Info (11888): Total time spent on timing analysis during the Fitter is 8.69 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin stm_tx_i uses I/O standard 3.3-V LVTTL at J21 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 51
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at AA10 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at AB9 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA9 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AB8 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at AA8 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at AB7 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at AA7 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at AB5 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y7 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at W8 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at Y8 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at V9 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at V10 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at Y10 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at W10 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at V11 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 16
    Info (169178): Pin PS2_KEYBOARD_CLK uses I/O standard 3.3-V LVTTL at N19 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 43
    Info (169178): Pin PS2_KEYBOARD_DAT uses I/O standard 3.3-V LVTTL at N20 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 44
    Info (169178): Pin PS2_MOUSE_CLK uses I/O standard 3.3-V LVTTL at C21 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 45
    Info (169178): Pin PS2_MOUSE_DAT uses I/O standard 3.3-V LVTTL at B21 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 46
    Info (169178): Pin clock_50_i uses I/O standard 3.3-V LVTTL at T2 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 10
    Info (169178): Pin AUDIO_INPUT uses I/O standard 3.3-V LVTTL at AA13 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 48
    Info (169178): Pin JOY_DATA uses I/O standard 3.3-V LVTTL at B19 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 39
    Info (169178): Pin sd_miso_i uses I/O standard 3.3-V LVTTL at E21 File: /home/user/Laser500_MiST/neptuno/neptuno_top.vhd Line: 58
Info (144001): Generated suppressed messages file /home/user/Laser500_MiST/neptuno/output_files/laser500_neptuno.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 1293 megabytes
    Info: Processing ended: Tue Oct 19 11:35:29 2021
    Info: Elapsed time: 00:01:25
    Info: Total CPU time (on all processors): 00:01:23
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 19 11:35:31 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off laser500_neptuno -c laser500_neptuno
Warning (125092): Tcl Script File ../zxspectrum.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../zxspectrum.qip
Warning (125092): Tcl Script File ../sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../sys/sys.qip
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 840 megabytes
    Info: Processing ended: Tue Oct 19 11:35:34 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Warning (125092): Tcl Script File ../zxspectrum.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../zxspectrum.qip
Warning (125092): Tcl Script File ../sys/sys.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../sys/sys.qip
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 19 11:35:35 2021
Info: Command: quartus_sta laser500_neptuno -c laser500_neptuno
Info: qsta_default_script.tcl version: #3
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../DeMiSTify/Board/neptuno/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 160 -multiply_by 47 -phase 14.62 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -multiply_by 47 -phase 27.00 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[1]} {guest|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 640 -multiply_by 47 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[2]} {guest|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 80 -multiply_by 47 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[3]} {guest|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -multiply_by 47 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[4]} {guest|pll|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at constraints.sdc(18): altera_reserved_tdi could not be matched with a port File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
Warning (332174): Ignored filter at constraints.sdc(18): altera_reserved_tck could not be matched with a clock File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
Warning (332049): Ignored set_input_delay at constraints.sdc(18): Argument <targets> is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 altera_reserved_tdi File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
Warning (332049): Ignored set_input_delay at constraints.sdc(18): Argument -clock is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 18
Warning (332174): Ignored filter at constraints.sdc(19): altera_reserved_tms could not be matched with a port File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 19
Warning (332049): Ignored set_input_delay at constraints.sdc(19): Argument <targets> is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 19
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 altera_reserved_tms File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 19
Warning (332049): Ignored set_input_delay at constraints.sdc(19): Argument -clock is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 19
Warning (332174): Ignored filter at constraints.sdc(20): altera_reserved_tdo could not be matched with a port File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 20
Warning (332049): Ignored set_output_delay at constraints.sdc(20): Argument <targets> is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 20
    Info (332050): set_output_delay -clock altera_reserved_tck 3 altera_reserved_tdo File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 20
Warning (332049): Ignored set_output_delay at constraints.sdc(20): Argument -clock is not an object ID File: /home/user/Laser500_MiST/DeMiSTify/Board/neptuno/constraints.sdc Line: 20
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Warning (332060): Node: audio_top:audio_i2s|tcount[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_top:audio_i2s|dac_if:dac|sreg[15] is being clocked by audio_top:audio_i2s|tcount[4]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.303            -356.859 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -9.375            -958.945 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -8.120              -8.120 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.711               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     8.859               0.000 clk_50 
    Info (332119):    10.103               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.428               0.000 spiclk 
    Info (332119):     0.429               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.430               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.444               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.450               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.472               0.000 clk_50 
Info (332146): Worst-case recovery slack is -4.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.337             -26.022 spiclk 
    Info (332119):    -3.176            -480.337 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.329               0.000 clk_50 
Info (332146): Worst-case removal slack is 2.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.001               0.000 spiclk 
    Info (332119):     4.357               0.000 clk_50 
    Info (332119):     6.451               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.940               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.282               0.000 clk_50 
    Info (332119):    16.706               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    33.696               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    39.683               0.000 spiclk 
    Info (332119):   135.834               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: audio_top:audio_i2s|tcount[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_top:audio_i2s|dac_if:dac|sreg[15] is being clocked by audio_top:audio_i2s|tcount[4]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.075            -317.681 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -8.478            -836.769 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.215              -7.215 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.978               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.640               0.000 clk_50 
    Info (332119):    10.311               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.379               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.380               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.397               0.000 spiclk 
    Info (332119):     0.398               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.399               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.420               0.000 clk_50 
Info (332146): Worst-case recovery slack is -4.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.762             -28.572 spiclk 
    Info (332119):    -2.744            -410.469 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.839               0.000 clk_50 
Info (332146): Worst-case removal slack is 1.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.653               0.000 spiclk 
    Info (332119):     3.888               0.000 clk_50 
    Info (332119):     5.741               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.945
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.945               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.259               0.000 clk_50 
    Info (332119):    16.711               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    33.679               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    39.550               0.000 spiclk 
    Info (332119):   135.808               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: audio_top:audio_i2s|tcount[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_top:audio_i2s|dac_if:dac|sreg[15] is being clocked by audio_top:audio_i2s|tcount[4]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.382            -134.350 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.901            -346.080 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.987              -2.987 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.894               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    15.086               0.000 clk_50 
    Info (332119):    15.269               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 spiclk 
    Info (332119):     0.151               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.153               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.177               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.178               0.000 clk_50 
    Info (332119):     0.185               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case recovery slack is -0.948
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.948              -5.688 spiclk 
    Info (332119):    -0.042              -1.892 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.741               0.000 clk_50 
Info (332146): Worst-case removal slack is 0.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.909               0.000 spiclk 
    Info (332119):     1.910               0.000 clk_50 
    Info (332119):     2.884               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.036               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.212               0.000 clk_50 
    Info (332119):    16.772               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    33.793               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    39.593               0.000 spiclk 
    Info (332119):   135.950               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 900 megabytes
    Info: Processing ended: Tue Oct 19 11:35:41 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 160 warnings
Info (23030): Evaluation of Tcl script ..//DeMiSTify/Scripts/compile.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 162 warnings
    Info: Peak virtual memory: 798 megabytes
    Info: Processing ended: Tue Oct 19 11:35:42 2021
    Info: Elapsed time: 00:02:25
    Info: Total CPU time (on all processors): 00:02:17
