 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : UART
Version: O-2018.06-SP1
Date   : Sat Apr 20 12:22:46 2024
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_uart_fsm/Prescale[1] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_uart_fsm/U8/Y (INVX0_RVT)                 0.12      81.55 r
  U0_UART_RX/U0_uart_fsm/U27/Y (NAND3X0_RVT)              0.13      81.69 f
  U0_UART_RX/U0_uart_fsm/U28/Y (INVX0_RVT)                0.12      81.81 r
  U0_UART_RX/U0_uart_fsm/U30/Y (AND2X1_RVT)               0.13      81.94 r
  U0_UART_RX/U0_uart_fsm/U34/Y (NAND2X0_RVT)              0.08      82.02 f
  U0_UART_RX/U0_uart_fsm/U35/Y (MUX21X1_RVT)              0.22      82.24 f
  U0_UART_RX/U0_uart_fsm/U47/Y (NOR4X0_RVT)               0.27      82.51 r
  U0_UART_RX/U0_uart_fsm/U49/Y (AND2X1_RVT)               0.11      82.62 r
  U0_UART_RX/U0_uart_fsm/U52/Y (AND2X1_RVT)               0.11      82.73 r
  U0_UART_RX/U0_uart_fsm/U53/Y (AO22X1_RVT)               0.12      82.85 r
  U0_UART_RX/U0_uart_fsm/U54/Y (AO222X1_RVT)              0.17      83.02 r
  U0_UART_RX/U0_uart_fsm/U55/Y (AO222X1_RVT)              0.18      83.20 r
  U0_UART_RX/U0_uart_fsm/U71/Y (NAND2X0_RVT)              0.07      83.28 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/D (DFFARX1_RVT)
                                                          0.00      83.28 f
  data arrival time                                                 83.28

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                -83.28
  --------------------------------------------------------------------------
  slack (MET)                                                      187.69


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_deserializer/Prescale[1] (deserializer_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_deserializer/U4/Y (OR3X1_RVT)             0.20      81.63 f
  U0_UART_RX/U0_deserializer/U18/Y (OR2X1_RVT)            0.15      81.78 f
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.23      82.01 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19      82.20 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30      82.50 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37      82.86 r
  U0_UART_RX/U0_deserializer/U27/Y (MUX21X1_RVT)          0.35      83.21 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (DFFARX1_RVT)
                                                          0.00      83.21 f
  data arrival time                                                 83.21

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -83.21
  --------------------------------------------------------------------------
  slack (MET)                                                      187.75


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_deserializer/Prescale[1] (deserializer_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_deserializer/U4/Y (OR3X1_RVT)             0.20      81.63 f
  U0_UART_RX/U0_deserializer/U18/Y (OR2X1_RVT)            0.15      81.78 f
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.23      82.01 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19      82.20 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30      82.50 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37      82.86 r
  U0_UART_RX/U0_deserializer/U28/Y (AO22X1_RVT)           0.23      83.09 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (DFFARX1_RVT)
                                                          0.00      83.09 r
  data arrival time                                                 83.09

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -83.09
  --------------------------------------------------------------------------
  slack (MET)                                                      187.85


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_deserializer/Prescale[1] (deserializer_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_deserializer/U4/Y (OR3X1_RVT)             0.20      81.63 f
  U0_UART_RX/U0_deserializer/U18/Y (OR2X1_RVT)            0.15      81.78 f
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.23      82.01 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19      82.20 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30      82.50 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37      82.86 r
  U0_UART_RX/U0_deserializer/U29/Y (AO22X1_RVT)           0.23      83.09 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/D (DFFARX1_RVT)
                                                          0.00      83.09 r
  data arrival time                                                 83.09

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -83.09
  --------------------------------------------------------------------------
  slack (MET)                                                      187.85


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_deserializer/Prescale[1] (deserializer_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_deserializer/U4/Y (OR3X1_RVT)             0.20      81.63 f
  U0_UART_RX/U0_deserializer/U18/Y (OR2X1_RVT)            0.15      81.78 f
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.23      82.01 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19      82.20 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30      82.50 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37      82.86 r
  U0_UART_RX/U0_deserializer/U30/Y (AO22X1_RVT)           0.23      83.09 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/D (DFFARX1_RVT)
                                                          0.00      83.09 r
  data arrival time                                                 83.09

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -83.09
  --------------------------------------------------------------------------
  slack (MET)                                                      187.85


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_deserializer/Prescale[1] (deserializer_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_deserializer/U4/Y (OR3X1_RVT)             0.20      81.63 f
  U0_UART_RX/U0_deserializer/U18/Y (OR2X1_RVT)            0.15      81.78 f
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.23      82.01 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19      82.20 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30      82.50 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37      82.86 r
  U0_UART_RX/U0_deserializer/U31/Y (AO22X1_RVT)           0.23      83.09 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (DFFARX1_RVT)
                                                          0.00      83.09 r
  data arrival time                                                 83.09

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -83.09
  --------------------------------------------------------------------------
  slack (MET)                                                      187.85


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_deserializer/Prescale[1] (deserializer_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_deserializer/U4/Y (OR3X1_RVT)             0.20      81.63 f
  U0_UART_RX/U0_deserializer/U18/Y (OR2X1_RVT)            0.15      81.78 f
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.23      82.01 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19      82.20 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30      82.50 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37      82.86 r
  U0_UART_RX/U0_deserializer/U32/Y (AO22X1_RVT)           0.23      83.09 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/D (DFFARX1_RVT)
                                                          0.00      83.09 r
  data arrival time                                                 83.09

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -83.09
  --------------------------------------------------------------------------
  slack (MET)                                                      187.85


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_deserializer/Prescale[1] (deserializer_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_deserializer/U4/Y (OR3X1_RVT)             0.20      81.63 f
  U0_UART_RX/U0_deserializer/U18/Y (OR2X1_RVT)            0.15      81.78 f
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.23      82.01 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19      82.20 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30      82.50 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37      82.86 r
  U0_UART_RX/U0_deserializer/U33/Y (AO22X1_RVT)           0.23      83.09 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/D (DFFARX1_RVT)
                                                          0.00      83.09 r
  data arrival time                                                 83.09

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -83.09
  --------------------------------------------------------------------------
  slack (MET)                                                      187.85


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_deserializer/Prescale[1] (deserializer_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_deserializer/U4/Y (OR3X1_RVT)             0.20      81.63 f
  U0_UART_RX/U0_deserializer/U18/Y (OR2X1_RVT)            0.15      81.78 f
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.23      82.01 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19      82.20 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30      82.50 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37      82.86 r
  U0_UART_RX/U0_deserializer/U34/Y (AO22X1_RVT)           0.23      83.09 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/D (DFFARX1_RVT)
                                                          0.00      83.09 r
  data arrival time                                                 83.09

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -83.09
  --------------------------------------------------------------------------
  slack (MET)                                                      187.85


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_uart_fsm/Prescale[1] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_uart_fsm/U8/Y (INVX0_RVT)                 0.12      81.55 r
  U0_UART_RX/U0_uart_fsm/U27/Y (NAND3X0_RVT)              0.13      81.69 f
  U0_UART_RX/U0_uart_fsm/U28/Y (INVX0_RVT)                0.12      81.81 r
  U0_UART_RX/U0_uart_fsm/U30/Y (AND2X1_RVT)               0.13      81.94 r
  U0_UART_RX/U0_uart_fsm/U34/Y (NAND2X0_RVT)              0.08      82.02 f
  U0_UART_RX/U0_uart_fsm/U35/Y (MUX21X1_RVT)              0.22      82.24 f
  U0_UART_RX/U0_uart_fsm/U47/Y (NOR4X0_RVT)               0.27      82.51 r
  U0_UART_RX/U0_uart_fsm/U49/Y (AND2X1_RVT)               0.11      82.62 r
  U0_UART_RX/U0_uart_fsm/U52/Y (AND2X1_RVT)               0.11      82.73 r
  U0_UART_RX/U0_uart_fsm/U81/Y (NAND3X0_RVT)              0.08      82.81 f
  U0_UART_RX/U0_uart_fsm/U82/Y (OA22X1_RVT)               0.15      82.96 f
  U0_UART_RX/U0_uart_fsm/U83/Y (NAND2X0_RVT)              0.09      83.05 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/D (DFFARX1_RVT)
                                                          0.00      83.05 r
  data arrival time                                                 83.05

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.13     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                -83.05
  --------------------------------------------------------------------------
  slack (MET)                                                      187.88


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U34/Y (NAND2X0_RVT)      0.14      82.67 f
  U0_UART_RX/U0_edge_bit_counter/U38/Y (AO21X1_RVT)       0.14      82.81 f
  U0_UART_RX/U0_edge_bit_counter/U41/Y (AO21X1_RVT)       0.10      82.91 f
  U0_UART_RX/U0_edge_bit_counter/U42/Y (OA222X1_RVT)      0.16      83.07 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/D (DFFARX1_RVT)
                                                          0.00      83.07 f
  data arrival time                                                 83.07

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -83.07
  --------------------------------------------------------------------------
  slack (MET)                                                      187.89


  Startpoint: Prescale[3]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  data_sampling      ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[3] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[3] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_data_sampling/Prescale[3] (data_sampling)
                                                          0.00      81.42 f
  U0_UART_RX/U0_data_sampling/U20/Y (OR3X1_RVT)           0.19      81.62 f
  U0_UART_RX/U0_data_sampling/U28/Y (OR2X1_RVT)           0.14      81.75 f
  U0_UART_RX/U0_data_sampling/U29/SO (HADDX1_RVT)         0.20      81.96 r
  U0_UART_RX/U0_data_sampling/U30/SO (HADDX1_RVT)         0.22      82.17 f
  U0_UART_RX/U0_data_sampling/U40/SO (HADDX1_RVT)         0.23      82.40 r
  U0_UART_RX/U0_data_sampling/U41/Y (OR3X1_RVT)           0.11      82.51 r
  U0_UART_RX/U0_data_sampling/U42/Y (NAND2X0_RVT)         0.07      82.58 f
  U0_UART_RX/U0_data_sampling/U43/Y (NAND2X0_RVT)         0.12      82.70 r
  U0_UART_RX/U0_data_sampling/U45/Y (NAND2X0_RVT)         0.09      82.79 f
  U0_UART_RX/U0_data_sampling/U46/Y (OAI22X1_RVT)         0.18      82.97 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/D (DFFARX1_RVT)
                                                          0.00      82.97 r
  data arrival time                                                 82.97

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -82.97
  --------------------------------------------------------------------------
  slack (MET)                                                      188.00


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16      82.69 f
  U0_UART_RX/U0_edge_bit_counter/U23/Y (AND2X1_RVT)       0.17      82.86 f
  U0_UART_RX/U0_edge_bit_counter/U24/Y (OA21X1_RVT)       0.12      82.98 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/D (DFFARX1_RVT)
                                                          0.00      82.98 f
  data arrival time                                                 82.98

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.09     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -82.98
  --------------------------------------------------------------------------
  slack (MET)                                                      188.00


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16      82.69 f
  U0_UART_RX/U0_edge_bit_counter/U25/Y (AND2X1_RVT)       0.17      82.86 f
  U0_UART_RX/U0_edge_bit_counter/U26/Y (OA21X1_RVT)       0.12      82.98 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/D (DFFARX1_RVT)
                                                          0.00      82.98 f
  data arrival time                                                 82.98

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.09     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -82.98
  --------------------------------------------------------------------------
  slack (MET)                                                      188.00


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U34/Y (NAND2X0_RVT)      0.14      82.67 f
  U0_UART_RX/U0_edge_bit_counter/U38/Y (AO21X1_RVT)       0.14      82.81 f
  U0_UART_RX/U0_edge_bit_counter/U40/Y (AO22X1_RVT)       0.16      82.97 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/D (DFFARX1_RVT)
                                                          0.00      82.97 f
  data arrival time                                                 82.97

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.08     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -82.97
  --------------------------------------------------------------------------
  slack (MET)                                                      188.01


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16      82.69 f
  U0_UART_RX/U0_edge_bit_counter/U28/Y (OA221X1_RVT)      0.20      82.89 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/D (DFFARX1_RVT)
                                                          0.00      82.89 f
  data arrival time                                                 82.89

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -82.89
  --------------------------------------------------------------------------
  slack (MET)                                                      188.08


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16      82.69 f
  U0_UART_RX/U0_edge_bit_counter/U31/Y (OA221X1_RVT)      0.20      82.89 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/D (DFFARX1_RVT)
                                                          0.00      82.89 f
  data arrival time                                                 82.89

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -82.89
  --------------------------------------------------------------------------
  slack (MET)                                                      188.08


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16      82.69 f
  U0_UART_RX/U0_edge_bit_counter/U29/Y (OA221X1_RVT)      0.20      82.89 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/D (DFFARX1_RVT)
                                                          0.00      82.89 f
  data arrival time                                                 82.89

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -82.89
  --------------------------------------------------------------------------
  slack (MET)                                                      188.08


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U34/Y (NAND2X0_RVT)      0.14      82.67 f
  U0_UART_RX/U0_edge_bit_counter/U37/Y (AO22X1_RVT)       0.20      82.87 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/D (DFFARX1_RVT)
                                                          0.00      82.87 f
  data arrival time                                                 82.87

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.08     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -82.87
  --------------------------------------------------------------------------
  slack (MET)                                                      188.11


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16      82.69 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AND2X1_RVT)       0.16      82.85 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/D (DFFARX1_RVT)
                                                          0.00      82.85 f
  data arrival time                                                 82.85

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.09     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -82.85
  --------------------------------------------------------------------------
  slack (MET)                                                      188.13


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/Prescale[2] (edge_bit_counter)
                                                          0.00      81.42 f
  U0_UART_RX/U0_edge_bit_counter/U9/Y (OR3X1_RVT)         0.20      81.62 f
  U0_UART_RX/U0_edge_bit_counter/U10/Y (OR2X1_RVT)        0.13      81.75 f
  U0_UART_RX/U0_edge_bit_counter/U19/Y (OR2X1_RVT)        0.12      81.87 f
  U0_UART_RX/U0_edge_bit_counter/U20/S (FADDX1_RVT)       0.28      82.16 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16      82.32 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21      82.53 r
  U0_UART_RX/U0_edge_bit_counter/U33/Y (OAI22X1_RVT)      0.21      82.74 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/D (DFFARX1_RVT)
                                                          0.00      82.74 f
  data arrival time                                                 82.74

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.08     270.99
  data required time                                               270.99
  --------------------------------------------------------------------------
  data required time                                               270.99
  data arrival time                                                -82.74
  --------------------------------------------------------------------------
  slack (MET)                                                      188.25


  Startpoint: Prescale[1]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[1] (in)                                        0.04      81.43 f
  U0_UART_RX/Prescale[1] (UART_RX)                        0.00      81.43 f
  U0_UART_RX/U0_uart_fsm/Prescale[1] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.43 f
  U0_UART_RX/U0_uart_fsm/U8/Y (INVX0_RVT)                 0.12      81.55 r
  U0_UART_RX/U0_uart_fsm/U27/Y (NAND3X0_RVT)              0.13      81.69 f
  U0_UART_RX/U0_uart_fsm/U28/Y (INVX0_RVT)                0.12      81.81 r
  U0_UART_RX/U0_uart_fsm/U30/Y (AND2X1_RVT)               0.13      81.94 r
  U0_UART_RX/U0_uart_fsm/U34/Y (NAND2X0_RVT)              0.08      82.02 f
  U0_UART_RX/U0_uart_fsm/U35/Y (MUX21X1_RVT)              0.22      82.24 f
  U0_UART_RX/U0_uart_fsm/U47/Y (NOR4X0_RVT)               0.27      82.51 r
  U0_UART_RX/U0_uart_fsm/U74/Y (OA222X1_RVT)              0.17      82.68 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/D (DFFARX1_RVT)
                                                          0.00      82.68 r
  data arrival time                                                 82.68

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -82.68
  --------------------------------------------------------------------------
  slack (MET)                                                      188.27


  Startpoint: Prescale[3]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  data_sampling      ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[3] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[3] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_data_sampling/Prescale[3] (data_sampling)
                                                          0.00      81.42 f
  U0_UART_RX/U0_data_sampling/U20/Y (OR3X1_RVT)           0.19      81.62 f
  U0_UART_RX/U0_data_sampling/U28/Y (OR2X1_RVT)           0.14      81.75 f
  U0_UART_RX/U0_data_sampling/U29/SO (HADDX1_RVT)         0.20      81.96 r
  U0_UART_RX/U0_data_sampling/U30/SO (HADDX1_RVT)         0.22      82.17 f
  U0_UART_RX/U0_data_sampling/U31/Y (NAND4X0_RVT)         0.13      82.31 r
  U0_UART_RX/U0_data_sampling/U32/Y (NAND3X0_RVT)         0.12      82.43 f
  U0_UART_RX/U0_data_sampling/U33/Y (OAI21X1_RVT)         0.24      82.67 r
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (DFFARX1_RVT)
                                                          0.00      82.67 r
  data arrival time                                                 82.67

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -82.67
  --------------------------------------------------------------------------
  slack (MET)                                                      188.29


  Startpoint: Prescale[2]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  data_sampling      ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[2] (in)                                        0.03      81.42 f
  U0_UART_RX/Prescale[2] (UART_RX)                        0.00      81.42 f
  U0_UART_RX/U0_data_sampling/Prescale[2] (data_sampling)
                                                          0.00      81.42 f
  U0_UART_RX/U0_data_sampling/U6/Y (INVX0_RVT)            0.09      81.51 r
  U0_UART_RX/U0_data_sampling/U8/Y (NOR2X0_RVT)           0.17      81.68 f
  U0_UART_RX/U0_data_sampling/U9/Y (OR2X1_RVT)            0.12      81.79 f
  U0_UART_RX/U0_data_sampling/U10/Y (INVX0_RVT)           0.06      81.85 r
  U0_UART_RX/U0_data_sampling/U17/Y (NAND4X0_RVT)         0.14      81.99 f
  U0_UART_RX/U0_data_sampling/U18/Y (NAND3X0_RVT)         0.13      82.12 r
  U0_UART_RX/U0_data_sampling/U19/Y (OAI21X1_RVT)         0.21      82.34 f
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (DFFARX1_RVT)
                                                          0.00      82.34 f
  data arrival time                                                 82.34

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.09     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                -82.34
  --------------------------------------------------------------------------
  slack (MET)                                                      188.64


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  strt_chk           ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 r
  RX_IN_S (in)                                            0.01      81.40 r
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.40 r
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.40 r
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.15      81.56 r
  U0_UART_RX/U0_uart_fsm/U79/Y (NOR2X0_RVT)               0.16      81.72 f
  U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.72 f
  U0_UART_RX/U0_strt_chk/Enable (strt_chk)                0.00      81.72 f
  U0_UART_RX/U0_strt_chk/U2/Y (INVX0_RVT)                 0.05      81.77 r
  U0_UART_RX/U0_strt_chk/U3/Y (AO22X1_RVT)                0.11      81.88 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFARX1_RVT)
                                                          0.00      81.88 r
  data arrival time                                                 81.88

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -81.88
  --------------------------------------------------------------------------
  slack (MET)                                                      189.07


  Startpoint: parity_type
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  par_chk_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  parity_type (in)                                        0.01      81.41 f
  U0_UART_RX/parity_type (UART_RX)                        0.00      81.41 f
  U0_UART_RX/U0_par_chk/parity_type (par_chk_DATA_WIDTH8)
                                                          0.00      81.41 f
  U0_UART_RX/U0_par_chk/U6/S (FADDX1_RVT)                 0.29      81.70 r
  U0_UART_RX/U0_par_chk/U8/Y (AO22X1_RVT)                 0.16      81.86 r
  U0_UART_RX/U0_par_chk/par_err_reg/D (DFFARX1_RVT)       0.00      81.86 r
  data arrival time                                                 81.86

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (DFFARX1_RVT)     0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -81.86
  --------------------------------------------------------------------------
  slack (MET)                                                      189.09


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  data_sampling      ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.01      81.40 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.40 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.40 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.16      81.56 f
  U0_UART_RX/U0_uart_fsm/U80/Y (NAND2X0_RVT)              0.16      81.73 r
  U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.73 r
  U0_UART_RX/U0_data_sampling/Enable (data_sampling)      0.00      81.73 r
  U0_UART_RX/U0_data_sampling/U35/Y (AND2X1_RVT)          0.13      81.86 r
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFARX1_RVT)
                                                          0.00      81.86 r
  data arrival time                                                 81.86

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -81.86
  --------------------------------------------------------------------------
  slack (MET)                                                      189.10


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_V (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/Q (DFFARX1_RVT)
                                                          0.42       0.42 r
  U0_UART_RX/U0_uart_fsm/U75/Y (NAND2X0_RVT)              0.09       0.51 f
  U0_UART_RX/U0_uart_fsm/U76/Y (NOR4X0_RVT)               0.26       0.77 r
  U0_UART_RX/U0_uart_fsm/data_valid (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.77 r
  U0_UART_RX/data_valid (UART_RX)                         0.00       0.77 r
  RX_OUT_V (out)                                          0.00       0.77 r
  data arrival time                                                  0.77

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      188.90


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[6]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/Q (DFFARX1_RVT)
                                                          0.41       0.41 r
  U0_UART_RX/U0_deserializer/P_DATA[6] (deserializer_DATA_WIDTH8)
                                                          0.00       0.41 r
  U0_UART_RX/P_DATA[6] (UART_RX)                          0.00       0.41 r
  RX_OUT_P[6] (out)                                       0.00       0.41 r
  data arrival time                                                  0.41

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                      189.26


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[5]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/Q (DFFARX1_RVT)
                                                          0.41       0.41 r
  U0_UART_RX/U0_deserializer/P_DATA[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.41 r
  U0_UART_RX/P_DATA[5] (UART_RX)                          0.00       0.41 r
  RX_OUT_P[5] (out)                                       0.00       0.41 r
  data arrival time                                                  0.41

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                      189.26


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[4]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/Q (DFFARX1_RVT)
                                                          0.41       0.41 r
  U0_UART_RX/U0_deserializer/P_DATA[4] (deserializer_DATA_WIDTH8)
                                                          0.00       0.41 r
  U0_UART_RX/P_DATA[4] (UART_RX)                          0.00       0.41 r
  RX_OUT_P[4] (out)                                       0.00       0.41 r
  data arrival time                                                  0.41

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                      189.26


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[3]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/Q (DFFARX1_RVT)
                                                          0.41       0.41 r
  U0_UART_RX/U0_deserializer/P_DATA[3] (deserializer_DATA_WIDTH8)
                                                          0.00       0.41 r
  U0_UART_RX/P_DATA[3] (UART_RX)                          0.00       0.41 r
  RX_OUT_P[3] (out)                                       0.00       0.41 r
  data arrival time                                                  0.41

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                      189.26


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[1]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/Q (DFFARX1_RVT)
                                                          0.41       0.41 r
  U0_UART_RX/U0_deserializer/P_DATA[1] (deserializer_DATA_WIDTH8)
                                                          0.00       0.41 r
  U0_UART_RX/P_DATA[1] (UART_RX)                          0.00       0.41 r
  RX_OUT_P[1] (out)                                       0.00       0.41 r
  data arrival time                                                  0.41

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                      189.26


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[7]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/Q (DFFARX1_RVT)
                                                          0.41       0.41 r
  U0_UART_RX/U0_deserializer/P_DATA[7] (deserializer_DATA_WIDTH8)
                                                          0.00       0.41 r
  U0_UART_RX/P_DATA[7] (UART_RX)                          0.00       0.41 r
  RX_OUT_P[7] (out)                                       0.00       0.41 r
  data arrival time                                                  0.41

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                      189.26


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[2]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/Q (DFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_deserializer/P_DATA[2] (deserializer_DATA_WIDTH8)
                                                          0.00       0.40 r
  U0_UART_RX/P_DATA[2] (UART_RX)                          0.00       0.40 r
  RX_OUT_P[2] (out)                                       0.00       0.40 r
  data arrival time                                                  0.40

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                      189.27


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[0]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/Q (DFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_deserializer/P_DATA[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.40 r
  U0_UART_RX/P_DATA[0] (UART_RX)                          0.00       0.40 r
  RX_OUT_P[0] (out)                                       0.00       0.40 r
  data arrival time                                                  0.40

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                      189.27


  Startpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: framing_error
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (DFFARX1_RVT)     0.00       0.00 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFARX1_RVT)       0.39       0.39 r
  U0_UART_RX/U0_stp_chk/stp_err (stp_chk)                 0.00       0.39 r
  U0_UART_RX/framing_error (UART_RX)                      0.00       0.39 r
  framing_error (out)                                     0.00       0.39 r
  data arrival time                                                  0.39

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                      189.28


  Startpoint: U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: parity_error
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (DFFARX1_RVT)     0.00       0.00 r
  U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFARX1_RVT)       0.39       0.39 r
  U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)     0.00       0.39 r
  U0_UART_RX/parity_error (UART_RX)                       0.00       0.39 r
  parity_error (out)                                      0.00       0.39 r
  data arrival time                                                  0.39

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  output external delay                                 -81.39     189.67
  data required time                                               189.67
  --------------------------------------------------------------------------
  data required time                                               189.67
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                      189.28


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/Q (DFFARX1_RVT)
                                                          0.39       0.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/edge_count[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.25       0.63 r
  U0_UART_RX/U0_deserializer/U16/Y (AND2X1_RVT)           0.11       0.74 r
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.24       0.98 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19       1.17 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30       1.47 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37       1.83 r
  U0_UART_RX/U0_deserializer/U27/Y (MUX21X1_RVT)          0.35       2.18 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (DFFARX1_RVT)
                                                          0.00       2.18 f
  data arrival time                                                  2.18

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/Q (DFFARX1_RVT)
                                                          0.39       0.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/edge_count[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.25       0.63 r
  U0_UART_RX/U0_deserializer/U16/Y (AND2X1_RVT)           0.11       0.74 r
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.24       0.98 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19       1.17 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30       1.47 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37       1.83 r
  U0_UART_RX/U0_deserializer/U28/Y (AO22X1_RVT)           0.23       2.06 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (DFFARX1_RVT)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/Q (DFFARX1_RVT)
                                                          0.39       0.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/edge_count[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.25       0.63 r
  U0_UART_RX/U0_deserializer/U16/Y (AND2X1_RVT)           0.11       0.74 r
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.24       0.98 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19       1.17 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30       1.47 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37       1.83 r
  U0_UART_RX/U0_deserializer/U29/Y (AO22X1_RVT)           0.23       2.06 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/D (DFFARX1_RVT)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/Q (DFFARX1_RVT)
                                                          0.39       0.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/edge_count[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.25       0.63 r
  U0_UART_RX/U0_deserializer/U16/Y (AND2X1_RVT)           0.11       0.74 r
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.24       0.98 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19       1.17 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30       1.47 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37       1.83 r
  U0_UART_RX/U0_deserializer/U30/Y (AO22X1_RVT)           0.23       2.06 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/D (DFFARX1_RVT)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/Q (DFFARX1_RVT)
                                                          0.39       0.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/edge_count[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.25       0.63 r
  U0_UART_RX/U0_deserializer/U16/Y (AND2X1_RVT)           0.11       0.74 r
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.24       0.98 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19       1.17 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30       1.47 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37       1.83 r
  U0_UART_RX/U0_deserializer/U31/Y (AO22X1_RVT)           0.23       2.06 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (DFFARX1_RVT)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/Q (DFFARX1_RVT)
                                                          0.39       0.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/edge_count[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.25       0.63 r
  U0_UART_RX/U0_deserializer/U16/Y (AND2X1_RVT)           0.11       0.74 r
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.24       0.98 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19       1.17 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30       1.47 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37       1.83 r
  U0_UART_RX/U0_deserializer/U32/Y (AO22X1_RVT)           0.23       2.06 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/D (DFFARX1_RVT)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/Q (DFFARX1_RVT)
                                                          0.39       0.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/edge_count[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.25       0.63 r
  U0_UART_RX/U0_deserializer/U16/Y (AND2X1_RVT)           0.11       0.74 r
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.24       0.98 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19       1.17 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30       1.47 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37       1.83 r
  U0_UART_RX/U0_deserializer/U33/Y (AO22X1_RVT)           0.23       2.06 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/D (DFFARX1_RVT)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/Q (DFFARX1_RVT)
                                                          0.39       0.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count[5] (edge_bit_counter)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/edge_count[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.25       0.63 r
  U0_UART_RX/U0_deserializer/U16/Y (AND2X1_RVT)           0.11       0.74 r
  U0_UART_RX/U0_deserializer/U19/Y (MUX41X1_RVT)          0.24       0.98 r
  U0_UART_RX/U0_deserializer/U20/Y (AND4X1_RVT)           0.19       1.17 r
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.30       1.47 f
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.37       1.83 r
  U0_UART_RX/U0_deserializer/U34/Y (AO22X1_RVT)           0.23       2.06 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/D (DFFARX1_RVT)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter)
                                                          0.00       0.46 r
  U0_UART_RX/U0_uart_fsm/edge_count[2] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.46 r
  U0_UART_RX/U0_uart_fsm/U42/Y (INVX0_RVT)                0.06       0.52 f
  U0_UART_RX/U0_uart_fsm/U43/Y (AO22X1_RVT)               0.19       0.71 f
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)              0.08       0.79 r
  U0_UART_RX/U0_uart_fsm/U45/Y (NAND3X0_RVT)              0.12       0.91 f
  U0_UART_RX/U0_uart_fsm/U46/Y (AO221X1_RVT)              0.14       1.05 f
  U0_UART_RX/U0_uart_fsm/U47/Y (NOR4X0_RVT)               0.22       1.27 r
  U0_UART_RX/U0_uart_fsm/U49/Y (AND2X1_RVT)               0.11       1.38 r
  U0_UART_RX/U0_uart_fsm/U52/Y (AND2X1_RVT)               0.11       1.49 r
  U0_UART_RX/U0_uart_fsm/U53/Y (AO22X1_RVT)               0.12       1.61 r
  U0_UART_RX/U0_uart_fsm/U54/Y (AO222X1_RVT)              0.17       1.78 r
  U0_UART_RX/U0_uart_fsm/U55/Y (AO222X1_RVT)              0.18       1.96 r
  U0_UART_RX/U0_uart_fsm/U71/Y (NAND2X0_RVT)              0.07       2.04 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/D (DFFARX1_RVT)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.93


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  par_chk_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/Q (DFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_deserializer/P_DATA[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.40 r
  U0_UART_RX/U0_par_chk/P_DATA[0] (par_chk_DATA_WIDTH8)
                                                          0.00       0.40 r
  U0_UART_RX/U0_par_chk/U2/SO (HADDX1_RVT)                0.22       0.62 f
  U0_UART_RX/U0_par_chk/U3/S (FADDX1_RVT)                 0.31       0.93 r
  U0_UART_RX/U0_par_chk/U4/S (FADDX1_RVT)                 0.29       1.22 f
  U0_UART_RX/U0_par_chk/U5/S (FADDX1_RVT)                 0.31       1.53 r
  U0_UART_RX/U0_par_chk/U6/S (FADDX1_RVT)                 0.27       1.80 f
  U0_UART_RX/U0_par_chk/U8/Y (AO22X1_RVT)                 0.17       1.97 f
  U0_UART_RX/U0_par_chk/par_err_reg/D (DFFARX1_RVT)       0.00       1.97 f
  data arrival time                                                  1.97

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (DFFARX1_RVT)     0.00     271.07 r
  library setup time                                     -0.08     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      269.01


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter)
                                                          0.00       0.46 r
  U0_UART_RX/U0_uart_fsm/edge_count[2] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.46 r
  U0_UART_RX/U0_uart_fsm/U42/Y (INVX0_RVT)                0.06       0.52 f
  U0_UART_RX/U0_uart_fsm/U43/Y (AO22X1_RVT)               0.19       0.71 f
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)              0.08       0.79 r
  U0_UART_RX/U0_uart_fsm/U45/Y (NAND3X0_RVT)              0.12       0.91 f
  U0_UART_RX/U0_uart_fsm/U46/Y (AO221X1_RVT)              0.14       1.05 f
  U0_UART_RX/U0_uart_fsm/U47/Y (NOR4X0_RVT)               0.22       1.27 r
  U0_UART_RX/U0_uart_fsm/U49/Y (AND2X1_RVT)               0.11       1.38 r
  U0_UART_RX/U0_uart_fsm/U52/Y (AND2X1_RVT)               0.11       1.49 r
  U0_UART_RX/U0_uart_fsm/U81/Y (NAND3X0_RVT)              0.08       1.57 f
  U0_UART_RX/U0_uart_fsm/U82/Y (OA22X1_RVT)               0.15       1.72 f
  U0_UART_RX/U0_uart_fsm/U83/Y (NAND2X0_RVT)              0.09       1.81 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/D (DFFARX1_RVT)
                                                          0.00       1.81 r
  data arrival time                                                  1.81

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.13     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                      269.12


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U17/S (FADDX1_RVT)       0.32       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.21       0.98 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.13       1.11 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.15       1.26 f
  U0_UART_RX/U0_edge_bit_counter/U34/Y (NAND2X0_RVT)      0.17       1.44 r
  U0_UART_RX/U0_edge_bit_counter/U38/Y (AO21X1_RVT)       0.14       1.57 r
  U0_UART_RX/U0_edge_bit_counter/U41/Y (AO21X1_RVT)       0.10       1.68 r
  U0_UART_RX/U0_edge_bit_counter/U42/Y (OA222X1_RVT)      0.15       1.82 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/D (DFFARX1_RVT)
                                                          0.00       1.82 r
  data arrival time                                                  1.82

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                      269.12


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U17/S (FADDX1_RVT)       0.32       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.21       0.98 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.13       1.11 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.15       1.26 f
  U0_UART_RX/U0_edge_bit_counter/U34/Y (NAND2X0_RVT)      0.17       1.44 r
  U0_UART_RX/U0_edge_bit_counter/U38/Y (AO21X1_RVT)       0.14       1.57 r
  U0_UART_RX/U0_edge_bit_counter/U40/Y (AO22X1_RVT)       0.16       1.74 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/D (DFFARX1_RVT)
                                                          0.00       1.74 r
  data arrival time                                                  1.74

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                      269.21


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U17/S (FADDX1_RVT)       0.32       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.21       0.98 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.13       1.11 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.15       1.26 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.19       1.45 r
  U0_UART_RX/U0_edge_bit_counter/U23/Y (AND2X1_RVT)       0.15       1.60 r
  U0_UART_RX/U0_edge_bit_counter/U24/Y (OA21X1_RVT)       0.11       1.71 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/D (DFFARX1_RVT)
                                                          0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.24


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U17/S (FADDX1_RVT)       0.32       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.21       0.98 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.13       1.11 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.15       1.26 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.19       1.45 r
  U0_UART_RX/U0_edge_bit_counter/U25/Y (AND2X1_RVT)       0.15       1.60 r
  U0_UART_RX/U0_edge_bit_counter/U26/Y (OA21X1_RVT)       0.11       1.71 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/D (DFFARX1_RVT)
                                                          0.00       1.71 r
  data arrival time                                                  1.71

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.24


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.42       0.42 f
  U0_UART_RX/U0_edge_bit_counter/U15/S (FADDX1_RVT)       0.32       0.74 r
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.18       0.92 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16       1.08 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21       1.29 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16       1.45 f
  U0_UART_RX/U0_edge_bit_counter/U28/Y (OA221X1_RVT)      0.20       1.64 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/D (DFFARX1_RVT)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      269.32


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.42       0.42 f
  U0_UART_RX/U0_edge_bit_counter/U15/S (FADDX1_RVT)       0.32       0.74 r
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.18       0.92 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16       1.08 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21       1.29 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16       1.45 f
  U0_UART_RX/U0_edge_bit_counter/U31/Y (OA221X1_RVT)      0.20       1.64 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/D (DFFARX1_RVT)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      269.32


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.42       0.42 f
  U0_UART_RX/U0_edge_bit_counter/U15/S (FADDX1_RVT)       0.32       0.74 r
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.18       0.92 r
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.16       1.08 f
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.21       1.29 r
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.16       1.45 f
  U0_UART_RX/U0_edge_bit_counter/U29/Y (OA221X1_RVT)      0.20       1.64 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/D (DFFARX1_RVT)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      269.32


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U17/S (FADDX1_RVT)       0.32       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.21       0.98 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.13       1.11 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.15       1.26 f
  U0_UART_RX/U0_edge_bit_counter/U34/Y (NAND2X0_RVT)      0.17       1.44 r
  U0_UART_RX/U0_edge_bit_counter/U37/Y (AO22X1_RVT)       0.19       1.63 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/D (DFFARX1_RVT)
                                                          0.00       1.63 r
  data arrival time                                                  1.63

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                      269.32


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U17/S (FADDX1_RVT)       0.32       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.21       0.98 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.13       1.11 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.15       1.26 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.19       1.45 r
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AND2X1_RVT)       0.13       1.58 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/D (DFFARX1_RVT)
                                                          0.00       1.58 r
  data arrival time                                                  1.58

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                      269.37


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  data_sampling      ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter)
                                                          0.00       0.46 r
  U0_UART_RX/U0_data_sampling/edge_count[4] (data_sampling)
                                                          0.00       0.46 r
  U0_UART_RX/U0_data_sampling/U30/SO (HADDX1_RVT)         0.28       0.74 f
  U0_UART_RX/U0_data_sampling/U40/SO (HADDX1_RVT)         0.23       0.96 r
  U0_UART_RX/U0_data_sampling/U41/Y (OR3X1_RVT)           0.11       1.08 r
  U0_UART_RX/U0_data_sampling/U42/Y (NAND2X0_RVT)         0.07       1.14 f
  U0_UART_RX/U0_data_sampling/U43/Y (NAND2X0_RVT)         0.12       1.27 r
  U0_UART_RX/U0_data_sampling/U45/Y (NAND2X0_RVT)         0.09       1.35 f
  U0_UART_RX/U0_data_sampling/U46/Y (OAI22X1_RVT)         0.18       1.53 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/D (DFFARX1_RVT)
                                                          0.00       1.53 r
  data arrival time                                                  1.53

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                      269.43


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  data_sampling      ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter)
                                                          0.00       0.46 r
  U0_UART_RX/U0_data_sampling/edge_count[2] (data_sampling)
                                                          0.00       0.46 r
  U0_UART_RX/U0_data_sampling/U15/SO (HADDX1_RVT)         0.25       0.71 f
  U0_UART_RX/U0_data_sampling/U24/SO (HADDX1_RVT)         0.22       0.93 r
  U0_UART_RX/U0_data_sampling/U26/Y (AND3X1_RVT)          0.12       1.05 r
  U0_UART_RX/U0_data_sampling/U31/Y (NAND4X0_RVT)         0.14       1.19 f
  U0_UART_RX/U0_data_sampling/U32/Y (NAND3X0_RVT)         0.13       1.33 r
  U0_UART_RX/U0_data_sampling/U33/Y (OAI21X1_RVT)         0.21       1.54 f
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (DFFARX1_RVT)
                                                          0.00       1.54 f
  data arrival time                                                  1.54

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.09     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                      269.44


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  edge_bit_counter   ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/U17/S (FADDX1_RVT)       0.32       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.21       0.98 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.13       1.11 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.15       1.26 f
  U0_UART_RX/U0_edge_bit_counter/U33/Y (OAI22X1_RVT)      0.23       1.49 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/D (DFFARX1_RVT)
                                                          0.00       1.49 r
  data arrival time                                                  1.49

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                      269.47


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.46       0.46 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter)
                                                          0.00       0.46 r
  U0_UART_RX/U0_uart_fsm/edge_count[2] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.46 r
  U0_UART_RX/U0_uart_fsm/U42/Y (INVX0_RVT)                0.06       0.52 f
  U0_UART_RX/U0_uart_fsm/U43/Y (AO22X1_RVT)               0.19       0.71 f
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)              0.08       0.79 r
  U0_UART_RX/U0_uart_fsm/U45/Y (NAND3X0_RVT)              0.12       0.91 f
  U0_UART_RX/U0_uart_fsm/U46/Y (AO221X1_RVT)              0.14       1.05 f
  U0_UART_RX/U0_uart_fsm/U47/Y (NOR4X0_RVT)               0.22       1.27 r
  U0_UART_RX/U0_uart_fsm/U74/Y (OA222X1_RVT)              0.17       1.44 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/D (DFFARX1_RVT)
                                                          0.00       1.44 r
  data arrival time                                                  1.44

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.12     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                      269.51


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  data_sampling      ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/Q (DFFARX1_RVT)
                                                          0.47       0.47 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[3] (edge_bit_counter)
                                                          0.00       0.47 r
  U0_UART_RX/U0_data_sampling/edge_count[3] (data_sampling)
                                                          0.00       0.47 r
  U0_UART_RX/U0_data_sampling/U11/Y (INVX0_RVT)           0.09       0.56 f
  U0_UART_RX/U0_data_sampling/U13/Y (AOI22X1_RVT)         0.22       0.78 r
  U0_UART_RX/U0_data_sampling/U14/Y (OA221X1_RVT)         0.13       0.91 r
  U0_UART_RX/U0_data_sampling/U17/Y (NAND4X0_RVT)         0.15       1.06 f
  U0_UART_RX/U0_data_sampling/U18/Y (NAND3X0_RVT)         0.13       1.20 r
  U0_UART_RX/U0_data_sampling/U19/Y (OAI21X1_RVT)         0.21       1.41 f
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (DFFARX1_RVT)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.09     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                      269.57


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  stp_chk            ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/Q (DFFARX1_RVT)
                                                          0.38       0.38 f
  U0_UART_RX/U0_uart_fsm/U3/Y (NAND2X0_RVT)               0.16       0.54 r
  U0_UART_RX/U0_uart_fsm/U4/Y (INVX0_RVT)                 0.11       0.64 f
  U0_UART_RX/U0_uart_fsm/U6/Y (AND2X1_RVT)                0.17       0.81 f
  U0_UART_RX/U0_uart_fsm/stp_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.81 f
  U0_UART_RX/U0_stp_chk/Enable (stp_chk)                  0.00       0.81 f
  U0_UART_RX/U0_stp_chk/U3/Y (INVX0_RVT)                  0.07       0.88 r
  U0_UART_RX/U0_stp_chk/U4/Y (AO22X1_RVT)                 0.12       1.00 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFARX1_RVT)       0.00       1.00 r
  data arrival time                                                  1.00

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (DFFARX1_RVT)     0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                      269.95


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  strt_chk           ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (DFFARX1_RVT)
                                                          0.41       0.41 r
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.14       0.55 r
  U0_UART_RX/U0_uart_fsm/U79/Y (NOR2X0_RVT)               0.16       0.71 f
  U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.71 f
  U0_UART_RX/U0_strt_chk/Enable (strt_chk)                0.00       0.71 f
  U0_UART_RX/U0_strt_chk/U2/Y (INVX0_RVT)                 0.05       0.76 r
  U0_UART_RX/U0_strt_chk/U3/Y (AO22X1_RVT)                0.11       0.87 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFARX1_RVT)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ss0p75v125c
  UART_RX            8000                  saed32rvt_ss0p75v125c
  data_sampling      ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (DFFARX1_RVT)
                                                          0.41       0.41 r
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.14       0.55 r
  U0_UART_RX/U0_uart_fsm/U80/Y (NAND2X0_RVT)              0.14       0.69 f
  U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.69 f
  U0_UART_RX/U0_data_sampling/Enable (data_sampling)      0.00       0.69 f
  U0_UART_RX/U0_data_sampling/U35/Y (AND2X1_RVT)          0.16       0.85 f
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFARX1_RVT)
                                                          0.00       0.85 f
  data arrival time                                                  0.85

  clock UART_CLK_RX (rise edge)                         271.32     271.32
  clock network delay (ideal)                             0.00     271.32
  clock uncertainty                                      -0.25     271.07
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (DFFARX1_RVT)
                                                          0.00     271.07 r
  library setup time                                     -0.09     270.98
  data required time                                               270.98
  --------------------------------------------------------------------------
  data required time                                               270.98
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/Q (DFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_TX/U0_parity_calc/U12/S (FADDX1_RVT)            0.31       0.71 f
  U0_UART_TX/U0_parity_calc/U13/S (FADDX1_RVT)            0.31       1.02 r
  U0_UART_TX/U0_parity_calc/U14/S (FADDX1_RVT)            0.29       1.30 f
  U0_UART_TX/U0_parity_calc/U15/S (FADDX1_RVT)            0.30       1.60 r
  U0_UART_TX/U0_parity_calc/U17/Y (AO22X1_RVT)            0.16       1.76 r
  U0_UART_TX/U0_parity_calc/parity_reg/D (DFFARX1_RVT)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.11    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.37


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.22       0.76 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.76 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.76 f
  U0_UART_TX/U0_Serializer/U13/Y (NAND2X0_RVT)            0.12       0.89 r
  U0_UART_TX/U0_Serializer/U14/Y (AND2X1_RVT)             0.20       1.09 r
  U0_UART_TX/U0_Serializer/U21/Y (AO222X1_RVT)            0.23       1.32 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/D (DFFARX1_RVT)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.13    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.80


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.22       0.76 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.76 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.76 f
  U0_UART_TX/U0_Serializer/U13/Y (NAND2X0_RVT)            0.12       0.89 r
  U0_UART_TX/U0_Serializer/U14/Y (AND2X1_RVT)             0.20       1.09 r
  U0_UART_TX/U0_Serializer/U20/Y (AO222X1_RVT)            0.23       1.32 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/D (DFFARX1_RVT)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.13    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.80


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.22       0.76 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.76 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.76 f
  U0_UART_TX/U0_Serializer/U13/Y (NAND2X0_RVT)            0.12       0.89 r
  U0_UART_TX/U0_Serializer/U14/Y (AND2X1_RVT)             0.20       1.09 r
  U0_UART_TX/U0_Serializer/U19/Y (AO222X1_RVT)            0.23       1.32 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/D (DFFARX1_RVT)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.13    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.80


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.22       0.76 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.76 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.76 f
  U0_UART_TX/U0_Serializer/U13/Y (NAND2X0_RVT)            0.12       0.89 r
  U0_UART_TX/U0_Serializer/U14/Y (AND2X1_RVT)             0.20       1.09 r
  U0_UART_TX/U0_Serializer/U18/Y (AO222X1_RVT)            0.23       1.32 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/D (DFFARX1_RVT)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.13    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.80


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.22       0.76 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.76 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.76 f
  U0_UART_TX/U0_Serializer/U13/Y (NAND2X0_RVT)            0.12       0.89 r
  U0_UART_TX/U0_Serializer/U14/Y (AND2X1_RVT)             0.20       1.09 r
  U0_UART_TX/U0_Serializer/U17/Y (AO222X1_RVT)            0.23       1.32 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/D (DFFARX1_RVT)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.13    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.80


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.22       0.76 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.76 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.76 f
  U0_UART_TX/U0_Serializer/U13/Y (NAND2X0_RVT)            0.12       0.89 r
  U0_UART_TX/U0_Serializer/U14/Y (AND2X1_RVT)             0.20       1.09 r
  U0_UART_TX/U0_Serializer/U16/Y (AO222X1_RVT)            0.23       1.32 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/D (DFFARX1_RVT)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.13    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.80


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.22       0.76 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.76 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.76 f
  U0_UART_TX/U0_Serializer/U13/Y (NAND2X0_RVT)            0.12       0.89 r
  U0_UART_TX/U0_Serializer/U14/Y (AND2X1_RVT)             0.20       1.09 r
  U0_UART_TX/U0_Serializer/U23/Y (AO222X1_RVT)            0.23       1.32 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/D (DFFARX1_RVT)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.13    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.80


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.22       0.76 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.76 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.76 f
  U0_UART_TX/U0_Serializer/U13/Y (NAND2X0_RVT)            0.12       0.89 r
  U0_UART_TX/U0_Serializer/U14/Y (AND2X1_RVT)             0.20       1.09 r
  U0_UART_TX/U0_Serializer/U22/Y (AO22X1_RVT)             0.15       1.24 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/D (DFFARX1_RVT)
                                                          0.00       1.24 r
  data arrival time                                                  1.24

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.12    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.89


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (DFFARX1_RVT)             0.25       0.25 f
  U0_UART_TX/U0_fsm/busy_BAR (uart_tx_fsm)                0.00       0.25 f
  U0_UART_TX/U0_parity_calc/Busy_BAR (parity_calc_WIDTH8)
                                                          0.00       0.25 f
  U0_UART_TX/U0_parity_calc/U2/Y (NAND2X0_RVT)            0.33       0.58 r
  U0_UART_TX/U0_parity_calc/U3/Y (INVX0_RVT)              0.27       0.85 f
  U0_UART_TX/U0_parity_calc/U4/Y (AO22X1_RVT)             0.29       1.14 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/D (DFFARX1_RVT)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.10    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (DFFARX1_RVT)             0.25       0.25 f
  U0_UART_TX/U0_fsm/busy_BAR (uart_tx_fsm)                0.00       0.25 f
  U0_UART_TX/U0_parity_calc/Busy_BAR (parity_calc_WIDTH8)
                                                          0.00       0.25 f
  U0_UART_TX/U0_parity_calc/U2/Y (NAND2X0_RVT)            0.33       0.58 r
  U0_UART_TX/U0_parity_calc/U3/Y (INVX0_RVT)              0.27       0.85 f
  U0_UART_TX/U0_parity_calc/U5/Y (AO22X1_RVT)             0.29       1.14 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/D (DFFARX1_RVT)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.10    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (DFFARX1_RVT)             0.25       0.25 f
  U0_UART_TX/U0_fsm/busy_BAR (uart_tx_fsm)                0.00       0.25 f
  U0_UART_TX/U0_parity_calc/Busy_BAR (parity_calc_WIDTH8)
                                                          0.00       0.25 f
  U0_UART_TX/U0_parity_calc/U2/Y (NAND2X0_RVT)            0.33       0.58 r
  U0_UART_TX/U0_parity_calc/U3/Y (INVX0_RVT)              0.27       0.85 f
  U0_UART_TX/U0_parity_calc/U6/Y (AO22X1_RVT)             0.29       1.14 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/D (DFFARX1_RVT)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.10    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (DFFARX1_RVT)             0.25       0.25 f
  U0_UART_TX/U0_fsm/busy_BAR (uart_tx_fsm)                0.00       0.25 f
  U0_UART_TX/U0_parity_calc/Busy_BAR (parity_calc_WIDTH8)
                                                          0.00       0.25 f
  U0_UART_TX/U0_parity_calc/U2/Y (NAND2X0_RVT)            0.33       0.58 r
  U0_UART_TX/U0_parity_calc/U3/Y (INVX0_RVT)              0.27       0.85 f
  U0_UART_TX/U0_parity_calc/U7/Y (AO22X1_RVT)             0.29       1.14 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/D (DFFARX1_RVT)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.10    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (DFFARX1_RVT)             0.25       0.25 f
  U0_UART_TX/U0_fsm/busy_BAR (uart_tx_fsm)                0.00       0.25 f
  U0_UART_TX/U0_parity_calc/Busy_BAR (parity_calc_WIDTH8)
                                                          0.00       0.25 f
  U0_UART_TX/U0_parity_calc/U2/Y (NAND2X0_RVT)            0.33       0.58 r
  U0_UART_TX/U0_parity_calc/U3/Y (INVX0_RVT)              0.27       0.85 f
  U0_UART_TX/U0_parity_calc/U8/Y (AO22X1_RVT)             0.29       1.14 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/D (DFFARX1_RVT)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.10    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (DFFARX1_RVT)             0.25       0.25 f
  U0_UART_TX/U0_fsm/busy_BAR (uart_tx_fsm)                0.00       0.25 f
  U0_UART_TX/U0_parity_calc/Busy_BAR (parity_calc_WIDTH8)
                                                          0.00       0.25 f
  U0_UART_TX/U0_parity_calc/U2/Y (NAND2X0_RVT)            0.33       0.58 r
  U0_UART_TX/U0_parity_calc/U3/Y (INVX0_RVT)              0.27       0.85 f
  U0_UART_TX/U0_parity_calc/U9/Y (AO22X1_RVT)             0.29       1.14 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/D (DFFARX1_RVT)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.10    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (DFFARX1_RVT)             0.25       0.25 f
  U0_UART_TX/U0_fsm/busy_BAR (uart_tx_fsm)                0.00       0.25 f
  U0_UART_TX/U0_parity_calc/Busy_BAR (parity_calc_WIDTH8)
                                                          0.00       0.25 f
  U0_UART_TX/U0_parity_calc/U2/Y (NAND2X0_RVT)            0.33       0.58 r
  U0_UART_TX/U0_parity_calc/U3/Y (INVX0_RVT)              0.27       0.85 f
  U0_UART_TX/U0_parity_calc/U10/Y (AO22X1_RVT)            0.29       1.14 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/D (DFFARX1_RVT)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.10    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (DFFARX1_RVT)             0.25       0.25 f
  U0_UART_TX/U0_fsm/busy_BAR (uart_tx_fsm)                0.00       0.25 f
  U0_UART_TX/U0_parity_calc/Busy_BAR (parity_calc_WIDTH8)
                                                          0.00       0.25 f
  U0_UART_TX/U0_parity_calc/U2/Y (NAND2X0_RVT)            0.33       0.58 r
  U0_UART_TX/U0_parity_calc/U3/Y (INVX0_RVT)              0.27       0.85 f
  U0_UART_TX/U0_parity_calc/U11/Y (AO22X1_RVT)            0.29       1.14 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/D (DFFARX1_RVT)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.10    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm        ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c
  mux                ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (DFFARX1_RVT)
                                                          0.43       0.43 r
  U0_UART_TX/U0_fsm/U6/Y (NAND2X0_RVT)                    0.08       0.52 f
  U0_UART_TX/U0_fsm/U8/Y (MUX21X1_RVT)                    0.20       0.72 f
  U0_UART_TX/U0_fsm/U10/Y (NAND2X0_RVT)                   0.11       0.83 r
  U0_UART_TX/U0_fsm/mux_sel[0] (uart_tx_fsm)              0.00       0.83 r
  U0_UART_TX/U0_mux/SEL[0] (mux)                          0.00       0.83 r
  U0_UART_TX/U0_mux/U3/Y (AO222X1_RVT)                    0.26       1.08 r
  U0_UART_TX/U0_mux/OUT_reg/D (DFFARX1_RVT)               0.00       1.08 r
  data arrival time                                                  1.08

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_mux/OUT_reg/CLK (DFFARX1_RVT)             0.00    8680.25 r
  library setup time                                     -0.12    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.04


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm        ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/Q (DFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_TX/U0_fsm/U3/Y (NAND2X0_RVT)                    0.10       0.50 f
  U0_UART_TX/U0_fsm/U4/Y (INVX0_RVT)                      0.10       0.60 r
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.16       0.77 r
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.77 r
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.77 r
  U0_UART_TX/U0_Serializer/U8/Y (AND2X1_RVT)              0.11       0.88 r
  U0_UART_TX/U0_Serializer/U9/Y (OA21X1_RVT)              0.11       1.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/D (DFFARX1_RVT)
                                                          0.00       1.00 r
  data arrival time                                                  1.00

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.11    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.14


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm        ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/Q (DFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_TX/U0_fsm/U3/Y (NAND2X0_RVT)                    0.10       0.50 f
  U0_UART_TX/U0_fsm/U4/Y (INVX0_RVT)                      0.10       0.60 r
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.16       0.77 r
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.77 r
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.77 r
  U0_UART_TX/U0_Serializer/U6/Y (AND2X1_RVT)              0.11       0.88 r
  U0_UART_TX/U0_Serializer/U7/Y (OA21X1_RVT)              0.11       1.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/D (DFFARX1_RVT)
                                                          0.00       1.00 r
  data arrival time                                                  1.00

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.11    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.14


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm        ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/Q (DFFARX1_RVT)
                                                          0.39       0.39 r
  U0_UART_TX/U0_Serializer/U3/Y (NAND3X0_RVT)             0.15       0.54 f
  U0_UART_TX/U0_Serializer/ser_done_BAR (Serializer_WIDTH8)
                                                          0.00       0.54 f
  U0_UART_TX/U0_fsm/ser_done_BAR (uart_tx_fsm)            0.00       0.54 f
  U0_UART_TX/U0_fsm/U17/Y (OAI21X1_RVT)                   0.31       0.85 r
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.14       0.98 r
  U0_UART_TX/U0_fsm/current_state_reg_2_/D (DFFARX1_RVT)
                                                          0.00       0.98 r
  data arrival time                                                  0.98

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.11    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.15


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm        ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8  ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/Q (DFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_TX/U0_fsm/U3/Y (NAND2X0_RVT)                    0.10       0.50 f
  U0_UART_TX/U0_fsm/U4/Y (INVX0_RVT)                      0.10       0.60 r
  U0_UART_TX/U0_fsm/U5/Y (AND3X1_RVT)                     0.16       0.77 r
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)              0.00       0.77 r
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)     0.00       0.77 r
  U0_UART_TX/U0_Serializer/U10/Y (AND2X1_RVT)             0.11       0.87 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/D (DFFARX1_RVT)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.11    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.27


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm        ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/Q (DFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_TX/U0_fsm/U3/Y (NAND2X0_RVT)                    0.10       0.50 f
  U0_UART_TX/U0_fsm/U4/Y (INVX0_RVT)                      0.10       0.60 r
  U0_UART_TX/U0_fsm/U15/Y (AO22X1_RVT)                    0.17       0.77 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/D (DFFARX1_RVT)
                                                          0.00       0.77 r
  data arrival time                                                  0.77

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.11    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.36


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm        ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (DFFARX1_RVT)
                                                          0.43       0.43 r
  U0_UART_TX/U0_fsm/U11/Y (NAND2X0_RVT)                   0.08       0.52 f
  U0_UART_TX/U0_fsm/U12/Y (NAND2X0_RVT)                   0.11       0.63 r
  U0_UART_TX/U0_fsm/busy_reg/D (DFFARX1_RVT)              0.00       0.63 r
  data arrival time                                                  0.63

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00    8680.25 r
  library setup time                                     -0.13    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.50


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm        ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (DFFARX1_RVT)
                                                          0.43       0.43 r
  U0_UART_TX/U0_fsm/U16/Y (OA21X1_RVT)                    0.17       0.60 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/D (DFFARX1_RVT)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_CLK_TX (rise edge)                        8680.50    8680.50
  clock network delay (ideal)                             0.00    8680.50
  clock uncertainty                                      -0.25    8680.25
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00    8680.25 r
  library setup time                                     -0.11    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.53


1
