<stg><name>stencil_stage.18</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="24" op_0_bw="32">
<![CDATA[
entry:0 %p_0_0_028_21310 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_028_21310"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="24" op_0_bw="32">
<![CDATA[
entry:1 %p_0_0_028_11112 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_028_11112"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="32">
<![CDATA[
entry:2 %p_0_0_028914 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_028914"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="32">
<![CDATA[
entry:3 %k_0215 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_0215"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="24" op_0_bw="32">
<![CDATA[
entry:4 %curr_11149 = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_11149"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="32">
<![CDATA[
entry:5 %p_0_0_0261211 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0261211"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="24" op_0_bw="32">
<![CDATA[
entry:6 %p_0_0_0271013 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0271013"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_18, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_17, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="64">
<![CDATA[
entry:9 %line_buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buf"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="64">
<![CDATA[
entry:10 %line_buf_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buf_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:11 %store_ln0 = store i17 0, i17 %k_0215

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln548 = br void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body.split:0 %k_0215_load = load i17 %k_0215

]]></Node>
<StgValue><ssdm name="k_0215_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="17">
<![CDATA[
for.body.split:4 %trunc_ln548 = trunc i17 %k_0215_load

]]></Node>
<StgValue><ssdm name="trunc_ln548"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="17">
<![CDATA[
for.body.split:5 %j = trunc i17 %k_0215_load

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body.split:9 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %k_0215_load, i32 16

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:10 %zext_ln566 = zext i8 %j

]]></Node>
<StgValue><ssdm name="zext_ln566"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:11 %line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln566

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:12 %line_buf_1_addr = getelementptr i24 %line_buf_1, i64 0, i64 %zext_ln566

]]></Node>
<StgValue><ssdm name="line_buf_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="8">
<![CDATA[
for.body.split:13 %line_buf_load = load i8 %line_buf_addr

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="8">
<![CDATA[
for.body.split:14 %line_buf_1_load = load i8 %line_buf_1_addr

]]></Node>
<StgValue><ssdm name="line_buf_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split:15 %k = add i17 %k_0215_load, i17 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:16 %br_ln552 = br i1 %tmp_172, void %if.then29, void %if.end39

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
if.then29:3 %br_ln574 = br void %if.end39

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end39:1 %icmp_ln577 = icmp_ugt  i17 %k_0215_load, i17 256

]]></Node>
<StgValue><ssdm name="icmp_ln577"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end39:2 %br_ln577 = br i1 %icmp_ln577, void %for.inc56, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then41:0 %out_idx = add i16 %trunc_ln548, i16 65279

]]></Node>
<StgValue><ssdm name="out_idx"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="16">
<![CDATA[
if.then41:1 %c = trunc i16 %out_idx

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then41:2 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %out_idx, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then41:3 %empty = icmp_eq  i8 %trunc_ln, i8 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then41:4 %empty_193 = icmp_eq  i8 %trunc_ln, i8 0

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then41:5 %empty_194 = or i1 %empty_193, i1 %empty

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then41:6 %br_ln579 = br i1 %empty_194, void %lor.lhs.false46, void %if.then50

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
lor.lhs.false46:0 %empty_195 = icmp_eq  i8 %c, i8 255

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
lor.lhs.false46:1 %empty_196 = icmp_eq  i8 %c, i8 0

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false46:2 %empty_197 = or i1 %empty_196, i1 %empty_195

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false46:3 %br_ln578 = br i1 %empty_197, void %if.else, void %if.then50

]]></Node>
<StgValue><ssdm name="br_ln578"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
if.end54:0 %br_ln588 = br void %for.inc56

]]></Node>
<StgValue><ssdm name="br_ln588"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc56:0 %icmp_ln548 = icmp_eq  i17 %k_0215_load, i17 65792

]]></Node>
<StgValue><ssdm name="icmp_ln548"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56:4 %store_ln548 = store i17 %k, i17 %k_0215

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc56:8 %br_ln548 = br i1 %icmp_ln548, void %for.body.split, void %for.end58

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="24">
<![CDATA[
for.body.split:1 %curr_11149_load = load i24 %curr_11149

]]></Node>
<StgValue><ssdm name="curr_11149_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="24">
<![CDATA[
for.body.split:2 %p_0_0_0261211_load = load i24 %p_0_0_0261211

]]></Node>
<StgValue><ssdm name="p_0_0_0261211_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="24">
<![CDATA[
for.body.split:3 %p_0_0_0271013_load = load i24 %p_0_0_0271013

]]></Node>
<StgValue><ssdm name="p_0_0_0271013_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:6 %specpipeline_ln549 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln549"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:7 %speclooptripcount_ln548 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65793, i64 65793, i64 65793

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln548"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:8 %specloopname_ln548 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln548"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="8">
<![CDATA[
for.body.split:13 %line_buf_load = load i8 %line_buf_addr

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="8">
<![CDATA[
for.body.split:14 %line_buf_1_load = load i8 %line_buf_1_addr

]]></Node>
<StgValue><ssdm name="line_buf_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then29:0 %curr = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %inter_strm_17

]]></Node>
<StgValue><ssdm name="curr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then29:1 %store_ln572 = store i24 %line_buf_1_load, i8 %line_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then29:2 %store_ln573 = store i24 %curr, i8 %line_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
if.end39:0 %curr_11 = phi i24 %curr, void %if.then29, i24 0, void %for.body.split

]]></Node>
<StgValue><ssdm name="curr_11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24">
<![CDATA[
if.else:0 %p_0_0_028_21310_load = load i24 %p_0_0_028_21310

]]></Node>
<StgValue><ssdm name="p_0_0_028_21310_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24">
<![CDATA[
if.else:1 %p_0_0_028_11112_load = load i24 %p_0_0_028_11112

]]></Node>
<StgValue><ssdm name="p_0_0_028_11112_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24">
<![CDATA[
if.else:2 %p_0_0_028914_load = load i24 %p_0_0_028914

]]></Node>
<StgValue><ssdm name="p_0_0_028914_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="24">
<![CDATA[
if.else:3 %curr_1114_cast = sext i24 %curr_11149_load

]]></Node>
<StgValue><ssdm name="curr_1114_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="24">
<![CDATA[
if.else:4 %p_0_0_028_111_cast = sext i24 %p_0_0_028_11112_load

]]></Node>
<StgValue><ssdm name="p_0_0_028_111_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="24">
<![CDATA[
if.else:5 %p_0_0_02710_cast = sext i24 %p_0_0_0271013_load

]]></Node>
<StgValue><ssdm name="p_0_0_02710_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:6 %empty_198 = add i25 %p_0_0_028_111_cast, i25 %curr_1114_cast

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="25">
<![CDATA[
if.else:7 %sext_ln523 = sext i25 %empty_198

]]></Node>
<StgValue><ssdm name="sext_ln523"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.else:8 %add_ln523 = add i26 %sext_ln523, i26 %p_0_0_02710_cast

]]></Node>
<StgValue><ssdm name="add_ln523"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="38" op_0_bw="38" op_1_bw="26" op_2_bw="12">
<![CDATA[
if.else:9 %tmp = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln523, i12 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="39" op_0_bw="38">
<![CDATA[
if.else:10 %sext_ln523_39 = sext i38 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln523_39"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
if.else:11 %shl_ln523_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %line_buf_1_load, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln523_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="39" op_0_bw="36">
<![CDATA[
if.else:12 %sext_ln523_40 = sext i36 %shl_ln523_s

]]></Node>
<StgValue><ssdm name="sext_ln523_40"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
if.else:13 %sum_axis = add i39 %sext_ln523_39, i39 %sext_ln523_40

]]></Node>
<StgValue><ssdm name="sum_axis"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="24">
<![CDATA[
if.else:14 %p_0_0_028_213_cast = sext i24 %p_0_0_028_21310_load

]]></Node>
<StgValue><ssdm name="p_0_0_028_213_cast"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="24">
<![CDATA[
if.else:15 %p_0_0_0289_cast = sext i24 %p_0_0_028914_load

]]></Node>
<StgValue><ssdm name="p_0_0_0289_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="24">
<![CDATA[
if.else:16 %line_buf_load_cast = sext i24 %line_buf_load

]]></Node>
<StgValue><ssdm name="line_buf_load_cast"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.else:17 %empty_199 = add i25 %p_0_0_0289_cast, i25 %p_0_0_028_213_cast

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="25">
<![CDATA[
if.else:18 %sext_ln524 = sext i25 %empty_199

]]></Node>
<StgValue><ssdm name="sext_ln524"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.else:19 %add_ln524 = add i26 %sext_ln524, i26 %line_buf_load_cast

]]></Node>
<StgValue><ssdm name="add_ln524"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="38" op_0_bw="38" op_1_bw="26" op_2_bw="12">
<![CDATA[
if.else:20 %tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln524, i12 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="39" op_0_bw="38">
<![CDATA[
if.else:21 %sext_ln524_39 = sext i38 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln524_39"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
if.else:22 %shl_ln524_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %curr_11, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln524_s"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="39" op_0_bw="36">
<![CDATA[
if.else:23 %sext_ln524_40 = sext i36 %shl_ln524_s

]]></Node>
<StgValue><ssdm name="sext_ln524_40"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
if.else:24 %sum_diag = add i39 %sext_ln524_39, i39 %sext_ln524_40

]]></Node>
<StgValue><ssdm name="sum_diag"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc56:1 %store_ln566 = store i24 %line_buf_load, i24 %p_0_0_0271013

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc56:2 %store_ln567 = store i24 %line_buf_1_load, i24 %p_0_0_0261211

]]></Node>
<StgValue><ssdm name="store_ln567"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc56:3 %store_ln553 = store i24 %curr_11, i24 %curr_11149

]]></Node>
<StgValue><ssdm name="store_ln553"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc56:5 %store_ln0 = store i24 %p_0_0_0271013_load, i24 %p_0_0_028914

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc56:6 %store_ln584 = store i24 %p_0_0_0261211_load, i24 %p_0_0_028_11112

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc56:7 %store_ln0 = store i24 %curr_11149_load, i24 %p_0_0_028_21310

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="63" op_0_bw="63" op_1_bw="24" op_2_bw="39">
<![CDATA[
if.else:25 %shl_ln525_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i24.i39, i24 %p_0_0_0261211_load, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln525_s"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="65" op_0_bw="39">
<![CDATA[
if.else:26 %sext_ln525 = sext i39 %sum_axis

]]></Node>
<StgValue><ssdm name="sext_ln525"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.else:27 %mul_ln525 = mul i65 %sext_ln525, i65 26845184

]]></Node>
<StgValue><ssdm name="mul_ln525"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="63">
<![CDATA[
if.else:28 %sext_ln525_118 = sext i63 %shl_ln525_s

]]></Node>
<StgValue><ssdm name="sext_ln525_118"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="66" op_0_bw="65">
<![CDATA[
if.else:29 %sext_ln525_116 = sext i65 %mul_ln525

]]></Node>
<StgValue><ssdm name="sext_ln525_116"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="63" op_0_bw="39">
<![CDATA[
if.else:30 %sext_ln525_117 = sext i39 %sum_diag

]]></Node>
<StgValue><ssdm name="sext_ln525_117"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.else:31 %mul_ln525_20 = mul i63 %sext_ln525_117, i63 6709248

]]></Node>
<StgValue><ssdm name="mul_ln525_20"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="63">
<![CDATA[
if.else:32 %sext_ln525_119 = sext i63 %mul_ln525_20

]]></Node>
<StgValue><ssdm name="sext_ln525_119"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else:33 %add_ln525 = add i64 %sext_ln525_118, i64 %sext_ln525_119

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="66" op_0_bw="64">
<![CDATA[
if.else:34 %sext_ln525_120 = sext i64 %add_ln525

]]></Node>
<StgValue><ssdm name="sext_ln525_120"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.else:35 %add_ln525_39 = add i66 %sext_ln525_120, i66 %sext_ln525_116

]]></Node>
<StgValue><ssdm name="add_ln525_39"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
if.else:36 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln525_39, i32 65

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="38" op_0_bw="38" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:37 %out = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln525_39, i32 28, i32 65

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
if.else:39 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln525_39, i32 27

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="39" op_0_bw="38">
<![CDATA[
if.else:38 %sext_ln525_121 = sext i38 %out

]]></Node>
<StgValue><ssdm name="sext_ln525_121"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="39" op_0_bw="1">
<![CDATA[
if.else:40 %zext_ln525 = zext i1 %tmp_174

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
if.else:41 %out_39 = add i39 %sext_ln525_121, i39 %zext_ln525

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="40" op_0_bw="39">
<![CDATA[
if.else:42 %sext_ln525_122 = sext i39 %out_39

]]></Node>
<StgValue><ssdm name="sext_ln525_122"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
if.else:43 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %out_39, i32 38

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:44 %xor_ln525 = xor i1 %tmp_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln525"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:45 %or_ln525_20 = or i1 %tmp_175, i1 %xor_ln525

]]></Node>
<StgValue><ssdm name="or_ln525_20"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:46 %xor_ln525_39 = xor i1 %tmp_173, i1 %or_ln525_20

]]></Node>
<StgValue><ssdm name="xor_ln525_39"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:47 %xor_ln525_40 = xor i1 %xor_ln525_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln525_40"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:48 %or_ln525 = or i1 %tmp_175, i1 %xor_ln525_40

]]></Node>
<StgValue><ssdm name="or_ln525"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:49 %and_ln525 = and i1 %or_ln525, i1 %xor_ln525

]]></Node>
<StgValue><ssdm name="and_ln525"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
if.else:50 %out_40 = select i1 %and_ln525, i40 549755813887, i40 %sext_ln525_122

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.else:51 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_40, i32 39

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:52 %trunc_ln15 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %out_40, i32 12, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.else:53 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_40, i32 11

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.else:54 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_40, i32 35

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="1">
<![CDATA[
if.else:55 %zext_ln526 = zext i1 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln526"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.else:56 %add_ln526 = add i24 %trunc_ln15, i24 %zext_ln526

]]></Node>
<StgValue><ssdm name="add_ln526"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
if.else:57 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln526, i32 23

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:58 %xor_ln526 = xor i1 %tmp_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln526"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:59 %and_ln526 = and i1 %tmp_178, i1 %xor_ln526

]]></Node>
<StgValue><ssdm name="and_ln526"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.else:60 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_40, i32 36

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.else:61 %tmp_181 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32, i40 %out_40, i32 37

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else:62 %icmp_ln526 = icmp_eq  i3 %tmp_181, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln526"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.else:63 %tmp_182 = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32, i40 %out_40, i32 36

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else:64 %icmp_ln526_39 = icmp_eq  i4 %tmp_182, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln526_39"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else:65 %icmp_ln526_40 = icmp_eq  i4 %tmp_182, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln526_40"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else:66 %select_ln526 = select i1 %and_ln526, i1 %icmp_ln526_39, i1 %icmp_ln526_40

]]></Node>
<StgValue><ssdm name="select_ln526"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:67 %xor_ln526_77 = xor i1 %tmp_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln526_77"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:68 %and_ln526_96 = and i1 %icmp_ln526, i1 %xor_ln526_77

]]></Node>
<StgValue><ssdm name="and_ln526_96"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else:69 %select_ln526_58 = select i1 %and_ln526, i1 %and_ln526_96, i1 %icmp_ln526_39

]]></Node>
<StgValue><ssdm name="select_ln526_58"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:70 %and_ln526_97 = and i1 %and_ln526, i1 %icmp_ln526_39

]]></Node>
<StgValue><ssdm name="and_ln526_97"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:71 %xor_ln526_78 = xor i1 %select_ln526, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln526_78"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:72 %or_ln526 = or i1 %tmp_179, i1 %xor_ln526_78

]]></Node>
<StgValue><ssdm name="or_ln526"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:73 %xor_ln526_79 = xor i1 %tmp_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln526_79"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:74 %and_ln526_98 = and i1 %or_ln526, i1 %xor_ln526_79

]]></Node>
<StgValue><ssdm name="and_ln526_98"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:75 %and_ln526_99 = and i1 %tmp_179, i1 %select_ln526_58

]]></Node>
<StgValue><ssdm name="and_ln526_99"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:76 %or_ln526_21 = or i1 %and_ln526_97, i1 %and_ln526_99

]]></Node>
<StgValue><ssdm name="or_ln526_21"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:77 %xor_ln526_80 = xor i1 %or_ln526_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln526_80"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:78 %and_ln526_100 = and i1 %tmp_176, i1 %xor_ln526_80

]]></Node>
<StgValue><ssdm name="and_ln526_100"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.else:79 %select_ln526_59 = select i1 %and_ln526_98, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln526_59"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:80 %or_ln526_20 = or i1 %and_ln526_98, i1 %and_ln526_100

]]></Node>
<StgValue><ssdm name="or_ln526_20"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.else:81 %select_ln526_60 = select i1 %or_ln526_20, i24 %select_ln526_59, i24 %add_ln526

]]></Node>
<StgValue><ssdm name="select_ln526_60"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.else:82 %write_ln586 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %inter_strm_18, i24 %select_ln526_60

]]></Node>
<StgValue><ssdm name="write_ln586"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="0"/>
<literal name="empty_197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
if.else:83 %br_ln0 = br void %if.end54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_197" val="1"/>
</and_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then50:0 %write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %inter_strm_18, i24 %p_0_0_0261211_load

]]></Node>
<StgValue><ssdm name="write_ln584"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_197" val="1"/>
</and_exp><and_exp><literal name="icmp_ln577" val="1"/>
<literal name="empty_194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
if.then50:1 %br_ln585 = br void %if.end54

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0">
<![CDATA[
for.end58:0 %ret_ln590 = ret

]]></Node>
<StgValue><ssdm name="ret_ln590"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
