{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 14:49:11 2021 " "Info: Processing started: Sun Nov 14 14:49:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk20mhz " "Info: Assuming node \"clk20mhz\" is an undefined clock" {  } { { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk20mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "shukongfenpin:U4\|co1 " "Info: Detected ripple clock \"shukongfenpin:U4\|co1\" as buffer" {  } { { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "shukongfenpin:U4\|co1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xuanqu:U5\|key_out1 " "Info: Detected ripple clock \"xuanqu:U5\|key_out1\" as buffer" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xuanqu:U5\|key_out1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "xuanqu:U5\|key_out2 " "Info: Detected ripple clock \"xuanqu:U5\|key_out2\" as buffer" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 28 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "xuanqu:U5\|key_out2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "m8hz:U1\|co1 " "Info: Detected ripple clock \"m8hz:U1\|co1\" as buffer" {  } { { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 13 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "m8hz:U1\|co1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "m8hz:U1\|co2 " "Info: Detected ripple clock \"m8hz:U1\|co2\" as buffer" {  } { { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } } { "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "m8hz:U1\|co2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk20mhz memory rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[1\] register shukongfenpin:U4\|q1\[14\] 66.92 MHz 14.943 ns Internal " "Info: Clock \"clk20mhz\" has Internal fmax of 66.92 MHz between source memory \"rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[1\]\" and destination register \"shukongfenpin:U4\|q1\[14\]\" (period= 14.943 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.611 ns + Longest memory register " "Info: + Longest memory to register delay is 9.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[1\] 1 MEM M4K_X23_Y8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y8; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.651 ns) 2.312 ns fanyi:U3\|Mux15~0 2 COMB LCCOMB_X26_Y9_N14 2 " "Info: 2: + IC(1.552 ns) + CELL(0.651 ns) = 2.312 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 2; COMB Node = 'fanyi:U3\|Mux15~0'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] fanyi:U3|Mux15~0 } "NODE_NAME" } } { "fanyi.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/fanyi.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.596 ns) 3.507 ns shukongfenpin:U4\|Add0~1 3 COMB LCCOMB_X25_Y9_N0 2 " "Info: 3: + IC(0.599 ns) + CELL(0.596 ns) = 3.507 ns; Loc. = LCCOMB_X25_Y9_N0; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.593 ns shukongfenpin:U4\|Add0~3 4 COMB LCCOMB_X25_Y9_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.593 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.679 ns shukongfenpin:U4\|Add0~5 5 COMB LCCOMB_X25_Y9_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.679 ns; Loc. = LCCOMB_X25_Y9_N4; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~5'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.765 ns shukongfenpin:U4\|Add0~7 6 COMB LCCOMB_X25_Y9_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.765 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~7'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.851 ns shukongfenpin:U4\|Add0~9 7 COMB LCCOMB_X25_Y9_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.851 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~9'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.937 ns shukongfenpin:U4\|Add0~11 8 COMB LCCOMB_X25_Y9_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.937 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~11'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.023 ns shukongfenpin:U4\|Add0~13 9 COMB LCCOMB_X25_Y9_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.023 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~13'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.213 ns shukongfenpin:U4\|Add0~15 10 COMB LCCOMB_X25_Y9_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 4.213 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~15'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.299 ns shukongfenpin:U4\|Add0~17 11 COMB LCCOMB_X25_Y9_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.299 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~17'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.385 ns shukongfenpin:U4\|Add0~19 12 COMB LCCOMB_X25_Y9_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.385 ns; Loc. = LCCOMB_X25_Y9_N18; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~19'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.471 ns shukongfenpin:U4\|Add0~21 13 COMB LCCOMB_X25_Y9_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.471 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~21'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.557 ns shukongfenpin:U4\|Add0~23 14 COMB LCCOMB_X25_Y9_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.557 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~23'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~23 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.643 ns shukongfenpin:U4\|Add0~25 15 COMB LCCOMB_X25_Y9_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.643 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 2; COMB Node = 'shukongfenpin:U4\|Add0~25'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { shukongfenpin:U4|Add0~23 shukongfenpin:U4|Add0~25 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.149 ns shukongfenpin:U4\|Add0~26 16 COMB LCCOMB_X25_Y9_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 5.149 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Add0~26'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { shukongfenpin:U4|Add0~25 shukongfenpin:U4|Add0~26 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.370 ns) 6.598 ns shukongfenpin:U4\|Equal0~3 17 COMB LCCOMB_X25_Y10_N14 1 " "Info: 17: + IC(1.079 ns) + CELL(0.370 ns) = 6.598 ns; Loc. = LCCOMB_X25_Y10_N14; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { shukongfenpin:U4|Add0~26 shukongfenpin:U4|Equal0~3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 7.342 ns shukongfenpin:U4\|Equal0~4 18 COMB LCCOMB_X25_Y10_N12 1 " "Info: 18: + IC(0.374 ns) + CELL(0.370 ns) = 7.342 ns; Loc. = LCCOMB_X25_Y10_N12; Fanout = 1; COMB Node = 'shukongfenpin:U4\|Equal0~4'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { shukongfenpin:U4|Equal0~3 shukongfenpin:U4|Equal0~4 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 7.909 ns shukongfenpin:U4\|Equal0~10 19 COMB LCCOMB_X25_Y10_N18 17 " "Info: 19: + IC(0.361 ns) + CELL(0.206 ns) = 7.909 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 17; COMB Node = 'shukongfenpin:U4\|Equal0~10'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.660 ns) 9.611 ns shukongfenpin:U4\|q1\[14\] 20 REG LCFF_X25_Y8_N29 3 " "Info: 20: + IC(1.042 ns) + CELL(0.660 ns) = 9.611 ns; Loc. = LCFF_X25_Y8_N29; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.604 ns ( 47.90 % ) " "Info: Total cell delay = 4.604 ns ( 47.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.007 ns ( 52.10 % ) " "Info: Total interconnect delay = 5.007 ns ( 52.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~23 shukongfenpin:U4|Add0~25 shukongfenpin:U4|Add0~26 shukongfenpin:U4|Equal0~3 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] {} fanyi:U3|Mux15~0 {} shukongfenpin:U4|Add0~1 {} shukongfenpin:U4|Add0~3 {} shukongfenpin:U4|Add0~5 {} shukongfenpin:U4|Add0~7 {} shukongfenpin:U4|Add0~9 {} shukongfenpin:U4|Add0~11 {} shukongfenpin:U4|Add0~13 {} shukongfenpin:U4|Add0~15 {} shukongfenpin:U4|Add0~17 {} shukongfenpin:U4|Add0~19 {} shukongfenpin:U4|Add0~21 {} shukongfenpin:U4|Add0~23 {} shukongfenpin:U4|Add0~25 {} shukongfenpin:U4|Add0~26 {} shukongfenpin:U4|Equal0~3 {} shukongfenpin:U4|Equal0~4 {} shukongfenpin:U4|Equal0~10 {} shukongfenpin:U4|q1[14] {} } { 0.000ns 1.552ns 0.599ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.079ns 0.374ns 0.361ns 1.042ns } { 0.109ns 0.651ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.370ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.112 ns - Smallest " "Info: - Smallest clock skew is -5.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 2.751 ns + Shortest register " "Info: + Shortest clock path from clock \"clk20mhz\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk20mhz~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns shukongfenpin:U4\|q1\[14\] 3 REG LCFF_X25_Y8_N29 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X25_Y8_N29; Fanout = 3; REG Node = 'shukongfenpin:U4\|q1\[14\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk20mhz clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} shukongfenpin:U4|q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 7.863 ns - Longest memory " "Info: - Longest clock path from clock \"clk20mhz\" to source memory is 7.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.970 ns) 3.375 ns m8hz:U1\|co1 2 REG LCFF_X2_Y2_N9 1 " "Info: 2: + IC(1.305 ns) + CELL(0.970 ns) = 3.375 ns; Loc. = LCFF_X2_Y2_N9; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 4.731 ns m8hz:U1\|co2 3 REG LCFF_X2_Y2_N17 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 4.731 ns; Loc. = LCFF_X2_Y2_N17; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.000 ns) 6.278 ns m8hz:U1\|co2~clkctrl 4 COMB CLKCTRL_G1 26 " "Info: 4: + IC(1.547 ns) + CELL(0.000 ns) = 6.278 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.815 ns) 7.863 ns rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[1\] 5 MEM M4K_X23_Y8 16 " "Info: 5: + IC(0.770 ns) + CELL(0.815 ns) = 7.863 ns; Loc. = M4K_X23_Y8; Fanout = 16; MEM Node = 'rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\|q_a\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 49.03 % ) " "Info: Total cell delay = 3.855 ns ( 49.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.008 ns ( 50.97 % ) " "Info: Total interconnect delay = 4.008 ns ( 50.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.863 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.863 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.305ns 0.386ns 1.547ns 0.770ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk20mhz clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} shukongfenpin:U4|q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.863 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.863 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.305ns 0.386ns 1.547ns 0.770ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.611 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] fanyi:U3|Mux15~0 shukongfenpin:U4|Add0~1 shukongfenpin:U4|Add0~3 shukongfenpin:U4|Add0~5 shukongfenpin:U4|Add0~7 shukongfenpin:U4|Add0~9 shukongfenpin:U4|Add0~11 shukongfenpin:U4|Add0~13 shukongfenpin:U4|Add0~15 shukongfenpin:U4|Add0~17 shukongfenpin:U4|Add0~19 shukongfenpin:U4|Add0~21 shukongfenpin:U4|Add0~23 shukongfenpin:U4|Add0~25 shukongfenpin:U4|Add0~26 shukongfenpin:U4|Equal0~3 shukongfenpin:U4|Equal0~4 shukongfenpin:U4|Equal0~10 shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "9.611 ns" { rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] {} fanyi:U3|Mux15~0 {} shukongfenpin:U4|Add0~1 {} shukongfenpin:U4|Add0~3 {} shukongfenpin:U4|Add0~5 {} shukongfenpin:U4|Add0~7 {} shukongfenpin:U4|Add0~9 {} shukongfenpin:U4|Add0~11 {} shukongfenpin:U4|Add0~13 {} shukongfenpin:U4|Add0~15 {} shukongfenpin:U4|Add0~17 {} shukongfenpin:U4|Add0~19 {} shukongfenpin:U4|Add0~21 {} shukongfenpin:U4|Add0~23 {} shukongfenpin:U4|Add0~25 {} shukongfenpin:U4|Add0~26 {} shukongfenpin:U4|Equal0~3 {} shukongfenpin:U4|Equal0~4 {} shukongfenpin:U4|Equal0~10 {} shukongfenpin:U4|q1[14] {} } { 0.000ns 1.552ns 0.599ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.079ns 0.374ns 0.361ns 1.042ns } { 0.109ns 0.651ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.370ns 0.206ns 0.660ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk20mhz clk20mhz~clkctrl shukongfenpin:U4|q1[14] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} shukongfenpin:U4|q1[14] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.863 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.863 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} rom_jianpu:U2|altsyncram:altsyncram_component|altsyncram_ii71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.305ns 0.386ns 1.547ns 0.770ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "xuanqu:U5\|count2\[9\] f clk20mhz 0.545 ns register " "Info: tsu for register \"xuanqu:U5\|count2\[9\]\" (data pin = \"f\", clock pin = \"clk20mhz\") is 0.545 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.303 ns + Longest pin register " "Info: + Longest pin to register delay is 3.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns f 1 PIN PIN_22 23 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 23; PIN Node = 'f'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.660 ns) 3.303 ns xuanqu:U5\|count2\[9\] 2 REG LCFF_X8_Y7_N31 4 " "Info: 2: + IC(1.543 ns) + CELL(0.660 ns) = 3.303 ns; Loc. = LCFF_X8_Y7_N31; Fanout = 4; REG Node = 'xuanqu:U5\|count2\[9\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { f xuanqu:U5|count2[9] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.760 ns ( 53.28 % ) " "Info: Total cell delay = 1.760 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 46.72 % ) " "Info: Total interconnect delay = 1.543 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { f xuanqu:U5|count2[9] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { f {} f~combout {} xuanqu:U5|count2[9] {} } { 0.000ns 0.000ns 1.543ns } { 0.000ns 1.100ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 2.718 ns - Shortest register " "Info: - Shortest clock path from clock \"clk20mhz\" to destination register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk20mhz~clkctrl 2 COMB CLKCTRL_G2 81 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clk20mhz~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk20mhz clk20mhz~clkctrl } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.666 ns) 2.718 ns xuanqu:U5\|count2\[9\] 3 REG LCFF_X8_Y7_N31 4 " "Info: 3: + IC(0.809 ns) + CELL(0.666 ns) = 2.718 ns; Loc. = LCFF_X8_Y7_N31; Fanout = 4; REG Node = 'xuanqu:U5\|count2\[9\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { clk20mhz~clkctrl xuanqu:U5|count2[9] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.97 % ) " "Info: Total cell delay = 1.766 ns ( 64.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 35.03 % ) " "Info: Total interconnect delay = 0.952 ns ( 35.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk20mhz clk20mhz~clkctrl xuanqu:U5|count2[9] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} xuanqu:U5|count2[9] {} } { 0.000ns 0.000ns 0.143ns 0.809ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { f xuanqu:U5|count2[9] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { f {} f~combout {} xuanqu:U5|count2[9] {} } { 0.000ns 0.000ns 1.543ns } { 0.000ns 1.100ns 0.660ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk20mhz clk20mhz~clkctrl xuanqu:U5|count2[9] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk20mhz {} clk20mhz~combout {} clk20mhz~clkctrl {} xuanqu:U5|count2[9] {} } { 0.000ns 0.000ns 0.143ns 0.809ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk20mhz co3 shukongfenpin:U4\|co2 9.868 ns register " "Info: tco from clock \"clk20mhz\" to destination pin \"co3\" through register \"shukongfenpin:U4\|co2\" is 9.868 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz source 5.087 ns + Longest register " "Info: + Longest clock path from clock \"clk20mhz\" to source register is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.970 ns) 4.036 ns shukongfenpin:U4\|co1 2 REG LCFF_X25_Y10_N25 1 " "Info: 2: + IC(1.966 ns) + CELL(0.970 ns) = 4.036 ns; Loc. = LCFF_X25_Y10_N25; Fanout = 1; REG Node = 'shukongfenpin:U4\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { clk20mhz shukongfenpin:U4|co1 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.666 ns) 5.087 ns shukongfenpin:U4\|co2 3 REG LCFF_X25_Y10_N27 2 " "Info: 3: + IC(0.385 ns) + CELL(0.666 ns) = 5.087 ns; Loc. = LCFF_X25_Y10_N27; Fanout = 2; REG Node = 'shukongfenpin:U4\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { shukongfenpin:U4|co1 shukongfenpin:U4|co2 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 53.78 % ) " "Info: Total cell delay = 2.736 ns ( 53.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.351 ns ( 46.22 % ) " "Info: Total interconnect delay = 2.351 ns ( 46.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clk20mhz shukongfenpin:U4|co1 shukongfenpin:U4|co2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clk20mhz {} clk20mhz~combout {} shukongfenpin:U4|co1 {} shukongfenpin:U4|co2 {} } { 0.000ns 0.000ns 1.966ns 0.385ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.477 ns + Longest register pin " "Info: + Longest register to pin delay is 4.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shukongfenpin:U4\|co2 1 REG LCFF_X25_Y10_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N27; Fanout = 2; REG Node = 'shukongfenpin:U4\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { shukongfenpin:U4|co2 } "NODE_NAME" } } { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(3.056 ns) 4.477 ns co3 2 PIN PIN_93 0 " "Info: 2: + IC(1.421 ns) + CELL(3.056 ns) = 4.477 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'co3'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { shukongfenpin:U4|co2 co3 } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 68.26 % ) " "Info: Total cell delay = 3.056 ns ( 68.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 31.74 % ) " "Info: Total interconnect delay = 1.421 ns ( 31.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { shukongfenpin:U4|co2 co3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { shukongfenpin:U4|co2 {} co3 {} } { 0.000ns 1.421ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clk20mhz shukongfenpin:U4|co1 shukongfenpin:U4|co2 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clk20mhz {} clk20mhz~combout {} shukongfenpin:U4|co1 {} shukongfenpin:U4|co2 {} } { 0.000ns 0.000ns 1.966ns 0.385ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { shukongfenpin:U4|co2 co3 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { shukongfenpin:U4|co2 {} co3 {} } { 0.000ns 1.421ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "xuanqu:U5\|add\[1\] a\[0\] clk20mhz 4.009 ns register " "Info: th for register \"xuanqu:U5\|add\[1\]\" (data pin = \"a\[0\]\", clock pin = \"clk20mhz\") is 4.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk20mhz destination 7.783 ns + Longest register " "Info: + Longest clock path from clock \"clk20mhz\" to destination register is 7.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk20mhz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk20mhz'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.970 ns) 3.375 ns m8hz:U1\|co1 2 REG LCFF_X2_Y2_N9 1 " "Info: 2: + IC(1.305 ns) + CELL(0.970 ns) = 3.375 ns; Loc. = LCFF_X2_Y2_N9; Fanout = 1; REG Node = 'm8hz:U1\|co1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { clk20mhz m8hz:U1|co1 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 4.731 ns m8hz:U1\|co2 3 REG LCFF_X2_Y2_N17 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 4.731 ns; Loc. = LCFF_X2_Y2_N17; Fanout = 2; REG Node = 'm8hz:U1\|co2'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { m8hz:U1|co1 m8hz:U1|co2 } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.000 ns) 6.278 ns m8hz:U1\|co2~clkctrl 4 COMB CLKCTRL_G1 26 " "Info: 4: + IC(1.547 ns) + CELL(0.000 ns) = 6.278 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'm8hz:U1\|co2~clkctrl'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { m8hz:U1|co2 m8hz:U1|co2~clkctrl } "NODE_NAME" } } { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 7.783 ns xuanqu:U5\|add\[1\] 5 REG LCFF_X21_Y8_N25 7 " "Info: 5: + IC(0.839 ns) + CELL(0.666 ns) = 7.783 ns; Loc. = LCFF_X21_Y8_N25; Fanout = 7; REG Node = 'xuanqu:U5\|add\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { m8hz:U1|co2~clkctrl xuanqu:U5|add[1] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 47.62 % ) " "Info: Total cell delay = 3.706 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.077 ns ( 52.38 % ) " "Info: Total interconnect delay = 4.077 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.783 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl xuanqu:U5|add[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.783 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} xuanqu:U5|add[1] {} } { 0.000ns 0.000ns 1.305ns 0.386ns 1.547ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 108 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.080 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns a\[0\] 1 PIN PIN_88 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 3; PIN Node = 'a\[0\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.206 ns) 1.807 ns xuanqu:U5\|add1~5 2 COMB LCCOMB_X27_Y7_N22 1 " "Info: 2: + IC(0.491 ns) + CELL(0.206 ns) = 1.807 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 1; COMB Node = 'xuanqu:U5\|add1~5'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { a[0] xuanqu:U5|add1~5 } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.370 ns) 3.972 ns xuanqu:U5\|Add8~1 3 COMB LCCOMB_X21_Y8_N24 1 " "Info: 3: + IC(1.795 ns) + CELL(0.370 ns) = 3.972 ns; Loc. = LCCOMB_X21_Y8_N24; Fanout = 1; COMB Node = 'xuanqu:U5\|Add8~1'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { xuanqu:U5|add1~5 xuanqu:U5|Add8~1 } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus ii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.080 ns xuanqu:U5\|add\[1\] 4 REG LCFF_X21_Y8_N25 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.080 ns; Loc. = LCFF_X21_Y8_N25; Fanout = 7; REG Node = 'xuanqu:U5\|add\[1\]'" {  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { xuanqu:U5|Add8~1 xuanqu:U5|add[1] } "NODE_NAME" } } { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.794 ns ( 43.97 % ) " "Info: Total cell delay = 1.794 ns ( 43.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.286 ns ( 56.03 % ) " "Info: Total interconnect delay = 2.286 ns ( 56.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.080 ns" { a[0] xuanqu:U5|add1~5 xuanqu:U5|Add8~1 xuanqu:U5|add[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.080 ns" { a[0] {} a[0]~combout {} xuanqu:U5|add1~5 {} xuanqu:U5|Add8~1 {} xuanqu:U5|add[1] {} } { 0.000ns 0.000ns 0.491ns 1.795ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.783 ns" { clk20mhz m8hz:U1|co1 m8hz:U1|co2 m8hz:U1|co2~clkctrl xuanqu:U5|add[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "7.783 ns" { clk20mhz {} clk20mhz~combout {} m8hz:U1|co1 {} m8hz:U1|co2 {} m8hz:U1|co2~clkctrl {} xuanqu:U5|add[1] {} } { 0.000ns 0.000ns 1.305ns 0.386ns 1.547ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.080 ns" { a[0] xuanqu:U5|add1~5 xuanqu:U5|Add8~1 xuanqu:U5|add[1] } "NODE_NAME" } } { "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii 9.0/quartus/bin/Technology_Viewer.qrui" "4.080 ns" { a[0] {} a[0]~combout {} xuanqu:U5|add1~5 {} xuanqu:U5|Add8~1 {} xuanqu:U5|add[1] {} } { 0.000ns 0.000ns 0.491ns 1.795ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 14:49:11 2021 " "Info: Processing ended: Sun Nov 14 14:49:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
