

================================================================
== Vivado HLS Report for 'mult_window'
================================================================
* Date:           Mon Jan  4 10:50:04 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhlsv2.9
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46| 0.460 us | 0.460 us |   46|   46|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 3  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 4  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 5  |       26|       26|        12|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
  Pipeline-3 : II = 1, D = 12, States = { 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 7 9 
2 --> 4 3 
3 --> 2 
4 --> 10 
5 --> 4 6 
6 --> 5 
7 --> 4 8 
8 --> 7 
9 --> 9 4 
10 --> 22 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 10 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%win_mode_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %win_mode)"   --->   Operation 23 'read' 'win_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%window = alloca [32 x float], align 16" [vhls_src/fft.cpp:26]   --->   Operation 24 'alloca' 'window' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "switch i8 %win_mode_read, label %.preheader.0.preheader [
    i8 1, label %.preheader5.0.preheader
    i8 2, label %.preheader3.0.preheader
    i8 4, label %.preheader1.0.preheader
  ]" [vhls_src/fft.cpp:27]   --->   Operation 25 'switch' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader1.0"   --->   Operation 26 'br' <Predicate = (win_mode_read == 4)> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader3.0"   --->   Operation 27 'br' <Predicate = (win_mode_read == 2)> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader5.0"   --->   Operation 28 'br' <Predicate = (win_mode_read == 1)> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader.0"   --->   Operation 29 'br' <Predicate = (win_mode_read != 1 & win_mode_read != 2 & win_mode_read != 4)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i2_0_0 = phi i6 [ %add_ln46, %hls_label_2 ], [ 0, %.preheader1.0.preheader ]" [vhls_src/fft.cpp:46]   --->   Operation 30 'phi' 'i2_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 31 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln46 = icmp eq i6 %i2_0_0, -32" [vhls_src/fft.cpp:46]   --->   Operation 32 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %.loopexit.loopexit13, label %hls_label_2" [vhls_src/fft.cpp:46]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_5 = trunc i6 %i2_0_0 to i5" [vhls_src/fft.cpp:46]   --->   Operation 34 'trunc' 'empty_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %i2_0_0 to i64" [vhls_src/fft.cpp:50]   --->   Operation 35 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%Blackman32_addr = getelementptr inbounds [32 x float]* @Blackman32, i64 0, i64 %zext_ln50" [vhls_src/fft.cpp:50]   --->   Operation 36 'getelementptr' 'Blackman32_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%Blackman32_load = load float* %Blackman32_addr, align 8" [vhls_src/fft.cpp:50]   --->   Operation 37 'load' 'Blackman32_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln46 = or i5 %empty_5, 1" [vhls_src/fft.cpp:46]   --->   Operation 38 'or' 'or_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i5 %or_ln46 to i64" [vhls_src/fft.cpp:50]   --->   Operation 39 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%Blackman32_addr_1 = getelementptr inbounds [32 x float]* @Blackman32, i64 0, i64 %zext_ln50_1" [vhls_src/fft.cpp:50]   --->   Operation 40 'getelementptr' 'Blackman32_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%Blackman32_load_1 = load float* %Blackman32_addr_1, align 4" [vhls_src/fft.cpp:50]   --->   Operation 41 'load' 'Blackman32_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln46 = add i6 2, %i2_0_0" [vhls_src/fft.cpp:46]   --->   Operation 42 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [vhls_src/fft.cpp:46]   --->   Operation 43 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:48]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%Blackman32_load = load float* %Blackman32_addr, align 8" [vhls_src/fft.cpp:50]   --->   Operation 45 'load' 'Blackman32_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%window_addr_6 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln50" [vhls_src/fft.cpp:50]   --->   Operation 46 'getelementptr' 'window_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store float %Blackman32_load, float* %window_addr_6, align 8" [vhls_src/fft.cpp:50]   --->   Operation 47 'store' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_3)" [vhls_src/fft.cpp:51]   --->   Operation 48 'specregionend' 'empty_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%Blackman32_load_1 = load float* %Blackman32_addr_1, align 4" [vhls_src/fft.cpp:50]   --->   Operation 49 'load' 'Blackman32_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%window_addr_7 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln50_1" [vhls_src/fft.cpp:50]   --->   Operation 50 'getelementptr' 'window_addr_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "store float %Blackman32_load_1, float* %window_addr_7, align 4" [vhls_src/fft.cpp:50]   --->   Operation 51 'store' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader1.0" [vhls_src/fft.cpp:46]   --->   Operation 52 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 53 'br' <Predicate = (win_mode_read == 4)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 54 'br' <Predicate = (win_mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 55 'br' <Predicate = (win_mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [vhls_src/fft.cpp:59]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 1> <Delay = 3.25>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i6 [ %add_ln38, %hls_label_1 ], [ 0, %.preheader3.0.preheader ]" [vhls_src/fft.cpp:38]   --->   Operation 57 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 58 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.42ns)   --->   "%icmp_ln38 = icmp eq i6 %i1_0_0, -32" [vhls_src/fft.cpp:38]   --->   Operation 59 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.loopexit.loopexit12, label %hls_label_1" [vhls_src/fft.cpp:38]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_8 = trunc i6 %i1_0_0 to i5" [vhls_src/fft.cpp:38]   --->   Operation 61 'trunc' 'empty_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %i1_0_0 to i64" [vhls_src/fft.cpp:42]   --->   Operation 62 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%Hamm32_addr = getelementptr inbounds [32 x float]* @Hamm32, i64 0, i64 %zext_ln42" [vhls_src/fft.cpp:42]   --->   Operation 63 'getelementptr' 'Hamm32_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%Hamm32_load = load float* %Hamm32_addr, align 8" [vhls_src/fft.cpp:42]   --->   Operation 64 'load' 'Hamm32_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln38 = or i5 %empty_8, 1" [vhls_src/fft.cpp:38]   --->   Operation 65 'or' 'or_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i5 %or_ln38 to i64" [vhls_src/fft.cpp:42]   --->   Operation 66 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%Hamm32_addr_1 = getelementptr inbounds [32 x float]* @Hamm32, i64 0, i64 %zext_ln42_1" [vhls_src/fft.cpp:42]   --->   Operation 67 'getelementptr' 'Hamm32_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%Hamm32_load_1 = load float* %Hamm32_addr_1, align 4" [vhls_src/fft.cpp:42]   --->   Operation 68 'load' 'Hamm32_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln38 = add i6 2, %i1_0_0" [vhls_src/fft.cpp:38]   --->   Operation 69 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 2> <Delay = 6.50>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [vhls_src/fft.cpp:38]   --->   Operation 70 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:40]   --->   Operation 71 'specpipeline' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 72 [1/2] (3.25ns)   --->   "%Hamm32_load = load float* %Hamm32_addr, align 8" [vhls_src/fft.cpp:42]   --->   Operation 72 'load' 'Hamm32_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%window_addr_4 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln42" [vhls_src/fft.cpp:42]   --->   Operation 73 'getelementptr' 'window_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (3.25ns)   --->   "store float %Hamm32_load, float* %window_addr_4, align 8" [vhls_src/fft.cpp:42]   --->   Operation 74 'store' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)" [vhls_src/fft.cpp:43]   --->   Operation 75 'specregionend' 'empty_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%Hamm32_load_1 = load float* %Hamm32_addr_1, align 4" [vhls_src/fft.cpp:42]   --->   Operation 76 'load' 'Hamm32_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%window_addr_5 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln42_1" [vhls_src/fft.cpp:42]   --->   Operation 77 'getelementptr' 'window_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.25ns)   --->   "store float %Hamm32_load_1, float* %window_addr_5, align 4" [vhls_src/fft.cpp:42]   --->   Operation 78 'store' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader3.0" [vhls_src/fft.cpp:38]   --->   Operation 79 'br' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 7 <SV = 1> <Delay = 3.25>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%i_0_0 = phi i6 [ %add_ln30, %hls_label_0 ], [ 0, %.preheader5.0.preheader ]" [vhls_src/fft.cpp:30]   --->   Operation 80 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 81 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.42ns)   --->   "%icmp_ln30 = icmp eq i6 %i_0_0, -32" [vhls_src/fft.cpp:30]   --->   Operation 82 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit.loopexit, label %hls_label_0" [vhls_src/fft.cpp:30]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty_11 = trunc i6 %i_0_0 to i5" [vhls_src/fft.cpp:30]   --->   Operation 84 'trunc' 'empty_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %i_0_0 to i64" [vhls_src/fft.cpp:34]   --->   Operation 85 'zext' 'zext_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%Hann32_addr = getelementptr inbounds [32 x float]* @Hann32, i64 0, i64 %zext_ln34" [vhls_src/fft.cpp:34]   --->   Operation 86 'getelementptr' 'Hann32_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (3.25ns)   --->   "%Hann32_load = load float* %Hann32_addr, align 8" [vhls_src/fft.cpp:34]   --->   Operation 87 'load' 'Hann32_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln30 = or i5 %empty_11, 1" [vhls_src/fft.cpp:30]   --->   Operation 88 'or' 'or_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i5 %or_ln30 to i64" [vhls_src/fft.cpp:34]   --->   Operation 89 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%Hann32_addr_1 = getelementptr inbounds [32 x float]* @Hann32, i64 0, i64 %zext_ln34_1" [vhls_src/fft.cpp:34]   --->   Operation 90 'getelementptr' 'Hann32_addr_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (3.25ns)   --->   "%Hann32_load_1 = load float* %Hann32_addr_1, align 4" [vhls_src/fft.cpp:34]   --->   Operation 91 'load' 'Hann32_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln30 = add i6 2, %i_0_0" [vhls_src/fft.cpp:30]   --->   Operation 92 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 2> <Delay = 6.50>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [vhls_src/fft.cpp:30]   --->   Operation 93 'specregionbegin' 'tmp' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:32]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (3.25ns)   --->   "%Hann32_load = load float* %Hann32_addr, align 8" [vhls_src/fft.cpp:34]   --->   Operation 95 'load' 'Hann32_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%window_addr_2 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln34" [vhls_src/fft.cpp:34]   --->   Operation 96 'getelementptr' 'window_addr_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.25ns)   --->   "store float %Hann32_load, float* %window_addr_2, align 8" [vhls_src/fft.cpp:34]   --->   Operation 97 'store' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [vhls_src/fft.cpp:35]   --->   Operation 98 'specregionend' 'empty_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (3.25ns)   --->   "%Hann32_load_1 = load float* %Hann32_addr_1, align 4" [vhls_src/fft.cpp:34]   --->   Operation 99 'load' 'Hann32_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%window_addr_3 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln34_1" [vhls_src/fft.cpp:34]   --->   Operation 100 'getelementptr' 'window_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.25ns)   --->   "store float %Hann32_load_1, float* %window_addr_3, align 4" [vhls_src/fft.cpp:34]   --->   Operation 101 'store' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader5.0" [vhls_src/fft.cpp:30]   --->   Operation 102 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 9 <SV = 1> <Delay = 3.25>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%i3_0_0 = phi i6 [ %add_ln53, %.preheader.1 ], [ 0, %.preheader.0.preheader ]" [vhls_src/fft.cpp:53]   --->   Operation 103 'phi' 'i3_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 104 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.42ns)   --->   "%icmp_ln53 = icmp eq i6 %i3_0_0, -32" [vhls_src/fft.cpp:53]   --->   Operation 105 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.loopexit.loopexit14, label %.preheader.1" [vhls_src/fft.cpp:53]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %i3_0_0 to i64" [vhls_src/fft.cpp:55]   --->   Operation 107 'zext' 'zext_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%window_addr = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln55" [vhls_src/fft.cpp:55]   --->   Operation 108 'getelementptr' 'window_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.25ns)   --->   "store float 1.000000e+00, float* %window_addr, align 8" [vhls_src/fft.cpp:55]   --->   Operation 109 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_3 = trunc i6 %i3_0_0 to i5" [vhls_src/fft.cpp:53]   --->   Operation 110 'trunc' 'empty_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln53 = or i5 %empty_3, 1" [vhls_src/fft.cpp:53]   --->   Operation 111 'or' 'or_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i5 %or_ln53 to i64" [vhls_src/fft.cpp:55]   --->   Operation 112 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln55_1" [vhls_src/fft.cpp:55]   --->   Operation 113 'getelementptr' 'window_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (3.25ns)   --->   "store float 1.000000e+00, float* %window_addr_1, align 4" [vhls_src/fft.cpp:55]   --->   Operation 114 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln53 = add i6 2, %i3_0_0" [vhls_src/fft.cpp:53]   --->   Operation 115 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader.0" [vhls_src/fft.cpp:53]   --->   Operation 116 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 117 'br' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%i4_0_0 = phi i6 [ 0, %.loopexit ], [ %add_ln59, %hls_label_4 ]" [vhls_src/fft.cpp:59]   --->   Operation 118 'phi' 'i4_0_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 119 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.42ns)   --->   "%icmp_ln59 = icmp eq i6 %i4_0_0, -32" [vhls_src/fft.cpp:59]   --->   Operation 120 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %2, label %hls_label_4" [vhls_src/fft.cpp:59]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%empty_14 = trunc i6 %i4_0_0 to i5" [vhls_src/fft.cpp:59]   --->   Operation 122 'trunc' 'empty_14' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %i4_0_0 to i64" [vhls_src/fft.cpp:62]   --->   Operation 123 'zext' 'zext_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 124 'getelementptr' 'data_IN_M_real_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 125 'getelementptr' 'data_IN_M_imag_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%window_addr_8 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 126 'getelementptr' 'window_addr_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (3.25ns)   --->   "%p_r_M_real = load float* %data_IN_M_real_addr, align 4" [vhls_src/fft.cpp:62]   --->   Operation 127 'load' 'p_r_M_real' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 128 [2/2] (3.25ns)   --->   "%p_r_M_imag = load float* %data_IN_M_imag_addr, align 4" [vhls_src/fft.cpp:62]   --->   Operation 128 'load' 'p_r_M_imag' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 129 [2/2] (3.25ns)   --->   "%window_load = load float* %window_addr_8, align 8" [vhls_src/fft.cpp:62]   --->   Operation 129 'load' 'window_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln59 = or i5 %empty_14, 1" [vhls_src/fft.cpp:59]   --->   Operation 130 'or' 'or_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %or_ln59 to i64" [vhls_src/fft.cpp:62]   --->   Operation 131 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_1 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 132 'getelementptr' 'data_IN_M_real_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_1 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 133 'getelementptr' 'data_IN_M_imag_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%window_addr_9 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 134 'getelementptr' 'window_addr_9' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 135 [2/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %data_IN_M_real_addr_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 135 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %data_IN_M_imag_addr_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 136 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%window_load_1 = load float* %window_addr_9, align 4" [vhls_src/fft.cpp:62]   --->   Operation 137 'load' 'window_load_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 138 [1/1] (1.82ns)   --->   "%add_ln59 = add i6 2, %i4_0_0" [vhls_src/fft.cpp:59]   --->   Operation 138 'add' 'add_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 139 [1/2] (3.25ns)   --->   "%p_r_M_real = load float* %data_IN_M_real_addr, align 4" [vhls_src/fft.cpp:62]   --->   Operation 139 'load' 'p_r_M_real' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%p_r_M_imag = load float* %data_IN_M_imag_addr, align 4" [vhls_src/fft.cpp:62]   --->   Operation 140 'load' 'p_r_M_imag' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 141 [1/2] (3.25ns)   --->   "%window_load = load float* %window_addr_8, align 8" [vhls_src/fft.cpp:62]   --->   Operation 141 'load' 'window_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 142 [1/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %data_IN_M_real_addr_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 142 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 143 [1/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %data_IN_M_imag_addr_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 143 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 144 [1/2] (3.25ns)   --->   "%window_load_1 = load float* %window_addr_9, align 4" [vhls_src/fft.cpp:62]   --->   Operation 144 'load' 'window_load_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 5> <Delay = 5.70>
ST_12 : Operation 145 [4/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 145 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [4/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 146 'fmul' 'tmp_8_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [4/4] (5.70ns)   --->   "%tmp_i_i_15 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 147 'fmul' 'tmp_i_i_15' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [4/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 148 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [4/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 149 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [4/4] (5.70ns)   --->   "%tmp_8_i_i1 = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 150 'fmul' 'tmp_8_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [4/4] (5.70ns)   --->   "%tmp_i_i1_17 = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 151 'fmul' 'tmp_i_i1_17' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [4/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 152 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 5.70>
ST_13 : Operation 153 [3/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 153 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [3/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 154 'fmul' 'tmp_8_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [3/4] (5.70ns)   --->   "%tmp_i_i_15 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 155 'fmul' 'tmp_i_i_15' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [3/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 156 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [3/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 157 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [3/4] (5.70ns)   --->   "%tmp_8_i_i1 = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 158 'fmul' 'tmp_8_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [3/4] (5.70ns)   --->   "%tmp_i_i1_17 = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 159 'fmul' 'tmp_i_i1_17' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [3/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 160 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 5.70>
ST_14 : Operation 161 [2/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 161 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [2/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 162 'fmul' 'tmp_8_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [2/4] (5.70ns)   --->   "%tmp_i_i_15 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 163 'fmul' 'tmp_i_i_15' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [2/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 164 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [2/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 165 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [2/4] (5.70ns)   --->   "%tmp_8_i_i1 = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 166 'fmul' 'tmp_8_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [2/4] (5.70ns)   --->   "%tmp_i_i1_17 = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 167 'fmul' 'tmp_i_i1_17' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [2/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 168 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 5.70>
ST_15 : Operation 169 [1/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 169 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 170 'fmul' 'tmp_8_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/4] (5.70ns)   --->   "%tmp_i_i_15 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 171 'fmul' 'tmp_i_i_15' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 172 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 173 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/4] (5.70ns)   --->   "%tmp_8_i_i1 = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 174 'fmul' 'tmp_8_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/4] (5.70ns)   --->   "%tmp_i_i1_17 = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 175 'fmul' 'tmp_i_i1_17' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 176 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 7.25>
ST_16 : Operation 177 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 177 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 178 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [5/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 179 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 180 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 7.25>
ST_17 : Operation 181 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 181 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 182 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [4/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 183 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 184 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 7.25>
ST_18 : Operation 185 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 185 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 186 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [3/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 187 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 188 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 7.25>
ST_19 : Operation 189 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 189 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 190 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [2/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 191 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 192 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 7.25>
ST_20 : Operation 193 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 193 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 194 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 195 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 196 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 3.25>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [vhls_src/fft.cpp:59]   --->   Operation 197 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:61]   --->   Operation 198 'specpipeline' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%prod_IN_M_real_1_ad = getelementptr [32 x float]* %prod_IN_M_real_2, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 199 'getelementptr' 'prod_IN_M_real_1_ad' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ, float* %prod_IN_M_real_1_ad, align 4" [vhls_src/fft.cpp:62]   --->   Operation 200 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%prod_IN_M_imag_1_ad = getelementptr [32 x float]* %prod_IN_M_imag_2, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 201 'getelementptr' 'prod_IN_M_imag_1_ad' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ, float* %prod_IN_M_imag_1_ad, align 4" [vhls_src/fft.cpp:62]   --->   Operation 202 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_4)" [vhls_src/fft.cpp:63]   --->   Operation 203 'specregionend' 'empty_16' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%prod_IN_M_real_1_ad_1 = getelementptr [32 x float]* %prod_IN_M_real_2, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 204 'getelementptr' 'prod_IN_M_real_1_ad_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ_1, float* %prod_IN_M_real_1_ad_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 205 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%prod_IN_M_imag_1_ad_1 = getelementptr [32 x float]* %prod_IN_M_imag_2, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 206 'getelementptr' 'prod_IN_M_imag_1_ad_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ_1, float* %prod_IN_M_imag_1_ad_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 207 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "br label %1" [vhls_src/fft.cpp:59]   --->   Operation 208 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "ret void" [vhls_src/fft.cpp:64]   --->   Operation 209 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_IN_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ win_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prod_IN_M_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ prod_IN_M_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Blackman32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Hamm32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Hann32]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
win_mode_read         (read             ) [ 01111111110000000000000]
window                (alloca           ) [ 00111111111111111111110]
switch_ln27           (switch           ) [ 00000000000000000000000]
br_ln0                (br               ) [ 01110000000000000000000]
br_ln0                (br               ) [ 01000110000000000000000]
br_ln0                (br               ) [ 01000001100000000000000]
br_ln0                (br               ) [ 01000000010000000000000]
i2_0_0                (phi              ) [ 00100000000000000000000]
empty_4               (speclooptripcount) [ 00000000000000000000000]
icmp_ln46             (icmp             ) [ 00110000000000000000000]
br_ln46               (br               ) [ 00000000000000000000000]
empty_5               (trunc            ) [ 00000000000000000000000]
zext_ln50             (zext             ) [ 00110000000000000000000]
Blackman32_addr       (getelementptr    ) [ 00110000000000000000000]
or_ln46               (or               ) [ 00000000000000000000000]
zext_ln50_1           (zext             ) [ 00110000000000000000000]
Blackman32_addr_1     (getelementptr    ) [ 00110000000000000000000]
add_ln46              (add              ) [ 01110000000000000000000]
tmp_3                 (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln48     (specpipeline     ) [ 00000000000000000000000]
Blackman32_load       (load             ) [ 00000000000000000000000]
window_addr_6         (getelementptr    ) [ 00000000000000000000000]
store_ln50            (store            ) [ 00000000000000000000000]
empty_6               (specregionend    ) [ 00000000000000000000000]
Blackman32_load_1     (load             ) [ 00000000000000000000000]
window_addr_7         (getelementptr    ) [ 00000000000000000000000]
store_ln50            (store            ) [ 00000000000000000000000]
br_ln46               (br               ) [ 01110000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
br_ln59               (br               ) [ 00001000001111111111110]
i1_0_0                (phi              ) [ 00000100000000000000000]
empty_7               (speclooptripcount) [ 00000000000000000000000]
icmp_ln38             (icmp             ) [ 00000110000000000000000]
br_ln38               (br               ) [ 00000000000000000000000]
empty_8               (trunc            ) [ 00000000000000000000000]
zext_ln42             (zext             ) [ 00000110000000000000000]
Hamm32_addr           (getelementptr    ) [ 00000110000000000000000]
or_ln38               (or               ) [ 00000000000000000000000]
zext_ln42_1           (zext             ) [ 00000110000000000000000]
Hamm32_addr_1         (getelementptr    ) [ 00000110000000000000000]
add_ln38              (add              ) [ 01000110000000000000000]
tmp_2                 (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln40     (specpipeline     ) [ 00000000000000000000000]
Hamm32_load           (load             ) [ 00000000000000000000000]
window_addr_4         (getelementptr    ) [ 00000000000000000000000]
store_ln42            (store            ) [ 00000000000000000000000]
empty_9               (specregionend    ) [ 00000000000000000000000]
Hamm32_load_1         (load             ) [ 00000000000000000000000]
window_addr_5         (getelementptr    ) [ 00000000000000000000000]
store_ln42            (store            ) [ 00000000000000000000000]
br_ln38               (br               ) [ 01000110000000000000000]
i_0_0                 (phi              ) [ 00000001000000000000000]
empty_10              (speclooptripcount) [ 00000000000000000000000]
icmp_ln30             (icmp             ) [ 00000001100000000000000]
br_ln30               (br               ) [ 00000000000000000000000]
empty_11              (trunc            ) [ 00000000000000000000000]
zext_ln34             (zext             ) [ 00000001100000000000000]
Hann32_addr           (getelementptr    ) [ 00000001100000000000000]
or_ln30               (or               ) [ 00000000000000000000000]
zext_ln34_1           (zext             ) [ 00000001100000000000000]
Hann32_addr_1         (getelementptr    ) [ 00000001100000000000000]
add_ln30              (add              ) [ 01000001100000000000000]
tmp                   (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln32     (specpipeline     ) [ 00000000000000000000000]
Hann32_load           (load             ) [ 00000000000000000000000]
window_addr_2         (getelementptr    ) [ 00000000000000000000000]
store_ln34            (store            ) [ 00000000000000000000000]
empty_12              (specregionend    ) [ 00000000000000000000000]
Hann32_load_1         (load             ) [ 00000000000000000000000]
window_addr_3         (getelementptr    ) [ 00000000000000000000000]
store_ln34            (store            ) [ 00000000000000000000000]
br_ln30               (br               ) [ 01000001100000000000000]
i3_0_0                (phi              ) [ 00000000010000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000]
icmp_ln53             (icmp             ) [ 00000000010000000000000]
br_ln53               (br               ) [ 00000000000000000000000]
zext_ln55             (zext             ) [ 00000000000000000000000]
window_addr           (getelementptr    ) [ 00000000000000000000000]
store_ln55            (store            ) [ 00000000000000000000000]
empty_3               (trunc            ) [ 00000000000000000000000]
or_ln53               (or               ) [ 00000000000000000000000]
zext_ln55_1           (zext             ) [ 00000000000000000000000]
window_addr_1         (getelementptr    ) [ 00000000000000000000000]
store_ln55            (store            ) [ 00000000000000000000000]
add_ln53              (add              ) [ 01000000010000000000000]
br_ln53               (br               ) [ 01000000010000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
i4_0_0                (phi              ) [ 00000000001000000000000]
empty_13              (speclooptripcount) [ 00000000000000000000000]
icmp_ln59             (icmp             ) [ 00000000001111111111110]
br_ln59               (br               ) [ 00000000000000000000000]
empty_14              (trunc            ) [ 00000000000000000000000]
zext_ln62             (zext             ) [ 00000000001111111111110]
data_IN_M_real_addr   (getelementptr    ) [ 00000000001100000000000]
data_IN_M_imag_addr   (getelementptr    ) [ 00000000001100000000000]
window_addr_8         (getelementptr    ) [ 00000000001100000000000]
or_ln59               (or               ) [ 00000000000000000000000]
zext_ln62_1           (zext             ) [ 00000000001111111111110]
data_IN_M_real_addr_1 (getelementptr    ) [ 00000000001100000000000]
data_IN_M_imag_addr_1 (getelementptr    ) [ 00000000001100000000000]
window_addr_9         (getelementptr    ) [ 00000000001100000000000]
add_ln59              (add              ) [ 00001000001111111111110]
p_r_M_real            (load             ) [ 00000000001011110000000]
p_r_M_imag            (load             ) [ 00000000001011110000000]
window_load           (load             ) [ 00000000001011110000000]
p_r_M_real_1          (load             ) [ 00000000001011110000000]
p_r_M_imag_1          (load             ) [ 00000000001011110000000]
window_load_1         (load             ) [ 00000000001011110000000]
tmp_i_i               (fmul             ) [ 00000000001000001111100]
tmp_8_i_i             (fmul             ) [ 00000000001000001111100]
tmp_i_i_15            (fmul             ) [ 00000000001000001111100]
tmp_1_i_i             (fmul             ) [ 00000000001000001111100]
tmp_i_i1              (fmul             ) [ 00000000001000001111100]
tmp_8_i_i1            (fmul             ) [ 00000000001000001111100]
tmp_i_i1_17           (fmul             ) [ 00000000001000001111100]
tmp_1_i_i1            (fmul             ) [ 00000000001000001111100]
complex_M_real_writ   (fsub             ) [ 00000000001000000000010]
complex_M_imag_writ   (fadd             ) [ 00000000001000000000010]
complex_M_real_writ_1 (fsub             ) [ 00000000001000000000010]
complex_M_imag_writ_1 (fadd             ) [ 00000000001000000000010]
tmp_4                 (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln61     (specpipeline     ) [ 00000000000000000000000]
prod_IN_M_real_1_ad   (getelementptr    ) [ 00000000000000000000000]
store_ln62            (store            ) [ 00000000000000000000000]
prod_IN_M_imag_1_ad   (getelementptr    ) [ 00000000000000000000000]
store_ln62            (store            ) [ 00000000000000000000000]
empty_16              (specregionend    ) [ 00000000000000000000000]
prod_IN_M_real_1_ad_1 (getelementptr    ) [ 00000000000000000000000]
store_ln62            (store            ) [ 00000000000000000000000]
prod_IN_M_imag_1_ad_1 (getelementptr    ) [ 00000000000000000000000]
store_ln62            (store            ) [ 00000000000000000000000]
br_ln59               (br               ) [ 00001000001111111111110]
ret_ln64              (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_IN_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_IN_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="win_mode">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="win_mode"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prod_IN_M_real_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod_IN_M_real_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prod_IN_M_imag_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod_IN_M_imag_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Blackman32">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Blackman32"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Hamm32">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hamm32"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Hann32">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hann32"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="window_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="win_mode_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="win_mode_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="Blackman32_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Blackman32_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
<pin id="99" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Blackman32_load/2 Blackman32_load_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="Blackman32_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Blackman32_addr_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="window_addr_6_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="6" slack="1"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_6/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="5" slack="0"/>
<pin id="121" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
<pin id="123" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln50/3 store_ln50/3 store_ln42/6 store_ln42/6 store_ln34/8 store_ln34/8 store_ln55/9 store_ln55/9 window_load/10 window_load_1/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="window_addr_7_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="1"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_7/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Hamm32_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hamm32_addr/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
<pin id="149" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Hamm32_load/5 Hamm32_load_1/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="Hamm32_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hamm32_addr_1/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="window_addr_4_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="1"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_4/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="window_addr_5_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="1"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_5/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="Hann32_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hann32_addr/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
<pin id="190" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Hann32_load/7 Hann32_load_1/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Hann32_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hann32_addr_1/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="window_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="1"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_2/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="window_addr_3_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="1"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_3/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="window_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="window_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_1/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="data_IN_M_real_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="data_IN_M_imag_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="window_addr_8_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_8/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="0"/>
<pin id="277" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="1"/>
<pin id="280" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real/10 p_r_M_real_1/10 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="0"/>
<pin id="282" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="283" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="1"/>
<pin id="285" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag/10 p_r_M_imag_1/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="data_IN_M_real_addr_1_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr_1/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_IN_M_imag_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr_1/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="window_addr_9_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_9/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="prod_IN_M_real_1_ad_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="11"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_IN_M_real_1_ad/21 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="0" index="2" bw="0" slack="0"/>
<pin id="321" dir="0" index="4" bw="5" slack="1"/>
<pin id="322" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="324" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/21 store_ln62/21 "/>
</bind>
</comp>

<comp id="301" class="1004" name="prod_IN_M_imag_1_ad_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="11"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_IN_M_imag_1_ad/21 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="0" index="2" bw="0" slack="0"/>
<pin id="333" dir="0" index="4" bw="5" slack="1"/>
<pin id="334" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="336" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/21 store_ln62/21 "/>
</bind>
</comp>

<comp id="314" class="1004" name="prod_IN_M_real_1_ad_1_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="11"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_IN_M_real_1_ad_1/21 "/>
</bind>
</comp>

<comp id="326" class="1004" name="prod_IN_M_imag_1_ad_1_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="11"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_IN_M_imag_1_ad_1/21 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i2_0_0_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="1"/>
<pin id="340" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_0 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="i2_0_0_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_0/2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i1_0_0_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="1"/>
<pin id="351" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="i1_0_0_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_0/5 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_0_0_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="1"/>
<pin id="362" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_0_0_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/7 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i3_0_0_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i3_0_0 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="i3_0_0_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0_0/9 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i4_0_0_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="1"/>
<pin id="384" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i4_0_0 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="i4_0_0_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0_0/10 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/16 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="32" slack="1"/>
<pin id="400" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ/16 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_1/16 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_1/16 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i_i/12 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_15/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1/12 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i_i1/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1_17/12 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i1/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln46_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="0" index="1" bw="6" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="empty_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_5/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln50_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln46_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln50_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln46_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="6" slack="0"/>
<pin id="474" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln38_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="6" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="empty_8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_8/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln42_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln38_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln42_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln38_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="0" index="1" bw="6" slack="0"/>
<pin id="506" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln30_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="empty_11_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_11/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln34_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="or_ln30_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln34_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln30_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln53_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln55_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="empty_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_3/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln53_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln55_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln53_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="0"/>
<pin id="569" dir="0" index="1" bw="6" slack="0"/>
<pin id="570" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln59_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="0" index="1" bw="6" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="empty_14_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln62_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="or_ln59_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln62_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln59_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="6" slack="0"/>
<pin id="606" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/10 "/>
</bind>
</comp>

<comp id="609" class="1005" name="win_mode_read_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="1"/>
<pin id="611" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="win_mode_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="icmp_ln46_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="617" class="1005" name="zext_ln50_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="1"/>
<pin id="619" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50 "/>
</bind>
</comp>

<comp id="622" class="1005" name="Blackman32_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="1"/>
<pin id="624" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Blackman32_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln50_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="Blackman32_addr_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Blackman32_addr_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="add_ln46_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="0"/>
<pin id="639" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln38_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="646" class="1005" name="zext_ln42_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="651" class="1005" name="Hamm32_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="1"/>
<pin id="653" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Hamm32_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="zext_ln42_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="Hamm32_addr_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="1"/>
<pin id="663" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Hamm32_addr_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln38_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="0"/>
<pin id="668" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="671" class="1005" name="icmp_ln30_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="675" class="1005" name="zext_ln34_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="680" class="1005" name="Hann32_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="1"/>
<pin id="682" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Hann32_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="zext_ln34_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="Hann32_addr_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="1"/>
<pin id="692" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Hann32_addr_1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln30_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="0"/>
<pin id="697" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln53_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln59_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="712" class="1005" name="zext_ln62_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="11"/>
<pin id="714" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="718" class="1005" name="data_IN_M_real_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="1"/>
<pin id="720" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="data_IN_M_imag_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="1"/>
<pin id="725" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="window_addr_8_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="1"/>
<pin id="730" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_8 "/>
</bind>
</comp>

<comp id="733" class="1005" name="zext_ln62_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="11"/>
<pin id="735" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln62_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="data_IN_M_real_addr_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="1"/>
<pin id="741" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="data_IN_M_imag_addr_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="1"/>
<pin id="746" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="window_addr_9_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="1"/>
<pin id="751" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_9 "/>
</bind>
</comp>

<comp id="754" class="1005" name="add_ln59_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="759" class="1005" name="p_r_M_real_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="765" class="1005" name="p_r_M_imag_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="771" class="1005" name="window_load_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_load "/>
</bind>
</comp>

<comp id="777" class="1005" name="p_r_M_real_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="p_r_M_imag_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="window_load_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_load_1 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_i_i_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_8_i_i_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i "/>
</bind>
</comp>

<comp id="805" class="1005" name="tmp_i_i_15_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_15 "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_1_i_i_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_i_i1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_8_i_i1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_i_i1_17_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_17 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_1_i_i1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="complex_M_real_writ_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ "/>
</bind>
</comp>

<comp id="840" class="1005" name="complex_M_imag_writ_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="845" class="1005" name="complex_M_real_writ_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_1 "/>
</bind>
</comp>

<comp id="850" class="1005" name="complex_M_imag_writ_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="83" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="83" pin="7"/><net_sink comp="107" pin=4"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="133" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="133" pin="7"/><net_sink comp="107" pin=4"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="174" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="174" pin="7"/><net_sink comp="107" pin=4"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="107" pin=4"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="224" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="231" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="238" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="257" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="286"><net_src comp="264" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="287"><net_src comp="271" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="8" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="331"><net_src comp="8" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="34" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="26" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="426"><net_src comp="62" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="342" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="342" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="342" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="464"><net_src comp="451" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="475"><net_src comp="38" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="342" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="353" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="32" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="353" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="353" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="496"><net_src comp="483" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="36" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="353" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="364" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="364" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="364" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="528"><net_src comp="515" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="36" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="539"><net_src comp="38" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="364" pin="4"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="375" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="32" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="375" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="555"><net_src comp="375" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="36" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="571"><net_src comp="38" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="375" pin="4"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="386" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="32" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="386" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="386" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="594"><net_src comp="579" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="36" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="607"><net_src comp="38" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="386" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="70" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="445" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="455" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="625"><net_src comp="76" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="630"><net_src comp="466" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="635"><net_src comp="89" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="640"><net_src comp="471" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="645"><net_src comp="477" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="487" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="654"><net_src comp="126" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="659"><net_src comp="498" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="664"><net_src comp="139" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="669"><net_src comp="503" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="674"><net_src comp="509" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="519" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="683"><net_src comp="167" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="688"><net_src comp="530" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="693"><net_src comp="180" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="698"><net_src comp="535" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="706"><net_src comp="567" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="711"><net_src comp="573" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="583" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="721"><net_src comp="224" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="726"><net_src comp="231" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="731"><net_src comp="238" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="736"><net_src comp="596" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="742"><net_src comp="257" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="747"><net_src comp="264" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="752"><net_src comp="271" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="757"><net_src comp="603" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="762"><net_src comp="244" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="768"><net_src comp="250" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="774"><net_src comp="107" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="780"><net_src comp="244" pin="7"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="786"><net_src comp="250" pin="7"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="792"><net_src comp="107" pin="7"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="798"><net_src comp="409" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="803"><net_src comp="413" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="808"><net_src comp="418" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="813"><net_src comp="422" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="818"><net_src comp="427" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="823"><net_src comp="431" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="828"><net_src comp="436" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="833"><net_src comp="440" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="838"><net_src comp="393" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="843"><net_src comp="397" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="848"><net_src comp="401" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="853"><net_src comp="405" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="308" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod_IN_M_real_2 | {21 }
	Port: prod_IN_M_imag_2 | {21 }
 - Input state : 
	Port: mult_window : data_IN_M_real | {10 11 }
	Port: mult_window : data_IN_M_imag | {10 11 }
	Port: mult_window : win_mode | {1 }
	Port: mult_window : Blackman32 | {2 3 }
	Port: mult_window : Hamm32 | {5 6 }
	Port: mult_window : Hann32 | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln46 : 1
		br_ln46 : 2
		empty_5 : 1
		zext_ln50 : 1
		Blackman32_addr : 2
		Blackman32_load : 3
		or_ln46 : 2
		zext_ln50_1 : 2
		Blackman32_addr_1 : 3
		Blackman32_load_1 : 4
		add_ln46 : 1
	State 3
		store_ln50 : 1
		empty_6 : 1
		store_ln50 : 1
	State 4
	State 5
		icmp_ln38 : 1
		br_ln38 : 2
		empty_8 : 1
		zext_ln42 : 1
		Hamm32_addr : 2
		Hamm32_load : 3
		or_ln38 : 2
		zext_ln42_1 : 2
		Hamm32_addr_1 : 3
		Hamm32_load_1 : 4
		add_ln38 : 1
	State 6
		store_ln42 : 1
		empty_9 : 1
		store_ln42 : 1
	State 7
		icmp_ln30 : 1
		br_ln30 : 2
		empty_11 : 1
		zext_ln34 : 1
		Hann32_addr : 2
		Hann32_load : 3
		or_ln30 : 2
		zext_ln34_1 : 2
		Hann32_addr_1 : 3
		Hann32_load_1 : 4
		add_ln30 : 1
	State 8
		store_ln34 : 1
		empty_12 : 1
		store_ln34 : 1
	State 9
		icmp_ln53 : 1
		br_ln53 : 2
		zext_ln55 : 1
		window_addr : 2
		store_ln55 : 3
		empty_3 : 1
		or_ln53 : 2
		zext_ln55_1 : 2
		window_addr_1 : 3
		store_ln55 : 4
		add_ln53 : 1
	State 10
		icmp_ln59 : 1
		br_ln59 : 2
		empty_14 : 1
		zext_ln62 : 1
		data_IN_M_real_addr : 2
		data_IN_M_imag_addr : 2
		window_addr_8 : 2
		p_r_M_real : 3
		p_r_M_imag : 3
		window_load : 3
		or_ln59 : 2
		zext_ln62_1 : 2
		data_IN_M_real_addr_1 : 3
		data_IN_M_imag_addr_1 : 3
		window_addr_9 : 3
		p_r_M_real_1 : 4
		p_r_M_imag_1 : 4
		window_load_1 : 4
		add_ln59 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln62 : 1
		store_ln62 : 1
		empty_16 : 1
		store_ln62 : 1
		store_ln62 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_409        |    3    |   143   |   321   |
|          |        grp_fu_413        |    3    |   143   |   321   |
|          |        grp_fu_418        |    3    |   143   |   321   |
|   fmul   |        grp_fu_422        |    3    |   143   |   321   |
|          |        grp_fu_427        |    3    |   143   |   321   |
|          |        grp_fu_431        |    3    |   143   |   321   |
|          |        grp_fu_436        |    3    |   143   |   321   |
|          |        grp_fu_440        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_393        |    2    |   205   |   390   |
|   fadd   |        grp_fu_397        |    2    |   205   |   390   |
|          |        grp_fu_401        |    2    |   205   |   390   |
|          |        grp_fu_405        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln46_fu_471     |    0    |    0    |    15   |
|          |      add_ln38_fu_503     |    0    |    0    |    15   |
|    add   |      add_ln30_fu_535     |    0    |    0    |    15   |
|          |      add_ln53_fu_567     |    0    |    0    |    15   |
|          |      add_ln59_fu_603     |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln46_fu_445     |    0    |    0    |    11   |
|          |     icmp_ln38_fu_477     |    0    |    0    |    11   |
|   icmp   |     icmp_ln30_fu_509     |    0    |    0    |    11   |
|          |     icmp_ln53_fu_541     |    0    |    0    |    11   |
|          |     icmp_ln59_fu_573     |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|   read   | win_mode_read_read_fu_70 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      empty_5_fu_451      |    0    |    0    |    0    |
|          |      empty_8_fu_483      |    0    |    0    |    0    |
|   trunc  |      empty_11_fu_515     |    0    |    0    |    0    |
|          |      empty_3_fu_552      |    0    |    0    |    0    |
|          |      empty_14_fu_579     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln50_fu_455     |    0    |    0    |    0    |
|          |    zext_ln50_1_fu_466    |    0    |    0    |    0    |
|          |     zext_ln42_fu_487     |    0    |    0    |    0    |
|          |    zext_ln42_1_fu_498    |    0    |    0    |    0    |
|   zext   |     zext_ln34_fu_519     |    0    |    0    |    0    |
|          |    zext_ln34_1_fu_530    |    0    |    0    |    0    |
|          |     zext_ln55_fu_547     |    0    |    0    |    0    |
|          |    zext_ln55_1_fu_562    |    0    |    0    |    0    |
|          |     zext_ln62_fu_583     |    0    |    0    |    0    |
|          |    zext_ln62_1_fu_596    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln46_fu_460      |    0    |    0    |    0    |
|          |      or_ln38_fu_492      |    0    |    0    |    0    |
|    or    |      or_ln30_fu_524      |    0    |    0    |    0    |
|          |      or_ln53_fu_556      |    0    |    0    |    0    |
|          |      or_ln59_fu_590      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    32   |   1964  |   4258  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|window|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  Blackman32_addr_1_reg_632  |    5   |
|   Blackman32_addr_reg_622   |    5   |
|    Hamm32_addr_1_reg_661    |    5   |
|     Hamm32_addr_reg_651     |    5   |
|    Hann32_addr_1_reg_690    |    5   |
|     Hann32_addr_reg_680     |    5   |
|       add_ln30_reg_695      |    6   |
|       add_ln38_reg_666      |    6   |
|       add_ln46_reg_637      |    6   |
|       add_ln53_reg_703      |    6   |
|       add_ln59_reg_754      |    6   |
|complex_M_imag_writ_1_reg_850|   32   |
| complex_M_imag_writ_reg_840 |   32   |
|complex_M_real_writ_1_reg_845|   32   |
| complex_M_real_writ_reg_835 |   32   |
|data_IN_M_imag_addr_1_reg_744|    5   |
| data_IN_M_imag_addr_reg_723 |    5   |
|data_IN_M_real_addr_1_reg_739|    5   |
| data_IN_M_real_addr_reg_718 |    5   |
|        i1_0_0_reg_349       |    6   |
|        i2_0_0_reg_338       |    6   |
|        i3_0_0_reg_371       |    6   |
|        i4_0_0_reg_382       |    6   |
|        i_0_0_reg_360        |    6   |
|      icmp_ln30_reg_671      |    1   |
|      icmp_ln38_reg_642      |    1   |
|      icmp_ln46_reg_613      |    1   |
|      icmp_ln59_reg_708      |    1   |
|     p_r_M_imag_1_reg_783    |   32   |
|      p_r_M_imag_reg_765     |   32   |
|     p_r_M_real_1_reg_777    |   32   |
|      p_r_M_real_reg_759     |   32   |
|      tmp_1_i_i1_reg_830     |   32   |
|      tmp_1_i_i_reg_810      |   32   |
|      tmp_8_i_i1_reg_820     |   32   |
|      tmp_8_i_i_reg_800      |   32   |
|     tmp_i_i1_17_reg_825     |   32   |
|       tmp_i_i1_reg_815      |   32   |
|      tmp_i_i_15_reg_805     |   32   |
|       tmp_i_i_reg_795       |   32   |
|    win_mode_read_reg_609    |    8   |
|    window_addr_8_reg_728    |    5   |
|    window_addr_9_reg_749    |    5   |
|    window_load_1_reg_789    |   32   |
|     window_load_reg_771     |   32   |
|     zext_ln34_1_reg_685     |   64   |
|      zext_ln34_reg_675      |   64   |
|     zext_ln42_1_reg_656     |   64   |
|      zext_ln42_reg_646      |   64   |
|     zext_ln50_1_reg_627     |   64   |
|      zext_ln50_reg_617      |   64   |
|     zext_ln62_1_reg_733     |   64   |
|      zext_ln62_reg_712      |   64   |
+-----------------------------+--------+
|            Total            |  1220  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_107 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_107 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_107 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_107 |  p4  |   4  |   5  |   20   ||    21   |
| grp_access_fu_133 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_133 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_174 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_244 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_250 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  ||  25.315 ||   198   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   32   |    -   |  1964  |  4258  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   198  |    -   |
|  Register |    -   |    -   |    -   |  1220  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   32   |   25   |  3184  |  4456  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
