
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.501894                       # Number of seconds simulated
sim_ticks                                501893819000                       # Number of ticks simulated
final_tick                               3738301037000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102931                       # Simulator instruction rate (inst/s)
host_op_rate                                   136592                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57100798                       # Simulator tick rate (ticks/s)
host_mem_usage                                2467964                       # Number of bytes of host memory used
host_seconds                                  8789.61                       # Real time elapsed on the host
sim_insts                                   904725710                       # Number of instructions simulated
sim_ops                                    1200589026                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker       139584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        77824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     22795520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     66838016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       327616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       546048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    449439424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        64960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     13553792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     34397056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        96512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker       109632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      7772416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     31565184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          627755264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     22795520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       546048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     13553792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      7772416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      44667776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534024448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534024448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker         2181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker         1216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       356180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1044344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         5119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         8532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      7022491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         1015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       211778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       537454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         1508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker         1713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       121444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       493206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9808676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8344132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8344132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       278115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker       155061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     45419009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    133171626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       652760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker         5483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1087975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    895487067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       129430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        57638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     27005298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     68534528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       192296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       218437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     15486176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     62892155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1250773052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     45419009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1087975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     27005298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     15486176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88998458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1064018778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1064018778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1064018778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       278115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker       155061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     45419009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    133171626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       652760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker         5483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1087975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    895487067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       129430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        57638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     27005298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     68534528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       192296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       218437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     15486176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     62892155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2314791831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9808675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8344132                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9808675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8344132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              627633216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  121984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534022528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               627755200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534024448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1906                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            526043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            571495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            655987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            604612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            629764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            587148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            614186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            729523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            649682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            729381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           678440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           619631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           548122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           536663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           579269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           546823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            495030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            505619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            526366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            526187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            520845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            524771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            546948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            543973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            545676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           539751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           531089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           500189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           501982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           512722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           501571                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  501893810500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9808675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8344132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4355561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3986964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  981840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  355633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   82105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   35905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 194442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 378569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 465027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 506554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 523987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 535305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 545118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 550307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 556461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 565353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 559068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 566764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 618606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 580529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 627257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 527674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4068536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.521963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.518590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.180004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1528670     37.57%     37.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       953513     23.44%     61.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       398931      9.81%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       282124      6.93%     77.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       233701      5.74%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       178842      4.40%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       143116      3.52%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       127065      3.12%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       222574      5.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4068536                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       518267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.950869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.086935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       518266    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        518267                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       518267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.100006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        516361     99.63%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1490      0.29%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            96      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            76      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            97      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            24      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            25      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            10      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            16      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        518267                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 292206615505                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            476083534255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49033845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29796.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48546.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1250.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1064.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1250.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1064.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8033097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6049237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      27648.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              15360400440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               8381170875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             38422589400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27003119040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32817885360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         310139928945                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          29420286000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           461545380060                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            918.580971                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  45346282250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16759340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  439787380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              15430474080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               8419405500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             38185812600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27066551760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32817885360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         309650292675                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          29849827500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           461420249475                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            918.331823                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  46045700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16759340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  439088906250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   349                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    1456128                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          372                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   502456719500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    6821                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          4505319                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          949.456752                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          126613200                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4506342                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.096669                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237663823500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   949.456752                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.927204                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.927204                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          697                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        314666715                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       314666715                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     77110360                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       77110360                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     45022678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      45022678                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data       967846                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       967846                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      1450220                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1450220                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      1394469                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1394469                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    122133038                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       122133038                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    123100884                       # number of overall hits
system.cpu0.dcache.overall_hits::total      123100884                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      6061701                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6061701                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     21772914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     21772914                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data      1020366                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1020366                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       100965                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       100965                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        67492                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        67492                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     27834615                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27834615                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     28854981                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28854981                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 199631458000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 199631458000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 1074996814225                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1074996814225                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   1883513000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1883513000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    328257000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    328257000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       150000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       150000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1274628272225                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1274628272225                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1274628272225                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1274628272225                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     83172061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     83172061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     66795592                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     66795592                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data      1988212                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1988212                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      1551185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1551185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      1461961                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1461961                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    149967653                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    149967653                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    151955865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    151955865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.072881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.072881                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.325963                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.325963                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.513208                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.513208                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.065089                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065089                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.046165                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046165                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.185604                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.185604                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.189891                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.189891                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32933.240686                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32933.240686                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 49373.125445                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49373.125445                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 18655.108206                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18655.108206                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4863.643098                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4863.643098                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45792.919077                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45792.919077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44173.595963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44173.595963                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9774360                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1441828                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           469006                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13547                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.840586                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   106.431535                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      2647127                       # number of writebacks
system.cpu0.dcache.writebacks::total          2647127                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      3768604                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3768604                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data     20034011                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     20034011                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data        68724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        68724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     23802615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     23802615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     23802615                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     23802615                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      2293097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2293097                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1738903                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1738903                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data       843231                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       843231                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        32241                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        32241                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        67491                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        67491                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4032000                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4032000                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      4875231                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4875231                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         2979                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2979                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         3277                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         3277                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         6256                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         6256                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  54338544500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54338544500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  76115371741                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  76115371741                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data  24441350500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  24441350500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    699666000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    699666000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data    260778000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    260778000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       138000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       138000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 130453916241                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 130453916241                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 154895266741                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 154895266741                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    200889500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    200889500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    200889500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    200889500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.027571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.027571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.026033                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026033                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.424115                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.424115                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.020785                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020785                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.046165                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046165                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.026886                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026886                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.032083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23696.574763                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23696.574763                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 43772.063043                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43772.063043                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 28985.355733                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 28985.355733                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 21701.125896                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21701.125896                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3863.892964                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3863.892964                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32354.641925                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32354.641925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31771.882551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31771.882551                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 67435.213159                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 67435.213159                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 32111.492967                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 32111.492967                       # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          6530645                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.969668                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           65604684                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          6531157                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.044879                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.969668                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          446                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        152145898                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       152145898                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     65595038                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       65595038                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     65595038                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        65595038                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     65595038                       # number of overall hits
system.cpu0.icache.overall_hits::total       65595038                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      7212277                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      7212277                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      7212277                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       7212277                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      7212277                       # number of overall misses
system.cpu0.icache.overall_misses::total      7212277                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst 134679359007                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 134679359007                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst 134679359007                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 134679359007                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst 134679359007                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 134679359007                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     72807315                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72807315                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     72807315                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72807315                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     72807315                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72807315                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.099060                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.099060                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.099060                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.099060                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.099060                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.099060                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 18673.625404                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18673.625404                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 18673.625404                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18673.625404                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 18673.625404                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18673.625404                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       193127                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             9661                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    19.990374                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      6530645                       # number of writebacks
system.cpu0.icache.writebacks::total          6530645                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       681009                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       681009                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       681009                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       681009                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       681009                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       681009                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      6531268                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      6531268                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      6531268                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      6531268                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      6531268                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      6531268                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst 114083226586                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 114083226586                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst 114083226586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 114083226586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst 114083226586                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 114083226586                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.089706                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.089706                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.089706                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.089706                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.089706                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.089706                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 17467.240142                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17467.240142                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 17467.240142                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17467.240142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 17467.240142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17467.240142                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   502456719500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1184                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          7198007                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1022.784421                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131043616                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7199031                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.202952                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1022.784421                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.998813                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998813                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          610                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        486123931                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       486123931                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     39066047                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39066047                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     87035588                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      87035588                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data       777396                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       777396                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data      1990046                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1990046                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data      1996616                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1996616                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    126101635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       126101635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    126879031                       # number of overall hits
system.cpu1.dcache.overall_hits::total      126879031                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       490389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       490389                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data    107970629                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total    107970629                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        56104                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        56104                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        37444                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        37444                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        28678                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        28678                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data    108461018                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     108461018                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data    108517122                       # number of overall misses
system.cpu1.dcache.overall_misses::total    108517122                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27813055000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27813055000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 10643371495650                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 10643371495650                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   1446172000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1446172000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data    254191000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    254191000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        94000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        94000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 10671184550650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10671184550650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 10671184550650                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10671184550650                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     39556436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     39556436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    195006217                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    195006217                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data       833500                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       833500                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      2027490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2027490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      2025294                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2025294                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    234562653                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    234562653                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    235396153                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    235396153                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012397                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.553678                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.553678                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.067311                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.067311                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.018468                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018468                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.014160                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014160                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.462397                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.462397                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.460998                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.460998                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56716.310929                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56716.310929                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 98576.544327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98576.544327                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 38622.262579                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38622.262579                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  8863.623684                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8863.623684                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98387.280033                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98387.280033                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98336.413222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98336.413222                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1057219                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         6980                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13059                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            212                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.957118                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    32.924528                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      7140347                       # number of writebacks
system.cpu1.dcache.writebacks::total          7140347                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       143934                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       143934                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data    101022276                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total    101022276                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data        36861                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        36861                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data    101166210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    101166210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data    101166210                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    101166210                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       346455                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       346455                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      6948353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      6948353                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        47950                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        47950                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          583                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          583                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data        28678                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        28678                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      7294808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7294808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      7342758                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7342758                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          352                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          352                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          364                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          364                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          716                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          716                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  21903794000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21903794000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data 673916536316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 673916536316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2366516500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2366516500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     17141500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17141500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data    225519000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    225519000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 695820330316                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 695820330316                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 698186846816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 698186846816                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     34866000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     34866000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     34866000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     34866000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.035631                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035631                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.057528                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.057528                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.000288                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000288                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.014160                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014160                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.031100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.031100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.031193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.031193                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 63222.623429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63222.623429                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 96989.392496                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96989.392496                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 49353.837331                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 49353.837331                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 29402.229846                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29402.229846                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  7863.832903                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7863.832903                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95385.694910                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95385.694910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95085.095657                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95085.095657                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 99051.136364                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 99051.136364                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 48695.530726                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 48695.530726                       # average overall mshr uncacheable latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1664531                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999772                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           52898259                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1665043                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            31.769906                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999772                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        110811386                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       110811386                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     52891428                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       52891428                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     52891428                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        52891428                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     52891428                       # number of overall hits
system.cpu1.icache.overall_hits::total       52891428                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1681994                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1681994                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1681994                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1681994                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1681994                       # number of overall misses
system.cpu1.icache.overall_misses::total      1681994                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  23737307997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  23737307997                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  23737307997                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  23737307997                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  23737307997                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  23737307997                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     54573422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     54573422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     54573422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     54573422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     54573422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     54573422                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.030821                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.030821                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.030821                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.030821                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.030821                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.030821                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 14112.599686                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14112.599686                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 14112.599686                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14112.599686                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 14112.599686                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14112.599686                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2327                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               92                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    25.293478                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1664531                       # number of writebacks
system.cpu1.icache.writebacks::total          1664531                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        17452                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        17452                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        17452                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        17452                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        17452                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        17452                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1664542                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1664542                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1664542                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1664542                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1664542                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1664542                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  21780742999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  21780742999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  21780742999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  21780742999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  21780742999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  21780742999                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.030501                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030501                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.030501                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030501                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.030501                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030501                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 13085.126719                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13085.126719                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 13085.126719                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13085.126719                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 13085.126719                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13085.126719                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   502456719500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    3758                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          2352954                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          889.191796                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           76628803                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2353925                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.553630                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3237626329500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   889.191796                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.868351                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.868351                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          617                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        182218530                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       182218530                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     46768825                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       46768825                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     27145344                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      27145344                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       531801                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       531801                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       952592                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       952592                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       917151                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       917151                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     73914169                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        73914169                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     74445970                       # number of overall hits
system.cpu2.dcache.overall_hits::total       74445970                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3754560                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3754560                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      9256219                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      9256219                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       433873                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       433873                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        49621                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        49621                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        41406                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        41406                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     13010779                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13010779                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     13444652                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13444652                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 117628248000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 117628248000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 428668760767                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 428668760767                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    957527000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    957527000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    205395500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    205395500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       197500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       197500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 546297008767                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 546297008767                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 546297008767                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 546297008767                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     50523385                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     50523385                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     36401563                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     36401563                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       965674                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       965674                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1002213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1002213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       958557                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       958557                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     86924948                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     86924948                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     87890622                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     87890622                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.074313                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.074313                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.254281                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.254281                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.449296                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.449296                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.049511                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.049511                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.043196                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.043196                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.149678                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149678                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.152970                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.152970                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31329.436206                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31329.436206                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 46311.432429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 46311.432429                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 19296.809818                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19296.809818                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4960.525045                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4960.525045                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 41988.032290                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41988.032290                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40633.034516                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40633.034516                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7478295                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       691699                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           255994                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           6430                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    29.212775                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   107.573717                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      1283505                       # number of writebacks
system.cpu2.dcache.writebacks::total          1283505                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      2345222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2345222                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      8428169                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      8428169                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        33919                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        33919                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     10773391                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10773391                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     10773391                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10773391                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1409338                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1409338                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       828050                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       828050                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data       378813                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       378813                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        15702                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        15702                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data        41406                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        41406                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2237388                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2237388                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2616201                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2616201                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1332                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1332                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         1319                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1319                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         2651                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         2651                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  33598878000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  33598878000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  32286994432                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  32286994432                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data  16071186500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  16071186500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    342769500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    342769500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    164004500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    164004500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  65885872432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  65885872432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  81957058932                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  81957058932                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     59006000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     59006000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     59006000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     59006000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.027895                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.027895                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.022748                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022748                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.392278                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.392278                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.015667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.015667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.043196                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.043196                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.025739                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.025739                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029767                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029767                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 23840.184541                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23840.184541                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 38991.600063                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 38991.600063                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 42425.118726                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 42425.118726                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 21829.671379                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21829.671379                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3960.887311                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3960.887311                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 29447.673998                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29447.673998                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 31326.743982                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 31326.743982                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 44298.798799                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 44298.798799                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 22258.015843                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 22258.015843                       # average overall mshr uncacheable latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          3761702                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.983310                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           39973126                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          3762214                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            10.624894                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236486868500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.983310                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999967                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         91988131                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        91988131                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     39967603                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       39967603                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     39967603                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        39967603                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     39967603                       # number of overall hits
system.cpu2.icache.overall_hits::total       39967603                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      4145521                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4145521                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      4145521                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4145521                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      4145521                       # number of overall misses
system.cpu2.icache.overall_misses::total      4145521                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  78153798766                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  78153798766                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  78153798766                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  78153798766                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  78153798766                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  78153798766                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     44113124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     44113124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     44113124                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     44113124                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     44113124                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     44113124                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.093975                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.093975                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.093975                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.093975                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.093975                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.093975                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 18852.587833                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18852.587833                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 18852.587833                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18852.587833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 18852.587833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18852.587833                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       118095                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             5178                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    22.807068                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      3761702                       # number of writebacks
system.cpu2.icache.writebacks::total          3761702                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       383639                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       383639                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       383639                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       383639                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       383639                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       383639                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      3761882                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      3761882                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      3761882                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      3761882                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      3761882                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      3761882                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  66479239823                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  66479239823                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  66479239823                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  66479239823                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  66479239823                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  66479239823                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.085278                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.085278                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.085278                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.085278                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.085278                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.085278                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 17671.803587                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17671.803587                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 17671.803587                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17671.803587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 17671.803587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17671.803587                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   502456719500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    3586                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          1638075                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          868.653248                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           49536996                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1639088                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            30.222292                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3237633417000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   868.653248                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.848294                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.848294                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          618                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        123347753                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       123347753                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     28912613                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       28912613                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     18550991                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18550991                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data       410336                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       410336                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       556661                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       556661                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       535991                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       535991                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     47463604                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47463604                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     47873940                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47873940                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1827843                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1827843                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      9374225                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      9374225                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data       483731                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       483731                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        52285                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        52285                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        46368                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        46368                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     11202068                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11202068                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     11685799                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11685799                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  50587682000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  50587682000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 575006596753                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 575006596753                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    987391000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    987391000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    214290000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    214290000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       144500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       144500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 625594278753                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 625594278753                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 625594278753                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 625594278753                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     30740456                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     30740456                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     27925216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27925216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data       894067                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       894067                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       608946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       608946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       582359                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       582359                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     58665672                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58665672                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     59559739                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     59559739                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.059461                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.059461                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.335690                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.335690                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.541046                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.541046                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.085861                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.085861                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.079621                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.079621                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.190948                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.190948                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.196203                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.196203                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27676.163653                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27676.163653                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61339.107687                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61339.107687                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 18884.785311                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18884.785311                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4621.506211                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4621.506211                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 55846.320407                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 55846.320407                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 53534.574637                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53534.574637                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5350900                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       188104                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           223824                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1756                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    23.906730                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   107.120729                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      1023721                       # number of writebacks
system.cpu3.dcache.writebacks::total          1023721                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      1030923                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1030923                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      8623720                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      8623720                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data        41101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        41101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      9654643                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      9654643                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      9654643                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      9654643                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       796920                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       796920                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       750505                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       750505                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data       394729                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       394729                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        11184                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        11184                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data        46368                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        46368                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1547425                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1547425                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1942154                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1942154                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data         2241                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total         2241                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         1907                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         1907                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         4148                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4148                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  16952275000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16952275000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  40427394546                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  40427394546                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data  12413050500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  12413050500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    276260500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    276260500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    167934000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    167934000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       132500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       132500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  57379669546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57379669546                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  69792720046                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69792720046                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data    100485500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    100485500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    100485500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    100485500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.025924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.025924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.026876                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026876                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.441498                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.441498                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.018366                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.018366                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.079621                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.079621                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.026377                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.026377                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.032609                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032609                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21272.241881                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21272.241881                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 53866.922334                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53866.922334                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 31447.019347                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 31447.019347                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 24701.403791                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24701.403791                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3621.765010                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3621.765010                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 37080.743523                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 37080.743523                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35935.729116                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35935.729116                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 44839.580544                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 44839.580544                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 24225.048216                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 24225.048216                       # average overall mshr uncacheable latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          2391087                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.994031                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24950596                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          2391599                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.432600                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.994031                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         57523667                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        57523667                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     24946394                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24946394                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     24946394                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24946394                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     24946394                       # number of overall hits
system.cpu3.icache.overall_hits::total       24946394                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      2619865                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      2619865                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      2619865                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       2619865                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      2619865                       # number of overall misses
system.cpu3.icache.overall_misses::total      2619865                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  48074547905                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  48074547905                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  48074547905                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  48074547905                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  48074547905                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  48074547905                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     27566259                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     27566259                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     27566259                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     27566259                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     27566259                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     27566259                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.095039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.095039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.095039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.095039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.095039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.095039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 18350.009602                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18350.009602                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 18350.009602                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18350.009602                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 18350.009602                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18350.009602                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        67230                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             2527                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    26.604670                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      2391087                       # number of writebacks
system.cpu3.icache.writebacks::total          2391087                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       228716                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       228716                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       228716                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       228716                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       228716                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       228716                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      2391149                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      2391149                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      2391149                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      2391149                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      2391149                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      2391149                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  41360763932                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  41360763932                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  41360763932                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  41360763932                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  41360763932                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  41360763932                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.086742                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.086742                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.086742                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.086742                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.086742                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.086742                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 17297.443167                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17297.443167                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 17297.443167                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17297.443167                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 17297.443167                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17297.443167                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  964                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 964                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23711                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23711                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         2756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        45986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        45986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   49350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         1537                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2145                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      1458056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      1458056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1460201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               596000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             2458000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           118510507                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2405000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            23234000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22977                       # number of replacements
system.iocache.tags.tagsinuse               15.995538                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22993                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236547300000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.995538                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999721                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999721                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               206937                       # Number of tag accesses
system.iocache.tags.data_accesses              206937                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide          241                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              241                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide        22752                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22752                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide        22993                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22993                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide        22993                       # number of overall misses
system.iocache.overall_misses::total            22993                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     28448447                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     28448447                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide   2680294060                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2680294060                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide   2708742507                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2708742507                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide   2708742507                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2708742507                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          241                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            241                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide        22752                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22752                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide        22993                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22993                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide        22993                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22993                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 118043.348548                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118043.348548                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 117804.767053                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117804.767053                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 117807.267734                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117807.267734                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 117807.267734                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117807.267734                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22736                       # number of writebacks
system.iocache.writebacks::total                22736                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          241                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide        22752                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22752                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide        22993                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22993                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide        22993                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22993                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     16398447                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     16398447                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   1541009740                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1541009740                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide   1557408187                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1557408187                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide   1557408187                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1557408187                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 68043.348548                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68043.348548                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 67730.737518                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67730.737518                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 67734.014135                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67734.014135                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 67734.014135                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67734.014135                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   9983035                       # number of replacements
system.l2.tags.tagsinuse                 32727.138817                       # Cycle average of tags in use
system.l2.tags.total_refs                    45020306                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10015803                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.494927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3240511562000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      958.680391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.020869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.013590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.032674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.026177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     7.697801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     4.598050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  2057.080763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  4796.807005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    21.996286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     2.916547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    71.231956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data 17828.849657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     6.169772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     3.440477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1163.703123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2231.189817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker    13.623554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     8.310202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst  1064.070274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2486.679830                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.029257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.062777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.146387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.544093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.035513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.068091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.032473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.075887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998753                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7001                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.005341                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.994659                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 450165453                       # Number of tag accesses
system.l2.tags.data_accesses                450165453                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       478680                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker       110476                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker       186830                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker        32518                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       281310                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker        57064                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       207194                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker        71553                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1425625                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks     12094685                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12094685                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      8683791                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8683791                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data        92403                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data       111708                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data        60375                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data        52340                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               316826                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         4641                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data        12705                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         2403                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         2006                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              21755                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       895427                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        55313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       423934                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       286208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1660882                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      6172307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1655412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      3549070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      2267674                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13644463                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      2402998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       116420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1321421                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       842336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4683175                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       478680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker       110476                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst      6172307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      3298425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker       186830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker        32518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1655412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       171733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       281310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker        57064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      3549070                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1745355                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       207194                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker        71553                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      2267674                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1128544                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21414145                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       478680                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker       110476                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst      6172307                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      3298425                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker       186830                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker        32518                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1655412                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       171733                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       281310                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker        57064                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      3549070                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1745355                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       207194                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker        71553                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      2267674                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1128544                       # number of overall hits
system.l2.overall_hits::total                21414145                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker         2187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker         1216                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker         5120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker         1016                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker          452                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker         1533                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker         1713                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13280                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1702                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          629                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         2213                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2417                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6961                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          276                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          445                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          454                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          177                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1352                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       600928                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      6771104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       242719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       331431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7946182                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       358325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         9116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       212629                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       123390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           703460                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       449357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       251665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       298683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       165203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1164908                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker         2187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker         1216                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       358325                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1050285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         5120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         9116                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      7022769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         1016                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          452                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       212629                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       541402                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         1533                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker         1713                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       123390                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       496634                       # number of demand (read+write) misses
system.l2.demand_misses::total                9827830                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker         2187                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker         1216                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       358325                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1050285                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         5120                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         9116                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      7022769                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         1016                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          452                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       212629                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       541402                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         1533                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker         1713                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       123390                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       496634                       # number of overall misses
system.l2.overall_misses::total               9827830                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker    238698500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker    133630000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker    512312500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      5028500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker    108752500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker     49054500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker    162652000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker    185340500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1395469000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     20965000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      2923000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     32348000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     16261000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     72497000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      7157500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      4994000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      9013000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      3813000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     24977500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  62502817500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data 661209828500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  25579400500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  35383513000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  784675559500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  35981870000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst    895250500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  21570345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  12626710999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  71074176499                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data  47904153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  22368584500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  32589615499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data  18220802000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 121083154999                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker    238698500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker    133630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  35981870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 110406970500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    512312500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      5028500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    895250500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 683578413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    108752500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     49054500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  21570345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  58169015999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    162652000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker    185340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  12626710999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  53604315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     978228359998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker    238698500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker    133630000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  35981870000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 110406970500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    512312500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      5028500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    895250500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 683578413000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    108752500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     49054500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  21570345000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  58169015999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    162652000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker    185340500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  12626710999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  53604315000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    978228359998                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       480867                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker       111692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker       191950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker        32561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       282326                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker        57516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       208727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker        73266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1438905                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks     12094685                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12094685                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      8683791                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8683791                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        94105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       112337                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        62588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        54757                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           323787                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         4917                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data        13150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2857                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         2183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          23107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1496355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      6826417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       666653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       617639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9607064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      6530632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1664528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      3761699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      2391064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14347923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2852355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       368085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1620104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1007539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5848083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       480867                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker       111692                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      6530632                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4348710                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker       191950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker        32561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1664528                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      7194502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       282326                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker        57516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      3761699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2286757                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       208727                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker        73266                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      2391064                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1625178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31241975                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       480867                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker       111692                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      6530632                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4348710                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker       191950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker        32561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1664528                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      7194502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       282326                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker        57516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      3761699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2286757                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       208727                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker        73266                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      2391064                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1625178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31241975                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.004548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.010887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.026674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.001321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.003599                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.007859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.007345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.023381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.009229                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.018086                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.005599                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.035358                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.044140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.021499                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.056132                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.033840                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.158908                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.081081                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.058510                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.401595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.991897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.364086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.536610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827119                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.054868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.005477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.056525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.051605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.049029                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.157539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.683714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.184360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.163967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.199195                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.004548                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.010887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.054868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.241516                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.026674                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.001321                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.005477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.976130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.003599                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.007859                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.056525                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.236755                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.007345                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.023381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.051605                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.305587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.314571                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.004548                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.010887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.054868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.241516                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.026674                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.001321                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.005477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.976130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.003599                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.007859                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.056525                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.236755                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.007345                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.023381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.051605                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.305587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.314571                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 109144.261545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 109893.092105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 100061.035156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 116941.860465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 107039.862205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 108527.654867                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 106100.456621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 108196.438996                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 105080.496988                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 12317.861340                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4647.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 14617.261636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  6727.761688                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10414.739262                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 25932.971014                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 11222.471910                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 19852.422907                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 21542.372881                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 18474.482249                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 104010.492938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 97651.701776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 105386.889778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 106759.817277                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98748.752483                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 100416.856206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 98206.505046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 101445.922240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 102331.720553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101035.135614                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 106606.001464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 88882.381340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 109111.049169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 110293.408715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103942.246941                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 109144.261545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 109893.092105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 100416.856206                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 105120.962882                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 100061.035156                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 116941.860465                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 98206.505046                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 97337.448092                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 107039.862205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 108527.654867                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 101445.922240                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 107441.450159                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 106100.456621                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 108196.438996                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 102331.720553                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 107935.250104                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99536.556900                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 109144.261545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 109893.092105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 100416.856206                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 105120.962882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 100061.035156                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 116941.860465                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 98206.505046                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 97337.448092                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 107039.862205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 108527.654867                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 101445.922240                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 107441.450159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 106100.456621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 108196.438996                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 102331.720553                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 107935.250104                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99536.556900                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8321396                       # number of writebacks
system.l2.writebacks::total                   8321396                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 33                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst         2145                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          584                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          851                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst         1946                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          5526                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data         3598                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data          232                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data         2216                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data         1086                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         7132                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         2145                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         3599                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         2216                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1946                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1086                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               12692                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         2145                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         3599                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          851                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         2216                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1946                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1086                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              12692                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker         2181                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker         1216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker         5119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker         1015                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker          452                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker         1508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker         1713                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13247                       # number of ReadReq MSHR misses
system.l2.CleanEvict_mshr_misses::writebacks        26880                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         26880                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1702                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          629                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         2213                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         2417                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6961                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          276                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          445                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          454                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          177                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1352                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       600927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data      6771104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       242719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       331431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7946181                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       356180                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst         8532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       211778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       121444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       697934                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data       445759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data       251433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       296467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data       164117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1157776                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker         2181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker         1216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       356180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      1046686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         5119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         8532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      7022537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         1015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       211778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       539186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         1508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker         1713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       121444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       495548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9815138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker         2181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker         1216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       356180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      1046686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         5119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         8532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      7022537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         1015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       211778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       539186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         1508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker         1713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       121444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       495548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9815138                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         2979                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          352                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1332                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data         2241                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6904                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         3277                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          364                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         1319                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         1907                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         6867                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         6256                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          716                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         2651                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         4148                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        13771                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker    216353001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker    121470000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    461024001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      4598500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     98539500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     44534500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    146057501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker    168210500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1260787503                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     33240000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     12386000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     42987000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     47609000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    136222000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      5359500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      8866500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      8759500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      3494500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     26480000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  56493184170                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data 593498186739                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  23152182058                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  32069149114                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 705212702081                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  32223029051                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst    756240010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  19375288038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  11225507038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  63580064137                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data  43122048571                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  19831834523                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  29411694030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  16481407550                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 108846984674                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker    216353001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker    121470000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  32223029051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  99615232741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    461024001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      4598500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    756240010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 613330021262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     98539500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     44534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  19375288038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  52563876088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    146057501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker    168210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  11225507038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  48550556664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 878900538395                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker    216353001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker    121470000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  32223029051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  99615232741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    461024001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      4598500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    756240010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 613330021262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     98539500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     44534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  19375288038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  52563876088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    146057501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker    168210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  11225507038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  48550556664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 878900538395                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    163184500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     30423000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     42168500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     72143001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    307919001                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    163184500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     30423000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     42168500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     72143001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    307919001                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.004536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.010887                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.026668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.001321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.003595                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.007859                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.007225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.023381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.009206                       # mshr miss rate for ReadReq accesses
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.018086                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.005599                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.035358                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.044140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.021499                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.056132                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.033840                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.158908                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.081081                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.058510                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.401594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.991897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.364086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.536610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.827119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.054540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.005126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.056298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.050791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.156278                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.683084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.182993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.162889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.197975                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.004536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.010887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.054540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.026668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.001321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.005126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.976098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.003595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.007859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.056298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.235786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.007225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.023381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.050791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.304919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.314165                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.004536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.010887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.054540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.026668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.001321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.005126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.976098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.003595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.007859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.056298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.235786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.007225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.023381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.050791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.304919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.314165                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 99198.991747                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 99893.092105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 90061.340301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 106941.860465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 97083.251232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 98527.654867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 96855.106764                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 98196.438996                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 95175.322941                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19529.964747                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19691.573927                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19424.762765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19697.558957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19569.314754                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19418.478261                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19924.719101                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19294.052863                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19742.937853                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19585.798817                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 94010.061405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 87651.612904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 95386.772597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 96759.654691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88748.633096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 90468.384106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 88635.725504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 91488.672279                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 92433.607572                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91097.530908                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 96738.481042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 78875.225301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 99207.311539                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 100424.743019                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94013.854730                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 99198.991747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 99893.092105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90468.384106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 95172.031288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 90061.340301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 106941.860465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88635.725504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87337.385515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 97083.251232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 98527.654867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91488.672279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 97487.464600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 96855.106764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 98196.438996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92433.607572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 97973.469097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89545.408164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 99198.991747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 99893.092105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90468.384106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 95172.031288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 90061.340301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 106941.860465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88635.725504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87337.385515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 97083.251232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 98527.654867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91488.672279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 97487.464600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 96855.106764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 98196.438996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92433.607572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 97973.469097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89545.408164                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 54778.281302                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 86428.977273                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 31658.033033                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 32192.325301                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 44600.087051                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 26084.478900                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 42490.223464                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 15906.639004                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 17392.237464                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 22359.959407                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      20012005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     10234499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          873                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6904                       # Transaction distribution
system.membus.trans_dist::ReadResp            1876102                       # Transaction distribution
system.membus.trans_dist::WriteReq               6867                       # Transaction distribution
system.membus.trans_dist::WriteResp              6867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8344132                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1420761                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           209849                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         162143                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7983163                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7940352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1869198                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22752                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        24178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29774705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29802247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29848217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1455104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1455104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        48356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1160324672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1160375173                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1161830277                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           401534                       # Total snoops (count)
system.membus.snoopTraffic                      55872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10260876                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000237                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015381                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10258448     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                    2428      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            10260876                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3054000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            20706474                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         53760757614                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1314053                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        51144263497                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             10.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      100826298                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     72655413                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5938422                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     60558398                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       43377875                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.629826                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       11827436                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       295515                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3152437                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       851851                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses      2300586                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted       647964                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks          1388965                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort      1388965                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1       130895                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2       493926                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore       764144                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples       624821                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  1171.116208                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev  4932.516456                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-32767       623226     99.74%     99.74% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::32768-65535         1224      0.20%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-98303          274      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::98304-131071           50      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-163839           25      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::163840-196607            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-229375            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::229376-262143            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::294912-327679            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-425983            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total       624821                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples       709570                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 11632.185690                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  9223.105506                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 12714.067856                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-32767       700782     98.76%     98.76% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::32768-65535         2195      0.31%     99.07% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-98303         2908      0.41%     99.48% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::98304-131071         2428      0.34%     99.82% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-163839          352      0.05%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::163840-196607          402      0.06%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-229375          162      0.02%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::229376-262143          119      0.02%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-294911          103      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::294912-327679           84      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-360447           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::360448-393215            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::425984-458751            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::458752-491519           13      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::491520-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total       709570                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 497595248704                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.535474                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     0.630866                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-3 496781484204     99.84%     99.84% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-7    485330000      0.10%     99.93% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-11    173672000      0.03%     99.97% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-15     87745000      0.02%     99.99% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-19     31691500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-23     13314000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-27     13314000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::28-31      8653500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::32-35        44500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 497595248704                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K       167608     63.05%     63.05% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        98212     36.95%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total       265820                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data      1388965                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total      1388965                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data       265820                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total       265820                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total      1654785                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            93145063                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1118082                       # DTB read misses
system.switch_cpus0.dtb.write_hits           73155859                       # DTB write hits
system.switch_cpus0.dtb.write_misses           270883                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                2876                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva           45381                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        20463                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries          139322                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults             6334                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults         48902                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults            26795                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        94263145                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       73426742                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                166300922                       # DTB hits
system.switch_cpus0.dtb.misses                1388965                       # DTB misses
system.switch_cpus0.dtb.accesses            167689887                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks           213438                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort       213438                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1        20635                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2       161523                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore        31280                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples       182158                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   720.876931                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  5339.246506                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767       181594     99.69%     99.69% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535          365      0.20%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303          104      0.06%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071           41      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839           22      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607           14      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375           10      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::229376-262143            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-294911            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::393216-425983            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total       182158                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples       109911                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 11203.414581                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  8262.439661                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 14590.353434                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535       108901     99.08%     99.08% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          732      0.67%     99.75% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607          153      0.14%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143           87      0.08%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679           24      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            8      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total       109911                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples 497559868704                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.846503                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.360826                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  76428155000     15.36%     15.36% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1 421084630204     84.63%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2     42142000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3      3662000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::4       764500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::5       222500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::6       255000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::7        37500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total 497559868704                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K        65607     83.44%     83.44% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M        13024     16.56%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total        78631                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst       213438                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total       213438                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst        78631                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total        78631                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total       292069                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits            72900060                       # ITB inst hits
system.switch_cpus0.itb.inst_misses            213438                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                2876                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva           45381                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        20463                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries           68864                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            53943                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        73113498                       # ITB inst accesses
system.switch_cpus0.itb.hits                 72900060                       # DTB hits
system.switch_cpus0.itb.misses                 213438                       # DTB misses
system.switch_cpus0.itb.accesses             73113498                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions        13642                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         6821                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 30908951.546254                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 137065865.841011                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows         5194     76.15%     76.15% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1627     23.85%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value   4250483708                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         6821                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 291189503002                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 210829958497                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               582129451                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    198179231                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             521472907                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          100826298                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     56057162                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            315280695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       15578828                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles           2558517                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        62837                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      2250276                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       872129                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        16277                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         72807387                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      3819586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes          87561                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    527009376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.217505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       406132503     77.06%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        10599353      2.01%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        16782206      3.18%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        10828834      2.05%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        10226766      1.94%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         8873018      1.68%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         8221796      1.56%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        12376016      2.35%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        42968884      8.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    527009376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.173203                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.895802                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       144750101                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    283704958                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         79539296                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     12566623                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       6448398                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     13445420                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred      1357609                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     546724809                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      4986309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       6448398                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       152209255                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       51477591                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    144498362                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         84437676                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     87938094                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     523844057                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       143812                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       7021904                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       5282689                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      70380353                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    550081063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2377949085                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    596941638                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       173585                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    385399833                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       164680991                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      6125939                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      5028533                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         65450386                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    101890094                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     81838670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     19551025                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     30439010                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         491530577                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      8781581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        451675629                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      1200405                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    121513820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    275773396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1112178                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    527009376                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.857054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.568786                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    350949047     66.59%     66.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     66735674     12.66%     79.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     37787706      7.17%     86.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     24945241      4.73%     91.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     20182688      3.83%     94.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12434942      2.36%     97.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8067618      1.53%     98.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4034030      0.77%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1872430      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    527009376                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1139300     12.69%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       4496560     50.10%     62.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3338616     37.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         5126      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    277626708     61.47%     61.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       225119      0.05%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd           32      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            1      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            2      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            1      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16985      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            2      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc           37      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     97562250     21.60%     83.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     76239366     16.88%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     451675629                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.775902                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            8974477                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019869                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1440138938                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    622189675                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    434187469                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       396575                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       235652                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       169332                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     460433597                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         211383                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3108627                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     26516147                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        26701                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       610600                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores     11865375                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads      1697466                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1960940                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       6448398                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       34857291                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     13033867                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    502767229                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1118412                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    101890094                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     81838670                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      4759449                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        567727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     12304022                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       610600                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      2495315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2960351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      5455666                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    444056899                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     94097611                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6232682                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop              2455071                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           169093841                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        65051527                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          74996230                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.762815                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             436807908                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            434356801                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        226914611                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        400147503                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.746152                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.567077                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    122211214                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      7669403                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      4597406                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    507094994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.749787                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.726745                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    365233983     72.02%     72.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     71921655     14.18%     86.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     20768770      4.10%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     12477174      2.46%     92.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      7907143      1.56%     94.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      6846383      1.35%     95.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4398055      0.87%     96.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3261021      0.64%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     14280810      2.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    507094994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    300295870                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     380213161                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             145347230                       # Number of memory references committed
system.switch_cpus0.commit.loads             75373935                       # Number of loads committed
system.switch_cpus0.commit.membars            2996382                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          55277871                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            164736                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        334370498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      6289875                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    234644739     61.71%     61.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       204229      0.05%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc        16963      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     75373935     19.82%     81.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     69973295     18.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    380213161                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     14280810                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           985163565                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1024686301                       # The number of ROB writes
system.switch_cpus0.timesIdled                2743022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               55120075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           421658280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          298880963                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            378798254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.947697                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.947697                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.513427                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.513427                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       491457508                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      271653349                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads           118797                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes           55369                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       1584942464                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       170948604                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1011141242                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       6439445                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       64476405                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     44197463                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1505199                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     36361195                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       29117443                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    80.078345                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        8141954                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      1118243                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3861549                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2475808                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses      1385741                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       109720                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks          6586761                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort      6586761                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1        38668                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2       441801                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore      6106292                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples       480469                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean  4458.448932                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 10842.525529                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535       477189     99.32%     99.32% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071         2988      0.62%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607          134      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           68      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679           51      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215           32      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-524287            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total       480469                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples      3222732                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean  9975.326679                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean  8276.900998                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev  8541.240015                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535      3209729     99.60%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071        11879      0.37%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          599      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          226      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          207      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215           82      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287            7      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total      3222732                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 501838770000                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.341915                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     2.332661                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-3 497215722500     99.08%     99.08% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-7    474716000      0.09%     99.17% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-11    414379500      0.08%     99.26% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-15    434019500      0.09%     99.34% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-19    410884500      0.08%     99.42% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::20-23    347672000      0.07%     99.49% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::24-27    275118500      0.05%     99.55% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::28-31   2265092500      0.45%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::32-35      1165000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 501838770000                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K       143907     79.40%     79.40% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M        37342     20.60%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total       181249                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data      6586761                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total      6586761                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data       181249                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total       181249                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total      6768010                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            46894100                       # DTB read hits
system.switch_cpus1.dtb.read_misses             92710                       # DTB read misses
system.switch_cpus1.dtb.write_hits          198884745                       # DTB write hits
system.switch_cpus1.dtb.write_misses          6494051                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                2876                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva           45381                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        20463                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries          126254                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults               77                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          8652                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              146                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        46986810                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      205378796                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                245778845                       # DTB hits
system.switch_cpus1.dtb.misses                6586761                       # DTB misses
system.switch_cpus1.dtb.accesses            252365606                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            22004                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        22004                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         8777                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        12624                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore          603                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        21401                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   235.152563                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev  2234.728493                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-8191        21169     98.92%     98.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::8192-16383           32      0.15%     99.07% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::16384-24575          199      0.93%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::90112-98303            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        21401                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        21398                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 18432.961024                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 16838.263316                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev  9415.203257                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-32767        21111     98.66%     98.66% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::32768-65535          212      0.99%     99.65% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-98303           49      0.23%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::98304-131071           15      0.07%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-163839            1      0.00%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::163840-196607            4      0.02%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-229375            1      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-294911            1      0.00%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::294912-327679            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::327680-360447            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::360448-393215            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        21398                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  29098441440                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.903362                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.295705                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   2814087000      9.67%      9.67% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  26282301940     90.32%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      2044500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3         8000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  29098441440                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K        12052     57.96%     57.96% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M         8743     42.04%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        20795                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        22004                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        22004                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        20795                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        20795                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        42799                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits            54579597                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             22004                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                2876                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva           45381                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        20463                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries           20776                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             4198                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses        54601601                       # ITB inst accesses
system.switch_cpus1.itb.hits                 54579597                       # DTB hits
system.switch_cpus1.itb.misses                  22004                       # DTB misses
system.switch_cpus1.itb.accesses             54601601                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions         2368                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1184                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 705463.826858                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 6816531.051383                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          680     57.43%     57.43% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          504     42.57%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    102462000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1184                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 501062284328                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    835269171                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles              1002117614                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     93644622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             415405062                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           64476405                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     39735205                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            899803846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5508006                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            605110                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        71851                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       103765                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        26529                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         54573425                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       569123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           2230                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    997009866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.574759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.882152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       893077452     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         9296208      0.93%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        13083539      1.31%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6667097      0.67%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         9188715      0.92%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         6037939      0.61%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        11546179      1.16%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         3547757      0.36%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        44564980      4.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    997009866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.064340                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.414527                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        55234004                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    863535911                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         52281236                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     23247869                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2710846                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      9137873                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        45400                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     507748482                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       226890                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2710846                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        64658138                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        8521278                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    162105592                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         66479222                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    692534790                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     491143138                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1017                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        334645                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         49785                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     683382979                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    335451915                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   2539152454                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    756574207                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          935                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    295572391                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39879445                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      5243243                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts      4423361                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        119357716                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     48678224                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    204705346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     12005423                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      8142552                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         462247972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      8248425                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        463613576                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      3259445                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26375967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     83708612                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       305058                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    997009866                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.465004                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.276415                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    828141779     83.06%     83.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     62690730      6.29%     89.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     28126831      2.82%     92.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     25433633      2.55%     94.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19988517      2.00%     96.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     17209015      1.73%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      6875783      0.69%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      7234180      0.73%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1309398      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    997009866                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         514386      3.50%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      3.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3000421     20.40%     23.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     11191785     76.10%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          233      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    209955172     45.29%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19025      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            8      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          262      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            3      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     47134749     10.17%     55.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    206504123     44.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     463613576                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.462634                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           14706596                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.031722                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   1942200778                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    497010822                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    451361411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         2277                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         1304                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          968                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     478318725                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           1214                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      2904283                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4781508                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        48356                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       141170                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      6895710                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      1525149                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        49489                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2710846                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2670088                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      5710842                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    470632263                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      9613601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     48678224                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    204705346                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      4364733                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         20204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      5694354                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       141170                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1379436                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        91068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1470504                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    454235427                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     46925422                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2791501                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop               135866                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           246772874                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        48510774                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         199847452                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.453276                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             452295582                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            451362379                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        153182046                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        340351793                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              0.450409                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.450070                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts     26433683                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      7943367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1462042                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    992447016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.447628                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.361360                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    838699383     84.51%     84.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     64805897      6.53%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     20835492      2.10%     93.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     18487355      1.86%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     15265717      1.54%     96.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     13092590      1.32%     97.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2959134      0.30%     98.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      8384084      0.84%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      9917364      1.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    992447016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    305981045                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     444247068                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             241706338                       # Number of memory references committed
system.switch_cpus1.commit.loads             43896706                       # Number of loads committed
system.switch_cpus1.commit.membars            3463629                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          47456314                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               928                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        404774692                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      4853965                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    202521843     45.59%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        18625      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          262      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     43896706      9.88%     55.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    197809632     44.53%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    444247068                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      9917364                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          1445544655                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          945714822                       # The number of ROB writes
system.switch_cpus1.timesIdled                 449008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5107748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             1670024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          305854347                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            444120370                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.276454                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.276454                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.305208                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.305208                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       690608496                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186855640                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              645                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             386                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       1523882232                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       108204519                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1683149621                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       7157652                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       61704928                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     45142040                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3401626                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     35668760                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       26800543                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    75.137299                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        7107433                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       163190                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      1500272                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       370297                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      1129975                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       342639                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks           846038                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort       846038                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1        76405                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       301008                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore       468625                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       377413                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  1333.198644                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  4927.238467                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-32767       376335     99.71%     99.71% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::32768-65535          913      0.24%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-98303          134      0.04%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::98304-131071           19      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-163839            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::163840-196607            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       377413                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples       416793                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 11100.517523                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  8877.176775                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev 12084.701830                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535       413900     99.31%     99.31% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071         2227      0.53%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607          351      0.08%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          175      0.04%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679           90      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215           30      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::589824-655359            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total       416793                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 484648164316                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.740119                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     0.538443                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-3 484123545816     99.89%     99.89% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-7    318704500      0.07%     99.96% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-11    105354500      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-15     56316500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-19     23156500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-23      7996500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-27      6963000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::28-31      6116500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::32-35        10500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 484648164316                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K        98474     62.29%     62.29% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M        59623     37.71%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       158097                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data       846038                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total       846038                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       158097                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       158097                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      1004135                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            56307590                       # DTB read hits
system.switch_cpus2.dtb.read_misses            684164                       # DTB read misses
system.switch_cpus2.dtb.write_hits           40266757                       # DTB write hits
system.switch_cpus2.dtb.write_misses           161874                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                2876                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva           45381                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        20463                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           78985                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults             5114                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults         21891                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults            12576                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        56991754                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses       40428631                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 96574347                       # DTB hits
system.switch_cpus2.dtb.misses                 846038                       # DTB misses
system.switch_cpus2.dtb.accesses             97420385                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks           131530                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort       131530                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1        13813                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2        97253                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore        20464                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples       111066                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean   549.295014                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev  4586.596918                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-65535       111023     99.96%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-131071           33      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-196607            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-262143            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total       111066                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples        63880                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean  8846.172511                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  6982.658066                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 11403.113552                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767        63378     99.21%     99.21% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535          114      0.18%     99.39% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303          180      0.28%     99.67% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071          123      0.19%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           25      0.04%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           20      0.03%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375           11      0.02%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143           11      0.02%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911           10      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::360448-393215            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::491520-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total        63880                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples 484837896816                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.913914                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.280663                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  41759279000      8.61%      8.61% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1 443058691816     91.38%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2     18623000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3      1101000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       125000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5        77000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total 484837896816                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K        35237     81.16%     81.16% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M         8179     18.84%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total        43416                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst       131530                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total       131530                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst        43416                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total        43416                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total       174946                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits            44166150                       # ITB inst hits
system.switch_cpus2.itb.inst_misses            131530                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                2876                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva           45381                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        20463                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries           38441                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            29773                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        44297680                       # ITB inst accesses
system.switch_cpus2.itb.hits                 44166150                       # DTB hits
system.switch_cpus2.itb.misses                 131530                       # DTB misses
system.switch_cpus2.itb.accesses             44297680                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions         7514                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         3757                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 88184613.739154                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 273515962.485331                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows         2759     73.44%     73.44% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          998     26.56%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value   4514413084                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         3757                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 170585863682                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 331309593818                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               341169443                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    117048349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             318344519                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           61704928                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     34278273                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            183948759                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9088532                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles           1464931                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        67564                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      1403105                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       492707                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         9914                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         44113201                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2200803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes          51753                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    308979595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.248099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.571374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       236093943     76.41%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         6276406      2.03%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        10511720      3.40%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6245182      2.02%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         6249069      2.02%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5421002      1.75%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         4967436      1.61%     89.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         8022850      2.60%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        25191987      8.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    308979595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.180863                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.933098                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        84329679                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    165591246                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         47718322                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      7554416                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3785932                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      8180662                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       767582                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     328525146                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      2896171                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3785932                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        88764236                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       31600143                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     92541288                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         50727557                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     41560439                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     314736547                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        85030                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4703046                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3751829                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      30017630                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    334640072                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1421905990                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    354749065                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       116504                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    234641670                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        99998404                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      3872263                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      3171531                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         39127751                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     61680309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     45214526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     12404835                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     17137113                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         294873832                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      5698793                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        270801297                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       703569                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     73357766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    167127190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       639232                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    308979595                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.876437                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.578961                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    202802647     65.64%     65.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     40895925     13.24%     78.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     22547603      7.30%     86.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     14929525      4.83%     91.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     12132688      3.93%     94.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7280971      2.36%     97.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      4813747      1.56%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      2408410      0.78%     99.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1168079      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    308979595                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         727317     13.54%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2661958     49.56%     63.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1982222     36.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         2854      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    169487948     62.59%     62.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       128131      0.05%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            4      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            1      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd           15      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp           31      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt           79      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           25      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10502      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            2      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc           18      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     59055124     21.81%     84.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     42116563     15.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     270801297                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.793744                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            5371497                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019836                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    856377182                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    374114178                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    260369488                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       280073                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       168065                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       113700                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     276020984                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         148956                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1855146                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     16130721                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        14581                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       359552                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      6761190                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       948390                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      1192754                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3785932                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       22262245                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      7138654                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    302155279                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       701248                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     61680309                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     45214526                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      3042391                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        374448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      6659829                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       359552                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1452794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1689757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3142551                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    266301629                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     56941172                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3655547                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              1582654                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            98372904                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        40066522                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          41431732                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.780555                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             261972924                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            260483188                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        139369409                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242462565                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.763501                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.574808                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     73758982                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      5059563                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2643292                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    297025318                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.768136                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.749078                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    211915451     71.35%     71.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     43404257     14.61%     85.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12487949      4.20%     90.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7261722      2.44%     92.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4668626      1.57%     94.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3940166      1.33%     95.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2618594      0.88%     96.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1924929      0.65%     97.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8803624      2.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    297025318                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    184498372                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     228155714                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              84002926                       # Number of memory references committed
system.switch_cpus2.commit.loads             45549589                       # Number of loads committed
system.switch_cpus2.commit.membars            2048223                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          34225052                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            106741                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        199492029                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3867150                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    144024039     63.13%     63.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       118171      0.05%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            2      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp           30      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt           54      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv           25      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc        10465      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            2      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     45549589     19.96%     83.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     38453337     16.85%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    228155714                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8803624                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           584115731                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          615719736                       # The number of ROB writes
system.switch_cpus2.timesIdled                1567686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               32189848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           662487695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          183557521                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            227214863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.858651                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.858651                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.538025                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.538025                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       291792736                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163297161                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            80906                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           42287                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        952088068                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       105650060                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      599152245                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       4221800                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       36793700                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     25202152                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1941619                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     21847456                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       15585163                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    71.336283                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        4783570                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        97566                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1475089                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       534033                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       941056                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       224407                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           495027                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       495027                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1        58325                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       170177                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       266525                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       228502                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean  1034.691162                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4594.787452                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-32767       228136     99.84%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::32768-65535          242      0.11%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-98303           85      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::98304-131071           27      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-163839            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-229375            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::229376-262143            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::294912-327679            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-360447            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       228502                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples       280978                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 13791.981935                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 10573.137645                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 17065.165083                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-32767       274188     97.58%     97.58% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::32768-65535         1413      0.50%     98.09% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-98303         2507      0.89%     98.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::98304-131071         1798      0.64%     99.62% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-163839          300      0.11%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::163840-196607          338      0.12%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-229375          202      0.07%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::229376-262143          103      0.04%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-294911           33      0.01%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::294912-327679           59      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-360447           17      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::360448-393215            3      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-425983            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::491520-524287           13      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total       280978                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 493383401908                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.319627                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.528594                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-3 493092287408     99.94%     99.94% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-7    153789500      0.03%     99.97% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-11     65753500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-15     44795500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-19     11079000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::20-23      7534000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::24-27      3834500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::28-31      4297000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::32-35        31500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 493383401908                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K        65856     56.96%     56.96% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M        49765     43.04%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total       115621                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       495027                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       495027                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data       115621                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total       115621                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       610648                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            34985122                       # DTB read hits
system.switch_cpus3.dtb.read_misses            387191                       # DTB read misses
system.switch_cpus3.dtb.write_hits           30268189                       # DTB write hits
system.switch_cpus3.dtb.write_misses           107836                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                2876                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva           45381                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        20463                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries           91776                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             2207                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults         21454                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults            16075                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        35372313                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses       30376025                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                 65253311                       # DTB hits
system.switch_cpus3.dtb.misses                 495027                       # DTB misses
system.switch_cpus3.dtb.accesses             65748338                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            97707                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        97707                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1        11333                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2        72503                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore        13871                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        83836                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  1031.406556                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev  8307.295738                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-32767        83263     99.32%     99.32% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-65535          258      0.31%     99.62% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-98303          206      0.25%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-131071           49      0.06%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-163839           26      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::163840-196607           11      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-229375            7      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::229376-262143            6      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-294911            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::294912-327679            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-360447            6      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::360448-393215            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        83836                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples        59910                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 16944.099483                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean 11412.841695                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 23043.962692                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535        57944     96.72%     96.72% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071         1549      2.59%     99.30% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607          250      0.42%     99.72% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143          104      0.17%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           35      0.06%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215           24      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total        59910                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples 493391244908                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.965794                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.182442                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0  16928904000      3.43%      3.43% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1 476417638408     96.56%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2     39521000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3      3683500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4      1040000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       458000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total 493391244908                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K        36450     79.17%     79.17% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M         9589     20.83%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total        46039                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        97707                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        97707                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst        46039                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total        46039                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total       143746                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits            27605683                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             97707                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                2876                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva           45381                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        20463                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries           44808                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            18142                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        27703390                       # ITB inst accesses
system.switch_cpus3.itb.hits                 27605683                       # DTB hits
system.switch_cpus3.itb.misses                  97707                       # DTB misses
system.switch_cpus3.itb.accesses             27703390                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         7173                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         3587                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 108102606.896292                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 244841228.120584                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows         2195     61.19%     61.19% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1392     38.81%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value   5030201208                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         3587                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 114212316563                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 387764050937                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               228426023                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     74937200                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             188342155                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           36793700                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     20902766                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            128036763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5307414                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles           1590060                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        54058                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       809113                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       362771                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         3787                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         27566277                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1281150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes          35883                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    208447459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.135884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.480307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       163752696     78.56%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         4110563      1.97%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         5807062      2.79%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3964466      1.90%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4013775      1.93%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3671683      1.76%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         3141342      1.51%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         3994511      1.92%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15991361      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    208447459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.161075                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.824521                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        54479224                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    117365823                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         30022006                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      4392613                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2187793                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5442721                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       471664                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     202574643                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      1673521                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2187793                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        57083137                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       16412265                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     60233099                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31816419                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     40714746                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     194647098                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        25010                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1819498                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1146991                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      35570975                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    199329012                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    886183945                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    219871432                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       185121                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    149210627                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        50118382                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2433177                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      1983137                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         23488531                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     37218991                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     33229774                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      6924433                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     10991598                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183839311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      3429660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        173014869                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       361639                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     37947522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     84425123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       377760                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    208447459                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.830017                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.566686                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    141859124     68.06%     68.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25300360     12.14%     80.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13682284      6.56%     86.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9338499      4.48%     91.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7785834      3.74%     94.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4865660      2.33%     97.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3243346      1.56%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1576084      0.76%     99.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       796268      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    208447459                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         375883      9.98%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1938777     51.48%     61.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1451542     38.54%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         2093      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    105123592     60.76%     60.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       115898      0.07%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            6      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            4      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            9      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt           27      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            9      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15387      0.01%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     36390865     21.03%     81.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     31366978     18.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     173014869                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.757422                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3766203                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.021768                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    558205685                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    225164139                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    166748088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads       399354                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       230210                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       172691                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     176565354                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         213625                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1213256                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7950472                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        11137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       180673                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      4108425                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       842865                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       855550                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2187793                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        9007208                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      6591918                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187836001                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       454769                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     37218991                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     33229774                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1885915                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        145654                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      6402149                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       180673                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       792059                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       946198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1738257                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    170468723                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     35298682                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2051873                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop               567030                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            66208380                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        24927268                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          30909698                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.746275                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             167778403                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            166920779                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84641407                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        148826627                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              0.730743                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.568725                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts     38027762                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      3051900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1475705                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    202139649                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.740329                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.739608                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    147487528     72.96%     72.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27683268     13.70%     86.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7555514      3.74%     90.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4600552      2.28%     92.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3066479      1.52%     94.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2763393      1.37%     95.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1766276      0.87%     96.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1359796      0.67%     97.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      5856843      2.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    202139649                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    115884277                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     149649805                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              58389868                       # Number of memory references committed
system.switch_cpus3.commit.loads             29268519                       # Number of loads committed
system.switch_cpus3.commit.membars            1154992                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          21840186                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            167192                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        132509408                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2690872                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     91141858     60.90%     60.90% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       102666      0.07%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            9      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt           18      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            9      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc        15377      0.01%     60.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     60.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     29268519     19.56%     80.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     29121349     19.46%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    149649805                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events      5856843                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           379806040                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          381610313                       # The number of ROB writes
system.switch_cpus3.timesIdled                1006973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19978564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           775526721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          115555918                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            149321446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.976757                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.976757                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.505879                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.505879                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       186932398                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      104804123                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads           133887                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           43337                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads        606745513                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        61081238                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      406726883                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       2615077                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     63980035                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     30794306                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      9858465                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         273773                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       246628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27145                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3738301037000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            3867385                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          24785542                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              6867                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             6867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20416081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     14347965                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5261292                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          520844                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        183898                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         704743                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9747024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9747026                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14348842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6569331                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1555                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     19592545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     13940731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       455373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1599614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4993601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     21891606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        66586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1114220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     11285284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7384197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       265835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       960747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      7173300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5328516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       229605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       607406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              96889166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    835921728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    447760359                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       446768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1923468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    213059776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    917440366                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       130244                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       767800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    481497664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    228507129                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       230064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1129304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    306057664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    169546423                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       293064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       834908                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3605546729                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13626411                       # Total snoops (count)
system.tol2bus.snoopTraffic                 597433632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45228827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.315258                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.651575                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34614641     76.53%     76.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7859375     17.38%     93.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1980936      4.38%     98.29% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 709737      1.57%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  28167      0.06%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  21738      0.05%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  12711      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1522      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45228827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        59089391686                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           363947                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        9814428835                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7245173148                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         344551707                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1124591991                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2503369384                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11023427152                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          34328879                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         923483023                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        5654457437                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        3868185839                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy        208825948                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        681457747                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       3596098870                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       2861445914                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy        157126385                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        401905312                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
