

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Sun Dec  1 01:00:08 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.069 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1209|     1209| 12.090 us | 12.090 us |  1209|  1209|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |     1208|     1208|       302|          -|          -|     4|    no    |
        | + CACHE_UPDATE_LOOP_2    |      300|      300|        50|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |       48|       48|         2|          -|          -|    24|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      72|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|      72|    321|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_cache_V_U  |cache_update_k_cakbM  |        1|  0|   0|    0|   480|   20|     1|         9600|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        1|  0|   0|    0|   480|   20|     1|         9600|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_5_fu_348_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln203_fu_277_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln245_4_fu_242_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln245_5_fu_338_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln245_6_fu_353_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln245_fu_164_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_142_p2            |     +    |      0|  0|  12|           3|           1|
    |j_fu_228_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_320_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln203_5_fu_302_p2  |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_fu_198_p2    |     -    |      0|  0|  15|           7|           7|
    |sub_ln245_2_fu_271_p2  |     -    |      0|  0|  14|          10|          10|
    |sub_ln245_fu_216_p2    |     -    |      0|  0|  15|           8|           8|
    |icmp_ln242_fu_136_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln243_fu_222_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln244_fu_314_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln245_fu_308_p2   |   icmp   |      0|  0|   9|           3|           3|
    |cache_out_V_d0         |  select  |      0|  0|  40|           1|          40|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 261|         111|         143|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_103  |   9|          2|    3|          6|
    |j_0_reg_114  |   9|          2|    3|          6|
    |k_0_reg_125  |   9|          2|    5|         10|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   12|         28|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln203_5_reg_438  |  11|   0|   11|          0|
    |add_ln245_reg_387    |   6|   0|    6|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_reg_103          |   3|   0|    3|          0|
    |i_reg_382            |   3|   0|    3|          0|
    |icmp_ln245_reg_420   |   1|   0|    1|          0|
    |j_0_reg_114          |   3|   0|    3|          0|
    |j_reg_405            |   3|   0|    3|          0|
    |k_0_reg_125          |   5|   0|    5|          0|
    |k_reg_428            |   5|   0|    5|          0|
    |sext_ln203_reg_392   |   7|   0|    8|          1|
    |sub_ln203_5_reg_415  |   8|   0|   11|          3|
    |sub_ln245_2_reg_410  |   7|   0|   10|          3|
    |sub_ln245_reg_397    |   5|   0|    8|          3|
    +---------------------+----+----+-----+-----------+
    |Total                |  72|   0|   82|         10|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_start              |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_done               | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_idle               | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_ready              | out |    1| ap_ctrl_hs | cache_update | return value |
|cache_out_V_address0  | out |   10|  ap_memory |  cache_out_V |     array    |
|cache_out_V_ce0       | out |    1|  ap_memory |  cache_out_V |     array    |
|cache_out_V_we0       | out |    1|  ap_memory |  cache_out_V |     array    |
|cache_out_V_d0        | out |   40|  ap_memory |  cache_out_V |     array    |
|update_0_V_address0   | out |    7|  ap_memory |  update_0_V  |     array    |
|update_0_V_ce0        | out |    1|  ap_memory |  update_0_V  |     array    |
|update_0_V_q0         |  in |   40|  ap_memory |  update_0_V  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

