INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx2/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx2/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fc1_top_top glbl -prj fc1_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx2/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fc1_top 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution_fc1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution_fc1/sim/verilog/fc1_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fc1_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution_fc1/sim/verilog/AESL_autofifo_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution_fc1/sim/verilog/AESL_autofifo_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution_fc1/sim/verilog/Matrix_Vector_Activa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Vector_Activa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution_fc1/sim/verilog/fc1_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution_fc1/sim/verilog/fc1_top_mux_83_16bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_top_mux_83_16bkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fc1_top_mux_83_16bkb(ID=1,din0_W...
Compiling module xil_defaultlib.Matrix_Vector_Activa
Compiling module xil_defaultlib.fc1_top
Compiling module xil_defaultlib.AESL_autofifo_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_V
Compiling module xil_defaultlib.apatb_fc1_top_top
Compiling module work.glbl
Built simulation snapshot fc1_top
