-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tiled_conv is
generic (
    C_M_AXI_FM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_FM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_FM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_WT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_WT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_WT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FM_USER_VALUE : INTEGER := 0;
    C_M_AXI_FM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_FM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_WT_USER_VALUE : INTEGER := 0;
    C_M_AXI_WT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_WT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_fm_AWVALID : OUT STD_LOGIC;
    m_axi_fm_AWREADY : IN STD_LOGIC;
    m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ADDR_WIDTH-1 downto 0);
    m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_AWUSER_WIDTH-1 downto 0);
    m_axi_fm_WVALID : OUT STD_LOGIC;
    m_axi_fm_WREADY : IN STD_LOGIC;
    m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH-1 downto 0);
    m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH/8-1 downto 0);
    m_axi_fm_WLAST : OUT STD_LOGIC;
    m_axi_fm_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_WUSER_WIDTH-1 downto 0);
    m_axi_fm_ARVALID : OUT STD_LOGIC;
    m_axi_fm_ARREADY : IN STD_LOGIC;
    m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ADDR_WIDTH-1 downto 0);
    m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ARUSER_WIDTH-1 downto 0);
    m_axi_fm_RVALID : IN STD_LOGIC;
    m_axi_fm_RREADY : OUT STD_LOGIC;
    m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH-1 downto 0);
    m_axi_fm_RLAST : IN STD_LOGIC;
    m_axi_fm_RID : IN STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FM_RUSER_WIDTH-1 downto 0);
    m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BVALID : IN STD_LOGIC;
    m_axi_fm_BREADY : OUT STD_LOGIC;
    m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BID : IN STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FM_BUSER_WIDTH-1 downto 0);
    m_axi_wt_AWVALID : OUT STD_LOGIC;
    m_axi_wt_AWREADY : IN STD_LOGIC;
    m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ADDR_WIDTH-1 downto 0);
    m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_AWUSER_WIDTH-1 downto 0);
    m_axi_wt_WVALID : OUT STD_LOGIC;
    m_axi_wt_WREADY : IN STD_LOGIC;
    m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH-1 downto 0);
    m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH/8-1 downto 0);
    m_axi_wt_WLAST : OUT STD_LOGIC;
    m_axi_wt_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_WUSER_WIDTH-1 downto 0);
    m_axi_wt_ARVALID : OUT STD_LOGIC;
    m_axi_wt_ARREADY : IN STD_LOGIC;
    m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ADDR_WIDTH-1 downto 0);
    m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ARUSER_WIDTH-1 downto 0);
    m_axi_wt_RVALID : IN STD_LOGIC;
    m_axi_wt_RREADY : OUT STD_LOGIC;
    m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH-1 downto 0);
    m_axi_wt_RLAST : IN STD_LOGIC;
    m_axi_wt_RID : IN STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WT_RUSER_WIDTH-1 downto 0);
    m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BVALID : IN STD_LOGIC;
    m_axi_wt_BREADY : OUT STD_LOGIC;
    m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BID : IN STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WT_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of tiled_conv is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "tiled_conv_tiled_conv,hls_ip_2022_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=64262177,HLS_SYN_TPT=none,HLS_SYN_MEM=58,HLS_SYN_DSP=0,HLS_SYN_FF=12276,HLS_SYN_LUT=21821,HLS_VERSION=2022_1_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (67 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (67 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (67 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (67 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (67 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (67 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (67 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (67 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (67 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (67 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (67 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (67 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (67 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal output_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_load_input_tile_block_from_DRAM_fu_424_ap_done : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_store_output_tile_to_DRAM_fu_573_ap_done : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_block_state20_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_block_state24_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_block_state28_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_block_state32_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_block_state36_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_block_state40_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_block_state44_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_block_state48_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_block_state52_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_block_state56_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_block_state60_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_block_state64_on_subcall_done : BOOLEAN;
    signal reg_625 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_631 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_637 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_feature_map_read_reg_751 : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_bias_read_reg_756 : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_weights_read_reg_761 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_feature_map_read_reg_766 : STD_LOGIC_VECTOR (63 downto 0);
    signal ti_1_reg_771 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ti_2_fu_657_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ti_2_reg_780 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln55_fu_663_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln55_reg_785 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tj_1_fu_674_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tj_1_reg_794 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv_in_buf_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_ce0 : STD_LOGIC;
    signal conv_in_buf_V_we0 : STD_LOGIC;
    signal conv_in_buf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_1_ce0 : STD_LOGIC;
    signal conv_in_buf_V_1_we0 : STD_LOGIC;
    signal conv_in_buf_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_2_ce0 : STD_LOGIC;
    signal conv_in_buf_V_2_we0 : STD_LOGIC;
    signal conv_in_buf_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_3_ce0 : STD_LOGIC;
    signal conv_in_buf_V_3_we0 : STD_LOGIC;
    signal conv_in_buf_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_4_ce0 : STD_LOGIC;
    signal conv_in_buf_V_4_we0 : STD_LOGIC;
    signal conv_in_buf_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_5_ce0 : STD_LOGIC;
    signal conv_in_buf_V_5_we0 : STD_LOGIC;
    signal conv_in_buf_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_6_ce0 : STD_LOGIC;
    signal conv_in_buf_V_6_we0 : STD_LOGIC;
    signal conv_in_buf_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_7_ce0 : STD_LOGIC;
    signal conv_in_buf_V_7_we0 : STD_LOGIC;
    signal conv_in_buf_V_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_8_ce0 : STD_LOGIC;
    signal conv_in_buf_V_8_we0 : STD_LOGIC;
    signal conv_in_buf_V_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_9_ce0 : STD_LOGIC;
    signal conv_in_buf_V_9_we0 : STD_LOGIC;
    signal conv_in_buf_V_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_10_ce0 : STD_LOGIC;
    signal conv_in_buf_V_10_we0 : STD_LOGIC;
    signal conv_in_buf_V_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_11_ce0 : STD_LOGIC;
    signal conv_in_buf_V_11_we0 : STD_LOGIC;
    signal conv_in_buf_V_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_12_ce0 : STD_LOGIC;
    signal conv_in_buf_V_12_we0 : STD_LOGIC;
    signal conv_in_buf_V_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_13_ce0 : STD_LOGIC;
    signal conv_in_buf_V_13_we0 : STD_LOGIC;
    signal conv_in_buf_V_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_14_ce0 : STD_LOGIC;
    signal conv_in_buf_V_14_we0 : STD_LOGIC;
    signal conv_in_buf_V_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_15_ce0 : STD_LOGIC;
    signal conv_in_buf_V_15_we0 : STD_LOGIC;
    signal conv_in_buf_V_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_16_ce0 : STD_LOGIC;
    signal conv_in_buf_V_16_we0 : STD_LOGIC;
    signal conv_in_buf_V_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_17_ce0 : STD_LOGIC;
    signal conv_in_buf_V_17_we0 : STD_LOGIC;
    signal conv_in_buf_V_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_18_ce0 : STD_LOGIC;
    signal conv_in_buf_V_18_we0 : STD_LOGIC;
    signal conv_in_buf_V_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_19_ce0 : STD_LOGIC;
    signal conv_in_buf_V_19_we0 : STD_LOGIC;
    signal conv_in_buf_V_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_20_ce0 : STD_LOGIC;
    signal conv_in_buf_V_20_we0 : STD_LOGIC;
    signal conv_in_buf_V_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_21_ce0 : STD_LOGIC;
    signal conv_in_buf_V_21_we0 : STD_LOGIC;
    signal conv_in_buf_V_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_22_ce0 : STD_LOGIC;
    signal conv_in_buf_V_22_we0 : STD_LOGIC;
    signal conv_in_buf_V_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_23_ce0 : STD_LOGIC;
    signal conv_in_buf_V_23_we0 : STD_LOGIC;
    signal conv_in_buf_V_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_24_ce0 : STD_LOGIC;
    signal conv_in_buf_V_24_we0 : STD_LOGIC;
    signal conv_in_buf_V_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_25_ce0 : STD_LOGIC;
    signal conv_in_buf_V_25_we0 : STD_LOGIC;
    signal conv_in_buf_V_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_26_ce0 : STD_LOGIC;
    signal conv_in_buf_V_26_we0 : STD_LOGIC;
    signal conv_in_buf_V_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_27_ce0 : STD_LOGIC;
    signal conv_in_buf_V_27_we0 : STD_LOGIC;
    signal conv_in_buf_V_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_28_ce0 : STD_LOGIC;
    signal conv_in_buf_V_28_we0 : STD_LOGIC;
    signal conv_in_buf_V_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_29_ce0 : STD_LOGIC;
    signal conv_in_buf_V_29_we0 : STD_LOGIC;
    signal conv_in_buf_V_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_30_ce0 : STD_LOGIC;
    signal conv_in_buf_V_30_we0 : STD_LOGIC;
    signal conv_in_buf_V_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_31_ce0 : STD_LOGIC;
    signal conv_in_buf_V_31_we0 : STD_LOGIC;
    signal conv_in_buf_V_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_32_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_32_ce0 : STD_LOGIC;
    signal conv_in_buf_V_32_we0 : STD_LOGIC;
    signal conv_in_buf_V_32_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_33_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_33_ce0 : STD_LOGIC;
    signal conv_in_buf_V_33_we0 : STD_LOGIC;
    signal conv_in_buf_V_33_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_34_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_34_ce0 : STD_LOGIC;
    signal conv_in_buf_V_34_we0 : STD_LOGIC;
    signal conv_in_buf_V_34_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_35_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_35_ce0 : STD_LOGIC;
    signal conv_in_buf_V_35_we0 : STD_LOGIC;
    signal conv_in_buf_V_35_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_36_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_36_ce0 : STD_LOGIC;
    signal conv_in_buf_V_36_we0 : STD_LOGIC;
    signal conv_in_buf_V_36_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_37_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_37_ce0 : STD_LOGIC;
    signal conv_in_buf_V_37_we0 : STD_LOGIC;
    signal conv_in_buf_V_37_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_38_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_38_ce0 : STD_LOGIC;
    signal conv_in_buf_V_38_we0 : STD_LOGIC;
    signal conv_in_buf_V_38_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_39_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_39_ce0 : STD_LOGIC;
    signal conv_in_buf_V_39_we0 : STD_LOGIC;
    signal conv_in_buf_V_39_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_40_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_40_ce0 : STD_LOGIC;
    signal conv_in_buf_V_40_we0 : STD_LOGIC;
    signal conv_in_buf_V_40_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_41_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_41_ce0 : STD_LOGIC;
    signal conv_in_buf_V_41_we0 : STD_LOGIC;
    signal conv_in_buf_V_41_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_42_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_42_ce0 : STD_LOGIC;
    signal conv_in_buf_V_42_we0 : STD_LOGIC;
    signal conv_in_buf_V_42_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_43_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_43_ce0 : STD_LOGIC;
    signal conv_in_buf_V_43_we0 : STD_LOGIC;
    signal conv_in_buf_V_43_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_44_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_in_buf_V_44_ce0 : STD_LOGIC;
    signal conv_in_buf_V_44_we0 : STD_LOGIC;
    signal conv_in_buf_V_44_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_V_ce0 : STD_LOGIC;
    signal conv_wt_buf_V_we0 : STD_LOGIC;
    signal conv_wt_buf_V_1_ce0 : STD_LOGIC;
    signal conv_wt_buf_V_1_we0 : STD_LOGIC;
    signal conv_wt_buf_V_2_ce0 : STD_LOGIC;
    signal conv_wt_buf_V_2_we0 : STD_LOGIC;
    signal conv_wt_buf_V_3_ce0 : STD_LOGIC;
    signal conv_wt_buf_V_3_we0 : STD_LOGIC;
    signal conv_wt_buf_V_4_ce0 : STD_LOGIC;
    signal conv_wt_buf_V_4_we0 : STD_LOGIC;
    signal conv_wt_buf_V_5_ce0 : STD_LOGIC;
    signal conv_wt_buf_V_5_we0 : STD_LOGIC;
    signal conv_wt_buf_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_V_6_ce0 : STD_LOGIC;
    signal conv_wt_buf_V_6_we0 : STD_LOGIC;
    signal conv_wt_buf_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_V_6_ce1 : STD_LOGIC;
    signal conv_wt_buf_V_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_V_6_ce2 : STD_LOGIC;
    signal conv_wt_buf_V_6_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_out_buf_V_ce0 : STD_LOGIC;
    signal conv_out_buf_V_we0 : STD_LOGIC;
    signal conv_out_buf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_out_buf_V_1_ce0 : STD_LOGIC;
    signal conv_out_buf_V_1_we0 : STD_LOGIC;
    signal conv_out_buf_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_out_buf_V_2_ce0 : STD_LOGIC;
    signal conv_out_buf_V_2_we0 : STD_LOGIC;
    signal conv_out_buf_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_out_buf_V_3_ce0 : STD_LOGIC;
    signal conv_out_buf_V_3_we0 : STD_LOGIC;
    signal conv_out_buf_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_ap_start : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_ap_idle : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_ap_ready : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_ce0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_we0 : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWVALID : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WVALID : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WLAST : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARVALID : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_RREADY : STD_LOGIC;
    signal grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_BREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_ap_start : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_ap_idle : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_ap_ready : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_479_kernel_group : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_515_ap_start : STD_LOGIC;
    signal grp_conv_7x7_fu_515_ap_done : STD_LOGIC;
    signal grp_conv_7x7_fu_515_ap_idle : STD_LOGIC;
    signal grp_conv_7x7_fu_515_ap_ready : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_7x7_fu_515_Y_buf_0_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_0_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_515_Y_buf_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_7x7_fu_515_Y_buf_1_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_1_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_515_Y_buf_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_7x7_fu_515_Y_buf_2_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_2_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_515_Y_buf_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_7x7_fu_515_Y_buf_3_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_3_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_Y_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_0_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_1_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_2_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_3_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_4_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_5_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_6_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_7_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_8_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_9_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_10_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_11_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_12_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_13_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_14_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_15_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_16_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_17_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_18_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_19_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_20_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_21_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_22_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_23_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_24_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_25_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_26_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_27_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_28_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_29_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_30_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_31_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_32_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_32_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_33_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_33_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_34_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_34_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_35_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_35_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_36_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_36_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_37_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_37_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_38_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_38_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_39_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_39_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_40_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_40_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_41_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_41_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_42_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_42_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_43_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_43_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_X_buf_44_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_7x7_fu_515_X_buf_44_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_W_buf_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_515_W_buf_6_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_W_buf_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_515_W_buf_6_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_515_W_buf_6_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_515_W_buf_6_ce2 : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_ap_start : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_ap_idle : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_ap_ready : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWVALID : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WVALID : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WLAST : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARVALID : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_RREADY : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_BREADY : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_ce0 : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_ce0 : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_ce0 : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_ce0 : STD_LOGIC;
    signal grp_store_output_tile_to_DRAM_fu_573_kernel_group : STD_LOGIC_VECTOR (3 downto 0);
    signal fm_AWVALID : STD_LOGIC;
    signal fm_AWREADY : STD_LOGIC;
    signal fm_WVALID : STD_LOGIC;
    signal fm_WREADY : STD_LOGIC;
    signal fm_ARVALID : STD_LOGIC;
    signal fm_ARREADY : STD_LOGIC;
    signal fm_RVALID : STD_LOGIC;
    signal fm_RREADY : STD_LOGIC;
    signal fm_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal fm_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal fm_BVALID : STD_LOGIC;
    signal fm_BREADY : STD_LOGIC;
    signal wt_AWREADY : STD_LOGIC;
    signal wt_WREADY : STD_LOGIC;
    signal wt_ARVALID : STD_LOGIC;
    signal wt_ARREADY : STD_LOGIC;
    signal wt_RVALID : STD_LOGIC;
    signal wt_RREADY : STD_LOGIC;
    signal wt_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal wt_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal wt_BVALID : STD_LOGIC;
    signal tj_reg_413 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln52_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln55_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_479_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_conv_7x7_fu_515_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal grp_store_output_tile_to_DRAM_fu_573_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ti_fu_126 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv_bias_buf_V_64_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_V_65_fu_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_V_66_fu_138 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_V_67_fu_142 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (67 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component tiled_conv_load_input_tile_block_from_DRAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_fm_buf_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_0_ce0 : OUT STD_LOGIC;
        in_fm_buf_0_we0 : OUT STD_LOGIC;
        in_fm_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_1_ce0 : OUT STD_LOGIC;
        in_fm_buf_1_we0 : OUT STD_LOGIC;
        in_fm_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_2_ce0 : OUT STD_LOGIC;
        in_fm_buf_2_we0 : OUT STD_LOGIC;
        in_fm_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_3_ce0 : OUT STD_LOGIC;
        in_fm_buf_3_we0 : OUT STD_LOGIC;
        in_fm_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_4_ce0 : OUT STD_LOGIC;
        in_fm_buf_4_we0 : OUT STD_LOGIC;
        in_fm_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_5_ce0 : OUT STD_LOGIC;
        in_fm_buf_5_we0 : OUT STD_LOGIC;
        in_fm_buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_6_ce0 : OUT STD_LOGIC;
        in_fm_buf_6_we0 : OUT STD_LOGIC;
        in_fm_buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_7_ce0 : OUT STD_LOGIC;
        in_fm_buf_7_we0 : OUT STD_LOGIC;
        in_fm_buf_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_8_ce0 : OUT STD_LOGIC;
        in_fm_buf_8_we0 : OUT STD_LOGIC;
        in_fm_buf_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_9_ce0 : OUT STD_LOGIC;
        in_fm_buf_9_we0 : OUT STD_LOGIC;
        in_fm_buf_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_10_ce0 : OUT STD_LOGIC;
        in_fm_buf_10_we0 : OUT STD_LOGIC;
        in_fm_buf_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_11_ce0 : OUT STD_LOGIC;
        in_fm_buf_11_we0 : OUT STD_LOGIC;
        in_fm_buf_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_12_ce0 : OUT STD_LOGIC;
        in_fm_buf_12_we0 : OUT STD_LOGIC;
        in_fm_buf_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_13_ce0 : OUT STD_LOGIC;
        in_fm_buf_13_we0 : OUT STD_LOGIC;
        in_fm_buf_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_14_ce0 : OUT STD_LOGIC;
        in_fm_buf_14_we0 : OUT STD_LOGIC;
        in_fm_buf_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_15_ce0 : OUT STD_LOGIC;
        in_fm_buf_15_we0 : OUT STD_LOGIC;
        in_fm_buf_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_16_ce0 : OUT STD_LOGIC;
        in_fm_buf_16_we0 : OUT STD_LOGIC;
        in_fm_buf_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_17_ce0 : OUT STD_LOGIC;
        in_fm_buf_17_we0 : OUT STD_LOGIC;
        in_fm_buf_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_18_ce0 : OUT STD_LOGIC;
        in_fm_buf_18_we0 : OUT STD_LOGIC;
        in_fm_buf_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_19_ce0 : OUT STD_LOGIC;
        in_fm_buf_19_we0 : OUT STD_LOGIC;
        in_fm_buf_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_20_ce0 : OUT STD_LOGIC;
        in_fm_buf_20_we0 : OUT STD_LOGIC;
        in_fm_buf_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_21_ce0 : OUT STD_LOGIC;
        in_fm_buf_21_we0 : OUT STD_LOGIC;
        in_fm_buf_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_22_ce0 : OUT STD_LOGIC;
        in_fm_buf_22_we0 : OUT STD_LOGIC;
        in_fm_buf_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_23_ce0 : OUT STD_LOGIC;
        in_fm_buf_23_we0 : OUT STD_LOGIC;
        in_fm_buf_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_24_ce0 : OUT STD_LOGIC;
        in_fm_buf_24_we0 : OUT STD_LOGIC;
        in_fm_buf_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_25_ce0 : OUT STD_LOGIC;
        in_fm_buf_25_we0 : OUT STD_LOGIC;
        in_fm_buf_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_26_ce0 : OUT STD_LOGIC;
        in_fm_buf_26_we0 : OUT STD_LOGIC;
        in_fm_buf_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_27_ce0 : OUT STD_LOGIC;
        in_fm_buf_27_we0 : OUT STD_LOGIC;
        in_fm_buf_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_28_ce0 : OUT STD_LOGIC;
        in_fm_buf_28_we0 : OUT STD_LOGIC;
        in_fm_buf_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_29_ce0 : OUT STD_LOGIC;
        in_fm_buf_29_we0 : OUT STD_LOGIC;
        in_fm_buf_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_30_ce0 : OUT STD_LOGIC;
        in_fm_buf_30_we0 : OUT STD_LOGIC;
        in_fm_buf_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_31_ce0 : OUT STD_LOGIC;
        in_fm_buf_31_we0 : OUT STD_LOGIC;
        in_fm_buf_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_32_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_32_ce0 : OUT STD_LOGIC;
        in_fm_buf_32_we0 : OUT STD_LOGIC;
        in_fm_buf_32_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_33_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_33_ce0 : OUT STD_LOGIC;
        in_fm_buf_33_we0 : OUT STD_LOGIC;
        in_fm_buf_33_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_34_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_34_ce0 : OUT STD_LOGIC;
        in_fm_buf_34_we0 : OUT STD_LOGIC;
        in_fm_buf_34_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_35_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_35_ce0 : OUT STD_LOGIC;
        in_fm_buf_35_we0 : OUT STD_LOGIC;
        in_fm_buf_35_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_36_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_36_ce0 : OUT STD_LOGIC;
        in_fm_buf_36_we0 : OUT STD_LOGIC;
        in_fm_buf_36_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_37_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_37_ce0 : OUT STD_LOGIC;
        in_fm_buf_37_we0 : OUT STD_LOGIC;
        in_fm_buf_37_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_38_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_38_ce0 : OUT STD_LOGIC;
        in_fm_buf_38_we0 : OUT STD_LOGIC;
        in_fm_buf_38_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_39_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_39_ce0 : OUT STD_LOGIC;
        in_fm_buf_39_we0 : OUT STD_LOGIC;
        in_fm_buf_39_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_40_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_40_ce0 : OUT STD_LOGIC;
        in_fm_buf_40_we0 : OUT STD_LOGIC;
        in_fm_buf_40_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_41_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_41_ce0 : OUT STD_LOGIC;
        in_fm_buf_41_we0 : OUT STD_LOGIC;
        in_fm_buf_41_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_42_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_42_ce0 : OUT STD_LOGIC;
        in_fm_buf_42_we0 : OUT STD_LOGIC;
        in_fm_buf_42_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_43_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_43_ce0 : OUT STD_LOGIC;
        in_fm_buf_43_we0 : OUT STD_LOGIC;
        in_fm_buf_43_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_44_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_44_ce0 : OUT STD_LOGIC;
        in_fm_buf_44_we0 : OUT STD_LOGIC;
        in_fm_buf_44_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_fm_buf_45_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_fm_buf_45_ce0 : OUT STD_LOGIC;
        in_fm_buf_45_we0 : OUT STD_LOGIC;
        in_fm_buf_45_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_AWVALID : OUT STD_LOGIC;
        m_axi_fm_AWREADY : IN STD_LOGIC;
        m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WVALID : OUT STD_LOGIC;
        m_axi_fm_WREADY : IN STD_LOGIC;
        m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_WLAST : OUT STD_LOGIC;
        m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARVALID : OUT STD_LOGIC;
        m_axi_fm_ARREADY : IN STD_LOGIC;
        m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RVALID : IN STD_LOGIC;
        m_axi_fm_RREADY : OUT STD_LOGIC;
        m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_RLAST : IN STD_LOGIC;
        m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BVALID : IN STD_LOGIC;
        m_axi_fm_BREADY : OUT STD_LOGIC;
        m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_fm : IN STD_LOGIC_VECTOR (63 downto 0);
        ti : IN STD_LOGIC_VECTOR (4 downto 0);
        tj : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component tiled_conv_load_layer_params_from_DRAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_buf_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_0_ce0 : OUT STD_LOGIC;
        weight_buf_0_we0 : OUT STD_LOGIC;
        weight_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_1_ce0 : OUT STD_LOGIC;
        weight_buf_1_we0 : OUT STD_LOGIC;
        weight_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_2_ce0 : OUT STD_LOGIC;
        weight_buf_2_we0 : OUT STD_LOGIC;
        weight_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_3_ce0 : OUT STD_LOGIC;
        weight_buf_3_we0 : OUT STD_LOGIC;
        weight_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_4_ce0 : OUT STD_LOGIC;
        weight_buf_4_we0 : OUT STD_LOGIC;
        weight_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_5_ce0 : OUT STD_LOGIC;
        weight_buf_5_we0 : OUT STD_LOGIC;
        weight_buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_6_ce0 : OUT STD_LOGIC;
        weight_buf_6_we0 : OUT STD_LOGIC;
        weight_buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weights : IN STD_LOGIC_VECTOR (63 downto 0);
        bias : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_group : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_7x7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Y_buf_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Y_buf_0_ce0 : OUT STD_LOGIC;
        Y_buf_0_we0 : OUT STD_LOGIC;
        Y_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_buf_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Y_buf_1_ce0 : OUT STD_LOGIC;
        Y_buf_1_we0 : OUT STD_LOGIC;
        Y_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_buf_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Y_buf_2_ce0 : OUT STD_LOGIC;
        Y_buf_2_we0 : OUT STD_LOGIC;
        Y_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_buf_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Y_buf_3_ce0 : OUT STD_LOGIC;
        Y_buf_3_we0 : OUT STD_LOGIC;
        Y_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        X_buf_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_0_ce0 : OUT STD_LOGIC;
        X_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_1_ce0 : OUT STD_LOGIC;
        X_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_2_ce0 : OUT STD_LOGIC;
        X_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_3_ce0 : OUT STD_LOGIC;
        X_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_4_ce0 : OUT STD_LOGIC;
        X_buf_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_5_ce0 : OUT STD_LOGIC;
        X_buf_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_6_ce0 : OUT STD_LOGIC;
        X_buf_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_7_ce0 : OUT STD_LOGIC;
        X_buf_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_8_ce0 : OUT STD_LOGIC;
        X_buf_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_9_ce0 : OUT STD_LOGIC;
        X_buf_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_10_ce0 : OUT STD_LOGIC;
        X_buf_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_11_ce0 : OUT STD_LOGIC;
        X_buf_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_12_ce0 : OUT STD_LOGIC;
        X_buf_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_13_ce0 : OUT STD_LOGIC;
        X_buf_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_14_ce0 : OUT STD_LOGIC;
        X_buf_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_15_ce0 : OUT STD_LOGIC;
        X_buf_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_16_ce0 : OUT STD_LOGIC;
        X_buf_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_17_ce0 : OUT STD_LOGIC;
        X_buf_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_18_ce0 : OUT STD_LOGIC;
        X_buf_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_19_ce0 : OUT STD_LOGIC;
        X_buf_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_20_ce0 : OUT STD_LOGIC;
        X_buf_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_21_ce0 : OUT STD_LOGIC;
        X_buf_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_22_ce0 : OUT STD_LOGIC;
        X_buf_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_23_ce0 : OUT STD_LOGIC;
        X_buf_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_24_ce0 : OUT STD_LOGIC;
        X_buf_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_25_ce0 : OUT STD_LOGIC;
        X_buf_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_26_ce0 : OUT STD_LOGIC;
        X_buf_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_27_ce0 : OUT STD_LOGIC;
        X_buf_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_28_ce0 : OUT STD_LOGIC;
        X_buf_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_29_ce0 : OUT STD_LOGIC;
        X_buf_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_30_ce0 : OUT STD_LOGIC;
        X_buf_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_31_ce0 : OUT STD_LOGIC;
        X_buf_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_32_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_32_ce0 : OUT STD_LOGIC;
        X_buf_32_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_33_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_33_ce0 : OUT STD_LOGIC;
        X_buf_33_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_34_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_34_ce0 : OUT STD_LOGIC;
        X_buf_34_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_35_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_35_ce0 : OUT STD_LOGIC;
        X_buf_35_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_36_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_36_ce0 : OUT STD_LOGIC;
        X_buf_36_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_37_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_37_ce0 : OUT STD_LOGIC;
        X_buf_37_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_38_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_38_ce0 : OUT STD_LOGIC;
        X_buf_38_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_39_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_39_ce0 : OUT STD_LOGIC;
        X_buf_39_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_40_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_40_ce0 : OUT STD_LOGIC;
        X_buf_40_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_41_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_41_ce0 : OUT STD_LOGIC;
        X_buf_41_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_42_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_42_ce0 : OUT STD_LOGIC;
        X_buf_42_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_43_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_43_ce0 : OUT STD_LOGIC;
        X_buf_43_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_44_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_buf_44_ce0 : OUT STD_LOGIC;
        X_buf_44_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_6_ce0 : OUT STD_LOGIC;
        W_buf_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_6_ce1 : OUT STD_LOGIC;
        W_buf_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_6_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_6_ce2 : OUT STD_LOGIC;
        W_buf_6_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_store_output_tile_to_DRAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fm_AWVALID : OUT STD_LOGIC;
        m_axi_fm_AWREADY : IN STD_LOGIC;
        m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WVALID : OUT STD_LOGIC;
        m_axi_fm_WREADY : IN STD_LOGIC;
        m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_WLAST : OUT STD_LOGIC;
        m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARVALID : OUT STD_LOGIC;
        m_axi_fm_ARREADY : IN STD_LOGIC;
        m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RVALID : IN STD_LOGIC;
        m_axi_fm_RREADY : OUT STD_LOGIC;
        m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_RLAST : IN STD_LOGIC;
        m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BVALID : IN STD_LOGIC;
        m_axi_fm_BREADY : OUT STD_LOGIC;
        m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_fm : IN STD_LOGIC_VECTOR (63 downto 0);
        out_fm_buf_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        out_fm_buf_0_ce0 : OUT STD_LOGIC;
        out_fm_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_fm_buf_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        out_fm_buf_1_ce0 : OUT STD_LOGIC;
        out_fm_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_fm_buf_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        out_fm_buf_2_ce0 : OUT STD_LOGIC;
        out_fm_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_fm_buf_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        out_fm_buf_3_ce0 : OUT STD_LOGIC;
        out_fm_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ti : IN STD_LOGIC_VECTOR (4 downto 0);
        tj : IN STD_LOGIC_VECTOR (4 downto 0);
        kernel_group : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_in_buf_45_RAM_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_wt_buf_V_6_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address2 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component tiled_conv_fm_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component tiled_conv_wt_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    conv_in_buf_V_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_address0,
        ce0 => conv_in_buf_V_ce0,
        we0 => conv_in_buf_V_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_d0,
        q0 => conv_in_buf_V_q0);

    conv_in_buf_V_1_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_1_address0,
        ce0 => conv_in_buf_V_1_ce0,
        we0 => conv_in_buf_V_1_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_d0,
        q0 => conv_in_buf_V_1_q0);

    conv_in_buf_V_2_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_2_address0,
        ce0 => conv_in_buf_V_2_ce0,
        we0 => conv_in_buf_V_2_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_d0,
        q0 => conv_in_buf_V_2_q0);

    conv_in_buf_V_3_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_3_address0,
        ce0 => conv_in_buf_V_3_ce0,
        we0 => conv_in_buf_V_3_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_d0,
        q0 => conv_in_buf_V_3_q0);

    conv_in_buf_V_4_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_4_address0,
        ce0 => conv_in_buf_V_4_ce0,
        we0 => conv_in_buf_V_4_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_d0,
        q0 => conv_in_buf_V_4_q0);

    conv_in_buf_V_5_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_5_address0,
        ce0 => conv_in_buf_V_5_ce0,
        we0 => conv_in_buf_V_5_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_d0,
        q0 => conv_in_buf_V_5_q0);

    conv_in_buf_V_6_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_6_address0,
        ce0 => conv_in_buf_V_6_ce0,
        we0 => conv_in_buf_V_6_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_d0,
        q0 => conv_in_buf_V_6_q0);

    conv_in_buf_V_7_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_7_address0,
        ce0 => conv_in_buf_V_7_ce0,
        we0 => conv_in_buf_V_7_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_d0,
        q0 => conv_in_buf_V_7_q0);

    conv_in_buf_V_8_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_8_address0,
        ce0 => conv_in_buf_V_8_ce0,
        we0 => conv_in_buf_V_8_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_d0,
        q0 => conv_in_buf_V_8_q0);

    conv_in_buf_V_9_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_9_address0,
        ce0 => conv_in_buf_V_9_ce0,
        we0 => conv_in_buf_V_9_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_d0,
        q0 => conv_in_buf_V_9_q0);

    conv_in_buf_V_10_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_10_address0,
        ce0 => conv_in_buf_V_10_ce0,
        we0 => conv_in_buf_V_10_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_d0,
        q0 => conv_in_buf_V_10_q0);

    conv_in_buf_V_11_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_11_address0,
        ce0 => conv_in_buf_V_11_ce0,
        we0 => conv_in_buf_V_11_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_d0,
        q0 => conv_in_buf_V_11_q0);

    conv_in_buf_V_12_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_12_address0,
        ce0 => conv_in_buf_V_12_ce0,
        we0 => conv_in_buf_V_12_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_d0,
        q0 => conv_in_buf_V_12_q0);

    conv_in_buf_V_13_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_13_address0,
        ce0 => conv_in_buf_V_13_ce0,
        we0 => conv_in_buf_V_13_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_d0,
        q0 => conv_in_buf_V_13_q0);

    conv_in_buf_V_14_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_14_address0,
        ce0 => conv_in_buf_V_14_ce0,
        we0 => conv_in_buf_V_14_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_d0,
        q0 => conv_in_buf_V_14_q0);

    conv_in_buf_V_15_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_15_address0,
        ce0 => conv_in_buf_V_15_ce0,
        we0 => conv_in_buf_V_15_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_d0,
        q0 => conv_in_buf_V_15_q0);

    conv_in_buf_V_16_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_16_address0,
        ce0 => conv_in_buf_V_16_ce0,
        we0 => conv_in_buf_V_16_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_d0,
        q0 => conv_in_buf_V_16_q0);

    conv_in_buf_V_17_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_17_address0,
        ce0 => conv_in_buf_V_17_ce0,
        we0 => conv_in_buf_V_17_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_d0,
        q0 => conv_in_buf_V_17_q0);

    conv_in_buf_V_18_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_18_address0,
        ce0 => conv_in_buf_V_18_ce0,
        we0 => conv_in_buf_V_18_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_d0,
        q0 => conv_in_buf_V_18_q0);

    conv_in_buf_V_19_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_19_address0,
        ce0 => conv_in_buf_V_19_ce0,
        we0 => conv_in_buf_V_19_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_d0,
        q0 => conv_in_buf_V_19_q0);

    conv_in_buf_V_20_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_20_address0,
        ce0 => conv_in_buf_V_20_ce0,
        we0 => conv_in_buf_V_20_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_d0,
        q0 => conv_in_buf_V_20_q0);

    conv_in_buf_V_21_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_21_address0,
        ce0 => conv_in_buf_V_21_ce0,
        we0 => conv_in_buf_V_21_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_d0,
        q0 => conv_in_buf_V_21_q0);

    conv_in_buf_V_22_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_22_address0,
        ce0 => conv_in_buf_V_22_ce0,
        we0 => conv_in_buf_V_22_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_d0,
        q0 => conv_in_buf_V_22_q0);

    conv_in_buf_V_23_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_23_address0,
        ce0 => conv_in_buf_V_23_ce0,
        we0 => conv_in_buf_V_23_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_d0,
        q0 => conv_in_buf_V_23_q0);

    conv_in_buf_V_24_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_24_address0,
        ce0 => conv_in_buf_V_24_ce0,
        we0 => conv_in_buf_V_24_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_d0,
        q0 => conv_in_buf_V_24_q0);

    conv_in_buf_V_25_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_25_address0,
        ce0 => conv_in_buf_V_25_ce0,
        we0 => conv_in_buf_V_25_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_d0,
        q0 => conv_in_buf_V_25_q0);

    conv_in_buf_V_26_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_26_address0,
        ce0 => conv_in_buf_V_26_ce0,
        we0 => conv_in_buf_V_26_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_d0,
        q0 => conv_in_buf_V_26_q0);

    conv_in_buf_V_27_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_27_address0,
        ce0 => conv_in_buf_V_27_ce0,
        we0 => conv_in_buf_V_27_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_d0,
        q0 => conv_in_buf_V_27_q0);

    conv_in_buf_V_28_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_28_address0,
        ce0 => conv_in_buf_V_28_ce0,
        we0 => conv_in_buf_V_28_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_d0,
        q0 => conv_in_buf_V_28_q0);

    conv_in_buf_V_29_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_29_address0,
        ce0 => conv_in_buf_V_29_ce0,
        we0 => conv_in_buf_V_29_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_d0,
        q0 => conv_in_buf_V_29_q0);

    conv_in_buf_V_30_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_30_address0,
        ce0 => conv_in_buf_V_30_ce0,
        we0 => conv_in_buf_V_30_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_d0,
        q0 => conv_in_buf_V_30_q0);

    conv_in_buf_V_31_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_31_address0,
        ce0 => conv_in_buf_V_31_ce0,
        we0 => conv_in_buf_V_31_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_d0,
        q0 => conv_in_buf_V_31_q0);

    conv_in_buf_V_32_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_32_address0,
        ce0 => conv_in_buf_V_32_ce0,
        we0 => conv_in_buf_V_32_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_d0,
        q0 => conv_in_buf_V_32_q0);

    conv_in_buf_V_33_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_33_address0,
        ce0 => conv_in_buf_V_33_ce0,
        we0 => conv_in_buf_V_33_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_d0,
        q0 => conv_in_buf_V_33_q0);

    conv_in_buf_V_34_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_34_address0,
        ce0 => conv_in_buf_V_34_ce0,
        we0 => conv_in_buf_V_34_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_d0,
        q0 => conv_in_buf_V_34_q0);

    conv_in_buf_V_35_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_35_address0,
        ce0 => conv_in_buf_V_35_ce0,
        we0 => conv_in_buf_V_35_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_d0,
        q0 => conv_in_buf_V_35_q0);

    conv_in_buf_V_36_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_36_address0,
        ce0 => conv_in_buf_V_36_ce0,
        we0 => conv_in_buf_V_36_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_d0,
        q0 => conv_in_buf_V_36_q0);

    conv_in_buf_V_37_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_37_address0,
        ce0 => conv_in_buf_V_37_ce0,
        we0 => conv_in_buf_V_37_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_d0,
        q0 => conv_in_buf_V_37_q0);

    conv_in_buf_V_38_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_38_address0,
        ce0 => conv_in_buf_V_38_ce0,
        we0 => conv_in_buf_V_38_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_d0,
        q0 => conv_in_buf_V_38_q0);

    conv_in_buf_V_39_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_39_address0,
        ce0 => conv_in_buf_V_39_ce0,
        we0 => conv_in_buf_V_39_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_d0,
        q0 => conv_in_buf_V_39_q0);

    conv_in_buf_V_40_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_40_address0,
        ce0 => conv_in_buf_V_40_ce0,
        we0 => conv_in_buf_V_40_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_d0,
        q0 => conv_in_buf_V_40_q0);

    conv_in_buf_V_41_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_41_address0,
        ce0 => conv_in_buf_V_41_ce0,
        we0 => conv_in_buf_V_41_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_d0,
        q0 => conv_in_buf_V_41_q0);

    conv_in_buf_V_42_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_42_address0,
        ce0 => conv_in_buf_V_42_ce0,
        we0 => conv_in_buf_V_42_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_d0,
        q0 => conv_in_buf_V_42_q0);

    conv_in_buf_V_43_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_43_address0,
        ce0 => conv_in_buf_V_43_ce0,
        we0 => conv_in_buf_V_43_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_d0,
        q0 => conv_in_buf_V_43_q0);

    conv_in_buf_V_44_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_44_address0,
        ce0 => conv_in_buf_V_44_ce0,
        we0 => conv_in_buf_V_44_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_d0,
        q0 => conv_in_buf_V_44_q0);

    conv_in_buf_45_U : component tiled_conv_conv_in_buf_45_RAM_AUTO_0R0W
    generic map (
        DataWidth => 16,
        AddressRange => 156,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_address0,
        ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_ce0,
        we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_we0,
        d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_d0);

    conv_wt_buf_V_U : component tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_address0,
        ce0 => conv_wt_buf_V_ce0,
        we0 => conv_wt_buf_V_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_d0);

    conv_wt_buf_V_1_U : component tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_address0,
        ce0 => conv_wt_buf_V_1_ce0,
        we0 => conv_wt_buf_V_1_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_d0);

    conv_wt_buf_V_2_U : component tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_address0,
        ce0 => conv_wt_buf_V_2_ce0,
        we0 => conv_wt_buf_V_2_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_d0);

    conv_wt_buf_V_3_U : component tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_address0,
        ce0 => conv_wt_buf_V_3_ce0,
        we0 => conv_wt_buf_V_3_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_d0);

    conv_wt_buf_V_4_U : component tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_address0,
        ce0 => conv_wt_buf_V_4_ce0,
        we0 => conv_wt_buf_V_4_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_d0);

    conv_wt_buf_V_5_U : component tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_address0,
        ce0 => conv_wt_buf_V_5_ce0,
        we0 => conv_wt_buf_V_5_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_d0);

    conv_wt_buf_V_6_U : component tiled_conv_conv_wt_buf_V_6_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_V_6_address0,
        ce0 => conv_wt_buf_V_6_ce0,
        we0 => conv_wt_buf_V_6_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_d0,
        q0 => conv_wt_buf_V_6_q0,
        address1 => grp_conv_7x7_fu_515_W_buf_6_address1,
        ce1 => conv_wt_buf_V_6_ce1,
        q1 => conv_wt_buf_V_6_q1,
        address2 => grp_conv_7x7_fu_515_W_buf_6_address2,
        ce2 => conv_wt_buf_V_6_ce2,
        q2 => conv_wt_buf_V_6_q2);

    conv_out_buf_V_U : component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 460,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_address0,
        ce0 => conv_out_buf_V_ce0,
        we0 => conv_out_buf_V_we0,
        d0 => conv_out_buf_V_d0,
        q0 => conv_out_buf_V_q0);

    conv_out_buf_V_1_U : component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 460,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_1_address0,
        ce0 => conv_out_buf_V_1_ce0,
        we0 => conv_out_buf_V_1_we0,
        d0 => grp_conv_7x7_fu_515_Y_buf_1_d0,
        q0 => conv_out_buf_V_1_q0);

    conv_out_buf_V_2_U : component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 460,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_2_address0,
        ce0 => conv_out_buf_V_2_ce0,
        we0 => conv_out_buf_V_2_we0,
        d0 => grp_conv_7x7_fu_515_Y_buf_2_d0,
        q0 => conv_out_buf_V_2_q0);

    conv_out_buf_V_3_U : component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 460,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_3_address0,
        ce0 => conv_out_buf_V_3_ce0,
        we0 => conv_out_buf_V_3_we0,
        d0 => grp_conv_7x7_fu_515_Y_buf_3_d0,
        q0 => conv_out_buf_V_3_q0);

    grp_load_input_tile_block_from_DRAM_fu_424 : component tiled_conv_load_input_tile_block_from_DRAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_input_tile_block_from_DRAM_fu_424_ap_start,
        ap_done => grp_load_input_tile_block_from_DRAM_fu_424_ap_done,
        ap_idle => grp_load_input_tile_block_from_DRAM_fu_424_ap_idle,
        ap_ready => grp_load_input_tile_block_from_DRAM_fu_424_ap_ready,
        in_fm_buf_0_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_address0,
        in_fm_buf_0_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_ce0,
        in_fm_buf_0_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_we0,
        in_fm_buf_0_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_d0,
        in_fm_buf_1_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_address0,
        in_fm_buf_1_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_ce0,
        in_fm_buf_1_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_we0,
        in_fm_buf_1_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_d0,
        in_fm_buf_2_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_address0,
        in_fm_buf_2_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_ce0,
        in_fm_buf_2_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_we0,
        in_fm_buf_2_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_d0,
        in_fm_buf_3_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_address0,
        in_fm_buf_3_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_ce0,
        in_fm_buf_3_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_we0,
        in_fm_buf_3_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_d0,
        in_fm_buf_4_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_address0,
        in_fm_buf_4_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_ce0,
        in_fm_buf_4_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_we0,
        in_fm_buf_4_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_d0,
        in_fm_buf_5_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_address0,
        in_fm_buf_5_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_ce0,
        in_fm_buf_5_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_we0,
        in_fm_buf_5_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_d0,
        in_fm_buf_6_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_address0,
        in_fm_buf_6_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_ce0,
        in_fm_buf_6_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_we0,
        in_fm_buf_6_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_d0,
        in_fm_buf_7_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_address0,
        in_fm_buf_7_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_ce0,
        in_fm_buf_7_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_we0,
        in_fm_buf_7_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_d0,
        in_fm_buf_8_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_address0,
        in_fm_buf_8_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_ce0,
        in_fm_buf_8_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_we0,
        in_fm_buf_8_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_d0,
        in_fm_buf_9_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_address0,
        in_fm_buf_9_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_ce0,
        in_fm_buf_9_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_we0,
        in_fm_buf_9_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_d0,
        in_fm_buf_10_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_address0,
        in_fm_buf_10_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_ce0,
        in_fm_buf_10_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_we0,
        in_fm_buf_10_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_d0,
        in_fm_buf_11_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_address0,
        in_fm_buf_11_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_ce0,
        in_fm_buf_11_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_we0,
        in_fm_buf_11_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_d0,
        in_fm_buf_12_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_address0,
        in_fm_buf_12_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_ce0,
        in_fm_buf_12_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_we0,
        in_fm_buf_12_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_d0,
        in_fm_buf_13_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_address0,
        in_fm_buf_13_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_ce0,
        in_fm_buf_13_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_we0,
        in_fm_buf_13_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_d0,
        in_fm_buf_14_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_address0,
        in_fm_buf_14_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_ce0,
        in_fm_buf_14_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_we0,
        in_fm_buf_14_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_d0,
        in_fm_buf_15_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_address0,
        in_fm_buf_15_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_ce0,
        in_fm_buf_15_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_we0,
        in_fm_buf_15_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_d0,
        in_fm_buf_16_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_address0,
        in_fm_buf_16_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_ce0,
        in_fm_buf_16_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_we0,
        in_fm_buf_16_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_d0,
        in_fm_buf_17_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_address0,
        in_fm_buf_17_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_ce0,
        in_fm_buf_17_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_we0,
        in_fm_buf_17_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_d0,
        in_fm_buf_18_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_address0,
        in_fm_buf_18_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_ce0,
        in_fm_buf_18_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_we0,
        in_fm_buf_18_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_d0,
        in_fm_buf_19_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_address0,
        in_fm_buf_19_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_ce0,
        in_fm_buf_19_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_we0,
        in_fm_buf_19_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_d0,
        in_fm_buf_20_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_address0,
        in_fm_buf_20_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_ce0,
        in_fm_buf_20_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_we0,
        in_fm_buf_20_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_d0,
        in_fm_buf_21_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_address0,
        in_fm_buf_21_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_ce0,
        in_fm_buf_21_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_we0,
        in_fm_buf_21_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_d0,
        in_fm_buf_22_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_address0,
        in_fm_buf_22_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_ce0,
        in_fm_buf_22_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_we0,
        in_fm_buf_22_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_d0,
        in_fm_buf_23_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_address0,
        in_fm_buf_23_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_ce0,
        in_fm_buf_23_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_we0,
        in_fm_buf_23_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_d0,
        in_fm_buf_24_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_address0,
        in_fm_buf_24_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_ce0,
        in_fm_buf_24_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_we0,
        in_fm_buf_24_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_d0,
        in_fm_buf_25_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_address0,
        in_fm_buf_25_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_ce0,
        in_fm_buf_25_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_we0,
        in_fm_buf_25_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_d0,
        in_fm_buf_26_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_address0,
        in_fm_buf_26_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_ce0,
        in_fm_buf_26_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_we0,
        in_fm_buf_26_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_d0,
        in_fm_buf_27_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_address0,
        in_fm_buf_27_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_ce0,
        in_fm_buf_27_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_we0,
        in_fm_buf_27_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_d0,
        in_fm_buf_28_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_address0,
        in_fm_buf_28_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_ce0,
        in_fm_buf_28_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_we0,
        in_fm_buf_28_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_d0,
        in_fm_buf_29_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_address0,
        in_fm_buf_29_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_ce0,
        in_fm_buf_29_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_we0,
        in_fm_buf_29_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_d0,
        in_fm_buf_30_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_address0,
        in_fm_buf_30_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_ce0,
        in_fm_buf_30_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_we0,
        in_fm_buf_30_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_d0,
        in_fm_buf_31_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_address0,
        in_fm_buf_31_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_ce0,
        in_fm_buf_31_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_we0,
        in_fm_buf_31_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_d0,
        in_fm_buf_32_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_address0,
        in_fm_buf_32_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_ce0,
        in_fm_buf_32_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_we0,
        in_fm_buf_32_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_d0,
        in_fm_buf_33_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_address0,
        in_fm_buf_33_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_ce0,
        in_fm_buf_33_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_we0,
        in_fm_buf_33_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_d0,
        in_fm_buf_34_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_address0,
        in_fm_buf_34_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_ce0,
        in_fm_buf_34_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_we0,
        in_fm_buf_34_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_d0,
        in_fm_buf_35_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_address0,
        in_fm_buf_35_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_ce0,
        in_fm_buf_35_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_we0,
        in_fm_buf_35_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_d0,
        in_fm_buf_36_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_address0,
        in_fm_buf_36_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_ce0,
        in_fm_buf_36_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_we0,
        in_fm_buf_36_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_d0,
        in_fm_buf_37_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_address0,
        in_fm_buf_37_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_ce0,
        in_fm_buf_37_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_we0,
        in_fm_buf_37_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_d0,
        in_fm_buf_38_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_address0,
        in_fm_buf_38_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_ce0,
        in_fm_buf_38_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_we0,
        in_fm_buf_38_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_d0,
        in_fm_buf_39_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_address0,
        in_fm_buf_39_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_ce0,
        in_fm_buf_39_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_we0,
        in_fm_buf_39_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_d0,
        in_fm_buf_40_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_address0,
        in_fm_buf_40_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_ce0,
        in_fm_buf_40_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_we0,
        in_fm_buf_40_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_d0,
        in_fm_buf_41_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_address0,
        in_fm_buf_41_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_ce0,
        in_fm_buf_41_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_we0,
        in_fm_buf_41_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_d0,
        in_fm_buf_42_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_address0,
        in_fm_buf_42_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_ce0,
        in_fm_buf_42_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_we0,
        in_fm_buf_42_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_d0,
        in_fm_buf_43_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_address0,
        in_fm_buf_43_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_ce0,
        in_fm_buf_43_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_we0,
        in_fm_buf_43_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_d0,
        in_fm_buf_44_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_address0,
        in_fm_buf_44_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_ce0,
        in_fm_buf_44_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_we0,
        in_fm_buf_44_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_d0,
        in_fm_buf_45_address0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_address0,
        in_fm_buf_45_ce0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_ce0,
        in_fm_buf_45_we0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_we0,
        in_fm_buf_45_d0 => grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_d0,
        m_axi_fm_AWVALID => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWVALID,
        m_axi_fm_AWREADY => ap_const_logic_0,
        m_axi_fm_AWADDR => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWADDR,
        m_axi_fm_AWID => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWID,
        m_axi_fm_AWLEN => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWPROT,
        m_axi_fm_AWQOS => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWQOS,
        m_axi_fm_AWREGION => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWREGION,
        m_axi_fm_AWUSER => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWUSER,
        m_axi_fm_WVALID => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WVALID,
        m_axi_fm_WREADY => ap_const_logic_0,
        m_axi_fm_WDATA => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WDATA,
        m_axi_fm_WSTRB => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WSTRB,
        m_axi_fm_WLAST => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WLAST,
        m_axi_fm_WID => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WID,
        m_axi_fm_WUSER => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WUSER,
        m_axi_fm_ARVALID => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARVALID,
        m_axi_fm_ARREADY => fm_ARREADY,
        m_axi_fm_ARADDR => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARADDR,
        m_axi_fm_ARID => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARID,
        m_axi_fm_ARLEN => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARPROT,
        m_axi_fm_ARQOS => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARQOS,
        m_axi_fm_ARREGION => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARREGION,
        m_axi_fm_ARUSER => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARUSER,
        m_axi_fm_RVALID => fm_RVALID,
        m_axi_fm_RREADY => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_RREADY,
        m_axi_fm_RDATA => fm_RDATA,
        m_axi_fm_RLAST => ap_const_logic_0,
        m_axi_fm_RID => ap_const_lv1_0,
        m_axi_fm_RFIFONUM => fm_RFIFONUM,
        m_axi_fm_RUSER => ap_const_lv1_0,
        m_axi_fm_RRESP => ap_const_lv2_0,
        m_axi_fm_BVALID => ap_const_logic_0,
        m_axi_fm_BREADY => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_BREADY,
        m_axi_fm_BRESP => ap_const_lv2_0,
        m_axi_fm_BID => ap_const_lv1_0,
        m_axi_fm_BUSER => ap_const_lv1_0,
        in_fm => input_feature_map_read_reg_766,
        ti => ti_1_reg_771,
        tj => trunc_ln55_reg_785);

    grp_load_layer_params_from_DRAM_fu_479 : component tiled_conv_load_layer_params_from_DRAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_layer_params_from_DRAM_fu_479_ap_start,
        ap_done => grp_load_layer_params_from_DRAM_fu_479_ap_done,
        ap_idle => grp_load_layer_params_from_DRAM_fu_479_ap_idle,
        ap_ready => grp_load_layer_params_from_DRAM_fu_479_ap_ready,
        weight_buf_0_address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_address0,
        weight_buf_0_ce0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_ce0,
        weight_buf_0_we0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_we0,
        weight_buf_0_d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_d0,
        weight_buf_1_address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_address0,
        weight_buf_1_ce0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_ce0,
        weight_buf_1_we0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_we0,
        weight_buf_1_d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_d0,
        weight_buf_2_address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_address0,
        weight_buf_2_ce0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_ce0,
        weight_buf_2_we0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_we0,
        weight_buf_2_d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_d0,
        weight_buf_3_address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_address0,
        weight_buf_3_ce0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_ce0,
        weight_buf_3_we0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_we0,
        weight_buf_3_d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_d0,
        weight_buf_4_address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_address0,
        weight_buf_4_ce0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_ce0,
        weight_buf_4_we0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_we0,
        weight_buf_4_d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_d0,
        weight_buf_5_address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_address0,
        weight_buf_5_ce0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_ce0,
        weight_buf_5_we0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_we0,
        weight_buf_5_d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_d0,
        weight_buf_6_address0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_address0,
        weight_buf_6_ce0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_ce0,
        weight_buf_6_we0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_we0,
        weight_buf_6_d0 => grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_d0,
        p_read => grp_load_layer_params_from_DRAM_fu_479_p_read,
        p_read1 => grp_load_layer_params_from_DRAM_fu_479_p_read1,
        p_read2 => grp_load_layer_params_from_DRAM_fu_479_p_read2,
        p_read3 => grp_load_layer_params_from_DRAM_fu_479_p_read3,
        m_axi_wt_AWVALID => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => wt_ARREADY,
        m_axi_wt_ARADDR => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => wt_RVALID,
        m_axi_wt_RREADY => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_RREADY,
        m_axi_wt_RDATA => wt_RDATA,
        m_axi_wt_RLAST => ap_const_logic_0,
        m_axi_wt_RID => ap_const_lv1_0,
        m_axi_wt_RFIFONUM => wt_RFIFONUM,
        m_axi_wt_RUSER => ap_const_lv1_0,
        m_axi_wt_RRESP => ap_const_lv2_0,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        weights => layer_weights_read_reg_761,
        bias => layer_bias_read_reg_756,
        kernel_group => grp_load_layer_params_from_DRAM_fu_479_kernel_group,
        ap_return_0 => grp_load_layer_params_from_DRAM_fu_479_ap_return_0,
        ap_return_1 => grp_load_layer_params_from_DRAM_fu_479_ap_return_1,
        ap_return_2 => grp_load_layer_params_from_DRAM_fu_479_ap_return_2,
        ap_return_3 => grp_load_layer_params_from_DRAM_fu_479_ap_return_3);

    grp_conv_7x7_fu_515 : component tiled_conv_conv_7x7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_7x7_fu_515_ap_start,
        ap_done => grp_conv_7x7_fu_515_ap_done,
        ap_idle => grp_conv_7x7_fu_515_ap_idle,
        ap_ready => grp_conv_7x7_fu_515_ap_ready,
        Y_buf_0_address0 => grp_conv_7x7_fu_515_Y_buf_0_address0,
        Y_buf_0_ce0 => grp_conv_7x7_fu_515_Y_buf_0_ce0,
        Y_buf_0_we0 => grp_conv_7x7_fu_515_Y_buf_0_we0,
        Y_buf_0_d0 => grp_conv_7x7_fu_515_Y_buf_0_d0,
        Y_buf_1_address0 => grp_conv_7x7_fu_515_Y_buf_1_address0,
        Y_buf_1_ce0 => grp_conv_7x7_fu_515_Y_buf_1_ce0,
        Y_buf_1_we0 => grp_conv_7x7_fu_515_Y_buf_1_we0,
        Y_buf_1_d0 => grp_conv_7x7_fu_515_Y_buf_1_d0,
        Y_buf_2_address0 => grp_conv_7x7_fu_515_Y_buf_2_address0,
        Y_buf_2_ce0 => grp_conv_7x7_fu_515_Y_buf_2_ce0,
        Y_buf_2_we0 => grp_conv_7x7_fu_515_Y_buf_2_we0,
        Y_buf_2_d0 => grp_conv_7x7_fu_515_Y_buf_2_d0,
        Y_buf_3_address0 => grp_conv_7x7_fu_515_Y_buf_3_address0,
        Y_buf_3_ce0 => grp_conv_7x7_fu_515_Y_buf_3_ce0,
        Y_buf_3_we0 => grp_conv_7x7_fu_515_Y_buf_3_we0,
        Y_buf_3_d0 => grp_conv_7x7_fu_515_Y_buf_3_d0,
        X_buf_0_address0 => grp_conv_7x7_fu_515_X_buf_0_address0,
        X_buf_0_ce0 => grp_conv_7x7_fu_515_X_buf_0_ce0,
        X_buf_0_q0 => conv_in_buf_V_q0,
        X_buf_1_address0 => grp_conv_7x7_fu_515_X_buf_1_address0,
        X_buf_1_ce0 => grp_conv_7x7_fu_515_X_buf_1_ce0,
        X_buf_1_q0 => conv_in_buf_V_1_q0,
        X_buf_2_address0 => grp_conv_7x7_fu_515_X_buf_2_address0,
        X_buf_2_ce0 => grp_conv_7x7_fu_515_X_buf_2_ce0,
        X_buf_2_q0 => conv_in_buf_V_2_q0,
        X_buf_3_address0 => grp_conv_7x7_fu_515_X_buf_3_address0,
        X_buf_3_ce0 => grp_conv_7x7_fu_515_X_buf_3_ce0,
        X_buf_3_q0 => conv_in_buf_V_3_q0,
        X_buf_4_address0 => grp_conv_7x7_fu_515_X_buf_4_address0,
        X_buf_4_ce0 => grp_conv_7x7_fu_515_X_buf_4_ce0,
        X_buf_4_q0 => conv_in_buf_V_4_q0,
        X_buf_5_address0 => grp_conv_7x7_fu_515_X_buf_5_address0,
        X_buf_5_ce0 => grp_conv_7x7_fu_515_X_buf_5_ce0,
        X_buf_5_q0 => conv_in_buf_V_5_q0,
        X_buf_6_address0 => grp_conv_7x7_fu_515_X_buf_6_address0,
        X_buf_6_ce0 => grp_conv_7x7_fu_515_X_buf_6_ce0,
        X_buf_6_q0 => conv_in_buf_V_6_q0,
        X_buf_7_address0 => grp_conv_7x7_fu_515_X_buf_7_address0,
        X_buf_7_ce0 => grp_conv_7x7_fu_515_X_buf_7_ce0,
        X_buf_7_q0 => conv_in_buf_V_7_q0,
        X_buf_8_address0 => grp_conv_7x7_fu_515_X_buf_8_address0,
        X_buf_8_ce0 => grp_conv_7x7_fu_515_X_buf_8_ce0,
        X_buf_8_q0 => conv_in_buf_V_8_q0,
        X_buf_9_address0 => grp_conv_7x7_fu_515_X_buf_9_address0,
        X_buf_9_ce0 => grp_conv_7x7_fu_515_X_buf_9_ce0,
        X_buf_9_q0 => conv_in_buf_V_9_q0,
        X_buf_10_address0 => grp_conv_7x7_fu_515_X_buf_10_address0,
        X_buf_10_ce0 => grp_conv_7x7_fu_515_X_buf_10_ce0,
        X_buf_10_q0 => conv_in_buf_V_10_q0,
        X_buf_11_address0 => grp_conv_7x7_fu_515_X_buf_11_address0,
        X_buf_11_ce0 => grp_conv_7x7_fu_515_X_buf_11_ce0,
        X_buf_11_q0 => conv_in_buf_V_11_q0,
        X_buf_12_address0 => grp_conv_7x7_fu_515_X_buf_12_address0,
        X_buf_12_ce0 => grp_conv_7x7_fu_515_X_buf_12_ce0,
        X_buf_12_q0 => conv_in_buf_V_12_q0,
        X_buf_13_address0 => grp_conv_7x7_fu_515_X_buf_13_address0,
        X_buf_13_ce0 => grp_conv_7x7_fu_515_X_buf_13_ce0,
        X_buf_13_q0 => conv_in_buf_V_13_q0,
        X_buf_14_address0 => grp_conv_7x7_fu_515_X_buf_14_address0,
        X_buf_14_ce0 => grp_conv_7x7_fu_515_X_buf_14_ce0,
        X_buf_14_q0 => conv_in_buf_V_14_q0,
        X_buf_15_address0 => grp_conv_7x7_fu_515_X_buf_15_address0,
        X_buf_15_ce0 => grp_conv_7x7_fu_515_X_buf_15_ce0,
        X_buf_15_q0 => conv_in_buf_V_15_q0,
        X_buf_16_address0 => grp_conv_7x7_fu_515_X_buf_16_address0,
        X_buf_16_ce0 => grp_conv_7x7_fu_515_X_buf_16_ce0,
        X_buf_16_q0 => conv_in_buf_V_16_q0,
        X_buf_17_address0 => grp_conv_7x7_fu_515_X_buf_17_address0,
        X_buf_17_ce0 => grp_conv_7x7_fu_515_X_buf_17_ce0,
        X_buf_17_q0 => conv_in_buf_V_17_q0,
        X_buf_18_address0 => grp_conv_7x7_fu_515_X_buf_18_address0,
        X_buf_18_ce0 => grp_conv_7x7_fu_515_X_buf_18_ce0,
        X_buf_18_q0 => conv_in_buf_V_18_q0,
        X_buf_19_address0 => grp_conv_7x7_fu_515_X_buf_19_address0,
        X_buf_19_ce0 => grp_conv_7x7_fu_515_X_buf_19_ce0,
        X_buf_19_q0 => conv_in_buf_V_19_q0,
        X_buf_20_address0 => grp_conv_7x7_fu_515_X_buf_20_address0,
        X_buf_20_ce0 => grp_conv_7x7_fu_515_X_buf_20_ce0,
        X_buf_20_q0 => conv_in_buf_V_20_q0,
        X_buf_21_address0 => grp_conv_7x7_fu_515_X_buf_21_address0,
        X_buf_21_ce0 => grp_conv_7x7_fu_515_X_buf_21_ce0,
        X_buf_21_q0 => conv_in_buf_V_21_q0,
        X_buf_22_address0 => grp_conv_7x7_fu_515_X_buf_22_address0,
        X_buf_22_ce0 => grp_conv_7x7_fu_515_X_buf_22_ce0,
        X_buf_22_q0 => conv_in_buf_V_22_q0,
        X_buf_23_address0 => grp_conv_7x7_fu_515_X_buf_23_address0,
        X_buf_23_ce0 => grp_conv_7x7_fu_515_X_buf_23_ce0,
        X_buf_23_q0 => conv_in_buf_V_23_q0,
        X_buf_24_address0 => grp_conv_7x7_fu_515_X_buf_24_address0,
        X_buf_24_ce0 => grp_conv_7x7_fu_515_X_buf_24_ce0,
        X_buf_24_q0 => conv_in_buf_V_24_q0,
        X_buf_25_address0 => grp_conv_7x7_fu_515_X_buf_25_address0,
        X_buf_25_ce0 => grp_conv_7x7_fu_515_X_buf_25_ce0,
        X_buf_25_q0 => conv_in_buf_V_25_q0,
        X_buf_26_address0 => grp_conv_7x7_fu_515_X_buf_26_address0,
        X_buf_26_ce0 => grp_conv_7x7_fu_515_X_buf_26_ce0,
        X_buf_26_q0 => conv_in_buf_V_26_q0,
        X_buf_27_address0 => grp_conv_7x7_fu_515_X_buf_27_address0,
        X_buf_27_ce0 => grp_conv_7x7_fu_515_X_buf_27_ce0,
        X_buf_27_q0 => conv_in_buf_V_27_q0,
        X_buf_28_address0 => grp_conv_7x7_fu_515_X_buf_28_address0,
        X_buf_28_ce0 => grp_conv_7x7_fu_515_X_buf_28_ce0,
        X_buf_28_q0 => conv_in_buf_V_28_q0,
        X_buf_29_address0 => grp_conv_7x7_fu_515_X_buf_29_address0,
        X_buf_29_ce0 => grp_conv_7x7_fu_515_X_buf_29_ce0,
        X_buf_29_q0 => conv_in_buf_V_29_q0,
        X_buf_30_address0 => grp_conv_7x7_fu_515_X_buf_30_address0,
        X_buf_30_ce0 => grp_conv_7x7_fu_515_X_buf_30_ce0,
        X_buf_30_q0 => conv_in_buf_V_30_q0,
        X_buf_31_address0 => grp_conv_7x7_fu_515_X_buf_31_address0,
        X_buf_31_ce0 => grp_conv_7x7_fu_515_X_buf_31_ce0,
        X_buf_31_q0 => conv_in_buf_V_31_q0,
        X_buf_32_address0 => grp_conv_7x7_fu_515_X_buf_32_address0,
        X_buf_32_ce0 => grp_conv_7x7_fu_515_X_buf_32_ce0,
        X_buf_32_q0 => conv_in_buf_V_32_q0,
        X_buf_33_address0 => grp_conv_7x7_fu_515_X_buf_33_address0,
        X_buf_33_ce0 => grp_conv_7x7_fu_515_X_buf_33_ce0,
        X_buf_33_q0 => conv_in_buf_V_33_q0,
        X_buf_34_address0 => grp_conv_7x7_fu_515_X_buf_34_address0,
        X_buf_34_ce0 => grp_conv_7x7_fu_515_X_buf_34_ce0,
        X_buf_34_q0 => conv_in_buf_V_34_q0,
        X_buf_35_address0 => grp_conv_7x7_fu_515_X_buf_35_address0,
        X_buf_35_ce0 => grp_conv_7x7_fu_515_X_buf_35_ce0,
        X_buf_35_q0 => conv_in_buf_V_35_q0,
        X_buf_36_address0 => grp_conv_7x7_fu_515_X_buf_36_address0,
        X_buf_36_ce0 => grp_conv_7x7_fu_515_X_buf_36_ce0,
        X_buf_36_q0 => conv_in_buf_V_36_q0,
        X_buf_37_address0 => grp_conv_7x7_fu_515_X_buf_37_address0,
        X_buf_37_ce0 => grp_conv_7x7_fu_515_X_buf_37_ce0,
        X_buf_37_q0 => conv_in_buf_V_37_q0,
        X_buf_38_address0 => grp_conv_7x7_fu_515_X_buf_38_address0,
        X_buf_38_ce0 => grp_conv_7x7_fu_515_X_buf_38_ce0,
        X_buf_38_q0 => conv_in_buf_V_38_q0,
        X_buf_39_address0 => grp_conv_7x7_fu_515_X_buf_39_address0,
        X_buf_39_ce0 => grp_conv_7x7_fu_515_X_buf_39_ce0,
        X_buf_39_q0 => conv_in_buf_V_39_q0,
        X_buf_40_address0 => grp_conv_7x7_fu_515_X_buf_40_address0,
        X_buf_40_ce0 => grp_conv_7x7_fu_515_X_buf_40_ce0,
        X_buf_40_q0 => conv_in_buf_V_40_q0,
        X_buf_41_address0 => grp_conv_7x7_fu_515_X_buf_41_address0,
        X_buf_41_ce0 => grp_conv_7x7_fu_515_X_buf_41_ce0,
        X_buf_41_q0 => conv_in_buf_V_41_q0,
        X_buf_42_address0 => grp_conv_7x7_fu_515_X_buf_42_address0,
        X_buf_42_ce0 => grp_conv_7x7_fu_515_X_buf_42_ce0,
        X_buf_42_q0 => conv_in_buf_V_42_q0,
        X_buf_43_address0 => grp_conv_7x7_fu_515_X_buf_43_address0,
        X_buf_43_ce0 => grp_conv_7x7_fu_515_X_buf_43_ce0,
        X_buf_43_q0 => conv_in_buf_V_43_q0,
        X_buf_44_address0 => grp_conv_7x7_fu_515_X_buf_44_address0,
        X_buf_44_ce0 => grp_conv_7x7_fu_515_X_buf_44_ce0,
        X_buf_44_q0 => conv_in_buf_V_44_q0,
        W_buf_6_address0 => grp_conv_7x7_fu_515_W_buf_6_address0,
        W_buf_6_ce0 => grp_conv_7x7_fu_515_W_buf_6_ce0,
        W_buf_6_q0 => conv_wt_buf_V_6_q0,
        W_buf_6_address1 => grp_conv_7x7_fu_515_W_buf_6_address1,
        W_buf_6_ce1 => grp_conv_7x7_fu_515_W_buf_6_ce1,
        W_buf_6_q1 => conv_wt_buf_V_6_q1,
        W_buf_6_address2 => grp_conv_7x7_fu_515_W_buf_6_address2,
        W_buf_6_ce2 => grp_conv_7x7_fu_515_W_buf_6_ce2,
        W_buf_6_q2 => conv_wt_buf_V_6_q2,
        p_read => reg_619,
        p_read1 => reg_625,
        p_read2 => reg_631,
        p_read3 => reg_637);

    grp_store_output_tile_to_DRAM_fu_573 : component tiled_conv_store_output_tile_to_DRAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_store_output_tile_to_DRAM_fu_573_ap_start,
        ap_done => grp_store_output_tile_to_DRAM_fu_573_ap_done,
        ap_idle => grp_store_output_tile_to_DRAM_fu_573_ap_idle,
        ap_ready => grp_store_output_tile_to_DRAM_fu_573_ap_ready,
        m_axi_fm_AWVALID => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWVALID,
        m_axi_fm_AWREADY => fm_AWREADY,
        m_axi_fm_AWADDR => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWADDR,
        m_axi_fm_AWID => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWID,
        m_axi_fm_AWLEN => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWPROT,
        m_axi_fm_AWQOS => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWQOS,
        m_axi_fm_AWREGION => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWREGION,
        m_axi_fm_AWUSER => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWUSER,
        m_axi_fm_WVALID => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WVALID,
        m_axi_fm_WREADY => fm_WREADY,
        m_axi_fm_WDATA => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WDATA,
        m_axi_fm_WSTRB => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WSTRB,
        m_axi_fm_WLAST => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WLAST,
        m_axi_fm_WID => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WID,
        m_axi_fm_WUSER => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WUSER,
        m_axi_fm_ARVALID => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARVALID,
        m_axi_fm_ARREADY => ap_const_logic_0,
        m_axi_fm_ARADDR => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARADDR,
        m_axi_fm_ARID => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARID,
        m_axi_fm_ARLEN => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARPROT,
        m_axi_fm_ARQOS => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARQOS,
        m_axi_fm_ARREGION => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARREGION,
        m_axi_fm_ARUSER => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARUSER,
        m_axi_fm_RVALID => ap_const_logic_0,
        m_axi_fm_RREADY => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_RREADY,
        m_axi_fm_RDATA => ap_const_lv16_0,
        m_axi_fm_RLAST => ap_const_logic_0,
        m_axi_fm_RID => ap_const_lv1_0,
        m_axi_fm_RFIFONUM => ap_const_lv10_0,
        m_axi_fm_RUSER => ap_const_lv1_0,
        m_axi_fm_RRESP => ap_const_lv2_0,
        m_axi_fm_BVALID => fm_BVALID,
        m_axi_fm_BREADY => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_BREADY,
        m_axi_fm_BRESP => ap_const_lv2_0,
        m_axi_fm_BID => ap_const_lv1_0,
        m_axi_fm_BUSER => ap_const_lv1_0,
        out_fm => output_feature_map_read_reg_751,
        out_fm_buf_0_address0 => grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_address0,
        out_fm_buf_0_ce0 => grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_ce0,
        out_fm_buf_0_q0 => conv_out_buf_V_q0,
        out_fm_buf_1_address0 => grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_address0,
        out_fm_buf_1_ce0 => grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_ce0,
        out_fm_buf_1_q0 => conv_out_buf_V_1_q0,
        out_fm_buf_2_address0 => grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_address0,
        out_fm_buf_2_ce0 => grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_ce0,
        out_fm_buf_2_q0 => conv_out_buf_V_2_q0,
        out_fm_buf_3_address0 => grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_address0,
        out_fm_buf_3_ce0 => grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_ce0,
        out_fm_buf_3_q0 => conv_out_buf_V_3_q0,
        ti => ti_1_reg_771,
        tj => trunc_ln55_reg_785,
        kernel_group => grp_store_output_tile_to_DRAM_fu_573_kernel_group);

    control_s_axi_U : component tiled_conv_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_feature_map => input_feature_map,
        layer_weights => layer_weights,
        layer_bias => layer_bias,
        output_feature_map => output_feature_map,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    fm_m_axi_U : component tiled_conv_fm_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 10,
        C_M_AXI_ID_WIDTH => C_M_AXI_FM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_FM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_FM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_FM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_FM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_FM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_FM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_FM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_FM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_FM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_FM_CACHE_VALUE,
        USER_DW => 16,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_fm_AWVALID,
        AWREADY => m_axi_fm_AWREADY,
        AWADDR => m_axi_fm_AWADDR,
        AWID => m_axi_fm_AWID,
        AWLEN => m_axi_fm_AWLEN,
        AWSIZE => m_axi_fm_AWSIZE,
        AWBURST => m_axi_fm_AWBURST,
        AWLOCK => m_axi_fm_AWLOCK,
        AWCACHE => m_axi_fm_AWCACHE,
        AWPROT => m_axi_fm_AWPROT,
        AWQOS => m_axi_fm_AWQOS,
        AWREGION => m_axi_fm_AWREGION,
        AWUSER => m_axi_fm_AWUSER,
        WVALID => m_axi_fm_WVALID,
        WREADY => m_axi_fm_WREADY,
        WDATA => m_axi_fm_WDATA,
        WSTRB => m_axi_fm_WSTRB,
        WLAST => m_axi_fm_WLAST,
        WID => m_axi_fm_WID,
        WUSER => m_axi_fm_WUSER,
        ARVALID => m_axi_fm_ARVALID,
        ARREADY => m_axi_fm_ARREADY,
        ARADDR => m_axi_fm_ARADDR,
        ARID => m_axi_fm_ARID,
        ARLEN => m_axi_fm_ARLEN,
        ARSIZE => m_axi_fm_ARSIZE,
        ARBURST => m_axi_fm_ARBURST,
        ARLOCK => m_axi_fm_ARLOCK,
        ARCACHE => m_axi_fm_ARCACHE,
        ARPROT => m_axi_fm_ARPROT,
        ARQOS => m_axi_fm_ARQOS,
        ARREGION => m_axi_fm_ARREGION,
        ARUSER => m_axi_fm_ARUSER,
        RVALID => m_axi_fm_RVALID,
        RREADY => m_axi_fm_RREADY,
        RDATA => m_axi_fm_RDATA,
        RLAST => m_axi_fm_RLAST,
        RID => m_axi_fm_RID,
        RUSER => m_axi_fm_RUSER,
        RRESP => m_axi_fm_RRESP,
        BVALID => m_axi_fm_BVALID,
        BREADY => m_axi_fm_BREADY,
        BRESP => m_axi_fm_BRESP,
        BID => m_axi_fm_BID,
        BUSER => m_axi_fm_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => fm_ARVALID,
        I_ARREADY => fm_ARREADY,
        I_ARADDR => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARADDR,
        I_ARLEN => grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLEN,
        I_RVALID => fm_RVALID,
        I_RREADY => fm_RREADY,
        I_RDATA => fm_RDATA,
        I_RFIFONUM => fm_RFIFONUM,
        I_AWVALID => fm_AWVALID,
        I_AWREADY => fm_AWREADY,
        I_AWADDR => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWADDR,
        I_AWLEN => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLEN,
        I_WVALID => fm_WVALID,
        I_WREADY => fm_WREADY,
        I_WDATA => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WDATA,
        I_WSTRB => grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WSTRB,
        I_BVALID => fm_BVALID,
        I_BREADY => fm_BREADY);

    wt_m_axi_U : component tiled_conv_wt_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 10,
        C_M_AXI_ID_WIDTH => C_M_AXI_WT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_WT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_WT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_WT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_WT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_WT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_WT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_WT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_WT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_WT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_WT_CACHE_VALUE,
        USER_DW => 16,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_wt_AWVALID,
        AWREADY => m_axi_wt_AWREADY,
        AWADDR => m_axi_wt_AWADDR,
        AWID => m_axi_wt_AWID,
        AWLEN => m_axi_wt_AWLEN,
        AWSIZE => m_axi_wt_AWSIZE,
        AWBURST => m_axi_wt_AWBURST,
        AWLOCK => m_axi_wt_AWLOCK,
        AWCACHE => m_axi_wt_AWCACHE,
        AWPROT => m_axi_wt_AWPROT,
        AWQOS => m_axi_wt_AWQOS,
        AWREGION => m_axi_wt_AWREGION,
        AWUSER => m_axi_wt_AWUSER,
        WVALID => m_axi_wt_WVALID,
        WREADY => m_axi_wt_WREADY,
        WDATA => m_axi_wt_WDATA,
        WSTRB => m_axi_wt_WSTRB,
        WLAST => m_axi_wt_WLAST,
        WID => m_axi_wt_WID,
        WUSER => m_axi_wt_WUSER,
        ARVALID => m_axi_wt_ARVALID,
        ARREADY => m_axi_wt_ARREADY,
        ARADDR => m_axi_wt_ARADDR,
        ARID => m_axi_wt_ARID,
        ARLEN => m_axi_wt_ARLEN,
        ARSIZE => m_axi_wt_ARSIZE,
        ARBURST => m_axi_wt_ARBURST,
        ARLOCK => m_axi_wt_ARLOCK,
        ARCACHE => m_axi_wt_ARCACHE,
        ARPROT => m_axi_wt_ARPROT,
        ARQOS => m_axi_wt_ARQOS,
        ARREGION => m_axi_wt_ARREGION,
        ARUSER => m_axi_wt_ARUSER,
        RVALID => m_axi_wt_RVALID,
        RREADY => m_axi_wt_RREADY,
        RDATA => m_axi_wt_RDATA,
        RLAST => m_axi_wt_RLAST,
        RID => m_axi_wt_RID,
        RUSER => m_axi_wt_RUSER,
        RRESP => m_axi_wt_RRESP,
        BVALID => m_axi_wt_BVALID,
        BREADY => m_axi_wt_BREADY,
        BRESP => m_axi_wt_BRESP,
        BID => m_axi_wt_BID,
        BUSER => m_axi_wt_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => wt_ARVALID,
        I_ARREADY => wt_ARREADY,
        I_ARADDR => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARADDR,
        I_ARLEN => grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLEN,
        I_RVALID => wt_RVALID,
        I_RREADY => wt_RREADY,
        I_RDATA => wt_RDATA,
        I_RFIFONUM => wt_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => wt_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => wt_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => wt_BVALID,
        I_BREADY => ap_const_logic_0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv_7x7_fu_515_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_7x7_fu_515_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_conv_7x7_fu_515_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_7x7_fu_515_ap_ready = ap_const_logic_1)) then 
                    grp_conv_7x7_fu_515_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln55_fu_668_p2 = ap_const_lv1_0))) then 
                    grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_input_tile_block_from_DRAM_fu_424_ap_ready = ap_const_logic_1)) then 
                    grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_layer_params_from_DRAM_fu_479_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_layer_params_from_DRAM_fu_479_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln55_fu_668_p2 = ap_const_lv1_0)))) then 
                    grp_load_layer_params_from_DRAM_fu_479_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_layer_params_from_DRAM_fu_479_ap_ready = ap_const_logic_1)) then 
                    grp_load_layer_params_from_DRAM_fu_479_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_store_output_tile_to_DRAM_fu_573_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_store_output_tile_to_DRAM_fu_573_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_store_output_tile_to_DRAM_fu_573_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_store_output_tile_to_DRAM_fu_573_ap_ready = ap_const_logic_1)) then 
                    grp_store_output_tile_to_DRAM_fu_573_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ti_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ti_fu_126 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln55_fu_668_p2 = ap_const_lv1_1))) then 
                ti_fu_126 <= ti_2_reg_780;
            end if; 
        end if;
    end process;

    tj_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then 
                tj_reg_413 <= tj_1_reg_794;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln52_fu_651_p2 = ap_const_lv1_0))) then 
                tj_reg_413 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state64_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state64))) then
                conv_bias_buf_V_64_fu_130 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_0;
                conv_bias_buf_V_65_fu_134 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_1;
                conv_bias_buf_V_66_fu_138 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_2;
                conv_bias_buf_V_67_fu_142 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                input_feature_map_read_reg_766 <= input_feature_map;
                layer_bias_read_reg_756 <= layer_bias;
                layer_weights_read_reg_761 <= layer_weights;
                output_feature_map_read_reg_751 <= output_feature_map;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_state64_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state64)) or ((ap_const_boolean_0 = ap_block_state60_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state60)) or ((ap_const_boolean_0 = ap_block_state56_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state56)) or ((ap_const_boolean_0 = ap_block_state52_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((ap_const_boolean_0 = ap_block_state48_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state48)) or ((ap_const_boolean_0 = ap_block_state44_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((ap_const_boolean_0 = ap_block_state40_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state40)) or ((ap_const_boolean_0 = ap_block_state36_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state36)) or ((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32)) or ((ap_const_boolean_0 = ap_block_state28_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then
                reg_619 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_0;
                reg_625 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_1;
                reg_631 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_2;
                reg_637 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                ti_1_reg_771 <= ti_fu_126;
                ti_2_reg_780 <= ti_2_fu_657_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                tj_1_reg_794 <= tj_1_fu_674_p2;
                trunc_ln55_reg_785 <= trunc_ln55_fu_663_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, ap_CS_fsm_state8, grp_store_output_tile_to_DRAM_fu_573_ap_done, ap_block_state8_on_subcall_done, ap_CS_fsm_state12, ap_block_state12_on_subcall_done, ap_CS_fsm_state16, ap_block_state16_on_subcall_done, ap_CS_fsm_state20, ap_block_state20_on_subcall_done, ap_CS_fsm_state24, ap_block_state24_on_subcall_done, ap_CS_fsm_state28, ap_block_state28_on_subcall_done, ap_CS_fsm_state32, ap_block_state32_on_subcall_done, ap_CS_fsm_state36, ap_block_state36_on_subcall_done, ap_CS_fsm_state40, ap_block_state40_on_subcall_done, ap_CS_fsm_state44, ap_block_state44_on_subcall_done, ap_CS_fsm_state48, ap_block_state48_on_subcall_done, ap_CS_fsm_state52, ap_block_state52_on_subcall_done, ap_CS_fsm_state56, ap_block_state56_on_subcall_done, ap_CS_fsm_state60, ap_block_state60_on_subcall_done, ap_CS_fsm_state64, ap_block_state64_on_subcall_done, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_conv_7x7_fu_515_ap_done, icmp_ln52_fu_651_p2, ap_CS_fsm_state68, icmp_ln55_fu_668_p2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln52_fu_651_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln55_fu_668_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((ap_const_boolean_0 = ap_block_state20_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_boolean_0 = ap_block_state28_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_boolean_0 = ap_block_state32_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((ap_const_boolean_0 = ap_block_state36_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((ap_const_boolean_0 = ap_block_state40_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((ap_const_boolean_0 = ap_block_state44_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((ap_const_boolean_0 = ap_block_state48_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state50) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((ap_const_boolean_0 = ap_block_state52_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state54) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                if (((ap_const_boolean_0 = ap_block_state56_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state58) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                if (((ap_const_boolean_0 = ap_block_state60_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state60))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state62) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state63;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                if (((ap_const_boolean_0 = ap_block_state64_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state64))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_conv_7x7_fu_515_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                if (((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state68))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state16_on_subcall_done)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(ap_block_state20_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state20_on_subcall_done)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(ap_block_state24_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state24_on_subcall_done)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(ap_block_state28_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state28_on_subcall_done)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(ap_block_state32_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state32_on_subcall_done)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(ap_block_state36_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state36_on_subcall_done)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(ap_block_state40_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state40_on_subcall_done)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(ap_block_state44_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state44_on_subcall_done)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;

    ap_ST_fsm_state46_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state46_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state46_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state47_blk <= ap_const_logic_0;

    ap_ST_fsm_state48_blk_assign_proc : process(ap_block_state48_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state48_on_subcall_done)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state50_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state50_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state50_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(ap_block_state52_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state52_on_subcall_done)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state53_blk <= ap_const_logic_0;

    ap_ST_fsm_state54_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state55_blk <= ap_const_logic_0;

    ap_ST_fsm_state56_blk_assign_proc : process(ap_block_state56_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state56_on_subcall_done)) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state57_blk <= ap_const_logic_0;

    ap_ST_fsm_state58_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state60_blk_assign_proc : process(ap_block_state60_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state60_on_subcall_done)) then 
            ap_ST_fsm_state60_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state60_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state61_blk <= ap_const_logic_0;

    ap_ST_fsm_state62_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state62_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state62_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state63_blk <= ap_const_logic_0;

    ap_ST_fsm_state64_blk_assign_proc : process(ap_block_state64_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state64_on_subcall_done)) then 
            ap_ST_fsm_state64_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state64_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state65_blk <= ap_const_logic_0;

    ap_ST_fsm_state66_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state67_blk <= ap_const_logic_0;

    ap_ST_fsm_state68_blk_assign_proc : process(grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
        if ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state68_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state68_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_conv_7x7_fu_515_ap_done)
    begin
        if ((grp_conv_7x7_fu_515_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state12_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state16_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state20_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state20_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state24_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state24_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state28_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state28_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state32_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state32_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state36_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state36_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state40_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state40_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state44_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state44_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state48_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state48_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_load_input_tile_block_from_DRAM_fu_424_ap_done, grp_load_layer_params_from_DRAM_fu_479_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0) or (grp_load_input_tile_block_from_DRAM_fu_424_ap_done = ap_const_logic_0));
    end process;


    ap_block_state52_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state52_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state56_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state56_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state60_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state60_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state64_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state64_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_479_ap_done, grp_store_output_tile_to_DRAM_fu_573_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_store_output_tile_to_DRAM_fu_573_ap_done = ap_const_logic_0) or (grp_load_layer_params_from_DRAM_fu_479_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln52_fu_651_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln52_fu_651_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln52_fu_651_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln52_fu_651_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    conv_in_buf_V_10_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_address0, grp_conv_7x7_fu_515_X_buf_10_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_10_address0 <= grp_conv_7x7_fu_515_X_buf_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_10_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_address0;
        else 
            conv_in_buf_V_10_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_10_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_ce0, grp_conv_7x7_fu_515_X_buf_10_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_10_ce0 <= grp_conv_7x7_fu_515_X_buf_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_10_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_ce0;
        else 
            conv_in_buf_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_10_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_10_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_we0;
        else 
            conv_in_buf_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_11_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_address0, grp_conv_7x7_fu_515_X_buf_11_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_11_address0 <= grp_conv_7x7_fu_515_X_buf_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_11_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_address0;
        else 
            conv_in_buf_V_11_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_11_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_ce0, grp_conv_7x7_fu_515_X_buf_11_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_11_ce0 <= grp_conv_7x7_fu_515_X_buf_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_11_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_ce0;
        else 
            conv_in_buf_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_11_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_11_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_we0;
        else 
            conv_in_buf_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_12_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_address0, grp_conv_7x7_fu_515_X_buf_12_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_12_address0 <= grp_conv_7x7_fu_515_X_buf_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_12_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_address0;
        else 
            conv_in_buf_V_12_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_12_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_ce0, grp_conv_7x7_fu_515_X_buf_12_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_12_ce0 <= grp_conv_7x7_fu_515_X_buf_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_12_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_ce0;
        else 
            conv_in_buf_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_12_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_12_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_we0;
        else 
            conv_in_buf_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_13_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_address0, grp_conv_7x7_fu_515_X_buf_13_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_13_address0 <= grp_conv_7x7_fu_515_X_buf_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_13_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_address0;
        else 
            conv_in_buf_V_13_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_13_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_ce0, grp_conv_7x7_fu_515_X_buf_13_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_13_ce0 <= grp_conv_7x7_fu_515_X_buf_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_13_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_ce0;
        else 
            conv_in_buf_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_13_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_13_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_we0;
        else 
            conv_in_buf_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_14_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_address0, grp_conv_7x7_fu_515_X_buf_14_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_14_address0 <= grp_conv_7x7_fu_515_X_buf_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_14_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_address0;
        else 
            conv_in_buf_V_14_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_14_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_ce0, grp_conv_7x7_fu_515_X_buf_14_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_14_ce0 <= grp_conv_7x7_fu_515_X_buf_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_14_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_ce0;
        else 
            conv_in_buf_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_14_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_14_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_we0;
        else 
            conv_in_buf_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_15_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_address0, grp_conv_7x7_fu_515_X_buf_15_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_15_address0 <= grp_conv_7x7_fu_515_X_buf_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_15_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_address0;
        else 
            conv_in_buf_V_15_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_15_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_ce0, grp_conv_7x7_fu_515_X_buf_15_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_15_ce0 <= grp_conv_7x7_fu_515_X_buf_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_15_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_ce0;
        else 
            conv_in_buf_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_15_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_15_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_we0;
        else 
            conv_in_buf_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_16_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_address0, grp_conv_7x7_fu_515_X_buf_16_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_16_address0 <= grp_conv_7x7_fu_515_X_buf_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_16_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_address0;
        else 
            conv_in_buf_V_16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_16_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_ce0, grp_conv_7x7_fu_515_X_buf_16_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_16_ce0 <= grp_conv_7x7_fu_515_X_buf_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_16_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_ce0;
        else 
            conv_in_buf_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_16_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_16_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_we0;
        else 
            conv_in_buf_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_17_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_address0, grp_conv_7x7_fu_515_X_buf_17_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_17_address0 <= grp_conv_7x7_fu_515_X_buf_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_17_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_address0;
        else 
            conv_in_buf_V_17_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_17_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_ce0, grp_conv_7x7_fu_515_X_buf_17_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_17_ce0 <= grp_conv_7x7_fu_515_X_buf_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_17_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_ce0;
        else 
            conv_in_buf_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_17_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_17_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_we0;
        else 
            conv_in_buf_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_18_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_address0, grp_conv_7x7_fu_515_X_buf_18_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_18_address0 <= grp_conv_7x7_fu_515_X_buf_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_18_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_address0;
        else 
            conv_in_buf_V_18_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_18_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_ce0, grp_conv_7x7_fu_515_X_buf_18_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_18_ce0 <= grp_conv_7x7_fu_515_X_buf_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_18_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_ce0;
        else 
            conv_in_buf_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_18_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_18_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_we0;
        else 
            conv_in_buf_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_19_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_address0, grp_conv_7x7_fu_515_X_buf_19_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_19_address0 <= grp_conv_7x7_fu_515_X_buf_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_19_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_address0;
        else 
            conv_in_buf_V_19_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_19_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_ce0, grp_conv_7x7_fu_515_X_buf_19_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_19_ce0 <= grp_conv_7x7_fu_515_X_buf_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_19_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_ce0;
        else 
            conv_in_buf_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_19_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_19_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_we0;
        else 
            conv_in_buf_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_address0, grp_conv_7x7_fu_515_X_buf_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_1_address0 <= grp_conv_7x7_fu_515_X_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_1_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_address0;
        else 
            conv_in_buf_V_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_ce0, grp_conv_7x7_fu_515_X_buf_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_1_ce0 <= grp_conv_7x7_fu_515_X_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_1_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_ce0;
        else 
            conv_in_buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_1_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_1_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_we0;
        else 
            conv_in_buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_20_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_address0, grp_conv_7x7_fu_515_X_buf_20_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_20_address0 <= grp_conv_7x7_fu_515_X_buf_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_20_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_address0;
        else 
            conv_in_buf_V_20_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_20_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_ce0, grp_conv_7x7_fu_515_X_buf_20_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_20_ce0 <= grp_conv_7x7_fu_515_X_buf_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_20_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_ce0;
        else 
            conv_in_buf_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_20_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_20_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_we0;
        else 
            conv_in_buf_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_21_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_address0, grp_conv_7x7_fu_515_X_buf_21_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_21_address0 <= grp_conv_7x7_fu_515_X_buf_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_21_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_address0;
        else 
            conv_in_buf_V_21_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_21_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_ce0, grp_conv_7x7_fu_515_X_buf_21_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_21_ce0 <= grp_conv_7x7_fu_515_X_buf_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_21_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_ce0;
        else 
            conv_in_buf_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_21_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_21_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_we0;
        else 
            conv_in_buf_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_22_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_address0, grp_conv_7x7_fu_515_X_buf_22_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_22_address0 <= grp_conv_7x7_fu_515_X_buf_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_22_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_address0;
        else 
            conv_in_buf_V_22_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_22_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_ce0, grp_conv_7x7_fu_515_X_buf_22_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_22_ce0 <= grp_conv_7x7_fu_515_X_buf_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_22_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_ce0;
        else 
            conv_in_buf_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_22_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_22_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_we0;
        else 
            conv_in_buf_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_23_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_address0, grp_conv_7x7_fu_515_X_buf_23_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_23_address0 <= grp_conv_7x7_fu_515_X_buf_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_23_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_address0;
        else 
            conv_in_buf_V_23_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_23_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_ce0, grp_conv_7x7_fu_515_X_buf_23_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_23_ce0 <= grp_conv_7x7_fu_515_X_buf_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_23_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_ce0;
        else 
            conv_in_buf_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_23_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_23_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_we0;
        else 
            conv_in_buf_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_24_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_address0, grp_conv_7x7_fu_515_X_buf_24_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_24_address0 <= grp_conv_7x7_fu_515_X_buf_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_24_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_address0;
        else 
            conv_in_buf_V_24_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_24_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_ce0, grp_conv_7x7_fu_515_X_buf_24_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_24_ce0 <= grp_conv_7x7_fu_515_X_buf_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_24_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_ce0;
        else 
            conv_in_buf_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_24_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_24_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_we0;
        else 
            conv_in_buf_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_25_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_address0, grp_conv_7x7_fu_515_X_buf_25_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_25_address0 <= grp_conv_7x7_fu_515_X_buf_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_25_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_address0;
        else 
            conv_in_buf_V_25_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_25_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_ce0, grp_conv_7x7_fu_515_X_buf_25_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_25_ce0 <= grp_conv_7x7_fu_515_X_buf_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_25_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_ce0;
        else 
            conv_in_buf_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_25_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_25_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_we0;
        else 
            conv_in_buf_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_26_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_address0, grp_conv_7x7_fu_515_X_buf_26_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_26_address0 <= grp_conv_7x7_fu_515_X_buf_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_26_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_address0;
        else 
            conv_in_buf_V_26_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_26_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_ce0, grp_conv_7x7_fu_515_X_buf_26_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_26_ce0 <= grp_conv_7x7_fu_515_X_buf_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_26_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_ce0;
        else 
            conv_in_buf_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_26_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_26_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_we0;
        else 
            conv_in_buf_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_27_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_address0, grp_conv_7x7_fu_515_X_buf_27_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_27_address0 <= grp_conv_7x7_fu_515_X_buf_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_27_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_address0;
        else 
            conv_in_buf_V_27_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_27_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_ce0, grp_conv_7x7_fu_515_X_buf_27_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_27_ce0 <= grp_conv_7x7_fu_515_X_buf_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_27_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_ce0;
        else 
            conv_in_buf_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_27_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_27_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_we0;
        else 
            conv_in_buf_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_28_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_address0, grp_conv_7x7_fu_515_X_buf_28_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_28_address0 <= grp_conv_7x7_fu_515_X_buf_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_28_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_address0;
        else 
            conv_in_buf_V_28_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_28_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_ce0, grp_conv_7x7_fu_515_X_buf_28_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_28_ce0 <= grp_conv_7x7_fu_515_X_buf_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_28_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_ce0;
        else 
            conv_in_buf_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_28_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_28_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_we0;
        else 
            conv_in_buf_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_29_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_address0, grp_conv_7x7_fu_515_X_buf_29_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_29_address0 <= grp_conv_7x7_fu_515_X_buf_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_29_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_address0;
        else 
            conv_in_buf_V_29_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_29_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_ce0, grp_conv_7x7_fu_515_X_buf_29_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_29_ce0 <= grp_conv_7x7_fu_515_X_buf_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_29_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_ce0;
        else 
            conv_in_buf_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_29_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_29_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_we0;
        else 
            conv_in_buf_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_2_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_address0, grp_conv_7x7_fu_515_X_buf_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_2_address0 <= grp_conv_7x7_fu_515_X_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_2_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_address0;
        else 
            conv_in_buf_V_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_ce0, grp_conv_7x7_fu_515_X_buf_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_2_ce0 <= grp_conv_7x7_fu_515_X_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_2_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_ce0;
        else 
            conv_in_buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_2_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_2_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_we0;
        else 
            conv_in_buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_30_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_address0, grp_conv_7x7_fu_515_X_buf_30_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_30_address0 <= grp_conv_7x7_fu_515_X_buf_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_30_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_address0;
        else 
            conv_in_buf_V_30_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_30_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_ce0, grp_conv_7x7_fu_515_X_buf_30_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_30_ce0 <= grp_conv_7x7_fu_515_X_buf_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_30_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_ce0;
        else 
            conv_in_buf_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_30_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_30_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_we0;
        else 
            conv_in_buf_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_31_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_address0, grp_conv_7x7_fu_515_X_buf_31_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_31_address0 <= grp_conv_7x7_fu_515_X_buf_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_31_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_address0;
        else 
            conv_in_buf_V_31_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_31_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_ce0, grp_conv_7x7_fu_515_X_buf_31_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_31_ce0 <= grp_conv_7x7_fu_515_X_buf_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_31_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_ce0;
        else 
            conv_in_buf_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_31_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_31_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_we0;
        else 
            conv_in_buf_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_32_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_address0, grp_conv_7x7_fu_515_X_buf_32_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_32_address0 <= grp_conv_7x7_fu_515_X_buf_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_32_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_address0;
        else 
            conv_in_buf_V_32_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_32_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_ce0, grp_conv_7x7_fu_515_X_buf_32_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_32_ce0 <= grp_conv_7x7_fu_515_X_buf_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_32_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_ce0;
        else 
            conv_in_buf_V_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_32_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_32_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_we0;
        else 
            conv_in_buf_V_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_33_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_address0, grp_conv_7x7_fu_515_X_buf_33_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_33_address0 <= grp_conv_7x7_fu_515_X_buf_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_33_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_address0;
        else 
            conv_in_buf_V_33_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_33_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_ce0, grp_conv_7x7_fu_515_X_buf_33_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_33_ce0 <= grp_conv_7x7_fu_515_X_buf_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_33_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_ce0;
        else 
            conv_in_buf_V_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_33_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_33_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_we0;
        else 
            conv_in_buf_V_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_34_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_address0, grp_conv_7x7_fu_515_X_buf_34_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_34_address0 <= grp_conv_7x7_fu_515_X_buf_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_34_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_address0;
        else 
            conv_in_buf_V_34_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_34_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_ce0, grp_conv_7x7_fu_515_X_buf_34_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_34_ce0 <= grp_conv_7x7_fu_515_X_buf_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_34_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_ce0;
        else 
            conv_in_buf_V_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_34_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_34_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_we0;
        else 
            conv_in_buf_V_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_35_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_address0, grp_conv_7x7_fu_515_X_buf_35_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_35_address0 <= grp_conv_7x7_fu_515_X_buf_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_35_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_address0;
        else 
            conv_in_buf_V_35_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_35_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_ce0, grp_conv_7x7_fu_515_X_buf_35_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_35_ce0 <= grp_conv_7x7_fu_515_X_buf_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_35_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_ce0;
        else 
            conv_in_buf_V_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_35_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_35_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_we0;
        else 
            conv_in_buf_V_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_36_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_address0, grp_conv_7x7_fu_515_X_buf_36_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_36_address0 <= grp_conv_7x7_fu_515_X_buf_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_36_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_address0;
        else 
            conv_in_buf_V_36_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_36_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_ce0, grp_conv_7x7_fu_515_X_buf_36_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_36_ce0 <= grp_conv_7x7_fu_515_X_buf_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_36_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_ce0;
        else 
            conv_in_buf_V_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_36_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_36_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_we0;
        else 
            conv_in_buf_V_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_37_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_address0, grp_conv_7x7_fu_515_X_buf_37_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_37_address0 <= grp_conv_7x7_fu_515_X_buf_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_37_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_address0;
        else 
            conv_in_buf_V_37_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_37_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_ce0, grp_conv_7x7_fu_515_X_buf_37_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_37_ce0 <= grp_conv_7x7_fu_515_X_buf_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_37_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_ce0;
        else 
            conv_in_buf_V_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_37_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_37_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_we0;
        else 
            conv_in_buf_V_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_38_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_address0, grp_conv_7x7_fu_515_X_buf_38_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_38_address0 <= grp_conv_7x7_fu_515_X_buf_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_38_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_address0;
        else 
            conv_in_buf_V_38_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_38_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_ce0, grp_conv_7x7_fu_515_X_buf_38_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_38_ce0 <= grp_conv_7x7_fu_515_X_buf_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_38_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_ce0;
        else 
            conv_in_buf_V_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_38_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_38_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_we0;
        else 
            conv_in_buf_V_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_39_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_address0, grp_conv_7x7_fu_515_X_buf_39_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_39_address0 <= grp_conv_7x7_fu_515_X_buf_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_39_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_address0;
        else 
            conv_in_buf_V_39_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_39_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_ce0, grp_conv_7x7_fu_515_X_buf_39_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_39_ce0 <= grp_conv_7x7_fu_515_X_buf_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_39_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_ce0;
        else 
            conv_in_buf_V_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_39_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_39_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_we0;
        else 
            conv_in_buf_V_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_3_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_address0, grp_conv_7x7_fu_515_X_buf_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_3_address0 <= grp_conv_7x7_fu_515_X_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_3_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_address0;
        else 
            conv_in_buf_V_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_ce0, grp_conv_7x7_fu_515_X_buf_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_3_ce0 <= grp_conv_7x7_fu_515_X_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_3_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_ce0;
        else 
            conv_in_buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_3_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_3_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_we0;
        else 
            conv_in_buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_40_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_address0, grp_conv_7x7_fu_515_X_buf_40_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_40_address0 <= grp_conv_7x7_fu_515_X_buf_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_40_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_address0;
        else 
            conv_in_buf_V_40_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_40_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_ce0, grp_conv_7x7_fu_515_X_buf_40_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_40_ce0 <= grp_conv_7x7_fu_515_X_buf_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_40_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_ce0;
        else 
            conv_in_buf_V_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_40_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_40_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_we0;
        else 
            conv_in_buf_V_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_41_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_address0, grp_conv_7x7_fu_515_X_buf_41_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_41_address0 <= grp_conv_7x7_fu_515_X_buf_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_41_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_address0;
        else 
            conv_in_buf_V_41_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_41_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_ce0, grp_conv_7x7_fu_515_X_buf_41_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_41_ce0 <= grp_conv_7x7_fu_515_X_buf_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_41_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_ce0;
        else 
            conv_in_buf_V_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_41_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_41_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_we0;
        else 
            conv_in_buf_V_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_42_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_address0, grp_conv_7x7_fu_515_X_buf_42_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_42_address0 <= grp_conv_7x7_fu_515_X_buf_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_42_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_address0;
        else 
            conv_in_buf_V_42_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_42_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_ce0, grp_conv_7x7_fu_515_X_buf_42_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_42_ce0 <= grp_conv_7x7_fu_515_X_buf_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_42_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_ce0;
        else 
            conv_in_buf_V_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_42_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_42_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_we0;
        else 
            conv_in_buf_V_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_43_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_address0, grp_conv_7x7_fu_515_X_buf_43_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_43_address0 <= grp_conv_7x7_fu_515_X_buf_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_43_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_address0;
        else 
            conv_in_buf_V_43_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_43_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_ce0, grp_conv_7x7_fu_515_X_buf_43_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_43_ce0 <= grp_conv_7x7_fu_515_X_buf_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_43_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_ce0;
        else 
            conv_in_buf_V_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_43_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_43_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_we0;
        else 
            conv_in_buf_V_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_44_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_address0, grp_conv_7x7_fu_515_X_buf_44_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_44_address0 <= grp_conv_7x7_fu_515_X_buf_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_44_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_address0;
        else 
            conv_in_buf_V_44_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_44_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_ce0, grp_conv_7x7_fu_515_X_buf_44_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_44_ce0 <= grp_conv_7x7_fu_515_X_buf_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_44_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_ce0;
        else 
            conv_in_buf_V_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_44_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_44_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_we0;
        else 
            conv_in_buf_V_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_4_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_address0, grp_conv_7x7_fu_515_X_buf_4_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_4_address0 <= grp_conv_7x7_fu_515_X_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_4_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_address0;
        else 
            conv_in_buf_V_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_4_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_ce0, grp_conv_7x7_fu_515_X_buf_4_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_4_ce0 <= grp_conv_7x7_fu_515_X_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_4_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_ce0;
        else 
            conv_in_buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_4_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_4_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_we0;
        else 
            conv_in_buf_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_5_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_address0, grp_conv_7x7_fu_515_X_buf_5_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_5_address0 <= grp_conv_7x7_fu_515_X_buf_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_5_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_address0;
        else 
            conv_in_buf_V_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_5_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_ce0, grp_conv_7x7_fu_515_X_buf_5_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_5_ce0 <= grp_conv_7x7_fu_515_X_buf_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_5_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_ce0;
        else 
            conv_in_buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_5_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_5_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_we0;
        else 
            conv_in_buf_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_6_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_address0, grp_conv_7x7_fu_515_X_buf_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_6_address0 <= grp_conv_7x7_fu_515_X_buf_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_6_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_address0;
        else 
            conv_in_buf_V_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_6_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_ce0, grp_conv_7x7_fu_515_X_buf_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_6_ce0 <= grp_conv_7x7_fu_515_X_buf_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_6_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_ce0;
        else 
            conv_in_buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_6_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_6_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_we0;
        else 
            conv_in_buf_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_7_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_address0, grp_conv_7x7_fu_515_X_buf_7_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_7_address0 <= grp_conv_7x7_fu_515_X_buf_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_7_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_address0;
        else 
            conv_in_buf_V_7_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_7_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_ce0, grp_conv_7x7_fu_515_X_buf_7_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_7_ce0 <= grp_conv_7x7_fu_515_X_buf_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_7_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_ce0;
        else 
            conv_in_buf_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_7_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_7_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_we0;
        else 
            conv_in_buf_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_8_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_address0, grp_conv_7x7_fu_515_X_buf_8_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_8_address0 <= grp_conv_7x7_fu_515_X_buf_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_8_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_address0;
        else 
            conv_in_buf_V_8_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_8_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_ce0, grp_conv_7x7_fu_515_X_buf_8_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_8_ce0 <= grp_conv_7x7_fu_515_X_buf_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_8_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_ce0;
        else 
            conv_in_buf_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_8_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_8_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_we0;
        else 
            conv_in_buf_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_9_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_address0, grp_conv_7x7_fu_515_X_buf_9_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_9_address0 <= grp_conv_7x7_fu_515_X_buf_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_9_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_address0;
        else 
            conv_in_buf_V_9_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_9_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_ce0, grp_conv_7x7_fu_515_X_buf_9_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_9_ce0 <= grp_conv_7x7_fu_515_X_buf_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_9_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_ce0;
        else 
            conv_in_buf_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_9_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_9_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_we0;
        else 
            conv_in_buf_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_address0, grp_conv_7x7_fu_515_X_buf_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_address0 <= grp_conv_7x7_fu_515_X_buf_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_address0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_address0;
        else 
            conv_in_buf_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_ce0, grp_conv_7x7_fu_515_X_buf_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_in_buf_V_ce0 <= grp_conv_7x7_fu_515_X_buf_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_ce0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_ce0;
        else 
            conv_in_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_in_buf_V_we0 <= grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_we0;
        else 
            conv_in_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_1_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_conv_7x7_fu_515_Y_buf_1_address0, grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_address0, ap_CS_fsm_state68, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            conv_out_buf_V_1_address0 <= grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_1_address0 <= grp_conv_7x7_fu_515_Y_buf_1_address0;
        else 
            conv_out_buf_V_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_conv_7x7_fu_515_Y_buf_1_ce0, grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_ce0, ap_CS_fsm_state68, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            conv_out_buf_V_1_ce0 <= grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_1_ce0 <= grp_conv_7x7_fu_515_Y_buf_1_ce0;
        else 
            conv_out_buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_1_we0_assign_proc : process(grp_conv_7x7_fu_515_Y_buf_1_we0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_1_we0 <= grp_conv_7x7_fu_515_Y_buf_1_we0;
        else 
            conv_out_buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_2_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_conv_7x7_fu_515_Y_buf_2_address0, grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_address0, ap_CS_fsm_state68, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            conv_out_buf_V_2_address0 <= grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_2_address0 <= grp_conv_7x7_fu_515_Y_buf_2_address0;
        else 
            conv_out_buf_V_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_conv_7x7_fu_515_Y_buf_2_ce0, grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_ce0, ap_CS_fsm_state68, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            conv_out_buf_V_2_ce0 <= grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_2_ce0 <= grp_conv_7x7_fu_515_Y_buf_2_ce0;
        else 
            conv_out_buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_2_we0_assign_proc : process(grp_conv_7x7_fu_515_Y_buf_2_we0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_2_we0 <= grp_conv_7x7_fu_515_Y_buf_2_we0;
        else 
            conv_out_buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_3_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_conv_7x7_fu_515_Y_buf_3_address0, grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_address0, ap_CS_fsm_state68, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            conv_out_buf_V_3_address0 <= grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_3_address0 <= grp_conv_7x7_fu_515_Y_buf_3_address0;
        else 
            conv_out_buf_V_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_conv_7x7_fu_515_Y_buf_3_ce0, grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_ce0, ap_CS_fsm_state68, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            conv_out_buf_V_3_ce0 <= grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_3_ce0 <= grp_conv_7x7_fu_515_Y_buf_3_ce0;
        else 
            conv_out_buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_3_we0_assign_proc : process(grp_conv_7x7_fu_515_Y_buf_3_we0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_3_we0 <= grp_conv_7x7_fu_515_Y_buf_3_we0;
        else 
            conv_out_buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_conv_7x7_fu_515_Y_buf_0_address0, grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_address0, ap_CS_fsm_state68, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            conv_out_buf_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            conv_out_buf_V_address0 <= grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_address0 <= grp_conv_7x7_fu_515_Y_buf_0_address0;
        else 
            conv_out_buf_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_conv_7x7_fu_515_Y_buf_0_ce0, grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_ce0, ap_CS_fsm_state68, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_out_buf_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            conv_out_buf_V_ce0 <= grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_ce0 <= grp_conv_7x7_fu_515_Y_buf_0_ce0;
        else 
            conv_out_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_d0_assign_proc : process(ap_CS_fsm_state1, grp_conv_7x7_fu_515_Y_buf_0_d0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            conv_out_buf_V_d0 <= ap_const_lv16_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_d0 <= grp_conv_7x7_fu_515_Y_buf_0_d0;
        else 
            conv_out_buf_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_conv_7x7_fu_515_Y_buf_0_we0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_out_buf_V_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_out_buf_V_we0 <= grp_conv_7x7_fu_515_Y_buf_0_we0;
        else 
            conv_out_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_1_ce0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_ce0;
        else 
            conv_wt_buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_1_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_1_we0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_we0;
        else 
            conv_wt_buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_2_ce0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_ce0;
        else 
            conv_wt_buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_2_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_2_we0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_we0;
        else 
            conv_wt_buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_3_ce0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_ce0;
        else 
            conv_wt_buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_3_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_3_we0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_we0;
        else 
            conv_wt_buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_4_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_4_ce0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_ce0;
        else 
            conv_wt_buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_4_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_4_we0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_we0;
        else 
            conv_wt_buf_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_5_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_5_ce0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_ce0;
        else 
            conv_wt_buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_5_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_5_we0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_we0;
        else 
            conv_wt_buf_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_6_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_address0, grp_conv_7x7_fu_515_W_buf_6_address0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_wt_buf_V_6_address0 <= grp_conv_7x7_fu_515_W_buf_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_6_address0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_address0;
        else 
            conv_wt_buf_V_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_V_6_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_ce0, grp_conv_7x7_fu_515_W_buf_6_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_wt_buf_V_6_ce0 <= grp_conv_7x7_fu_515_W_buf_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_6_ce0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_ce0;
        else 
            conv_wt_buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_6_ce1_assign_proc : process(grp_conv_7x7_fu_515_W_buf_6_ce1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_wt_buf_V_6_ce1 <= grp_conv_7x7_fu_515_W_buf_6_ce1;
        else 
            conv_wt_buf_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_6_ce2_assign_proc : process(grp_conv_7x7_fu_515_W_buf_6_ce2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state22, ap_CS_fsm_state26, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state46, ap_CS_fsm_state50, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state62, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            conv_wt_buf_V_6_ce2 <= grp_conv_7x7_fu_515_W_buf_6_ce2;
        else 
            conv_wt_buf_V_6_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_6_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_6_we0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_we0;
        else 
            conv_wt_buf_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_ce0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_ce0;
        else 
            conv_wt_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_V_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            conv_wt_buf_V_we0 <= grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_we0;
        else 
            conv_wt_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fm_ARVALID_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARVALID, icmp_ln55_fu_668_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln55_fu_668_p2 = ap_const_lv1_0)))) then 
            fm_ARVALID <= grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARVALID;
        else 
            fm_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_AWVALID_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWVALID, ap_CS_fsm_state68, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            fm_AWVALID <= grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWVALID;
        else 
            fm_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_BREADY_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_BREADY, ap_CS_fsm_state68, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            fm_BREADY <= grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_BREADY;
        else 
            fm_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    fm_RREADY_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_RREADY, icmp_ln55_fu_668_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln55_fu_668_p2 = ap_const_lv1_0)))) then 
            fm_RREADY <= grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_RREADY;
        else 
            fm_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    fm_WVALID_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WVALID, ap_CS_fsm_state68, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63, ap_CS_fsm_state67)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state68))) then 
            fm_WVALID <= grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WVALID;
        else 
            fm_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    grp_conv_7x7_fu_515_ap_start <= grp_conv_7x7_fu_515_ap_start_reg;
    grp_load_input_tile_block_from_DRAM_fu_424_ap_start <= grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg;
    grp_load_layer_params_from_DRAM_fu_479_ap_start <= grp_load_layer_params_from_DRAM_fu_479_ap_start_reg;

    grp_load_layer_params_from_DRAM_fu_479_kernel_group_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_F;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_E;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_D;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_C;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_B;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= ap_const_lv4_0;
        else 
            grp_load_layer_params_from_DRAM_fu_479_kernel_group <= "XXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_479_p_read_assign_proc : process(reg_619, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, conv_bias_buf_V_64_fu_130)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_load_layer_params_from_DRAM_fu_479_p_read <= reg_619;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_load_layer_params_from_DRAM_fu_479_p_read <= conv_bias_buf_V_64_fu_130;
        else 
            grp_load_layer_params_from_DRAM_fu_479_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_479_p_read1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, reg_625, conv_bias_buf_V_65_fu_134)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_load_layer_params_from_DRAM_fu_479_p_read1 <= reg_625;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_load_layer_params_from_DRAM_fu_479_p_read1 <= conv_bias_buf_V_65_fu_134;
        else 
            grp_load_layer_params_from_DRAM_fu_479_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_479_p_read2_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, reg_631, conv_bias_buf_V_66_fu_138)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_load_layer_params_from_DRAM_fu_479_p_read2 <= reg_631;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_load_layer_params_from_DRAM_fu_479_p_read2 <= conv_bias_buf_V_66_fu_138;
        else 
            grp_load_layer_params_from_DRAM_fu_479_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_479_p_read3_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, reg_637, conv_bias_buf_V_67_fu_142)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_load_layer_params_from_DRAM_fu_479_p_read3 <= reg_637;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_load_layer_params_from_DRAM_fu_479_p_read3 <= conv_bias_buf_V_67_fu_142;
        else 
            grp_load_layer_params_from_DRAM_fu_479_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_store_output_tile_to_DRAM_fu_573_ap_start <= grp_store_output_tile_to_DRAM_fu_573_ap_start_reg;

    grp_store_output_tile_to_DRAM_fu_573_kernel_group_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_F;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_E;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_D;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_C;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_B;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= ap_const_lv4_0;
        else 
            grp_store_output_tile_to_DRAM_fu_573_kernel_group <= "XXXX";
        end if; 
    end process;

    icmp_ln52_fu_651_p2 <= "1" when (ti_fu_126 = ap_const_lv5_10) else "0";
    icmp_ln55_fu_668_p2 <= "1" when (tj_reg_413 = ap_const_lv6_20) else "0";
    ti_2_fu_657_p2 <= std_logic_vector(unsigned(ti_fu_126) + unsigned(ap_const_lv5_1));
    tj_1_fu_674_p2 <= std_logic_vector(unsigned(tj_reg_413) + unsigned(ap_const_lv6_1));
    trunc_ln55_fu_663_p1 <= tj_reg_413(5 - 1 downto 0);

    wt_ARVALID_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, ap_CS_fsm_state3, grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARVALID, icmp_ln55_fu_668_p2, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln55_fu_668_p2 = ap_const_lv1_0)))) then 
            wt_ARVALID <= grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARVALID;
        else 
            wt_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    wt_RREADY_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state20, ap_CS_fsm_state24, ap_CS_fsm_state28, ap_CS_fsm_state32, ap_CS_fsm_state36, ap_CS_fsm_state40, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state56, ap_CS_fsm_state60, ap_CS_fsm_state64, ap_CS_fsm_state3, grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_RREADY, icmp_ln55_fu_668_p2, ap_CS_fsm_state7, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state23, ap_CS_fsm_state27, ap_CS_fsm_state31, ap_CS_fsm_state35, ap_CS_fsm_state39, ap_CS_fsm_state43, ap_CS_fsm_state47, ap_CS_fsm_state51, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln55_fu_668_p2 = ap_const_lv1_0)))) then 
            wt_RREADY <= grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_RREADY;
        else 
            wt_RREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
