//
// Written by Synplify Pro 
// Product Version "N-2018.03G-Beta6"
// Program "Synplify Pro", Mapper "mapgw, Build 1086R"
// Tue Oct  9 11:02:29 2018
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\gowin\1.8\synplifypro\lib\generic\gw1n.v "
// file 1 "\c:\gowin\1.8\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\gowin\1.8\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\fpga_oled_ssd1306\src\ssd1306.v "
// file 6 "\c:\fpga_oled_ssd1306\src\ssd1306_rom_cfg_mod_header.v "
// file 7 "\c:\fpga_oled_ssd1306\src\ssd1306_rom_cfg_mod.v "
// file 8 "\c:\fpga_oled_ssd1306\src\spi_master.v "
// file 9 "\c:\gowin\1.8\synplifypro\lib\nlconst.dat "

`timescale 100 ps/100 ps
module SSD1306_ROM_cfg_mod (
  encoded_step_16,
  encoded_step_0,
  encoded_step_1,
  encoded_step_2,
  encoded_step_4,
  encoded_step_3,
  encoded_step_5,
  encoded_step_6,
  step_id_i,
  step_id,
  N_2_0
)
;
output encoded_step_16 ;
output encoded_step_0 ;
output encoded_step_1 ;
output encoded_step_2 ;
output encoded_step_4 ;
output encoded_step_3 ;
output encoded_step_5 ;
output encoded_step_6 ;
output [3:0] step_id_i ;
input [6:0] step_id ;
output N_2_0 ;
wire encoded_step_16 ;
wire encoded_step_0 ;
wire encoded_step_1 ;
wire encoded_step_2 ;
wire encoded_step_4 ;
wire encoded_step_3 ;
wire encoded_step_5 ;
wire encoded_step_6 ;
wire N_2_0 ;
wire m153_am ;
wire m153_bm ;
wire m10 ;
wire m17 ;
wire m18 ;
wire m28 ;
wire m31 ;
wire m32 ;
wire m41 ;
wire m45 ;
wire m46 ;
wire m17_am ;
wire m17_bm ;
wire m23_am ;
wire m23_bm ;
wire m23 ;
wire m31_am ;
wire m31_bm ;
wire m45_am ;
wire m45_bm ;
wire m61_am ;
wire m61_bm ;
wire m61 ;
wire m10_am ;
wire m10_bm ;
wire m28_am ;
wire m28_bm ;
wire m41_am ;
wire m41_bm ;
wire m141_am ;
wire m141_bm ;
wire m141 ;
wire m37 ;
wire m48 ;
wire m147 ;
wire m146 ;
wire m150 ;
wire m56 ;
wire m6 ;
wire m11 ;
wire N_2_i ;
wire m14 ;
wire m3 ;
wire m143 ;
wire m53 ;
wire m64 ;
wire m52 ;
wire m34 ;
wire m4 ;
wire m44 ;
wire m35 ;
wire m58 ;
wire GND ;
wire VCC ;
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m153  (
	.I0(m153_am),
	.I1(m153_bm),
	.S0(step_id[6]),
	.O(encoded_step_16)
);
// @7:32
  MUX2_LUT6 \dout_1_47_0_.m18  (
	.I0(m10),
	.I1(m17),
	.S0(step_id[5]),
	.O(m18)
);
// @7:32
  MUX2_LUT6 \dout_1_47_0_.m32  (
	.I0(m28),
	.I1(m31),
	.S0(step_id[5]),
	.O(m32)
);
// @7:32
  MUX2_LUT6 \dout_1_47_0_.m46  (
	.I0(m41),
	.I1(m45),
	.S0(step_id[5]),
	.O(m46)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m17  (
	.I0(m17_am),
	.I1(m17_bm),
	.S0(step_id[4]),
	.O(m17)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m23  (
	.I0(m23_am),
	.I1(m23_bm),
	.S0(step_id[4]),
	.O(m23)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m31  (
	.I0(m31_am),
	.I1(m31_bm),
	.S0(step_id[4]),
	.O(m31)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m45  (
	.I0(m45_am),
	.I1(m45_bm),
	.S0(step_id[4]),
	.O(m45)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m61  (
	.I0(m61_am),
	.I1(m61_bm),
	.S0(step_id[4]),
	.O(m61)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m10  (
	.I0(m10_am),
	.I1(m10_bm),
	.S0(step_id[4]),
	.O(m10)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m28  (
	.I0(m28_am),
	.I1(m28_bm),
	.S0(step_id[4]),
	.O(m28)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m41  (
	.I0(m41_am),
	.I1(m41_bm),
	.S0(step_id[4]),
	.O(m41)
);
// @7:32
  MUX2_LUT5 \dout_1_47_0_.m141  (
	.I0(m141_am),
	.I1(m141_bm),
	.S0(step_id[4]),
	.O(m141)
);
// @7:32
  INV \dout_1_47_0_.I_3  (
	.I(step_id[1]),
	.O(step_id_i[1])
);
// @7:32
  INV \dout_1_47_0_.I_2  (
	.I(step_id[0]),
	.O(step_id_i[0])
);
// @7:32
  INV \dout_1_47_0_.I_1  (
	.I(step_id[3]),
	.O(step_id_i[3])
);
// @7:32
  INV \dout_1_47_0_.i3_i  (
	.I(step_id[2]),
	.O(step_id_i[2])
);
// @7:32
  LUT4 \dout_1_47_0_.m25  (
	.I0(m18),
	.I1(m23),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_0)
);
defparam \dout_1_47_0_.m25 .INIT=16'h0CAA;
// @7:32
  LUT4 \dout_1_47_0_.m39  (
	.I0(m32),
	.I1(m37),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_1)
);
defparam \dout_1_47_0_.m39 .INIT=16'h0C55;
// @7:32
  LUT4 \dout_1_47_0_.m50  (
	.I0(m46),
	.I1(m48),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_2)
);
defparam \dout_1_47_0_.m50 .INIT=16'h0CAA;
// @7:32
  LUT3 \dout_1_47_0_.m153_am  (
	.I0(m141),
	.I1(m147),
	.I2(step_id[5]),
	.F(m153_am)
);
defparam \dout_1_47_0_.m153_am .INIT=8'h3A;
// @7:32
  LUT4 \dout_1_47_0_.m153_bm  (
	.I0(m146),
	.I1(m150),
	.I2(step_id[4]),
	.I3(step_id[5]),
	.F(m153_bm)
);
defparam \dout_1_47_0_.m153_bm .INIT=16'h00C5;
// @7:32
  LUT4 \dout_1_47_0_.m63  (
	.I0(m56),
	.I1(m61),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_4)
);
defparam \dout_1_47_0_.m63 .INIT=16'h0CF5;
// @7:32
  LUT4 \dout_1_47_0_.m17_am  (
	.I0(m6),
	.I1(m11),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m17_am)
);
defparam \dout_1_47_0_.m17_am .INIT=16'h05C0;
// @7:32
  LUT4 \dout_1_47_0_.m17_bm  (
	.I0(N_2_i),
	.I1(m14),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m17_bm)
);
defparam \dout_1_47_0_.m17_bm .INIT=16'h0ACC;
// @7:32
  LUT4 \dout_1_47_0_.m23_am  (
	.I0(N_2_i),
	.I1(m14),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m23_am)
);
defparam \dout_1_47_0_.m23_am .INIT=16'h0ACC;
// @7:32
  LUT4 \dout_1_47_0_.m23_bm  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m23_bm)
);
defparam \dout_1_47_0_.m23_bm .INIT=16'h0068;
// @7:32
  LUT3 \dout_1_47_0_.m31_am  (
	.I0(m6),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.F(m31_am)
);
defparam \dout_1_47_0_.m31_am .INIT=8'hBE;
// @7:32
  LUT4 \dout_1_47_0_.m31_bm  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m31_bm)
);
defparam \dout_1_47_0_.m31_bm .INIT=16'h7DEF;
// @7:32
  LUT4 \dout_1_47_0_.m45_am  (
	.I0(m3),
	.I1(m11),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m45_am)
);
defparam \dout_1_47_0_.m45_am .INIT=16'hC0AC;
// @7:32
  LUT4 \dout_1_47_0_.m45_bm  (
	.I0(m3),
	.I1(m6),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m45_bm)
);
defparam \dout_1_47_0_.m45_bm .INIT=16'hC00A;
// @7:32
  LUT3 \dout_1_47_0_.m61_am  (
	.I0(N_2_i),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.F(m61_am)
);
defparam \dout_1_47_0_.m61_am .INIT=8'hF7;
// @7:32
  LUT4 \dout_1_47_0_.m61_bm  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m61_bm)
);
defparam \dout_1_47_0_.m61_bm .INIT=16'h007F;
// @7:32
  LUT3 \dout_1_47_0_.m147  (
	.I0(m143),
	.I1(m146),
	.I2(step_id[4]),
	.F(m147)
);
defparam \dout_1_47_0_.m147 .INIT=8'hCA;
// @7:32
  LUT3 \dout_1_47_0_.m55  (
	.I0(m53),
	.I1(step_id[5]),
	.I2(step_id[6]),
	.F(encoded_step_3)
);
defparam \dout_1_47_0_.m55 .INIT=8'h20;
// @7:32
  LUT4 \dout_1_47_0_.m10_am  (
	.I0(N_2_i),
	.I1(m3),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m10_am)
);
defparam \dout_1_47_0_.m10_am .INIT=16'h0CA0;
// @7:32
  LUT3 \dout_1_47_0_.m10_bm  (
	.I0(m6),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.F(m10_bm)
);
defparam \dout_1_47_0_.m10_bm .INIT=8'h41;
// @7:32
  LUT4 \dout_1_47_0_.m28_am  (
	.I0(m3),
	.I1(m11),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m28_am)
);
defparam \dout_1_47_0_.m28_am .INIT=16'h53FF;
// @7:32
  LUT4 \dout_1_47_0_.m28_bm  (
	.I0(m3),
	.I1(m6),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m28_bm)
);
defparam \dout_1_47_0_.m28_bm .INIT=16'hF5CF;
// @7:32
  LUT4 \dout_1_47_0_.m41_am  (
	.I0(N_2_i),
	.I1(m6),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m41_am)
);
defparam \dout_1_47_0_.m41_am .INIT=16'h300A;
// @7:32
  LUT4 \dout_1_47_0_.m41_bm  (
	.I0(m6),
	.I1(m11),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m41_bm)
);
defparam \dout_1_47_0_.m41_bm .INIT=16'h05C0;
// @7:32
  LUT4 \dout_1_47_0_.m141_am  (
	.I0(N_2_i),
	.I1(m11),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m141_am)
);
defparam \dout_1_47_0_.m141_am .INIT=16'h3C0A;
// @7:32
  LUT4 \dout_1_47_0_.m141_bm  (
	.I0(m3),
	.I1(m11),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m141_bm)
);
defparam \dout_1_47_0_.m141_bm .INIT=16'h0350;
// @7:32
  LUT4 \dout_1_47_0_.m67  (
	.I0(m64),
	.I1(step_id[4]),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_5)
);
defparam \dout_1_47_0_.m67 .INIT=16'h00BF;
// @7:32
  LUT4 \dout_1_47_0_.m53  (
	.I0(m52),
	.I1(step_id[2]),
	.I2(step_id[3]),
	.I3(step_id[4]),
	.F(m53)
);
defparam \dout_1_47_0_.m53 .INIT=16'hAAC0;
// @7:32
  LUT4 \dout_1_47_0_.m34  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m34)
);
defparam \dout_1_47_0_.m34 .INIT=16'h75EF;
// @7:32
  LUT3 \dout_1_47_0_.m56  (
	.I0(m4),
	.I1(step_id[2]),
	.I2(step_id[4]),
	.F(m56)
);
defparam \dout_1_47_0_.m56 .INIT=8'h02;
// @7:32
  LUT4 \dout_1_47_0_.m146  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m146)
);
defparam \dout_1_47_0_.m146 .INIT=16'h5D6B;
// @7:32
  LUT4 \dout_1_47_0_.m70  (
	.I0(m52),
	.I1(step_id[4]),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(encoded_step_6)
);
defparam \dout_1_47_0_.m70 .INIT=16'h0002;
// @7:32
  LUT4 \dout_1_47_0_.m44  (
	.I0(m4),
	.I1(m6),
	.I2(step_id[0]),
	.I3(step_id[2]),
	.F(m44)
);
defparam \dout_1_47_0_.m44 .INIT=16'hC0AA;
// @7:32
  LUT4 \dout_1_47_0_.m64  (
	.I0(N_2_i),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m64)
);
defparam \dout_1_47_0_.m64 .INIT=16'h07F7;
// @7:32
  LUT3 \dout_1_47_0_.m143  (
	.I0(m3),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.F(m143)
);
defparam \dout_1_47_0_.m143 .INIT=8'hB6;
// @7:32
  LUT2 \dout_1_47_0_.m52  (
	.I0(m35),
	.I1(step_id[2]),
	.F(m52)
);
defparam \dout_1_47_0_.m52 .INIT=4'h2;
// @7:32
  LUT3 \dout_1_47_0_.m58  (
	.I0(N_2_i),
	.I1(step_id[0]),
	.I2(step_id[2]),
	.F(m58)
);
defparam \dout_1_47_0_.m58 .INIT=8'h08;
// @7:32
  LUT3 \dout_1_47_0_.m14  (
	.I0(m3),
	.I1(m11),
	.I2(step_id[0]),
	.F(m14)
);
defparam \dout_1_47_0_.m14 .INIT=8'hAC;
// @7:32
  LUT3 \dout_1_47_0_.m35  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[3]),
	.F(m35)
);
defparam \dout_1_47_0_.m35 .INIT=8'h01;
// @7:32
  LUT2 \dout_1_47_0_.m1  (
	.I0(step_id[1]),
	.I1(step_id[3]),
	.F(N_2_i)
);
defparam \dout_1_47_0_.m1 .INIT=4'h8;
// @7:32
  LUT2 \dout_1_47_0_.m3  (
	.I0(step_id[1]),
	.I1(step_id[3]),
	.F(m3)
);
defparam \dout_1_47_0_.m3 .INIT=4'h2;
// @7:32
  LUT2 \dout_1_47_0_.m6  (
	.I0(step_id[1]),
	.I1(step_id[3]),
	.F(m6)
);
defparam \dout_1_47_0_.m6 .INIT=4'h6;
// @7:32
  LUT2 \dout_1_47_0_.m11  (
	.I0(step_id[1]),
	.I1(step_id[3]),
	.F(m11)
);
defparam \dout_1_47_0_.m11 .INIT=4'h4;
// @7:32
  LUT3 \dout_1_47_0_.m37  (
	.I0(m34),
	.I1(m35),
	.I2(step_id[4]),
	.F(m37)
);
defparam \dout_1_47_0_.m37 .INIT=8'h45;
// @7:32
  LUT3 \dout_1_47_0_.m48  (
	.I0(m4),
	.I1(m44),
	.I2(step_id[4]),
	.F(m48)
);
defparam \dout_1_47_0_.m48 .INIT=8'h8C;
// @5:155
  LUT4 \encoded_step_i[7]  (
	.I0(m58),
	.I1(step_id[4]),
	.I2(step_id[5]),
	.I3(step_id[6]),
	.F(N_2_0)
);
defparam \encoded_step_i[7] .INIT=16'hFDFF;
// @7:32
  LUT3 \dout_1_47_0_.m4  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[3]),
	.F(m4)
);
defparam \dout_1_47_0_.m4 .INIT=8'h04;
// @7:32
  LUT4 \dout_1_47_0_.m150  (
	.I0(step_id[0]),
	.I1(step_id[1]),
	.I2(step_id[2]),
	.I3(step_id[3]),
	.F(m150)
);
defparam \dout_1_47_0_.m150 .INIT=16'h0054;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* SSD1306_ROM_cfg_mod */

module spi_master_8s_8s_0_1 (
  wr_spi,
  rd_spi,
  clk_ssd1306,
  oled_sdin_c,
  ss_c,
  charreceived_1z,
  oled_sclk_c
)
;
input wr_spi ;
input rd_spi ;
input clk_ssd1306 ;
output oled_sdin_c ;
output ss_c ;
output charreceived_1z ;
output oled_sclk_c ;
wire wr_spi ;
wire rd_spi ;
wire clk_ssd1306 ;
wire oled_sdin_c ;
wire ss_c ;
wire charreceived_1z ;
wire oled_sclk_c ;
wire [0:0] input_buffer;
wire [4:1] sckint;
wire [7:0] prescaller_cnt;
wire [7:0] shift_reg_out;
wire [6:4] shift_reg_out_9;
wire [6:0] prescaller_cnt_cry_0_RNO;
wire [7:7] prescaller_cnt_qxu;
wire [3:0] sckint_cry_0_RNO;
wire [7:0] prescaller_cnt_s;
wire [4:0] sckint_s;
wire [3:0] sckint_cry;
wire [4:4] sckint_s_0_COUT;
wire [6:0] prescaller_cnt_cry;
wire [7:7] prescaller_cnt_s_0_COUT;
wire ss7 ;
wire ss7_i ;
wire state ;
wire state_i ;
wire charreceivedn ;
wire charreceivedn_i ;
wire charreceivedp ;
wire charreceivedp_i ;
wire inbufffulln ;
wire inbufffulln_i ;
wire inbufffullp ;
wire inbufffullp_i ;
wire N_278 ;
wire _mosi_0_sqmuxa ;
wire sckinte ;
wire N_30 ;
wire sckint11 ;
wire N_36 ;
wire N_34 ;
wire N_32 ;
wire charreceivedp_1_sqmuxa ;
wire un2_buffempty_27_0_a2_4 ;
wire un2_buffempty_27_0_a2_5 ;
wire N_72_i ;
wire N_283_i ;
wire N_56_i ;
wire N_281 ;
wire N_50 ;
wire N_280 ;
wire N_48 ;
wire N_279 ;
wire N_46 ;
wire _mosi ;
wire VCC ;
wire GND ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
// @5:126
  INV ss7_RNI7BA5 (
	.I(ss7),
	.O(ss7_i)
);
// @5:126
  INV state_RNO (
	.I(state),
	.O(state_i)
);
// @8:237
  INV charreceivedn_i_cZ (
	.I(charreceivedn),
	.O(charreceivedn_i)
);
// @8:139
  INV charreceivedp_i_cZ (
	.I(charreceivedp),
	.O(charreceivedp_i)
);
// @8:139
  INV inbufffulln_i_cZ (
	.I(inbufffulln),
	.O(inbufffulln_i)
);
// @8:78
  INV inbufffullp_i_cZ (
	.I(inbufffullp),
	.O(inbufffullp_i)
);
// @5:180
  LUT4 \un1_ss7_7_i_0[0]  (
	.I0(N_278),
	.I1(_mosi_0_sqmuxa),
	.I2(sckinte),
	.I3(ss7),
	.F(N_30)
);
defparam \un1_ss7_7_i_0[0] .INIT=16'hCCDC;
// @5:180
  LUT4 \un1_ss7_1_i_0[0]  (
	.I0(oled_sclk_c),
	.I1(_mosi_0_sqmuxa),
	.I2(sckint11),
	.I3(sckinte),
	.F(N_36)
);
defparam \un1_ss7_1_i_0[0] .INIT=16'hCECC;
// @5:180
  LUT3 \un1_ss7_2_i_0[0]  (
	.I0(oled_sclk_c),
	.I1(_mosi_0_sqmuxa),
	.I2(sckinte),
	.F(N_34)
);
defparam \un1_ss7_2_i_0[0] .INIT=8'hDC;
// @5:180
  LUT3 \un1_ss7_3_i_0[0]  (
	.I0(N_278),
	.I1(_mosi_0_sqmuxa),
	.I2(sckinte),
	.F(N_32)
);
defparam \un1_ss7_3_i_0[0] .INIT=8'hDC;
// @8:183
  LUT3 charreceivedp_1_sqmuxa_0_a3 (
	.I0(N_278),
	.I1(charreceived_1z),
	.I2(sckinte),
	.F(charreceivedp_1_sqmuxa)
);
defparam charreceivedp_1_sqmuxa_0_a3.INIT=8'h10;
// @8:139
  LUT3 state_RNIVP0V2_0 (
	.I0(state),
	.I1(un2_buffempty_27_0_a2_4),
	.I2(un2_buffempty_27_0_a2_5),
	.F(N_72_i)
);
defparam state_RNIVP0V2_0.INIT=8'h2A;
// @5:126
  LUT3 state_RNIVP0V2 (
	.I0(state),
	.I1(un2_buffempty_27_0_a2_4),
	.I2(un2_buffempty_27_0_a2_5),
	.F(sckinte)
);
defparam state_RNIVP0V2.INIT=8'h80;
// @8:139
  LUT2 ss7_RNIIN5D (
	.I0(ss7),
	.I1(state),
	.F(N_283_i)
);
defparam ss7_RNIIN5D.INIT=4'hE;
// @8:206
  LUT2 output_buffer_0_sqmuxa_i_o3 (
	.I0(oled_sclk_c),
	.I1(sckint11),
	.F(N_278)
);
defparam output_buffer_0_sqmuxa_i_o3.INIT=4'h7;
// @8:139
  LUT2 \shift_reg_out_RNO[0]  (
	.I0(input_buffer[0]),
	.I1(state),
	.F(N_56_i)
);
defparam \shift_reg_out_RNO[0] .INIT=4'hE;
// @8:206
  LUT4 sckint11_cZ (
	.I0(sckint[1]),
	.I1(sckint[2]),
	.I2(sckint[3]),
	.I3(sckint[4]),
	.F(sckint11)
);
defparam sckint11_cZ.INIT=16'h0080;
// @5:126
  LUT4 \prescaller_cnt_RNITPIB1[0]  (
	.I0(prescaller_cnt[0]),
	.I1(prescaller_cnt[4]),
	.I2(prescaller_cnt[6]),
	.I3(prescaller_cnt[7]),
	.F(un2_buffempty_27_0_a2_4)
);
defparam \prescaller_cnt_RNITPIB1[0] .INIT=16'h0002;
// @5:126
  LUT4 \prescaller_cnt_RNINJIB1[1]  (
	.I0(prescaller_cnt[1]),
	.I1(prescaller_cnt[2]),
	.I2(prescaller_cnt[3]),
	.I3(prescaller_cnt[5]),
	.F(un2_buffempty_27_0_a2_5)
);
defparam \prescaller_cnt_RNINJIB1[1] .INIT=16'h0001;
// @8:159
  LUT3 \shift_reg_out_9_i_m2[1]  (
	.I0(input_buffer[0]),
	.I1(shift_reg_out[0]),
	.I2(state),
	.F(N_281)
);
defparam \shift_reg_out_9_i_m2[1] .INIT=8'hCA;
// @8:159
  LUT3 \shift_reg_out_9_i_m2[2]  (
	.I0(input_buffer[0]),
	.I1(shift_reg_out[1]),
	.I2(state),
	.F(N_50)
);
defparam \shift_reg_out_9_i_m2[2] .INIT=8'hCA;
// @8:159
  LUT3 \shift_reg_out_9_i_m2[3]  (
	.I0(input_buffer[0]),
	.I1(shift_reg_out[2]),
	.I2(state),
	.F(N_280)
);
defparam \shift_reg_out_9_i_m2[3] .INIT=8'hCA;
// @8:159
  LUT3 \shift_reg_out_9_i_m2[5]  (
	.I0(input_buffer[0]),
	.I1(shift_reg_out[4]),
	.I2(state),
	.F(N_48)
);
defparam \shift_reg_out_9_i_m2[5] .INIT=8'hCA;
// @8:159
  LUT3 \shift_reg_out_9_i_m2[7]  (
	.I0(input_buffer[0]),
	.I1(shift_reg_out[6]),
	.I2(state),
	.F(N_279)
);
defparam \shift_reg_out_9_i_m2[7] .INIT=8'hCA;
// @5:126
  LUT3 _mosi_RNO (
	.I0(input_buffer[0]),
	.I1(shift_reg_out[7]),
	.I2(state),
	.F(N_46)
);
defparam _mosi_RNO.INIT=8'hCA;
// @8:251
  LUT2 mosi (
	.I0(_mosi),
	.I1(ss_c),
	.F(oled_sdin_c)
);
defparam mosi.INIT=4'hE;
// @8:252
  LUT2 charreceived (
	.I0(charreceivedn),
	.I1(charreceivedp),
	.F(charreceived_1z)
);
defparam charreceived.INIT=4'h6;
// @8:209
  LUT2 ss7_cZ (
	.I0(inbufffulln),
	.I1(inbufffullp),
	.F(ss7)
);
defparam ss7_cZ.INIT=4'h6;
// @8:159
  LUT2 \shift_reg_out_9_cZ[6]  (
	.I0(shift_reg_out[5]),
	.I1(state),
	.F(shift_reg_out_9[6])
);
defparam \shift_reg_out_9_cZ[6] .INIT=4'h8;
// @8:159
  LUT2 \shift_reg_out_9_cZ[4]  (
	.I0(shift_reg_out[3]),
	.I1(state),
	.F(shift_reg_out_9[4])
);
defparam \shift_reg_out_9_cZ[4] .INIT=4'h8;
// @8:162
  LUT3 _mosi_0_sqmuxa_0_a3 (
	.I0(inbufffulln),
	.I1(inbufffullp),
	.I2(state),
	.F(_mosi_0_sqmuxa)
);
defparam _mosi_0_sqmuxa_0_a3.INIT=8'h06;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[0]  (
	.I0(N_72_i),
	.I1(prescaller_cnt[0]),
	.F(prescaller_cnt_cry_0_RNO[0])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[0] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[1]  (
	.I0(N_72_i),
	.I1(prescaller_cnt[1]),
	.F(prescaller_cnt_cry_0_RNO[1])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[1] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[2]  (
	.I0(N_72_i),
	.I1(prescaller_cnt[2]),
	.F(prescaller_cnt_cry_0_RNO[2])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[2] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[3]  (
	.I0(N_72_i),
	.I1(prescaller_cnt[3]),
	.F(prescaller_cnt_cry_0_RNO[3])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[3] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[4]  (
	.I0(N_72_i),
	.I1(prescaller_cnt[4]),
	.F(prescaller_cnt_cry_0_RNO[4])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[4] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[5]  (
	.I0(N_72_i),
	.I1(prescaller_cnt[5]),
	.F(prescaller_cnt_cry_0_RNO[5])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[5] .INIT=4'h8;
  LUT2 \prescaller_cnt_cry_0_RNO_cZ[6]  (
	.I0(N_72_i),
	.I1(prescaller_cnt[6]),
	.F(prescaller_cnt_cry_0_RNO[6])
);
defparam \prescaller_cnt_cry_0_RNO_cZ[6] .INIT=4'h8;
// @8:139
  LUT2 \prescaller_cnt_qxu_cZ[7]  (
	.I0(N_72_i),
	.I1(prescaller_cnt[7]),
	.F(prescaller_cnt_qxu[7])
);
defparam \prescaller_cnt_qxu_cZ[7] .INIT=4'h8;
  LUT2 \sckint_cry_0_RNO_cZ[0]  (
	.I0(N_278),
	.I1(oled_sclk_c),
	.F(sckint_cry_0_RNO[0])
);
defparam \sckint_cry_0_RNO_cZ[0] .INIT=4'h8;
  LUT2 \sckint_cry_0_RNO_cZ[1]  (
	.I0(N_278),
	.I1(sckint[1]),
	.F(sckint_cry_0_RNO[1])
);
defparam \sckint_cry_0_RNO_cZ[1] .INIT=4'h8;
  LUT2 \sckint_cry_0_RNO_cZ[2]  (
	.I0(N_278),
	.I1(sckint[2]),
	.F(sckint_cry_0_RNO[2])
);
defparam \sckint_cry_0_RNO_cZ[2] .INIT=4'h8;
  LUT2 \sckint_cry_0_RNO_cZ[3]  (
	.I0(N_278),
	.I1(sckint[3]),
	.F(sckint_cry_0_RNO[3])
);
defparam \sckint_cry_0_RNO_cZ[3] .INIT=4'h8;
// @8:139
  DFFE \prescaller_cnt_Z[7]  (
	.Q(prescaller_cnt[7]),
	.D(prescaller_cnt_s[7]),
	.CLK(clk_ssd1306),
	.CE(N_283_i)
);
// @8:139
  DFFE \prescaller_cnt_Z[6]  (
	.Q(prescaller_cnt[6]),
	.D(prescaller_cnt_s[6]),
	.CLK(clk_ssd1306),
	.CE(N_283_i)
);
// @8:139
  DFFE \prescaller_cnt_Z[5]  (
	.Q(prescaller_cnt[5]),
	.D(prescaller_cnt_s[5]),
	.CLK(clk_ssd1306),
	.CE(N_283_i)
);
// @8:139
  DFFE \prescaller_cnt_Z[4]  (
	.Q(prescaller_cnt[4]),
	.D(prescaller_cnt_s[4]),
	.CLK(clk_ssd1306),
	.CE(N_283_i)
);
// @8:139
  DFFE \prescaller_cnt_Z[3]  (
	.Q(prescaller_cnt[3]),
	.D(prescaller_cnt_s[3]),
	.CLK(clk_ssd1306),
	.CE(N_283_i)
);
// @8:139
  DFFE \prescaller_cnt_Z[2]  (
	.Q(prescaller_cnt[2]),
	.D(prescaller_cnt_s[2]),
	.CLK(clk_ssd1306),
	.CE(N_283_i)
);
// @8:139
  DFFE \prescaller_cnt_Z[1]  (
	.Q(prescaller_cnt[1]),
	.D(prescaller_cnt_s[1]),
	.CLK(clk_ssd1306),
	.CE(N_283_i)
);
// @8:139
  DFFE \prescaller_cnt_Z[0]  (
	.Q(prescaller_cnt[0]),
	.D(prescaller_cnt_s[0]),
	.CLK(clk_ssd1306),
	.CE(N_283_i)
);
// @8:139
  DFFE \sckint_Z[4]  (
	.Q(sckint[4]),
	.D(sckint_s[4]),
	.CLK(clk_ssd1306),
	.CE(sckinte)
);
// @8:139
  DFFE \sckint_Z[3]  (
	.Q(sckint[3]),
	.D(sckint_s[3]),
	.CLK(clk_ssd1306),
	.CE(sckinte)
);
// @8:139
  DFFE \sckint_Z[2]  (
	.Q(sckint[2]),
	.D(sckint_s[2]),
	.CLK(clk_ssd1306),
	.CE(sckinte)
);
// @8:139
  DFFE \sckint_Z[1]  (
	.Q(sckint[1]),
	.D(sckint_s[1]),
	.CLK(clk_ssd1306),
	.CE(sckinte)
);
// @8:139
  DFFE \sckint_Z[0]  (
	.Q(oled_sclk_c),
	.D(sckint_s[0]),
	.CLK(clk_ssd1306),
	.CE(sckinte)
);
// @8:237
  DFFE charreceivedn_Z (
	.Q(charreceivedn),
	.D(charreceivedn_i),
	.CLK(rd_spi),
	.CE(charreceived_1z)
);
// @8:139
  DFFE charreceivedp_Z (
	.Q(charreceivedp),
	.D(charreceivedp_i),
	.CLK(clk_ssd1306),
	.CE(charreceivedp_1_sqmuxa)
);
// @8:139
  DFFE state_Z (
	.Q(state),
	.D(state_i),
	.CLK(clk_ssd1306),
	.CE(N_32)
);
// @8:139
  DFFE _mosi_Z (
	.Q(_mosi),
	.D(N_46),
	.CLK(clk_ssd1306),
	.CE(N_36)
);
// @8:139
  DFFE \shift_reg_out_Z[7]  (
	.Q(shift_reg_out[7]),
	.D(N_279),
	.CLK(clk_ssd1306),
	.CE(N_34)
);
// @8:139
  DFFE \shift_reg_out_Z[6]  (
	.Q(shift_reg_out[6]),
	.D(shift_reg_out_9[6]),
	.CLK(clk_ssd1306),
	.CE(N_34)
);
// @8:139
  DFFE \shift_reg_out_Z[5]  (
	.Q(shift_reg_out[5]),
	.D(N_48),
	.CLK(clk_ssd1306),
	.CE(N_34)
);
// @8:139
  DFFE \shift_reg_out_Z[4]  (
	.Q(shift_reg_out[4]),
	.D(shift_reg_out_9[4]),
	.CLK(clk_ssd1306),
	.CE(N_34)
);
// @8:139
  DFFE \shift_reg_out_Z[3]  (
	.Q(shift_reg_out[3]),
	.D(N_280),
	.CLK(clk_ssd1306),
	.CE(N_34)
);
// @8:139
  DFFE \shift_reg_out_Z[2]  (
	.Q(shift_reg_out[2]),
	.D(N_50),
	.CLK(clk_ssd1306),
	.CE(N_34)
);
// @8:139
  DFFE \shift_reg_out_Z[1]  (
	.Q(shift_reg_out[1]),
	.D(N_281),
	.CLK(clk_ssd1306),
	.CE(N_34)
);
// @8:139
  DFFE \shift_reg_out_Z[0]  (
	.Q(shift_reg_out[0]),
	.D(N_56_i),
	.CLK(clk_ssd1306),
	.CE(N_34)
);
// @8:139
  DFFE ss_Z (
	.Q(ss_c),
	.D(state),
	.CLK(clk_ssd1306),
	.CE(N_30)
);
// @8:65
  DFFE \input_buffer_Z[0]  (
	.Q(input_buffer[0]),
	.D(VCC),
	.CLK(wr_spi),
	.CE(ss7_i)
);
// @8:78
  DFFE inbufffullp_0_Z (
	.Q(inbufffullp),
	.D(inbufffullp_i),
	.CLK(wr_spi),
	.CE(ss7_i)
);
defparam inbufffullp_0_Z.INIT=1'b0;
// @8:139
  DFFE inbufffulln_0_Z (
	.Q(inbufffulln),
	.D(inbufffulln_i),
	.CLK(clk_ssd1306),
	.CE(_mosi_0_sqmuxa)
);
defparam inbufffulln_0_Z.INIT=1'b0;
// @8:139
  ALU \sckint_s_0[4]  (
	.CIN(sckint_cry[3]),
	.I0(sckint[4]),
	.I1(GND),
	.I3(GND),
	.COUT(sckint_s_0_COUT[4]),
	.SUM(sckint_s[4])
);
defparam \sckint_s_0[4] .ALU_MODE=0;
// @8:139
  ALU \sckint_cry_0[3]  (
	.CIN(sckint_cry[2]),
	.I0(sckint_cry_0_RNO[3]),
	.I1(GND),
	.I3(GND),
	.COUT(sckint_cry[3]),
	.SUM(sckint_s[3])
);
defparam \sckint_cry_0[3] .ALU_MODE=0;
// @8:139
  ALU \sckint_cry_0[2]  (
	.CIN(sckint_cry[1]),
	.I0(sckint_cry_0_RNO[2]),
	.I1(GND),
	.I3(GND),
	.COUT(sckint_cry[2]),
	.SUM(sckint_s[2])
);
defparam \sckint_cry_0[2] .ALU_MODE=0;
// @8:139
  ALU \sckint_cry_0[1]  (
	.CIN(sckint_cry[0]),
	.I0(sckint_cry_0_RNO[1]),
	.I1(GND),
	.I3(GND),
	.COUT(sckint_cry[1]),
	.SUM(sckint_s[1])
);
defparam \sckint_cry_0[1] .ALU_MODE=0;
// @8:139
  ALU \sckint_cry_0[0]  (
	.CIN(N_278),
	.I0(sckint_cry_0_RNO[0]),
	.I1(GND),
	.I3(GND),
	.COUT(sckint_cry[0]),
	.SUM(sckint_s[0])
);
defparam \sckint_cry_0[0] .ALU_MODE=0;
// @8:139
  ALU \prescaller_cnt_s_0[7]  (
	.CIN(prescaller_cnt_cry[6]),
	.I0(prescaller_cnt_qxu[7]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_s_0_COUT[7]),
	.SUM(prescaller_cnt_s[7])
);
defparam \prescaller_cnt_s_0[7] .ALU_MODE=0;
// @8:139
  ALU \prescaller_cnt_cry_0[6]  (
	.CIN(prescaller_cnt_cry[5]),
	.I0(prescaller_cnt_cry_0_RNO[6]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[6]),
	.SUM(prescaller_cnt_s[6])
);
defparam \prescaller_cnt_cry_0[6] .ALU_MODE=0;
// @8:139
  ALU \prescaller_cnt_cry_0[5]  (
	.CIN(prescaller_cnt_cry[4]),
	.I0(prescaller_cnt_cry_0_RNO[5]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[5]),
	.SUM(prescaller_cnt_s[5])
);
defparam \prescaller_cnt_cry_0[5] .ALU_MODE=0;
// @8:139
  ALU \prescaller_cnt_cry_0[4]  (
	.CIN(prescaller_cnt_cry[3]),
	.I0(prescaller_cnt_cry_0_RNO[4]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[4]),
	.SUM(prescaller_cnt_s[4])
);
defparam \prescaller_cnt_cry_0[4] .ALU_MODE=0;
// @8:139
  ALU \prescaller_cnt_cry_0[3]  (
	.CIN(prescaller_cnt_cry[2]),
	.I0(prescaller_cnt_cry_0_RNO[3]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[3]),
	.SUM(prescaller_cnt_s[3])
);
defparam \prescaller_cnt_cry_0[3] .ALU_MODE=0;
// @8:139
  ALU \prescaller_cnt_cry_0[2]  (
	.CIN(prescaller_cnt_cry[1]),
	.I0(prescaller_cnt_cry_0_RNO[2]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[2]),
	.SUM(prescaller_cnt_s[2])
);
defparam \prescaller_cnt_cry_0[2] .ALU_MODE=0;
// @8:139
  ALU \prescaller_cnt_cry_0[1]  (
	.CIN(prescaller_cnt_cry[0]),
	.I0(prescaller_cnt_cry_0_RNO[1]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[1]),
	.SUM(prescaller_cnt_s[1])
);
defparam \prescaller_cnt_cry_0[1] .ALU_MODE=0;
// @8:139
  ALU \prescaller_cnt_cry_0[0]  (
	.CIN(N_72_i),
	.I0(prescaller_cnt_cry_0_RNO[0]),
	.I1(GND),
	.I3(GND),
	.COUT(prescaller_cnt_cry[0]),
	.SUM(prescaller_cnt_s[0])
);
defparam \prescaller_cnt_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* spi_master_8s_8s_0_1 */

module SSD1306 (
  clk_50M,
  rst_n,
  oled_dc,
  oled_res,
  oled_sclk,
  oled_sdin,
  oled_vbat,
  oled_vdd,
  ss,
  led
)
;
input clk_50M ;
input rst_n ;
output oled_dc ;
output oled_res ;
output oled_sclk ;
output oled_sdin ;
output oled_vbat ;
output oled_vdd ;
output ss ;
output [3:0] led ;
wire clk_50M ;
wire rst_n ;
wire oled_dc ;
wire oled_res ;
wire oled_sclk ;
wire oled_sdin ;
wire oled_vbat ;
wire oled_vdd ;
wire ss ;
wire [6:0] step_id;
wire [24:0] cnt;
wire [27:0] elapsed_time;
wire [24:6] cnt_3;
wire [3:0] led_c;
wire [16:0] encoded_step;
wire [3:0] step_id_i;
wire un1_elapsed_time_cry_27 ;
wire un1_step_id_1_cry_0_0_SUM ;
wire un1_step_id_1_cry_1_0_SUM ;
wire un1_step_id_1_cry_2_0_SUM ;
wire un1_step_id_1_cry_3_0_SUM ;
wire un1_step_id_1_cry_4_0_SUM ;
wire un1_step_id_1_cry_5_0_SUM ;
wire un1_step_id_1_s_6_0_SUM ;
wire GND ;
wire clk_ssd1306 ;
wire VCC ;
wire wr_spi ;
wire rd_spi ;
wire charreceived ;
wire internal_state_machine ;
wire wait_spi ;
wire clk_ssd13063 ;
wire internal_state_machine_0_sqmuxa ;
wire internal_state_machine_0_1 ;
wire wait_spi_0_1 ;
wire N_123_0_0 ;
wire N_127_0_0 ;
wire un1_elapsed_time_cry_0 ;
wire un1_elapsed_time_cry_1 ;
wire un1_elapsed_time_cry_2 ;
wire un1_elapsed_time_cry_3 ;
wire un1_elapsed_time_cry_4 ;
wire un1_elapsed_time_cry_5 ;
wire un1_elapsed_time_cry_6 ;
wire un1_elapsed_time_cry_7 ;
wire un1_elapsed_time_cry_8 ;
wire un1_elapsed_time_cry_9 ;
wire un1_elapsed_time_cry_10 ;
wire un1_elapsed_time_cry_11 ;
wire un1_elapsed_time_cry_12 ;
wire un1_elapsed_time_cry_13 ;
wire un1_elapsed_time_cry_14 ;
wire un1_elapsed_time_cry_15 ;
wire un1_elapsed_time_cry_16 ;
wire un1_elapsed_time_cry_17 ;
wire un1_elapsed_time_cry_18 ;
wire un1_elapsed_time_cry_19 ;
wire un1_elapsed_time_cry_20 ;
wire un1_elapsed_time_cry_21 ;
wire un1_elapsed_time_cry_22 ;
wire un1_elapsed_time_cry_23 ;
wire un1_elapsed_time_cry_24 ;
wire un1_elapsed_time_cry_25 ;
wire un1_elapsed_time_cry_26 ;
wire N_102 ;
wire elapsed_time_0_sqmuxa_1_i_o2 ;
wire clk_50M_c ;
wire rst_n_c ;
wire oled_dc_c ;
wire oled_res_c ;
wire oled_sclk_c ;
wire oled_sdin_c ;
wire oled_vbat_c ;
wire oled_vdd_c ;
wire ss_c ;
wire N_106 ;
wire un3_cnt_cry_0_0_SUM ;
wire un3_cnt_cry_1_0_SUM ;
wire un3_cnt_cry_2_0_SUM ;
wire un3_cnt_cry_3_0_SUM ;
wire un3_cnt_cry_4_0_SUM ;
wire un3_cnt_cry_5_0_SUM ;
wire un3_cnt_cry_6_0_SUM ;
wire un3_cnt_cry_7_0_SUM ;
wire un3_cnt_cry_8_0_SUM ;
wire un3_cnt_cry_9_0_SUM ;
wire un3_cnt_cry_10_0_SUM ;
wire un3_cnt_cry_11_0_SUM ;
wire un3_cnt_cry_12_0_SUM ;
wire un3_cnt_cry_13_0_SUM ;
wire un3_cnt_cry_14_0_SUM ;
wire un3_cnt_cry_15_0_SUM ;
wire un3_cnt_cry_16_0_SUM ;
wire un3_cnt_cry_17_0_SUM ;
wire un3_cnt_cry_18_0_SUM ;
wire un3_cnt_cry_19_0_SUM ;
wire un3_cnt_cry_20_0_SUM ;
wire un3_cnt_cry_21_0_SUM ;
wire un3_cnt_cry_22_0_SUM ;
wire un3_cnt_cry_23_0_SUM ;
wire un3_cnt_s_24_0_SUM ;
wire un3_cnt_cry_0 ;
wire un3_cnt_cry_1 ;
wire un3_cnt_cry_2 ;
wire un3_cnt_cry_3 ;
wire un3_cnt_cry_4 ;
wire un3_cnt_cry_5 ;
wire un3_cnt_cry_6 ;
wire un3_cnt_cry_7 ;
wire un3_cnt_cry_8 ;
wire un3_cnt_cry_9 ;
wire un3_cnt_cry_10 ;
wire un3_cnt_cry_11 ;
wire un3_cnt_cry_12 ;
wire un3_cnt_cry_13 ;
wire un3_cnt_cry_14 ;
wire un3_cnt_cry_15 ;
wire un3_cnt_cry_16 ;
wire un3_cnt_cry_17 ;
wire un3_cnt_cry_18 ;
wire un3_cnt_cry_19 ;
wire un3_cnt_cry_20 ;
wire un3_cnt_cry_21 ;
wire un3_cnt_cry_22 ;
wire un3_cnt_cry_23 ;
wire un3_saved_elapsed_time_cry_0_0_SUM ;
wire N_269 ;
wire un3_saved_elapsed_time_cry_2_0_SUM ;
wire un3_saved_elapsed_time_cry_3_0_SUM ;
wire un3_saved_elapsed_time_cry_4_0_SUM ;
wire un3_saved_elapsed_time_cry_5_0_SUM ;
wire un3_saved_elapsed_time_cry_6_0_SUM ;
wire un3_saved_elapsed_time_cry_7_0_SUM ;
wire N_262 ;
wire N_261 ;
wire N_260 ;
wire N_259 ;
wire un3_saved_elapsed_time_cry_12_0_SUM ;
wire un3_saved_elapsed_time_cry_13_0_SUM ;
wire un3_saved_elapsed_time_cry_14_0_SUM ;
wire N_255 ;
wire N_254 ;
wire un3_saved_elapsed_time_cry_17_0_SUM ;
wire un3_saved_elapsed_time_cry_18_0_SUM ;
wire un3_saved_elapsed_time_cry_19_0_SUM ;
wire un3_saved_elapsed_time_cry_20_0_SUM ;
wire un3_saved_elapsed_time_cry_21_0_SUM ;
wire un3_saved_elapsed_time_cry_22_0_SUM ;
wire N_116 ;
wire un3_saved_elapsed_time_cry_24_0_SUM ;
wire N_114 ;
wire un3_saved_elapsed_time_cry_26_0_SUM ;
wire N_112 ;
wire un3_saved_elapsed_time_cry_0 ;
wire un3_saved_elapsed_time_cry_1 ;
wire un3_saved_elapsed_time_cry_2 ;
wire un3_saved_elapsed_time_cry_3 ;
wire un3_saved_elapsed_time_cry_4 ;
wire un3_saved_elapsed_time_cry_5 ;
wire un3_saved_elapsed_time_cry_6 ;
wire un3_saved_elapsed_time_cry_7 ;
wire un3_saved_elapsed_time_cry_8 ;
wire un3_saved_elapsed_time_cry_9 ;
wire un3_saved_elapsed_time_cry_10 ;
wire un3_saved_elapsed_time_cry_11 ;
wire un3_saved_elapsed_time_cry_12 ;
wire un3_saved_elapsed_time_cry_13 ;
wire un3_saved_elapsed_time_cry_14 ;
wire un3_saved_elapsed_time_cry_15 ;
wire un3_saved_elapsed_time_cry_16 ;
wire un3_saved_elapsed_time_cry_17 ;
wire un3_saved_elapsed_time_cry_18 ;
wire un3_saved_elapsed_time_cry_19 ;
wire un3_saved_elapsed_time_cry_20 ;
wire un3_saved_elapsed_time_cry_21 ;
wire un3_saved_elapsed_time_cry_22 ;
wire un3_saved_elapsed_time_cry_23 ;
wire un3_saved_elapsed_time_cry_24 ;
wire un3_saved_elapsed_time_cry_25 ;
wire un3_saved_elapsed_time_cry_26 ;
wire un1_step_id_1_cry_0 ;
wire un1_step_id_1_cry_1 ;
wire un1_step_id_1_cry_2 ;
wire un1_step_id_1_cry_3 ;
wire un1_step_id_1_cry_4 ;
wire un1_step_id_1_cry_5 ;
wire N_128_0 ;
wire N_2_0 ;
wire N_100_i ;
wire clk_ssd1306_i_i ;
wire N_96_i ;
wire clk_ssd13063_13 ;
wire clk_ssd13063_14 ;
wire clk_ssd13063_15 ;
wire clk_ssd13063_16 ;
wire clk_ssd13063_17 ;
wire clk_ssd13063_22 ;
wire N_581 ;
wire N_582 ;
wire N_583 ;
wire N_584 ;
wire N_585 ;
wire N_586 ;
wire N_587 ;
wire N_588 ;
wire N_589 ;
wire N_590 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_595 ;
wire N_596 ;
wire N_597 ;
wire N_598 ;
wire N_599 ;
wire N_600 ;
wire N_601 ;
wire N_602 ;
wire N_603 ;
wire N_604 ;
wire N_605 ;
wire N_606 ;
wire N_607 ;
wire N_608 ;
wire N_609 ;
wire clk_ssd13063_1 ;
wire un1_step_id_1_s_6_0_COUT ;
wire un3_saved_elapsed_time_s_27_0_COUT ;
wire un3_cnt_s_24_0_COUT ;
wire un1_elapsed_time_cry_0_0_SUM ;
wire un1_elapsed_time_cry_1_0_SUM ;
wire un1_elapsed_time_cry_2_0_SUM ;
wire un1_elapsed_time_cry_3_0_SUM ;
wire un1_elapsed_time_cry_4_0_SUM ;
wire un1_elapsed_time_cry_5_0_SUM ;
wire un1_elapsed_time_cry_6_0_SUM ;
wire un1_elapsed_time_cry_7_0_SUM ;
wire un1_elapsed_time_cry_8_0_SUM ;
wire un1_elapsed_time_cry_9_0_SUM ;
wire un1_elapsed_time_cry_10_0_SUM ;
wire un1_elapsed_time_cry_11_0_SUM ;
wire un1_elapsed_time_cry_12_0_SUM ;
wire un1_elapsed_time_cry_13_0_SUM ;
wire un1_elapsed_time_cry_14_0_SUM ;
wire un1_elapsed_time_cry_15_0_SUM ;
wire un1_elapsed_time_cry_16_0_SUM ;
wire un1_elapsed_time_cry_17_0_SUM ;
wire un1_elapsed_time_cry_18_0_SUM ;
wire un1_elapsed_time_cry_19_0_SUM ;
wire un1_elapsed_time_cry_20_0_SUM ;
wire un1_elapsed_time_cry_21_0_SUM ;
wire un1_elapsed_time_cry_22_0_SUM ;
wire un1_elapsed_time_cry_23_0_SUM ;
wire un1_elapsed_time_cry_24_0_SUM ;
wire un1_elapsed_time_cry_25_0_SUM ;
wire un1_elapsed_time_cry_26_0_SUM ;
wire un1_elapsed_time_cry_27_0_SUM ;
  GSR GSR_INST (
	.GSRI(VCC)
);
// @5:193
  INV rst_n_ibuf_RNIBNDC (
	.I(rst_n_c),
	.O(N_128_0)
);
// @5:101
  INV clk_ssd1306_i_i_cZ (
	.I(clk_ssd1306),
	.O(clk_ssd1306_i_i)
);
// @5:155
  LUT4 rd_spi_0_0 (
	.I0(N_2_0),
	.I1(encoded_step[1]),
	.I2(rd_spi),
	.I3(rst_n_c),
	.F(N_127_0_0)
);
defparam rd_spi_0_0.INIT=16'hD800;
// @5:155
  LUT4 wr_spi_0_0 (
	.I0(N_2_0),
	.I1(encoded_step[2]),
	.I2(rst_n_c),
	.I3(wr_spi),
	.F(N_123_0_0)
);
defparam wr_spi_0_0.INIT=16'hD080;
// @5:155
  LUT4 wait_spi_0_1_cZ (
	.I0(N_2_0),
	.I1(encoded_step[0]),
	.I2(rst_n_c),
	.I3(wait_spi),
	.F(wait_spi_0_1)
);
defparam wait_spi_0_1_cZ.INIT=16'hD080;
// @5:180
  LUT2 rst_n_ibuf_RNISF2G (
	.I0(elapsed_time_0_sqmuxa_1_i_o2),
	.I1(rst_n_c),
	.F(N_96_i)
);
defparam rst_n_ibuf_RNISF2G.INIT=4'h1;
// @5:112
  LUT2 \cnt_3_cZ[6]  (
	.I0(un3_cnt_cry_6_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[6])
);
defparam \cnt_3_cZ[6] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[16]  (
	.I0(un3_cnt_cry_16_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[16])
);
defparam \cnt_3_cZ[16] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[24]  (
	.I0(un3_cnt_s_24_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[24])
);
defparam \cnt_3_cZ[24] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[18]  (
	.I0(un3_cnt_cry_18_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[18])
);
defparam \cnt_3_cZ[18] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[19]  (
	.I0(un3_cnt_cry_19_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[19])
);
defparam \cnt_3_cZ[19] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[20]  (
	.I0(un3_cnt_cry_20_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[20])
);
defparam \cnt_3_cZ[20] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[21]  (
	.I0(un3_cnt_cry_21_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[21])
);
defparam \cnt_3_cZ[21] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[22]  (
	.I0(un3_cnt_cry_22_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[22])
);
defparam \cnt_3_cZ[22] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[11]  (
	.I0(un3_cnt_cry_11_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[11])
);
defparam \cnt_3_cZ[11] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[12]  (
	.I0(un3_cnt_cry_12_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[12])
);
defparam \cnt_3_cZ[12] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[13]  (
	.I0(un3_cnt_cry_13_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[13])
);
defparam \cnt_3_cZ[13] .INIT=4'h2;
// @5:112
  LUT2 \cnt_3_cZ[14]  (
	.I0(un3_cnt_cry_14_0_SUM),
	.I1(clk_ssd13063),
	.F(cnt_3[14])
);
defparam \cnt_3_cZ[14] .INIT=4'h2;
// @5:180
  LUT2 step_id_0_sqmuxa_2_i_o3_RNIQV7M (
	.I0(N_106),
	.I1(rst_n_c),
	.F(N_100_i)
);
defparam step_id_0_sqmuxa_2_i_o3_RNIQV7M.INIT=4'h2;
// @5:193
  LUT4 internal_state_machine_1_sqmuxa_i_0 (
	.I0(charreceived),
	.I1(rst_n_c),
	.I2(un1_elapsed_time_cry_27),
	.I3(wait_spi),
	.F(N_102)
);
defparam internal_state_machine_1_sqmuxa_i_0.INIT=16'h3B3F;
// @5:112
  LUT4 clk_ssd13063_22_cZ (
	.I0(clk_ssd13063_13),
	.I1(clk_ssd13063_14),
	.I2(clk_ssd13063_15),
	.I3(clk_ssd13063_16),
	.F(clk_ssd13063_22)
);
defparam clk_ssd13063_22_cZ.INIT=16'h8000;
// @5:193
  LUT4 step_id_0_sqmuxa_2_i_o3 (
	.I0(charreceived),
	.I1(internal_state_machine),
	.I2(un1_elapsed_time_cry_27),
	.I3(wait_spi),
	.F(N_106)
);
defparam step_id_0_sqmuxa_2_i_o3.INIT=16'hF7F3;
// @5:180
  LUT3 internal_state_machine_0_1_cZ (
	.I0(N_102),
	.I1(internal_state_machine),
	.I2(internal_state_machine_0_sqmuxa),
	.F(internal_state_machine_0_1)
);
defparam internal_state_machine_0_1_cZ.INIT=8'hF4;
// @5:112
  LUT4 clk_ssd13063_13_cZ (
	.I0(cnt[2]),
	.I1(cnt[3]),
	.I2(cnt[4]),
	.I3(cnt[5]),
	.F(clk_ssd13063_13)
);
defparam clk_ssd13063_13_cZ.INIT=16'h8000;
// @5:112
  LUT4 clk_ssd13063_14_cZ (
	.I0(cnt[11]),
	.I1(cnt[12]),
	.I2(cnt[13]),
	.I3(cnt[14]),
	.F(clk_ssd13063_14)
);
defparam clk_ssd13063_14_cZ.INIT=16'h8000;
// @5:112
  LUT4 clk_ssd13063_15_cZ (
	.I0(cnt[16]),
	.I1(cnt[18]),
	.I2(cnt[19]),
	.I3(cnt[20]),
	.F(clk_ssd13063_15)
);
defparam clk_ssd13063_15_cZ.INIT=16'h8000;
// @5:112
  LUT4 clk_ssd13063_16_cZ (
	.I0(cnt[6]),
	.I1(cnt[21]),
	.I2(cnt[22]),
	.I3(cnt[24]),
	.F(clk_ssd13063_16)
);
defparam clk_ssd13063_16_cZ.INIT=16'h4000;
// @5:112
  LUT4 clk_ssd13063_17_cZ (
	.I0(cnt[7]),
	.I1(cnt[8]),
	.I2(cnt[9]),
	.I3(cnt[10]),
	.F(clk_ssd13063_17)
);
defparam clk_ssd13063_17_cZ.INIT=16'h0001;
// @5:226
  LUT2 internal_state_machine_0_sqmuxa_0_a3 (
	.I0(internal_state_machine),
	.I1(un1_elapsed_time_cry_27),
	.F(internal_state_machine_0_sqmuxa)
);
defparam internal_state_machine_0_sqmuxa_0_a3.INIT=4'h1;
// @5:112
  LUT4 clk_ssd13063_1_cZ (
	.I0(cnt[0]),
	.I1(cnt[1]),
	.I2(cnt[15]),
	.I3(cnt[17]),
	.F(clk_ssd13063_1)
);
defparam clk_ssd13063_1_cZ.INIT=16'h0008;
// @5:112
  LUT4 clk_ssd13063_cZ (
	.I0(clk_ssd13063_1),
	.I1(clk_ssd13063_17),
	.I2(clk_ssd13063_22),
	.I3(cnt[23]),
	.F(clk_ssd13063)
);
defparam clk_ssd13063_cZ.INIT=16'h0080;
// @5:194
  LUT4 elapsed_time_0_sqmuxa_1_i_o2_cZ (
	.I0(charreceived),
	.I1(internal_state_machine),
	.I2(un1_elapsed_time_cry_27),
	.I3(wait_spi),
	.F(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam elapsed_time_0_sqmuxa_1_i_o2_cZ.INIT=16'hF8FC;
// @5:180
  DFFR \step_id_Z[0]  (
	.Q(step_id[0]),
	.D(un1_step_id_1_cry_0_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_100_i)
);
// @5:180
  DFFR \step_id_Z[1]  (
	.Q(step_id[1]),
	.D(un1_step_id_1_cry_1_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_100_i)
);
// @5:180
  DFFR \step_id_Z[2]  (
	.Q(step_id[2]),
	.D(un1_step_id_1_cry_2_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_100_i)
);
// @5:180
  DFFR \step_id_Z[3]  (
	.Q(step_id[3]),
	.D(un1_step_id_1_cry_3_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_100_i)
);
// @5:180
  DFFR \step_id_Z[4]  (
	.Q(step_id[4]),
	.D(un1_step_id_1_cry_4_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_100_i)
);
// @5:180
  DFFR \step_id_Z[5]  (
	.Q(step_id[5]),
	.D(un1_step_id_1_cry_5_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_100_i)
);
// @5:180
  DFFR \step_id_Z[6]  (
	.Q(step_id[6]),
	.D(un1_step_id_1_s_6_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_100_i)
);
// @5:155
  DFFSE oled_vdd_Z (
	.Q(oled_vdd_c),
	.D(encoded_step[6]),
	.CLK(clk_ssd1306),
	.SET(N_128_0),
	.CE(N_2_0)
);
// @5:155
  DFFSE oled_vbat_Z (
	.Q(oled_vbat_c),
	.D(encoded_step[5]),
	.CLK(clk_ssd1306),
	.SET(N_128_0),
	.CE(N_2_0)
);
// @5:155
  DFFRE oled_res_Z (
	.Q(oled_res_c),
	.D(encoded_step[4]),
	.CLK(clk_ssd1306),
	.RESET(N_128_0),
	.CE(N_2_0)
);
// @5:155
  DFFRE oled_dc_Z (
	.Q(oled_dc_c),
	.D(encoded_step[3]),
	.CLK(clk_ssd1306),
	.RESET(N_128_0),
	.CE(N_2_0)
);
// @5:101
  DFFC \cnt_Z[21]  (
	.Q(cnt[21]),
	.D(cnt_3[21]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[21] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[22]  (
	.Q(cnt[22]),
	.D(cnt_3[22]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[22] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[23]  (
	.Q(cnt[23]),
	.D(un3_cnt_cry_23_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[23] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[24]  (
	.Q(cnt[24]),
	.D(cnt_3[24]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[24] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[14]  (
	.Q(cnt[14]),
	.D(cnt_3[14]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[14] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[15]  (
	.Q(cnt[15]),
	.D(un3_cnt_cry_15_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[15] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[16]  (
	.Q(cnt[16]),
	.D(cnt_3[16]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[16] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[17]  (
	.Q(cnt[17]),
	.D(un3_cnt_cry_17_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[17] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[18]  (
	.Q(cnt[18]),
	.D(cnt_3[18]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[18] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[19]  (
	.Q(cnt[19]),
	.D(cnt_3[19]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[19] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[20]  (
	.Q(cnt[20]),
	.D(cnt_3[20]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[20] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[6]  (
	.Q(cnt[6]),
	.D(cnt_3[6]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[6] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[7]  (
	.Q(cnt[7]),
	.D(un3_cnt_cry_7_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[7] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[8]  (
	.Q(cnt[8]),
	.D(un3_cnt_cry_8_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[8] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[9]  (
	.Q(cnt[9]),
	.D(un3_cnt_cry_9_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[9] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[10]  (
	.Q(cnt[10]),
	.D(un3_cnt_cry_10_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[10] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[11]  (
	.Q(cnt[11]),
	.D(cnt_3[11]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[11] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[12]  (
	.Q(cnt[12]),
	.D(cnt_3[12]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[12] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[13]  (
	.Q(cnt[13]),
	.D(cnt_3[13]),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[13] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[0]  (
	.Q(cnt[0]),
	.D(un3_cnt_cry_0_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[0] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[1]  (
	.Q(cnt[1]),
	.D(un3_cnt_cry_1_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[1] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[2]  (
	.Q(cnt[2]),
	.D(un3_cnt_cry_2_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[2] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[3]  (
	.Q(cnt[3]),
	.D(un3_cnt_cry_3_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[3] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[4]  (
	.Q(cnt[4]),
	.D(un3_cnt_cry_4_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[4] .INIT=1'b0;
// @5:101
  DFFC \cnt_Z[5]  (
	.Q(cnt[5]),
	.D(un3_cnt_cry_5_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0)
);
defparam \cnt_Z[5] .INIT=1'b0;
// @5:180
  DFF \led_Z[3]  (
	.Q(led_c[3]),
	.D(step_id_i[0]),
	.CLK(clk_ssd1306)
);
// @5:180
  DFF \led_Z[2]  (
	.Q(led_c[2]),
	.D(step_id_i[1]),
	.CLK(clk_ssd1306)
);
// @5:180
  DFF \led_Z[1]  (
	.Q(led_c[1]),
	.D(step_id_i[2]),
	.CLK(clk_ssd1306)
);
// @5:180
  DFF \led_Z[0]  (
	.Q(led_c[0]),
	.D(step_id_i[3]),
	.CLK(clk_ssd1306)
);
// @5:101
  DFFCE clk_ssd1306_0_Z (
	.Q(clk_ssd1306),
	.D(clk_ssd1306_i_i),
	.CLK(clk_50M_c),
	.CLEAR(N_128_0),
	.CE(clk_ssd13063)
);
defparam clk_ssd1306_0_Z.INIT=1'b0;
// @5:180
  DFF internal_state_machine_0_Z (
	.Q(internal_state_machine),
	.D(internal_state_machine_0_1),
	.CLK(clk_ssd1306)
);
defparam internal_state_machine_0_Z.INIT=1'b0;
// @5:155
  DFF rd_spi_0_Z (
	.Q(rd_spi),
	.D(N_127_0_0),
	.CLK(clk_ssd1306)
);
defparam rd_spi_0_Z.INIT=1'b0;
// @5:155
  DFF wait_spi_0_Z (
	.Q(wait_spi),
	.D(wait_spi_0_1),
	.CLK(clk_ssd1306)
);
defparam wait_spi_0_Z.INIT=1'b0;
// @5:155
  DFF wr_spi_0_Z (
	.Q(wr_spi),
	.D(N_123_0_0),
	.CLK(clk_ssd1306)
);
defparam wr_spi_0_Z.INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[0]  (
	.Q(elapsed_time[0]),
	.D(un3_saved_elapsed_time_cry_0_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[0] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[2]  (
	.Q(elapsed_time[2]),
	.D(un3_saved_elapsed_time_cry_2_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[2] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[3]  (
	.Q(elapsed_time[3]),
	.D(un3_saved_elapsed_time_cry_3_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[3] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[4]  (
	.Q(elapsed_time[4]),
	.D(un3_saved_elapsed_time_cry_4_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[4] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[5]  (
	.Q(elapsed_time[5]),
	.D(un3_saved_elapsed_time_cry_5_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[5] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[6]  (
	.Q(elapsed_time[6]),
	.D(un3_saved_elapsed_time_cry_6_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[6] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[7]  (
	.Q(elapsed_time[7]),
	.D(un3_saved_elapsed_time_cry_7_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[7] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[12]  (
	.Q(elapsed_time[12]),
	.D(un3_saved_elapsed_time_cry_12_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[12] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[13]  (
	.Q(elapsed_time[13]),
	.D(un3_saved_elapsed_time_cry_13_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[13] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[14]  (
	.Q(elapsed_time[14]),
	.D(un3_saved_elapsed_time_cry_14_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[14] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[17]  (
	.Q(elapsed_time[17]),
	.D(un3_saved_elapsed_time_cry_17_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[17] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[18]  (
	.Q(elapsed_time[18]),
	.D(un3_saved_elapsed_time_cry_18_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[18] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[19]  (
	.Q(elapsed_time[19]),
	.D(un3_saved_elapsed_time_cry_19_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[19] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[20]  (
	.Q(elapsed_time[20]),
	.D(un3_saved_elapsed_time_cry_20_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[20] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[21]  (
	.Q(elapsed_time[21]),
	.D(un3_saved_elapsed_time_cry_21_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[21] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[22]  (
	.Q(elapsed_time[22]),
	.D(un3_saved_elapsed_time_cry_22_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[22] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[23]  (
	.Q(elapsed_time[23]),
	.D(N_116),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[23] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[24]  (
	.Q(elapsed_time[24]),
	.D(un3_saved_elapsed_time_cry_24_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[24] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[25]  (
	.Q(elapsed_time[25]),
	.D(N_114),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[25] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[26]  (
	.Q(elapsed_time[26]),
	.D(un3_saved_elapsed_time_cry_26_0_SUM),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[26] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[27]  (
	.Q(elapsed_time[27]),
	.D(N_112),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[27] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[10]  (
	.Q(elapsed_time[10]),
	.D(N_260),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[10] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[9]  (
	.Q(elapsed_time[9]),
	.D(N_261),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[9] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[1]  (
	.Q(elapsed_time[1]),
	.D(N_269),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[1] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[16]  (
	.Q(elapsed_time[16]),
	.D(N_254),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[16] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[15]  (
	.Q(elapsed_time[15]),
	.D(N_255),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[15] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[11]  (
	.Q(elapsed_time[11]),
	.D(N_259),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[11] .INIT=1'b0;
// @5:180
  DFFRE \elapsed_time_Z[8]  (
	.Q(elapsed_time[8]),
	.D(N_262),
	.CLK(clk_ssd1306),
	.RESET(N_96_i),
	.CE(elapsed_time_0_sqmuxa_1_i_o2)
);
defparam \elapsed_time_Z[8] .INIT=1'b0;
// @5:32
  IBUF clk_50M_ibuf (
	.O(clk_50M_c),
	.I(clk_50M)
);
// @5:33
  IBUF rst_n_ibuf (
	.O(rst_n_c),
	.I(rst_n)
);
// @5:34
  OBUF oled_dc_obuf (
	.O(oled_dc),
	.I(oled_dc_c)
);
// @5:35
  OBUF oled_res_obuf (
	.O(oled_res),
	.I(oled_res_c)
);
// @5:36
  OBUF oled_sclk_obuf (
	.O(oled_sclk),
	.I(oled_sclk_c)
);
// @5:37
  OBUF oled_sdin_obuf (
	.O(oled_sdin),
	.I(oled_sdin_c)
);
// @5:38
  OBUF oled_vbat_obuf (
	.O(oled_vbat),
	.I(oled_vbat_c)
);
// @5:39
  OBUF oled_vdd_obuf (
	.O(oled_vdd),
	.I(oled_vdd_c)
);
// @5:40
  OBUF ss_obuf (
	.O(ss),
	.I(ss_c)
);
// @5:41
  OBUF \led_obuf[0]  (
	.O(led[0]),
	.I(led_c[0])
);
// @5:41
  OBUF \led_obuf[1]  (
	.O(led[1]),
	.I(led_c[1])
);
// @5:41
  OBUF \led_obuf[2]  (
	.O(led[2]),
	.I(led_c[2])
);
// @5:41
  OBUF \led_obuf[3]  (
	.O(led[3]),
	.I(led_c[3])
);
// @5:193
  ALU un1_elapsed_time_cry_27_0 (
	.CIN(un1_elapsed_time_cry_26),
	.I0(GND),
	.I1(elapsed_time[27]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_27),
	.SUM(un1_elapsed_time_cry_27_0_SUM)
);
defparam un1_elapsed_time_cry_27_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_26_0 (
	.CIN(un1_elapsed_time_cry_25),
	.I0(GND),
	.I1(elapsed_time[26]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_26),
	.SUM(un1_elapsed_time_cry_26_0_SUM)
);
defparam un1_elapsed_time_cry_26_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_25_0 (
	.CIN(un1_elapsed_time_cry_24),
	.I0(GND),
	.I1(elapsed_time[25]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_25),
	.SUM(un1_elapsed_time_cry_25_0_SUM)
);
defparam un1_elapsed_time_cry_25_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_24_0 (
	.CIN(un1_elapsed_time_cry_23),
	.I0(GND),
	.I1(elapsed_time[24]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_24),
	.SUM(un1_elapsed_time_cry_24_0_SUM)
);
defparam un1_elapsed_time_cry_24_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_23_0 (
	.CIN(un1_elapsed_time_cry_22),
	.I0(GND),
	.I1(elapsed_time[23]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_23),
	.SUM(un1_elapsed_time_cry_23_0_SUM)
);
defparam un1_elapsed_time_cry_23_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_22_0 (
	.CIN(un1_elapsed_time_cry_21),
	.I0(GND),
	.I1(elapsed_time[22]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_22),
	.SUM(un1_elapsed_time_cry_22_0_SUM)
);
defparam un1_elapsed_time_cry_22_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_21_0 (
	.CIN(un1_elapsed_time_cry_20),
	.I0(GND),
	.I1(elapsed_time[21]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_21),
	.SUM(un1_elapsed_time_cry_21_0_SUM)
);
defparam un1_elapsed_time_cry_21_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_20_0 (
	.CIN(un1_elapsed_time_cry_19),
	.I0(GND),
	.I1(elapsed_time[20]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_20),
	.SUM(un1_elapsed_time_cry_20_0_SUM)
);
defparam un1_elapsed_time_cry_20_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_19_0 (
	.CIN(un1_elapsed_time_cry_18),
	.I0(GND),
	.I1(elapsed_time[19]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_19),
	.SUM(un1_elapsed_time_cry_19_0_SUM)
);
defparam un1_elapsed_time_cry_19_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_18_0 (
	.CIN(un1_elapsed_time_cry_17),
	.I0(GND),
	.I1(elapsed_time[18]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_18),
	.SUM(un1_elapsed_time_cry_18_0_SUM)
);
defparam un1_elapsed_time_cry_18_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_17_0 (
	.CIN(un1_elapsed_time_cry_16),
	.I0(GND),
	.I1(elapsed_time[17]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_17),
	.SUM(un1_elapsed_time_cry_17_0_SUM)
);
defparam un1_elapsed_time_cry_17_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_16_0 (
	.CIN(un1_elapsed_time_cry_15),
	.I0(GND),
	.I1(elapsed_time[16]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_16),
	.SUM(un1_elapsed_time_cry_16_0_SUM)
);
defparam un1_elapsed_time_cry_16_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_15_0 (
	.CIN(un1_elapsed_time_cry_14),
	.I0(GND),
	.I1(elapsed_time[15]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_15),
	.SUM(un1_elapsed_time_cry_15_0_SUM)
);
defparam un1_elapsed_time_cry_15_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_14_0 (
	.CIN(un1_elapsed_time_cry_13),
	.I0(GND),
	.I1(elapsed_time[14]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_14),
	.SUM(un1_elapsed_time_cry_14_0_SUM)
);
defparam un1_elapsed_time_cry_14_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_13_0 (
	.CIN(un1_elapsed_time_cry_12),
	.I0(GND),
	.I1(elapsed_time[13]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_13),
	.SUM(un1_elapsed_time_cry_13_0_SUM)
);
defparam un1_elapsed_time_cry_13_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_12_0 (
	.CIN(un1_elapsed_time_cry_11),
	.I0(GND),
	.I1(elapsed_time[12]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_12),
	.SUM(un1_elapsed_time_cry_12_0_SUM)
);
defparam un1_elapsed_time_cry_12_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_11_0 (
	.CIN(un1_elapsed_time_cry_10),
	.I0(GND),
	.I1(elapsed_time[11]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_11),
	.SUM(un1_elapsed_time_cry_11_0_SUM)
);
defparam un1_elapsed_time_cry_11_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_10_0 (
	.CIN(un1_elapsed_time_cry_9),
	.I0(GND),
	.I1(elapsed_time[10]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_10),
	.SUM(un1_elapsed_time_cry_10_0_SUM)
);
defparam un1_elapsed_time_cry_10_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_9_0 (
	.CIN(un1_elapsed_time_cry_8),
	.I0(GND),
	.I1(elapsed_time[9]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_9),
	.SUM(un1_elapsed_time_cry_9_0_SUM)
);
defparam un1_elapsed_time_cry_9_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_8_0 (
	.CIN(un1_elapsed_time_cry_7),
	.I0(GND),
	.I1(elapsed_time[8]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_8),
	.SUM(un1_elapsed_time_cry_8_0_SUM)
);
defparam un1_elapsed_time_cry_8_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_7_0 (
	.CIN(un1_elapsed_time_cry_6),
	.I0(GND),
	.I1(elapsed_time[7]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_7),
	.SUM(un1_elapsed_time_cry_7_0_SUM)
);
defparam un1_elapsed_time_cry_7_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_6_0 (
	.CIN(un1_elapsed_time_cry_5),
	.I0(GND),
	.I1(elapsed_time[6]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_6),
	.SUM(un1_elapsed_time_cry_6_0_SUM)
);
defparam un1_elapsed_time_cry_6_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_5_0 (
	.CIN(un1_elapsed_time_cry_4),
	.I0(GND),
	.I1(elapsed_time[5]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_5),
	.SUM(un1_elapsed_time_cry_5_0_SUM)
);
defparam un1_elapsed_time_cry_5_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_4_0 (
	.CIN(un1_elapsed_time_cry_3),
	.I0(GND),
	.I1(elapsed_time[4]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_4),
	.SUM(un1_elapsed_time_cry_4_0_SUM)
);
defparam un1_elapsed_time_cry_4_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_3_0 (
	.CIN(un1_elapsed_time_cry_2),
	.I0(GND),
	.I1(elapsed_time[3]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_3),
	.SUM(un1_elapsed_time_cry_3_0_SUM)
);
defparam un1_elapsed_time_cry_3_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_2_0 (
	.CIN(un1_elapsed_time_cry_1),
	.I0(GND),
	.I1(elapsed_time[2]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_2),
	.SUM(un1_elapsed_time_cry_2_0_SUM)
);
defparam un1_elapsed_time_cry_2_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_1_0 (
	.CIN(un1_elapsed_time_cry_0),
	.I0(GND),
	.I1(elapsed_time[1]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_1),
	.SUM(un1_elapsed_time_cry_1_0_SUM)
);
defparam un1_elapsed_time_cry_1_0.ALU_MODE=1;
// @5:193
  ALU un1_elapsed_time_cry_0_0 (
	.CIN(GND),
	.I0(encoded_step[16]),
	.I1(elapsed_time[0]),
	.I3(GND),
	.COUT(un1_elapsed_time_cry_0),
	.SUM(un1_elapsed_time_cry_0_0_SUM)
);
defparam un1_elapsed_time_cry_0_0.ALU_MODE=1;
// @5:117
  ALU un3_cnt_s_24_0 (
	.CIN(un3_cnt_cry_23),
	.I0(cnt[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_s_24_0_COUT),
	.SUM(un3_cnt_s_24_0_SUM)
);
defparam un3_cnt_s_24_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_23_0 (
	.CIN(un3_cnt_cry_22),
	.I0(cnt[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_23),
	.SUM(un3_cnt_cry_23_0_SUM)
);
defparam un3_cnt_cry_23_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_22_0 (
	.CIN(un3_cnt_cry_21),
	.I0(cnt[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_22),
	.SUM(un3_cnt_cry_22_0_SUM)
);
defparam un3_cnt_cry_22_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_21_0 (
	.CIN(un3_cnt_cry_20),
	.I0(cnt[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_21),
	.SUM(un3_cnt_cry_21_0_SUM)
);
defparam un3_cnt_cry_21_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_20_0 (
	.CIN(un3_cnt_cry_19),
	.I0(cnt[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_20),
	.SUM(un3_cnt_cry_20_0_SUM)
);
defparam un3_cnt_cry_20_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_19_0 (
	.CIN(un3_cnt_cry_18),
	.I0(cnt[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_19),
	.SUM(un3_cnt_cry_19_0_SUM)
);
defparam un3_cnt_cry_19_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_18_0 (
	.CIN(un3_cnt_cry_17),
	.I0(cnt[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_18),
	.SUM(un3_cnt_cry_18_0_SUM)
);
defparam un3_cnt_cry_18_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_17_0 (
	.CIN(un3_cnt_cry_16),
	.I0(cnt[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_17),
	.SUM(un3_cnt_cry_17_0_SUM)
);
defparam un3_cnt_cry_17_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_16_0 (
	.CIN(un3_cnt_cry_15),
	.I0(cnt[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_16),
	.SUM(un3_cnt_cry_16_0_SUM)
);
defparam un3_cnt_cry_16_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_15_0 (
	.CIN(un3_cnt_cry_14),
	.I0(cnt[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_15),
	.SUM(un3_cnt_cry_15_0_SUM)
);
defparam un3_cnt_cry_15_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_14_0 (
	.CIN(un3_cnt_cry_13),
	.I0(cnt[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_14),
	.SUM(un3_cnt_cry_14_0_SUM)
);
defparam un3_cnt_cry_14_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_13_0 (
	.CIN(un3_cnt_cry_12),
	.I0(cnt[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_13),
	.SUM(un3_cnt_cry_13_0_SUM)
);
defparam un3_cnt_cry_13_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_12_0 (
	.CIN(un3_cnt_cry_11),
	.I0(cnt[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_12),
	.SUM(un3_cnt_cry_12_0_SUM)
);
defparam un3_cnt_cry_12_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_11_0 (
	.CIN(un3_cnt_cry_10),
	.I0(cnt[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_11),
	.SUM(un3_cnt_cry_11_0_SUM)
);
defparam un3_cnt_cry_11_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_10_0 (
	.CIN(un3_cnt_cry_9),
	.I0(cnt[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_10),
	.SUM(un3_cnt_cry_10_0_SUM)
);
defparam un3_cnt_cry_10_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_9_0 (
	.CIN(un3_cnt_cry_8),
	.I0(cnt[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_9),
	.SUM(un3_cnt_cry_9_0_SUM)
);
defparam un3_cnt_cry_9_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_8_0 (
	.CIN(un3_cnt_cry_7),
	.I0(cnt[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_8),
	.SUM(un3_cnt_cry_8_0_SUM)
);
defparam un3_cnt_cry_8_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_7_0 (
	.CIN(un3_cnt_cry_6),
	.I0(cnt[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_7),
	.SUM(un3_cnt_cry_7_0_SUM)
);
defparam un3_cnt_cry_7_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_6_0 (
	.CIN(un3_cnt_cry_5),
	.I0(cnt[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_6),
	.SUM(un3_cnt_cry_6_0_SUM)
);
defparam un3_cnt_cry_6_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_5_0 (
	.CIN(un3_cnt_cry_4),
	.I0(cnt[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_5),
	.SUM(un3_cnt_cry_5_0_SUM)
);
defparam un3_cnt_cry_5_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_4_0 (
	.CIN(un3_cnt_cry_3),
	.I0(cnt[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_4),
	.SUM(un3_cnt_cry_4_0_SUM)
);
defparam un3_cnt_cry_4_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_3_0 (
	.CIN(un3_cnt_cry_2),
	.I0(cnt[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_3),
	.SUM(un3_cnt_cry_3_0_SUM)
);
defparam un3_cnt_cry_3_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_2_0 (
	.CIN(un3_cnt_cry_1),
	.I0(cnt[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_2),
	.SUM(un3_cnt_cry_2_0_SUM)
);
defparam un3_cnt_cry_2_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_1_0 (
	.CIN(un3_cnt_cry_0),
	.I0(cnt[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_1),
	.SUM(un3_cnt_cry_1_0_SUM)
);
defparam un3_cnt_cry_1_0.ALU_MODE=0;
// @5:117
  ALU un3_cnt_cry_0_0 (
	.CIN(VCC),
	.I0(cnt[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_0),
	.SUM(un3_cnt_cry_0_0_SUM)
);
defparam un3_cnt_cry_0_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_s_27_0 (
	.CIN(un3_saved_elapsed_time_cry_26),
	.I0(elapsed_time[27]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_s_27_0_COUT),
	.SUM(N_112)
);
defparam un3_saved_elapsed_time_s_27_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_26_0 (
	.CIN(un3_saved_elapsed_time_cry_25),
	.I0(elapsed_time[26]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_26),
	.SUM(un3_saved_elapsed_time_cry_26_0_SUM)
);
defparam un3_saved_elapsed_time_cry_26_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_25_0 (
	.CIN(un3_saved_elapsed_time_cry_24),
	.I0(elapsed_time[25]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_25),
	.SUM(N_114)
);
defparam un3_saved_elapsed_time_cry_25_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_24_0 (
	.CIN(un3_saved_elapsed_time_cry_23),
	.I0(elapsed_time[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_24),
	.SUM(un3_saved_elapsed_time_cry_24_0_SUM)
);
defparam un3_saved_elapsed_time_cry_24_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_23_0 (
	.CIN(un3_saved_elapsed_time_cry_22),
	.I0(elapsed_time[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_23),
	.SUM(N_116)
);
defparam un3_saved_elapsed_time_cry_23_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_22_0 (
	.CIN(un3_saved_elapsed_time_cry_21),
	.I0(elapsed_time[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_22),
	.SUM(un3_saved_elapsed_time_cry_22_0_SUM)
);
defparam un3_saved_elapsed_time_cry_22_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_21_0 (
	.CIN(un3_saved_elapsed_time_cry_20),
	.I0(elapsed_time[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_21),
	.SUM(un3_saved_elapsed_time_cry_21_0_SUM)
);
defparam un3_saved_elapsed_time_cry_21_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_20_0 (
	.CIN(un3_saved_elapsed_time_cry_19),
	.I0(elapsed_time[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_20),
	.SUM(un3_saved_elapsed_time_cry_20_0_SUM)
);
defparam un3_saved_elapsed_time_cry_20_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_19_0 (
	.CIN(un3_saved_elapsed_time_cry_18),
	.I0(elapsed_time[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_19),
	.SUM(un3_saved_elapsed_time_cry_19_0_SUM)
);
defparam un3_saved_elapsed_time_cry_19_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_18_0 (
	.CIN(un3_saved_elapsed_time_cry_17),
	.I0(elapsed_time[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_18),
	.SUM(un3_saved_elapsed_time_cry_18_0_SUM)
);
defparam un3_saved_elapsed_time_cry_18_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_17_0 (
	.CIN(un3_saved_elapsed_time_cry_16),
	.I0(elapsed_time[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_17),
	.SUM(un3_saved_elapsed_time_cry_17_0_SUM)
);
defparam un3_saved_elapsed_time_cry_17_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_16_0 (
	.CIN(un3_saved_elapsed_time_cry_15),
	.I0(elapsed_time[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_16),
	.SUM(N_254)
);
defparam un3_saved_elapsed_time_cry_16_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_15_0 (
	.CIN(un3_saved_elapsed_time_cry_14),
	.I0(elapsed_time[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_15),
	.SUM(N_255)
);
defparam un3_saved_elapsed_time_cry_15_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_14_0 (
	.CIN(un3_saved_elapsed_time_cry_13),
	.I0(elapsed_time[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_14),
	.SUM(un3_saved_elapsed_time_cry_14_0_SUM)
);
defparam un3_saved_elapsed_time_cry_14_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_13_0 (
	.CIN(un3_saved_elapsed_time_cry_12),
	.I0(elapsed_time[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_13),
	.SUM(un3_saved_elapsed_time_cry_13_0_SUM)
);
defparam un3_saved_elapsed_time_cry_13_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_12_0 (
	.CIN(un3_saved_elapsed_time_cry_11),
	.I0(elapsed_time[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_12),
	.SUM(un3_saved_elapsed_time_cry_12_0_SUM)
);
defparam un3_saved_elapsed_time_cry_12_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_11_0 (
	.CIN(un3_saved_elapsed_time_cry_10),
	.I0(elapsed_time[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_11),
	.SUM(N_259)
);
defparam un3_saved_elapsed_time_cry_11_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_10_0 (
	.CIN(un3_saved_elapsed_time_cry_9),
	.I0(elapsed_time[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_10),
	.SUM(N_260)
);
defparam un3_saved_elapsed_time_cry_10_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_9_0 (
	.CIN(un3_saved_elapsed_time_cry_8),
	.I0(elapsed_time[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_9),
	.SUM(N_261)
);
defparam un3_saved_elapsed_time_cry_9_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_8_0 (
	.CIN(un3_saved_elapsed_time_cry_7),
	.I0(elapsed_time[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_8),
	.SUM(N_262)
);
defparam un3_saved_elapsed_time_cry_8_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_7_0 (
	.CIN(un3_saved_elapsed_time_cry_6),
	.I0(elapsed_time[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_7),
	.SUM(un3_saved_elapsed_time_cry_7_0_SUM)
);
defparam un3_saved_elapsed_time_cry_7_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_6_0 (
	.CIN(un3_saved_elapsed_time_cry_5),
	.I0(elapsed_time[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_6),
	.SUM(un3_saved_elapsed_time_cry_6_0_SUM)
);
defparam un3_saved_elapsed_time_cry_6_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_5_0 (
	.CIN(un3_saved_elapsed_time_cry_4),
	.I0(elapsed_time[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_5),
	.SUM(un3_saved_elapsed_time_cry_5_0_SUM)
);
defparam un3_saved_elapsed_time_cry_5_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_4_0 (
	.CIN(un3_saved_elapsed_time_cry_3),
	.I0(elapsed_time[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_4),
	.SUM(un3_saved_elapsed_time_cry_4_0_SUM)
);
defparam un3_saved_elapsed_time_cry_4_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_3_0 (
	.CIN(un3_saved_elapsed_time_cry_2),
	.I0(elapsed_time[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_3),
	.SUM(un3_saved_elapsed_time_cry_3_0_SUM)
);
defparam un3_saved_elapsed_time_cry_3_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_2_0 (
	.CIN(un3_saved_elapsed_time_cry_1),
	.I0(elapsed_time[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_2),
	.SUM(un3_saved_elapsed_time_cry_2_0_SUM)
);
defparam un3_saved_elapsed_time_cry_2_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_1_0 (
	.CIN(un3_saved_elapsed_time_cry_0),
	.I0(elapsed_time[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_1),
	.SUM(N_269)
);
defparam un3_saved_elapsed_time_cry_1_0.ALU_MODE=0;
// @5:202
  ALU un3_saved_elapsed_time_cry_0_0 (
	.CIN(VCC),
	.I0(elapsed_time[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_saved_elapsed_time_cry_0),
	.SUM(un3_saved_elapsed_time_cry_0_0_SUM)
);
defparam un3_saved_elapsed_time_cry_0_0.ALU_MODE=0;
// @5:193
  ALU un1_step_id_1_s_6_0 (
	.CIN(un1_step_id_1_cry_5),
	.I0(step_id[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_s_6_0_COUT),
	.SUM(un1_step_id_1_s_6_0_SUM)
);
defparam un1_step_id_1_s_6_0.ALU_MODE=0;
// @5:193
  ALU un1_step_id_1_cry_5_0 (
	.CIN(un1_step_id_1_cry_4),
	.I0(GND),
	.I1(step_id[5]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_5),
	.SUM(un1_step_id_1_cry_5_0_SUM)
);
defparam un1_step_id_1_cry_5_0.ALU_MODE=0;
// @5:193
  ALU un1_step_id_1_cry_4_0 (
	.CIN(un1_step_id_1_cry_3),
	.I0(GND),
	.I1(step_id[4]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_4),
	.SUM(un1_step_id_1_cry_4_0_SUM)
);
defparam un1_step_id_1_cry_4_0.ALU_MODE=0;
// @5:193
  ALU un1_step_id_1_cry_3_0 (
	.CIN(un1_step_id_1_cry_2),
	.I0(GND),
	.I1(step_id[3]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_3),
	.SUM(un1_step_id_1_cry_3_0_SUM)
);
defparam un1_step_id_1_cry_3_0.ALU_MODE=0;
// @5:193
  ALU un1_step_id_1_cry_2_0 (
	.CIN(un1_step_id_1_cry_1),
	.I0(GND),
	.I1(step_id[2]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_2),
	.SUM(un1_step_id_1_cry_2_0_SUM)
);
defparam un1_step_id_1_cry_2_0.ALU_MODE=0;
// @5:193
  ALU un1_step_id_1_cry_1_0 (
	.CIN(un1_step_id_1_cry_0),
	.I0(GND),
	.I1(step_id[1]),
	.I3(GND),
	.COUT(un1_step_id_1_cry_1),
	.SUM(un1_step_id_1_cry_1_0_SUM)
);
defparam un1_step_id_1_cry_1_0.ALU_MODE=0;
// @5:193
  ALU un1_step_id_1_cry_0_0 (
	.CIN(GND),
	.I0(step_id[0]),
	.I1(N_106),
	.I3(GND),
	.COUT(un1_step_id_1_cry_0),
	.SUM(un1_step_id_1_cry_0_0_SUM)
);
defparam un1_step_id_1_cry_0_0.ALU_MODE=1;
// @5:49
  SSD1306_ROM_cfg_mod oled_rom_init (
	.encoded_step_16(encoded_step[16]),
	.encoded_step_0(encoded_step[0]),
	.encoded_step_1(encoded_step[1]),
	.encoded_step_2(encoded_step[2]),
	.encoded_step_4(encoded_step[4]),
	.encoded_step_3(encoded_step[3]),
	.encoded_step_5(encoded_step[5]),
	.encoded_step_6(encoded_step[6]),
	.step_id_i(step_id_i[3:0]),
	.step_id(step_id[6:0]),
	.N_2_0(N_2_0)
);
// @5:126
  spi_master_8s_8s_0_1 spi0 (
	.wr_spi(wr_spi),
	.rd_spi(rd_spi),
	.clk_ssd1306(clk_ssd1306),
	.oled_sdin_c(oled_sdin_c),
	.ss_c(ss_c),
	.charreceived_1z(charreceived),
	.oled_sclk_c(oled_sclk_c)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* SSD1306 */

