================================================================================ 
Commit: fb6d71fe76b86f8da114dea1239d8cfee7d2cf0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Thu Sep 6 17:08:05 2018 -0700
Original commit date: Thu Sep 6 17:08:05 2018 -0700
Original commit hash: 9b0350fabc66b5baff9a8e559c139b4b1dcc9cb1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6321fff3d0a9ae8de3a1a1aae8909aba81cfed54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:51 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL U][BIOS] Control IOMMU Pre boot behavior BIOS option is not working properly

Gray out IOMMU item in TBT form page.

Original commit date: Thu Sep 6 18:09:30 2018 +0800
Change-Id: I678c5a211e60bc6c4f6d30e179a7ed8df5ee93a8
Original commit hash: a561f886c5d1fbdab6eeb13d8d83f14eb1e5992b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: b03b43a8738c421bd9bd7652dc1fa8a821b9a018 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Sep 6 11:35:57 2018 -0700
Original commit date: Thu Sep 6 11:35:57 2018 -0700
Original commit hash: 3c0261b7a3aae15e5570e0d8e79a5aed239d0f80

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b1d39afd961c0a6ca5fa6aa3441c76f6bab51344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:47 2018 -0700 
-------------------------------------------------------------------------------- 
Update copyright statement date code
    
Original commit date: Thu Sep 6 15:15:25 2018 +0800
Change-Id: I6887f4d2542643143cb4d8ae119e332dcc1ebed6
Original commit hash: 52416b786fa769c0ce62d4d5f777a06e8d250469

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.c

================================================================================ 
Commit: 445e7c62a8d8437a8b703514aa720497bdccc6e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:45 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Update for RC review

1. Update setup data revision to 28.
2. Update year number to 2018 in copyright.

Original commit date: Thu Sep 6 15:53:00 2018 +0800
Change-Id: I9b2508f8c0fc913b9025e27db89d8b1c75508488
Original commit hash: d7499a2ef891ff8a1b5a27534208143831ce3ea4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c
CannonLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: a3322d658e698f0f9f0d867cd6789c65db917b78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:41 2018 -0700 
-------------------------------------------------------------------------------- 
Description: Randomly yellow bang observed while hot-plug the TBT device in port A & port B.
Solution: Only reserve 0x40000000 ~ 0x403FFFFF when TOLUD variable is greater or equal then 0x40400000.
Impacted Platform: CFL

Original commit date: Wed Sep 5 18:02:55 2018 +0800
Change-Id: Iba8035d42dc78ff8c7d1a53fd747bf06684c388d
Original commit hash: 841ac80bb31384d270df45ff7ece77f829d58f14
-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl

================================================================================ 
Commit: 5b9ddf79116ce0f9d747a138e98f6d1684d5b12b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:38 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Sep 5 11:35:45 2018 -0700
Original commit date: Wed Sep 5 11:35:45 2018 -0700
Original commit hash: c4db2c8858b42cef9b74768526a7582857507fd3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b53869852b6077e36aaa3aa4dd1c9cfc473daee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Sep 4 11:35:04 2018 -0700
Original commit date: Tue Sep 4 11:35:04 2018 -0700
Original commit hash: a4653c5c000aa22eddfe38889a051d9ad5b8404b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2f709a3f76846cee20e1ad0ad8c228b96ee43a4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Sep 3 11:35:01 2018 -0700
Original commit date: Mon Sep 3 11:35:01 2018 -0700
Original commit hash: 31953b065a425420d7dc8196d0194f4b34fe23e4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 85d2479c0f7cafb1efa077b92f76caa30f233e4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:33 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL][BIOS][Regression]:SUT hang with debug bios with PC 0E29.

Cause: With NVMe driver change to use MdeModule's, if BIOS send other NamespaceId than 0, driver still return success, but device name is empty.
       The behavior is different from original override driver.
Resolution: With MdeModule's NVMe driver, BIOS only needs to send NamespaceId 0 to get device name.
Impacted: All CFL/WHL platforms.

Hsd-es-id: 1606661107
Original commit date: Sun Sep 2 22:47:40 2018 +0800
Change-Id: I80a354f516958e1b4200f999cfa10efd65d49106
Original commit hash: cae255c64a7687341e819a7ce04ed331a5160beb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.c
CannonLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h

================================================================================ 
Commit: fb9cd3b061d7679731559fc2d86e67082ea12e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:31 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "[WHL][BIOS][Regression]:SUT hang with debug bios with PC 0E29"
The solution is not correct. Revert it.

Resolution: Reverts commit 1aecccf9a85e0ffaa06a1d06a4df2ca073826866.
Impacted Platform: CFL/WHL platform.

Hsd-es-id: N/A
Original commit date: Sun Sep 2 22:16:18 2018 +0800
Change-Id: I710884fb5ae7b49357175a6a4f9c2ef6073298b7
Original commit hash: 1096509cb07c4e1847fd1c60eb76bd7bf5e64ba0

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c

================================================================================ 
Commit: 49f46d26f57b5a6c1e87b2150893fd4078392990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:29 2018 -0700 
-------------------------------------------------------------------------------- 
[CNL U][CNL Y][BIOS]: Assert in PlatformInitPreMem.C - fix the WHL build error

Hsd-es-id: 1806424363
Original commit date: Sun Sep 2 19:15:17 2018 -0700
Change-Id: I4a6d95c5481cb0f15cca36e594868cb597a36e0b
Original commit hash: 4178a1584a5f630b800526defdfced3a93f41b39

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf

================================================================================ 
Commit: 658d060b50abdc6a53bfc92db7ea3fd963309c6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Sep 2 12:18:08 2018 -0700
Original commit date: Sun Sep 2 12:18:08 2018 -0700
Original commit hash: 2da1fc8cf6d58be21eae7ab6424fdc5ddb69be1c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c948ae5f06a061f87a1218e817fd55e597228bd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Sep 2 11:34:46 2018 -0700
Original commit date: Sun Sep 2 11:34:46 2018 -0700
Original commit hash: c88149238d0d87f67c70a17879459ddc33f0d7c9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e38c669a0796526de827e8641c4754aed83f79b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:24 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Sep 1 11:37:45 2018 -0700
Original commit date: Sat Sep 1 11:37:45 2018 -0700
Original commit hash: 4e40bdd86d8fd1c214c2a3bbe58cb078d1f3547c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bda7332430469fdf37423f29ae4b30bf4c24d378 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Fri Aug 31 17:51:51 2018 -0700
Original commit date: Fri Aug 31 17:51:51 2018 -0700
Original commit hash: b4b7a7bbd9a9686f829180a396e48b9a71cd300a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 41a3e1df8361edec2b15dd150b820d1c4091c17b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:21 2018 -0700 
-------------------------------------------------------------------------------- 
[CNL U][CNL Y][BIOS]: Assert in PlatformInitPreMem.C

Hsd-es-id: 1806424363
Original commit date: Fri Aug 31 16:55:44 2018 -0700
Change-Id: Icadc528806dfe3ed33629f696ce7d57bf1656232
Original commit hash: 7450569e53d0f86b2af6a79051e55f783e44f250

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf

================================================================================ 
Commit: ce4d4143b91cd2be6a77883fd43f7cb4747f6dca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:20 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Use PCH production bit to determine whether to dispatch locked/unlocked RST Pre-OS Driver

- Add setup option to be able to force locked/unlocked RST
- Remove stepping check and use PCH Production bit to determine which RST to dispatch

Original commit date: Thu Aug 16 15:34:33 2018 -0700
Change-Id: If90361f36d60d8ff6cddef48ef4edf6155eaa513
Original commit hash: 6d54d5c34f551f7603e38ce0b8598bdf1e7e8f1b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 9ecd14b5458b3712aee301a0bb9e36f9bae66e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:18 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL][BIOS][Regression]:SUT hang with debug bios with PC 0E29
Revert "[CFL] [AMT] When CSM Control is Always On in BIOS, remote boot to USBr Storage Redirection devices doesn't work"
This reverts commit 9953e7c0abd2a4983b4ed90b0edd40fd9bf3abd5.

Hsd-es-id: 1606661107
Original commit date: Fri Aug 31 16:52:11 2018 -0700
Change-Id: I32a1843d5fe1f298517beda02e12233866a8b7d5
Original commit hash: 1aecccf9a85e0ffaa06a1d06a4df2ca073826866

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c

================================================================================ 
Commit: 664462f32249605672208f4c7a18346fd62406e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:16 2018 -0700 
-------------------------------------------------------------------------------- 
2202683881 - [CFL][CNP][OC] TjMax Offset Overclocking feature on CFL-S 8+2 K SKU

Add support for CTRL-ALT-DEL to trigger a cold reset on TjMax changes

Hsd-es-id: 2202683881
Original commit date: Fri Aug 31 09:32:49 2018 -0700
Change-Id: I672e87a828ff64ab193771f19995af2af4b4c9ef
Original commit hash: ab1b1c0dd7e8383519f35fb19b9058edce4a8d71

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 83fbee64bf6db001bb36cb9569f0b1e4e7116411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:13 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] USB2 AFE Programming in BIOS has to be updated to match silicon design

XhciInit.c has changes for global USB2 AFE settings and BoardPchInitPreMemLib.c has changes for WHL-U platform.

Original commit date: Wed Aug 1 13:38:11 2018 -0700
Change-Id: I85132acbefb92ec85bf03996545827a9eb078bcc
Original commit hash: 295bff35ca693f15999f209adfd7973e97990458

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 02798ab89c79b026c85d52be46f022499ec4ccee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Aug 31 11:35:51 2018 -0700
Original commit date: Fri Aug 31 11:35:51 2018 -0700
Original commit hash: 6b5d99d93f7018496e387c6fb970fef953e82d3d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3fe2cdf2904c2a121e2d075cbc35894f353280fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Aug 30 12:36:39 2018 -0700
Original commit date: Thu Aug 30 12:36:39 2018 -0700
Original commit hash: 13ecec98b2530f576a7e767321c93066ec4f0a3a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0d86aa9472e9548b38a515a05aa77c31b948d14f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Thu Aug 30 09:42:04 2018 -0700
Original commit date: Thu Aug 30 09:42:04 2018 -0700
Original commit hash: debef1192ff248a2912a756dc5fa3d6ffe9936c5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 1df271f598a5155a7ffc9d2f49db505f2e440ccb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:05 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL-CORP][RS4][TBT-VTd] Engage pre-boot DMA protection

(1) Support IOMMU enforcement on WHL CORP SKU.
(2) Align to RS4 Native OS security opt-in name description
(3) Engage VTD initialization in pre-mem phase
(4) Optimize IntelVtdDxe driver pci scan flow to skip device when fun0 is not existing

Original commit date: Wed Aug 22 15:44:49 2018 +0800
Change-Id: Ia1e36c9e24c1a31015c95174199a416cbf026da1
Original commit hash: 1a21b7ed5e160ee8f26eb2e75fc996ece0644459

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/DxeCheckIommuSupportLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtSecurityLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/PeiCheckIommuSupportLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/DxeTbtPolicy.h
CannonLakePlatSamplePkg/Features/Tbt/Include/TbtPolicyCommonDefinition.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeCheckIommuSupportLib/DxeCheckIommuSupportLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeCheckIommuSupportLib/DxeCheckIommuSupportLib.inf
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/PeiCheckIommuSupportLib/PeiCheckIommuSupportLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/PeiCheckIommuSupportLib/PeiCheckIommuSupportLib.inf
CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.uni
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiExtra.uni
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiFsp.inf
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdSampleDxe/PlatformVTdSampleDxe.uni
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdSampleDxe/PlatformVTdSampleDxeExtra.uni
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.inf
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.c
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/BmDma.c
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmaProtection.c
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmaProtection.h
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/DmarAcpiTable.c
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.c
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.inf
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxe.uni
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/IntelVTdDxeExtra.uni
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/PciInfo.c
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTable.c
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTableEx.c
CannonLakePlatSamplePkg/Override/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/VtdReg.c
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PlatformPkgConfig.dsc
CannonLakePlatSamplePkg/Setup/SaSetup.hfr
CannonLakePlatSamplePkg/Setup/TbtSetup.c
CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
CannonLakePlatSamplePkg/Setup/TbtSetup.uni
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h
CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/VtdInitLib.h
CannonLakeSiliconPkg/SystemAgent/Include/Private/SaConfigHob.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLibNull/PeiVtdInitLibNull.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.h

================================================================================ 
Commit: 6c5c48885b7f08560da0125fdb2972c36c0f9e84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:51:00 2018 -0700 
-------------------------------------------------------------------------------- 
CFL-S 8+2 [OC][BIOS]: S3 fails when TjMax offset is programmed

TjMax offset programming requires a warm reset to lock the new TjMax value. During S3, this warm reset causes S3 resume
to fail to restore context since the boot mode is changed.OC BIOS code needs to include Tjmax
offset programming in the S3 reset handling solution

Original commit date: Mon Aug 27 14:33:05 2018 -0700
Change-Id: I9d995446e4a9463d5606c90040270d2ebe417345
Original commit hash: 0c2314988500f9a841bc483b97548bb684ebc609

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c

================================================================================ 
Commit: f99b7f03bc149119976c87dd289fbd138c174fe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:58 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Tue Aug 28 17:07:33 2018 -0700
Original commit date: Tue Aug 28 17:07:33 2018 -0700
Original commit hash: d1d7066803c745eb5439a6eae1ccdcc6f58a195e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a9c09d889622f22d4b86bd89131076c5c77ddcdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:56 2018 -0700 
-------------------------------------------------------------------------------- 
Description: PERST should be toggled twice in case of warm reset and PSON support enabled.
Solution: CFL which supports PSON flow now toggles PERST twice in warm resets to wake up the card.
Impacted Platform: CFL

Original commit date: Tue Apr 10 15:02:56 2018 +0530
Change-Id: I0f0d156a9698f37cfcefccd67329c410ab939c24
Original commit hash: 02df45f93754c6784907135d3832b632311b4840
-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4PreMem.h
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiPcieInitLib/PeiPcieInitLib.inf
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SaPcieTrainingLinkRecovery.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

================================================================================ 
Commit: bfe2661584bdbce6dc07af7a4f51adf20cdcca4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:54 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 28 22:07:24 2018 +0000
Original commit date: Tue Aug 28 22:07:24 2018 +0000
Original commit hash: 14cb80d68c899f8d8eba4d1e338792285401e1dd

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1269477b6d8fa1e4df7d12d0b769b0b6dca4ebf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:52 2018 -0700 
-------------------------------------------------------------------------------- 
Description: Mixed U-DIMM Configuration should have frequency limitation applied by default in BIOS.
Solution: Updated as per CFL EDS that 2DPC Mixed U-DIMM configurations should not run at 2667, instead MRC should apply a frequency limitation by default to this configuration to 2400.
Impacted Platform: CFL

Original commit date: Tue Aug 14 15:29:04 2018 -0700
Change-Id: I88214102baca28a20946e483edeba215758f7149
Original commit hash: ab1fd224693575d969a4b5bd791ce30de18f2920
-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h

================================================================================ 
Commit: 722f0cba777201062aa11f54106d82f920351b7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:50 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 28 21:47:11 2018 +0000
Original commit date: Tue Aug 28 21:47:11 2018 +0000
Original commit hash: c0c69f70872cacf9aad83e5b2ceed66f6f63812a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab6de96965d1e240fe2d1bebd66bec7bd6d30080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:48 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Tue Aug 28 14:33:33 2018 -0700
Original commit date: Tue Aug 28 14:33:33 2018 -0700
Original commit hash: 4f62051dd5e566dba528c759d14959ba4ad8113c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 44d75a60a438cd946fa06a18cf631f34e34b00e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:46 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 28 21:24:18 2018 +0000
Original commit date: Tue Aug 28 21:24:18 2018 +0000
Original commit hash: 2cd1e284f6d3c3a33a8cd11ad091440084c5ca46

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 701d7426cc881a2fa178c7ebab963910578b7278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:44 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL-S82+CNP-H][RTD3][PCIe] SD card through Bayhub PCIe card is not power gating when RTD3 enabled

Add RTD3 support on PCIe slots

Hsd-es-id: 1506732200
Original commit date: Tue Aug 28 20:18:27 2018 +0800
Change-Id: I7f1ed97726e086be811caa7a4b67a519ebedd614
Original commit hash: a62a42f31fbdecdf0c0512d17a0ce3bad8806f69

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflS82RvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflS82RvpTbtRtd3.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h

================================================================================ 
Commit: 6539845e192c22b2121474e9bec07e31d9e27e7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:42 2018 -0700 
-------------------------------------------------------------------------------- 
Fixes for TBOOT S3 resume.

TXT heap base & size were not initialized during S3 resume flow.
Also, TXT SCHECK was invoked too early in S3 resume, before flash was locked. This caused TXT SCHECK to fail.

Resolution:
(1) Moved where we invoke TXT SCHECK during S3 resume, from EndOfPei to ReadyToBoot.
(2) Moved some TXT calls from PEI to DXE (reverting to how it was implemented in KBL).

Impacted Platforms: CFL, CNL, WHL

Original commit date: Tue Aug 14 12:06:57 2018 -0700
Change-Id: I7909f2fdd5d7ad1b0ff568db8f11b400d6adb361
Original commit hash: fa0414d920e588c9604e6f0c87fecc8f7c1b664b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Private/Library/TxtPeiLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c

================================================================================ 
Commit: 4c6b1f76c07dc7668af344e703f79b4785932827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:38 2018 -0700 
-------------------------------------------------------------------------------- 
[whl][CFL-H][Regression]:CATERR observed while booting with 2GB Ram Alone Populated at slot 0 or 1

For reduce Mtrrs number, use default WriteBack in large ram system, otherwise default Uncacheable

Hsd-es-id: 1606028801
Original commit date: Tue Aug 7 18:53:14 2018 +0800
Change-Id: I5b89a3787acc2f736cd1f88a0d1aaeba4e3485f7
Original commit hash: c4f8b8eff99a20879fd964345aff86805aa93e18

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Library/SiMtrrLib/SiMtrr.h
CannonLakeSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c

================================================================================ 
Commit: 6c4eca49dbed616dd0c4be43657f9dca848c8727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:36 2018 -0700 
-------------------------------------------------------------------------------- 
Description: BIOS W/A for Erratum KBL121.
Solution: Reserved the 0x40000000 ~ 0x403FFFFF address to prevent other driver using this memory range.
Impacted Platform: CFL

Original commit date: Fri Aug 10 18:22:18 2018 +0800
Change-Id: Ia1883f914ea68be3821042ff10bbeb7f339d144f
Original commit hash: 88cfd3d2579d9aafa1b65fbc8e57ea1479780a1f
-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 1c6fb96cef6bbffc2bfa3e44f5111180943a01d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:34 2018 -0700 
-------------------------------------------------------------------------------- 
AMT BIOS Features default Disable will issue Global Reset with plug-in usb flash.

Impacted: All CFL/WHL/CNL Corp SKUs

Original commit date: Tue Aug 21 14:53:16 2018 +0800
Change-Id: I13b5aa4a7ce9d2af664972038c3d055349540448
Original commit hash: 61fad4590df7d8c339df69fc32753529770eef4d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Csm/LegacyBiosPlatformDxe/LegacyBiosPlatform.inf
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
CannonLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.inf
CannonLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
CannonLakeSiliconPkg/Me/HeciInit/Dxe/MeInitFsp.c
CannonLakeSiliconPkg/Me/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c

================================================================================ 
Commit: 3778bc0d4a62a06c47c512dda585633961880b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:32 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: Boot Time Reduction for PPV BIOS

Consolidated knobs for PPV Boot Time Reduction, made changes in MemoryInit.c
to skip MRC full training if PpvBtrEnable is set to SKIP_MRC_FT or SKIP_MRC_FT_RESETS.

Original commit date: Tue Aug 7 13:51:54 2018 -0700
Change-Id: I298f106d09ab284e1c2366f53bb27d4d9e6390e3
Original commit hash: 73686d1f7d4a7d54ded38b64b24b784735cc2a7c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.c
CannonLakeSiliconPkg/Pch/Include/PchPolicyCommon.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8d8c3a564556e3ccfe4ceb98cc7ab80b7fd0ccab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:30 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 28 20:15:00 2018 +0000
Original commit date: Tue Aug 28 20:15:00 2018 +0000
Original commit hash: fcbec74f6975c74b850016f7086245e7bfa01dcf

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07794750385833543db540d4d624c62efc66a7f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:28 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL] [AMT] When CSM Control is Always On in BIOS, remote boot to USBr Storage Redirection devices doesn't work

Resolution: Even CSM is on, the USBr device path is still same as EFI BOOT.
            So the flow is to check EFI BOOT device path first, if no match boot device path, then try BBS table.
Impacted: All CFL/WHL/CNL platforms.

Original commit date: Fri Aug 17 12:56:59 2018 +0800
Change-Id: I63ffe9dd001ad60405fa2163dcdf4838f58e5dee
Original commit hash: 9953e7c0abd2a4983b4ed90b0edd40fd9bf3abd5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c

================================================================================ 
Commit: a8702a006e903a88f5d3727dc011786a18e432d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:26 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [WHL-U][Linux] ACPI D3cold setting will auto disabled after enable TBT RTD3

Modified TBT setup function when enable TBT RTD3

Hsd-es-id: 1506670063
Original commit date: Fri Aug 17 10:07:41 2018 +0800
Change-Id: I6e8f4577ef7760f47ecdcb6485ca17ca315b2898
Original commit hash: 9caf667599425b9409548306446b1be3029ec154

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: a023b9d5b067487f79eb6c849a1b56248aae529c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:24 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL-H][TBT] gEfiPeiReadOnlyVariable2PpiGuid will be located, but no used in DTbtSxExitFlow in PeiDTbtInitLib.c

remove unused code.

Original commit date: Tue Jul 31 10:16:53 2018 +0800
Change-Id: I4b400c5506bdeb6bccf79fd45ff63e2450b6b3a6
Original commit hash: 61a342c96ccede0e2a41de7a58c200f65072066c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: dfabc589680a76a357fdd585d26f97b0c6929092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:22 2018 -0700 
-------------------------------------------------------------------------------- 
UpdateChassisManufacturerInfo() should use ChassisManufacturer not OnBoardDevice

In UpdateChassisManufacturerInfo() OnBoardDevice should be ChassisManufacturer.

Original commit date: Tue Aug 21 14:24:53 2018 +0800
Change-Id: I091c80573872fedf96eda4f313bf79ab495c11e2
Original commit hash: 92a4ce3584559c66784e95ad4642e0c4c2ddb471

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 870a4c5d6a665a95beeeda9ee4c9b7c172d3f8ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Aug 28 12:39:10 2018 -0700
Original commit date: Tue Aug 28 12:39:10 2018 -0700
Original commit hash: 2f8657eeed25758a06a6ea60a670dcca5b73902a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ed9f017edb96dfc02c4bed659df223c4baef5534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:18 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Slps0withGBESupport did not set to false if platform disabled GBE

SlpS0WithGBESupport should depend on LAN en/disabled status, when LAN is enabled, GbE w/a is enabled or vise versa.
Since cutomers take SI package, modify Gbe w/a policy dependence on Lan enable policy in PlatformPkg is no use.
Change implementation in RC directly, SlpS0WithGbeSupport policy is ignored when Gbe is not present.

Original commit date: Thu Aug 23 19:18:09 2018 +0800
Change-Id: Id9d64768f357da8885b0418729781b3c7e0fafc2
Original commit hash: bf9b4c318752a9fa196ea88522c39debb2f8176e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: db7f9fba2fc71cbd11f16474366d5728b9955296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:16 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Display chipsetinit version in BIOS setup menu in decimal instead of hex

Hsd-es-id: 1407625770
Original commit date: Thu Aug 16 13:12:01 2018 -0700
Change-Id: I019e5367480d022a18444c8b11968b6a78c169db
Original commit hash: 00f4382107a3873c460b63f7eebdbe643a804d0e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: 2dd7d4f945891a599f9a26f3fb90629d910ffe7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:14 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL][POC][TBT][RCR] drive GPP_C14 -- TBT_WAKE_MUX_SEL_N HIGH (Logic 1) permanently in all S0 and Sx states.

Changing TBT Wake signal path from PCH to GPIO by forcing Gpp_C14 to high always.

Original commit date: Wed Aug 8 12:08:35 2018 +0530
Change-Id: Id96c24488e5d36ff17c68e792058f7be175d3def
Original commit hash: 2d6af43c02db96471b055dafe9cd3748efef519b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4PreMem.h

================================================================================ 
Commit: f473b7d0ed3c964de57ec1fbd51f7aaf73bbb6f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:10 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS send EOP in recovery and error modes

Original commit date: Wed Aug 8 10:47:25 2018 +0200
Change-Id: I11b63f02dd313d29ee059daa18c92fac643a946f
Original commit hash: bd8bf512a4f24d9ea3f67cd7ede30498b9162723

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
CannonLakeSiliconPkg/Me/HeciInit/Dxe/MeInitFsp.c
CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 30f29658b3d49c46057a39de72ec9a7ab9b0af41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:08 2018 -0700 
-------------------------------------------------------------------------------- 
CFL/WHL_U42 -Security : Mismatch string is observed under VTIO in platform settings BIOS options

Correct VTIO form's subtitle to reflect proper string

Hsd-es-id: 1606207230
Original commit date: Fri Aug 10 10:47:45 2018 -0700
Change-Id: Id4d9809b05c9ea107b6a73604cf7b3f85018fcf7
Original commit hash: ac103b173ee85de649602b9adccf91f1f53af785

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 29c7793f0270e752d827ba6254bcda316e07722d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:06 2018 -0700 
-------------------------------------------------------------------------------- 
Remove "TXT Capability of Platform/PCH" under PCH from "Platform Information Menu"

The way BIOS determine TXT capbility into platformsetup.c is not correct.
If CPU does not support TXT, platform cannot support TXT at all and in this case
host cannot determine wheter PCH support TXT at all.

Original commit date: Fri Aug 17 11:45:47 2018 -0700
Change-Id: I0d583f94beadc9991b3530f07200f842892ffc95
Original commit hash: fd17e26f6fe92bad4160dc51a826da1c1a073621

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/Main.vfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: b342097fe1c11a9b584e608cc8dbefefbcff2fda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:04 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg:[CFL][MRC]Enable RMT on Second Boot when FAST Boot Enabled.

MRC Data host structure needs to be repopulated on Fast boot flow to allow for RMT margining.
New Input policy: Inputs->FastBootRmt, disabled by default (0 = disable, 1 = enable)

Original commit date: Thu Aug 9 14:43:19 2018 -0700
Change-Id: I885a8adac57ce016e1a8d3ff88ecd4152d96d759
Original commit hash: 25ef32d744dd701a396ed6d11b5efc85da0aafe5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 8648b8d003947a3b30eb302f6e48642d4eae932b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 7 11:50:00 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Disable OCP timeout for SD and eMMC on D0 transition

On some platforms it has been observed that transactions
to SD and eMMC are being dropped due to exceeding OCP timeout.
Since the expiery of this timeout doesn't generate any interrupt
software can't react in any way to this and drivers end up waiting
for a very long time for transaction to finish. The work around for
this issue is to disable timeout on OCP fabric altogether since there
are other mechanisms that guard against infinite waits. Disabling OCP
timeout has to be done on every D0 entry since register responsible for
that doesn't survive D3 power gated state.

Original commit date: Tue Mar 27 17:00:21 2018 +0200
Change-Id: I2a618ac16ffeb26850fab70a06a1dd42734eaed0
Original commit hash: 4042cabb04ad083cbb296d0365bcd5611a594b58

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsScsSd.h
