<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"data structure" | Genetic Logic Lab</title><link>/tag/data-structure/</link><atom:link href="/tag/data-structure/index.xml" rel="self" type="application/rss+xml"/><description>"data structure"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Nov 2012 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"data structure"</title><link>/tag/data-structure/</link></image><item><title>Using decision diagrams to compactly represent the state space for explicit model checking</title><link>/publication/zheng-using-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-using-2012/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/thacker-timed-1999/</guid><description/></item></channel></rss>