#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f5caba2910 .scope module, "tx_rx_tb" "tx_rx_tb" 2 2;
 .timescale -9 -12;
v0x55f5cabbab90_0 .var "busy", 0 0;
v0x55f5cabbaca0_0 .var "clk", 0 0;
v0x55f5cabbad60_0 .var "rst", 0 0;
v0x55f5cabbae50_0 .var "tx", 0 0;
S_0x55f5caba2aa0 .scope module, "u_top0" "top" 2 8, 3 3 0, S_0x55f5caba2910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tx";
    .port_info 1 /INPUT 1 "busy";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "clk";
v0x55f5cabba4e0_0 .net "busy", 0 0, v0x55f5cabbab90_0;  1 drivers
v0x55f5cabba5d0_0 .net "clk", 0 0, v0x55f5cabbaca0_0;  1 drivers
v0x55f5cabba670_0 .net "d", 3 0, v0x55f5cabb9e00_0;  1 drivers
v0x55f5cabba760_0 .net "data_o", 3 0, v0x55f5cabb9ea0_0;  1 drivers
v0x55f5cabba800_0 .net "ready_i", 0 0, v0x55f5cabb95c0_0;  1 drivers
v0x55f5cabba940_0 .net "rst", 0 0, v0x55f5cabbad60_0;  1 drivers
v0x55f5cabba9e0_0 .net "tx", 0 0, v0x55f5cabbae50_0;  1 drivers
v0x55f5cabbaa80_0 .net "valid_o", 0 0, v0x55f5cabba350_0;  1 drivers
S_0x55f5cab997b0 .scope module, "u_rx0" "rx" 3 28, 4 1 0, S_0x55f5caba2aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "busy";
    .port_info 1 /INPUT 1 "valid_i";
    .port_info 2 /INPUT 4 "data_i";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "ready_o";
v0x55f5cab85960_0 .net "busy", 0 0, v0x55f5cabbab90_0;  alias, 1 drivers
v0x55f5cab87600_0 .net "clk", 0 0, v0x55f5cabbaca0_0;  alias, 1 drivers
v0x55f5cabb9500_0 .net "data_i", 3 0, v0x55f5cabb9e00_0;  alias, 1 drivers
v0x55f5cabb95c0_0 .var "ready_o", 0 0;
v0x55f5cabb9680_0 .var "rx", 3 0;
v0x55f5cabb97b0_0 .net "valid_i", 0 0, v0x55f5cabba350_0;  alias, 1 drivers
E_0x55f5caba09d0 .event posedge, v0x55f5cab87600_0;
S_0x55f5cabb9910 .scope module, "u_tx0" "tx" 3 17, 5 1 0, S_0x55f5caba2aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tx";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "ready_i";
    .port_info 4 /OUTPUT 1 "valid_o";
    .port_info 5 /OUTPUT 4 "d";
    .port_info 6 /OUTPUT 4 "data_o";
P_0x55f5cab5e620 .param/l "IDLE" 1 5 13, C4<00>;
P_0x55f5cab5e660 .param/l "TX" 1 5 14, C4<01>;
P_0x55f5cab5e6a0 .param/l "VALID" 1 5 15, C4<10>;
v0x55f5cabb9d40_0 .net "clk", 0 0, v0x55f5cabbaca0_0;  alias, 1 drivers
v0x55f5cabb9e00_0 .var "d", 3 0;
v0x55f5cabb9ea0_0 .var "data_o", 3 0;
v0x55f5cabb9f40_0 .var "next_state", 1 0;
v0x55f5cabba020_0 .net "ready_i", 0 0, v0x55f5cabb95c0_0;  alias, 1 drivers
v0x55f5cabba110_0 .net "rst", 0 0, v0x55f5cabbad60_0;  alias, 1 drivers
v0x55f5cabba1b0_0 .var "state", 1 0;
v0x55f5cabba290_0 .net "tx", 0 0, v0x55f5cabbae50_0;  alias, 1 drivers
v0x55f5cabba350_0 .var "valid_o", 0 0;
E_0x55f5caba0040 .event edge, v0x55f5cabba1b0_0, v0x55f5cabba290_0, v0x55f5cabb95c0_0, v0x55f5cabb9ea0_0;
    .scope S_0x55f5cabb9910;
T_0 ;
    %wait E_0x55f5caba09d0;
    %load/vec4 v0x55f5cabba110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f5cabba1b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f5cabb9f40_0;
    %assign/vec4 v0x55f5cabba1b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f5cabb9910;
T_1 ;
    %wait E_0x55f5caba0040;
    %load/vec4 v0x55f5cabba1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f5cabb9f40_0, 0;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f5cabb9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5cabba350_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55f5cabba290_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %assign/vec4 v0x55f5cabb9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5cabba350_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55f5cabba020_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %assign/vec4 v0x55f5cabb9f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5cabba350_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f5cabb9ea0_0, 0;
    %load/vec4 v0x55f5cabba020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v0x55f5cabb9ea0_0;
    %assign/vec4 v0x55f5cabb9e00_0, 0;
T_1.9 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f5cab997b0;
T_2 ;
    %wait E_0x55f5caba09d0;
    %load/vec4 v0x55f5cab85960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5cabb95c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5cabb95c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f5cab997b0;
T_3 ;
    %wait E_0x55f5caba09d0;
    %load/vec4 v0x55f5cabb95c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f5cabb9500_0;
    %store/vec4 v0x55f5cabb9680_0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f5caba2910;
T_4 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbaca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cabbab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbae50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cabbad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cabbab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbae50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cabbab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbae50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cabbab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cabbae50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cabbab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbae50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbae50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5cabbab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5cabbae50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55f5caba2910;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x55f5cabbaca0_0;
    %inv;
    %store/vec4 v0x55f5cabbaca0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f5caba2910;
T_6 ;
    %vpi_call 2 57 "$dumpfile", "tx_rx.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f5caba2910 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tx_rx_tb.v";
    "tx_rx.v";
    "./rx.v";
    "./tx.v";
