<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<h1>Medianut Hardware.<br>
<small>
[<a class="el" href="group__xgHardware.html">Hardware Layout</a>]</small>
</h1>
<p>
Collaboration diagram for Medianut Hardware.:<center><table><tr><td><img src="group__xgMedianutCfg.png" border="0" alt="" usemap="#group____xgMedianutCfg_map">
<map name="group____xgMedianutCfg_map">
<area href="group__xgHardware.html" shape="rect" coords="19,5,125,26" alt="">
</map></td></tr></table></center>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Ports used by the Medianut MP3 Add-On. 
<p>
Medianut is an add-on board and can be attached to the Ethernut expansion port. It contains a VS1001K MP3 decoder, a LCD interface and an infrared receiver.
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga0">VS_SCK_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga1">VS_SCK_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga2"></a><!-- doxytag: member="xgMedianutCfg::VS_SCK_BIT" ref="ga2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga2">VS_SCK_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface clock input bit. The first rising clock edge after XCS has gone low marks the first bit to be written to the decoder. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga3">VS_SS_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga4">VS_SS_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga5"></a><!-- doxytag: member="xgMedianutCfg::VS_SS_BIT" ref="ga5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga5">VS_SS_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial data interface clock input bit. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga6">VS_SI_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga7">VS_SI_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga8"></a><!-- doxytag: member="xgMedianutCfg::VS_SI_BIT" ref="ga8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga8">VS_SI_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface data input. The decoder samples this input on the rising edge of SCK if XCS is low. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga9">VS_SO_PIN</a>&nbsp;&nbsp;&nbsp;PINB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga10">VS_SO_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga11"></a><!-- doxytag: member="xgMedianutCfg::VS_SO_BIT" ref="ga11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga11">VS_SO_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface data output. If data is transfered from the decoder, bits are shifted out on the falling SCK edge. If data is transfered to the decoder, SO is at a high impedance state. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga12">VS_XCS_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga13">VS_XCS_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga14"></a><!-- doxytag: member="xgMedianutCfg::VS_XCS_BIT" ref="ga14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga14">VS_XCS_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 active low chip select input. A high level forces the serial interface into standby mode, ending the current operation. A high level also forces serial output (SO) to high impedance state. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga15">VS_BSYNC_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga16">VS_BSYNC_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga17"></a><!-- doxytag: member="xgMedianutCfg::VS_BSYNC_BIT" ref="ga17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga17">VS_BSYNC_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial data interface bit sync. The first DCLK sampling edge, during which BSYNC is high, marks the first bit of a data byte. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga18">VS_RESET_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga19">VS_RESET_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga20"></a><!-- doxytag: member="xgMedianutCfg::VS_RESET_BIT" ref="ga20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga20">VS_RESET_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 hardware reset input. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga21">VS_DREQ_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga22">VS_DREQ_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga23">VS_DREQ_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga24"></a><!-- doxytag: member="xgMedianutCfg::VS_DREQ_BIT" ref="ga24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga24">VS_DREQ_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 data request output. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga25">LCD_DATA_PORT</a>&nbsp;&nbsp;&nbsp;PORTD</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga26">LCD_DATA_DDR</a>&nbsp;&nbsp;&nbsp;DDRD</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga27"></a><!-- doxytag: member="xgMedianutCfg::LCD_DATA_BITS" ref="ga27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga27">LCD_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD data lines, either upper or lower 4 bits. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga28">LCD_ENABLE_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga29">LCD_ENABLE_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga30"></a><!-- doxytag: member="xgMedianutCfg::LCD_ENABLE_BIT" ref="ga30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga30">LCD_ENABLE_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD enable output. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga31">LCD_REGSEL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga32">LCD_REGSEL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga33"></a><!-- doxytag: member="xgMedianutCfg::LCD_REGSEL_BIT" ref="ga33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga33">LCD_REGSEL_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD register select output. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga34">LCD_LIGHT_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga35">LCD_LIGHT_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga36"></a><!-- doxytag: member="xgMedianutCfg::LCD_LIGHT_BIT" ref="ga36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga36">LCD_LIGHT_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD output to switch backlight. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga37">IR_SIGNAL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga38">IR_SIGNAL_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga39">IR_SIGNAL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga40"></a><!-- doxytag: member="xgMedianutCfg::IR_SIGNAL_BIT" ref="ga40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgMedianutCfg.html#ga40">IR_SIGNAL_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Infrared decoder signal bit. <br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="ga0"></a><!-- doxytag: member="medianut.h::VS_SCK_PORT" ref="ga0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_SCK_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port register of <a class="el" href="group__xgVs1001.html#ga61">VS_SCK_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga1"></a><!-- doxytag: member="medianut.h::VS_SCK_DDR" ref="ga1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_SCK_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgVs1001.html#ga61">VS_SCK_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga3"></a><!-- doxytag: member="medianut.h::VS_SS_PORT" ref="ga3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_SS_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgVs1001.html#ga64">VS_SS_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga4"></a><!-- doxytag: member="medianut.h::VS_SS_DDR" ref="ga4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_SS_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgVs1001.html#ga64">VS_SS_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga6"></a><!-- doxytag: member="medianut.h::VS_SI_PORT" ref="ga6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_SI_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgVs1001.html#ga67">VS_SI_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga7"></a><!-- doxytag: member="medianut.h::VS_SI_DDR" ref="ga7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_SI_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgVs1001.html#ga67">VS_SI_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga9"></a><!-- doxytag: member="medianut.h::VS_SO_PIN" ref="ga9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_SO_PIN&nbsp;&nbsp;&nbsp;PINB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port input register of <a class="el" href="group__xgVs1001.html#ga70">VS_SO_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga10"></a><!-- doxytag: member="medianut.h::VS_SO_DDR" ref="ga10" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_SO_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgVs1001.html#ga70">VS_SO_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga12"></a><!-- doxytag: member="medianut.h::VS_XCS_PORT" ref="ga12" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_XCS_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgVs1001.html#ga73">VS_XCS_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga13"></a><!-- doxytag: member="medianut.h::VS_XCS_DDR" ref="ga13" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_XCS_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgVs1001.html#ga73">VS_XCS_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga15"></a><!-- doxytag: member="medianut.h::VS_BSYNC_PORT" ref="ga15" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_BSYNC_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgVs1001.html#ga76">VS_BSYNC_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga16"></a><!-- doxytag: member="medianut.h::VS_BSYNC_DDR" ref="ga16" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_BSYNC_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgVs1001.html#ga76">VS_BSYNC_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga18"></a><!-- doxytag: member="medianut.h::VS_RESET_PORT" ref="ga18" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_RESET_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgVs1001.html#ga79">VS_RESET_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga19"></a><!-- doxytag: member="medianut.h::VS_RESET_DDR" ref="ga19" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_RESET_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgVs1001.html#ga79">VS_RESET_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga21"></a><!-- doxytag: member="medianut.h::VS_DREQ_PORT" ref="ga21" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_DREQ_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of VS_DREQ_BIT.     </td>
  </tr>
</table>
<a class="anchor" name="ga22"></a><!-- doxytag: member="medianut.h::VS_DREQ_PIN" ref="ga22" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_DREQ_PIN&nbsp;&nbsp;&nbsp;PINE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port input register of VS_DREQ_BIT.     </td>
  </tr>
</table>
<a class="anchor" name="ga23"></a><!-- doxytag: member="medianut.h::VS_DREQ_DDR" ref="ga23" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VS_DREQ_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of VS_DREQ_BIT.     </td>
  </tr>
</table>
<a class="anchor" name="ga25"></a><!-- doxytag: member="medianut.h::LCD_DATA_PORT" ref="ga25" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LCD_DATA_PORT&nbsp;&nbsp;&nbsp;PORTD          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgMedianutCfg.html#ga27">LCD_DATA_BITS</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga26"></a><!-- doxytag: member="medianut.h::LCD_DATA_DDR" ref="ga26" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LCD_DATA_DDR&nbsp;&nbsp;&nbsp;DDRD          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgMedianutCfg.html#ga27">LCD_DATA_BITS</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga28"></a><!-- doxytag: member="medianut.h::LCD_ENABLE_PORT" ref="ga28" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LCD_ENABLE_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgMedianutCfg.html#ga30">LCD_ENABLE_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga29"></a><!-- doxytag: member="medianut.h::LCD_ENABLE_DDR" ref="ga29" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LCD_ENABLE_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgMedianutCfg.html#ga30">LCD_ENABLE_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga31"></a><!-- doxytag: member="medianut.h::LCD_REGSEL_PORT" ref="ga31" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LCD_REGSEL_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgMedianutCfg.html#ga33">LCD_REGSEL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga32"></a><!-- doxytag: member="medianut.h::LCD_REGSEL_DDR" ref="ga32" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LCD_REGSEL_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgMedianutCfg.html#ga33">LCD_REGSEL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga34"></a><!-- doxytag: member="medianut.h::LCD_LIGHT_PORT" ref="ga34" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LCD_LIGHT_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgMedianutCfg.html#ga36">LCD_LIGHT_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga35"></a><!-- doxytag: member="medianut.h::LCD_LIGHT_DDR" ref="ga35" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LCD_LIGHT_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgMedianutCfg.html#ga36">LCD_LIGHT_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga37"></a><!-- doxytag: member="medianut.h::IR_SIGNAL_PORT" ref="ga37" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define IR_SIGNAL_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgMedianutCfg.html#ga40">IR_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga38"></a><!-- doxytag: member="medianut.h::IR_SIGNAL_PIN" ref="ga38" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define IR_SIGNAL_PIN&nbsp;&nbsp;&nbsp;PINE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port input register of <a class="el" href="group__xgMedianutCfg.html#ga40">IR_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga39"></a><!-- doxytag: member="medianut.h::IR_SIGNAL_DDR" ref="ga39" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define IR_SIGNAL_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgMedianutCfg.html#ga40">IR_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
