------- FILE src/bomber.asm LEVEL 1 PASS 2
      1  fffe					      processor	6502
------- FILE test/macros/macro.h LEVEL 2 PASS 2
      0  10000 ????				       include	"test/macros/macro.h"
      1  10000 ????						; MACRO.H
      2  10000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  10000 ????
      4  10000 ????		00 6a	    VERSION_MACRO =	106
      5  10000 ????
      6  10000 ????						;
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  10000 ????						; It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  10000 ????						; contents, or would like to add something, please write to me
     17  10000 ????						; (atari2600@taswegian.com) with your contribution.
     18  10000 ????						;
     19  10000 ????						; Latest Revisions...
     20  10000 ????						;
     21  10000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  10000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  10000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  10000 ????						;			   used for code assembly.
     25  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  10000 ????						;
     27  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  10000 ????						;
     29  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  10000 ????						;			   (standardised macro for vertical synch code)
     31  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  10000 ????						; 1.0	22/MAR/2003		Initial release
     34  10000 ????
     35  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  10000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  10000 ????						;   registers and require them to be defined first).
     40  10000 ????
     41  10000 ????						; Available macros...
     42  10000 ????						;   SLEEP n		 - sleep for n cycles
     43  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  10000 ????
     47  10000 ????						;-------------------------------------------------------------------------------
     48  10000 ????						; SLEEP duration
     49  10000 ????						; Original author: Thomas Jentzsch
     50  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  10000 ????						; useful for code where precise timing is required.
     52  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  10000 ????
     56  10000 ????				       MAC	sleep
     57  10000 ????			    .CYCLES    SET	{1}
     58  10000 ????
     59  10000 ????				       IF	.CYCLES < 2
     60  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  10000 ????				       ERR
     62  10000 ????				       ENDIF
     63  10000 ????
     64  10000 ????				       IF	.CYCLES & 1
     65  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     66  10000 ????				       nop	0
     67  10000 ????				       ELSE
     68  10000 ????				       bit	VSYNC
     69  10000 ????				       ENDIF
     70  10000 ????			    .CYCLES    SET	.CYCLES - 3
     71  10000 ????				       ENDIF
     72  10000 ????
     73  10000 ????				       REPEAT	.CYCLES / 2
     74  10000 ????				       nop
     75  10000 ????				       REPEND
     76  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     77  10000 ????
     78  10000 ????						;-------------------------------------------------------------------------------
     79  10000 ????						; VERTICAL_SYNC
     80  10000 ????						; revised version by Edwin Blink -- saves bytes!
     81  10000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  10000 ????						; Note: Alters the accumulator
     83  10000 ????
     84  10000 ????						; OUT: A = 0
     85  10000 ????
     86  10000 ????				       MAC	vertical_sync
     87  10000 ????				       lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  10000 ????			    .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  10000 ????				       sta	VSYNC
     90  10000 ????				       lsr
     91  10000 ????				       bne	.VSLP1	; branch until VYSNC has been reset
     92  10000 ????				       ENDM
     93  10000 ????
     94  10000 ????						;-------------------------------------------------------------------------------
     95  10000 ????						; CLEAN_START
     96  10000 ????						; Original author: Andrew Davie
     97  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  10000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  10000 ????						; Use as very first section of code on boot (ie: at reset)
    101  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  10000 ????
    103  10000 ????				       MAC	clean_start
    104  10000 ????				       sei
    105  10000 ????				       cld
    106  10000 ????
    107  10000 ????				       ldx	#0
    108  10000 ????				       txa
    109  10000 ????				       tay
    110  10000 ????			    .CLEAR_STACK dex
    111  10000 ????				       txs
    112  10000 ????				       pha
    113  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  10000 ????
    115  10000 ????				       ENDM
    116  10000 ????
    117  10000 ????						;-------------------------------------------------------
    118  10000 ????						; SET_POINTER
    119  10000 ????						; Original author: Manuel Rotschkar
    120  10000 ????						;
    121  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  10000 ????						;
    123  10000 ????						; Usage: SET_POINTER pointer, address
    124  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  10000 ????						;
    126  10000 ????						; Note: Alters the accumulator, NZ flags
    127  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  10000 ????						; IN 2: absolute address
    129  10000 ????
    130  10000 ????				       MAC	set_pointer
    131  10000 ????			    .POINTER   SET	{1}
    132  10000 ????			    .ADDRESS   SET	{2}
    133  10000 ????
    134  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  10000 ????				       STA	.POINTER	; Store in pointer
    136  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    137  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    138  10000 ????
    139  10000 ????				       ENDM
    140  10000 ????
    141  10000 ????						;-------------------------------------------------------
    142  10000 ????						; BOUNDARY byte#
    143  10000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  10000 ????						;
    145  10000 ????						; Push data to a certain position inside a page and keep count of how
    146  10000 ????						; many free bytes the programmer will have.
    147  10000 ????						;
    148  10000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  10000 ????
    150  10000 ????			    .FREE_BYTES SET	0
    151  10000 ????				       MAC	boundary
    152  10000 ????				       REPEAT	256
    153  10000 ????				       IF	<. % {1} = 0
    154  10000 ????				       MEXIT
    155  10000 ????				       ELSE
    156  10000 ????			    .FREE_BYTES SET	.FREE_BYTES + 1
    157  10000 ????				       .byte	$00
    158  10000 ????				       ENDIF
    159  10000 ????				       REPEND
    160  10000 ????				       ENDM
    161  10000 ????
    162  10000 ????
    163  10000 ????						; EOF
------- FILE src/bomber.asm
------- FILE test/macros/vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"test/macros/vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE src/bomber.asm
      4 U0097 ????				      seg.u	var
      5 U0080					      org	$80
      6 U0080		       00	   p0x	      byte.b		;player0 x pos
      7 U0081		       00	   p0y	      byte.b		;player0 y pos
      8 U0082		       00 00	   p0s	      word.w		;player0 sprite ptr
      9 U0084		       00 00	   p0c	      word.w		;player0 colour ptr
     10 U0086		       00	   p0ao       byte.b		;p0 animation offset
     11 U0086		       00 09	   p0h	      =	9	;player 0 height = current location -location of p0spr
     12 U0087		       00	   p1x	      byte.b		;player1 x pos
     13 U0088		       00	   p1y	      byte.b		;player1 y pos
     14 U0089		       00 00	   p1s	      word.w		;player1 sprite ptr
     15 U008b		       00 00	   p1c	      word.w		;player1 colour ptr
     16 U008b		       00 09	   p1h	      =	9
     17 U008d		       00	   rng	      byte.b		;generate psedo random numbers for p1y
     18 U008e		       00	   score      byte.b		;2-digit score stored as BCD
     19 U008f		       00	   timer      byte.b		;2-digit timer stored as BCD
     20 U0090		       00	   temp       byte.b		;auxiliary variable to store temp values
     21 U0091		       00 00	   oneoffset  word.w		;lookup table offset for the score ones digit
     22 U0093		       00 00	   tenoffset  word.w
     23 U0095		       00	   scrsp      byte.b		;store the sprite bit pattern for the score
     24 U0096		       00	   tmrsp      byte.b
     25 U0096		       00 05	   dgh	      =	5
     26  10000 ????				       seg	code
     27  f000					      org	$F000
     28  f000				   res			;reset
      0  f000					      CLEAN_START
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     30  f00b		       a9 0a		      lda	#10
     31  f00d		       85 81		      sta	p0y	;p0y=10
     32  f00f		       a9 44		      lda	#68
     33  f011		       85 80		      sta	p0x	;p0x=68
     34  f013		       a9 53		      lda	#83
     35  f015		       85 88		      sta	p1y
     36  f017		       a9 36		      lda	#54
     37  f019		       85 87		      sta	p1x
     38  f01b		       a9 d4		      lda	#%11010100
     39  f01d		       85 8d		      sta	rng
     40  f01f		       a9 00		      lda	#0
     41  f021		       85 8e		      sta	score	; Score = 0
     42  f023		       85 8f		      sta	timer	; timer = 0
     43  f025							;p0
     44  f025		       a9 72		      lda	#<p0_spr	;set lookup table for p0 sprite
     45  f027		       85 82		      sta	p0s
     46  f029		       a9 f2		      lda	#>p0_spr
     47  f02b		       85 83		      sta	p0s+1
     48  f02d		       a9 8d		      lda	#<p0_clr	;set lookup table for p0 colour
     49  f02f		       85 84		      sta	p0c
     50  f031		       a9 f2		      lda	#>p0_clr
     51  f033		       85 85		      sta	p0c+1
     52  f035							;p1
     53  f035		       a9 84		      lda	#<p1_spr	;set lookup table for p0 sprite
     54  f037		       85 89		      sta	p1s
     55  f039		       a9 f2		      lda	#>p1_spr
     56  f03b		       85 8a		      sta	p1s+1
     57  f03d		       a9 9f		      lda	#<p1_clr	;set lookup table for p0 colour
     58  f03f		       85 8b		      sta	p1c
     59  f041		       a9 f2		      lda	#>p1_clr
     60  f043		       85 8c		      sta	p1c+1
     61  f045				   dk			;draw kernel
     62  f045		       a9 02		      lda	#2
     63  f047		       85 00		      sta	VSYNC
     64  f049		       85 01		      sta	VBLANK
     65  f04b					      repeat	3
     66  f04b		       85 02		      sta	WSYNC	;start a new frame by renderin 3 vsync scanline
     65  f04b					      repend
     66  f04d		       85 02		      sta	WSYNC	;start a new frame by renderin 3 vsync scanline
     65  f04d					      repend
     66  f04f		       85 02		      sta	WSYNC	;start a new frame by renderin 3 vsync scanline
     67  f051					      repend
     68  f051		       a9 00		      lda	#0
     69  f053		       85 00		      sta	VSYNC
     70  f055					      repeat	33
     71  f055		       85 02		      sta	WSYNC
     70  f055					      repend
     71  f057		       85 02		      sta	WSYNC
     70  f057					      repend
     71  f059		       85 02		      sta	WSYNC
     70  f059					      repend
     71  f05b		       85 02		      sta	WSYNC
     70  f05b					      repend
     71  f05d		       85 02		      sta	WSYNC
     70  f05d					      repend
     71  f05f		       85 02		      sta	WSYNC
     70  f05f					      repend
     71  f061		       85 02		      sta	WSYNC
     70  f061					      repend
     71  f063		       85 02		      sta	WSYNC
     70  f063					      repend
     71  f065		       85 02		      sta	WSYNC
     70  f065					      repend
     71  f067		       85 02		      sta	WSYNC
     70  f067					      repend
     71  f069		       85 02		      sta	WSYNC
     70  f069					      repend
     71  f06b		       85 02		      sta	WSYNC
     70  f06b					      repend
     71  f06d		       85 02		      sta	WSYNC
     70  f06d					      repend
     71  f06f		       85 02		      sta	WSYNC
     70  f06f					      repend
     71  f071		       85 02		      sta	WSYNC
     70  f071					      repend
     71  f073		       85 02		      sta	WSYNC
     70  f073					      repend
     71  f075		       85 02		      sta	WSYNC
     70  f075					      repend
     71  f077		       85 02		      sta	WSYNC
     70  f077					      repend
     71  f079		       85 02		      sta	WSYNC
     70  f079					      repend
     71  f07b		       85 02		      sta	WSYNC
     70  f07b					      repend
     71  f07d		       85 02		      sta	WSYNC
     70  f07d					      repend
     71  f07f		       85 02		      sta	WSYNC
     70  f07f					      repend
     71  f081		       85 02		      sta	WSYNC
     70  f081					      repend
     71  f083		       85 02		      sta	WSYNC
     70  f083					      repend
     71  f085		       85 02		      sta	WSYNC
     70  f085					      repend
     71  f087		       85 02		      sta	WSYNC
     70  f087					      repend
     71  f089		       85 02		      sta	WSYNC
     70  f089					      repend
     71  f08b		       85 02		      sta	WSYNC
     70  f08b					      repend
     71  f08d		       85 02		      sta	WSYNC
     70  f08d					      repend
     71  f08f		       85 02		      sta	WSYNC
     70  f08f					      repend
     71  f091		       85 02		      sta	WSYNC
     70  f091					      repend
     71  f093		       85 02		      sta	WSYNC
     70  f093					      repend
     71  f095		       85 02		      sta	WSYNC
     72  f097					      repend
     73  f097		       a5 80		      lda	p0x
     74  f099		       a0 00		      ldy	#0
     75  f09b		       20 ca f1 	      jsr	setx	;set player0 horizontal position
     76  f09e		       a5 87		      lda	p1x
     77  f0a0		       a0 01		      ldy	#1
     78  f0a2		       20 ca f1 	      jsr	setx	;set player1 horizontal position
     79  f0a5		       20 01 f2 	      jsr	calcdigoff	; calculate scoreboard digits lookup table offset
     80  f0a8		       85 02		      sta	WSYNC
     81  f0aa		       85 2a		      sta	HMOVE	;apply horizontal movements set by subroutine
     82  f0ac		       a9 00		      lda	#0
     83  f0ae		       85 01		      sta	VBLANK
     84  f0b0							;scoreboard setup
     85  f0b0							;clear TIA register before each frame
     86  f0b0		       a9 00		      lda	#0
     87  f0b2		       85 0d		      sta	PF0
     88  f0b4		       85 0e		      sta	PF1
     89  f0b6		       85 0f		      sta	PF2
     90  f0b8		       85 1b		      sta	GRP0
     91  f0ba		       85 1c		      sta	GRP1
     92  f0bc		       85 08		      sta	COLUPF
     93  f0be		       a2 05		      ldx	#dgh	; start X counter with 5 (height of digits)
     94  f0c0				   .scoreDigitLoop
     95  f0c0		       a4 93		      ldy	tenoffset	; get the tens digit offset for the score
     96  f0c2		       b9 22 f2 	      lda	digit,Y	; load the bit pattern from lookup table
     97  f0c5		       29 f0		      and	#$F0	; mask/remove the graphics for the ones digit
     98  f0c7		       85 95		      sta	scrsp	; save the score tens digit pattern in a variable
     99  f0c9		       a4 91		      ldy	oneoffset	; get the ones digit offset for the score
    100  f0cb		       b9 22 f2 	      lda	digit,Y	; load the digit bit pattern from lookup table
    101  f0ce		       29 0f		      and	#$0F	; mask/remove the graphics for the tens digit
    102  f0d0		       05 95		      ora	scrsp	; merge it with the saved tens digit sprite
    103  f0d2		       85 95		      sta	scrsp	; and save it
    104  f0d4		       85 02		      sta	WSYNC	; wait for the end of scanline
    105  f0d6		       85 0e		      sta	PF1	; update the playfield to display the score sprite
    106  f0d8		       a4 94		      ldy	tenoffset+1	; get the left digit offset for the timer
    107  f0da		       b9 22 f2 	      lda	digit,Y	; load the digit pattern from lookup table
    108  f0dd		       29 f0		      and	#$F0	; mask/remove the graphics for the ones digit
    109  f0df		       85 96		      sta	tmrsp	; save the timer tens digit pattern in a variable
    110  f0e1		       a4 92		      ldy	oneoffset+1	; get the ones digit offset for the timer
    111  f0e3		       b9 22 f2 	      lda	digit,Y	; load digit pattern from the lookup table
    112  f0e6		       29 0f		      and	#$0F	; mask/remove the graphics for the tens digit
    113  f0e8		       05 96		      ora	tmrsp	; merge with the saved tens digit graphics
    114  f0ea		       85 96		      sta	tmrsp	; and save it
    115  f0ec		       20 21 f2 	      jsr	slp12	; wastes some cycles
    116  f0ef		       85 0e		      sta	PF1	; update the playfield for timer display
    117  f0f1		       a4 95		      ldy	scrsp	; preload for the next scanline
    118  f0f3		       85 02		      sta	WSYNC	; wait for next scanline
    119  f0f5		       84 0e		      sty	PF1	; update playfield for the score display
    120  f0f7		       e6 93		      inc	tenoffset
    121  f0f9		       e6 94		      inc	tenoffset+1
    122  f0fb		       e6 91		      inc	oneoffset
    123  f0fd		       e6 92		      inc	oneoffset+1	; increment all digits for the next line of data
    124  f0ff
    125  f0ff		       20 21 f2 	      jsr	slp12	; waste some cycles
    126  f102
    127  f102		       ca		      dex		; X--
    128  f103		       85 0e		      sta	PF1	; update the playfield for the timer display
    129  f105		       d0 b9		      bne	.scoreDigitLoop	; if dex != 0, then branch to ScoreDigitLoop
    130  f107
    131  f107		       85 02		      sta	WSYNC
    132  f109				   vl			;visible lines
    133  f109							;colour palette -> https://en.wikipedia.org/wiki/List_of_video_game_console_palettes
    134  f109		       a9 84		      lda	#$84	;blue
    135  f10b		       85 09		      sta	COLUBK
    136  f10d		       a9 c2		      lda	#$C2	;green
    137  f10f		       85 08		      sta	COLUPF
    138  f111		       a9 01		      lda	#%00000001	;enable reflection of playfield
    139  f113		       85 0a		      sta	CTRLPF	;control playfield register (left most bit decides on reflection or repetition)
    140  f115		       a9 f0		      lda	#$F0
    141  f117		       85 0d		      sta	PF0
    142  f119		       a9 fc		      lda	#$FC
    143  f11b		       85 0e		      sta	PF1
    144  f11d		       a9 00		      lda	#0
    145  f11f		       85 0f		      sta	PF2
    146  f121		       a2 54		      ldx	#84	;half of visible lines because of 2-line kernel usag
    147  f123				   .vll 		;visible line loop
    148  f123				   .check_p0		;check if p0 is ready to render
    149  f123		       8a		      txa		;transfer x to a register
    150  f124		       38		      sec		;set the carry flag for subtraction
    151  f125		       e5 81		      sbc	p0y	;subtract p0 y from current line
    152  f127		       c5 09		      cmp	p0h	;check if sprite is in render position
    153  f129		       90 02		      bcc	.dp0	;if rs < p0h, draw p0
    154  f12b		       a9 00		      lda	#0	;else set a register to 0 in order to prepare for next iter
    155  f12d				   .dp0 		;draw player0 sprite
    156  f12d		       18		      clc		;clear carry flag before addition
    157  f12e		       65 86		      adc	p0ao
    158  f130		       a8		      tay		;transfer a to y
    159  f131		       b1 82		      lda	(p0s),Y
    160  f133		       85 02		      sta	WSYNC
    161  f135		       85 1b		      sta	GRP0
    162  f137		       b1 84		      lda	(p0c),Y
    163  f139		       85 06		      sta	COLUP0
    164  f13b				   .check_p1		;check if p1 is ready to render
    165  f13b		       8a		      txa		;transfer x to a register
    166  f13c		       38		      sec		;set the carry flag for subtraction
    167  f13d		       e5 88		      sbc	p1y	;subtract p0 y from current line
    168  f13f		       c5 09		      cmp	p1h	;check if sprite is in render position
    169  f141		       90 02		      bcc	.dp1	;if rs < p0h, draw p0
    170  f143		       a9 00		      lda	#0	;else set a register to 0 in order to prepare for next iter
    171  f145				   .dp1 		;draw player1 sprite
    172  f145		       a8		      tay		;transfer a to y
    173  f146		       a9 05		      lda	#%00000101
    174  f148		       85 05		      sta	NUSIZ1
    175  f14a		       b1 89		      lda	(p1s),Y
    176  f14c		       85 02		      sta	WSYNC
    177  f14e		       85 1c		      sta	GRP1
    178  f150		       b1 8b		      lda	(p1c),Y
    179  f152		       85 07		      sta	COLUP1
    180  f154		       ca		      dex
    181  f155		       d0 cc		      bne	.vll
    182  f157		       a9 00		      lda	#0
    183  f159		       85 86		      sta	p0ao
    184  f15b							;overcan
    185  f15b		       a9 02		      lda	#2
    186  f15d		       85 01		      sta	VBLANK
    187  f15f		       a2 1e		      ldx	#30	;30 ovescan scanlines
    188  f161				   ovs
    189  f161		       85 02		      sta	WSYNC
    190  f163		       ca		      dex		;x--
    191  f164		       d0 fb		      bne	ovs	;jump to ovs if x!=0
    192  f166		       a9 00		      lda	#0
    193  f168		       85 01		      sta	VBLANK	;disable blank scanlines
    194  f16a							;process input for p0 (up-down-left-right)
    195  f16a				   p0up 		;check if p0 is pressed up arrow
    196  f16a		       a9 10		      lda	#%00010000	;p0 up
    197  f16c		       2c 80 02 	      bit	SWCHA
    198  f16f		       d0 06		      bne	p0dw
    199  f171		       e6 81		      inc	p0y	;p0 y pos++
    200  f173		       a9 00		      lda	#0
    201  f175		       85 86		      sta	p0ao
    202  f177				   p0dw 		;p0 down
    203  f177		       a9 20		      lda	#%00100000
    204  f179		       2c 80 02 	      bit	SWCHA
    205  f17c		       d0 06		      bne	p0le
    206  f17e		       c6 81		      dec	p0y	;p0 y pos--
    207  f180		       a9 00		      lda	#0
    208  f182		       85 86		      sta	p0ao
    209  f184				   p0le 		;p0 left
    210  f184		       a9 40		      lda	#%01000000
    211  f186		       2c 80 02 	      bit	SWCHA
    212  f189		       d0 06		      bne	p0ri
    213  f18b		       c6 80		      dec	p0x	;p0 x pos--
    214  f18d		       a9 09		      lda	#9
    215  f18f		       85 86		      sta	p0ao
    216  f191				   p0ri 		;p0 right
    217  f191		       a9 80		      lda	#%10000000
    218  f193		       2c 80 02 	      bit	SWCHA
    219  f196		       d0 06		      bne	df
    220  f198		       e6 80		      inc	p0x	;p0 x pos++
    221  f19a		       a9 09		      lda	#9
    222  f19c		       85 86		      sta	p0ao
    223  f19e				   df			;if none action taken by p0
    224  f19e				   up1pos		;update p1 y position
    225  f19e		       a5 88		      lda	p1y	;transfer p1 y pos to a register
    226  f1a0		       18		      clc		;clear carry register for comparison
    227  f1a1		       c9 00		      cmp	#0	;check if p1 reached to 0
    228  f1a3		       30 05		      bmi	.resp1pos	;reset p1 y position to top if it reached 0
    229  f1a5		       c6 88		      dec	p1y	;else p1y--
    230  f1a7		       4c ad f1 	      jmp	endpos	;jump over reset
    231  f1aa				   .resp1pos		;reset p1 position
    232  f1aa		       20 e3 f1 	      jsr	rngp1
    233  f1ad				   endpos
    234  f1ad				   .cp0p1		;collision checks
    235  f1ad		       a9 80		      lda	#%10000000	;CXPPMM bit 7 detects p0 and p1 collision
    236  f1af		       24 07		      bit	CXPPMM	;check CXPPMM bit 7
    237  f1b1		       d0 03		      bne	.CP0P1	;jump if collided
    238  f1b3		       4c b9 f1 	      jmp	.cp0pf
    239  f1b6				   .CP0P1		;when p0 collides with p1
    240  f1b6		       20 de f1 	      jsr	GO	;game over
    241  f1b9				   .cp0pf		;when p0 and pf collides
    242  f1b9		       a9 80		      lda	#%10000000	;CXP0FB bit 7 detecs collision
    243  f1bb		       24 02		      bit	CXP0FB	;check p0 and playfield collision
    244  f1bd		       d0 03		      bne	.CP0PF
    245  f1bf		       4c c5 f1 	      jmp	.endclch
    246  f1c2				   .CP0PF
    247  f1c2		       20 de f1 	      jsr	GO	;game over
    248  f1c5				   .endclch		;end collision check
    249  f1c5		       85 2c		      sta	CXCLR	;clear collisions
    250  f1c7		       4c 45 f0 	      jmp	dk
    251  f1ca				   setx       subroutine		;set object's x positon subroutine
    252  f1ca		       85 02		      sta	WSYNC
    253  f1cc		       38		      sec		;set carry flag
    254  f1cd				   .div 		;division loop -since 6502 opcode doesnt include any division, division is achieved via series of subtractions
    255  f1cd		       e9 0f		      sbc	#15	;subtraction takes 2 clock cycles and branching takes 3 clock cycle thus making a total of 5 clock cycle in each
    256  f1cf							;subtraction. each CPU clock cycle is equivelent of 3 TIA clock cycles so each division is 15 pixel. to determine
    257  f1cf							;p0_x location calculate rough position by dividing by 15 and use remainder to fine tune the exact position
    258  f1cf		       b0 fc		      bcs	.div	;jump to div if a<0
    259  f1d1		       49 07		      eor	#7	;exclusive or with %00000111 to fine tune the x position
    260  f1d3					      repeat	4	;HMP0 uses 4 bits %xxxx0000
    261  f1d3		       0a		      asl
    260  f1d3					      repend
    261  f1d4		       0a		      asl
    260  f1d4					      repend
    261  f1d5		       0a		      asl
    260  f1d5					      repend
    261  f1d6		       0a		      asl
    262  f1d7					      repend
    263  f1d7		       99 20 00 	      sta	HMP0,Y
    264  f1da		       99 10 00 	      sta	RESP0,Y
    265  f1dd		       60		      rts
    266  f1de				   GO	      subroutine		;game over subroutine
    267  f1de		       a9 1e		      lda	#30
    268  f1e0		       85 09		      sta	COLUBK
    269  f1e2		       60		      rts
    270  f1e3				   rngp1      subroutine		;random number generator for p1 starting position
    271  f1e3		       a5 8d		      lda	rng
    272  f1e5		       0a		      asl
    273  f1e6		       45 8d		      eor	rng
    274  f1e8		       0a		      asl
    275  f1e9		       45 8d		      eor	rng
    276  f1eb		       0a		      asl
    277  f1ec		       0a		      asl
    278  f1ed		       45 8d		      eor	rng
    279  f1ef		       0a		      asl
    280  f1f0		       26 8d		      rol	rng	;performs a series of shifts and bit operations
    281  f1f2		       4a		      lsr
    282  f1f3		       4a		      lsr		;divide the value by 4 with 2 right shifts
    283  f1f4		       85 87		      sta	p1x	;save random number on player1 x position
    284  f1f6		       a9 1e		      lda	#30
    285  f1f8		       65 87		      adc	p1x	;30+p1x to compensate for left playfield
    286  f1fa		       85 87		      sta	p1x	;set new value to the p1x
    287  f1fc		       a9 60		      lda	#96
    288  f1fe		       85 88		      sta	p1y	;set the y-position to the top of the screen
    289  f200		       60		      rts
    290  f201				   calcdigoff subroutine
    291  f201		       a2 01		      ldx	#1	; X register is the loop counter
    292  f203				   prepscrl		; this will loop twice, first X=1, and then X=0
    293  f203
    294  f203		       b5 8e		      lda	score,X	; load A with timer (X=1) or Score (X=0)
    295  f205		       29 0f		      and	#$0F	; remove the tens digit by masking 4 bits 00001111
    296  f207		       85 90		      sta	temp	; save the value of A into Temp
    297  f209		       0a		      asl		; shift left (it is now N*2)
    298  f20a		       0a		      asl		; shift left (it is now N*4)
    299  f20b		       65 90		      adc	temp	; add the value saved in Temp (+N)
    300  f20d		       95 91		      sta	oneoffset,X	; save A in OnesDigitOffset+1 or OnesDigitOffset
    301  f20f
    302  f20f		       b5 8e		      lda	score,X	; load A with timer (X=1) or Score (X=0)
    303  f211		       29 f0		      and	#$F0	; remove the ones digit by masking 4 bits 11110000
    304  f213		       4a		      lsr		; shift right (it is now N/2)
    305  f214		       4a		      lsr		; shift right (it is now N/4)
    306  f215		       85 90		      sta	temp	; save the value of A into Temp
    307  f217		       4a		      lsr		; shift right (it is now N/8)
    308  f218		       4a		      lsr		; shift right (it is now N/16)
    309  f219		       65 90		      adc	temp	; add the value saved in Temp (N/16+N/4)
    310  f21b		       95 93		      sta	tenoffset,X	; store A in TensDigitOffset+1 or TensDigitOffset
    311  f21d
    312  f21d		       ca		      dex		; X--
    313  f21e		       10 e3		      bpl	prepscrl	; while X >= 0, loop to pass a second time
    314  f220
    315  f220		       60		      rts
    316  f221
    317  f221							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    318  f221							;; Subroutine to waste 12 cycles
    319  f221							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    320  f221							;; jsr takes 6 cycles
    321  f221							;; rts takes 6 cycles
    322  f221							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    323  f221				   slp12      subroutine
    324  f221		       60		      rts
    325  f222				   digit
    326  f222		       77		      .byte.b	%01110111	; ### ###
    327  f223		       55		      .byte.b	%01010101	; # # # #
    328  f224		       55		      .byte.b	%01010101	; # # # #
    329  f225		       55		      .byte.b	%01010101	; # # # #
    330  f226		       77		      .byte.b	%01110111	; ### ###
    331  f227
    332  f227		       11		      .byte.b	%00010001	;   #	 #
    333  f228		       11		      .byte.b	%00010001	;   #	 #
    334  f229		       11		      .byte.b	%00010001	;   #	 #
    335  f22a		       11		      .byte.b	%00010001	;   #	 #
    336  f22b		       11		      .byte.b	%00010001	;   #	 #
    337  f22c
    338  f22c		       77		      .byte.b	%01110111	; ### ###
    339  f22d		       11		      .byte.b	%00010001	;   #	 #
    340  f22e		       77		      .byte.b	%01110111	; ### ###
    341  f22f		       44		      .byte.b	%01000100	; #   #
    342  f230		       77		      .byte.b	%01110111	; ### ###
    343  f231
    344  f231		       77		      .byte.b	%01110111	; ### ###
    345  f232		       11		      .byte.b	%00010001	;   #	 #
    346  f233		       33		      .byte.b	%00110011	;  ##	##
    347  f234		       11		      .byte.b	%00010001	;   #	 #
    348  f235		       77		      .byte.b	%01110111	; ### ###
    349  f236
    350  f236		       55		      .byte.b	%01010101	; # # # #
    351  f237		       55		      .byte.b	%01010101	; # # # #
    352  f238		       77		      .byte.b	%01110111	; ### ###
    353  f239		       11		      .byte.b	%00010001	;   #	 #
    354  f23a		       11		      .byte.b	%00010001	;   #	 #
    355  f23b
    356  f23b		       77		      .byte.b	%01110111	; ### ###
    357  f23c		       44		      .byte.b	%01000100	; #   #
    358  f23d		       77		      .byte.b	%01110111	; ### ###
    359  f23e		       11		      .byte.b	%00010001	;   #	 #
    360  f23f		       77		      .byte.b	%01110111	; ### ###
    361  f240
    362  f240		       77		      .byte.b	%01110111	; ### ###
    363  f241		       44		      .byte.b	%01000100	; #   #
    364  f242		       77		      .byte.b	%01110111	; ### ###
    365  f243		       55		      .byte.b	%01010101	; # # # #
    366  f244		       77		      .byte.b	%01110111	; ### ###
    367  f245
    368  f245		       77		      .byte.b	%01110111	; ### ###
    369  f246		       11		      .byte.b	%00010001	;   #	 #
    370  f247		       11		      .byte.b	%00010001	;   #	 #
    371  f248		       11		      .byte.b	%00010001	;   #	 #
    372  f249		       11		      .byte.b	%00010001	;   #	 #
    373  f24a
    374  f24a		       77		      .byte.b	%01110111	; ### ###
    375  f24b		       55		      .byte.b	%01010101	; # # # #
    376  f24c		       77		      .byte.b	%01110111	; ### ###
    377  f24d		       55		      .byte.b	%01010101	; # # # #
    378  f24e		       77		      .byte.b	%01110111	; ### ###
    379  f24f
    380  f24f		       77		      .byte.b	%01110111	; ### ###
    381  f250		       55		      .byte.b	%01010101	; # # # #
    382  f251		       77		      .byte.b	%01110111	; ### ###
    383  f252		       11		      .byte.b	%00010001	;   #	 #
    384  f253		       77		      .byte.b	%01110111	; ### ###
    385  f254
    386  f254		       22		      .byte.b	%00100010	;  #	#
    387  f255		       55		      .byte.b	%01010101	; # # # #
    388  f256		       77		      .byte.b	%01110111	; ### ###
    389  f257		       55		      .byte.b	%01010101	; # # # #
    390  f258		       55		      .byte.b	%01010101	; # # # #
    391  f259
    392  f259		       77		      .byte.b	%01110111	; ### ###
    393  f25a		       55		      .byte.b	%01010101	; # # # #
    394  f25b		       66		      .byte.b	%01100110	; ##  ##
    395  f25c		       55		      .byte.b	%01010101	; # # # #
    396  f25d		       77		      .byte.b	%01110111	; ### ###
    397  f25e
    398  f25e		       77		      .byte.b	%01110111	; ### ###
    399  f25f		       44		      .byte.b	%01000100	; #   #
    400  f260		       44		      .byte.b	%01000100	; #   #
    401  f261		       44		      .byte.b	%01000100	; #   #
    402  f262		       77		      .byte.b	%01110111	; ### ###
    403  f263
    404  f263		       66		      .byte.b	%01100110	; ##  ##
    405  f264		       55		      .byte.b	%01010101	; # # # #
    406  f265		       55		      .byte.b	%01010101	; # # # #
    407  f266		       55		      .byte.b	%01010101	; # # # #
    408  f267		       66		      .byte.b	%01100110	; ##  ##
    409  f268
    410  f268		       77		      .byte.b	%01110111	; ### ###
    411  f269		       44		      .byte.b	%01000100	; #   #
    412  f26a		       77		      .byte.b	%01110111	; ### ###
    413  f26b		       44		      .byte.b	%01000100	; #   #
    414  f26c		       77		      .byte.b	%01110111	; ### ###
    415  f26d
    416  f26d		       77		      .byte.b	%01110111	; ### ###
    417  f26e		       44		      .byte.b	%01000100	; #   #
    418  f26f		       66		      .byte.b	%01100110	; ##  ##
    419  f270		       44		      .byte.b	%01000100	; #   #
    420  f271		       44		      .byte.b	%01000100	; #   #
    421  f272
    422  f272				   p0_spr		;p0 sprite
    423  f272		       00		      .byte.b	#%00000000	;
    424  f273		       14		      .byte.b	#%00010100	;   # #
    425  f274		       7f		      .byte.b	#%01111111	; #######
    426  f275		       3e		      .byte.b	#%00111110	;  #####
    427  f276		       1c		      .byte.b	#%00011100	;   ###
    428  f277		       1c		      .byte.b	#%00011100	;   ###
    429  f278		       08		      .byte.b	#%00001000	;    #
    430  f279		       08		      .byte.b	#%00001000	;    #
    431  f27a		       08		      .byte.b	#%00001000	;    #
    432  f27b				   p0_trn		;p0 turn sprite
    433  f27b		       00		      .byte.b	#%00000000	;
    434  f27c		       08		      .byte.b	#%00001000	;    #
    435  f27d		       3e		      .byte.b	#%00111110	;  #####
    436  f27e		       1c		      .byte.b	#%00011100	;   ###
    437  f27f		       1c		      .byte.b	#%00011100	;   ###
    438  f280		       1c		      .byte.b	#%00011100	;   ###
    439  f281		       08		      .byte.b	#%00001000	;    #
    440  f282		       08		      .byte.b	#%00001000	;    #
    441  f283		       08		      .byte.b	#%00001000	;    #
    442  f284				   p1_spr		;p1 sprite
    443  f284		       00		      .byte.b	#%00000000	;
    444  f285		       08		      .byte.b	#%00001000	;    #
    445  f286		       08		      .byte.b	#%00001000	;    #
    446  f287		       2a		      .byte.b	#%00101010	;  # # #
    447  f288		       3e		      .byte.b	#%00111110	;  #####
    448  f289		       7f		      .byte.b	#%01111111	; #######
    449  f28a		       2a		      .byte.b	#%00101010	;  # # #
    450  f28b		       08		      .byte.b	#%00001000	;    #
    451  f28c		       1c		      .byte.b	#%00011100	;   ###
    452  f28d				   p0_clr		;p0 colour
    453  f28d		       00		      .byte.b	#$00
    454  f28e		       fe		      .byte.b	#$FE
    455  f28f		       0c		      .byte.b	#$0C
    456  f290		       0e		      .byte.b	#$0E
    457  f291		       0e		      .byte.b	#$0E
    458  f292		       04		      .byte.b	#$04
    459  f293		       ba		      .byte.b	#$BA
    460  f294		       0e		      .byte.b	#$0E
    461  f295		       08		      .byte.b	#$08
    462  f296				   p0_tclr		;p0 turn colour
    463  f296		       00		      .byte.b	#$00
    464  f297		       fe		      .byte.b	#$FE
    465  f298		       0c		      .byte.b	#$0C
    466  f299		       0e		      .byte.b	#$0E
    467  f29a		       0e		      .byte.b	#$0E
    468  f29b		       04		      .byte.b	#$04
    469  f29c		       0e		      .byte.b	#$0E
    470  f29d		       0e		      .byte.b	#$0E
    471  f29e		       08		      .byte.b	#$08
    472  f29f				   p1_clr		;p1 colour
    473  f29f		       00		      .byte.b	#$00
    474  f2a0		       32		      .byte.b	#$32
    475  f2a1		       32		      .byte.b	#$32
    476  f2a2		       0e		      .byte.b	#$0E
    477  f2a3		       40		      .byte.b	#$40
    478  f2a4		       40		      .byte.b	#$40
    479  f2a5		       40		      .byte.b	#$40
    480  f2a6		       40		      .byte.b	#$40
    481  f2a7		       40		      .byte.b	#$40
    482  fffc					      org	$FFFC
    483  fffc		       00 f0		      .word.w	res
    484  fffe		       00 f0		      .word.w	res
