#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 19 22:03:31 2017
# Process ID: 11128
# Current directory: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10460 D:\Users\Ryan\Documents\ECE369a\lab369a\LAB8-11\DatapathComponents\lab8-11\lab8-11.xpr
# Log file: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/vivado.log
# Journal file: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v
update_compile_order -fileset sources_1
add_files -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v
update_compile_order -fileset sources_1
add_files -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v
update_compile_order -fileset sources_1
add_files -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v:1]
[Sun Nov 19 22:05:20 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
[Sun Nov 19 22:11:29 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v:1]
[Sun Nov 19 22:22:48 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
[Sun Nov 19 22:26:06 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Sun Nov 19 22:41:00 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Sun Nov 19 22:55:50 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Sun Nov 19 22:58:35 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1028.762 ; gain = 6.945
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1028.762 ; gain = 6.945
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1143.801 ; gain = 323.762
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.777 ; gain = 98.344
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1591.070 ; gain = 346.293
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD100
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD101
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD102
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD103
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD104
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD105
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD106
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD107
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD108
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD109
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD110
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD111
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD112
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD113
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD114
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD115
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD116
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD117
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD118
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD119
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD120
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD121
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD122
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD123
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD124
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD125
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD126
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD127
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD45
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD46
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD47
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD48
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD49
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD50
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD51
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD52
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD53
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD54
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD55
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD56
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD57
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD58
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD59
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD60
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD61
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD62
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD63
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD64
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD65
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD66
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD67
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD68
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD69
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD70
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD71
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD72
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD73
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD74
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD75
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD76
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD77
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD78
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD79
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD80
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD81
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD82
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD83
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD84
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD85
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD86
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD87
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD88
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD89
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD90
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD91
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD92
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD93
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD94
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD95
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD96
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD97
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD98
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD99
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1
Compiling module xil_defaultlib.RAM256X1S_HD2
Compiling module xil_defaultlib.RAM256X1S_HD3
Compiling module xil_defaultlib.RAM256X1S_HD4
Compiling module xil_defaultlib.RAM256X1S_HD5
Compiling module xil_defaultlib.RAM256X1S_HD6
Compiling module xil_defaultlib.RAM256X1S_HD7
Compiling module xil_defaultlib.RAM256X1S_HD8
Compiling module xil_defaultlib.RAM256X1S_HD9
Compiling module xil_defaultlib.RAM256X1S_HD10
Compiling module xil_defaultlib.RAM256X1S_HD11
Compiling module xil_defaultlib.RAM256X1S_HD12
Compiling module xil_defaultlib.RAM256X1S_HD13
Compiling module xil_defaultlib.RAM256X1S_HD14
Compiling module xil_defaultlib.RAM256X1S_HD15
Compiling module xil_defaultlib.RAM256X1S_HD16
Compiling module xil_defaultlib.RAM256X1S_HD17
Compiling module xil_defaultlib.RAM256X1S_HD18
Compiling module xil_defaultlib.RAM256X1S_HD19
Compiling module xil_defaultlib.RAM256X1S_HD20
Compiling module xil_defaultlib.RAM256X1S_HD21
Compiling module xil_defaultlib.RAM256X1S_HD22
Compiling module xil_defaultlib.RAM256X1S_HD23
Compiling module xil_defaultlib.RAM256X1S_HD24
Compiling module xil_defaultlib.RAM256X1S_HD25
Compiling module xil_defaultlib.RAM256X1S_HD26
Compiling module xil_defaultlib.RAM256X1S_HD27
Compiling module xil_defaultlib.RAM256X1S_HD28
Compiling module xil_defaultlib.RAM256X1S_HD29
Compiling module xil_defaultlib.RAM256X1S_HD30
Compiling module xil_defaultlib.RAM256X1S_HD31
Compiling module xil_defaultlib.RAM256X1S_HD32
Compiling module xil_defaultlib.RAM256X1S_HD33
Compiling module xil_defaultlib.RAM256X1S_HD34
Compiling module xil_defaultlib.RAM256X1S_HD35
Compiling module xil_defaultlib.RAM256X1S_HD36
Compiling module xil_defaultlib.RAM256X1S_HD37
Compiling module xil_defaultlib.RAM256X1S_HD38
Compiling module xil_defaultlib.RAM256X1S_HD39
Compiling module xil_defaultlib.RAM256X1S_HD40
Compiling module xil_defaultlib.RAM256X1S_HD41
Compiling module xil_defaultlib.RAM256X1S_HD42
Compiling module xil_defaultlib.RAM256X1S_HD43
Compiling module xil_defaultlib.RAM256X1S_HD44
Compiling module xil_defaultlib.RAM256X1S_HD45
Compiling module xil_defaultlib.RAM256X1S_HD46
Compiling module xil_defaultlib.RAM256X1S_HD47
Compiling module xil_defaultlib.RAM256X1S_HD48
Compiling module xil_defaultlib.RAM256X1S_HD49
Compiling module xil_defaultlib.RAM256X1S_HD50
Compiling module xil_defaultlib.RAM256X1S_HD51
Compiling module xil_defaultlib.RAM256X1S_HD52
Compiling module xil_defaultlib.RAM256X1S_HD53
Compiling module xil_defaultlib.RAM256X1S_HD54
Compiling module xil_defaultlib.RAM256X1S_HD55
Compiling module xil_defaultlib.RAM256X1S_HD56
Compiling module xil_defaultlib.RAM256X1S_HD57
Compiling module xil_defaultlib.RAM256X1S_HD58
Compiling module xil_defaultlib.RAM256X1S_HD59
Compiling module xil_defaultlib.RAM256X1S_HD60
Compiling module xil_defaultlib.RAM256X1S_HD61
Compiling module xil_defaultlib.RAM256X1S_HD62
Compiling module xil_defaultlib.RAM256X1S_HD63
Compiling module xil_defaultlib.RAM256X1S_HD64
Compiling module xil_defaultlib.RAM256X1S_HD65
Compiling module xil_defaultlib.RAM256X1S_HD66
Compiling module xil_defaultlib.RAM256X1S_HD67
Compiling module xil_defaultlib.RAM256X1S_HD68
Compiling module xil_defaultlib.RAM256X1S_HD69
Compiling module xil_defaultlib.RAM256X1S_HD70
Compiling module xil_defaultlib.RAM256X1S_HD71
Compiling module xil_defaultlib.RAM256X1S_HD72
Compiling module xil_defaultlib.RAM256X1S_HD73
Compiling module xil_defaultlib.RAM256X1S_HD74
Compiling module xil_defaultlib.RAM256X1S_HD75
Compiling module xil_defaultlib.RAM256X1S_HD76
Compiling module xil_defaultlib.RAM256X1S_HD77
Compiling module xil_defaultlib.RAM256X1S_HD78
Compiling module xil_defaultlib.RAM256X1S_HD79
Compiling module xil_defaultlib.RAM256X1S_HD80
Compiling module xil_defaultlib.RAM256X1S_HD81
Compiling module xil_defaultlib.RAM256X1S_HD82
Compiling module xil_defaultlib.RAM256X1S_HD83
Compiling module xil_defaultlib.RAM256X1S_HD84
Compiling module xil_defaultlib.RAM256X1S_HD85
Compiling module xil_defaultlib.RAM256X1S_HD86
Compiling module xil_defaultlib.RAM256X1S_HD87
Compiling module xil_defaultlib.RAM256X1S_HD88
Compiling module xil_defaultlib.RAM256X1S_HD89
Compiling module xil_defaultlib.RAM256X1S_HD90
Compiling module xil_defaultlib.RAM256X1S_HD91
Compiling module xil_defaultlib.RAM256X1S_HD92
Compiling module xil_defaultlib.RAM256X1S_HD93
Compiling module xil_defaultlib.RAM256X1S_HD94
Compiling module xil_defaultlib.RAM256X1S_HD95
Compiling module xil_defaultlib.RAM256X1S_HD96
Compiling module xil_defaultlib.RAM256X1S_HD97
Compiling module xil_defaultlib.RAM256X1S_HD98
Compiling module xil_defaultlib.RAM256X1S_HD99
Compiling module xil_defaultlib.RAM256X1S_HD100
Compiling module xil_defaultlib.RAM256X1S_HD101
Compiling module xil_defaultlib.RAM256X1S_HD102
Compiling module xil_defaultlib.RAM256X1S_HD103
Compiling module xil_defaultlib.RAM256X1S_HD104
Compiling module xil_defaultlib.RAM256X1S_HD105
Compiling module xil_defaultlib.RAM256X1S_HD106
Compiling module xil_defaultlib.RAM256X1S_HD107
Compiling module xil_defaultlib.RAM256X1S_HD108
Compiling module xil_defaultlib.RAM256X1S_HD109
Compiling module xil_defaultlib.RAM256X1S_HD110
Compiling module xil_defaultlib.RAM256X1S_HD111
Compiling module xil_defaultlib.RAM256X1S_HD112
Compiling module xil_defaultlib.RAM256X1S_HD113
Compiling module xil_defaultlib.RAM256X1S_HD114
Compiling module xil_defaultlib.RAM256X1S_HD115
Compiling module xil_defaultlib.RAM256X1S_HD116
Compiling module xil_defaultlib.RAM256X1S_HD117
Compiling module xil_defaultlib.RAM256X1S_HD118
Compiling module xil_defaultlib.RAM256X1S_HD119
Compiling module xil_defaultlib.RAM256X1S_HD120
Compiling module xil_defaultlib.RAM256X1S_HD121
Compiling module xil_defaultlib.RAM256X1S_HD122
Compiling module xil_defaultlib.RAM256X1S_HD123
Compiling module xil_defaultlib.RAM256X1S_HD124
Compiling module xil_defaultlib.RAM256X1S_HD125
Compiling module xil_defaultlib.RAM256X1S_HD126
Compiling module xil_defaultlib.RAM256X1S_HD127
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:01:32 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1591.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1616.824 ; gain = 796.785
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1722.305 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/Processor_tb/u0/ExecuteMemWrite}} 
add_wave {{/Processor_tb/u0/DecodeMemWrite}} 
run 10 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1722.305 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/Processor_tb/u0/DecodeRSData}} 
add_wave {{/Processor_tb/u0/DecodeRTData}} 
add_wave {{/Processor_tb/u0/DecodeInst}} 
run 5 us
add_wave {{/Processor_tb/u0/DecodeReadData1}} 
add_wave {{/Processor_tb/u0/DecodeReadData2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Sun Nov 19 23:21:18 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1
[Sun Nov 19 23:23:05 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1722.305 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1722.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD128
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD129
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD130
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD131
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD132
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD133
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD134
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD135
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD136
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD137
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD138
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD139
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD140
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD141
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD142
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD143
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD144
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD145
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD146
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD147
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD148
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD149
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD150
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD151
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD152
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD153
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD154
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD155
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD156
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD157
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD158
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD159
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD160
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD161
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD162
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD163
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD164
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD165
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD166
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD167
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD183
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD199
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD254
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD128
Compiling module xil_defaultlib.RAM256X1S_HD129
Compiling module xil_defaultlib.RAM256X1S_HD130
Compiling module xil_defaultlib.RAM256X1S_HD131
Compiling module xil_defaultlib.RAM256X1S_HD132
Compiling module xil_defaultlib.RAM256X1S_HD133
Compiling module xil_defaultlib.RAM256X1S_HD134
Compiling module xil_defaultlib.RAM256X1S_HD135
Compiling module xil_defaultlib.RAM256X1S_HD136
Compiling module xil_defaultlib.RAM256X1S_HD137
Compiling module xil_defaultlib.RAM256X1S_HD138
Compiling module xil_defaultlib.RAM256X1S_HD139
Compiling module xil_defaultlib.RAM256X1S_HD140
Compiling module xil_defaultlib.RAM256X1S_HD141
Compiling module xil_defaultlib.RAM256X1S_HD142
Compiling module xil_defaultlib.RAM256X1S_HD143
Compiling module xil_defaultlib.RAM256X1S_HD144
Compiling module xil_defaultlib.RAM256X1S_HD145
Compiling module xil_defaultlib.RAM256X1S_HD146
Compiling module xil_defaultlib.RAM256X1S_HD147
Compiling module xil_defaultlib.RAM256X1S_HD148
Compiling module xil_defaultlib.RAM256X1S_HD149
Compiling module xil_defaultlib.RAM256X1S_HD150
Compiling module xil_defaultlib.RAM256X1S_HD151
Compiling module xil_defaultlib.RAM256X1S_HD152
Compiling module xil_defaultlib.RAM256X1S_HD153
Compiling module xil_defaultlib.RAM256X1S_HD154
Compiling module xil_defaultlib.RAM256X1S_HD155
Compiling module xil_defaultlib.RAM256X1S_HD156
Compiling module xil_defaultlib.RAM256X1S_HD157
Compiling module xil_defaultlib.RAM256X1S_HD158
Compiling module xil_defaultlib.RAM256X1S_HD159
Compiling module xil_defaultlib.RAM256X1S_HD160
Compiling module xil_defaultlib.RAM256X1S_HD161
Compiling module xil_defaultlib.RAM256X1S_HD162
Compiling module xil_defaultlib.RAM256X1S_HD163
Compiling module xil_defaultlib.RAM256X1S_HD164
Compiling module xil_defaultlib.RAM256X1S_HD165
Compiling module xil_defaultlib.RAM256X1S_HD166
Compiling module xil_defaultlib.RAM256X1S_HD167
Compiling module xil_defaultlib.RAM256X1S_HD168
Compiling module xil_defaultlib.RAM256X1S_HD169
Compiling module xil_defaultlib.RAM256X1S_HD170
Compiling module xil_defaultlib.RAM256X1S_HD171
Compiling module xil_defaultlib.RAM256X1S_HD172
Compiling module xil_defaultlib.RAM256X1S_HD173
Compiling module xil_defaultlib.RAM256X1S_HD174
Compiling module xil_defaultlib.RAM256X1S_HD175
Compiling module xil_defaultlib.RAM256X1S_HD176
Compiling module xil_defaultlib.RAM256X1S_HD177
Compiling module xil_defaultlib.RAM256X1S_HD178
Compiling module xil_defaultlib.RAM256X1S_HD179
Compiling module xil_defaultlib.RAM256X1S_HD180
Compiling module xil_defaultlib.RAM256X1S_HD181
Compiling module xil_defaultlib.RAM256X1S_HD182
Compiling module xil_defaultlib.RAM256X1S_HD183
Compiling module xil_defaultlib.RAM256X1S_HD184
Compiling module xil_defaultlib.RAM256X1S_HD185
Compiling module xil_defaultlib.RAM256X1S_HD186
Compiling module xil_defaultlib.RAM256X1S_HD187
Compiling module xil_defaultlib.RAM256X1S_HD188
Compiling module xil_defaultlib.RAM256X1S_HD189
Compiling module xil_defaultlib.RAM256X1S_HD190
Compiling module xil_defaultlib.RAM256X1S_HD191
Compiling module xil_defaultlib.RAM256X1S_HD192
Compiling module xil_defaultlib.RAM256X1S_HD193
Compiling module xil_defaultlib.RAM256X1S_HD194
Compiling module xil_defaultlib.RAM256X1S_HD195
Compiling module xil_defaultlib.RAM256X1S_HD196
Compiling module xil_defaultlib.RAM256X1S_HD197
Compiling module xil_defaultlib.RAM256X1S_HD198
Compiling module xil_defaultlib.RAM256X1S_HD199
Compiling module xil_defaultlib.RAM256X1S_HD200
Compiling module xil_defaultlib.RAM256X1S_HD201
Compiling module xil_defaultlib.RAM256X1S_HD202
Compiling module xil_defaultlib.RAM256X1S_HD203
Compiling module xil_defaultlib.RAM256X1S_HD204
Compiling module xil_defaultlib.RAM256X1S_HD205
Compiling module xil_defaultlib.RAM256X1S_HD206
Compiling module xil_defaultlib.RAM256X1S_HD207
Compiling module xil_defaultlib.RAM256X1S_HD208
Compiling module xil_defaultlib.RAM256X1S_HD209
Compiling module xil_defaultlib.RAM256X1S_HD210
Compiling module xil_defaultlib.RAM256X1S_HD211
Compiling module xil_defaultlib.RAM256X1S_HD212
Compiling module xil_defaultlib.RAM256X1S_HD213
Compiling module xil_defaultlib.RAM256X1S_HD214
Compiling module xil_defaultlib.RAM256X1S_HD215
Compiling module xil_defaultlib.RAM256X1S_HD216
Compiling module xil_defaultlib.RAM256X1S_HD217
Compiling module xil_defaultlib.RAM256X1S_HD218
Compiling module xil_defaultlib.RAM256X1S_HD219
Compiling module xil_defaultlib.RAM256X1S_HD220
Compiling module xil_defaultlib.RAM256X1S_HD221
Compiling module xil_defaultlib.RAM256X1S_HD222
Compiling module xil_defaultlib.RAM256X1S_HD223
Compiling module xil_defaultlib.RAM256X1S_HD224
Compiling module xil_defaultlib.RAM256X1S_HD225
Compiling module xil_defaultlib.RAM256X1S_HD226
Compiling module xil_defaultlib.RAM256X1S_HD227
Compiling module xil_defaultlib.RAM256X1S_HD228
Compiling module xil_defaultlib.RAM256X1S_HD229
Compiling module xil_defaultlib.RAM256X1S_HD230
Compiling module xil_defaultlib.RAM256X1S_HD231
Compiling module xil_defaultlib.RAM256X1S_HD232
Compiling module xil_defaultlib.RAM256X1S_HD233
Compiling module xil_defaultlib.RAM256X1S_HD234
Compiling module xil_defaultlib.RAM256X1S_HD235
Compiling module xil_defaultlib.RAM256X1S_HD236
Compiling module xil_defaultlib.RAM256X1S_HD237
Compiling module xil_defaultlib.RAM256X1S_HD238
Compiling module xil_defaultlib.RAM256X1S_HD239
Compiling module xil_defaultlib.RAM256X1S_HD240
Compiling module xil_defaultlib.RAM256X1S_HD241
Compiling module xil_defaultlib.RAM256X1S_HD242
Compiling module xil_defaultlib.RAM256X1S_HD243
Compiling module xil_defaultlib.RAM256X1S_HD244
Compiling module xil_defaultlib.RAM256X1S_HD245
Compiling module xil_defaultlib.RAM256X1S_HD246
Compiling module xil_defaultlib.RAM256X1S_HD247
Compiling module xil_defaultlib.RAM256X1S_HD248
Compiling module xil_defaultlib.RAM256X1S_HD249
Compiling module xil_defaultlib.RAM256X1S_HD250
Compiling module xil_defaultlib.RAM256X1S_HD251
Compiling module xil_defaultlib.RAM256X1S_HD252
Compiling module xil_defaultlib.RAM256X1S_HD253
Compiling module xil_defaultlib.RAM256X1S_HD254
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:26:59 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1722.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:17 . Memory (MB): peak = 1758.344 ; gain = 36.039
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
run 3 us
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v:1]
[Mon Nov 20 00:12:29 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Mon Nov 20 00:14:43 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Mon Nov 20 00:15:47 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD128
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD129
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD130
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD131
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD132
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD133
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD134
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD135
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD136
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD137
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD138
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD139
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD140
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD141
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD142
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD143
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD144
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD145
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD146
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD147
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD148
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD149
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD150
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD151
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD152
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD153
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD154
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD155
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD156
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD157
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD158
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD159
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD160
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD161
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD162
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD163
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD164
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD165
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD166
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD167
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD183
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD199
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD254
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD128
Compiling module xil_defaultlib.RAM256X1S_HD129
Compiling module xil_defaultlib.RAM256X1S_HD130
Compiling module xil_defaultlib.RAM256X1S_HD131
Compiling module xil_defaultlib.RAM256X1S_HD132
Compiling module xil_defaultlib.RAM256X1S_HD133
Compiling module xil_defaultlib.RAM256X1S_HD134
Compiling module xil_defaultlib.RAM256X1S_HD135
Compiling module xil_defaultlib.RAM256X1S_HD136
Compiling module xil_defaultlib.RAM256X1S_HD137
Compiling module xil_defaultlib.RAM256X1S_HD138
Compiling module xil_defaultlib.RAM256X1S_HD139
Compiling module xil_defaultlib.RAM256X1S_HD140
Compiling module xil_defaultlib.RAM256X1S_HD141
Compiling module xil_defaultlib.RAM256X1S_HD142
Compiling module xil_defaultlib.RAM256X1S_HD143
Compiling module xil_defaultlib.RAM256X1S_HD144
Compiling module xil_defaultlib.RAM256X1S_HD145
Compiling module xil_defaultlib.RAM256X1S_HD146
Compiling module xil_defaultlib.RAM256X1S_HD147
Compiling module xil_defaultlib.RAM256X1S_HD148
Compiling module xil_defaultlib.RAM256X1S_HD149
Compiling module xil_defaultlib.RAM256X1S_HD150
Compiling module xil_defaultlib.RAM256X1S_HD151
Compiling module xil_defaultlib.RAM256X1S_HD152
Compiling module xil_defaultlib.RAM256X1S_HD153
Compiling module xil_defaultlib.RAM256X1S_HD154
Compiling module xil_defaultlib.RAM256X1S_HD155
Compiling module xil_defaultlib.RAM256X1S_HD156
Compiling module xil_defaultlib.RAM256X1S_HD157
Compiling module xil_defaultlib.RAM256X1S_HD158
Compiling module xil_defaultlib.RAM256X1S_HD159
Compiling module xil_defaultlib.RAM256X1S_HD160
Compiling module xil_defaultlib.RAM256X1S_HD161
Compiling module xil_defaultlib.RAM256X1S_HD162
Compiling module xil_defaultlib.RAM256X1S_HD163
Compiling module xil_defaultlib.RAM256X1S_HD164
Compiling module xil_defaultlib.RAM256X1S_HD165
Compiling module xil_defaultlib.RAM256X1S_HD166
Compiling module xil_defaultlib.RAM256X1S_HD167
Compiling module xil_defaultlib.RAM256X1S_HD168
Compiling module xil_defaultlib.RAM256X1S_HD169
Compiling module xil_defaultlib.RAM256X1S_HD170
Compiling module xil_defaultlib.RAM256X1S_HD171
Compiling module xil_defaultlib.RAM256X1S_HD172
Compiling module xil_defaultlib.RAM256X1S_HD173
Compiling module xil_defaultlib.RAM256X1S_HD174
Compiling module xil_defaultlib.RAM256X1S_HD175
Compiling module xil_defaultlib.RAM256X1S_HD176
Compiling module xil_defaultlib.RAM256X1S_HD177
Compiling module xil_defaultlib.RAM256X1S_HD178
Compiling module xil_defaultlib.RAM256X1S_HD179
Compiling module xil_defaultlib.RAM256X1S_HD180
Compiling module xil_defaultlib.RAM256X1S_HD181
Compiling module xil_defaultlib.RAM256X1S_HD182
Compiling module xil_defaultlib.RAM256X1S_HD183
Compiling module xil_defaultlib.RAM256X1S_HD184
Compiling module xil_defaultlib.RAM256X1S_HD185
Compiling module xil_defaultlib.RAM256X1S_HD186
Compiling module xil_defaultlib.RAM256X1S_HD187
Compiling module xil_defaultlib.RAM256X1S_HD188
Compiling module xil_defaultlib.RAM256X1S_HD189
Compiling module xil_defaultlib.RAM256X1S_HD190
Compiling module xil_defaultlib.RAM256X1S_HD191
Compiling module xil_defaultlib.RAM256X1S_HD192
Compiling module xil_defaultlib.RAM256X1S_HD193
Compiling module xil_defaultlib.RAM256X1S_HD194
Compiling module xil_defaultlib.RAM256X1S_HD195
Compiling module xil_defaultlib.RAM256X1S_HD196
Compiling module xil_defaultlib.RAM256X1S_HD197
Compiling module xil_defaultlib.RAM256X1S_HD198
Compiling module xil_defaultlib.RAM256X1S_HD199
Compiling module xil_defaultlib.RAM256X1S_HD200
Compiling module xil_defaultlib.RAM256X1S_HD201
Compiling module xil_defaultlib.RAM256X1S_HD202
Compiling module xil_defaultlib.RAM256X1S_HD203
Compiling module xil_defaultlib.RAM256X1S_HD204
Compiling module xil_defaultlib.RAM256X1S_HD205
Compiling module xil_defaultlib.RAM256X1S_HD206
Compiling module xil_defaultlib.RAM256X1S_HD207
Compiling module xil_defaultlib.RAM256X1S_HD208
Compiling module xil_defaultlib.RAM256X1S_HD209
Compiling module xil_defaultlib.RAM256X1S_HD210
Compiling module xil_defaultlib.RAM256X1S_HD211
Compiling module xil_defaultlib.RAM256X1S_HD212
Compiling module xil_defaultlib.RAM256X1S_HD213
Compiling module xil_defaultlib.RAM256X1S_HD214
Compiling module xil_defaultlib.RAM256X1S_HD215
Compiling module xil_defaultlib.RAM256X1S_HD216
Compiling module xil_defaultlib.RAM256X1S_HD217
Compiling module xil_defaultlib.RAM256X1S_HD218
Compiling module xil_defaultlib.RAM256X1S_HD219
Compiling module xil_defaultlib.RAM256X1S_HD220
Compiling module xil_defaultlib.RAM256X1S_HD221
Compiling module xil_defaultlib.RAM256X1S_HD222
Compiling module xil_defaultlib.RAM256X1S_HD223
Compiling module xil_defaultlib.RAM256X1S_HD224
Compiling module xil_defaultlib.RAM256X1S_HD225
Compiling module xil_defaultlib.RAM256X1S_HD226
Compiling module xil_defaultlib.RAM256X1S_HD227
Compiling module xil_defaultlib.RAM256X1S_HD228
Compiling module xil_defaultlib.RAM256X1S_HD229
Compiling module xil_defaultlib.RAM256X1S_HD230
Compiling module xil_defaultlib.RAM256X1S_HD231
Compiling module xil_defaultlib.RAM256X1S_HD232
Compiling module xil_defaultlib.RAM256X1S_HD233
Compiling module xil_defaultlib.RAM256X1S_HD234
Compiling module xil_defaultlib.RAM256X1S_HD235
Compiling module xil_defaultlib.RAM256X1S_HD236
Compiling module xil_defaultlib.RAM256X1S_HD237
Compiling module xil_defaultlib.RAM256X1S_HD238
Compiling module xil_defaultlib.RAM256X1S_HD239
Compiling module xil_defaultlib.RAM256X1S_HD240
Compiling module xil_defaultlib.RAM256X1S_HD241
Compiling module xil_defaultlib.RAM256X1S_HD242
Compiling module xil_defaultlib.RAM256X1S_HD243
Compiling module xil_defaultlib.RAM256X1S_HD244
Compiling module xil_defaultlib.RAM256X1S_HD245
Compiling module xil_defaultlib.RAM256X1S_HD246
Compiling module xil_defaultlib.RAM256X1S_HD247
Compiling module xil_defaultlib.RAM256X1S_HD248
Compiling module xil_defaultlib.RAM256X1S_HD249
Compiling module xil_defaultlib.RAM256X1S_HD250
Compiling module xil_defaultlib.RAM256X1S_HD251
Compiling module xil_defaultlib.RAM256X1S_HD252
Compiling module xil_defaultlib.RAM256X1S_HD253
Compiling module xil_defaultlib.RAM256X1S_HD254
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 00:21:52 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1810.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:15 . Memory (MB): peak = 1823.406 ; gain = 13.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1844.113 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1844.113 ; gain = 0.000
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD255
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD256
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD257
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD258
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD259
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD260
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD261
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD262
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD263
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD264
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD265
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD266
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD267
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD268
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD269
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD270
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD271
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD272
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD273
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD274
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD275
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD276
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD277
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD278
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD279
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD280
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD281
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD282
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD283
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD284
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD285
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD286
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD287
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD288
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD289
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD290
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD291
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD292
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD293
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD294
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD295
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD296
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD297
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD298
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD299
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD300
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD301
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD302
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD303
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD304
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD305
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD306
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD307
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD308
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD309
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD310
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD311
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD312
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD313
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD314
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD315
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD316
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD317
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD318
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD319
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD320
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD321
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD322
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD323
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD324
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD325
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD326
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD327
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD328
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD329
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD330
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD331
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD332
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD333
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD334
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD335
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD336
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD337
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD338
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD339
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD340
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD341
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD342
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD343
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD344
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD345
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD346
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD347
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD348
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD349
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD350
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD351
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD352
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD353
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD354
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD355
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD356
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD357
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD358
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD359
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD360
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD361
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD362
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD363
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD364
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD365
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD366
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD367
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD368
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD369
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD370
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD371
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD372
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD373
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD374
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD375
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD376
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD377
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD378
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD379
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD380
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD381
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD255
Compiling module xil_defaultlib.RAM256X1S_HD256
Compiling module xil_defaultlib.RAM256X1S_HD257
Compiling module xil_defaultlib.RAM256X1S_HD258
Compiling module xil_defaultlib.RAM256X1S_HD259
Compiling module xil_defaultlib.RAM256X1S_HD260
Compiling module xil_defaultlib.RAM256X1S_HD261
Compiling module xil_defaultlib.RAM256X1S_HD262
Compiling module xil_defaultlib.RAM256X1S_HD263
Compiling module xil_defaultlib.RAM256X1S_HD264
Compiling module xil_defaultlib.RAM256X1S_HD265
Compiling module xil_defaultlib.RAM256X1S_HD266
Compiling module xil_defaultlib.RAM256X1S_HD267
Compiling module xil_defaultlib.RAM256X1S_HD268
Compiling module xil_defaultlib.RAM256X1S_HD269
Compiling module xil_defaultlib.RAM256X1S_HD270
Compiling module xil_defaultlib.RAM256X1S_HD271
Compiling module xil_defaultlib.RAM256X1S_HD272
Compiling module xil_defaultlib.RAM256X1S_HD273
Compiling module xil_defaultlib.RAM256X1S_HD274
Compiling module xil_defaultlib.RAM256X1S_HD275
Compiling module xil_defaultlib.RAM256X1S_HD276
Compiling module xil_defaultlib.RAM256X1S_HD277
Compiling module xil_defaultlib.RAM256X1S_HD278
Compiling module xil_defaultlib.RAM256X1S_HD279
Compiling module xil_defaultlib.RAM256X1S_HD280
Compiling module xil_defaultlib.RAM256X1S_HD281
Compiling module xil_defaultlib.RAM256X1S_HD282
Compiling module xil_defaultlib.RAM256X1S_HD283
Compiling module xil_defaultlib.RAM256X1S_HD284
Compiling module xil_defaultlib.RAM256X1S_HD285
Compiling module xil_defaultlib.RAM256X1S_HD286
Compiling module xil_defaultlib.RAM256X1S_HD287
Compiling module xil_defaultlib.RAM256X1S_HD288
Compiling module xil_defaultlib.RAM256X1S_HD289
Compiling module xil_defaultlib.RAM256X1S_HD290
Compiling module xil_defaultlib.RAM256X1S_HD291
Compiling module xil_defaultlib.RAM256X1S_HD292
Compiling module xil_defaultlib.RAM256X1S_HD293
Compiling module xil_defaultlib.RAM256X1S_HD294
Compiling module xil_defaultlib.RAM256X1S_HD295
Compiling module xil_defaultlib.RAM256X1S_HD296
Compiling module xil_defaultlib.RAM256X1S_HD297
Compiling module xil_defaultlib.RAM256X1S_HD298
Compiling module xil_defaultlib.RAM256X1S_HD299
Compiling module xil_defaultlib.RAM256X1S_HD300
Compiling module xil_defaultlib.RAM256X1S_HD301
Compiling module xil_defaultlib.RAM256X1S_HD302
Compiling module xil_defaultlib.RAM256X1S_HD303
Compiling module xil_defaultlib.RAM256X1S_HD304
Compiling module xil_defaultlib.RAM256X1S_HD305
Compiling module xil_defaultlib.RAM256X1S_HD306
Compiling module xil_defaultlib.RAM256X1S_HD307
Compiling module xil_defaultlib.RAM256X1S_HD308
Compiling module xil_defaultlib.RAM256X1S_HD309
Compiling module xil_defaultlib.RAM256X1S_HD310
Compiling module xil_defaultlib.RAM256X1S_HD311
Compiling module xil_defaultlib.RAM256X1S_HD312
Compiling module xil_defaultlib.RAM256X1S_HD313
Compiling module xil_defaultlib.RAM256X1S_HD314
Compiling module xil_defaultlib.RAM256X1S_HD315
Compiling module xil_defaultlib.RAM256X1S_HD316
Compiling module xil_defaultlib.RAM256X1S_HD317
Compiling module xil_defaultlib.RAM256X1S_HD318
Compiling module xil_defaultlib.RAM256X1S_HD319
Compiling module xil_defaultlib.RAM256X1S_HD320
Compiling module xil_defaultlib.RAM256X1S_HD321
Compiling module xil_defaultlib.RAM256X1S_HD322
Compiling module xil_defaultlib.RAM256X1S_HD323
Compiling module xil_defaultlib.RAM256X1S_HD324
Compiling module xil_defaultlib.RAM256X1S_HD325
Compiling module xil_defaultlib.RAM256X1S_HD326
Compiling module xil_defaultlib.RAM256X1S_HD327
Compiling module xil_defaultlib.RAM256X1S_HD328
Compiling module xil_defaultlib.RAM256X1S_HD329
Compiling module xil_defaultlib.RAM256X1S_HD330
Compiling module xil_defaultlib.RAM256X1S_HD331
Compiling module xil_defaultlib.RAM256X1S_HD332
Compiling module xil_defaultlib.RAM256X1S_HD333
Compiling module xil_defaultlib.RAM256X1S_HD334
Compiling module xil_defaultlib.RAM256X1S_HD335
Compiling module xil_defaultlib.RAM256X1S_HD336
Compiling module xil_defaultlib.RAM256X1S_HD337
Compiling module xil_defaultlib.RAM256X1S_HD338
Compiling module xil_defaultlib.RAM256X1S_HD339
Compiling module xil_defaultlib.RAM256X1S_HD340
Compiling module xil_defaultlib.RAM256X1S_HD341
Compiling module xil_defaultlib.RAM256X1S_HD342
Compiling module xil_defaultlib.RAM256X1S_HD343
Compiling module xil_defaultlib.RAM256X1S_HD344
Compiling module xil_defaultlib.RAM256X1S_HD345
Compiling module xil_defaultlib.RAM256X1S_HD346
Compiling module xil_defaultlib.RAM256X1S_HD347
Compiling module xil_defaultlib.RAM256X1S_HD348
Compiling module xil_defaultlib.RAM256X1S_HD349
Compiling module xil_defaultlib.RAM256X1S_HD350
Compiling module xil_defaultlib.RAM256X1S_HD351
Compiling module xil_defaultlib.RAM256X1S_HD352
Compiling module xil_defaultlib.RAM256X1S_HD353
Compiling module xil_defaultlib.RAM256X1S_HD354
Compiling module xil_defaultlib.RAM256X1S_HD355
Compiling module xil_defaultlib.RAM256X1S_HD356
Compiling module xil_defaultlib.RAM256X1S_HD357
Compiling module xil_defaultlib.RAM256X1S_HD358
Compiling module xil_defaultlib.RAM256X1S_HD359
Compiling module xil_defaultlib.RAM256X1S_HD360
Compiling module xil_defaultlib.RAM256X1S_HD361
Compiling module xil_defaultlib.RAM256X1S_HD362
Compiling module xil_defaultlib.RAM256X1S_HD363
Compiling module xil_defaultlib.RAM256X1S_HD364
Compiling module xil_defaultlib.RAM256X1S_HD365
Compiling module xil_defaultlib.RAM256X1S_HD366
Compiling module xil_defaultlib.RAM256X1S_HD367
Compiling module xil_defaultlib.RAM256X1S_HD368
Compiling module xil_defaultlib.RAM256X1S_HD369
Compiling module xil_defaultlib.RAM256X1S_HD370
Compiling module xil_defaultlib.RAM256X1S_HD371
Compiling module xil_defaultlib.RAM256X1S_HD372
Compiling module xil_defaultlib.RAM256X1S_HD373
Compiling module xil_defaultlib.RAM256X1S_HD374
Compiling module xil_defaultlib.RAM256X1S_HD375
Compiling module xil_defaultlib.RAM256X1S_HD376
Compiling module xil_defaultlib.RAM256X1S_HD377
Compiling module xil_defaultlib.RAM256X1S_HD378
Compiling module xil_defaultlib.RAM256X1S_HD379
Compiling module xil_defaultlib.RAM256X1S_HD380
Compiling module xil_defaultlib.RAM256X1S_HD381
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 00:25:21 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1860.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1877.371 ; gain = 33.258
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Mon Nov 20 00:36:08 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1
[Mon Nov 20 00:36:59 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1911.137 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1911.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD382
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD383
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD384
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD385
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD386
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD387
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD388
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD389
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD390
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD391
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD392
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD393
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD394
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD395
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD396
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD397
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD398
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD399
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD400
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD401
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD402
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD403
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD404
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD405
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD406
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD407
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD408
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD409
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD410
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD411
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD412
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD413
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD414
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD415
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD416
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD417
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD418
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD419
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD420
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD421
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD422
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD423
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD424
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD425
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD426
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD427
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD428
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD429
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD430
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD431
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD432
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD433
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD434
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD435
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD436
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD437
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD438
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD439
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD440
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD441
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD442
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD443
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD444
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD445
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD446
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD447
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD448
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD449
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD450
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD451
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD452
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD453
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD454
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD455
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD456
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD457
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD458
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD459
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD460
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD461
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD462
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD463
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD464
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD465
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD466
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD467
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD468
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD469
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD470
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD471
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD472
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD473
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD474
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD475
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD476
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD477
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD478
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD479
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD480
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD481
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD482
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD483
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD484
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD485
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD486
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD487
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD488
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD489
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD490
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD491
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD492
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD493
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD494
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD495
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD496
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD497
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD498
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD499
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD500
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD501
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD502
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD503
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD504
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD505
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD506
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD507
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD508
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD382
Compiling module xil_defaultlib.RAM256X1S_HD383
Compiling module xil_defaultlib.RAM256X1S_HD384
Compiling module xil_defaultlib.RAM256X1S_HD385
Compiling module xil_defaultlib.RAM256X1S_HD386
Compiling module xil_defaultlib.RAM256X1S_HD387
Compiling module xil_defaultlib.RAM256X1S_HD388
Compiling module xil_defaultlib.RAM256X1S_HD389
Compiling module xil_defaultlib.RAM256X1S_HD390
Compiling module xil_defaultlib.RAM256X1S_HD391
Compiling module xil_defaultlib.RAM256X1S_HD392
Compiling module xil_defaultlib.RAM256X1S_HD393
Compiling module xil_defaultlib.RAM256X1S_HD394
Compiling module xil_defaultlib.RAM256X1S_HD395
Compiling module xil_defaultlib.RAM256X1S_HD396
Compiling module xil_defaultlib.RAM256X1S_HD397
Compiling module xil_defaultlib.RAM256X1S_HD398
Compiling module xil_defaultlib.RAM256X1S_HD399
Compiling module xil_defaultlib.RAM256X1S_HD400
Compiling module xil_defaultlib.RAM256X1S_HD401
Compiling module xil_defaultlib.RAM256X1S_HD402
Compiling module xil_defaultlib.RAM256X1S_HD403
Compiling module xil_defaultlib.RAM256X1S_HD404
Compiling module xil_defaultlib.RAM256X1S_HD405
Compiling module xil_defaultlib.RAM256X1S_HD406
Compiling module xil_defaultlib.RAM256X1S_HD407
Compiling module xil_defaultlib.RAM256X1S_HD408
Compiling module xil_defaultlib.RAM256X1S_HD409
Compiling module xil_defaultlib.RAM256X1S_HD410
Compiling module xil_defaultlib.RAM256X1S_HD411
Compiling module xil_defaultlib.RAM256X1S_HD412
Compiling module xil_defaultlib.RAM256X1S_HD413
Compiling module xil_defaultlib.RAM256X1S_HD414
Compiling module xil_defaultlib.RAM256X1S_HD415
Compiling module xil_defaultlib.RAM256X1S_HD416
Compiling module xil_defaultlib.RAM256X1S_HD417
Compiling module xil_defaultlib.RAM256X1S_HD418
Compiling module xil_defaultlib.RAM256X1S_HD419
Compiling module xil_defaultlib.RAM256X1S_HD420
Compiling module xil_defaultlib.RAM256X1S_HD421
Compiling module xil_defaultlib.RAM256X1S_HD422
Compiling module xil_defaultlib.RAM256X1S_HD423
Compiling module xil_defaultlib.RAM256X1S_HD424
Compiling module xil_defaultlib.RAM256X1S_HD425
Compiling module xil_defaultlib.RAM256X1S_HD426
Compiling module xil_defaultlib.RAM256X1S_HD427
Compiling module xil_defaultlib.RAM256X1S_HD428
Compiling module xil_defaultlib.RAM256X1S_HD429
Compiling module xil_defaultlib.RAM256X1S_HD430
Compiling module xil_defaultlib.RAM256X1S_HD431
Compiling module xil_defaultlib.RAM256X1S_HD432
Compiling module xil_defaultlib.RAM256X1S_HD433
Compiling module xil_defaultlib.RAM256X1S_HD434
Compiling module xil_defaultlib.RAM256X1S_HD435
Compiling module xil_defaultlib.RAM256X1S_HD436
Compiling module xil_defaultlib.RAM256X1S_HD437
Compiling module xil_defaultlib.RAM256X1S_HD438
Compiling module xil_defaultlib.RAM256X1S_HD439
Compiling module xil_defaultlib.RAM256X1S_HD440
Compiling module xil_defaultlib.RAM256X1S_HD441
Compiling module xil_defaultlib.RAM256X1S_HD442
Compiling module xil_defaultlib.RAM256X1S_HD443
Compiling module xil_defaultlib.RAM256X1S_HD444
Compiling module xil_defaultlib.RAM256X1S_HD445
Compiling module xil_defaultlib.RAM256X1S_HD446
Compiling module xil_defaultlib.RAM256X1S_HD447
Compiling module xil_defaultlib.RAM256X1S_HD448
Compiling module xil_defaultlib.RAM256X1S_HD449
Compiling module xil_defaultlib.RAM256X1S_HD450
Compiling module xil_defaultlib.RAM256X1S_HD451
Compiling module xil_defaultlib.RAM256X1S_HD452
Compiling module xil_defaultlib.RAM256X1S_HD453
Compiling module xil_defaultlib.RAM256X1S_HD454
Compiling module xil_defaultlib.RAM256X1S_HD455
Compiling module xil_defaultlib.RAM256X1S_HD456
Compiling module xil_defaultlib.RAM256X1S_HD457
Compiling module xil_defaultlib.RAM256X1S_HD458
Compiling module xil_defaultlib.RAM256X1S_HD459
Compiling module xil_defaultlib.RAM256X1S_HD460
Compiling module xil_defaultlib.RAM256X1S_HD461
Compiling module xil_defaultlib.RAM256X1S_HD462
Compiling module xil_defaultlib.RAM256X1S_HD463
Compiling module xil_defaultlib.RAM256X1S_HD464
Compiling module xil_defaultlib.RAM256X1S_HD465
Compiling module xil_defaultlib.RAM256X1S_HD466
Compiling module xil_defaultlib.RAM256X1S_HD467
Compiling module xil_defaultlib.RAM256X1S_HD468
Compiling module xil_defaultlib.RAM256X1S_HD469
Compiling module xil_defaultlib.RAM256X1S_HD470
Compiling module xil_defaultlib.RAM256X1S_HD471
Compiling module xil_defaultlib.RAM256X1S_HD472
Compiling module xil_defaultlib.RAM256X1S_HD473
Compiling module xil_defaultlib.RAM256X1S_HD474
Compiling module xil_defaultlib.RAM256X1S_HD475
Compiling module xil_defaultlib.RAM256X1S_HD476
Compiling module xil_defaultlib.RAM256X1S_HD477
Compiling module xil_defaultlib.RAM256X1S_HD478
Compiling module xil_defaultlib.RAM256X1S_HD479
Compiling module xil_defaultlib.RAM256X1S_HD480
Compiling module xil_defaultlib.RAM256X1S_HD481
Compiling module xil_defaultlib.RAM256X1S_HD482
Compiling module xil_defaultlib.RAM256X1S_HD483
Compiling module xil_defaultlib.RAM256X1S_HD484
Compiling module xil_defaultlib.RAM256X1S_HD485
Compiling module xil_defaultlib.RAM256X1S_HD486
Compiling module xil_defaultlib.RAM256X1S_HD487
Compiling module xil_defaultlib.RAM256X1S_HD488
Compiling module xil_defaultlib.RAM256X1S_HD489
Compiling module xil_defaultlib.RAM256X1S_HD490
Compiling module xil_defaultlib.RAM256X1S_HD491
Compiling module xil_defaultlib.RAM256X1S_HD492
Compiling module xil_defaultlib.RAM256X1S_HD493
Compiling module xil_defaultlib.RAM256X1S_HD494
Compiling module xil_defaultlib.RAM256X1S_HD495
Compiling module xil_defaultlib.RAM256X1S_HD496
Compiling module xil_defaultlib.RAM256X1S_HD497
Compiling module xil_defaultlib.RAM256X1S_HD498
Compiling module xil_defaultlib.RAM256X1S_HD499
Compiling module xil_defaultlib.RAM256X1S_HD500
Compiling module xil_defaultlib.RAM256X1S_HD501
Compiling module xil_defaultlib.RAM256X1S_HD502
Compiling module xil_defaultlib.RAM256X1S_HD503
Compiling module xil_defaultlib.RAM256X1S_HD504
Compiling module xil_defaultlib.RAM256X1S_HD505
Compiling module xil_defaultlib.RAM256X1S_HD506
Compiling module xil_defaultlib.RAM256X1S_HD507
Compiling module xil_defaultlib.RAM256X1S_HD508
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 00:40:50 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1917.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '64' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1940.781 ; gain = 29.645
add_wave {{/Processor_tb/u0/ForwardRSMemDec}} 
add_wave {{/Processor_tb/u0/ForwardRSWBDec}} 
add_wave {{/Processor_tb/u0/ForwardRTMemDec}} 
add_wave {{/Processor_tb/u0/ForwardRTWBDec}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Mon Nov 20 00:48:33 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Mon Nov 20 00:50:05 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1988.984 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1988.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD509
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD510
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD511
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD512
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD513
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD514
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD515
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD516
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD517
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD518
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD519
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD520
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD521
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD522
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD523
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD524
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD525
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD526
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD527
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD528
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD529
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD530
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD531
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD532
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD533
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD534
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD535
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD536
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD537
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD538
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD539
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD540
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD541
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD542
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD543
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD544
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD545
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD546
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD547
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD548
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD549
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD550
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD551
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD552
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD553
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD554
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD555
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD556
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD557
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD558
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD559
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD560
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD561
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD562
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD563
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD564
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD565
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD566
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD567
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD568
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD569
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD570
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD571
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD572
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD573
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD574
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD575
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD576
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD577
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD578
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD579
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD580
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD581
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD582
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD583
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD584
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD585
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD586
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD587
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD588
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD589
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD590
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD591
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD592
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD593
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD594
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD595
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD596
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD597
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD598
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD599
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD600
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD601
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD602
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD603
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD604
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD605
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD606
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD607
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD608
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD609
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD610
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD611
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD612
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD613
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD614
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD615
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD616
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD617
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD618
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD619
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD620
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD621
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD622
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD623
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD624
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD625
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD626
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD627
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD628
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD629
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD630
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD631
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD632
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD633
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD634
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD635
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD509
Compiling module xil_defaultlib.RAM256X1S_HD510
Compiling module xil_defaultlib.RAM256X1S_HD511
Compiling module xil_defaultlib.RAM256X1S_HD512
Compiling module xil_defaultlib.RAM256X1S_HD513
Compiling module xil_defaultlib.RAM256X1S_HD514
Compiling module xil_defaultlib.RAM256X1S_HD515
Compiling module xil_defaultlib.RAM256X1S_HD516
Compiling module xil_defaultlib.RAM256X1S_HD517
Compiling module xil_defaultlib.RAM256X1S_HD518
Compiling module xil_defaultlib.RAM256X1S_HD519
Compiling module xil_defaultlib.RAM256X1S_HD520
Compiling module xil_defaultlib.RAM256X1S_HD521
Compiling module xil_defaultlib.RAM256X1S_HD522
Compiling module xil_defaultlib.RAM256X1S_HD523
Compiling module xil_defaultlib.RAM256X1S_HD524
Compiling module xil_defaultlib.RAM256X1S_HD525
Compiling module xil_defaultlib.RAM256X1S_HD526
Compiling module xil_defaultlib.RAM256X1S_HD527
Compiling module xil_defaultlib.RAM256X1S_HD528
Compiling module xil_defaultlib.RAM256X1S_HD529
Compiling module xil_defaultlib.RAM256X1S_HD530
Compiling module xil_defaultlib.RAM256X1S_HD531
Compiling module xil_defaultlib.RAM256X1S_HD532
Compiling module xil_defaultlib.RAM256X1S_HD533
Compiling module xil_defaultlib.RAM256X1S_HD534
Compiling module xil_defaultlib.RAM256X1S_HD535
Compiling module xil_defaultlib.RAM256X1S_HD536
Compiling module xil_defaultlib.RAM256X1S_HD537
Compiling module xil_defaultlib.RAM256X1S_HD538
Compiling module xil_defaultlib.RAM256X1S_HD539
Compiling module xil_defaultlib.RAM256X1S_HD540
Compiling module xil_defaultlib.RAM256X1S_HD541
Compiling module xil_defaultlib.RAM256X1S_HD542
Compiling module xil_defaultlib.RAM256X1S_HD543
Compiling module xil_defaultlib.RAM256X1S_HD544
Compiling module xil_defaultlib.RAM256X1S_HD545
Compiling module xil_defaultlib.RAM256X1S_HD546
Compiling module xil_defaultlib.RAM256X1S_HD547
Compiling module xil_defaultlib.RAM256X1S_HD548
Compiling module xil_defaultlib.RAM256X1S_HD549
Compiling module xil_defaultlib.RAM256X1S_HD550
Compiling module xil_defaultlib.RAM256X1S_HD551
Compiling module xil_defaultlib.RAM256X1S_HD552
Compiling module xil_defaultlib.RAM256X1S_HD553
Compiling module xil_defaultlib.RAM256X1S_HD554
Compiling module xil_defaultlib.RAM256X1S_HD555
Compiling module xil_defaultlib.RAM256X1S_HD556
Compiling module xil_defaultlib.RAM256X1S_HD557
Compiling module xil_defaultlib.RAM256X1S_HD558
Compiling module xil_defaultlib.RAM256X1S_HD559
Compiling module xil_defaultlib.RAM256X1S_HD560
Compiling module xil_defaultlib.RAM256X1S_HD561
Compiling module xil_defaultlib.RAM256X1S_HD562
Compiling module xil_defaultlib.RAM256X1S_HD563
Compiling module xil_defaultlib.RAM256X1S_HD564
Compiling module xil_defaultlib.RAM256X1S_HD565
Compiling module xil_defaultlib.RAM256X1S_HD566
Compiling module xil_defaultlib.RAM256X1S_HD567
Compiling module xil_defaultlib.RAM256X1S_HD568
Compiling module xil_defaultlib.RAM256X1S_HD569
Compiling module xil_defaultlib.RAM256X1S_HD570
Compiling module xil_defaultlib.RAM256X1S_HD571
Compiling module xil_defaultlib.RAM256X1S_HD572
Compiling module xil_defaultlib.RAM256X1S_HD573
Compiling module xil_defaultlib.RAM256X1S_HD574
Compiling module xil_defaultlib.RAM256X1S_HD575
Compiling module xil_defaultlib.RAM256X1S_HD576
Compiling module xil_defaultlib.RAM256X1S_HD577
Compiling module xil_defaultlib.RAM256X1S_HD578
Compiling module xil_defaultlib.RAM256X1S_HD579
Compiling module xil_defaultlib.RAM256X1S_HD580
Compiling module xil_defaultlib.RAM256X1S_HD581
Compiling module xil_defaultlib.RAM256X1S_HD582
Compiling module xil_defaultlib.RAM256X1S_HD583
Compiling module xil_defaultlib.RAM256X1S_HD584
Compiling module xil_defaultlib.RAM256X1S_HD585
Compiling module xil_defaultlib.RAM256X1S_HD586
Compiling module xil_defaultlib.RAM256X1S_HD587
Compiling module xil_defaultlib.RAM256X1S_HD588
Compiling module xil_defaultlib.RAM256X1S_HD589
Compiling module xil_defaultlib.RAM256X1S_HD590
Compiling module xil_defaultlib.RAM256X1S_HD591
Compiling module xil_defaultlib.RAM256X1S_HD592
Compiling module xil_defaultlib.RAM256X1S_HD593
Compiling module xil_defaultlib.RAM256X1S_HD594
Compiling module xil_defaultlib.RAM256X1S_HD595
Compiling module xil_defaultlib.RAM256X1S_HD596
Compiling module xil_defaultlib.RAM256X1S_HD597
Compiling module xil_defaultlib.RAM256X1S_HD598
Compiling module xil_defaultlib.RAM256X1S_HD599
Compiling module xil_defaultlib.RAM256X1S_HD600
Compiling module xil_defaultlib.RAM256X1S_HD601
Compiling module xil_defaultlib.RAM256X1S_HD602
Compiling module xil_defaultlib.RAM256X1S_HD603
Compiling module xil_defaultlib.RAM256X1S_HD604
Compiling module xil_defaultlib.RAM256X1S_HD605
Compiling module xil_defaultlib.RAM256X1S_HD606
Compiling module xil_defaultlib.RAM256X1S_HD607
Compiling module xil_defaultlib.RAM256X1S_HD608
Compiling module xil_defaultlib.RAM256X1S_HD609
Compiling module xil_defaultlib.RAM256X1S_HD610
Compiling module xil_defaultlib.RAM256X1S_HD611
Compiling module xil_defaultlib.RAM256X1S_HD612
Compiling module xil_defaultlib.RAM256X1S_HD613
Compiling module xil_defaultlib.RAM256X1S_HD614
Compiling module xil_defaultlib.RAM256X1S_HD615
Compiling module xil_defaultlib.RAM256X1S_HD616
Compiling module xil_defaultlib.RAM256X1S_HD617
Compiling module xil_defaultlib.RAM256X1S_HD618
Compiling module xil_defaultlib.RAM256X1S_HD619
Compiling module xil_defaultlib.RAM256X1S_HD620
Compiling module xil_defaultlib.RAM256X1S_HD621
Compiling module xil_defaultlib.RAM256X1S_HD622
Compiling module xil_defaultlib.RAM256X1S_HD623
Compiling module xil_defaultlib.RAM256X1S_HD624
Compiling module xil_defaultlib.RAM256X1S_HD625
Compiling module xil_defaultlib.RAM256X1S_HD626
Compiling module xil_defaultlib.RAM256X1S_HD627
Compiling module xil_defaultlib.RAM256X1S_HD628
Compiling module xil_defaultlib.RAM256X1S_HD629
Compiling module xil_defaultlib.RAM256X1S_HD630
Compiling module xil_defaultlib.RAM256X1S_HD631
Compiling module xil_defaultlib.RAM256X1S_HD632
Compiling module xil_defaultlib.RAM256X1S_HD633
Compiling module xil_defaultlib.RAM256X1S_HD634
Compiling module xil_defaultlib.RAM256X1S_HD635
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 00:56:59 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1997.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '61' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2017.020 ; gain = 28.035
add_wave {{/Processor_tb/u0/ForwardRSMemDec}} {{/Processor_tb/u0/ForwardRSMemExec}} {{/Processor_tb/u0/ForwardRSWBDec}} {{/Processor_tb/u0/ForwardRSWBExec}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol PCsrc, assumed default net type wire [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Or2Gate
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.ForwardingController
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.And2Gate
Compiling module xil_defaultlib.Xor2Gate
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.BranchController
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xsim.dir/Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:04:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 3 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol PCsrc, assumed default net type wire [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
ERROR: [VRFC 10-1412] syntax error near end [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v:31]
ERROR: [VRFC 10-1040] module Processor_tb ignored due to previous errors [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol PCsrc, assumed default net type wire [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Or2Gate
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.ForwardingController
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.And2Gate
Compiling module xil_defaultlib.Xor2Gate
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.BranchController
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xsim.dir/Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:07:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 3 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol PCsrc, assumed default net type wire [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Or2Gate
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.ForwardingController
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.And2Gate
Compiling module xil_defaultlib.Xor2Gate
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.BranchController
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xsim.dir/Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:08:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol PCsrc, assumed default net type wire [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Or2Gate
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.ForwardingController
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.And2Gate
Compiling module xil_defaultlib.Xor2Gate
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.BranchController
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xsim.dir/Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:09:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.180 ; gain = 0.000
isim ptrace on
invalid command name "isim"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol PCsrc, assumed default net type wire [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Or2Gate
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.ForwardingController
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.And2Gate
Compiling module xil_defaultlib.Xor2Gate
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.BranchController
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xsim.dir/Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:11:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol PCsrc, assumed default net type wire [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Or2Gate
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.ForwardingController
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.And2Gate
Compiling module xil_defaultlib.Xor2Gate
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.BranchController
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xsim.dir/Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:12:50 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol PCsrc, assumed default net type wire [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Or2Gate
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.ForwardingController
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.And2Gate
Compiling module xil_defaultlib.Xor2Gate
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.BranchController
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav/xsim.dir/Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:14:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.180 ; gain = 0.000
run 3 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
[Mon Nov 20 01:15:06 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Mon Nov 20 01:18:29 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 2089.180 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2089.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD636
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD637
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD638
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD639
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD640
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD641
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD642
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD643
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD644
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD645
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD646
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD647
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD648
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD649
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD650
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD651
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD652
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD653
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD654
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD655
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD656
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD657
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD658
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD659
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD660
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD661
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD662
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD663
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD664
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD665
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD666
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD667
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD668
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD669
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD670
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD671
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD672
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD673
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD674
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD675
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD676
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD677
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD678
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD679
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD680
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD681
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD682
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD683
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD684
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD685
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD686
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD687
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD688
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD689
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD690
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD691
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD692
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD693
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD694
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD695
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD696
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD697
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD698
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD699
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD700
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD701
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD702
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD703
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD704
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD705
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD706
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD707
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD708
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD709
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD710
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD711
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD712
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD713
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD714
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD715
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD716
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD717
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD718
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD719
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD720
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD721
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD722
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD723
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD724
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD725
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD726
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD727
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD728
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD729
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD730
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD731
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD732
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD733
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD734
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD735
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD736
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD737
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD738
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD739
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD740
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD741
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD742
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD743
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD744
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD745
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD746
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD747
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD748
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD749
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD750
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD751
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD752
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD753
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD754
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD755
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD756
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD757
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD758
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD759
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD760
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD761
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD762
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD636
Compiling module xil_defaultlib.RAM256X1S_HD637
Compiling module xil_defaultlib.RAM256X1S_HD638
Compiling module xil_defaultlib.RAM256X1S_HD639
Compiling module xil_defaultlib.RAM256X1S_HD640
Compiling module xil_defaultlib.RAM256X1S_HD641
Compiling module xil_defaultlib.RAM256X1S_HD642
Compiling module xil_defaultlib.RAM256X1S_HD643
Compiling module xil_defaultlib.RAM256X1S_HD644
Compiling module xil_defaultlib.RAM256X1S_HD645
Compiling module xil_defaultlib.RAM256X1S_HD646
Compiling module xil_defaultlib.RAM256X1S_HD647
Compiling module xil_defaultlib.RAM256X1S_HD648
Compiling module xil_defaultlib.RAM256X1S_HD649
Compiling module xil_defaultlib.RAM256X1S_HD650
Compiling module xil_defaultlib.RAM256X1S_HD651
Compiling module xil_defaultlib.RAM256X1S_HD652
Compiling module xil_defaultlib.RAM256X1S_HD653
Compiling module xil_defaultlib.RAM256X1S_HD654
Compiling module xil_defaultlib.RAM256X1S_HD655
Compiling module xil_defaultlib.RAM256X1S_HD656
Compiling module xil_defaultlib.RAM256X1S_HD657
Compiling module xil_defaultlib.RAM256X1S_HD658
Compiling module xil_defaultlib.RAM256X1S_HD659
Compiling module xil_defaultlib.RAM256X1S_HD660
Compiling module xil_defaultlib.RAM256X1S_HD661
Compiling module xil_defaultlib.RAM256X1S_HD662
Compiling module xil_defaultlib.RAM256X1S_HD663
Compiling module xil_defaultlib.RAM256X1S_HD664
Compiling module xil_defaultlib.RAM256X1S_HD665
Compiling module xil_defaultlib.RAM256X1S_HD666
Compiling module xil_defaultlib.RAM256X1S_HD667
Compiling module xil_defaultlib.RAM256X1S_HD668
Compiling module xil_defaultlib.RAM256X1S_HD669
Compiling module xil_defaultlib.RAM256X1S_HD670
Compiling module xil_defaultlib.RAM256X1S_HD671
Compiling module xil_defaultlib.RAM256X1S_HD672
Compiling module xil_defaultlib.RAM256X1S_HD673
Compiling module xil_defaultlib.RAM256X1S_HD674
Compiling module xil_defaultlib.RAM256X1S_HD675
Compiling module xil_defaultlib.RAM256X1S_HD676
Compiling module xil_defaultlib.RAM256X1S_HD677
Compiling module xil_defaultlib.RAM256X1S_HD678
Compiling module xil_defaultlib.RAM256X1S_HD679
Compiling module xil_defaultlib.RAM256X1S_HD680
Compiling module xil_defaultlib.RAM256X1S_HD681
Compiling module xil_defaultlib.RAM256X1S_HD682
Compiling module xil_defaultlib.RAM256X1S_HD683
Compiling module xil_defaultlib.RAM256X1S_HD684
Compiling module xil_defaultlib.RAM256X1S_HD685
Compiling module xil_defaultlib.RAM256X1S_HD686
Compiling module xil_defaultlib.RAM256X1S_HD687
Compiling module xil_defaultlib.RAM256X1S_HD688
Compiling module xil_defaultlib.RAM256X1S_HD689
Compiling module xil_defaultlib.RAM256X1S_HD690
Compiling module xil_defaultlib.RAM256X1S_HD691
Compiling module xil_defaultlib.RAM256X1S_HD692
Compiling module xil_defaultlib.RAM256X1S_HD693
Compiling module xil_defaultlib.RAM256X1S_HD694
Compiling module xil_defaultlib.RAM256X1S_HD695
Compiling module xil_defaultlib.RAM256X1S_HD696
Compiling module xil_defaultlib.RAM256X1S_HD697
Compiling module xil_defaultlib.RAM256X1S_HD698
Compiling module xil_defaultlib.RAM256X1S_HD699
Compiling module xil_defaultlib.RAM256X1S_HD700
Compiling module xil_defaultlib.RAM256X1S_HD701
Compiling module xil_defaultlib.RAM256X1S_HD702
Compiling module xil_defaultlib.RAM256X1S_HD703
Compiling module xil_defaultlib.RAM256X1S_HD704
Compiling module xil_defaultlib.RAM256X1S_HD705
Compiling module xil_defaultlib.RAM256X1S_HD706
Compiling module xil_defaultlib.RAM256X1S_HD707
Compiling module xil_defaultlib.RAM256X1S_HD708
Compiling module xil_defaultlib.RAM256X1S_HD709
Compiling module xil_defaultlib.RAM256X1S_HD710
Compiling module xil_defaultlib.RAM256X1S_HD711
Compiling module xil_defaultlib.RAM256X1S_HD712
Compiling module xil_defaultlib.RAM256X1S_HD713
Compiling module xil_defaultlib.RAM256X1S_HD714
Compiling module xil_defaultlib.RAM256X1S_HD715
Compiling module xil_defaultlib.RAM256X1S_HD716
Compiling module xil_defaultlib.RAM256X1S_HD717
Compiling module xil_defaultlib.RAM256X1S_HD718
Compiling module xil_defaultlib.RAM256X1S_HD719
Compiling module xil_defaultlib.RAM256X1S_HD720
Compiling module xil_defaultlib.RAM256X1S_HD721
Compiling module xil_defaultlib.RAM256X1S_HD722
Compiling module xil_defaultlib.RAM256X1S_HD723
Compiling module xil_defaultlib.RAM256X1S_HD724
Compiling module xil_defaultlib.RAM256X1S_HD725
Compiling module xil_defaultlib.RAM256X1S_HD726
Compiling module xil_defaultlib.RAM256X1S_HD727
Compiling module xil_defaultlib.RAM256X1S_HD728
Compiling module xil_defaultlib.RAM256X1S_HD729
Compiling module xil_defaultlib.RAM256X1S_HD730
Compiling module xil_defaultlib.RAM256X1S_HD731
Compiling module xil_defaultlib.RAM256X1S_HD732
Compiling module xil_defaultlib.RAM256X1S_HD733
Compiling module xil_defaultlib.RAM256X1S_HD734
Compiling module xil_defaultlib.RAM256X1S_HD735
Compiling module xil_defaultlib.RAM256X1S_HD736
Compiling module xil_defaultlib.RAM256X1S_HD737
Compiling module xil_defaultlib.RAM256X1S_HD738
Compiling module xil_defaultlib.RAM256X1S_HD739
Compiling module xil_defaultlib.RAM256X1S_HD740
Compiling module xil_defaultlib.RAM256X1S_HD741
Compiling module xil_defaultlib.RAM256X1S_HD742
Compiling module xil_defaultlib.RAM256X1S_HD743
Compiling module xil_defaultlib.RAM256X1S_HD744
Compiling module xil_defaultlib.RAM256X1S_HD745
Compiling module xil_defaultlib.RAM256X1S_HD746
Compiling module xil_defaultlib.RAM256X1S_HD747
Compiling module xil_defaultlib.RAM256X1S_HD748
Compiling module xil_defaultlib.RAM256X1S_HD749
Compiling module xil_defaultlib.RAM256X1S_HD750
Compiling module xil_defaultlib.RAM256X1S_HD751
Compiling module xil_defaultlib.RAM256X1S_HD752
Compiling module xil_defaultlib.RAM256X1S_HD753
Compiling module xil_defaultlib.RAM256X1S_HD754
Compiling module xil_defaultlib.RAM256X1S_HD755
Compiling module xil_defaultlib.RAM256X1S_HD756
Compiling module xil_defaultlib.RAM256X1S_HD757
Compiling module xil_defaultlib.RAM256X1S_HD758
Compiling module xil_defaultlib.RAM256X1S_HD759
Compiling module xil_defaultlib.RAM256X1S_HD760
Compiling module xil_defaultlib.RAM256X1S_HD761
Compiling module xil_defaultlib.RAM256X1S_HD762
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:20:54 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2089.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:16 . Memory (MB): peak = 2103.074 ; gain = 13.895
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Mon Nov 20 01:22:47 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1
[Mon Nov 20 01:24:11 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 2150.109 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 2150.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD763
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD764
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD765
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD766
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD767
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD768
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD769
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD770
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD771
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD772
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD773
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD774
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD775
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD776
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD777
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD778
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD779
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD780
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD781
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD782
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD783
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD784
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD785
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD786
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD787
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD788
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD789
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD790
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD791
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD792
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD793
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD794
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD795
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD796
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD797
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD798
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD799
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD800
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD801
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD802
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD803
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD804
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD805
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD806
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD807
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD808
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD809
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD810
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD811
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD812
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD813
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD814
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD815
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD816
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD817
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD818
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD819
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD820
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD821
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD822
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD823
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD824
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD825
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD826
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD827
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD828
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD829
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD830
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD831
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD832
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD833
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD834
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD835
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD836
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD837
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD838
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD839
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD840
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD841
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD842
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD843
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD844
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD845
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD846
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD847
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD848
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD849
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD850
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD851
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD852
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD853
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD854
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD855
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD856
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD857
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD858
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD859
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD860
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD861
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD862
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD863
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD864
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD865
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD866
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD867
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD868
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD869
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD870
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD871
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD872
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD873
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD874
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD875
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD876
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD877
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD878
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD879
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD880
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD881
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD882
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD883
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD884
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD885
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD886
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD887
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD888
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD889
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD763
Compiling module xil_defaultlib.RAM256X1S_HD764
Compiling module xil_defaultlib.RAM256X1S_HD765
Compiling module xil_defaultlib.RAM256X1S_HD766
Compiling module xil_defaultlib.RAM256X1S_HD767
Compiling module xil_defaultlib.RAM256X1S_HD768
Compiling module xil_defaultlib.RAM256X1S_HD769
Compiling module xil_defaultlib.RAM256X1S_HD770
Compiling module xil_defaultlib.RAM256X1S_HD771
Compiling module xil_defaultlib.RAM256X1S_HD772
Compiling module xil_defaultlib.RAM256X1S_HD773
Compiling module xil_defaultlib.RAM256X1S_HD774
Compiling module xil_defaultlib.RAM256X1S_HD775
Compiling module xil_defaultlib.RAM256X1S_HD776
Compiling module xil_defaultlib.RAM256X1S_HD777
Compiling module xil_defaultlib.RAM256X1S_HD778
Compiling module xil_defaultlib.RAM256X1S_HD779
Compiling module xil_defaultlib.RAM256X1S_HD780
Compiling module xil_defaultlib.RAM256X1S_HD781
Compiling module xil_defaultlib.RAM256X1S_HD782
Compiling module xil_defaultlib.RAM256X1S_HD783
Compiling module xil_defaultlib.RAM256X1S_HD784
Compiling module xil_defaultlib.RAM256X1S_HD785
Compiling module xil_defaultlib.RAM256X1S_HD786
Compiling module xil_defaultlib.RAM256X1S_HD787
Compiling module xil_defaultlib.RAM256X1S_HD788
Compiling module xil_defaultlib.RAM256X1S_HD789
Compiling module xil_defaultlib.RAM256X1S_HD790
Compiling module xil_defaultlib.RAM256X1S_HD791
Compiling module xil_defaultlib.RAM256X1S_HD792
Compiling module xil_defaultlib.RAM256X1S_HD793
Compiling module xil_defaultlib.RAM256X1S_HD794
Compiling module xil_defaultlib.RAM256X1S_HD795
Compiling module xil_defaultlib.RAM256X1S_HD796
Compiling module xil_defaultlib.RAM256X1S_HD797
Compiling module xil_defaultlib.RAM256X1S_HD798
Compiling module xil_defaultlib.RAM256X1S_HD799
Compiling module xil_defaultlib.RAM256X1S_HD800
Compiling module xil_defaultlib.RAM256X1S_HD801
Compiling module xil_defaultlib.RAM256X1S_HD802
Compiling module xil_defaultlib.RAM256X1S_HD803
Compiling module xil_defaultlib.RAM256X1S_HD804
Compiling module xil_defaultlib.RAM256X1S_HD805
Compiling module xil_defaultlib.RAM256X1S_HD806
Compiling module xil_defaultlib.RAM256X1S_HD807
Compiling module xil_defaultlib.RAM256X1S_HD808
Compiling module xil_defaultlib.RAM256X1S_HD809
Compiling module xil_defaultlib.RAM256X1S_HD810
Compiling module xil_defaultlib.RAM256X1S_HD811
Compiling module xil_defaultlib.RAM256X1S_HD812
Compiling module xil_defaultlib.RAM256X1S_HD813
Compiling module xil_defaultlib.RAM256X1S_HD814
Compiling module xil_defaultlib.RAM256X1S_HD815
Compiling module xil_defaultlib.RAM256X1S_HD816
Compiling module xil_defaultlib.RAM256X1S_HD817
Compiling module xil_defaultlib.RAM256X1S_HD818
Compiling module xil_defaultlib.RAM256X1S_HD819
Compiling module xil_defaultlib.RAM256X1S_HD820
Compiling module xil_defaultlib.RAM256X1S_HD821
Compiling module xil_defaultlib.RAM256X1S_HD822
Compiling module xil_defaultlib.RAM256X1S_HD823
Compiling module xil_defaultlib.RAM256X1S_HD824
Compiling module xil_defaultlib.RAM256X1S_HD825
Compiling module xil_defaultlib.RAM256X1S_HD826
Compiling module xil_defaultlib.RAM256X1S_HD827
Compiling module xil_defaultlib.RAM256X1S_HD828
Compiling module xil_defaultlib.RAM256X1S_HD829
Compiling module xil_defaultlib.RAM256X1S_HD830
Compiling module xil_defaultlib.RAM256X1S_HD831
Compiling module xil_defaultlib.RAM256X1S_HD832
Compiling module xil_defaultlib.RAM256X1S_HD833
Compiling module xil_defaultlib.RAM256X1S_HD834
Compiling module xil_defaultlib.RAM256X1S_HD835
Compiling module xil_defaultlib.RAM256X1S_HD836
Compiling module xil_defaultlib.RAM256X1S_HD837
Compiling module xil_defaultlib.RAM256X1S_HD838
Compiling module xil_defaultlib.RAM256X1S_HD839
Compiling module xil_defaultlib.RAM256X1S_HD840
Compiling module xil_defaultlib.RAM256X1S_HD841
Compiling module xil_defaultlib.RAM256X1S_HD842
Compiling module xil_defaultlib.RAM256X1S_HD843
Compiling module xil_defaultlib.RAM256X1S_HD844
Compiling module xil_defaultlib.RAM256X1S_HD845
Compiling module xil_defaultlib.RAM256X1S_HD846
Compiling module xil_defaultlib.RAM256X1S_HD847
Compiling module xil_defaultlib.RAM256X1S_HD848
Compiling module xil_defaultlib.RAM256X1S_HD849
Compiling module xil_defaultlib.RAM256X1S_HD850
Compiling module xil_defaultlib.RAM256X1S_HD851
Compiling module xil_defaultlib.RAM256X1S_HD852
Compiling module xil_defaultlib.RAM256X1S_HD853
Compiling module xil_defaultlib.RAM256X1S_HD854
Compiling module xil_defaultlib.RAM256X1S_HD855
Compiling module xil_defaultlib.RAM256X1S_HD856
Compiling module xil_defaultlib.RAM256X1S_HD857
Compiling module xil_defaultlib.RAM256X1S_HD858
Compiling module xil_defaultlib.RAM256X1S_HD859
Compiling module xil_defaultlib.RAM256X1S_HD860
Compiling module xil_defaultlib.RAM256X1S_HD861
Compiling module xil_defaultlib.RAM256X1S_HD862
Compiling module xil_defaultlib.RAM256X1S_HD863
Compiling module xil_defaultlib.RAM256X1S_HD864
Compiling module xil_defaultlib.RAM256X1S_HD865
Compiling module xil_defaultlib.RAM256X1S_HD866
Compiling module xil_defaultlib.RAM256X1S_HD867
Compiling module xil_defaultlib.RAM256X1S_HD868
Compiling module xil_defaultlib.RAM256X1S_HD869
Compiling module xil_defaultlib.RAM256X1S_HD870
Compiling module xil_defaultlib.RAM256X1S_HD871
Compiling module xil_defaultlib.RAM256X1S_HD872
Compiling module xil_defaultlib.RAM256X1S_HD873
Compiling module xil_defaultlib.RAM256X1S_HD874
Compiling module xil_defaultlib.RAM256X1S_HD875
Compiling module xil_defaultlib.RAM256X1S_HD876
Compiling module xil_defaultlib.RAM256X1S_HD877
Compiling module xil_defaultlib.RAM256X1S_HD878
Compiling module xil_defaultlib.RAM256X1S_HD879
Compiling module xil_defaultlib.RAM256X1S_HD880
Compiling module xil_defaultlib.RAM256X1S_HD881
Compiling module xil_defaultlib.RAM256X1S_HD882
Compiling module xil_defaultlib.RAM256X1S_HD883
Compiling module xil_defaultlib.RAM256X1S_HD884
Compiling module xil_defaultlib.RAM256X1S_HD885
Compiling module xil_defaultlib.RAM256X1S_HD886
Compiling module xil_defaultlib.RAM256X1S_HD887
Compiling module xil_defaultlib.RAM256X1S_HD888
Compiling module xil_defaultlib.RAM256X1S_HD889
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:26:28 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2150.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:14 . Memory (MB): peak = 2160.855 ; gain = 10.746
add_wave {{/Processor_tb/u0/ForwardRTMemDec}} 
add_wave {{/Processor_tb/u0/ForwardRTMemExec}} 
add_wave {{/Processor_tb/u0/ForwardRTWBDec}} 
add_wave {{/Processor_tb/u0/ForwardRTWBExec}} 
add_wave {{/Processor_tb/u0/ForwardRTWBMem}} 
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
[Mon Nov 20 01:32:57 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1
[Mon Nov 20 01:35:54 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2323.395 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 2323.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1000
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1001
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1002
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1003
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1004
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1005
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1006
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1007
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1008
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1009
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1010
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1011
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1012
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1013
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1014
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1015
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1016
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD890
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD891
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD892
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD893
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD894
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD895
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD896
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD897
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD898
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD899
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD900
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD901
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD902
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD903
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD904
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD905
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD906
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD907
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD908
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD909
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD910
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD911
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD912
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD913
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD914
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD915
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD916
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD917
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD918
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD919
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD920
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD921
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD922
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD923
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD924
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD925
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD926
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD927
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD928
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD929
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD930
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD931
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD932
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD933
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD934
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD935
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD936
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD937
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD938
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD939
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD940
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD941
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD942
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD943
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD944
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD945
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD946
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD947
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD948
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD949
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD950
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD951
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD952
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD953
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD954
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD955
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD956
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD957
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD958
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD959
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD960
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD961
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD962
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD963
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD964
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD965
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD966
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD967
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD968
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD969
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD970
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD971
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD972
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD973
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD974
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD975
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD976
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD977
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD978
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD979
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD980
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD981
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD982
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD983
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD984
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD985
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD986
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD987
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD988
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD989
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD990
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD991
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD992
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD993
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD994
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD995
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD996
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD997
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD998
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD999
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD890
Compiling module xil_defaultlib.RAM256X1S_HD891
Compiling module xil_defaultlib.RAM256X1S_HD892
Compiling module xil_defaultlib.RAM256X1S_HD893
Compiling module xil_defaultlib.RAM256X1S_HD894
Compiling module xil_defaultlib.RAM256X1S_HD895
Compiling module xil_defaultlib.RAM256X1S_HD896
Compiling module xil_defaultlib.RAM256X1S_HD897
Compiling module xil_defaultlib.RAM256X1S_HD898
Compiling module xil_defaultlib.RAM256X1S_HD899
Compiling module xil_defaultlib.RAM256X1S_HD900
Compiling module xil_defaultlib.RAM256X1S_HD901
Compiling module xil_defaultlib.RAM256X1S_HD902
Compiling module xil_defaultlib.RAM256X1S_HD903
Compiling module xil_defaultlib.RAM256X1S_HD904
Compiling module xil_defaultlib.RAM256X1S_HD905
Compiling module xil_defaultlib.RAM256X1S_HD906
Compiling module xil_defaultlib.RAM256X1S_HD907
Compiling module xil_defaultlib.RAM256X1S_HD908
Compiling module xil_defaultlib.RAM256X1S_HD909
Compiling module xil_defaultlib.RAM256X1S_HD910
Compiling module xil_defaultlib.RAM256X1S_HD911
Compiling module xil_defaultlib.RAM256X1S_HD912
Compiling module xil_defaultlib.RAM256X1S_HD913
Compiling module xil_defaultlib.RAM256X1S_HD914
Compiling module xil_defaultlib.RAM256X1S_HD915
Compiling module xil_defaultlib.RAM256X1S_HD916
Compiling module xil_defaultlib.RAM256X1S_HD917
Compiling module xil_defaultlib.RAM256X1S_HD918
Compiling module xil_defaultlib.RAM256X1S_HD919
Compiling module xil_defaultlib.RAM256X1S_HD920
Compiling module xil_defaultlib.RAM256X1S_HD921
Compiling module xil_defaultlib.RAM256X1S_HD922
Compiling module xil_defaultlib.RAM256X1S_HD923
Compiling module xil_defaultlib.RAM256X1S_HD924
Compiling module xil_defaultlib.RAM256X1S_HD925
Compiling module xil_defaultlib.RAM256X1S_HD926
Compiling module xil_defaultlib.RAM256X1S_HD927
Compiling module xil_defaultlib.RAM256X1S_HD928
Compiling module xil_defaultlib.RAM256X1S_HD929
Compiling module xil_defaultlib.RAM256X1S_HD930
Compiling module xil_defaultlib.RAM256X1S_HD931
Compiling module xil_defaultlib.RAM256X1S_HD932
Compiling module xil_defaultlib.RAM256X1S_HD933
Compiling module xil_defaultlib.RAM256X1S_HD934
Compiling module xil_defaultlib.RAM256X1S_HD935
Compiling module xil_defaultlib.RAM256X1S_HD936
Compiling module xil_defaultlib.RAM256X1S_HD937
Compiling module xil_defaultlib.RAM256X1S_HD938
Compiling module xil_defaultlib.RAM256X1S_HD939
Compiling module xil_defaultlib.RAM256X1S_HD940
Compiling module xil_defaultlib.RAM256X1S_HD941
Compiling module xil_defaultlib.RAM256X1S_HD942
Compiling module xil_defaultlib.RAM256X1S_HD943
Compiling module xil_defaultlib.RAM256X1S_HD944
Compiling module xil_defaultlib.RAM256X1S_HD945
Compiling module xil_defaultlib.RAM256X1S_HD946
Compiling module xil_defaultlib.RAM256X1S_HD947
Compiling module xil_defaultlib.RAM256X1S_HD948
Compiling module xil_defaultlib.RAM256X1S_HD949
Compiling module xil_defaultlib.RAM256X1S_HD950
Compiling module xil_defaultlib.RAM256X1S_HD951
Compiling module xil_defaultlib.RAM256X1S_HD952
Compiling module xil_defaultlib.RAM256X1S_HD953
Compiling module xil_defaultlib.RAM256X1S_HD954
Compiling module xil_defaultlib.RAM256X1S_HD955
Compiling module xil_defaultlib.RAM256X1S_HD956
Compiling module xil_defaultlib.RAM256X1S_HD957
Compiling module xil_defaultlib.RAM256X1S_HD958
Compiling module xil_defaultlib.RAM256X1S_HD959
Compiling module xil_defaultlib.RAM256X1S_HD960
Compiling module xil_defaultlib.RAM256X1S_HD961
Compiling module xil_defaultlib.RAM256X1S_HD962
Compiling module xil_defaultlib.RAM256X1S_HD963
Compiling module xil_defaultlib.RAM256X1S_HD964
Compiling module xil_defaultlib.RAM256X1S_HD965
Compiling module xil_defaultlib.RAM256X1S_HD966
Compiling module xil_defaultlib.RAM256X1S_HD967
Compiling module xil_defaultlib.RAM256X1S_HD968
Compiling module xil_defaultlib.RAM256X1S_HD969
Compiling module xil_defaultlib.RAM256X1S_HD970
Compiling module xil_defaultlib.RAM256X1S_HD971
Compiling module xil_defaultlib.RAM256X1S_HD972
Compiling module xil_defaultlib.RAM256X1S_HD973
Compiling module xil_defaultlib.RAM256X1S_HD974
Compiling module xil_defaultlib.RAM256X1S_HD975
Compiling module xil_defaultlib.RAM256X1S_HD976
Compiling module xil_defaultlib.RAM256X1S_HD977
Compiling module xil_defaultlib.RAM256X1S_HD978
Compiling module xil_defaultlib.RAM256X1S_HD979
Compiling module xil_defaultlib.RAM256X1S_HD980
Compiling module xil_defaultlib.RAM256X1S_HD981
Compiling module xil_defaultlib.RAM256X1S_HD982
Compiling module xil_defaultlib.RAM256X1S_HD983
Compiling module xil_defaultlib.RAM256X1S_HD984
Compiling module xil_defaultlib.RAM256X1S_HD985
Compiling module xil_defaultlib.RAM256X1S_HD986
Compiling module xil_defaultlib.RAM256X1S_HD987
Compiling module xil_defaultlib.RAM256X1S_HD988
Compiling module xil_defaultlib.RAM256X1S_HD989
Compiling module xil_defaultlib.RAM256X1S_HD990
Compiling module xil_defaultlib.RAM256X1S_HD991
Compiling module xil_defaultlib.RAM256X1S_HD992
Compiling module xil_defaultlib.RAM256X1S_HD993
Compiling module xil_defaultlib.RAM256X1S_HD994
Compiling module xil_defaultlib.RAM256X1S_HD995
Compiling module xil_defaultlib.RAM256X1S_HD996
Compiling module xil_defaultlib.RAM256X1S_HD997
Compiling module xil_defaultlib.RAM256X1S_HD998
Compiling module xil_defaultlib.RAM256X1S_HD999
Compiling module xil_defaultlib.RAM256X1S_HD1000
Compiling module xil_defaultlib.RAM256X1S_HD1001
Compiling module xil_defaultlib.RAM256X1S_HD1002
Compiling module xil_defaultlib.RAM256X1S_HD1003
Compiling module xil_defaultlib.RAM256X1S_HD1004
Compiling module xil_defaultlib.RAM256X1S_HD1005
Compiling module xil_defaultlib.RAM256X1S_HD1006
Compiling module xil_defaultlib.RAM256X1S_HD1007
Compiling module xil_defaultlib.RAM256X1S_HD1008
Compiling module xil_defaultlib.RAM256X1S_HD1009
Compiling module xil_defaultlib.RAM256X1S_HD1010
Compiling module xil_defaultlib.RAM256X1S_HD1011
Compiling module xil_defaultlib.RAM256X1S_HD1012
Compiling module xil_defaultlib.RAM256X1S_HD1013
Compiling module xil_defaultlib.RAM256X1S_HD1014
Compiling module xil_defaultlib.RAM256X1S_HD1015
Compiling module xil_defaultlib.RAM256X1S_HD1016
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:39:17 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2344.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2365.156 ; gain = 41.762
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v:1]
[Mon Nov 20 01:48:24 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Mon Nov 20 01:49:32 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'write_sdf' was cancelled
INFO: [Vivado 12-4706] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_design
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 2395.969 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 2395.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1017
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1018
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1019
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1020
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1021
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1022
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1023
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1024
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1025
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1026
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1027
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1028
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1029
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1030
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1031
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1032
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1033
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1034
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1035
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1036
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1037
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1038
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1039
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1040
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1041
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1042
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1043
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1044
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1045
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1046
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1047
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1048
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1049
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1050
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1051
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1052
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1053
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1054
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1055
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1056
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1057
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1058
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1059
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1060
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1061
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1062
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1063
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1064
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1065
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1066
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1067
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1068
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1069
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1070
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1071
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1072
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1073
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1074
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1075
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1076
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1077
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1078
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1079
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1080
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1081
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1082
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1083
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1084
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1085
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1086
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1087
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1088
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1089
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1090
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1091
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1092
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1093
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1094
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1095
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1096
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1097
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1098
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1099
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1100
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1101
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1102
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1103
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1104
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1105
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1106
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1107
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1108
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1109
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1110
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1111
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1112
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1113
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1114
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1115
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1116
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1117
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1118
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1119
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1120
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1121
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1122
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1123
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1124
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1125
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1126
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1127
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1128
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1129
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1130
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1131
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1132
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1133
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1134
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1135
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1136
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1137
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1138
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1139
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1140
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1141
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1142
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1143
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1017
Compiling module xil_defaultlib.RAM256X1S_HD1018
Compiling module xil_defaultlib.RAM256X1S_HD1019
Compiling module xil_defaultlib.RAM256X1S_HD1020
Compiling module xil_defaultlib.RAM256X1S_HD1021
Compiling module xil_defaultlib.RAM256X1S_HD1022
Compiling module xil_defaultlib.RAM256X1S_HD1023
Compiling module xil_defaultlib.RAM256X1S_HD1024
Compiling module xil_defaultlib.RAM256X1S_HD1025
Compiling module xil_defaultlib.RAM256X1S_HD1026
Compiling module xil_defaultlib.RAM256X1S_HD1027
Compiling module xil_defaultlib.RAM256X1S_HD1028
Compiling module xil_defaultlib.RAM256X1S_HD1029
Compiling module xil_defaultlib.RAM256X1S_HD1030
Compiling module xil_defaultlib.RAM256X1S_HD1031
Compiling module xil_defaultlib.RAM256X1S_HD1032
Compiling module xil_defaultlib.RAM256X1S_HD1033
Compiling module xil_defaultlib.RAM256X1S_HD1034
Compiling module xil_defaultlib.RAM256X1S_HD1035
Compiling module xil_defaultlib.RAM256X1S_HD1036
Compiling module xil_defaultlib.RAM256X1S_HD1037
Compiling module xil_defaultlib.RAM256X1S_HD1038
Compiling module xil_defaultlib.RAM256X1S_HD1039
Compiling module xil_defaultlib.RAM256X1S_HD1040
Compiling module xil_defaultlib.RAM256X1S_HD1041
Compiling module xil_defaultlib.RAM256X1S_HD1042
Compiling module xil_defaultlib.RAM256X1S_HD1043
Compiling module xil_defaultlib.RAM256X1S_HD1044
Compiling module xil_defaultlib.RAM256X1S_HD1045
Compiling module xil_defaultlib.RAM256X1S_HD1046
Compiling module xil_defaultlib.RAM256X1S_HD1047
Compiling module xil_defaultlib.RAM256X1S_HD1048
Compiling module xil_defaultlib.RAM256X1S_HD1049
Compiling module xil_defaultlib.RAM256X1S_HD1050
Compiling module xil_defaultlib.RAM256X1S_HD1051
Compiling module xil_defaultlib.RAM256X1S_HD1052
Compiling module xil_defaultlib.RAM256X1S_HD1053
Compiling module xil_defaultlib.RAM256X1S_HD1054
Compiling module xil_defaultlib.RAM256X1S_HD1055
Compiling module xil_defaultlib.RAM256X1S_HD1056
Compiling module xil_defaultlib.RAM256X1S_HD1057
Compiling module xil_defaultlib.RAM256X1S_HD1058
Compiling module xil_defaultlib.RAM256X1S_HD1059
Compiling module xil_defaultlib.RAM256X1S_HD1060
Compiling module xil_defaultlib.RAM256X1S_HD1061
Compiling module xil_defaultlib.RAM256X1S_HD1062
Compiling module xil_defaultlib.RAM256X1S_HD1063
Compiling module xil_defaultlib.RAM256X1S_HD1064
Compiling module xil_defaultlib.RAM256X1S_HD1065
Compiling module xil_defaultlib.RAM256X1S_HD1066
Compiling module xil_defaultlib.RAM256X1S_HD1067
Compiling module xil_defaultlib.RAM256X1S_HD1068
Compiling module xil_defaultlib.RAM256X1S_HD1069
Compiling module xil_defaultlib.RAM256X1S_HD1070
Compiling module xil_defaultlib.RAM256X1S_HD1071
Compiling module xil_defaultlib.RAM256X1S_HD1072
Compiling module xil_defaultlib.RAM256X1S_HD1073
Compiling module xil_defaultlib.RAM256X1S_HD1074
Compiling module xil_defaultlib.RAM256X1S_HD1075
Compiling module xil_defaultlib.RAM256X1S_HD1076
Compiling module xil_defaultlib.RAM256X1S_HD1077
Compiling module xil_defaultlib.RAM256X1S_HD1078
Compiling module xil_defaultlib.RAM256X1S_HD1079
Compiling module xil_defaultlib.RAM256X1S_HD1080
Compiling module xil_defaultlib.RAM256X1S_HD1081
Compiling module xil_defaultlib.RAM256X1S_HD1082
Compiling module xil_defaultlib.RAM256X1S_HD1083
Compiling module xil_defaultlib.RAM256X1S_HD1084
Compiling module xil_defaultlib.RAM256X1S_HD1085
Compiling module xil_defaultlib.RAM256X1S_HD1086
Compiling module xil_defaultlib.RAM256X1S_HD1087
Compiling module xil_defaultlib.RAM256X1S_HD1088
Compiling module xil_defaultlib.RAM256X1S_HD1089
Compiling module xil_defaultlib.RAM256X1S_HD1090
Compiling module xil_defaultlib.RAM256X1S_HD1091
Compiling module xil_defaultlib.RAM256X1S_HD1092
Compiling module xil_defaultlib.RAM256X1S_HD1093
Compiling module xil_defaultlib.RAM256X1S_HD1094
Compiling module xil_defaultlib.RAM256X1S_HD1095
Compiling module xil_defaultlib.RAM256X1S_HD1096
Compiling module xil_defaultlib.RAM256X1S_HD1097
Compiling module xil_defaultlib.RAM256X1S_HD1098
Compiling module xil_defaultlib.RAM256X1S_HD1099
Compiling module xil_defaultlib.RAM256X1S_HD1100
Compiling module xil_defaultlib.RAM256X1S_HD1101
Compiling module xil_defaultlib.RAM256X1S_HD1102
Compiling module xil_defaultlib.RAM256X1S_HD1103
Compiling module xil_defaultlib.RAM256X1S_HD1104
Compiling module xil_defaultlib.RAM256X1S_HD1105
Compiling module xil_defaultlib.RAM256X1S_HD1106
Compiling module xil_defaultlib.RAM256X1S_HD1107
Compiling module xil_defaultlib.RAM256X1S_HD1108
Compiling module xil_defaultlib.RAM256X1S_HD1109
Compiling module xil_defaultlib.RAM256X1S_HD1110
Compiling module xil_defaultlib.RAM256X1S_HD1111
Compiling module xil_defaultlib.RAM256X1S_HD1112
Compiling module xil_defaultlib.RAM256X1S_HD1113
Compiling module xil_defaultlib.RAM256X1S_HD1114
Compiling module xil_defaultlib.RAM256X1S_HD1115
Compiling module xil_defaultlib.RAM256X1S_HD1116
Compiling module xil_defaultlib.RAM256X1S_HD1117
Compiling module xil_defaultlib.RAM256X1S_HD1118
Compiling module xil_defaultlib.RAM256X1S_HD1119
Compiling module xil_defaultlib.RAM256X1S_HD1120
Compiling module xil_defaultlib.RAM256X1S_HD1121
Compiling module xil_defaultlib.RAM256X1S_HD1122
Compiling module xil_defaultlib.RAM256X1S_HD1123
Compiling module xil_defaultlib.RAM256X1S_HD1124
Compiling module xil_defaultlib.RAM256X1S_HD1125
Compiling module xil_defaultlib.RAM256X1S_HD1126
Compiling module xil_defaultlib.RAM256X1S_HD1127
Compiling module xil_defaultlib.RAM256X1S_HD1128
Compiling module xil_defaultlib.RAM256X1S_HD1129
Compiling module xil_defaultlib.RAM256X1S_HD1130
Compiling module xil_defaultlib.RAM256X1S_HD1131
Compiling module xil_defaultlib.RAM256X1S_HD1132
Compiling module xil_defaultlib.RAM256X1S_HD1133
Compiling module xil_defaultlib.RAM256X1S_HD1134
Compiling module xil_defaultlib.RAM256X1S_HD1135
Compiling module xil_defaultlib.RAM256X1S_HD1136
Compiling module xil_defaultlib.RAM256X1S_HD1137
Compiling module xil_defaultlib.RAM256X1S_HD1138
Compiling module xil_defaultlib.RAM256X1S_HD1139
Compiling module xil_defaultlib.RAM256X1S_HD1140
Compiling module xil_defaultlib.RAM256X1S_HD1141
Compiling module xil_defaultlib.RAM256X1S_HD1142
Compiling module xil_defaultlib.RAM256X1S_HD1143
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:52:33 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2446.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2476.223 ; gain = 80.254
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:47 ; elapsed = 03:50:08 . Memory (MB): peak = 2553.543 ; gain = 2346.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:24]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:61]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:78]
INFO: [Synth 8-638] synthesizing module 'Or2Gate' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'Or2Gate' (1#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (2#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:32]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (3#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (4#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (5#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-638] synthesizing module 'FetchDecodeReg' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-4471] merging register 'prev_instr_reg[31:0]' into 'instrOut_reg[31:0]' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:60]
INFO: [Synth 8-4471] merging register 'prev_PCAddr_reg[31:0]' into 'PCAddrOut_reg[31:0]' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:61]
INFO: [Synth 8-256] done synthesizing module 'FetchDecodeReg' (6#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-638] synthesizing module 'ForwardingController' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v:23]
INFO: [Synth 8-256] done synthesizing module 'ForwardingController' (7#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v:23]
INFO: [Synth 8-638] synthesizing module 'HazardDetectionUnit' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardDetectionUnit' (8#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'IsZero' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v:23]
INFO: [Synth 8-256] done synthesizing module 'IsZero' (9#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v:23]
INFO: [Synth 8-638] synthesizing module 'And2Gate' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'And2Gate' (10#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Xor2Gate' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'Xor2Gate' (11#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (12#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (13#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (14#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-638] synthesizing module 'Controller' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v:3]
INFO: [Synth 8-226] default block is never used [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v:340]
INFO: [Synth 8-256] done synthesizing module 'Controller' (15#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v:3]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (16#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder32' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (17#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-638] synthesizing module 'CheckEqual' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v:23]
INFO: [Synth 8-256] done synthesizing module 'CheckEqual' (18#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v:23]
INFO: [Synth 8-638] synthesizing module 'BranchController' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:23]
INFO: [Synth 8-256] done synthesizing module 'BranchController' (19#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:23]
INFO: [Synth 8-638] synthesizing module 'DecodeExecuteReg' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:91]
INFO: [Synth 8-256] done synthesizing module 'DecodeExecuteReg' (20#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtensionHalfByte' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExtensionHalfByte' (21#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit3To1' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit3To1' (22#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (23#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'ExecuteMemoryReg' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'ExecuteMemoryReg' (24#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (25#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-638] synthesizing module 'HILORegisters' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:36]
INFO: [Synth 8-256] done synthesizing module 'HILORegisters' (26#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-638] synthesizing module 'MemoryWriteBackReg' [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemoryWriteBackReg' (27#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Processor' (28#1) [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
WARNING: [Synth 8-3331] design HILORegisters has unconnected port hi_read
WARNING: [Synth 8-3331] design HILORegisters has unconnected port lo_read
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design HazardDetectionUnit has unconnected port ExecRegWrite
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:48 ; elapsed = 03:50:09 . Memory (MB): peak = 2593.492 ; gain = 2386.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:48 ; elapsed = 03:50:10 . Memory (MB): peak = 2593.492 ; gain = 2386.453
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:19:51 ; elapsed = 03:50:12 . Memory (MB): peak = 2723.773 ; gain = 2516.734
73 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.773 ; gain = 242.500
close_design
close_design
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
[Mon Nov 20 01:54:49 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Mon Nov 20 01:55:35 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.378 . Memory (MB): peak = 2723.773 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2723.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1183
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1199
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1254
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1255
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1256
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1257
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1258
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1259
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1260
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1261
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1262
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1263
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1264
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1265
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1266
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1267
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1268
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1269
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1270
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1271
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1272
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1273
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1274
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1275
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1276
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1277
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1278
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1279
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1280
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1281
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1282
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1283
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1284
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1285
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1286
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1287
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1288
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1289
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1290
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1291
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1292
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1293
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1294
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1168
Compiling module xil_defaultlib.RAM256X1S_HD1169
Compiling module xil_defaultlib.RAM256X1S_HD1170
Compiling module xil_defaultlib.RAM256X1S_HD1171
Compiling module xil_defaultlib.RAM256X1S_HD1172
Compiling module xil_defaultlib.RAM256X1S_HD1173
Compiling module xil_defaultlib.RAM256X1S_HD1174
Compiling module xil_defaultlib.RAM256X1S_HD1175
Compiling module xil_defaultlib.RAM256X1S_HD1176
Compiling module xil_defaultlib.RAM256X1S_HD1177
Compiling module xil_defaultlib.RAM256X1S_HD1178
Compiling module xil_defaultlib.RAM256X1S_HD1179
Compiling module xil_defaultlib.RAM256X1S_HD1180
Compiling module xil_defaultlib.RAM256X1S_HD1181
Compiling module xil_defaultlib.RAM256X1S_HD1182
Compiling module xil_defaultlib.RAM256X1S_HD1183
Compiling module xil_defaultlib.RAM256X1S_HD1184
Compiling module xil_defaultlib.RAM256X1S_HD1185
Compiling module xil_defaultlib.RAM256X1S_HD1186
Compiling module xil_defaultlib.RAM256X1S_HD1187
Compiling module xil_defaultlib.RAM256X1S_HD1188
Compiling module xil_defaultlib.RAM256X1S_HD1189
Compiling module xil_defaultlib.RAM256X1S_HD1190
Compiling module xil_defaultlib.RAM256X1S_HD1191
Compiling module xil_defaultlib.RAM256X1S_HD1192
Compiling module xil_defaultlib.RAM256X1S_HD1193
Compiling module xil_defaultlib.RAM256X1S_HD1194
Compiling module xil_defaultlib.RAM256X1S_HD1195
Compiling module xil_defaultlib.RAM256X1S_HD1196
Compiling module xil_defaultlib.RAM256X1S_HD1197
Compiling module xil_defaultlib.RAM256X1S_HD1198
Compiling module xil_defaultlib.RAM256X1S_HD1199
Compiling module xil_defaultlib.RAM256X1S_HD1200
Compiling module xil_defaultlib.RAM256X1S_HD1201
Compiling module xil_defaultlib.RAM256X1S_HD1202
Compiling module xil_defaultlib.RAM256X1S_HD1203
Compiling module xil_defaultlib.RAM256X1S_HD1204
Compiling module xil_defaultlib.RAM256X1S_HD1205
Compiling module xil_defaultlib.RAM256X1S_HD1206
Compiling module xil_defaultlib.RAM256X1S_HD1207
Compiling module xil_defaultlib.RAM256X1S_HD1208
Compiling module xil_defaultlib.RAM256X1S_HD1209
Compiling module xil_defaultlib.RAM256X1S_HD1210
Compiling module xil_defaultlib.RAM256X1S_HD1211
Compiling module xil_defaultlib.RAM256X1S_HD1212
Compiling module xil_defaultlib.RAM256X1S_HD1213
Compiling module xil_defaultlib.RAM256X1S_HD1214
Compiling module xil_defaultlib.RAM256X1S_HD1215
Compiling module xil_defaultlib.RAM256X1S_HD1216
Compiling module xil_defaultlib.RAM256X1S_HD1217
Compiling module xil_defaultlib.RAM256X1S_HD1218
Compiling module xil_defaultlib.RAM256X1S_HD1219
Compiling module xil_defaultlib.RAM256X1S_HD1220
Compiling module xil_defaultlib.RAM256X1S_HD1221
Compiling module xil_defaultlib.RAM256X1S_HD1222
Compiling module xil_defaultlib.RAM256X1S_HD1223
Compiling module xil_defaultlib.RAM256X1S_HD1224
Compiling module xil_defaultlib.RAM256X1S_HD1225
Compiling module xil_defaultlib.RAM256X1S_HD1226
Compiling module xil_defaultlib.RAM256X1S_HD1227
Compiling module xil_defaultlib.RAM256X1S_HD1228
Compiling module xil_defaultlib.RAM256X1S_HD1229
Compiling module xil_defaultlib.RAM256X1S_HD1230
Compiling module xil_defaultlib.RAM256X1S_HD1231
Compiling module xil_defaultlib.RAM256X1S_HD1232
Compiling module xil_defaultlib.RAM256X1S_HD1233
Compiling module xil_defaultlib.RAM256X1S_HD1234
Compiling module xil_defaultlib.RAM256X1S_HD1235
Compiling module xil_defaultlib.RAM256X1S_HD1236
Compiling module xil_defaultlib.RAM256X1S_HD1237
Compiling module xil_defaultlib.RAM256X1S_HD1238
Compiling module xil_defaultlib.RAM256X1S_HD1239
Compiling module xil_defaultlib.RAM256X1S_HD1240
Compiling module xil_defaultlib.RAM256X1S_HD1241
Compiling module xil_defaultlib.RAM256X1S_HD1242
Compiling module xil_defaultlib.RAM256X1S_HD1243
Compiling module xil_defaultlib.RAM256X1S_HD1244
Compiling module xil_defaultlib.RAM256X1S_HD1245
Compiling module xil_defaultlib.RAM256X1S_HD1246
Compiling module xil_defaultlib.RAM256X1S_HD1247
Compiling module xil_defaultlib.RAM256X1S_HD1248
Compiling module xil_defaultlib.RAM256X1S_HD1249
Compiling module xil_defaultlib.RAM256X1S_HD1250
Compiling module xil_defaultlib.RAM256X1S_HD1251
Compiling module xil_defaultlib.RAM256X1S_HD1252
Compiling module xil_defaultlib.RAM256X1S_HD1253
Compiling module xil_defaultlib.RAM256X1S_HD1254
Compiling module xil_defaultlib.RAM256X1S_HD1255
Compiling module xil_defaultlib.RAM256X1S_HD1256
Compiling module xil_defaultlib.RAM256X1S_HD1257
Compiling module xil_defaultlib.RAM256X1S_HD1258
Compiling module xil_defaultlib.RAM256X1S_HD1259
Compiling module xil_defaultlib.RAM256X1S_HD1260
Compiling module xil_defaultlib.RAM256X1S_HD1261
Compiling module xil_defaultlib.RAM256X1S_HD1262
Compiling module xil_defaultlib.RAM256X1S_HD1263
Compiling module xil_defaultlib.RAM256X1S_HD1264
Compiling module xil_defaultlib.RAM256X1S_HD1265
Compiling module xil_defaultlib.RAM256X1S_HD1266
Compiling module xil_defaultlib.RAM256X1S_HD1267
Compiling module xil_defaultlib.RAM256X1S_HD1268
Compiling module xil_defaultlib.RAM256X1S_HD1269
Compiling module xil_defaultlib.RAM256X1S_HD1270
Compiling module xil_defaultlib.RAM256X1S_HD1271
Compiling module xil_defaultlib.RAM256X1S_HD1272
Compiling module xil_defaultlib.RAM256X1S_HD1273
Compiling module xil_defaultlib.RAM256X1S_HD1274
Compiling module xil_defaultlib.RAM256X1S_HD1275
Compiling module xil_defaultlib.RAM256X1S_HD1276
Compiling module xil_defaultlib.RAM256X1S_HD1277
Compiling module xil_defaultlib.RAM256X1S_HD1278
Compiling module xil_defaultlib.RAM256X1S_HD1279
Compiling module xil_defaultlib.RAM256X1S_HD1280
Compiling module xil_defaultlib.RAM256X1S_HD1281
Compiling module xil_defaultlib.RAM256X1S_HD1282
Compiling module xil_defaultlib.RAM256X1S_HD1283
Compiling module xil_defaultlib.RAM256X1S_HD1284
Compiling module xil_defaultlib.RAM256X1S_HD1285
Compiling module xil_defaultlib.RAM256X1S_HD1286
Compiling module xil_defaultlib.RAM256X1S_HD1287
Compiling module xil_defaultlib.RAM256X1S_HD1288
Compiling module xil_defaultlib.RAM256X1S_HD1289
Compiling module xil_defaultlib.RAM256X1S_HD1290
Compiling module xil_defaultlib.RAM256X1S_HD1291
Compiling module xil_defaultlib.RAM256X1S_HD1292
Compiling module xil_defaultlib.RAM256X1S_HD1293
Compiling module xil_defaultlib.RAM256X1S_HD1294
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 01:59:04 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2723.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2723.773 ; gain = 0.000
add_wave {{/Processor_tb/u0/ForwardRSMemExec}} 
add_wave {{/Processor_tb/u0/ForwardRSWBExec}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
add_wave {{/Processor_tb/u0/ExecuteRSData}} 
add_wave {{/Processor_tb/u0/ExecuteRTData}} 
add_wave {{/Processor_tb/u0/ExecuteRS}} 
add_wave {{/Processor_tb/u0/ExecuteRT}} 
add_wave {{/Processor_tb/u0/ExecuteRD}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
add_wave {{/Processor_tb/u0/ExecuteALUResult}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
add_wave {{/Processor_tb/u0/WBWriteData}} 
add_wave {{/Processor_tb/u0/DecodeReadData1}} 
add_wave {{/Processor_tb/u0/DecodeReadData2}} 
add_wave {{/Processor_tb/u0/DecodeInst}} 
create_wave_config
add_wave {{/Processor_tb/u0/DecodeInst}} 
add_wave {{/Processor_tb/u0/WBWriteData}} 
add_wave {{/Processor_tb/u0/WBRegWriteXorOut}} 
add_wave {{/Processor_tb/u0/WBDstAddr}} 
add_wave {{/Processor_tb/u0/DecodeReadData1}} 
add_wave {{/Processor_tb/u0/DecodeReadData2}} 
add_wave {{/Processor_tb/u0/rf/\registers_reg[16]__0 }} 
add_wave {{/Processor_tb/u0/rf/\registers_reg[17]__0 }} 
add_wave {{/Processor_tb/u0/rf/\registers_reg[18]__0 }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 us
add_wave {{/Processor_tb/clk}} 
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg}
add_files -fileset sim_1 -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
set_property xsim.view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} [get_filesets sim_1]
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1183
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1199
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1254
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1255
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1256
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1257
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1258
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1259
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1260
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1261
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1262
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1263
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1264
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1265
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1266
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1267
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1268
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1269
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1270
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1271
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1272
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1273
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1274
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1275
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1276
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1277
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1278
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1279
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1280
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1281
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1282
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1283
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1284
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1285
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1286
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1287
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1288
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1289
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1290
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1291
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1292
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1293
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1294
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1168
Compiling module xil_defaultlib.RAM256X1S_HD1169
Compiling module xil_defaultlib.RAM256X1S_HD1170
Compiling module xil_defaultlib.RAM256X1S_HD1171
Compiling module xil_defaultlib.RAM256X1S_HD1172
Compiling module xil_defaultlib.RAM256X1S_HD1173
Compiling module xil_defaultlib.RAM256X1S_HD1174
Compiling module xil_defaultlib.RAM256X1S_HD1175
Compiling module xil_defaultlib.RAM256X1S_HD1176
Compiling module xil_defaultlib.RAM256X1S_HD1177
Compiling module xil_defaultlib.RAM256X1S_HD1178
Compiling module xil_defaultlib.RAM256X1S_HD1179
Compiling module xil_defaultlib.RAM256X1S_HD1180
Compiling module xil_defaultlib.RAM256X1S_HD1181
Compiling module xil_defaultlib.RAM256X1S_HD1182
Compiling module xil_defaultlib.RAM256X1S_HD1183
Compiling module xil_defaultlib.RAM256X1S_HD1184
Compiling module xil_defaultlib.RAM256X1S_HD1185
Compiling module xil_defaultlib.RAM256X1S_HD1186
Compiling module xil_defaultlib.RAM256X1S_HD1187
Compiling module xil_defaultlib.RAM256X1S_HD1188
Compiling module xil_defaultlib.RAM256X1S_HD1189
Compiling module xil_defaultlib.RAM256X1S_HD1190
Compiling module xil_defaultlib.RAM256X1S_HD1191
Compiling module xil_defaultlib.RAM256X1S_HD1192
Compiling module xil_defaultlib.RAM256X1S_HD1193
Compiling module xil_defaultlib.RAM256X1S_HD1194
Compiling module xil_defaultlib.RAM256X1S_HD1195
Compiling module xil_defaultlib.RAM256X1S_HD1196
Compiling module xil_defaultlib.RAM256X1S_HD1197
Compiling module xil_defaultlib.RAM256X1S_HD1198
Compiling module xil_defaultlib.RAM256X1S_HD1199
Compiling module xil_defaultlib.RAM256X1S_HD1200
Compiling module xil_defaultlib.RAM256X1S_HD1201
Compiling module xil_defaultlib.RAM256X1S_HD1202
Compiling module xil_defaultlib.RAM256X1S_HD1203
Compiling module xil_defaultlib.RAM256X1S_HD1204
Compiling module xil_defaultlib.RAM256X1S_HD1205
Compiling module xil_defaultlib.RAM256X1S_HD1206
Compiling module xil_defaultlib.RAM256X1S_HD1207
Compiling module xil_defaultlib.RAM256X1S_HD1208
Compiling module xil_defaultlib.RAM256X1S_HD1209
Compiling module xil_defaultlib.RAM256X1S_HD1210
Compiling module xil_defaultlib.RAM256X1S_HD1211
Compiling module xil_defaultlib.RAM256X1S_HD1212
Compiling module xil_defaultlib.RAM256X1S_HD1213
Compiling module xil_defaultlib.RAM256X1S_HD1214
Compiling module xil_defaultlib.RAM256X1S_HD1215
Compiling module xil_defaultlib.RAM256X1S_HD1216
Compiling module xil_defaultlib.RAM256X1S_HD1217
Compiling module xil_defaultlib.RAM256X1S_HD1218
Compiling module xil_defaultlib.RAM256X1S_HD1219
Compiling module xil_defaultlib.RAM256X1S_HD1220
Compiling module xil_defaultlib.RAM256X1S_HD1221
Compiling module xil_defaultlib.RAM256X1S_HD1222
Compiling module xil_defaultlib.RAM256X1S_HD1223
Compiling module xil_defaultlib.RAM256X1S_HD1224
Compiling module xil_defaultlib.RAM256X1S_HD1225
Compiling module xil_defaultlib.RAM256X1S_HD1226
Compiling module xil_defaultlib.RAM256X1S_HD1227
Compiling module xil_defaultlib.RAM256X1S_HD1228
Compiling module xil_defaultlib.RAM256X1S_HD1229
Compiling module xil_defaultlib.RAM256X1S_HD1230
Compiling module xil_defaultlib.RAM256X1S_HD1231
Compiling module xil_defaultlib.RAM256X1S_HD1232
Compiling module xil_defaultlib.RAM256X1S_HD1233
Compiling module xil_defaultlib.RAM256X1S_HD1234
Compiling module xil_defaultlib.RAM256X1S_HD1235
Compiling module xil_defaultlib.RAM256X1S_HD1236
Compiling module xil_defaultlib.RAM256X1S_HD1237
Compiling module xil_defaultlib.RAM256X1S_HD1238
Compiling module xil_defaultlib.RAM256X1S_HD1239
Compiling module xil_defaultlib.RAM256X1S_HD1240
Compiling module xil_defaultlib.RAM256X1S_HD1241
Compiling module xil_defaultlib.RAM256X1S_HD1242
Compiling module xil_defaultlib.RAM256X1S_HD1243
Compiling module xil_defaultlib.RAM256X1S_HD1244
Compiling module xil_defaultlib.RAM256X1S_HD1245
Compiling module xil_defaultlib.RAM256X1S_HD1246
Compiling module xil_defaultlib.RAM256X1S_HD1247
Compiling module xil_defaultlib.RAM256X1S_HD1248
Compiling module xil_defaultlib.RAM256X1S_HD1249
Compiling module xil_defaultlib.RAM256X1S_HD1250
Compiling module xil_defaultlib.RAM256X1S_HD1251
Compiling module xil_defaultlib.RAM256X1S_HD1252
Compiling module xil_defaultlib.RAM256X1S_HD1253
Compiling module xil_defaultlib.RAM256X1S_HD1254
Compiling module xil_defaultlib.RAM256X1S_HD1255
Compiling module xil_defaultlib.RAM256X1S_HD1256
Compiling module xil_defaultlib.RAM256X1S_HD1257
Compiling module xil_defaultlib.RAM256X1S_HD1258
Compiling module xil_defaultlib.RAM256X1S_HD1259
Compiling module xil_defaultlib.RAM256X1S_HD1260
Compiling module xil_defaultlib.RAM256X1S_HD1261
Compiling module xil_defaultlib.RAM256X1S_HD1262
Compiling module xil_defaultlib.RAM256X1S_HD1263
Compiling module xil_defaultlib.RAM256X1S_HD1264
Compiling module xil_defaultlib.RAM256X1S_HD1265
Compiling module xil_defaultlib.RAM256X1S_HD1266
Compiling module xil_defaultlib.RAM256X1S_HD1267
Compiling module xil_defaultlib.RAM256X1S_HD1268
Compiling module xil_defaultlib.RAM256X1S_HD1269
Compiling module xil_defaultlib.RAM256X1S_HD1270
Compiling module xil_defaultlib.RAM256X1S_HD1271
Compiling module xil_defaultlib.RAM256X1S_HD1272
Compiling module xil_defaultlib.RAM256X1S_HD1273
Compiling module xil_defaultlib.RAM256X1S_HD1274
Compiling module xil_defaultlib.RAM256X1S_HD1275
Compiling module xil_defaultlib.RAM256X1S_HD1276
Compiling module xil_defaultlib.RAM256X1S_HD1277
Compiling module xil_defaultlib.RAM256X1S_HD1278
Compiling module xil_defaultlib.RAM256X1S_HD1279
Compiling module xil_defaultlib.RAM256X1S_HD1280
Compiling module xil_defaultlib.RAM256X1S_HD1281
Compiling module xil_defaultlib.RAM256X1S_HD1282
Compiling module xil_defaultlib.RAM256X1S_HD1283
Compiling module xil_defaultlib.RAM256X1S_HD1284
Compiling module xil_defaultlib.RAM256X1S_HD1285
Compiling module xil_defaultlib.RAM256X1S_HD1286
Compiling module xil_defaultlib.RAM256X1S_HD1287
Compiling module xil_defaultlib.RAM256X1S_HD1288
Compiling module xil_defaultlib.RAM256X1S_HD1289
Compiling module xil_defaultlib.RAM256X1S_HD1290
Compiling module xil_defaultlib.RAM256X1S_HD1291
Compiling module xil_defaultlib.RAM256X1S_HD1292
Compiling module xil_defaultlib.RAM256X1S_HD1293
Compiling module xil_defaultlib.RAM256X1S_HD1294
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 02:30:44 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2723.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:11 . Memory (MB): peak = 2732.938 ; gain = 9.164
run 100 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2733.383 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v:1]
[Mon Nov 20 02:37:56 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Mon Nov 20 02:38:48 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 2740.336 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 2740.336 ; gain = 0.000
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1295
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1296
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1297
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1298
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1299
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1300
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1301
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1302
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1303
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1304
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1305
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1306
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1307
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1308
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1309
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1310
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1311
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1312
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1313
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1314
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1315
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1316
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1317
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1318
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1319
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1320
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1321
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1322
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1323
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1324
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1325
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1326
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1327
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1328
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1329
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1330
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1331
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1332
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1333
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1334
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1335
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1336
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1337
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1338
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1339
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1340
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1341
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1342
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1343
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1344
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1345
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1346
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1347
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1348
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1349
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1350
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1351
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1352
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1353
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1354
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1355
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1356
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1357
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1358
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1359
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1360
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1361
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1362
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1363
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1364
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1365
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1366
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1367
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1368
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1369
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1370
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1371
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1372
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1373
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1374
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1375
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1376
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1377
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1378
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1379
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1380
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1381
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1382
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1383
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1384
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1385
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1386
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1387
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1388
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1389
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1390
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1391
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1392
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1393
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1394
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1395
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1396
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1397
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1398
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1399
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1400
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1401
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1402
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1403
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1404
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1405
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1406
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1407
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1408
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1409
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1410
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1411
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1412
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1413
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1414
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1415
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1416
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1417
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1418
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1419
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1420
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1421
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1295
Compiling module xil_defaultlib.RAM256X1S_HD1296
Compiling module xil_defaultlib.RAM256X1S_HD1297
Compiling module xil_defaultlib.RAM256X1S_HD1298
Compiling module xil_defaultlib.RAM256X1S_HD1299
Compiling module xil_defaultlib.RAM256X1S_HD1300
Compiling module xil_defaultlib.RAM256X1S_HD1301
Compiling module xil_defaultlib.RAM256X1S_HD1302
Compiling module xil_defaultlib.RAM256X1S_HD1303
Compiling module xil_defaultlib.RAM256X1S_HD1304
Compiling module xil_defaultlib.RAM256X1S_HD1305
Compiling module xil_defaultlib.RAM256X1S_HD1306
Compiling module xil_defaultlib.RAM256X1S_HD1307
Compiling module xil_defaultlib.RAM256X1S_HD1308
Compiling module xil_defaultlib.RAM256X1S_HD1309
Compiling module xil_defaultlib.RAM256X1S_HD1310
Compiling module xil_defaultlib.RAM256X1S_HD1311
Compiling module xil_defaultlib.RAM256X1S_HD1312
Compiling module xil_defaultlib.RAM256X1S_HD1313
Compiling module xil_defaultlib.RAM256X1S_HD1314
Compiling module xil_defaultlib.RAM256X1S_HD1315
Compiling module xil_defaultlib.RAM256X1S_HD1316
Compiling module xil_defaultlib.RAM256X1S_HD1317
Compiling module xil_defaultlib.RAM256X1S_HD1318
Compiling module xil_defaultlib.RAM256X1S_HD1319
Compiling module xil_defaultlib.RAM256X1S_HD1320
Compiling module xil_defaultlib.RAM256X1S_HD1321
Compiling module xil_defaultlib.RAM256X1S_HD1322
Compiling module xil_defaultlib.RAM256X1S_HD1323
Compiling module xil_defaultlib.RAM256X1S_HD1324
Compiling module xil_defaultlib.RAM256X1S_HD1325
Compiling module xil_defaultlib.RAM256X1S_HD1326
Compiling module xil_defaultlib.RAM256X1S_HD1327
Compiling module xil_defaultlib.RAM256X1S_HD1328
Compiling module xil_defaultlib.RAM256X1S_HD1329
Compiling module xil_defaultlib.RAM256X1S_HD1330
Compiling module xil_defaultlib.RAM256X1S_HD1331
Compiling module xil_defaultlib.RAM256X1S_HD1332
Compiling module xil_defaultlib.RAM256X1S_HD1333
Compiling module xil_defaultlib.RAM256X1S_HD1334
Compiling module xil_defaultlib.RAM256X1S_HD1335
Compiling module xil_defaultlib.RAM256X1S_HD1336
Compiling module xil_defaultlib.RAM256X1S_HD1337
Compiling module xil_defaultlib.RAM256X1S_HD1338
Compiling module xil_defaultlib.RAM256X1S_HD1339
Compiling module xil_defaultlib.RAM256X1S_HD1340
Compiling module xil_defaultlib.RAM256X1S_HD1341
Compiling module xil_defaultlib.RAM256X1S_HD1342
Compiling module xil_defaultlib.RAM256X1S_HD1343
Compiling module xil_defaultlib.RAM256X1S_HD1344
Compiling module xil_defaultlib.RAM256X1S_HD1345
Compiling module xil_defaultlib.RAM256X1S_HD1346
Compiling module xil_defaultlib.RAM256X1S_HD1347
Compiling module xil_defaultlib.RAM256X1S_HD1348
Compiling module xil_defaultlib.RAM256X1S_HD1349
Compiling module xil_defaultlib.RAM256X1S_HD1350
Compiling module xil_defaultlib.RAM256X1S_HD1351
Compiling module xil_defaultlib.RAM256X1S_HD1352
Compiling module xil_defaultlib.RAM256X1S_HD1353
Compiling module xil_defaultlib.RAM256X1S_HD1354
Compiling module xil_defaultlib.RAM256X1S_HD1355
Compiling module xil_defaultlib.RAM256X1S_HD1356
Compiling module xil_defaultlib.RAM256X1S_HD1357
Compiling module xil_defaultlib.RAM256X1S_HD1358
Compiling module xil_defaultlib.RAM256X1S_HD1359
Compiling module xil_defaultlib.RAM256X1S_HD1360
Compiling module xil_defaultlib.RAM256X1S_HD1361
Compiling module xil_defaultlib.RAM256X1S_HD1362
Compiling module xil_defaultlib.RAM256X1S_HD1363
Compiling module xil_defaultlib.RAM256X1S_HD1364
Compiling module xil_defaultlib.RAM256X1S_HD1365
Compiling module xil_defaultlib.RAM256X1S_HD1366
Compiling module xil_defaultlib.RAM256X1S_HD1367
Compiling module xil_defaultlib.RAM256X1S_HD1368
Compiling module xil_defaultlib.RAM256X1S_HD1369
Compiling module xil_defaultlib.RAM256X1S_HD1370
Compiling module xil_defaultlib.RAM256X1S_HD1371
Compiling module xil_defaultlib.RAM256X1S_HD1372
Compiling module xil_defaultlib.RAM256X1S_HD1373
Compiling module xil_defaultlib.RAM256X1S_HD1374
Compiling module xil_defaultlib.RAM256X1S_HD1375
Compiling module xil_defaultlib.RAM256X1S_HD1376
Compiling module xil_defaultlib.RAM256X1S_HD1377
Compiling module xil_defaultlib.RAM256X1S_HD1378
Compiling module xil_defaultlib.RAM256X1S_HD1379
Compiling module xil_defaultlib.RAM256X1S_HD1380
Compiling module xil_defaultlib.RAM256X1S_HD1381
Compiling module xil_defaultlib.RAM256X1S_HD1382
Compiling module xil_defaultlib.RAM256X1S_HD1383
Compiling module xil_defaultlib.RAM256X1S_HD1384
Compiling module xil_defaultlib.RAM256X1S_HD1385
Compiling module xil_defaultlib.RAM256X1S_HD1386
Compiling module xil_defaultlib.RAM256X1S_HD1387
Compiling module xil_defaultlib.RAM256X1S_HD1388
Compiling module xil_defaultlib.RAM256X1S_HD1389
Compiling module xil_defaultlib.RAM256X1S_HD1390
Compiling module xil_defaultlib.RAM256X1S_HD1391
Compiling module xil_defaultlib.RAM256X1S_HD1392
Compiling module xil_defaultlib.RAM256X1S_HD1393
Compiling module xil_defaultlib.RAM256X1S_HD1394
Compiling module xil_defaultlib.RAM256X1S_HD1395
Compiling module xil_defaultlib.RAM256X1S_HD1396
Compiling module xil_defaultlib.RAM256X1S_HD1397
Compiling module xil_defaultlib.RAM256X1S_HD1398
Compiling module xil_defaultlib.RAM256X1S_HD1399
Compiling module xil_defaultlib.RAM256X1S_HD1400
Compiling module xil_defaultlib.RAM256X1S_HD1401
Compiling module xil_defaultlib.RAM256X1S_HD1402
Compiling module xil_defaultlib.RAM256X1S_HD1403
Compiling module xil_defaultlib.RAM256X1S_HD1404
Compiling module xil_defaultlib.RAM256X1S_HD1405
Compiling module xil_defaultlib.RAM256X1S_HD1406
Compiling module xil_defaultlib.RAM256X1S_HD1407
Compiling module xil_defaultlib.RAM256X1S_HD1408
Compiling module xil_defaultlib.RAM256X1S_HD1409
Compiling module xil_defaultlib.RAM256X1S_HD1410
Compiling module xil_defaultlib.RAM256X1S_HD1411
Compiling module xil_defaultlib.RAM256X1S_HD1412
Compiling module xil_defaultlib.RAM256X1S_HD1413
Compiling module xil_defaultlib.RAM256X1S_HD1414
Compiling module xil_defaultlib.RAM256X1S_HD1415
Compiling module xil_defaultlib.RAM256X1S_HD1416
Compiling module xil_defaultlib.RAM256X1S_HD1417
Compiling module xil_defaultlib.RAM256X1S_HD1418
Compiling module xil_defaultlib.RAM256X1S_HD1419
Compiling module xil_defaultlib.RAM256X1S_HD1420
Compiling module xil_defaultlib.RAM256X1S_HD1421
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 02:41:59 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 2757.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 2782.125 ; gain = 37.711
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2783.121 ; gain = 0.793
add_wave {{/Processor_tb/u0/ForwardRTWBDec}} 
add_wave {{/Processor_tb/u0/ForwardRSWBDec}} 
add_wave {{/Processor_tb/u0/DecodeRSData}} 
add_wave {{/Processor_tb/u0/DecodeRTData}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.215 ; gain = 9.172
add_wave {{/Processor_tb/u0/rf/\registers_reg[0]__0 }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2845.078 ; gain = 21.863
add_wave {{/Processor_tb/u0/ExecuteRSData}} 
add_wave {{/Processor_tb/u0/ExecuteRTData}} 
add_wave {{/Processor_tb/u0/ForwardRSWBExec}} 
add_wave {{/Processor_tb/u0/ForwardRSMemExec}} 
add_wave {{/Processor_tb/u0/ForwardRTMemExec}} 
add_wave {{/Processor_tb/u0/ForwardRTWBExec}} 
add_wave {{/Processor_tb/u0/ExecuteALUResult}} 
add_wave {{/Processor_tb/u0/ExecuteALUControl}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2889.160 ; gain = 0.000
add_wave {{/Processor_tb/u0/ExecuteALUSrc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v:1]
[Mon Nov 20 03:08:04 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_runs impl_1
[Mon Nov 20 03:09:30 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2913.207 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2913.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1422
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1423
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1424
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1425
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1426
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1427
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1428
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1429
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1430
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1431
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1432
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1433
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1434
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1435
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1436
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1437
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1438
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1439
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1440
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1441
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1442
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1443
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1444
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1445
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1446
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1447
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1448
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1449
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1450
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1451
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1452
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1453
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1454
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1455
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1456
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1457
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1458
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1459
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1460
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1461
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1462
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1463
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1464
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1465
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1466
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1467
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1468
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1469
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1470
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1471
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1472
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1473
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1474
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1475
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1476
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1477
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1478
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1479
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1480
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1481
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1482
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1483
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1484
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1485
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1486
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1487
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1488
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1489
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1490
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1491
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1492
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1493
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1494
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1495
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1496
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1497
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1498
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1499
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1500
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1501
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1502
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1503
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1504
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1505
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1506
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1507
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1508
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1509
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1510
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1511
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1512
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1513
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1514
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1515
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1516
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1517
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1518
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1519
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1520
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1521
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1522
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1523
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1524
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1525
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1526
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1527
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1528
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1529
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1530
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1531
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1532
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1533
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1534
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1535
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1536
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1537
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1538
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1539
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1540
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1541
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1542
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1543
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1544
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1545
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1546
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1547
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1548
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1422
Compiling module xil_defaultlib.RAM256X1S_HD1423
Compiling module xil_defaultlib.RAM256X1S_HD1424
Compiling module xil_defaultlib.RAM256X1S_HD1425
Compiling module xil_defaultlib.RAM256X1S_HD1426
Compiling module xil_defaultlib.RAM256X1S_HD1427
Compiling module xil_defaultlib.RAM256X1S_HD1428
Compiling module xil_defaultlib.RAM256X1S_HD1429
Compiling module xil_defaultlib.RAM256X1S_HD1430
Compiling module xil_defaultlib.RAM256X1S_HD1431
Compiling module xil_defaultlib.RAM256X1S_HD1432
Compiling module xil_defaultlib.RAM256X1S_HD1433
Compiling module xil_defaultlib.RAM256X1S_HD1434
Compiling module xil_defaultlib.RAM256X1S_HD1435
Compiling module xil_defaultlib.RAM256X1S_HD1436
Compiling module xil_defaultlib.RAM256X1S_HD1437
Compiling module xil_defaultlib.RAM256X1S_HD1438
Compiling module xil_defaultlib.RAM256X1S_HD1439
Compiling module xil_defaultlib.RAM256X1S_HD1440
Compiling module xil_defaultlib.RAM256X1S_HD1441
Compiling module xil_defaultlib.RAM256X1S_HD1442
Compiling module xil_defaultlib.RAM256X1S_HD1443
Compiling module xil_defaultlib.RAM256X1S_HD1444
Compiling module xil_defaultlib.RAM256X1S_HD1445
Compiling module xil_defaultlib.RAM256X1S_HD1446
Compiling module xil_defaultlib.RAM256X1S_HD1447
Compiling module xil_defaultlib.RAM256X1S_HD1448
Compiling module xil_defaultlib.RAM256X1S_HD1449
Compiling module xil_defaultlib.RAM256X1S_HD1450
Compiling module xil_defaultlib.RAM256X1S_HD1451
Compiling module xil_defaultlib.RAM256X1S_HD1452
Compiling module xil_defaultlib.RAM256X1S_HD1453
Compiling module xil_defaultlib.RAM256X1S_HD1454
Compiling module xil_defaultlib.RAM256X1S_HD1455
Compiling module xil_defaultlib.RAM256X1S_HD1456
Compiling module xil_defaultlib.RAM256X1S_HD1457
Compiling module xil_defaultlib.RAM256X1S_HD1458
Compiling module xil_defaultlib.RAM256X1S_HD1459
Compiling module xil_defaultlib.RAM256X1S_HD1460
Compiling module xil_defaultlib.RAM256X1S_HD1461
Compiling module xil_defaultlib.RAM256X1S_HD1462
Compiling module xil_defaultlib.RAM256X1S_HD1463
Compiling module xil_defaultlib.RAM256X1S_HD1464
Compiling module xil_defaultlib.RAM256X1S_HD1465
Compiling module xil_defaultlib.RAM256X1S_HD1466
Compiling module xil_defaultlib.RAM256X1S_HD1467
Compiling module xil_defaultlib.RAM256X1S_HD1468
Compiling module xil_defaultlib.RAM256X1S_HD1469
Compiling module xil_defaultlib.RAM256X1S_HD1470
Compiling module xil_defaultlib.RAM256X1S_HD1471
Compiling module xil_defaultlib.RAM256X1S_HD1472
Compiling module xil_defaultlib.RAM256X1S_HD1473
Compiling module xil_defaultlib.RAM256X1S_HD1474
Compiling module xil_defaultlib.RAM256X1S_HD1475
Compiling module xil_defaultlib.RAM256X1S_HD1476
Compiling module xil_defaultlib.RAM256X1S_HD1477
Compiling module xil_defaultlib.RAM256X1S_HD1478
Compiling module xil_defaultlib.RAM256X1S_HD1479
Compiling module xil_defaultlib.RAM256X1S_HD1480
Compiling module xil_defaultlib.RAM256X1S_HD1481
Compiling module xil_defaultlib.RAM256X1S_HD1482
Compiling module xil_defaultlib.RAM256X1S_HD1483
Compiling module xil_defaultlib.RAM256X1S_HD1484
Compiling module xil_defaultlib.RAM256X1S_HD1485
Compiling module xil_defaultlib.RAM256X1S_HD1486
Compiling module xil_defaultlib.RAM256X1S_HD1487
Compiling module xil_defaultlib.RAM256X1S_HD1488
Compiling module xil_defaultlib.RAM256X1S_HD1489
Compiling module xil_defaultlib.RAM256X1S_HD1490
Compiling module xil_defaultlib.RAM256X1S_HD1491
Compiling module xil_defaultlib.RAM256X1S_HD1492
Compiling module xil_defaultlib.RAM256X1S_HD1493
Compiling module xil_defaultlib.RAM256X1S_HD1494
Compiling module xil_defaultlib.RAM256X1S_HD1495
Compiling module xil_defaultlib.RAM256X1S_HD1496
Compiling module xil_defaultlib.RAM256X1S_HD1497
Compiling module xil_defaultlib.RAM256X1S_HD1498
Compiling module xil_defaultlib.RAM256X1S_HD1499
Compiling module xil_defaultlib.RAM256X1S_HD1500
Compiling module xil_defaultlib.RAM256X1S_HD1501
Compiling module xil_defaultlib.RAM256X1S_HD1502
Compiling module xil_defaultlib.RAM256X1S_HD1503
Compiling module xil_defaultlib.RAM256X1S_HD1504
Compiling module xil_defaultlib.RAM256X1S_HD1505
Compiling module xil_defaultlib.RAM256X1S_HD1506
Compiling module xil_defaultlib.RAM256X1S_HD1507
Compiling module xil_defaultlib.RAM256X1S_HD1508
Compiling module xil_defaultlib.RAM256X1S_HD1509
Compiling module xil_defaultlib.RAM256X1S_HD1510
Compiling module xil_defaultlib.RAM256X1S_HD1511
Compiling module xil_defaultlib.RAM256X1S_HD1512
Compiling module xil_defaultlib.RAM256X1S_HD1513
Compiling module xil_defaultlib.RAM256X1S_HD1514
Compiling module xil_defaultlib.RAM256X1S_HD1515
Compiling module xil_defaultlib.RAM256X1S_HD1516
Compiling module xil_defaultlib.RAM256X1S_HD1517
Compiling module xil_defaultlib.RAM256X1S_HD1518
Compiling module xil_defaultlib.RAM256X1S_HD1519
Compiling module xil_defaultlib.RAM256X1S_HD1520
Compiling module xil_defaultlib.RAM256X1S_HD1521
Compiling module xil_defaultlib.RAM256X1S_HD1522
Compiling module xil_defaultlib.RAM256X1S_HD1523
Compiling module xil_defaultlib.RAM256X1S_HD1524
Compiling module xil_defaultlib.RAM256X1S_HD1525
Compiling module xil_defaultlib.RAM256X1S_HD1526
Compiling module xil_defaultlib.RAM256X1S_HD1527
Compiling module xil_defaultlib.RAM256X1S_HD1528
Compiling module xil_defaultlib.RAM256X1S_HD1529
Compiling module xil_defaultlib.RAM256X1S_HD1530
Compiling module xil_defaultlib.RAM256X1S_HD1531
Compiling module xil_defaultlib.RAM256X1S_HD1532
Compiling module xil_defaultlib.RAM256X1S_HD1533
Compiling module xil_defaultlib.RAM256X1S_HD1534
Compiling module xil_defaultlib.RAM256X1S_HD1535
Compiling module xil_defaultlib.RAM256X1S_HD1536
Compiling module xil_defaultlib.RAM256X1S_HD1537
Compiling module xil_defaultlib.RAM256X1S_HD1538
Compiling module xil_defaultlib.RAM256X1S_HD1539
Compiling module xil_defaultlib.RAM256X1S_HD1540
Compiling module xil_defaultlib.RAM256X1S_HD1541
Compiling module xil_defaultlib.RAM256X1S_HD1542
Compiling module xil_defaultlib.RAM256X1S_HD1543
Compiling module xil_defaultlib.RAM256X1S_HD1544
Compiling module xil_defaultlib.RAM256X1S_HD1545
Compiling module xil_defaultlib.RAM256X1S_HD1546
Compiling module xil_defaultlib.RAM256X1S_HD1547
Compiling module xil_defaultlib.RAM256X1S_HD1548
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 03:13:19 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2919.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 2952.965 ; gain = 39.758
run 20 us
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v:1]
[Mon Nov 20 03:20:20 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Mon Nov 20 03:21:14 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.384 . Memory (MB): peak = 3007.219 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.384 . Memory (MB): peak = 3007.219 ; gain = 0.000
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1549
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1550
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1551
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1552
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1553
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1554
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1555
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1556
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1557
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1558
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1559
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1560
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1561
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1562
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1563
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1564
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1565
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1566
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1567
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1568
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1569
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1570
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1571
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1572
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1573
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1574
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1575
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1576
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1577
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1578
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1579
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1580
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1581
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1582
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1583
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1584
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1585
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1586
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1587
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1588
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1589
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1590
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1591
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1592
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1593
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1594
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1595
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1596
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1597
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1598
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1599
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1600
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1601
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1602
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1603
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1604
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1605
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1606
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1607
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1608
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1609
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1610
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1611
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1612
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1613
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1614
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1615
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1616
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1617
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1618
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1619
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1620
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1621
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1622
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1623
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1624
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1625
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1626
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1627
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1628
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1629
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1630
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1631
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1632
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1633
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1634
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1635
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1636
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1637
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1638
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1639
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1640
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1641
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1642
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1643
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1644
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1645
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1646
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1647
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1648
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1649
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1650
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1651
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1652
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1653
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1654
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1655
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1656
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1657
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1658
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1659
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1660
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1661
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1662
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1663
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1664
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1665
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1666
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1667
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1668
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1669
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1670
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1671
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1672
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1673
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1674
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1675
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1549
Compiling module xil_defaultlib.RAM256X1S_HD1550
Compiling module xil_defaultlib.RAM256X1S_HD1551
Compiling module xil_defaultlib.RAM256X1S_HD1552
Compiling module xil_defaultlib.RAM256X1S_HD1553
Compiling module xil_defaultlib.RAM256X1S_HD1554
Compiling module xil_defaultlib.RAM256X1S_HD1555
Compiling module xil_defaultlib.RAM256X1S_HD1556
Compiling module xil_defaultlib.RAM256X1S_HD1557
Compiling module xil_defaultlib.RAM256X1S_HD1558
Compiling module xil_defaultlib.RAM256X1S_HD1559
Compiling module xil_defaultlib.RAM256X1S_HD1560
Compiling module xil_defaultlib.RAM256X1S_HD1561
Compiling module xil_defaultlib.RAM256X1S_HD1562
Compiling module xil_defaultlib.RAM256X1S_HD1563
Compiling module xil_defaultlib.RAM256X1S_HD1564
Compiling module xil_defaultlib.RAM256X1S_HD1565
Compiling module xil_defaultlib.RAM256X1S_HD1566
Compiling module xil_defaultlib.RAM256X1S_HD1567
Compiling module xil_defaultlib.RAM256X1S_HD1568
Compiling module xil_defaultlib.RAM256X1S_HD1569
Compiling module xil_defaultlib.RAM256X1S_HD1570
Compiling module xil_defaultlib.RAM256X1S_HD1571
Compiling module xil_defaultlib.RAM256X1S_HD1572
Compiling module xil_defaultlib.RAM256X1S_HD1573
Compiling module xil_defaultlib.RAM256X1S_HD1574
Compiling module xil_defaultlib.RAM256X1S_HD1575
Compiling module xil_defaultlib.RAM256X1S_HD1576
Compiling module xil_defaultlib.RAM256X1S_HD1577
Compiling module xil_defaultlib.RAM256X1S_HD1578
Compiling module xil_defaultlib.RAM256X1S_HD1579
Compiling module xil_defaultlib.RAM256X1S_HD1580
Compiling module xil_defaultlib.RAM256X1S_HD1581
Compiling module xil_defaultlib.RAM256X1S_HD1582
Compiling module xil_defaultlib.RAM256X1S_HD1583
Compiling module xil_defaultlib.RAM256X1S_HD1584
Compiling module xil_defaultlib.RAM256X1S_HD1585
Compiling module xil_defaultlib.RAM256X1S_HD1586
Compiling module xil_defaultlib.RAM256X1S_HD1587
Compiling module xil_defaultlib.RAM256X1S_HD1588
Compiling module xil_defaultlib.RAM256X1S_HD1589
Compiling module xil_defaultlib.RAM256X1S_HD1590
Compiling module xil_defaultlib.RAM256X1S_HD1591
Compiling module xil_defaultlib.RAM256X1S_HD1592
Compiling module xil_defaultlib.RAM256X1S_HD1593
Compiling module xil_defaultlib.RAM256X1S_HD1594
Compiling module xil_defaultlib.RAM256X1S_HD1595
Compiling module xil_defaultlib.RAM256X1S_HD1596
Compiling module xil_defaultlib.RAM256X1S_HD1597
Compiling module xil_defaultlib.RAM256X1S_HD1598
Compiling module xil_defaultlib.RAM256X1S_HD1599
Compiling module xil_defaultlib.RAM256X1S_HD1600
Compiling module xil_defaultlib.RAM256X1S_HD1601
Compiling module xil_defaultlib.RAM256X1S_HD1602
Compiling module xil_defaultlib.RAM256X1S_HD1603
Compiling module xil_defaultlib.RAM256X1S_HD1604
Compiling module xil_defaultlib.RAM256X1S_HD1605
Compiling module xil_defaultlib.RAM256X1S_HD1606
Compiling module xil_defaultlib.RAM256X1S_HD1607
Compiling module xil_defaultlib.RAM256X1S_HD1608
Compiling module xil_defaultlib.RAM256X1S_HD1609
Compiling module xil_defaultlib.RAM256X1S_HD1610
Compiling module xil_defaultlib.RAM256X1S_HD1611
Compiling module xil_defaultlib.RAM256X1S_HD1612
Compiling module xil_defaultlib.RAM256X1S_HD1613
Compiling module xil_defaultlib.RAM256X1S_HD1614
Compiling module xil_defaultlib.RAM256X1S_HD1615
Compiling module xil_defaultlib.RAM256X1S_HD1616
Compiling module xil_defaultlib.RAM256X1S_HD1617
Compiling module xil_defaultlib.RAM256X1S_HD1618
Compiling module xil_defaultlib.RAM256X1S_HD1619
Compiling module xil_defaultlib.RAM256X1S_HD1620
Compiling module xil_defaultlib.RAM256X1S_HD1621
Compiling module xil_defaultlib.RAM256X1S_HD1622
Compiling module xil_defaultlib.RAM256X1S_HD1623
Compiling module xil_defaultlib.RAM256X1S_HD1624
Compiling module xil_defaultlib.RAM256X1S_HD1625
Compiling module xil_defaultlib.RAM256X1S_HD1626
Compiling module xil_defaultlib.RAM256X1S_HD1627
Compiling module xil_defaultlib.RAM256X1S_HD1628
Compiling module xil_defaultlib.RAM256X1S_HD1629
Compiling module xil_defaultlib.RAM256X1S_HD1630
Compiling module xil_defaultlib.RAM256X1S_HD1631
Compiling module xil_defaultlib.RAM256X1S_HD1632
Compiling module xil_defaultlib.RAM256X1S_HD1633
Compiling module xil_defaultlib.RAM256X1S_HD1634
Compiling module xil_defaultlib.RAM256X1S_HD1635
Compiling module xil_defaultlib.RAM256X1S_HD1636
Compiling module xil_defaultlib.RAM256X1S_HD1637
Compiling module xil_defaultlib.RAM256X1S_HD1638
Compiling module xil_defaultlib.RAM256X1S_HD1639
Compiling module xil_defaultlib.RAM256X1S_HD1640
Compiling module xil_defaultlib.RAM256X1S_HD1641
Compiling module xil_defaultlib.RAM256X1S_HD1642
Compiling module xil_defaultlib.RAM256X1S_HD1643
Compiling module xil_defaultlib.RAM256X1S_HD1644
Compiling module xil_defaultlib.RAM256X1S_HD1645
Compiling module xil_defaultlib.RAM256X1S_HD1646
Compiling module xil_defaultlib.RAM256X1S_HD1647
Compiling module xil_defaultlib.RAM256X1S_HD1648
Compiling module xil_defaultlib.RAM256X1S_HD1649
Compiling module xil_defaultlib.RAM256X1S_HD1650
Compiling module xil_defaultlib.RAM256X1S_HD1651
Compiling module xil_defaultlib.RAM256X1S_HD1652
Compiling module xil_defaultlib.RAM256X1S_HD1653
Compiling module xil_defaultlib.RAM256X1S_HD1654
Compiling module xil_defaultlib.RAM256X1S_HD1655
Compiling module xil_defaultlib.RAM256X1S_HD1656
Compiling module xil_defaultlib.RAM256X1S_HD1657
Compiling module xil_defaultlib.RAM256X1S_HD1658
Compiling module xil_defaultlib.RAM256X1S_HD1659
Compiling module xil_defaultlib.RAM256X1S_HD1660
Compiling module xil_defaultlib.RAM256X1S_HD1661
Compiling module xil_defaultlib.RAM256X1S_HD1662
Compiling module xil_defaultlib.RAM256X1S_HD1663
Compiling module xil_defaultlib.RAM256X1S_HD1664
Compiling module xil_defaultlib.RAM256X1S_HD1665
Compiling module xil_defaultlib.RAM256X1S_HD1666
Compiling module xil_defaultlib.RAM256X1S_HD1667
Compiling module xil_defaultlib.RAM256X1S_HD1668
Compiling module xil_defaultlib.RAM256X1S_HD1669
Compiling module xil_defaultlib.RAM256X1S_HD1670
Compiling module xil_defaultlib.RAM256X1S_HD1671
Compiling module xil_defaultlib.RAM256X1S_HD1672
Compiling module xil_defaultlib.RAM256X1S_HD1673
Compiling module xil_defaultlib.RAM256X1S_HD1674
Compiling module xil_defaultlib.RAM256X1S_HD1675
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 03:24:21 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:03 . Memory (MB): peak = 3007.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 3009.887 ; gain = 2.668
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 03:34:07 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 03:34:07 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 3022.469 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 3022.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1676
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1677
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1678
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1679
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1680
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1681
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1682
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1683
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1684
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1685
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1686
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1687
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1688
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1689
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1690
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1691
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1692
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1693
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1694
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1695
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1696
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1697
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1698
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1699
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1700
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1701
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1702
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1703
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1704
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1705
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1706
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1707
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1708
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1709
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1710
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1711
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1712
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1713
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1714
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1715
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1716
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1717
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1718
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1719
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1720
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1721
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1722
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1723
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1724
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1725
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1726
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1727
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1728
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1729
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1730
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1731
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1732
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1733
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1734
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1735
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1736
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1737
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1738
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1739
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1740
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1741
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1742
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1743
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1744
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1745
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1746
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1747
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1748
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1749
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1750
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1751
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1752
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1753
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1754
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1755
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1756
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1757
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1758
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1759
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1760
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1761
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1762
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1763
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1764
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1765
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1766
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1767
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1768
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1769
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1770
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1771
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1772
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1773
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1774
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1775
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1776
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1777
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1778
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1779
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1780
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1781
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1782
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1783
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1784
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1785
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1786
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1787
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1788
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1789
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1790
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1791
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1792
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1793
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1794
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1795
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1796
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1797
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1798
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1799
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1800
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1801
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1802
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1676
Compiling module xil_defaultlib.RAM256X1S_HD1677
Compiling module xil_defaultlib.RAM256X1S_HD1678
Compiling module xil_defaultlib.RAM256X1S_HD1679
Compiling module xil_defaultlib.RAM256X1S_HD1680
Compiling module xil_defaultlib.RAM256X1S_HD1681
Compiling module xil_defaultlib.RAM256X1S_HD1682
Compiling module xil_defaultlib.RAM256X1S_HD1683
Compiling module xil_defaultlib.RAM256X1S_HD1684
Compiling module xil_defaultlib.RAM256X1S_HD1685
Compiling module xil_defaultlib.RAM256X1S_HD1686
Compiling module xil_defaultlib.RAM256X1S_HD1687
Compiling module xil_defaultlib.RAM256X1S_HD1688
Compiling module xil_defaultlib.RAM256X1S_HD1689
Compiling module xil_defaultlib.RAM256X1S_HD1690
Compiling module xil_defaultlib.RAM256X1S_HD1691
Compiling module xil_defaultlib.RAM256X1S_HD1692
Compiling module xil_defaultlib.RAM256X1S_HD1693
Compiling module xil_defaultlib.RAM256X1S_HD1694
Compiling module xil_defaultlib.RAM256X1S_HD1695
Compiling module xil_defaultlib.RAM256X1S_HD1696
Compiling module xil_defaultlib.RAM256X1S_HD1697
Compiling module xil_defaultlib.RAM256X1S_HD1698
Compiling module xil_defaultlib.RAM256X1S_HD1699
Compiling module xil_defaultlib.RAM256X1S_HD1700
Compiling module xil_defaultlib.RAM256X1S_HD1701
Compiling module xil_defaultlib.RAM256X1S_HD1702
Compiling module xil_defaultlib.RAM256X1S_HD1703
Compiling module xil_defaultlib.RAM256X1S_HD1704
Compiling module xil_defaultlib.RAM256X1S_HD1705
Compiling module xil_defaultlib.RAM256X1S_HD1706
Compiling module xil_defaultlib.RAM256X1S_HD1707
Compiling module xil_defaultlib.RAM256X1S_HD1708
Compiling module xil_defaultlib.RAM256X1S_HD1709
Compiling module xil_defaultlib.RAM256X1S_HD1710
Compiling module xil_defaultlib.RAM256X1S_HD1711
Compiling module xil_defaultlib.RAM256X1S_HD1712
Compiling module xil_defaultlib.RAM256X1S_HD1713
Compiling module xil_defaultlib.RAM256X1S_HD1714
Compiling module xil_defaultlib.RAM256X1S_HD1715
Compiling module xil_defaultlib.RAM256X1S_HD1716
Compiling module xil_defaultlib.RAM256X1S_HD1717
Compiling module xil_defaultlib.RAM256X1S_HD1718
Compiling module xil_defaultlib.RAM256X1S_HD1719
Compiling module xil_defaultlib.RAM256X1S_HD1720
Compiling module xil_defaultlib.RAM256X1S_HD1721
Compiling module xil_defaultlib.RAM256X1S_HD1722
Compiling module xil_defaultlib.RAM256X1S_HD1723
Compiling module xil_defaultlib.RAM256X1S_HD1724
Compiling module xil_defaultlib.RAM256X1S_HD1725
Compiling module xil_defaultlib.RAM256X1S_HD1726
Compiling module xil_defaultlib.RAM256X1S_HD1727
Compiling module xil_defaultlib.RAM256X1S_HD1728
Compiling module xil_defaultlib.RAM256X1S_HD1729
Compiling module xil_defaultlib.RAM256X1S_HD1730
Compiling module xil_defaultlib.RAM256X1S_HD1731
Compiling module xil_defaultlib.RAM256X1S_HD1732
Compiling module xil_defaultlib.RAM256X1S_HD1733
Compiling module xil_defaultlib.RAM256X1S_HD1734
Compiling module xil_defaultlib.RAM256X1S_HD1735
Compiling module xil_defaultlib.RAM256X1S_HD1736
Compiling module xil_defaultlib.RAM256X1S_HD1737
Compiling module xil_defaultlib.RAM256X1S_HD1738
Compiling module xil_defaultlib.RAM256X1S_HD1739
Compiling module xil_defaultlib.RAM256X1S_HD1740
Compiling module xil_defaultlib.RAM256X1S_HD1741
Compiling module xil_defaultlib.RAM256X1S_HD1742
Compiling module xil_defaultlib.RAM256X1S_HD1743
Compiling module xil_defaultlib.RAM256X1S_HD1744
Compiling module xil_defaultlib.RAM256X1S_HD1745
Compiling module xil_defaultlib.RAM256X1S_HD1746
Compiling module xil_defaultlib.RAM256X1S_HD1747
Compiling module xil_defaultlib.RAM256X1S_HD1748
Compiling module xil_defaultlib.RAM256X1S_HD1749
Compiling module xil_defaultlib.RAM256X1S_HD1750
Compiling module xil_defaultlib.RAM256X1S_HD1751
Compiling module xil_defaultlib.RAM256X1S_HD1752
Compiling module xil_defaultlib.RAM256X1S_HD1753
Compiling module xil_defaultlib.RAM256X1S_HD1754
Compiling module xil_defaultlib.RAM256X1S_HD1755
Compiling module xil_defaultlib.RAM256X1S_HD1756
Compiling module xil_defaultlib.RAM256X1S_HD1757
Compiling module xil_defaultlib.RAM256X1S_HD1758
Compiling module xil_defaultlib.RAM256X1S_HD1759
Compiling module xil_defaultlib.RAM256X1S_HD1760
Compiling module xil_defaultlib.RAM256X1S_HD1761
Compiling module xil_defaultlib.RAM256X1S_HD1762
Compiling module xil_defaultlib.RAM256X1S_HD1763
Compiling module xil_defaultlib.RAM256X1S_HD1764
Compiling module xil_defaultlib.RAM256X1S_HD1765
Compiling module xil_defaultlib.RAM256X1S_HD1766
Compiling module xil_defaultlib.RAM256X1S_HD1767
Compiling module xil_defaultlib.RAM256X1S_HD1768
Compiling module xil_defaultlib.RAM256X1S_HD1769
Compiling module xil_defaultlib.RAM256X1S_HD1770
Compiling module xil_defaultlib.RAM256X1S_HD1771
Compiling module xil_defaultlib.RAM256X1S_HD1772
Compiling module xil_defaultlib.RAM256X1S_HD1773
Compiling module xil_defaultlib.RAM256X1S_HD1774
Compiling module xil_defaultlib.RAM256X1S_HD1775
Compiling module xil_defaultlib.RAM256X1S_HD1776
Compiling module xil_defaultlib.RAM256X1S_HD1777
Compiling module xil_defaultlib.RAM256X1S_HD1778
Compiling module xil_defaultlib.RAM256X1S_HD1779
Compiling module xil_defaultlib.RAM256X1S_HD1780
Compiling module xil_defaultlib.RAM256X1S_HD1781
Compiling module xil_defaultlib.RAM256X1S_HD1782
Compiling module xil_defaultlib.RAM256X1S_HD1783
Compiling module xil_defaultlib.RAM256X1S_HD1784
Compiling module xil_defaultlib.RAM256X1S_HD1785
Compiling module xil_defaultlib.RAM256X1S_HD1786
Compiling module xil_defaultlib.RAM256X1S_HD1787
Compiling module xil_defaultlib.RAM256X1S_HD1788
Compiling module xil_defaultlib.RAM256X1S_HD1789
Compiling module xil_defaultlib.RAM256X1S_HD1790
Compiling module xil_defaultlib.RAM256X1S_HD1791
Compiling module xil_defaultlib.RAM256X1S_HD1792
Compiling module xil_defaultlib.RAM256X1S_HD1793
Compiling module xil_defaultlib.RAM256X1S_HD1794
Compiling module xil_defaultlib.RAM256X1S_HD1795
Compiling module xil_defaultlib.RAM256X1S_HD1796
Compiling module xil_defaultlib.RAM256X1S_HD1797
Compiling module xil_defaultlib.RAM256X1S_HD1798
Compiling module xil_defaultlib.RAM256X1S_HD1799
Compiling module xil_defaultlib.RAM256X1S_HD1800
Compiling module xil_defaultlib.RAM256X1S_HD1801
Compiling module xil_defaultlib.RAM256X1S_HD1802
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 03:36:59 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 3030.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3070.008 ; gain = 47.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 03:37:27 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 03:37:27 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 3070.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 3070.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1803
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1804
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1805
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1806
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1807
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1808
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1809
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1810
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1811
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1812
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1813
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1814
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1815
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1816
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1817
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1818
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1819
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1820
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1821
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1822
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1823
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1824
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1825
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1826
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1827
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1828
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1829
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1830
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1831
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1832
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1833
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1834
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1835
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1836
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1837
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1838
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1839
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1840
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1841
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1842
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1843
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1844
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1845
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1846
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1847
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1848
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1849
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1850
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1851
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1852
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1853
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1854
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1855
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1856
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1857
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1858
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1859
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1860
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1861
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1862
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1863
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1864
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1865
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1866
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1867
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1868
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1869
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1870
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1871
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1872
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1873
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1874
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1875
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1876
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1877
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1878
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1879
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1880
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1881
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1882
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1883
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1884
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1885
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1886
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1887
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1888
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1889
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1890
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1891
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1892
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1893
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1894
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1895
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1896
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1897
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1898
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1899
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1900
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1901
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1902
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1903
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1904
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1905
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1906
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1907
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1908
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1909
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1910
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1911
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1912
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1913
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1914
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1915
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1916
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1917
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1918
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1919
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1920
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1921
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1922
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1923
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1924
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1925
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1926
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1927
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1928
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1929
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1803
Compiling module xil_defaultlib.RAM256X1S_HD1804
Compiling module xil_defaultlib.RAM256X1S_HD1805
Compiling module xil_defaultlib.RAM256X1S_HD1806
Compiling module xil_defaultlib.RAM256X1S_HD1807
Compiling module xil_defaultlib.RAM256X1S_HD1808
Compiling module xil_defaultlib.RAM256X1S_HD1809
Compiling module xil_defaultlib.RAM256X1S_HD1810
Compiling module xil_defaultlib.RAM256X1S_HD1811
Compiling module xil_defaultlib.RAM256X1S_HD1812
Compiling module xil_defaultlib.RAM256X1S_HD1813
Compiling module xil_defaultlib.RAM256X1S_HD1814
Compiling module xil_defaultlib.RAM256X1S_HD1815
Compiling module xil_defaultlib.RAM256X1S_HD1816
Compiling module xil_defaultlib.RAM256X1S_HD1817
Compiling module xil_defaultlib.RAM256X1S_HD1818
Compiling module xil_defaultlib.RAM256X1S_HD1819
Compiling module xil_defaultlib.RAM256X1S_HD1820
Compiling module xil_defaultlib.RAM256X1S_HD1821
Compiling module xil_defaultlib.RAM256X1S_HD1822
Compiling module xil_defaultlib.RAM256X1S_HD1823
Compiling module xil_defaultlib.RAM256X1S_HD1824
Compiling module xil_defaultlib.RAM256X1S_HD1825
Compiling module xil_defaultlib.RAM256X1S_HD1826
Compiling module xil_defaultlib.RAM256X1S_HD1827
Compiling module xil_defaultlib.RAM256X1S_HD1828
Compiling module xil_defaultlib.RAM256X1S_HD1829
Compiling module xil_defaultlib.RAM256X1S_HD1830
Compiling module xil_defaultlib.RAM256X1S_HD1831
Compiling module xil_defaultlib.RAM256X1S_HD1832
Compiling module xil_defaultlib.RAM256X1S_HD1833
Compiling module xil_defaultlib.RAM256X1S_HD1834
Compiling module xil_defaultlib.RAM256X1S_HD1835
Compiling module xil_defaultlib.RAM256X1S_HD1836
Compiling module xil_defaultlib.RAM256X1S_HD1837
Compiling module xil_defaultlib.RAM256X1S_HD1838
Compiling module xil_defaultlib.RAM256X1S_HD1839
Compiling module xil_defaultlib.RAM256X1S_HD1840
Compiling module xil_defaultlib.RAM256X1S_HD1841
Compiling module xil_defaultlib.RAM256X1S_HD1842
Compiling module xil_defaultlib.RAM256X1S_HD1843
Compiling module xil_defaultlib.RAM256X1S_HD1844
Compiling module xil_defaultlib.RAM256X1S_HD1845
Compiling module xil_defaultlib.RAM256X1S_HD1846
Compiling module xil_defaultlib.RAM256X1S_HD1847
Compiling module xil_defaultlib.RAM256X1S_HD1848
Compiling module xil_defaultlib.RAM256X1S_HD1849
Compiling module xil_defaultlib.RAM256X1S_HD1850
Compiling module xil_defaultlib.RAM256X1S_HD1851
Compiling module xil_defaultlib.RAM256X1S_HD1852
Compiling module xil_defaultlib.RAM256X1S_HD1853
Compiling module xil_defaultlib.RAM256X1S_HD1854
Compiling module xil_defaultlib.RAM256X1S_HD1855
Compiling module xil_defaultlib.RAM256X1S_HD1856
Compiling module xil_defaultlib.RAM256X1S_HD1857
Compiling module xil_defaultlib.RAM256X1S_HD1858
Compiling module xil_defaultlib.RAM256X1S_HD1859
Compiling module xil_defaultlib.RAM256X1S_HD1860
Compiling module xil_defaultlib.RAM256X1S_HD1861
Compiling module xil_defaultlib.RAM256X1S_HD1862
Compiling module xil_defaultlib.RAM256X1S_HD1863
Compiling module xil_defaultlib.RAM256X1S_HD1864
Compiling module xil_defaultlib.RAM256X1S_HD1865
Compiling module xil_defaultlib.RAM256X1S_HD1866
Compiling module xil_defaultlib.RAM256X1S_HD1867
Compiling module xil_defaultlib.RAM256X1S_HD1868
Compiling module xil_defaultlib.RAM256X1S_HD1869
Compiling module xil_defaultlib.RAM256X1S_HD1870
Compiling module xil_defaultlib.RAM256X1S_HD1871
Compiling module xil_defaultlib.RAM256X1S_HD1872
Compiling module xil_defaultlib.RAM256X1S_HD1873
Compiling module xil_defaultlib.RAM256X1S_HD1874
Compiling module xil_defaultlib.RAM256X1S_HD1875
Compiling module xil_defaultlib.RAM256X1S_HD1876
Compiling module xil_defaultlib.RAM256X1S_HD1877
Compiling module xil_defaultlib.RAM256X1S_HD1878
Compiling module xil_defaultlib.RAM256X1S_HD1879
Compiling module xil_defaultlib.RAM256X1S_HD1880
Compiling module xil_defaultlib.RAM256X1S_HD1881
Compiling module xil_defaultlib.RAM256X1S_HD1882
Compiling module xil_defaultlib.RAM256X1S_HD1883
Compiling module xil_defaultlib.RAM256X1S_HD1884
Compiling module xil_defaultlib.RAM256X1S_HD1885
Compiling module xil_defaultlib.RAM256X1S_HD1886
Compiling module xil_defaultlib.RAM256X1S_HD1887
Compiling module xil_defaultlib.RAM256X1S_HD1888
Compiling module xil_defaultlib.RAM256X1S_HD1889
Compiling module xil_defaultlib.RAM256X1S_HD1890
Compiling module xil_defaultlib.RAM256X1S_HD1891
Compiling module xil_defaultlib.RAM256X1S_HD1892
Compiling module xil_defaultlib.RAM256X1S_HD1893
Compiling module xil_defaultlib.RAM256X1S_HD1894
Compiling module xil_defaultlib.RAM256X1S_HD1895
Compiling module xil_defaultlib.RAM256X1S_HD1896
Compiling module xil_defaultlib.RAM256X1S_HD1897
Compiling module xil_defaultlib.RAM256X1S_HD1898
Compiling module xil_defaultlib.RAM256X1S_HD1899
Compiling module xil_defaultlib.RAM256X1S_HD1900
Compiling module xil_defaultlib.RAM256X1S_HD1901
Compiling module xil_defaultlib.RAM256X1S_HD1902
Compiling module xil_defaultlib.RAM256X1S_HD1903
Compiling module xil_defaultlib.RAM256X1S_HD1904
Compiling module xil_defaultlib.RAM256X1S_HD1905
Compiling module xil_defaultlib.RAM256X1S_HD1906
Compiling module xil_defaultlib.RAM256X1S_HD1907
Compiling module xil_defaultlib.RAM256X1S_HD1908
Compiling module xil_defaultlib.RAM256X1S_HD1909
Compiling module xil_defaultlib.RAM256X1S_HD1910
Compiling module xil_defaultlib.RAM256X1S_HD1911
Compiling module xil_defaultlib.RAM256X1S_HD1912
Compiling module xil_defaultlib.RAM256X1S_HD1913
Compiling module xil_defaultlib.RAM256X1S_HD1914
Compiling module xil_defaultlib.RAM256X1S_HD1915
Compiling module xil_defaultlib.RAM256X1S_HD1916
Compiling module xil_defaultlib.RAM256X1S_HD1917
Compiling module xil_defaultlib.RAM256X1S_HD1918
Compiling module xil_defaultlib.RAM256X1S_HD1919
Compiling module xil_defaultlib.RAM256X1S_HD1920
Compiling module xil_defaultlib.RAM256X1S_HD1921
Compiling module xil_defaultlib.RAM256X1S_HD1922
Compiling module xil_defaultlib.RAM256X1S_HD1923
Compiling module xil_defaultlib.RAM256X1S_HD1924
Compiling module xil_defaultlib.RAM256X1S_HD1925
Compiling module xil_defaultlib.RAM256X1S_HD1926
Compiling module xil_defaultlib.RAM256X1S_HD1927
Compiling module xil_defaultlib.RAM256X1S_HD1928
Compiling module xil_defaultlib.RAM256X1S_HD1929
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 03:40:27 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 3087.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:01:13 . Memory (MB): peak = 3118.688 ; gain = 48.680
run 20 us
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 03:58:09 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 03:58:09 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 3128.863 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 3128.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1930
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1931
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1932
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1933
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1934
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1935
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1936
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1937
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1938
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1939
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1940
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1941
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1942
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1943
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1944
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1945
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1946
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1947
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1948
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1949
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1950
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1951
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1952
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1953
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1954
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1955
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1956
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1957
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1958
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1959
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1960
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1961
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1962
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1963
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1964
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1965
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1966
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1967
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1968
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1969
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1970
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1971
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1972
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1973
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1974
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1975
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1976
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1977
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1978
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1979
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1980
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1981
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1982
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1983
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1984
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1985
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1986
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1987
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1988
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1989
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1990
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1991
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1992
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1993
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1994
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1995
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1996
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1997
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1998
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1999
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2000
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2001
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2002
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2003
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2004
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2005
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2006
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2007
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2008
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2009
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2010
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2011
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2012
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2013
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2014
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2015
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2016
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2017
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2018
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2019
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2020
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2021
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2022
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2023
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2024
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2025
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2026
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2027
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2028
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2029
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2030
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2031
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2032
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2033
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2034
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2035
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2036
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2037
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2038
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2039
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2040
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2041
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2042
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2043
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2044
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2045
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2046
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2047
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2048
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2049
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2050
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2051
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2052
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2053
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2054
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2055
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2056
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1930
Compiling module xil_defaultlib.RAM256X1S_HD1931
Compiling module xil_defaultlib.RAM256X1S_HD1932
Compiling module xil_defaultlib.RAM256X1S_HD1933
Compiling module xil_defaultlib.RAM256X1S_HD1934
Compiling module xil_defaultlib.RAM256X1S_HD1935
Compiling module xil_defaultlib.RAM256X1S_HD1936
Compiling module xil_defaultlib.RAM256X1S_HD1937
Compiling module xil_defaultlib.RAM256X1S_HD1938
Compiling module xil_defaultlib.RAM256X1S_HD1939
Compiling module xil_defaultlib.RAM256X1S_HD1940
Compiling module xil_defaultlib.RAM256X1S_HD1941
Compiling module xil_defaultlib.RAM256X1S_HD1942
Compiling module xil_defaultlib.RAM256X1S_HD1943
Compiling module xil_defaultlib.RAM256X1S_HD1944
Compiling module xil_defaultlib.RAM256X1S_HD1945
Compiling module xil_defaultlib.RAM256X1S_HD1946
Compiling module xil_defaultlib.RAM256X1S_HD1947
Compiling module xil_defaultlib.RAM256X1S_HD1948
Compiling module xil_defaultlib.RAM256X1S_HD1949
Compiling module xil_defaultlib.RAM256X1S_HD1950
Compiling module xil_defaultlib.RAM256X1S_HD1951
Compiling module xil_defaultlib.RAM256X1S_HD1952
Compiling module xil_defaultlib.RAM256X1S_HD1953
Compiling module xil_defaultlib.RAM256X1S_HD1954
Compiling module xil_defaultlib.RAM256X1S_HD1955
Compiling module xil_defaultlib.RAM256X1S_HD1956
Compiling module xil_defaultlib.RAM256X1S_HD1957
Compiling module xil_defaultlib.RAM256X1S_HD1958
Compiling module xil_defaultlib.RAM256X1S_HD1959
Compiling module xil_defaultlib.RAM256X1S_HD1960
Compiling module xil_defaultlib.RAM256X1S_HD1961
Compiling module xil_defaultlib.RAM256X1S_HD1962
Compiling module xil_defaultlib.RAM256X1S_HD1963
Compiling module xil_defaultlib.RAM256X1S_HD1964
Compiling module xil_defaultlib.RAM256X1S_HD1965
Compiling module xil_defaultlib.RAM256X1S_HD1966
Compiling module xil_defaultlib.RAM256X1S_HD1967
Compiling module xil_defaultlib.RAM256X1S_HD1968
Compiling module xil_defaultlib.RAM256X1S_HD1969
Compiling module xil_defaultlib.RAM256X1S_HD1970
Compiling module xil_defaultlib.RAM256X1S_HD1971
Compiling module xil_defaultlib.RAM256X1S_HD1972
Compiling module xil_defaultlib.RAM256X1S_HD1973
Compiling module xil_defaultlib.RAM256X1S_HD1974
Compiling module xil_defaultlib.RAM256X1S_HD1975
Compiling module xil_defaultlib.RAM256X1S_HD1976
Compiling module xil_defaultlib.RAM256X1S_HD1977
Compiling module xil_defaultlib.RAM256X1S_HD1978
Compiling module xil_defaultlib.RAM256X1S_HD1979
Compiling module xil_defaultlib.RAM256X1S_HD1980
Compiling module xil_defaultlib.RAM256X1S_HD1981
Compiling module xil_defaultlib.RAM256X1S_HD1982
Compiling module xil_defaultlib.RAM256X1S_HD1983
Compiling module xil_defaultlib.RAM256X1S_HD1984
Compiling module xil_defaultlib.RAM256X1S_HD1985
Compiling module xil_defaultlib.RAM256X1S_HD1986
Compiling module xil_defaultlib.RAM256X1S_HD1987
Compiling module xil_defaultlib.RAM256X1S_HD1988
Compiling module xil_defaultlib.RAM256X1S_HD1989
Compiling module xil_defaultlib.RAM256X1S_HD1990
Compiling module xil_defaultlib.RAM256X1S_HD1991
Compiling module xil_defaultlib.RAM256X1S_HD1992
Compiling module xil_defaultlib.RAM256X1S_HD1993
Compiling module xil_defaultlib.RAM256X1S_HD1994
Compiling module xil_defaultlib.RAM256X1S_HD1995
Compiling module xil_defaultlib.RAM256X1S_HD1996
Compiling module xil_defaultlib.RAM256X1S_HD1997
Compiling module xil_defaultlib.RAM256X1S_HD1998
Compiling module xil_defaultlib.RAM256X1S_HD1999
Compiling module xil_defaultlib.RAM256X1S_HD2000
Compiling module xil_defaultlib.RAM256X1S_HD2001
Compiling module xil_defaultlib.RAM256X1S_HD2002
Compiling module xil_defaultlib.RAM256X1S_HD2003
Compiling module xil_defaultlib.RAM256X1S_HD2004
Compiling module xil_defaultlib.RAM256X1S_HD2005
Compiling module xil_defaultlib.RAM256X1S_HD2006
Compiling module xil_defaultlib.RAM256X1S_HD2007
Compiling module xil_defaultlib.RAM256X1S_HD2008
Compiling module xil_defaultlib.RAM256X1S_HD2009
Compiling module xil_defaultlib.RAM256X1S_HD2010
Compiling module xil_defaultlib.RAM256X1S_HD2011
Compiling module xil_defaultlib.RAM256X1S_HD2012
Compiling module xil_defaultlib.RAM256X1S_HD2013
Compiling module xil_defaultlib.RAM256X1S_HD2014
Compiling module xil_defaultlib.RAM256X1S_HD2015
Compiling module xil_defaultlib.RAM256X1S_HD2016
Compiling module xil_defaultlib.RAM256X1S_HD2017
Compiling module xil_defaultlib.RAM256X1S_HD2018
Compiling module xil_defaultlib.RAM256X1S_HD2019
Compiling module xil_defaultlib.RAM256X1S_HD2020
Compiling module xil_defaultlib.RAM256X1S_HD2021
Compiling module xil_defaultlib.RAM256X1S_HD2022
Compiling module xil_defaultlib.RAM256X1S_HD2023
Compiling module xil_defaultlib.RAM256X1S_HD2024
Compiling module xil_defaultlib.RAM256X1S_HD2025
Compiling module xil_defaultlib.RAM256X1S_HD2026
Compiling module xil_defaultlib.RAM256X1S_HD2027
Compiling module xil_defaultlib.RAM256X1S_HD2028
Compiling module xil_defaultlib.RAM256X1S_HD2029
Compiling module xil_defaultlib.RAM256X1S_HD2030
Compiling module xil_defaultlib.RAM256X1S_HD2031
Compiling module xil_defaultlib.RAM256X1S_HD2032
Compiling module xil_defaultlib.RAM256X1S_HD2033
Compiling module xil_defaultlib.RAM256X1S_HD2034
Compiling module xil_defaultlib.RAM256X1S_HD2035
Compiling module xil_defaultlib.RAM256X1S_HD2036
Compiling module xil_defaultlib.RAM256X1S_HD2037
Compiling module xil_defaultlib.RAM256X1S_HD2038
Compiling module xil_defaultlib.RAM256X1S_HD2039
Compiling module xil_defaultlib.RAM256X1S_HD2040
Compiling module xil_defaultlib.RAM256X1S_HD2041
Compiling module xil_defaultlib.RAM256X1S_HD2042
Compiling module xil_defaultlib.RAM256X1S_HD2043
Compiling module xil_defaultlib.RAM256X1S_HD2044
Compiling module xil_defaultlib.RAM256X1S_HD2045
Compiling module xil_defaultlib.RAM256X1S_HD2046
Compiling module xil_defaultlib.RAM256X1S_HD2047
Compiling module xil_defaultlib.RAM256X1S_HD2048
Compiling module xil_defaultlib.RAM256X1S_HD2049
Compiling module xil_defaultlib.RAM256X1S_HD2050
Compiling module xil_defaultlib.RAM256X1S_HD2051
Compiling module xil_defaultlib.RAM256X1S_HD2052
Compiling module xil_defaultlib.RAM256X1S_HD2053
Compiling module xil_defaultlib.RAM256X1S_HD2054
Compiling module xil_defaultlib.RAM256X1S_HD2055
Compiling module xil_defaultlib.RAM256X1S_HD2056
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 04:03:01 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 3141.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 3173.527 ; gain = 44.664
run 20 us
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 04:09:09 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 04:09:09 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 3204.551 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 3204.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2057
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2058
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2059
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2060
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2061
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2062
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2063
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2064
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2065
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2066
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2067
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2068
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2069
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2070
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2071
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2072
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2073
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2074
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2075
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2076
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2077
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2078
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2079
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2080
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2081
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2082
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2083
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2084
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2085
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2086
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2087
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2088
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2089
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2090
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2091
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2092
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2093
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2094
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2095
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2096
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2097
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2098
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2099
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2100
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2101
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2102
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2103
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2104
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2105
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2106
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2107
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2108
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2109
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2110
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2111
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2112
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2113
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2114
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2115
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2116
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2117
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2118
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2119
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2120
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2121
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2122
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2123
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2124
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2125
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2126
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2127
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2128
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2129
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2130
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2131
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2132
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2133
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2134
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2135
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2136
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2137
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2138
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2139
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2140
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2141
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2142
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2143
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2144
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2145
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2146
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2147
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2148
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2149
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2150
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2151
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2152
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2153
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2154
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2155
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2156
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2157
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2158
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2159
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2160
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2161
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2162
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2163
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2164
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2165
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2166
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2167
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2183
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD2057
Compiling module xil_defaultlib.RAM256X1S_HD2058
Compiling module xil_defaultlib.RAM256X1S_HD2059
Compiling module xil_defaultlib.RAM256X1S_HD2060
Compiling module xil_defaultlib.RAM256X1S_HD2061
Compiling module xil_defaultlib.RAM256X1S_HD2062
Compiling module xil_defaultlib.RAM256X1S_HD2063
Compiling module xil_defaultlib.RAM256X1S_HD2064
Compiling module xil_defaultlib.RAM256X1S_HD2065
Compiling module xil_defaultlib.RAM256X1S_HD2066
Compiling module xil_defaultlib.RAM256X1S_HD2067
Compiling module xil_defaultlib.RAM256X1S_HD2068
Compiling module xil_defaultlib.RAM256X1S_HD2069
Compiling module xil_defaultlib.RAM256X1S_HD2070
Compiling module xil_defaultlib.RAM256X1S_HD2071
Compiling module xil_defaultlib.RAM256X1S_HD2072
Compiling module xil_defaultlib.RAM256X1S_HD2073
Compiling module xil_defaultlib.RAM256X1S_HD2074
Compiling module xil_defaultlib.RAM256X1S_HD2075
Compiling module xil_defaultlib.RAM256X1S_HD2076
Compiling module xil_defaultlib.RAM256X1S_HD2077
Compiling module xil_defaultlib.RAM256X1S_HD2078
Compiling module xil_defaultlib.RAM256X1S_HD2079
Compiling module xil_defaultlib.RAM256X1S_HD2080
Compiling module xil_defaultlib.RAM256X1S_HD2081
Compiling module xil_defaultlib.RAM256X1S_HD2082
Compiling module xil_defaultlib.RAM256X1S_HD2083
Compiling module xil_defaultlib.RAM256X1S_HD2084
Compiling module xil_defaultlib.RAM256X1S_HD2085
Compiling module xil_defaultlib.RAM256X1S_HD2086
Compiling module xil_defaultlib.RAM256X1S_HD2087
Compiling module xil_defaultlib.RAM256X1S_HD2088
Compiling module xil_defaultlib.RAM256X1S_HD2089
Compiling module xil_defaultlib.RAM256X1S_HD2090
Compiling module xil_defaultlib.RAM256X1S_HD2091
Compiling module xil_defaultlib.RAM256X1S_HD2092
Compiling module xil_defaultlib.RAM256X1S_HD2093
Compiling module xil_defaultlib.RAM256X1S_HD2094
Compiling module xil_defaultlib.RAM256X1S_HD2095
Compiling module xil_defaultlib.RAM256X1S_HD2096
Compiling module xil_defaultlib.RAM256X1S_HD2097
Compiling module xil_defaultlib.RAM256X1S_HD2098
Compiling module xil_defaultlib.RAM256X1S_HD2099
Compiling module xil_defaultlib.RAM256X1S_HD2100
Compiling module xil_defaultlib.RAM256X1S_HD2101
Compiling module xil_defaultlib.RAM256X1S_HD2102
Compiling module xil_defaultlib.RAM256X1S_HD2103
Compiling module xil_defaultlib.RAM256X1S_HD2104
Compiling module xil_defaultlib.RAM256X1S_HD2105
Compiling module xil_defaultlib.RAM256X1S_HD2106
Compiling module xil_defaultlib.RAM256X1S_HD2107
Compiling module xil_defaultlib.RAM256X1S_HD2108
Compiling module xil_defaultlib.RAM256X1S_HD2109
Compiling module xil_defaultlib.RAM256X1S_HD2110
Compiling module xil_defaultlib.RAM256X1S_HD2111
Compiling module xil_defaultlib.RAM256X1S_HD2112
Compiling module xil_defaultlib.RAM256X1S_HD2113
Compiling module xil_defaultlib.RAM256X1S_HD2114
Compiling module xil_defaultlib.RAM256X1S_HD2115
Compiling module xil_defaultlib.RAM256X1S_HD2116
Compiling module xil_defaultlib.RAM256X1S_HD2117
Compiling module xil_defaultlib.RAM256X1S_HD2118
Compiling module xil_defaultlib.RAM256X1S_HD2119
Compiling module xil_defaultlib.RAM256X1S_HD2120
Compiling module xil_defaultlib.RAM256X1S_HD2121
Compiling module xil_defaultlib.RAM256X1S_HD2122
Compiling module xil_defaultlib.RAM256X1S_HD2123
Compiling module xil_defaultlib.RAM256X1S_HD2124
Compiling module xil_defaultlib.RAM256X1S_HD2125
Compiling module xil_defaultlib.RAM256X1S_HD2126
Compiling module xil_defaultlib.RAM256X1S_HD2127
Compiling module xil_defaultlib.RAM256X1S_HD2128
Compiling module xil_defaultlib.RAM256X1S_HD2129
Compiling module xil_defaultlib.RAM256X1S_HD2130
Compiling module xil_defaultlib.RAM256X1S_HD2131
Compiling module xil_defaultlib.RAM256X1S_HD2132
Compiling module xil_defaultlib.RAM256X1S_HD2133
Compiling module xil_defaultlib.RAM256X1S_HD2134
Compiling module xil_defaultlib.RAM256X1S_HD2135
Compiling module xil_defaultlib.RAM256X1S_HD2136
Compiling module xil_defaultlib.RAM256X1S_HD2137
Compiling module xil_defaultlib.RAM256X1S_HD2138
Compiling module xil_defaultlib.RAM256X1S_HD2139
Compiling module xil_defaultlib.RAM256X1S_HD2140
Compiling module xil_defaultlib.RAM256X1S_HD2141
Compiling module xil_defaultlib.RAM256X1S_HD2142
Compiling module xil_defaultlib.RAM256X1S_HD2143
Compiling module xil_defaultlib.RAM256X1S_HD2144
Compiling module xil_defaultlib.RAM256X1S_HD2145
Compiling module xil_defaultlib.RAM256X1S_HD2146
Compiling module xil_defaultlib.RAM256X1S_HD2147
Compiling module xil_defaultlib.RAM256X1S_HD2148
Compiling module xil_defaultlib.RAM256X1S_HD2149
Compiling module xil_defaultlib.RAM256X1S_HD2150
Compiling module xil_defaultlib.RAM256X1S_HD2151
Compiling module xil_defaultlib.RAM256X1S_HD2152
Compiling module xil_defaultlib.RAM256X1S_HD2153
Compiling module xil_defaultlib.RAM256X1S_HD2154
Compiling module xil_defaultlib.RAM256X1S_HD2155
Compiling module xil_defaultlib.RAM256X1S_HD2156
Compiling module xil_defaultlib.RAM256X1S_HD2157
Compiling module xil_defaultlib.RAM256X1S_HD2158
Compiling module xil_defaultlib.RAM256X1S_HD2159
Compiling module xil_defaultlib.RAM256X1S_HD2160
Compiling module xil_defaultlib.RAM256X1S_HD2161
Compiling module xil_defaultlib.RAM256X1S_HD2162
Compiling module xil_defaultlib.RAM256X1S_HD2163
Compiling module xil_defaultlib.RAM256X1S_HD2164
Compiling module xil_defaultlib.RAM256X1S_HD2165
Compiling module xil_defaultlib.RAM256X1S_HD2166
Compiling module xil_defaultlib.RAM256X1S_HD2167
Compiling module xil_defaultlib.RAM256X1S_HD2168
Compiling module xil_defaultlib.RAM256X1S_HD2169
Compiling module xil_defaultlib.RAM256X1S_HD2170
Compiling module xil_defaultlib.RAM256X1S_HD2171
Compiling module xil_defaultlib.RAM256X1S_HD2172
Compiling module xil_defaultlib.RAM256X1S_HD2173
Compiling module xil_defaultlib.RAM256X1S_HD2174
Compiling module xil_defaultlib.RAM256X1S_HD2175
Compiling module xil_defaultlib.RAM256X1S_HD2176
Compiling module xil_defaultlib.RAM256X1S_HD2177
Compiling module xil_defaultlib.RAM256X1S_HD2178
Compiling module xil_defaultlib.RAM256X1S_HD2179
Compiling module xil_defaultlib.RAM256X1S_HD2180
Compiling module xil_defaultlib.RAM256X1S_HD2181
Compiling module xil_defaultlib.RAM256X1S_HD2182
Compiling module xil_defaultlib.RAM256X1S_HD2183
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 04:13:10 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 3218.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:11 . Memory (MB): peak = 3232.508 ; gain = 27.957
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 04:18:42 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 04:18:42 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
add_files -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Instruction_memory.txt
launch_runs impl_1
[Mon Nov 20 04:25:33 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
[Mon Nov 20 04:26:21 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 04:33:18 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 04:33:18 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 04:39:30 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 04:39:30 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 04:43:06 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 04:43:06 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.386 . Memory (MB): peak = 3236.586 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.387 . Memory (MB): peak = 3236.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2199
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2254
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2255
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2256
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2257
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2258
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2259
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2260
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2261
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2262
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2263
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2264
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2265
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2266
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2267
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2268
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2269
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2270
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2271
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2272
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2273
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2274
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2275
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2276
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2277
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2278
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2279
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2280
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2281
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2282
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2283
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2284
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2285
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2286
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2287
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2288
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2289
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2290
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2291
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2292
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2293
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2294
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2295
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2296
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2297
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2298
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2299
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2300
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2301
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2302
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2303
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2304
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2305
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2306
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2307
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2308
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2309
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2310
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD2184
Compiling module xil_defaultlib.RAM256X1S_HD2185
Compiling module xil_defaultlib.RAM256X1S_HD2186
Compiling module xil_defaultlib.RAM256X1S_HD2187
Compiling module xil_defaultlib.RAM256X1S_HD2188
Compiling module xil_defaultlib.RAM256X1S_HD2189
Compiling module xil_defaultlib.RAM256X1S_HD2190
Compiling module xil_defaultlib.RAM256X1S_HD2191
Compiling module xil_defaultlib.RAM256X1S_HD2192
Compiling module xil_defaultlib.RAM256X1S_HD2193
Compiling module xil_defaultlib.RAM256X1S_HD2194
Compiling module xil_defaultlib.RAM256X1S_HD2195
Compiling module xil_defaultlib.RAM256X1S_HD2196
Compiling module xil_defaultlib.RAM256X1S_HD2197
Compiling module xil_defaultlib.RAM256X1S_HD2198
Compiling module xil_defaultlib.RAM256X1S_HD2199
Compiling module xil_defaultlib.RAM256X1S_HD2200
Compiling module xil_defaultlib.RAM256X1S_HD2201
Compiling module xil_defaultlib.RAM256X1S_HD2202
Compiling module xil_defaultlib.RAM256X1S_HD2203
Compiling module xil_defaultlib.RAM256X1S_HD2204
Compiling module xil_defaultlib.RAM256X1S_HD2205
Compiling module xil_defaultlib.RAM256X1S_HD2206
Compiling module xil_defaultlib.RAM256X1S_HD2207
Compiling module xil_defaultlib.RAM256X1S_HD2208
Compiling module xil_defaultlib.RAM256X1S_HD2209
Compiling module xil_defaultlib.RAM256X1S_HD2210
Compiling module xil_defaultlib.RAM256X1S_HD2211
Compiling module xil_defaultlib.RAM256X1S_HD2212
Compiling module xil_defaultlib.RAM256X1S_HD2213
Compiling module xil_defaultlib.RAM256X1S_HD2214
Compiling module xil_defaultlib.RAM256X1S_HD2215
Compiling module xil_defaultlib.RAM256X1S_HD2216
Compiling module xil_defaultlib.RAM256X1S_HD2217
Compiling module xil_defaultlib.RAM256X1S_HD2218
Compiling module xil_defaultlib.RAM256X1S_HD2219
Compiling module xil_defaultlib.RAM256X1S_HD2220
Compiling module xil_defaultlib.RAM256X1S_HD2221
Compiling module xil_defaultlib.RAM256X1S_HD2222
Compiling module xil_defaultlib.RAM256X1S_HD2223
Compiling module xil_defaultlib.RAM256X1S_HD2224
Compiling module xil_defaultlib.RAM256X1S_HD2225
Compiling module xil_defaultlib.RAM256X1S_HD2226
Compiling module xil_defaultlib.RAM256X1S_HD2227
Compiling module xil_defaultlib.RAM256X1S_HD2228
Compiling module xil_defaultlib.RAM256X1S_HD2229
Compiling module xil_defaultlib.RAM256X1S_HD2230
Compiling module xil_defaultlib.RAM256X1S_HD2231
Compiling module xil_defaultlib.RAM256X1S_HD2232
Compiling module xil_defaultlib.RAM256X1S_HD2233
Compiling module xil_defaultlib.RAM256X1S_HD2234
Compiling module xil_defaultlib.RAM256X1S_HD2235
Compiling module xil_defaultlib.RAM256X1S_HD2236
Compiling module xil_defaultlib.RAM256X1S_HD2237
Compiling module xil_defaultlib.RAM256X1S_HD2238
Compiling module xil_defaultlib.RAM256X1S_HD2239
Compiling module xil_defaultlib.RAM256X1S_HD2240
Compiling module xil_defaultlib.RAM256X1S_HD2241
Compiling module xil_defaultlib.RAM256X1S_HD2242
Compiling module xil_defaultlib.RAM256X1S_HD2243
Compiling module xil_defaultlib.RAM256X1S_HD2244
Compiling module xil_defaultlib.RAM256X1S_HD2245
Compiling module xil_defaultlib.RAM256X1S_HD2246
Compiling module xil_defaultlib.RAM256X1S_HD2247
Compiling module xil_defaultlib.RAM256X1S_HD2248
Compiling module xil_defaultlib.RAM256X1S_HD2249
Compiling module xil_defaultlib.RAM256X1S_HD2250
Compiling module xil_defaultlib.RAM256X1S_HD2251
Compiling module xil_defaultlib.RAM256X1S_HD2252
Compiling module xil_defaultlib.RAM256X1S_HD2253
Compiling module xil_defaultlib.RAM256X1S_HD2254
Compiling module xil_defaultlib.RAM256X1S_HD2255
Compiling module xil_defaultlib.RAM256X1S_HD2256
Compiling module xil_defaultlib.RAM256X1S_HD2257
Compiling module xil_defaultlib.RAM256X1S_HD2258
Compiling module xil_defaultlib.RAM256X1S_HD2259
Compiling module xil_defaultlib.RAM256X1S_HD2260
Compiling module xil_defaultlib.RAM256X1S_HD2261
Compiling module xil_defaultlib.RAM256X1S_HD2262
Compiling module xil_defaultlib.RAM256X1S_HD2263
Compiling module xil_defaultlib.RAM256X1S_HD2264
Compiling module xil_defaultlib.RAM256X1S_HD2265
Compiling module xil_defaultlib.RAM256X1S_HD2266
Compiling module xil_defaultlib.RAM256X1S_HD2267
Compiling module xil_defaultlib.RAM256X1S_HD2268
Compiling module xil_defaultlib.RAM256X1S_HD2269
Compiling module xil_defaultlib.RAM256X1S_HD2270
Compiling module xil_defaultlib.RAM256X1S_HD2271
Compiling module xil_defaultlib.RAM256X1S_HD2272
Compiling module xil_defaultlib.RAM256X1S_HD2273
Compiling module xil_defaultlib.RAM256X1S_HD2274
Compiling module xil_defaultlib.RAM256X1S_HD2275
Compiling module xil_defaultlib.RAM256X1S_HD2276
Compiling module xil_defaultlib.RAM256X1S_HD2277
Compiling module xil_defaultlib.RAM256X1S_HD2278
Compiling module xil_defaultlib.RAM256X1S_HD2279
Compiling module xil_defaultlib.RAM256X1S_HD2280
Compiling module xil_defaultlib.RAM256X1S_HD2281
Compiling module xil_defaultlib.RAM256X1S_HD2282
Compiling module xil_defaultlib.RAM256X1S_HD2283
Compiling module xil_defaultlib.RAM256X1S_HD2284
Compiling module xil_defaultlib.RAM256X1S_HD2285
Compiling module xil_defaultlib.RAM256X1S_HD2286
Compiling module xil_defaultlib.RAM256X1S_HD2287
Compiling module xil_defaultlib.RAM256X1S_HD2288
Compiling module xil_defaultlib.RAM256X1S_HD2289
Compiling module xil_defaultlib.RAM256X1S_HD2290
Compiling module xil_defaultlib.RAM256X1S_HD2291
Compiling module xil_defaultlib.RAM256X1S_HD2292
Compiling module xil_defaultlib.RAM256X1S_HD2293
Compiling module xil_defaultlib.RAM256X1S_HD2294
Compiling module xil_defaultlib.RAM256X1S_HD2295
Compiling module xil_defaultlib.RAM256X1S_HD2296
Compiling module xil_defaultlib.RAM256X1S_HD2297
Compiling module xil_defaultlib.RAM256X1S_HD2298
Compiling module xil_defaultlib.RAM256X1S_HD2299
Compiling module xil_defaultlib.RAM256X1S_HD2300
Compiling module xil_defaultlib.RAM256X1S_HD2301
Compiling module xil_defaultlib.RAM256X1S_HD2302
Compiling module xil_defaultlib.RAM256X1S_HD2303
Compiling module xil_defaultlib.RAM256X1S_HD2304
Compiling module xil_defaultlib.RAM256X1S_HD2305
Compiling module xil_defaultlib.RAM256X1S_HD2306
Compiling module xil_defaultlib.RAM256X1S_HD2307
Compiling module xil_defaultlib.RAM256X1S_HD2308
Compiling module xil_defaultlib.RAM256X1S_HD2309
Compiling module xil_defaultlib.RAM256X1S_HD2310
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 04:46:03 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 3261.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:14 . Memory (MB): peak = 3311.691 ; gain = 75.105
run 20 us
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 04:58:47 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 04:58:47 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 3315.086 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 3315.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2311
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2312
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2313
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2314
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2315
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2316
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2317
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2318
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2319
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2320
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2321
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2322
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2323
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2324
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2325
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2326
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2327
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2328
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2329
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2330
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2331
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2332
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2333
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2334
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2335
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2336
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2337
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2338
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2339
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2340
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2341
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2342
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2343
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2344
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2345
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2346
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2347
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2348
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2349
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2350
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2351
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2352
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2353
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2354
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2355
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2356
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2357
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2358
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2359
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2360
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2361
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2362
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2363
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2364
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2365
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2366
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2367
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2368
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2369
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2370
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2371
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2372
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2373
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2374
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2375
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2376
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2377
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2378
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2379
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2380
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2381
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2382
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2383
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2384
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2385
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2386
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2387
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2388
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2389
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2390
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2391
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2392
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2393
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2394
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2395
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2396
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2397
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2398
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2399
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2400
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2401
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2402
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2403
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2404
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2405
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2406
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2407
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2408
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2409
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2410
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2411
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2412
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2413
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2414
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2415
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2416
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2417
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2418
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2419
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2420
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2421
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2422
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2423
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2424
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2425
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2426
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2427
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2428
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2429
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2430
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2431
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2432
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2433
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2434
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2435
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2436
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2437
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__7
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__8
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD2311
Compiling module xil_defaultlib.RAM256X1S_HD2312
Compiling module xil_defaultlib.RAM256X1S_HD2313
Compiling module xil_defaultlib.RAM256X1S_HD2314
Compiling module xil_defaultlib.RAM256X1S_HD2315
Compiling module xil_defaultlib.RAM256X1S_HD2316
Compiling module xil_defaultlib.RAM256X1S_HD2317
Compiling module xil_defaultlib.RAM256X1S_HD2318
Compiling module xil_defaultlib.RAM256X1S_HD2319
Compiling module xil_defaultlib.RAM256X1S_HD2320
Compiling module xil_defaultlib.RAM256X1S_HD2321
Compiling module xil_defaultlib.RAM256X1S_HD2322
Compiling module xil_defaultlib.RAM256X1S_HD2323
Compiling module xil_defaultlib.RAM256X1S_HD2324
Compiling module xil_defaultlib.RAM256X1S_HD2325
Compiling module xil_defaultlib.RAM256X1S_HD2326
Compiling module xil_defaultlib.RAM256X1S_HD2327
Compiling module xil_defaultlib.RAM256X1S_HD2328
Compiling module xil_defaultlib.RAM256X1S_HD2329
Compiling module xil_defaultlib.RAM256X1S_HD2330
Compiling module xil_defaultlib.RAM256X1S_HD2331
Compiling module xil_defaultlib.RAM256X1S_HD2332
Compiling module xil_defaultlib.RAM256X1S_HD2333
Compiling module xil_defaultlib.RAM256X1S_HD2334
Compiling module xil_defaultlib.RAM256X1S_HD2335
Compiling module xil_defaultlib.RAM256X1S_HD2336
Compiling module xil_defaultlib.RAM256X1S_HD2337
Compiling module xil_defaultlib.RAM256X1S_HD2338
Compiling module xil_defaultlib.RAM256X1S_HD2339
Compiling module xil_defaultlib.RAM256X1S_HD2340
Compiling module xil_defaultlib.RAM256X1S_HD2341
Compiling module xil_defaultlib.RAM256X1S_HD2342
Compiling module xil_defaultlib.RAM256X1S_HD2343
Compiling module xil_defaultlib.RAM256X1S_HD2344
Compiling module xil_defaultlib.RAM256X1S_HD2345
Compiling module xil_defaultlib.RAM256X1S_HD2346
Compiling module xil_defaultlib.RAM256X1S_HD2347
Compiling module xil_defaultlib.RAM256X1S_HD2348
Compiling module xil_defaultlib.RAM256X1S_HD2349
Compiling module xil_defaultlib.RAM256X1S_HD2350
Compiling module xil_defaultlib.RAM256X1S_HD2351
Compiling module xil_defaultlib.RAM256X1S_HD2352
Compiling module xil_defaultlib.RAM256X1S_HD2353
Compiling module xil_defaultlib.RAM256X1S_HD2354
Compiling module xil_defaultlib.RAM256X1S_HD2355
Compiling module xil_defaultlib.RAM256X1S_HD2356
Compiling module xil_defaultlib.RAM256X1S_HD2357
Compiling module xil_defaultlib.RAM256X1S_HD2358
Compiling module xil_defaultlib.RAM256X1S_HD2359
Compiling module xil_defaultlib.RAM256X1S_HD2360
Compiling module xil_defaultlib.RAM256X1S_HD2361
Compiling module xil_defaultlib.RAM256X1S_HD2362
Compiling module xil_defaultlib.RAM256X1S_HD2363
Compiling module xil_defaultlib.RAM256X1S_HD2364
Compiling module xil_defaultlib.RAM256X1S_HD2365
Compiling module xil_defaultlib.RAM256X1S_HD2366
Compiling module xil_defaultlib.RAM256X1S_HD2367
Compiling module xil_defaultlib.RAM256X1S_HD2368
Compiling module xil_defaultlib.RAM256X1S_HD2369
Compiling module xil_defaultlib.RAM256X1S_HD2370
Compiling module xil_defaultlib.RAM256X1S_HD2371
Compiling module xil_defaultlib.RAM256X1S_HD2372
Compiling module xil_defaultlib.RAM256X1S_HD2373
Compiling module xil_defaultlib.RAM256X1S_HD2374
Compiling module xil_defaultlib.RAM256X1S_HD2375
Compiling module xil_defaultlib.RAM256X1S_HD2376
Compiling module xil_defaultlib.RAM256X1S_HD2377
Compiling module xil_defaultlib.RAM256X1S_HD2378
Compiling module xil_defaultlib.RAM256X1S_HD2379
Compiling module xil_defaultlib.RAM256X1S_HD2380
Compiling module xil_defaultlib.RAM256X1S_HD2381
Compiling module xil_defaultlib.RAM256X1S_HD2382
Compiling module xil_defaultlib.RAM256X1S_HD2383
Compiling module xil_defaultlib.RAM256X1S_HD2384
Compiling module xil_defaultlib.RAM256X1S_HD2385
Compiling module xil_defaultlib.RAM256X1S_HD2386
Compiling module xil_defaultlib.RAM256X1S_HD2387
Compiling module xil_defaultlib.RAM256X1S_HD2388
Compiling module xil_defaultlib.RAM256X1S_HD2389
Compiling module xil_defaultlib.RAM256X1S_HD2390
Compiling module xil_defaultlib.RAM256X1S_HD2391
Compiling module xil_defaultlib.RAM256X1S_HD2392
Compiling module xil_defaultlib.RAM256X1S_HD2393
Compiling module xil_defaultlib.RAM256X1S_HD2394
Compiling module xil_defaultlib.RAM256X1S_HD2395
Compiling module xil_defaultlib.RAM256X1S_HD2396
Compiling module xil_defaultlib.RAM256X1S_HD2397
Compiling module xil_defaultlib.RAM256X1S_HD2398
Compiling module xil_defaultlib.RAM256X1S_HD2399
Compiling module xil_defaultlib.RAM256X1S_HD2400
Compiling module xil_defaultlib.RAM256X1S_HD2401
Compiling module xil_defaultlib.RAM256X1S_HD2402
Compiling module xil_defaultlib.RAM256X1S_HD2403
Compiling module xil_defaultlib.RAM256X1S_HD2404
Compiling module xil_defaultlib.RAM256X1S_HD2405
Compiling module xil_defaultlib.RAM256X1S_HD2406
Compiling module xil_defaultlib.RAM256X1S_HD2407
Compiling module xil_defaultlib.RAM256X1S_HD2408
Compiling module xil_defaultlib.RAM256X1S_HD2409
Compiling module xil_defaultlib.RAM256X1S_HD2410
Compiling module xil_defaultlib.RAM256X1S_HD2411
Compiling module xil_defaultlib.RAM256X1S_HD2412
Compiling module xil_defaultlib.RAM256X1S_HD2413
Compiling module xil_defaultlib.RAM256X1S_HD2414
Compiling module xil_defaultlib.RAM256X1S_HD2415
Compiling module xil_defaultlib.RAM256X1S_HD2416
Compiling module xil_defaultlib.RAM256X1S_HD2417
Compiling module xil_defaultlib.RAM256X1S_HD2418
Compiling module xil_defaultlib.RAM256X1S_HD2419
Compiling module xil_defaultlib.RAM256X1S_HD2420
Compiling module xil_defaultlib.RAM256X1S_HD2421
Compiling module xil_defaultlib.RAM256X1S_HD2422
Compiling module xil_defaultlib.RAM256X1S_HD2423
Compiling module xil_defaultlib.RAM256X1S_HD2424
Compiling module xil_defaultlib.RAM256X1S_HD2425
Compiling module xil_defaultlib.RAM256X1S_HD2426
Compiling module xil_defaultlib.RAM256X1S_HD2427
Compiling module xil_defaultlib.RAM256X1S_HD2428
Compiling module xil_defaultlib.RAM256X1S_HD2429
Compiling module xil_defaultlib.RAM256X1S_HD2430
Compiling module xil_defaultlib.RAM256X1S_HD2431
Compiling module xil_defaultlib.RAM256X1S_HD2432
Compiling module xil_defaultlib.RAM256X1S_HD2433
Compiling module xil_defaultlib.RAM256X1S_HD2434
Compiling module xil_defaultlib.RAM256X1S_HD2435
Compiling module xil_defaultlib.RAM256X1S_HD2436
Compiling module xil_defaultlib.RAM256X1S_HD2437
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 05:02:17 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 3315.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 3344.820 ; gain = 29.734
run 20 us
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 11:04:13 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 11:04:13 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 3404.488 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 3404.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'write_sdf' was cancelled
INFO: [Vivado 12-4706] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_design
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 11:08:47 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 11:08:47 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 11:16:06 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 11:16:06 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 3404.488 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 3404.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2565
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2566
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2567
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2568
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2569
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2570
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2571
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2572
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2573
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2574
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2575
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2576
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2577
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2578
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2579
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2580
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2581
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2582
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2583
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2584
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2585
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2586
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2587
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2588
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2589
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2590
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2591
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2592
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2593
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2594
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2595
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2596
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2597
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2598
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2599
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2600
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2601
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2602
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2603
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2604
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2605
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2606
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2607
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2608
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2609
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2610
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2611
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2612
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2613
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2614
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2615
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2616
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2617
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2618
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2619
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2620
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2621
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2622
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2623
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2624
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2625
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2626
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2627
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2628
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2629
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2630
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2631
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2632
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2633
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2634
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2635
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2636
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2637
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2638
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2639
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2640
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2641
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2642
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2643
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2644
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2645
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2646
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2647
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2648
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2649
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2650
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2651
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2652
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2653
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2654
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2655
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2656
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2657
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2658
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2659
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2660
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2661
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2662
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2663
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2664
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2665
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2666
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2667
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2668
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2669
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2670
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2671
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2672
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2673
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2674
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2675
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2676
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2677
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2678
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2679
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2680
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2681
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2682
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2683
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2684
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2685
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2686
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2687
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2688
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2689
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2690
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2691
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__19
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD2565
Compiling module xil_defaultlib.RAM256X1S_HD2566
Compiling module xil_defaultlib.RAM256X1S_HD2567
Compiling module xil_defaultlib.RAM256X1S_HD2568
Compiling module xil_defaultlib.RAM256X1S_HD2569
Compiling module xil_defaultlib.RAM256X1S_HD2570
Compiling module xil_defaultlib.RAM256X1S_HD2571
Compiling module xil_defaultlib.RAM256X1S_HD2572
Compiling module xil_defaultlib.RAM256X1S_HD2573
Compiling module xil_defaultlib.RAM256X1S_HD2574
Compiling module xil_defaultlib.RAM256X1S_HD2575
Compiling module xil_defaultlib.RAM256X1S_HD2576
Compiling module xil_defaultlib.RAM256X1S_HD2577
Compiling module xil_defaultlib.RAM256X1S_HD2578
Compiling module xil_defaultlib.RAM256X1S_HD2579
Compiling module xil_defaultlib.RAM256X1S_HD2580
Compiling module xil_defaultlib.RAM256X1S_HD2581
Compiling module xil_defaultlib.RAM256X1S_HD2582
Compiling module xil_defaultlib.RAM256X1S_HD2583
Compiling module xil_defaultlib.RAM256X1S_HD2584
Compiling module xil_defaultlib.RAM256X1S_HD2585
Compiling module xil_defaultlib.RAM256X1S_HD2586
Compiling module xil_defaultlib.RAM256X1S_HD2587
Compiling module xil_defaultlib.RAM256X1S_HD2588
Compiling module xil_defaultlib.RAM256X1S_HD2589
Compiling module xil_defaultlib.RAM256X1S_HD2590
Compiling module xil_defaultlib.RAM256X1S_HD2591
Compiling module xil_defaultlib.RAM256X1S_HD2592
Compiling module xil_defaultlib.RAM256X1S_HD2593
Compiling module xil_defaultlib.RAM256X1S_HD2594
Compiling module xil_defaultlib.RAM256X1S_HD2595
Compiling module xil_defaultlib.RAM256X1S_HD2596
Compiling module xil_defaultlib.RAM256X1S_HD2597
Compiling module xil_defaultlib.RAM256X1S_HD2598
Compiling module xil_defaultlib.RAM256X1S_HD2599
Compiling module xil_defaultlib.RAM256X1S_HD2600
Compiling module xil_defaultlib.RAM256X1S_HD2601
Compiling module xil_defaultlib.RAM256X1S_HD2602
Compiling module xil_defaultlib.RAM256X1S_HD2603
Compiling module xil_defaultlib.RAM256X1S_HD2604
Compiling module xil_defaultlib.RAM256X1S_HD2605
Compiling module xil_defaultlib.RAM256X1S_HD2606
Compiling module xil_defaultlib.RAM256X1S_HD2607
Compiling module xil_defaultlib.RAM256X1S_HD2608
Compiling module xil_defaultlib.RAM256X1S_HD2609
Compiling module xil_defaultlib.RAM256X1S_HD2610
Compiling module xil_defaultlib.RAM256X1S_HD2611
Compiling module xil_defaultlib.RAM256X1S_HD2612
Compiling module xil_defaultlib.RAM256X1S_HD2613
Compiling module xil_defaultlib.RAM256X1S_HD2614
Compiling module xil_defaultlib.RAM256X1S_HD2615
Compiling module xil_defaultlib.RAM256X1S_HD2616
Compiling module xil_defaultlib.RAM256X1S_HD2617
Compiling module xil_defaultlib.RAM256X1S_HD2618
Compiling module xil_defaultlib.RAM256X1S_HD2619
Compiling module xil_defaultlib.RAM256X1S_HD2620
Compiling module xil_defaultlib.RAM256X1S_HD2621
Compiling module xil_defaultlib.RAM256X1S_HD2622
Compiling module xil_defaultlib.RAM256X1S_HD2623
Compiling module xil_defaultlib.RAM256X1S_HD2624
Compiling module xil_defaultlib.RAM256X1S_HD2625
Compiling module xil_defaultlib.RAM256X1S_HD2626
Compiling module xil_defaultlib.RAM256X1S_HD2627
Compiling module xil_defaultlib.RAM256X1S_HD2628
Compiling module xil_defaultlib.RAM256X1S_HD2629
Compiling module xil_defaultlib.RAM256X1S_HD2630
Compiling module xil_defaultlib.RAM256X1S_HD2631
Compiling module xil_defaultlib.RAM256X1S_HD2632
Compiling module xil_defaultlib.RAM256X1S_HD2633
Compiling module xil_defaultlib.RAM256X1S_HD2634
Compiling module xil_defaultlib.RAM256X1S_HD2635
Compiling module xil_defaultlib.RAM256X1S_HD2636
Compiling module xil_defaultlib.RAM256X1S_HD2637
Compiling module xil_defaultlib.RAM256X1S_HD2638
Compiling module xil_defaultlib.RAM256X1S_HD2639
Compiling module xil_defaultlib.RAM256X1S_HD2640
Compiling module xil_defaultlib.RAM256X1S_HD2641
Compiling module xil_defaultlib.RAM256X1S_HD2642
Compiling module xil_defaultlib.RAM256X1S_HD2643
Compiling module xil_defaultlib.RAM256X1S_HD2644
Compiling module xil_defaultlib.RAM256X1S_HD2645
Compiling module xil_defaultlib.RAM256X1S_HD2646
Compiling module xil_defaultlib.RAM256X1S_HD2647
Compiling module xil_defaultlib.RAM256X1S_HD2648
Compiling module xil_defaultlib.RAM256X1S_HD2649
Compiling module xil_defaultlib.RAM256X1S_HD2650
Compiling module xil_defaultlib.RAM256X1S_HD2651
Compiling module xil_defaultlib.RAM256X1S_HD2652
Compiling module xil_defaultlib.RAM256X1S_HD2653
Compiling module xil_defaultlib.RAM256X1S_HD2654
Compiling module xil_defaultlib.RAM256X1S_HD2655
Compiling module xil_defaultlib.RAM256X1S_HD2656
Compiling module xil_defaultlib.RAM256X1S_HD2657
Compiling module xil_defaultlib.RAM256X1S_HD2658
Compiling module xil_defaultlib.RAM256X1S_HD2659
Compiling module xil_defaultlib.RAM256X1S_HD2660
Compiling module xil_defaultlib.RAM256X1S_HD2661
Compiling module xil_defaultlib.RAM256X1S_HD2662
Compiling module xil_defaultlib.RAM256X1S_HD2663
Compiling module xil_defaultlib.RAM256X1S_HD2664
Compiling module xil_defaultlib.RAM256X1S_HD2665
Compiling module xil_defaultlib.RAM256X1S_HD2666
Compiling module xil_defaultlib.RAM256X1S_HD2667
Compiling module xil_defaultlib.RAM256X1S_HD2668
Compiling module xil_defaultlib.RAM256X1S_HD2669
Compiling module xil_defaultlib.RAM256X1S_HD2670
Compiling module xil_defaultlib.RAM256X1S_HD2671
Compiling module xil_defaultlib.RAM256X1S_HD2672
Compiling module xil_defaultlib.RAM256X1S_HD2673
Compiling module xil_defaultlib.RAM256X1S_HD2674
Compiling module xil_defaultlib.RAM256X1S_HD2675
Compiling module xil_defaultlib.RAM256X1S_HD2676
Compiling module xil_defaultlib.RAM256X1S_HD2677
Compiling module xil_defaultlib.RAM256X1S_HD2678
Compiling module xil_defaultlib.RAM256X1S_HD2679
Compiling module xil_defaultlib.RAM256X1S_HD2680
Compiling module xil_defaultlib.RAM256X1S_HD2681
Compiling module xil_defaultlib.RAM256X1S_HD2682
Compiling module xil_defaultlib.RAM256X1S_HD2683
Compiling module xil_defaultlib.RAM256X1S_HD2684
Compiling module xil_defaultlib.RAM256X1S_HD2685
Compiling module xil_defaultlib.RAM256X1S_HD2686
Compiling module xil_defaultlib.RAM256X1S_HD2687
Compiling module xil_defaultlib.RAM256X1S_HD2688
Compiling module xil_defaultlib.RAM256X1S_HD2689
Compiling module xil_defaultlib.RAM256X1S_HD2690
Compiling module xil_defaultlib.RAM256X1S_HD2691
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__19
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 11:20:34 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3433.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:15 . Memory (MB): peak = 3464.383 ; gain = 59.895
run 20 us
run 20 us
add_wave {{/Processor_tb/u0/ForwardRSExecDec}} 
add_wave {{/Processor_tb/u0/ForwardRTExecDec}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
add_wave {{/Processor_tb/u0/ExecuteDstAddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 11:33:02 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 11:33:02 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3558.938 ; gain = 0.000
close_design
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.405 . Memory (MB): peak = 3558.938 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.405 . Memory (MB): peak = 3558.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2692
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2693
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2694
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2695
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2696
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2697
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2698
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2699
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2700
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2701
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2702
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2703
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2704
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2705
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2706
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2707
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2708
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2709
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2710
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2711
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2712
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2713
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2714
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2715
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2716
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2717
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2718
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2719
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2720
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2721
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2722
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2723
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2724
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2725
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2726
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2727
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2728
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2729
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2730
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2731
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2732
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2733
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2734
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2735
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2736
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2737
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2738
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2739
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2740
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2741
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2742
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2743
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2744
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2745
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2746
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2747
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2748
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2749
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2750
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2751
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2752
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2753
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2754
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2755
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2756
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2757
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2758
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2759
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2760
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2761
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2762
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2763
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2764
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2765
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2766
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2767
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2768
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2769
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2770
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2771
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2772
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2773
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2774
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2775
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2776
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2777
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2778
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2779
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2780
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2781
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2782
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2783
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2784
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2785
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2786
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2787
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2788
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2789
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2790
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2791
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2792
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2793
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2794
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2795
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2796
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2797
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2798
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2799
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2800
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2801
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2802
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2803
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2804
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2805
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2806
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2807
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2808
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2809
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2810
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2811
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2812
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2813
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2814
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2815
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2816
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2817
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2818
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__19
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD2692
Compiling module xil_defaultlib.RAM256X1S_HD2693
Compiling module xil_defaultlib.RAM256X1S_HD2694
Compiling module xil_defaultlib.RAM256X1S_HD2695
Compiling module xil_defaultlib.RAM256X1S_HD2696
Compiling module xil_defaultlib.RAM256X1S_HD2697
Compiling module xil_defaultlib.RAM256X1S_HD2698
Compiling module xil_defaultlib.RAM256X1S_HD2699
Compiling module xil_defaultlib.RAM256X1S_HD2700
Compiling module xil_defaultlib.RAM256X1S_HD2701
Compiling module xil_defaultlib.RAM256X1S_HD2702
Compiling module xil_defaultlib.RAM256X1S_HD2703
Compiling module xil_defaultlib.RAM256X1S_HD2704
Compiling module xil_defaultlib.RAM256X1S_HD2705
Compiling module xil_defaultlib.RAM256X1S_HD2706
Compiling module xil_defaultlib.RAM256X1S_HD2707
Compiling module xil_defaultlib.RAM256X1S_HD2708
Compiling module xil_defaultlib.RAM256X1S_HD2709
Compiling module xil_defaultlib.RAM256X1S_HD2710
Compiling module xil_defaultlib.RAM256X1S_HD2711
Compiling module xil_defaultlib.RAM256X1S_HD2712
Compiling module xil_defaultlib.RAM256X1S_HD2713
Compiling module xil_defaultlib.RAM256X1S_HD2714
Compiling module xil_defaultlib.RAM256X1S_HD2715
Compiling module xil_defaultlib.RAM256X1S_HD2716
Compiling module xil_defaultlib.RAM256X1S_HD2717
Compiling module xil_defaultlib.RAM256X1S_HD2718
Compiling module xil_defaultlib.RAM256X1S_HD2719
Compiling module xil_defaultlib.RAM256X1S_HD2720
Compiling module xil_defaultlib.RAM256X1S_HD2721
Compiling module xil_defaultlib.RAM256X1S_HD2722
Compiling module xil_defaultlib.RAM256X1S_HD2723
Compiling module xil_defaultlib.RAM256X1S_HD2724
Compiling module xil_defaultlib.RAM256X1S_HD2725
Compiling module xil_defaultlib.RAM256X1S_HD2726
Compiling module xil_defaultlib.RAM256X1S_HD2727
Compiling module xil_defaultlib.RAM256X1S_HD2728
Compiling module xil_defaultlib.RAM256X1S_HD2729
Compiling module xil_defaultlib.RAM256X1S_HD2730
Compiling module xil_defaultlib.RAM256X1S_HD2731
Compiling module xil_defaultlib.RAM256X1S_HD2732
Compiling module xil_defaultlib.RAM256X1S_HD2733
Compiling module xil_defaultlib.RAM256X1S_HD2734
Compiling module xil_defaultlib.RAM256X1S_HD2735
Compiling module xil_defaultlib.RAM256X1S_HD2736
Compiling module xil_defaultlib.RAM256X1S_HD2737
Compiling module xil_defaultlib.RAM256X1S_HD2738
Compiling module xil_defaultlib.RAM256X1S_HD2739
Compiling module xil_defaultlib.RAM256X1S_HD2740
Compiling module xil_defaultlib.RAM256X1S_HD2741
Compiling module xil_defaultlib.RAM256X1S_HD2742
Compiling module xil_defaultlib.RAM256X1S_HD2743
Compiling module xil_defaultlib.RAM256X1S_HD2744
Compiling module xil_defaultlib.RAM256X1S_HD2745
Compiling module xil_defaultlib.RAM256X1S_HD2746
Compiling module xil_defaultlib.RAM256X1S_HD2747
Compiling module xil_defaultlib.RAM256X1S_HD2748
Compiling module xil_defaultlib.RAM256X1S_HD2749
Compiling module xil_defaultlib.RAM256X1S_HD2750
Compiling module xil_defaultlib.RAM256X1S_HD2751
Compiling module xil_defaultlib.RAM256X1S_HD2752
Compiling module xil_defaultlib.RAM256X1S_HD2753
Compiling module xil_defaultlib.RAM256X1S_HD2754
Compiling module xil_defaultlib.RAM256X1S_HD2755
Compiling module xil_defaultlib.RAM256X1S_HD2756
Compiling module xil_defaultlib.RAM256X1S_HD2757
Compiling module xil_defaultlib.RAM256X1S_HD2758
Compiling module xil_defaultlib.RAM256X1S_HD2759
Compiling module xil_defaultlib.RAM256X1S_HD2760
Compiling module xil_defaultlib.RAM256X1S_HD2761
Compiling module xil_defaultlib.RAM256X1S_HD2762
Compiling module xil_defaultlib.RAM256X1S_HD2763
Compiling module xil_defaultlib.RAM256X1S_HD2764
Compiling module xil_defaultlib.RAM256X1S_HD2765
Compiling module xil_defaultlib.RAM256X1S_HD2766
Compiling module xil_defaultlib.RAM256X1S_HD2767
Compiling module xil_defaultlib.RAM256X1S_HD2768
Compiling module xil_defaultlib.RAM256X1S_HD2769
Compiling module xil_defaultlib.RAM256X1S_HD2770
Compiling module xil_defaultlib.RAM256X1S_HD2771
Compiling module xil_defaultlib.RAM256X1S_HD2772
Compiling module xil_defaultlib.RAM256X1S_HD2773
Compiling module xil_defaultlib.RAM256X1S_HD2774
Compiling module xil_defaultlib.RAM256X1S_HD2775
Compiling module xil_defaultlib.RAM256X1S_HD2776
Compiling module xil_defaultlib.RAM256X1S_HD2777
Compiling module xil_defaultlib.RAM256X1S_HD2778
Compiling module xil_defaultlib.RAM256X1S_HD2779
Compiling module xil_defaultlib.RAM256X1S_HD2780
Compiling module xil_defaultlib.RAM256X1S_HD2781
Compiling module xil_defaultlib.RAM256X1S_HD2782
Compiling module xil_defaultlib.RAM256X1S_HD2783
Compiling module xil_defaultlib.RAM256X1S_HD2784
Compiling module xil_defaultlib.RAM256X1S_HD2785
Compiling module xil_defaultlib.RAM256X1S_HD2786
Compiling module xil_defaultlib.RAM256X1S_HD2787
Compiling module xil_defaultlib.RAM256X1S_HD2788
Compiling module xil_defaultlib.RAM256X1S_HD2789
Compiling module xil_defaultlib.RAM256X1S_HD2790
Compiling module xil_defaultlib.RAM256X1S_HD2791
Compiling module xil_defaultlib.RAM256X1S_HD2792
Compiling module xil_defaultlib.RAM256X1S_HD2793
Compiling module xil_defaultlib.RAM256X1S_HD2794
Compiling module xil_defaultlib.RAM256X1S_HD2795
Compiling module xil_defaultlib.RAM256X1S_HD2796
Compiling module xil_defaultlib.RAM256X1S_HD2797
Compiling module xil_defaultlib.RAM256X1S_HD2798
Compiling module xil_defaultlib.RAM256X1S_HD2799
Compiling module xil_defaultlib.RAM256X1S_HD2800
Compiling module xil_defaultlib.RAM256X1S_HD2801
Compiling module xil_defaultlib.RAM256X1S_HD2802
Compiling module xil_defaultlib.RAM256X1S_HD2803
Compiling module xil_defaultlib.RAM256X1S_HD2804
Compiling module xil_defaultlib.RAM256X1S_HD2805
Compiling module xil_defaultlib.RAM256X1S_HD2806
Compiling module xil_defaultlib.RAM256X1S_HD2807
Compiling module xil_defaultlib.RAM256X1S_HD2808
Compiling module xil_defaultlib.RAM256X1S_HD2809
Compiling module xil_defaultlib.RAM256X1S_HD2810
Compiling module xil_defaultlib.RAM256X1S_HD2811
Compiling module xil_defaultlib.RAM256X1S_HD2812
Compiling module xil_defaultlib.RAM256X1S_HD2813
Compiling module xil_defaultlib.RAM256X1S_HD2814
Compiling module xil_defaultlib.RAM256X1S_HD2815
Compiling module xil_defaultlib.RAM256X1S_HD2816
Compiling module xil_defaultlib.RAM256X1S_HD2817
Compiling module xil_defaultlib.RAM256X1S_HD2818
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__19
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 11:36:34 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:04 . Memory (MB): peak = 3558.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:14 . Memory (MB): peak = 3584.914 ; gain = 25.977
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 11:55:04 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 11:55:04 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 3591.184 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 3591.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2819
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2820
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2821
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2822
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2823
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2824
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2825
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2826
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2827
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2828
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2829
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2830
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2831
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2832
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2833
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2834
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2835
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2836
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2837
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2838
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2839
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2840
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2841
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2842
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2843
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2844
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2845
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2846
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2847
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2848
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2849
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2850
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2851
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2852
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2853
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2854
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2855
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2856
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2857
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2858
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2859
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2860
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2861
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2862
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2863
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2864
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2865
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2866
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2867
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2868
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2869
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2870
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2871
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2872
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2873
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2874
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2875
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2876
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2877
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2878
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2879
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2880
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2881
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2882
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2883
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2884
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2885
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2886
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2887
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2888
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2889
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2890
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2891
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2892
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2893
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2894
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2895
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2896
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2897
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2898
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2899
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2900
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2901
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2902
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2903
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2904
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2905
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2906
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2907
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2908
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2909
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2910
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2911
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2912
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2913
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2914
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2915
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2916
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2917
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2918
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2919
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2920
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2921
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2922
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2923
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2924
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2925
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2926
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2927
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2928
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2929
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2930
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2931
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2932
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2933
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2934
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2935
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2936
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2937
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2938
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2939
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2940
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2941
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2942
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2943
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2944
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2945
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__19
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD2819
Compiling module xil_defaultlib.RAM256X1S_HD2820
Compiling module xil_defaultlib.RAM256X1S_HD2821
Compiling module xil_defaultlib.RAM256X1S_HD2822
Compiling module xil_defaultlib.RAM256X1S_HD2823
Compiling module xil_defaultlib.RAM256X1S_HD2824
Compiling module xil_defaultlib.RAM256X1S_HD2825
Compiling module xil_defaultlib.RAM256X1S_HD2826
Compiling module xil_defaultlib.RAM256X1S_HD2827
Compiling module xil_defaultlib.RAM256X1S_HD2828
Compiling module xil_defaultlib.RAM256X1S_HD2829
Compiling module xil_defaultlib.RAM256X1S_HD2830
Compiling module xil_defaultlib.RAM256X1S_HD2831
Compiling module xil_defaultlib.RAM256X1S_HD2832
Compiling module xil_defaultlib.RAM256X1S_HD2833
Compiling module xil_defaultlib.RAM256X1S_HD2834
Compiling module xil_defaultlib.RAM256X1S_HD2835
Compiling module xil_defaultlib.RAM256X1S_HD2836
Compiling module xil_defaultlib.RAM256X1S_HD2837
Compiling module xil_defaultlib.RAM256X1S_HD2838
Compiling module xil_defaultlib.RAM256X1S_HD2839
Compiling module xil_defaultlib.RAM256X1S_HD2840
Compiling module xil_defaultlib.RAM256X1S_HD2841
Compiling module xil_defaultlib.RAM256X1S_HD2842
Compiling module xil_defaultlib.RAM256X1S_HD2843
Compiling module xil_defaultlib.RAM256X1S_HD2844
Compiling module xil_defaultlib.RAM256X1S_HD2845
Compiling module xil_defaultlib.RAM256X1S_HD2846
Compiling module xil_defaultlib.RAM256X1S_HD2847
Compiling module xil_defaultlib.RAM256X1S_HD2848
Compiling module xil_defaultlib.RAM256X1S_HD2849
Compiling module xil_defaultlib.RAM256X1S_HD2850
Compiling module xil_defaultlib.RAM256X1S_HD2851
Compiling module xil_defaultlib.RAM256X1S_HD2852
Compiling module xil_defaultlib.RAM256X1S_HD2853
Compiling module xil_defaultlib.RAM256X1S_HD2854
Compiling module xil_defaultlib.RAM256X1S_HD2855
Compiling module xil_defaultlib.RAM256X1S_HD2856
Compiling module xil_defaultlib.RAM256X1S_HD2857
Compiling module xil_defaultlib.RAM256X1S_HD2858
Compiling module xil_defaultlib.RAM256X1S_HD2859
Compiling module xil_defaultlib.RAM256X1S_HD2860
Compiling module xil_defaultlib.RAM256X1S_HD2861
Compiling module xil_defaultlib.RAM256X1S_HD2862
Compiling module xil_defaultlib.RAM256X1S_HD2863
Compiling module xil_defaultlib.RAM256X1S_HD2864
Compiling module xil_defaultlib.RAM256X1S_HD2865
Compiling module xil_defaultlib.RAM256X1S_HD2866
Compiling module xil_defaultlib.RAM256X1S_HD2867
Compiling module xil_defaultlib.RAM256X1S_HD2868
Compiling module xil_defaultlib.RAM256X1S_HD2869
Compiling module xil_defaultlib.RAM256X1S_HD2870
Compiling module xil_defaultlib.RAM256X1S_HD2871
Compiling module xil_defaultlib.RAM256X1S_HD2872
Compiling module xil_defaultlib.RAM256X1S_HD2873
Compiling module xil_defaultlib.RAM256X1S_HD2874
Compiling module xil_defaultlib.RAM256X1S_HD2875
Compiling module xil_defaultlib.RAM256X1S_HD2876
Compiling module xil_defaultlib.RAM256X1S_HD2877
Compiling module xil_defaultlib.RAM256X1S_HD2878
Compiling module xil_defaultlib.RAM256X1S_HD2879
Compiling module xil_defaultlib.RAM256X1S_HD2880
Compiling module xil_defaultlib.RAM256X1S_HD2881
Compiling module xil_defaultlib.RAM256X1S_HD2882
Compiling module xil_defaultlib.RAM256X1S_HD2883
Compiling module xil_defaultlib.RAM256X1S_HD2884
Compiling module xil_defaultlib.RAM256X1S_HD2885
Compiling module xil_defaultlib.RAM256X1S_HD2886
Compiling module xil_defaultlib.RAM256X1S_HD2887
Compiling module xil_defaultlib.RAM256X1S_HD2888
Compiling module xil_defaultlib.RAM256X1S_HD2889
Compiling module xil_defaultlib.RAM256X1S_HD2890
Compiling module xil_defaultlib.RAM256X1S_HD2891
Compiling module xil_defaultlib.RAM256X1S_HD2892
Compiling module xil_defaultlib.RAM256X1S_HD2893
Compiling module xil_defaultlib.RAM256X1S_HD2894
Compiling module xil_defaultlib.RAM256X1S_HD2895
Compiling module xil_defaultlib.RAM256X1S_HD2896
Compiling module xil_defaultlib.RAM256X1S_HD2897
Compiling module xil_defaultlib.RAM256X1S_HD2898
Compiling module xil_defaultlib.RAM256X1S_HD2899
Compiling module xil_defaultlib.RAM256X1S_HD2900
Compiling module xil_defaultlib.RAM256X1S_HD2901
Compiling module xil_defaultlib.RAM256X1S_HD2902
Compiling module xil_defaultlib.RAM256X1S_HD2903
Compiling module xil_defaultlib.RAM256X1S_HD2904
Compiling module xil_defaultlib.RAM256X1S_HD2905
Compiling module xil_defaultlib.RAM256X1S_HD2906
Compiling module xil_defaultlib.RAM256X1S_HD2907
Compiling module xil_defaultlib.RAM256X1S_HD2908
Compiling module xil_defaultlib.RAM256X1S_HD2909
Compiling module xil_defaultlib.RAM256X1S_HD2910
Compiling module xil_defaultlib.RAM256X1S_HD2911
Compiling module xil_defaultlib.RAM256X1S_HD2912
Compiling module xil_defaultlib.RAM256X1S_HD2913
Compiling module xil_defaultlib.RAM256X1S_HD2914
Compiling module xil_defaultlib.RAM256X1S_HD2915
Compiling module xil_defaultlib.RAM256X1S_HD2916
Compiling module xil_defaultlib.RAM256X1S_HD2917
Compiling module xil_defaultlib.RAM256X1S_HD2918
Compiling module xil_defaultlib.RAM256X1S_HD2919
Compiling module xil_defaultlib.RAM256X1S_HD2920
Compiling module xil_defaultlib.RAM256X1S_HD2921
Compiling module xil_defaultlib.RAM256X1S_HD2922
Compiling module xil_defaultlib.RAM256X1S_HD2923
Compiling module xil_defaultlib.RAM256X1S_HD2924
Compiling module xil_defaultlib.RAM256X1S_HD2925
Compiling module xil_defaultlib.RAM256X1S_HD2926
Compiling module xil_defaultlib.RAM256X1S_HD2927
Compiling module xil_defaultlib.RAM256X1S_HD2928
Compiling module xil_defaultlib.RAM256X1S_HD2929
Compiling module xil_defaultlib.RAM256X1S_HD2930
Compiling module xil_defaultlib.RAM256X1S_HD2931
Compiling module xil_defaultlib.RAM256X1S_HD2932
Compiling module xil_defaultlib.RAM256X1S_HD2933
Compiling module xil_defaultlib.RAM256X1S_HD2934
Compiling module xil_defaultlib.RAM256X1S_HD2935
Compiling module xil_defaultlib.RAM256X1S_HD2936
Compiling module xil_defaultlib.RAM256X1S_HD2937
Compiling module xil_defaultlib.RAM256X1S_HD2938
Compiling module xil_defaultlib.RAM256X1S_HD2939
Compiling module xil_defaultlib.RAM256X1S_HD2940
Compiling module xil_defaultlib.RAM256X1S_HD2941
Compiling module xil_defaultlib.RAM256X1S_HD2942
Compiling module xil_defaultlib.RAM256X1S_HD2943
Compiling module xil_defaultlib.RAM256X1S_HD2944
Compiling module xil_defaultlib.RAM256X1S_HD2945
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__19
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 12:01:13 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:13 . Memory (MB): peak = 3598.277 ; gain = 0.254
INFO: [USF-XSim-69] 'elaborate' step finished in '73' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:23 . Memory (MB): peak = 3636.074 ; gain = 44.891
run 20 us
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3642.648 ; gain = 0.000
close_design
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 12:14:20 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 12:14:20 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
close [ open D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/NotGate/NotGate.v w ]
add_files D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/NotGate/NotGate.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 12:18:35 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 12:18:35 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 12:20:48 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 12:20:48 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 3642.648 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 3642.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2946
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2947
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2948
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2949
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2950
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2951
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2952
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2953
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2954
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2955
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2956
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2957
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2958
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2959
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2960
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2961
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2962
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2963
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2964
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2965
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2966
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2967
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2968
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2969
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2970
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2971
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2972
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2973
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2974
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2975
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2976
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2977
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2978
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2979
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2980
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2981
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2982
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2983
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2984
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2985
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2986
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2987
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2988
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2989
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2990
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2991
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2992
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2993
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2994
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2995
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2996
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2997
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2998
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2999
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3000
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3001
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3002
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3003
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3004
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3005
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3006
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3007
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3008
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3009
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3010
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3011
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3012
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3013
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3014
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3015
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3016
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3017
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3018
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3019
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3020
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3021
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3022
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3023
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3024
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3025
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3026
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3027
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3028
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3029
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3030
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3031
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3032
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3033
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3034
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3035
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3036
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3037
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3038
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3039
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3040
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3041
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3042
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3043
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3044
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3045
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3046
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3047
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3048
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3049
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3050
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3051
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3052
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3053
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3054
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3055
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3056
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3057
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3058
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3059
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3060
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3061
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3062
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3063
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3064
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3065
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3066
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3067
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3068
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3069
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3070
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3071
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3072
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__19
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD2946
Compiling module xil_defaultlib.RAM256X1S_HD2947
Compiling module xil_defaultlib.RAM256X1S_HD2948
Compiling module xil_defaultlib.RAM256X1S_HD2949
Compiling module xil_defaultlib.RAM256X1S_HD2950
Compiling module xil_defaultlib.RAM256X1S_HD2951
Compiling module xil_defaultlib.RAM256X1S_HD2952
Compiling module xil_defaultlib.RAM256X1S_HD2953
Compiling module xil_defaultlib.RAM256X1S_HD2954
Compiling module xil_defaultlib.RAM256X1S_HD2955
Compiling module xil_defaultlib.RAM256X1S_HD2956
Compiling module xil_defaultlib.RAM256X1S_HD2957
Compiling module xil_defaultlib.RAM256X1S_HD2958
Compiling module xil_defaultlib.RAM256X1S_HD2959
Compiling module xil_defaultlib.RAM256X1S_HD2960
Compiling module xil_defaultlib.RAM256X1S_HD2961
Compiling module xil_defaultlib.RAM256X1S_HD2962
Compiling module xil_defaultlib.RAM256X1S_HD2963
Compiling module xil_defaultlib.RAM256X1S_HD2964
Compiling module xil_defaultlib.RAM256X1S_HD2965
Compiling module xil_defaultlib.RAM256X1S_HD2966
Compiling module xil_defaultlib.RAM256X1S_HD2967
Compiling module xil_defaultlib.RAM256X1S_HD2968
Compiling module xil_defaultlib.RAM256X1S_HD2969
Compiling module xil_defaultlib.RAM256X1S_HD2970
Compiling module xil_defaultlib.RAM256X1S_HD2971
Compiling module xil_defaultlib.RAM256X1S_HD2972
Compiling module xil_defaultlib.RAM256X1S_HD2973
Compiling module xil_defaultlib.RAM256X1S_HD2974
Compiling module xil_defaultlib.RAM256X1S_HD2975
Compiling module xil_defaultlib.RAM256X1S_HD2976
Compiling module xil_defaultlib.RAM256X1S_HD2977
Compiling module xil_defaultlib.RAM256X1S_HD2978
Compiling module xil_defaultlib.RAM256X1S_HD2979
Compiling module xil_defaultlib.RAM256X1S_HD2980
Compiling module xil_defaultlib.RAM256X1S_HD2981
Compiling module xil_defaultlib.RAM256X1S_HD2982
Compiling module xil_defaultlib.RAM256X1S_HD2983
Compiling module xil_defaultlib.RAM256X1S_HD2984
Compiling module xil_defaultlib.RAM256X1S_HD2985
Compiling module xil_defaultlib.RAM256X1S_HD2986
Compiling module xil_defaultlib.RAM256X1S_HD2987
Compiling module xil_defaultlib.RAM256X1S_HD2988
Compiling module xil_defaultlib.RAM256X1S_HD2989
Compiling module xil_defaultlib.RAM256X1S_HD2990
Compiling module xil_defaultlib.RAM256X1S_HD2991
Compiling module xil_defaultlib.RAM256X1S_HD2992
Compiling module xil_defaultlib.RAM256X1S_HD2993
Compiling module xil_defaultlib.RAM256X1S_HD2994
Compiling module xil_defaultlib.RAM256X1S_HD2995
Compiling module xil_defaultlib.RAM256X1S_HD2996
Compiling module xil_defaultlib.RAM256X1S_HD2997
Compiling module xil_defaultlib.RAM256X1S_HD2998
Compiling module xil_defaultlib.RAM256X1S_HD2999
Compiling module xil_defaultlib.RAM256X1S_HD3000
Compiling module xil_defaultlib.RAM256X1S_HD3001
Compiling module xil_defaultlib.RAM256X1S_HD3002
Compiling module xil_defaultlib.RAM256X1S_HD3003
Compiling module xil_defaultlib.RAM256X1S_HD3004
Compiling module xil_defaultlib.RAM256X1S_HD3005
Compiling module xil_defaultlib.RAM256X1S_HD3006
Compiling module xil_defaultlib.RAM256X1S_HD3007
Compiling module xil_defaultlib.RAM256X1S_HD3008
Compiling module xil_defaultlib.RAM256X1S_HD3009
Compiling module xil_defaultlib.RAM256X1S_HD3010
Compiling module xil_defaultlib.RAM256X1S_HD3011
Compiling module xil_defaultlib.RAM256X1S_HD3012
Compiling module xil_defaultlib.RAM256X1S_HD3013
Compiling module xil_defaultlib.RAM256X1S_HD3014
Compiling module xil_defaultlib.RAM256X1S_HD3015
Compiling module xil_defaultlib.RAM256X1S_HD3016
Compiling module xil_defaultlib.RAM256X1S_HD3017
Compiling module xil_defaultlib.RAM256X1S_HD3018
Compiling module xil_defaultlib.RAM256X1S_HD3019
Compiling module xil_defaultlib.RAM256X1S_HD3020
Compiling module xil_defaultlib.RAM256X1S_HD3021
Compiling module xil_defaultlib.RAM256X1S_HD3022
Compiling module xil_defaultlib.RAM256X1S_HD3023
Compiling module xil_defaultlib.RAM256X1S_HD3024
Compiling module xil_defaultlib.RAM256X1S_HD3025
Compiling module xil_defaultlib.RAM256X1S_HD3026
Compiling module xil_defaultlib.RAM256X1S_HD3027
Compiling module xil_defaultlib.RAM256X1S_HD3028
Compiling module xil_defaultlib.RAM256X1S_HD3029
Compiling module xil_defaultlib.RAM256X1S_HD3030
Compiling module xil_defaultlib.RAM256X1S_HD3031
Compiling module xil_defaultlib.RAM256X1S_HD3032
Compiling module xil_defaultlib.RAM256X1S_HD3033
Compiling module xil_defaultlib.RAM256X1S_HD3034
Compiling module xil_defaultlib.RAM256X1S_HD3035
Compiling module xil_defaultlib.RAM256X1S_HD3036
Compiling module xil_defaultlib.RAM256X1S_HD3037
Compiling module xil_defaultlib.RAM256X1S_HD3038
Compiling module xil_defaultlib.RAM256X1S_HD3039
Compiling module xil_defaultlib.RAM256X1S_HD3040
Compiling module xil_defaultlib.RAM256X1S_HD3041
Compiling module xil_defaultlib.RAM256X1S_HD3042
Compiling module xil_defaultlib.RAM256X1S_HD3043
Compiling module xil_defaultlib.RAM256X1S_HD3044
Compiling module xil_defaultlib.RAM256X1S_HD3045
Compiling module xil_defaultlib.RAM256X1S_HD3046
Compiling module xil_defaultlib.RAM256X1S_HD3047
Compiling module xil_defaultlib.RAM256X1S_HD3048
Compiling module xil_defaultlib.RAM256X1S_HD3049
Compiling module xil_defaultlib.RAM256X1S_HD3050
Compiling module xil_defaultlib.RAM256X1S_HD3051
Compiling module xil_defaultlib.RAM256X1S_HD3052
Compiling module xil_defaultlib.RAM256X1S_HD3053
Compiling module xil_defaultlib.RAM256X1S_HD3054
Compiling module xil_defaultlib.RAM256X1S_HD3055
Compiling module xil_defaultlib.RAM256X1S_HD3056
Compiling module xil_defaultlib.RAM256X1S_HD3057
Compiling module xil_defaultlib.RAM256X1S_HD3058
Compiling module xil_defaultlib.RAM256X1S_HD3059
Compiling module xil_defaultlib.RAM256X1S_HD3060
Compiling module xil_defaultlib.RAM256X1S_HD3061
Compiling module xil_defaultlib.RAM256X1S_HD3062
Compiling module xil_defaultlib.RAM256X1S_HD3063
Compiling module xil_defaultlib.RAM256X1S_HD3064
Compiling module xil_defaultlib.RAM256X1S_HD3065
Compiling module xil_defaultlib.RAM256X1S_HD3066
Compiling module xil_defaultlib.RAM256X1S_HD3067
Compiling module xil_defaultlib.RAM256X1S_HD3068
Compiling module xil_defaultlib.RAM256X1S_HD3069
Compiling module xil_defaultlib.RAM256X1S_HD3070
Compiling module xil_defaultlib.RAM256X1S_HD3071
Compiling module xil_defaultlib.RAM256X1S_HD3072
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__19
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 12:24:06 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:09 . Memory (MB): peak = 3664.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '70' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3691.500 ; gain = 48.852
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1
[Mon Nov 20 12:31:00 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
[Mon Nov 20 12:31:00 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.380 . Memory (MB): peak = 3736.789 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 3736.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3073
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3074
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3075
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3076
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3077
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3078
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3079
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3080
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3081
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3082
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3083
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3084
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3085
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3086
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3087
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3088
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3089
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3090
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3091
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3092
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3093
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3094
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3095
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3096
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3097
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3098
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3099
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3100
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3101
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3102
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3103
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3104
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3105
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3106
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3107
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3108
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3109
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3110
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3111
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3112
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3113
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3114
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3115
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3116
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3117
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3118
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3119
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3120
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3121
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3122
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3123
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3124
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3125
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3126
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3127
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3128
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3129
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3130
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3131
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3132
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3133
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3134
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3135
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3136
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3137
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3138
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3139
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3140
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3141
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3142
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3143
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3144
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3145
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3146
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3147
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3148
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3149
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3150
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3151
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3152
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3153
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3154
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3155
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3156
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3157
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3158
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3159
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3160
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3161
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3162
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3163
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3164
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3165
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3166
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3167
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3183
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3199
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__19
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD3073
Compiling module xil_defaultlib.RAM256X1S_HD3074
Compiling module xil_defaultlib.RAM256X1S_HD3075
Compiling module xil_defaultlib.RAM256X1S_HD3076
Compiling module xil_defaultlib.RAM256X1S_HD3077
Compiling module xil_defaultlib.RAM256X1S_HD3078
Compiling module xil_defaultlib.RAM256X1S_HD3079
Compiling module xil_defaultlib.RAM256X1S_HD3080
Compiling module xil_defaultlib.RAM256X1S_HD3081
Compiling module xil_defaultlib.RAM256X1S_HD3082
Compiling module xil_defaultlib.RAM256X1S_HD3083
Compiling module xil_defaultlib.RAM256X1S_HD3084
Compiling module xil_defaultlib.RAM256X1S_HD3085
Compiling module xil_defaultlib.RAM256X1S_HD3086
Compiling module xil_defaultlib.RAM256X1S_HD3087
Compiling module xil_defaultlib.RAM256X1S_HD3088
Compiling module xil_defaultlib.RAM256X1S_HD3089
Compiling module xil_defaultlib.RAM256X1S_HD3090
Compiling module xil_defaultlib.RAM256X1S_HD3091
Compiling module xil_defaultlib.RAM256X1S_HD3092
Compiling module xil_defaultlib.RAM256X1S_HD3093
Compiling module xil_defaultlib.RAM256X1S_HD3094
Compiling module xil_defaultlib.RAM256X1S_HD3095
Compiling module xil_defaultlib.RAM256X1S_HD3096
Compiling module xil_defaultlib.RAM256X1S_HD3097
Compiling module xil_defaultlib.RAM256X1S_HD3098
Compiling module xil_defaultlib.RAM256X1S_HD3099
Compiling module xil_defaultlib.RAM256X1S_HD3100
Compiling module xil_defaultlib.RAM256X1S_HD3101
Compiling module xil_defaultlib.RAM256X1S_HD3102
Compiling module xil_defaultlib.RAM256X1S_HD3103
Compiling module xil_defaultlib.RAM256X1S_HD3104
Compiling module xil_defaultlib.RAM256X1S_HD3105
Compiling module xil_defaultlib.RAM256X1S_HD3106
Compiling module xil_defaultlib.RAM256X1S_HD3107
Compiling module xil_defaultlib.RAM256X1S_HD3108
Compiling module xil_defaultlib.RAM256X1S_HD3109
Compiling module xil_defaultlib.RAM256X1S_HD3110
Compiling module xil_defaultlib.RAM256X1S_HD3111
Compiling module xil_defaultlib.RAM256X1S_HD3112
Compiling module xil_defaultlib.RAM256X1S_HD3113
Compiling module xil_defaultlib.RAM256X1S_HD3114
Compiling module xil_defaultlib.RAM256X1S_HD3115
Compiling module xil_defaultlib.RAM256X1S_HD3116
Compiling module xil_defaultlib.RAM256X1S_HD3117
Compiling module xil_defaultlib.RAM256X1S_HD3118
Compiling module xil_defaultlib.RAM256X1S_HD3119
Compiling module xil_defaultlib.RAM256X1S_HD3120
Compiling module xil_defaultlib.RAM256X1S_HD3121
Compiling module xil_defaultlib.RAM256X1S_HD3122
Compiling module xil_defaultlib.RAM256X1S_HD3123
Compiling module xil_defaultlib.RAM256X1S_HD3124
Compiling module xil_defaultlib.RAM256X1S_HD3125
Compiling module xil_defaultlib.RAM256X1S_HD3126
Compiling module xil_defaultlib.RAM256X1S_HD3127
Compiling module xil_defaultlib.RAM256X1S_HD3128
Compiling module xil_defaultlib.RAM256X1S_HD3129
Compiling module xil_defaultlib.RAM256X1S_HD3130
Compiling module xil_defaultlib.RAM256X1S_HD3131
Compiling module xil_defaultlib.RAM256X1S_HD3132
Compiling module xil_defaultlib.RAM256X1S_HD3133
Compiling module xil_defaultlib.RAM256X1S_HD3134
Compiling module xil_defaultlib.RAM256X1S_HD3135
Compiling module xil_defaultlib.RAM256X1S_HD3136
Compiling module xil_defaultlib.RAM256X1S_HD3137
Compiling module xil_defaultlib.RAM256X1S_HD3138
Compiling module xil_defaultlib.RAM256X1S_HD3139
Compiling module xil_defaultlib.RAM256X1S_HD3140
Compiling module xil_defaultlib.RAM256X1S_HD3141
Compiling module xil_defaultlib.RAM256X1S_HD3142
Compiling module xil_defaultlib.RAM256X1S_HD3143
Compiling module xil_defaultlib.RAM256X1S_HD3144
Compiling module xil_defaultlib.RAM256X1S_HD3145
Compiling module xil_defaultlib.RAM256X1S_HD3146
Compiling module xil_defaultlib.RAM256X1S_HD3147
Compiling module xil_defaultlib.RAM256X1S_HD3148
Compiling module xil_defaultlib.RAM256X1S_HD3149
Compiling module xil_defaultlib.RAM256X1S_HD3150
Compiling module xil_defaultlib.RAM256X1S_HD3151
Compiling module xil_defaultlib.RAM256X1S_HD3152
Compiling module xil_defaultlib.RAM256X1S_HD3153
Compiling module xil_defaultlib.RAM256X1S_HD3154
Compiling module xil_defaultlib.RAM256X1S_HD3155
Compiling module xil_defaultlib.RAM256X1S_HD3156
Compiling module xil_defaultlib.RAM256X1S_HD3157
Compiling module xil_defaultlib.RAM256X1S_HD3158
Compiling module xil_defaultlib.RAM256X1S_HD3159
Compiling module xil_defaultlib.RAM256X1S_HD3160
Compiling module xil_defaultlib.RAM256X1S_HD3161
Compiling module xil_defaultlib.RAM256X1S_HD3162
Compiling module xil_defaultlib.RAM256X1S_HD3163
Compiling module xil_defaultlib.RAM256X1S_HD3164
Compiling module xil_defaultlib.RAM256X1S_HD3165
Compiling module xil_defaultlib.RAM256X1S_HD3166
Compiling module xil_defaultlib.RAM256X1S_HD3167
Compiling module xil_defaultlib.RAM256X1S_HD3168
Compiling module xil_defaultlib.RAM256X1S_HD3169
Compiling module xil_defaultlib.RAM256X1S_HD3170
Compiling module xil_defaultlib.RAM256X1S_HD3171
Compiling module xil_defaultlib.RAM256X1S_HD3172
Compiling module xil_defaultlib.RAM256X1S_HD3173
Compiling module xil_defaultlib.RAM256X1S_HD3174
Compiling module xil_defaultlib.RAM256X1S_HD3175
Compiling module xil_defaultlib.RAM256X1S_HD3176
Compiling module xil_defaultlib.RAM256X1S_HD3177
Compiling module xil_defaultlib.RAM256X1S_HD3178
Compiling module xil_defaultlib.RAM256X1S_HD3179
Compiling module xil_defaultlib.RAM256X1S_HD3180
Compiling module xil_defaultlib.RAM256X1S_HD3181
Compiling module xil_defaultlib.RAM256X1S_HD3182
Compiling module xil_defaultlib.RAM256X1S_HD3183
Compiling module xil_defaultlib.RAM256X1S_HD3184
Compiling module xil_defaultlib.RAM256X1S_HD3185
Compiling module xil_defaultlib.RAM256X1S_HD3186
Compiling module xil_defaultlib.RAM256X1S_HD3187
Compiling module xil_defaultlib.RAM256X1S_HD3188
Compiling module xil_defaultlib.RAM256X1S_HD3189
Compiling module xil_defaultlib.RAM256X1S_HD3190
Compiling module xil_defaultlib.RAM256X1S_HD3191
Compiling module xil_defaultlib.RAM256X1S_HD3192
Compiling module xil_defaultlib.RAM256X1S_HD3193
Compiling module xil_defaultlib.RAM256X1S_HD3194
Compiling module xil_defaultlib.RAM256X1S_HD3195
Compiling module xil_defaultlib.RAM256X1S_HD3196
Compiling module xil_defaultlib.RAM256X1S_HD3197
Compiling module xil_defaultlib.RAM256X1S_HD3198
Compiling module xil_defaultlib.RAM256X1S_HD3199
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__19
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 12:34:59 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 3736.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:16 . Memory (MB): peak = 3749.711 ; gain = 12.922
run 20 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3764.309 ; gain = 0.000
close_design
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v:1]
[Mon Nov 20 12:44:52 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
set_property file_type {Data Files} [get_files  D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Instruction_memory.txt]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/BranchController/BranchController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/CheckEqual.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/ForwardingController.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ForwardingController/HazardDetectionUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/CheckEqual/IsZero.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/NotGate/NotGate.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/NotGate/NotGate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Or2Gate/Or2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Mon Nov 20 12:48:36 2017] Launched synth_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/synth_1/runme.log
launch_runs impl_1
[Mon Nov 20 12:49:20 2017] Launched impl_1...
Run output will be captured here: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Finished Parsing XDC File [D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-11128-RyanDesktop/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 3764.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 3764.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Instruction_memory.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3254
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3255
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3256
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3257
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3258
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3259
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3260
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3261
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3262
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3263
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3264
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3265
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3266
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3267
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3268
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3269
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3270
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3271
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3272
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3273
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3274
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3275
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3276
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3277
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3278
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3279
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3280
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3281
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3282
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3283
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3284
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3285
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3286
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3287
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3288
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3289
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3290
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3291
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3292
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3293
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3294
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3295
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3296
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3297
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3298
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3299
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3300
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3301
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3302
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3303
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3304
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3305
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3306
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3307
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3308
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3309
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3310
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3311
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3312
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3313
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3314
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3315
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3316
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3317
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3318
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3319
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3320
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3321
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3322
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3323
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3324
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3325
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3326
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module CheckEqual
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module ForwardingController
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IsZero
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__10
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__11
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__12
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__13
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__14
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__15
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__16
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__17
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__18
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__19
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__9
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module SignExtensionHalfByte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 92baab12fd0a49c9ae751c73dcde3784 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.Mux32Bit2To1__11
Compiling module xil_defaultlib.Mux32Bit2To1__12
Compiling module xil_defaultlib.Mux32Bit2To1__16
Compiling module xil_defaultlib.Mux32Bit2To1__14
Compiling module xil_defaultlib.Mux32Bit2To1__17
Compiling module xil_defaultlib.Mux32Bit2To1__15
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux32Bit2To1__13
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1__18
Compiling module xil_defaultlib.Mux32Bit2To1__10
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Mux5Bit2To1__1
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Controller
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD3200
Compiling module xil_defaultlib.RAM256X1S_HD3201
Compiling module xil_defaultlib.RAM256X1S_HD3202
Compiling module xil_defaultlib.RAM256X1S_HD3203
Compiling module xil_defaultlib.RAM256X1S_HD3204
Compiling module xil_defaultlib.RAM256X1S_HD3205
Compiling module xil_defaultlib.RAM256X1S_HD3206
Compiling module xil_defaultlib.RAM256X1S_HD3207
Compiling module xil_defaultlib.RAM256X1S_HD3208
Compiling module xil_defaultlib.RAM256X1S_HD3209
Compiling module xil_defaultlib.RAM256X1S_HD3210
Compiling module xil_defaultlib.RAM256X1S_HD3211
Compiling module xil_defaultlib.RAM256X1S_HD3212
Compiling module xil_defaultlib.RAM256X1S_HD3213
Compiling module xil_defaultlib.RAM256X1S_HD3214
Compiling module xil_defaultlib.RAM256X1S_HD3215
Compiling module xil_defaultlib.RAM256X1S_HD3216
Compiling module xil_defaultlib.RAM256X1S_HD3217
Compiling module xil_defaultlib.RAM256X1S_HD3218
Compiling module xil_defaultlib.RAM256X1S_HD3219
Compiling module xil_defaultlib.RAM256X1S_HD3220
Compiling module xil_defaultlib.RAM256X1S_HD3221
Compiling module xil_defaultlib.RAM256X1S_HD3222
Compiling module xil_defaultlib.RAM256X1S_HD3223
Compiling module xil_defaultlib.RAM256X1S_HD3224
Compiling module xil_defaultlib.RAM256X1S_HD3225
Compiling module xil_defaultlib.RAM256X1S_HD3226
Compiling module xil_defaultlib.RAM256X1S_HD3227
Compiling module xil_defaultlib.RAM256X1S_HD3228
Compiling module xil_defaultlib.RAM256X1S_HD3229
Compiling module xil_defaultlib.RAM256X1S_HD3230
Compiling module xil_defaultlib.RAM256X1S_HD3231
Compiling module xil_defaultlib.RAM256X1S_HD3232
Compiling module xil_defaultlib.RAM256X1S_HD3233
Compiling module xil_defaultlib.RAM256X1S_HD3234
Compiling module xil_defaultlib.RAM256X1S_HD3235
Compiling module xil_defaultlib.RAM256X1S_HD3236
Compiling module xil_defaultlib.RAM256X1S_HD3237
Compiling module xil_defaultlib.RAM256X1S_HD3238
Compiling module xil_defaultlib.RAM256X1S_HD3239
Compiling module xil_defaultlib.RAM256X1S_HD3240
Compiling module xil_defaultlib.RAM256X1S_HD3241
Compiling module xil_defaultlib.RAM256X1S_HD3242
Compiling module xil_defaultlib.RAM256X1S_HD3243
Compiling module xil_defaultlib.RAM256X1S_HD3244
Compiling module xil_defaultlib.RAM256X1S_HD3245
Compiling module xil_defaultlib.RAM256X1S_HD3246
Compiling module xil_defaultlib.RAM256X1S_HD3247
Compiling module xil_defaultlib.RAM256X1S_HD3248
Compiling module xil_defaultlib.RAM256X1S_HD3249
Compiling module xil_defaultlib.RAM256X1S_HD3250
Compiling module xil_defaultlib.RAM256X1S_HD3251
Compiling module xil_defaultlib.RAM256X1S_HD3252
Compiling module xil_defaultlib.RAM256X1S_HD3253
Compiling module xil_defaultlib.RAM256X1S_HD3254
Compiling module xil_defaultlib.RAM256X1S_HD3255
Compiling module xil_defaultlib.RAM256X1S_HD3256
Compiling module xil_defaultlib.RAM256X1S_HD3257
Compiling module xil_defaultlib.RAM256X1S_HD3258
Compiling module xil_defaultlib.RAM256X1S_HD3259
Compiling module xil_defaultlib.RAM256X1S_HD3260
Compiling module xil_defaultlib.RAM256X1S_HD3261
Compiling module xil_defaultlib.RAM256X1S_HD3262
Compiling module xil_defaultlib.RAM256X1S_HD3263
Compiling module xil_defaultlib.RAM256X1S_HD3264
Compiling module xil_defaultlib.RAM256X1S_HD3265
Compiling module xil_defaultlib.RAM256X1S_HD3266
Compiling module xil_defaultlib.RAM256X1S_HD3267
Compiling module xil_defaultlib.RAM256X1S_HD3268
Compiling module xil_defaultlib.RAM256X1S_HD3269
Compiling module xil_defaultlib.RAM256X1S_HD3270
Compiling module xil_defaultlib.RAM256X1S_HD3271
Compiling module xil_defaultlib.RAM256X1S_HD3272
Compiling module xil_defaultlib.RAM256X1S_HD3273
Compiling module xil_defaultlib.RAM256X1S_HD3274
Compiling module xil_defaultlib.RAM256X1S_HD3275
Compiling module xil_defaultlib.RAM256X1S_HD3276
Compiling module xil_defaultlib.RAM256X1S_HD3277
Compiling module xil_defaultlib.RAM256X1S_HD3278
Compiling module xil_defaultlib.RAM256X1S_HD3279
Compiling module xil_defaultlib.RAM256X1S_HD3280
Compiling module xil_defaultlib.RAM256X1S_HD3281
Compiling module xil_defaultlib.RAM256X1S_HD3282
Compiling module xil_defaultlib.RAM256X1S_HD3283
Compiling module xil_defaultlib.RAM256X1S_HD3284
Compiling module xil_defaultlib.RAM256X1S_HD3285
Compiling module xil_defaultlib.RAM256X1S_HD3286
Compiling module xil_defaultlib.RAM256X1S_HD3287
Compiling module xil_defaultlib.RAM256X1S_HD3288
Compiling module xil_defaultlib.RAM256X1S_HD3289
Compiling module xil_defaultlib.RAM256X1S_HD3290
Compiling module xil_defaultlib.RAM256X1S_HD3291
Compiling module xil_defaultlib.RAM256X1S_HD3292
Compiling module xil_defaultlib.RAM256X1S_HD3293
Compiling module xil_defaultlib.RAM256X1S_HD3294
Compiling module xil_defaultlib.RAM256X1S_HD3295
Compiling module xil_defaultlib.RAM256X1S_HD3296
Compiling module xil_defaultlib.RAM256X1S_HD3297
Compiling module xil_defaultlib.RAM256X1S_HD3298
Compiling module xil_defaultlib.RAM256X1S_HD3299
Compiling module xil_defaultlib.RAM256X1S_HD3300
Compiling module xil_defaultlib.RAM256X1S_HD3301
Compiling module xil_defaultlib.RAM256X1S_HD3302
Compiling module xil_defaultlib.RAM256X1S_HD3303
Compiling module xil_defaultlib.RAM256X1S_HD3304
Compiling module xil_defaultlib.RAM256X1S_HD3305
Compiling module xil_defaultlib.RAM256X1S_HD3306
Compiling module xil_defaultlib.RAM256X1S_HD3307
Compiling module xil_defaultlib.RAM256X1S_HD3308
Compiling module xil_defaultlib.RAM256X1S_HD3309
Compiling module xil_defaultlib.RAM256X1S_HD3310
Compiling module xil_defaultlib.RAM256X1S_HD3311
Compiling module xil_defaultlib.RAM256X1S_HD3312
Compiling module xil_defaultlib.RAM256X1S_HD3313
Compiling module xil_defaultlib.RAM256X1S_HD3314
Compiling module xil_defaultlib.RAM256X1S_HD3315
Compiling module xil_defaultlib.RAM256X1S_HD3316
Compiling module xil_defaultlib.RAM256X1S_HD3317
Compiling module xil_defaultlib.RAM256X1S_HD3318
Compiling module xil_defaultlib.RAM256X1S_HD3319
Compiling module xil_defaultlib.RAM256X1S_HD3320
Compiling module xil_defaultlib.RAM256X1S_HD3321
Compiling module xil_defaultlib.RAM256X1S_HD3322
Compiling module xil_defaultlib.RAM256X1S_HD3323
Compiling module xil_defaultlib.RAM256X1S_HD3324
Compiling module xil_defaultlib.RAM256X1S_HD3325
Compiling module xil_defaultlib.RAM256X1S_HD3326
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.IsZero
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module xil_defaultlib.Mux32Bit2To1__19
Compiling module xil_defaultlib.ForwardingController
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtensionHalfByte
Compiling module xil_defaultlib.CheckEqual
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 12:52:25 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:03 . Memory (MB): peak = 3774.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -view {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/RegFile.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:14 . Memory (MB): peak = 3804.684 ; gain = 40.375
run 20 us
