
<html><head><title>Real Number Modeling</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="astha" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668931" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Real Number Modeling" />
<meta name="Keywords" content="Real Number Modeling,wreal" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Real Number Modeling, Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668931" />
<meta name="NextFile" content="Using_the_wreal_Data_Type.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="CE_Information_in_VHDL-SPICE.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Real Number Modeling" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />
<script type="text/javascript" src="styles/shCore1.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shCore.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushCpp.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushJava.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushXml.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushPython.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushPowerShell.js">/*<![CDATA[*//*]]>*/</script><link rel="stylesheet" href="styles/shCoreDefault.css" type="text/css" /><link rel="stylesheet" href="styles/shCoreMidnight.css" type="text/css" /><script type="text/javascript">/*<![CDATA[*/
SyntaxHighlighter.all();
/*]]>*/</script>
        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="CE_Information_in_VHDL-SPICE.html" title="CE_Information_in_VHDL-SPICE">CE_Information_in_VHDL-SPICE</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Using_the_wreal_Data_Type.html" title="Using_the_wreal_Data_Type">Using_the_wreal_Data_Type</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">9</div>
<h1 style="margin: 4px 0 4px;"><span>Real Number Modeling</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="RealNumberModeling-1031602"></span>You can create designs using real number models (<a href="Glossary.html#Glossary-1036517">RNM</a>) and simulate them using the AMS Designer simulator. Using either Verilog-AMS or VHDL-AMS languages, you can define real ports that are not<code> electrical.</code> You can use<code> wreal </code>connect modules to connect real number models to Spectre or SPICE or<code> electrical </code>blocks. The elaborator automatically inserts appropriate connect modules between <code>electrical</code>&#160;ports (analog domain) and <code>wreal</code>&#160;ports (digital domain).</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You can use the <span style=""><code><a href="xrun_Command-Line_Options_for_Mixed-Signal_Designs.html#xrunCommandLineOptionsforMixedSignalDesigns-1064258">-iereport</a></code></span> or <span style=""><code><a href="xrun_Command-Line_Options_for_Mixed-Signal_Designs.html#xrunCommandLineOptionsforMixedSignalDesigns-1064258">-ieinfo</a></code>&#160;</span>command-line options to generate a report summary for each type of connect module the elaborator inserts.</p>
</div>
</div>

<p>Real connect modules support analog/digital (discrete<code> wreal</code>) conversion with a custom variable rate, while<code> wreal </code>connect modules support variable rate signal conversion. The <code>absdelta</code>&#160;function drives the real connect module analog-to-digital conversion, while digital events drive the real connect module digital-to-analog conversion.</p>
<h3 id="RealNumberModeling-BasicwrealFeaturesoftheAMSDesignerSimulatorwreal_amsBasicReal1047473">Basic wreal Features of the AMS Designer Simulator<span class="confluence-anchor-link" id="RealNumberModeling-wreal_amsBasicReal"></span><span class="confluence-anchor-link" id="RealNumberModeling-1047473"></span></h3>

<p>Basic<code> wreal </code>features of the AMS Designer simulator consist of the following:</p>
<ul><li>Scalar <code>wreal</code>&#160;declaration</li></ul><ul><li>Local <code>wreal</code>&#160;declaration in a behavioral construct</li></ul><ul><li>Hierarchical connection of nets where you explicitly assign the <code>wreal</code>&#160;data type</li></ul>
<p>You can use these features to create real-numbered models.</p>

<p>For example, the following Verilog-AMS model for a DC source has an output port type that is<code> wreal</code>, which is like a wire with the ability to transfer a real number:</p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">module rdcsource ( aout );
output aout;
wreal aout;&#160;&#160;&#160;&#160;&#160;//output wreal
\logic aout;&#160;&#160;&#160;&#160;//discrete domain

parameter real dc=0.0;
real aoutreg;

initial begin
&#160;&#160;&#160;&#160;aoutreg=dc;
end
assign aout = aoutreg;

endmodule</pre>
</div>
</div>

<p>The following Verilog-AMS model for a ramp source has an external clock that defines the sampling rate:</p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">module step (clk, y );
input clk;
output y;
wreal y;
\logic y;

parameter real offset=0.0;
parameter real step=1;

real yval;

initial
&#160;&#160;&#160;&#160;yval=offset;

always @(posedge clk)
begin
&#160;&#160;&#160;&#160;yval = yval + step ;
&#160;&#160;&#160;&#160;end

assign y = yval;
endmodule</pre>
</div>
</div>
<h3 id="RealNumberModeling-AdvancedwrealFeaturesoftheAMSDesignerSimulatorwreal_amsAdvReal1044158">Advanced wreal Features of the AMS Designer Simulator<span class="confluence-anchor-link" id="RealNumberModeling-wreal_amsAdvReal"></span><span class="confluence-anchor-link" id="RealNumberModeling-1044158"></span></h3>

<p>Advanced<code> wreal </code>features of the AMS Designer simulator consist of the following:</p>
<ul><li><code> wreal </code>arrays<br />For example:<code> <br />module wreal_src_bus ( out );<br />&#160;&#160;&#160;output out[1:0];&#160;<br />&#160;&#160;&#160;wreal out[1:0];<br /><br />assign out[0] = 3.2;<br />assign out[1] = 2.2;<br />endmodule<br /></code></li></ul><ul><li><code> wreal </code>nets with more than one driver.</li></ul><ul><li><code> wrealXState </code>and<code> wrealZState</code></li></ul><ul><li>Connections between<code> wreal&#160;</code>and VHDL<code> real </code>signals<br />See also <a href="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html">Connecting VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks</a>.</li></ul><ul><li>
<p><span class="confluence-anchor-link" id="RealNumberModeling-wrealCoercion"></span> wreal coercion for hierarchical connections between wreal and wire nets, wreal and SystemVerilog real nets, wreal and VHDL real nets<br /><br />wreal coercion refers to the ability to connect wreal nets hierarchically to wires and coercing the wires to become wreals. This also includes support for hierarchical connection of a wreal net to SV-real and VHDL-real signals.<br /><br />For example, the following discrete wreal step generator connects to an electrical resistor, so the elaborator coerces wire aout to wreal and inserts a bidirectional electrical -to-real connect<br /><br /><code>module: module top (  );</code><br /><code>electrical  gnd;</code><br /><code>ground gnd;</code><br /><code>wire   aout;</code><br /><code>\logic  aout;&#160;&#160;&#160;&#160;//discrete domain</code><br /><br /><code>&#160;&#160;&#160;&#160;clock_gen #(.period(1.0)) I0 ( .clk( clk ) );</code><br /><code>&#160;&#160;&#160;&#160;step #(.step(10.0e-6)) I2 ( .clk( clk ), .y( aout) );</code><br /><code>&#160;&#160;&#160;&#160;resistor #(.r(200.0)) RLOAD2  (aout, gnd);</code><br /><code>endmodule</code><br /><br />where<code> module step </code>might look like this:<br /><br /><code> module step (clk, y );<br />input clk;<br />output  y;<br />wreal y;<br />\logic y;<br /><br />parameter real offset=0.0;<br />parameter real step=1;<br />real  yval;<br />initial<br />&#160;&#160;&#160;&#160;yval=offset;<br />always @(posedge clk)<br />begin<br />&#160;&#160;&#160;&#160;yval = yval + step  ;<br />endassign y = yval;</code></p>

<p><code>endmodule</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>You can use the <code>xrun/xmelab</code> option <code>-rnm_coerce</code> with parameters to turn the wreal coercion feature <code>ON</code> or <code>OFF</code>. The default is <code>ON</code> for whole design.</p>
</div>
</div>

<p>See also&#160;<a href="Resolving_Disciplines_for_Verilog-AMS_wreal_Nets.html#ResolvingDisciplinesforVerilogAMSwrealNets-1044390">Instantiating VHDL Blocks with Real Signal Ports on a Schematic</a>&#160;and <a href="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html">Connecting VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks</a>.</p>
</li></ul><ul><li><code> wreal </code>nets with inherited connections<br />This includes:</li></ul><ul><ul><li>Connection between a<code> wreal </code>nettype and another<code> wreal </code>nettype through an inherited connection.</li></ul></ul><ul><ul><li>
<p>Connection between a<code> wreal </code>nettype and an<code> electrical </code>nettype through an inherited connection.<br />Wreal nets with inherited connections are also supported in the analog design environment (<a href="Glossary.html#Glossary-1033531"> ADE </a>) flow. However, for this, you need to explicitly define the target nets of the inherited connection to wreal nets.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Connection between the<code>&#160;wreal&#160;</code>nettype and the <code>real</code> nettype is not supported.</p>
</div>
</div>

<p><span style=""><strong>Example&#160;</strong></span>(<code>wreal</code>&#160;nettype with another <code>wreal</code>&#160;nettype):<code> <br /></code></p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">module top; 

wreal (* integer inh_conn_prop_name=&quot;global_prop_wreal&quot;;
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;integer inh_conn_def_value=&quot;cds_globals.wr&quot;; *) local;
&#160;
always @(local) begin 
$display(&quot;======= local=&quot;, local);
end

initial begin

#1 $display(&quot;======= (ini) local=&quot;, local);
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;#1 $display(&quot;======= (ini) local=&quot;, local);
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;#1 $display(&quot;======= (ini) local=&quot;, local);
end

endmodule</pre>
</div>
</div>

<p>where module <code>cds_globals</code>&#160;might look like the following:<br /><code> </code></p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">module cds_globals;

electrical el, gnd;
&#160;&#160;&#160;&#160;wreal wr;
&#160;&#160;&#160;&#160;real re;
&#160;&#160;&#160;&#160;wire wi;
&#160;&#160;&#160;&#160;reg rg;
&#160;&#160;&#160;&#160;ground gnd;

&#160;&#160;&#160;&#160;assign wr = re;
&#160;&#160;&#160;&#160;assign wi = rg;

&#160;&#160;&#160;&#160;vsource #(.dc(3.3)) v1 (el, gnd);

&#160;&#160;&#160;&#160;initial begin 
#0 re = 0.0; rg = 0;
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;#1 re = 1.1; rg = 1;
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;#1 re = 2.2; rg = 0;
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;#1 re = 3.3; rg = 1;
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;#1 re = 4.4; rg = 0;
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;#1 re = 5.5; rg = 1;
end

endmodule</pre>
</div>
</div>
</li></ul></ul><ul><li><code> -wreal_resolution </code>command-line option for specifying a resolution function for<code> wreal </code>nets with more than one driver</li></ul><ul><li><code> wreal </code>as an independent variable in the&#160;<span style=""><a class="message-url" href="../verilogamsref/chap9.html#table_model">$table_model</a>&#160;</span>function<br /><br />For more information, see <a href="wreal_Independent_Variables_in_a__table_model.html">Using wreal Independent Variables in a $table_model</a>.</li></ul><ul><li><span class="confluence-anchor-link" id="RealNumberModeling-delayonwreal"></span>Delays on <code>wreal</code> nets<br />Single net delays and assignment delays are supported on <code>wreal</code> nets. Assignment delays are supported when they are used with wreal nets that are part of continuous assignment declaration or net assignment declaration. This includes:</li></ul><ul><ul><li>real to wreal assignments<code> <br />real r,<br />wreal w;<br />assign #5 w = r;<br /> </code></li></ul></ul><ul><ul><li>wreal to wreal assignments<span style=""> <br /><code>wreal x,</code><br /><code>wreal w;</code><br /><code>assign #5 w = x;</code><br /></span></li></ul></ul><p style="margin-left: 60.0px;">Following are not supported:</p>
<ul><ul><li>Multiple delays in a net delay. For example:<br /><code> wreal #(10,11) w; </code></li></ul></ul><ul><ul><li>Multiple delays (rise, fall or rise, fall to-z) in an assignment delay. For example:<br /><code> assign #(2,3,4) a = b;</code></li></ul></ul><h5 id="RealNumberModeling-RelatedTopics">Related Topics</h5><ul><li><a href="Using_the_wreal_Data_Type.html">Using the wreal Data Type</a></li><li><span style=""><a class="message-url" href="../verilogamsref/chap4.html#wrealArray">Arrays of Real Nets</a></span></li><li><span style=""><a class="message-url" href="../verilogamsref/chap4.html#wrealStates">Real Nets with More than One Driver</a></span></li><li><a href="Selecting_a_wreal_Resolution_Function.html">Selecting a wreal Resolution Function</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="CE_Information_in_VHDL-SPICE.html" id="prev" title="CE_Information_in_VHDL-SPICE">CE_Information_in_VHDL-SPICE</a></em></b><b><em><a href="Using_the_wreal_Data_Type.html" id="nex" title="Using_the_wreal_Data_Type">Using_the_wreal_Data_Type</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>