INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Codes/Verilog/Heirchy/Heirchy.srcs/sources_1/new/FHA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Codes/Verilog/Heirchy/Heirchy.srcs/sim_1/new/tb_hierarchy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hierarchy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Codes/Verilog/Heirchy/Heirchy.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
