; generated by Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
; commandline ArmCC [--c99 --split_sections --debug -c --asm -ocnn_1\stm32f7xx_hal_rcc_ex.o --depend=cnn_1\stm32f7xx_hal_rcc_ex.d --cpu=Cortex-M7 --fpu=SoftVFP --apcs=interwork -O3 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc/Legacy -I../Middlewares/Third_Party/FatFs/src/drivers -I../Drivers/CMSIS/Device/ST/STM32F7xx/Include -I../Middlewares/Third_Party/FatFs/src -I../Drivers/CMSIS/Include -I..\..\..\..\STM32_Project -I..\..\..\STM32F7_Project -I..\..\..\..\LKML_C\Src -I..\..\..\..\LKML_C -I.\RTE\_CNN_1 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F7xx_DFP\2.9.0\Drivers\CMSIS\Device\ST\STM32F7xx\Include -D__MICROLIB -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F746xx -DUSE_HAL_DRIVER -DSTM32F746xx --omf_browse=cnn_1\stm32f7xx_hal_rcc_ex.crf ../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.HAL_RCCEx_GetPeriphCLKConfig||, CODE, READONLY, ALIGN=2

HAL_RCCEx_GetPeriphCLKConfig PROC
        LDR      r2,|L1.432|
        MOV      r1,#0x7fc0
        PUSH     {r4-r7,lr}
        LDR      r3,|L1.428|
        STR      r3,[r0,#0]
        LDR      r4,[r2,#0]
        RBIT     r3,r1
        ANDS     r4,r4,r1
        CLZ      r5,r3
        MOV      r3,#0x30000
        LSRS     r4,r4,r5
        STR      r4,[r0,#4]
        RBIT     r5,r3
        LDR      r4,[r2,#0]
        CLZ      r6,r5
        AND      r5,r4,#0x30000
        MOV      r4,#0xf000000
        LSRS     r5,r5,r6
        STR      r5,[r0,#0x10]
        RBIT     r6,r4
        LDR      r5,[r2,#0]
        CLZ      r7,r6
        AND      r6,r5,#0xf000000
        MOV      r5,#0x70000000
        LSRS     r6,r6,r7
        STR      r6,[r0,#0xc]
        RBIT     r7,r5
        LDR      r6,[r2,#0]
        ADDS     r2,r2,#4
        CLZ      r7,r7
        AND      r6,r6,#0x70000000
        LSRS     r6,r6,r7
        STR      r6,[r0,#8]
        RBIT     r7,r1
        LDR      r6,[r2,#0]
        CLZ      r7,r7
        ANDS     r6,r6,r1
        LSRS     r6,r6,r7
        STR      r6,[r0,#0x14]
        RBIT     r6,r3
        LDR      r1,[r2,#0]
        RBIT     r4,r4
        CLZ      r6,r6
        AND      r1,r1,#0x30000
        LSRS     r1,r1,r6
        STR      r1,[r0,#0x20]
        LDR      r1,[r2,#0]
        CLZ      r4,r4
        AND      r1,r1,#0xf000000
        LSRS     r1,r1,r4
        STR      r1,[r0,#0x18]
        RBIT     r4,r5
        LDR      r1,[r2,#0]
        ADDS     r2,r2,#4
        CLZ      r4,r4
        AND      r1,r1,#0x70000000
        LSRS     r1,r1,r4
        MOVS     r4,#0x1f
        STR      r1,[r0,#0x1c]
        LDR      r1,[r2,#0]
        RBIT     r4,r4
        AND      r1,r1,#0x1f
        CLZ      r4,r4
        LSRS     r1,r1,r4
        MOV      r4,#0x1f00
        STR      r1,[r0,#0x24]
        LDR      r1,[r2,#0]
        RBIT     r4,r4
        AND      r1,r1,#0x1f00
        CLZ      r4,r4
        RBIT     r3,r3
        LSRS     r1,r1,r4
        STR      r1,[r0,#0x28]
        LDR      r1,[r2,#0]
        CLZ      r3,r3
        AND      r1,r1,#0x30000
        LSRS     r1,r1,r3
        STR      r1,[r0,#0x2c]
        LDR      r1,[r2,#0]
        AND      r1,r1,#0x300000
        STR      r1,[r0,#0x3c]
        LDR      r1,[r2,#0]
        LDR      r3,|L1.432|
        AND      r1,r1,#0xc00000
        STR      r1,[r0,#0x40]
        SUBS     r3,r3,#0x7c
        LDR      r4,[r3,#0]
        ADDS     r1,r2,#4
        AND      r4,r4,#0x800000
        STR      r4,[r0,#0x34]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0x30000
        STR      r4,[r0,#0x64]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0xc0000
        STR      r4,[r0,#0x68]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0x300000
        STR      r4,[r0,#0x6c]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0xc00000
        STR      r4,[r0,#0x70]
        LDR      r4,[r1,#0]
        AND      r4,r4,#3
        STR      r4,[r0,#0x44]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0xc
        STR      r4,[r0,#0x48]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0x30
        STR      r4,[r0,#0x4c]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0xc0
        STR      r4,[r0,#0x50]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0x300
        STR      r4,[r0,#0x54]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0xc00
        STR      r4,[r0,#0x58]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0x3000
        STR      r4,[r0,#0x5c]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0xc000
        STR      r4,[r0,#0x60]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0x3000000
        STR      r4,[r0,#0x74]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0x4000000
        STR      r4,[r0,#0x78]
        LDR      r4,[r1,#0]
        AND      r4,r4,#0x8000000
        STR      r4,[r0,#0x7c]
        LDR      r1,[r1,#0]
        LDR      r4,|L1.432|
        AND      r1,r1,#0x10000000
        STR      r1,[r0,#0x80]
        LDR      r1,[r3,#0]
        SUBS     r4,r4,#0x14
        LDR      r3,[r4,#0]
        AND      r1,r1,#0x1f0000
        AND      r3,r3,#0x300
        ORRS     r3,r3,r1
        STR      r3,[r0,#0x30]
        LDR      r1,[r2,#0]
        LSLS     r1,r1,#7
        BMI      |L1.418|
        MOVS     r1,#0
        B        |L1.422|
|L1.418|
        MOV      r1,#0x1000000
|L1.422|
        STR      r1,[r0,#0x38]
        POP      {r4-r7,pc}
        ENDP

        DCW      0x0000
|L1.428|
        DCD      0x00fffff1
|L1.432|
        DCD      0x40023884

        AREA ||i.HAL_RCCEx_GetPeriphCLKFreq||, CODE, READONLY, ALIGN=2

HAL_RCCEx_GetPeriphCLKFreq PROC
        PUSH     {r4-r7,lr}
        LDR      r3,|L2.276|
        CMP      r0,#0x80000
        LDR      r5,|L2.268|
        MOV      lr,#0x100000
        LDR      r6,|L2.272|
        SUB      r4,r3,#4
        LDR      r7,|L2.280|
        ADD      r2,r3,#4
        LDR      r1,|L2.284|
        MOV      r12,r0
        MOV      r0,#0
        BEQ      |L2.64|
        CMP      r12,lr
        BNE      |L2.86|
        LDR      r12,[r2,#0]
        ANDS     r12,r12,#0xc00000
        BEQ      |L2.172|
        CMP      r12,#0x400000
        BEQ      |L2.214|
        CMP      r12,#0x800000
        BNE      |L2.86|
        B        |L2.84|
|L2.64|
        LDR      r12,[r2,#0]
        ANDS     r12,r12,#0x300000
        BEQ      |L2.88|
        CMP      r12,lr
        BEQ      |L2.130|
        CMP      r12,#0x200000
        BNE      |L2.86|
|L2.84|
        MOV      r0,r7
|L2.86|
        POP      {r4-r7,pc}
|L2.88|
        LDR      r0,[r1,#0]
        LSLS     r0,r0,#9
        LDR      r0,[r1,#0]
        AND      r0,r0,#0x3f
        BMI      |L2.106|
        UDIV     r0,r5,r0
        B        |L2.110|
|L2.106|
        UDIV     r0,r6,r0
|L2.110|
        LDR      r1,[r3,#0]
        LDR      r3,[r3,#0]
        LDR      r4,[r2,#0]
        UBFX     r2,r1,#24,#4
        UBFX     r3,r3,#6,#9
        UBFX     r1,r4,#8,#5
        B        |L2.254|
|L2.130|
        LDR      r0,[r1,#0]
        LSLS     r0,r0,#9
        LDR      r0,[r1,#0]
        AND      r0,r0,#0x3f
        BMI      |L2.148|
        UDIV     r0,r5,r0
        B        |L2.152|
|L2.148|
        UDIV     r0,r6,r0
|L2.152|
        LDR      r1,[r4,#0]
        LDR      r3,[r4,#0]
        LDR      r4,[r2,#0]
        UBFX     r2,r1,#24,#4
        AND      r1,r4,#0x1f
        UBFX     r3,r3,#6,#9
        B        |L2.254|
|L2.172|
        LDR      r0,[r1,#0]
        LSLS     r0,r0,#9
        LDR      r0,[r1,#0]
        AND      r0,r0,#0x3f
        BMI      |L2.190|
        UDIV     r0,r5,r0
        B        |L2.194|
|L2.190|
        UDIV     r0,r6,r0
|L2.194|
        LDR      r4,[r3,#0]
        LDR      r3,[r3,#0]
        LDR      r1,[r2,#0]
        UBFX     r2,r4,#24,#4
        UBFX     r3,r3,#6,#9
        UBFX     r1,r1,#8,#5
        B        |L2.254|
|L2.214|
        LDR      r0,[r1,#0]
        LSLS     r0,r0,#9
        LDR      r0,[r1,#0]
        AND      r0,r0,#0x3f
        BMI      |L2.232|
        UDIV     r0,r5,r0
        B        |L2.236|
|L2.232|
        UDIV     r0,r6,r0
|L2.236|
        LDR      r5,[r4,#0]
        LDR      r3,[r4,#0]
        LDR      r1,[r2,#0]
        UBFX     r2,r5,#24,#4
        AND      r1,r1,#0x1f
        UBFX     r3,r3,#6,#9
|L2.254|
        MULS     r3,r0,r3
        ADDS     r1,r1,#1
        UDIV     r0,r3,r2
        UDIV     r0,r0,r1
        POP      {r4-r7,pc}
        ENDP

|L2.268|
        DCD      0x00f42400
|L2.272|
        DCD      0x017d7840
|L2.276|
        DCD      0x40023888
|L2.280|
        DCD      0x00bb8000
|L2.284|
        DCD      0x40023804

        AREA ||i.HAL_RCCEx_PeriphCLKConfig||, CODE, READONLY, ALIGN=2

HAL_RCCEx_PeriphCLKConfig PROC
        PUSH     {r3-r11,lr}
        MOV      r4,r0
        LDRB     r0,[r0,#0]
        LDR      r8,|L3.1076|
        MOV      r6,#0
        MOV      r5,r6
        LSLS     r0,r0,#31
        BEQ      |L3.52|
        LDR      r1,[r8,#0]
        BIC      r1,r1,#0x800000
        STR      r1,[r8,#0]
        LDR      r1,[r8,#0]
        LDR      r2,[r4,#0x34]
        ORRS     r1,r1,r2
        STR      r1,[r8,#0]
        LDR      r0,[r4,#0x34]
        CBNZ     r0,|L3.52|
        MOVS     r6,#1
|L3.52|
        LDR      r0,[r4,#0]
        LSLS     r0,r0,#12
        BPL      |L3.92|
        LDR      r0,|L3.1076|
        LDR      r2,[r4,#0x3c]
        ADDS     r0,r0,#0x84
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x300000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
        LDR      r0,[r4,#0x3c]
        CMP      r0,#0x100000
        BEQ      |L3.86|
        CBZ      r0,|L3.90|
        B        |L3.92|
|L3.86|
        MOVS     r6,#1
        B        |L3.92|
|L3.90|
        MOVS     r5,#1
|L3.92|
        LDR      r0,[r4,#0]
        LSLS     r0,r0,#11
        BPL      |L3.132|
        LDR      r0,|L3.1076|
        LDR      r2,[r4,#0x40]
        ADDS     r0,r0,#0x84
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0xc00000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
        LDR      r0,[r4,#0x40]
        CMP      r0,#0x400000
        BEQ      |L3.126|
        CBZ      r0,|L3.130|
        B        |L3.132|
|L3.126|
        MOVS     r6,#1
        B        |L3.132|
|L3.130|
        MOVS     r5,#1
|L3.132|
        LDR      r0,[r4,#0]
        LSLS     r1,r0,#7
        BPL      |L3.140|
        MOVS     r6,#1
|L3.140|
        LSLS     r0,r0,#26
        BPL      |L3.324|
        LDR      r0,|L3.1076|
        ADDS     r0,r0,#0x38
        LDR      r1,[r0,#0]
        ORR      r1,r1,#0x10000000
        STR      r1,[r0,#0]
        LDR      r0,[r0,#0]
        LDR      r9,|L3.1080|
        AND      r0,r0,#0x10000000
        STR      r0,[sp,#0]
        LDR      r1,[r9,#0]
        ORR      r1,r1,#0x100
        STR      r1,[r9,#0]
        BL       HAL_GetTick
        MOV      r7,r0
        B        |L3.198|
|L3.188|
        BL       HAL_GetTick
        SUBS     r0,r0,r7
        CMP      r0,#0x64
|L3.196|
        BHI      |L3.452|
|L3.198|
        LDR      r0,[r9,#0]
        LSLS     r0,r0,#23
        BPL      |L3.188|
        LDR      r7,|L3.1076|
        ADDS     r7,r7,#0x68
        LDR      r0,[r7,#0]
        ANDS     r0,r0,#0x300
        BEQ      |L3.290|
        LDRH     r1,[r4,#0x30]
        AND      r1,r1,#0x300
        CMP      r1,r0
        BEQ      |L3.290|
        LDR      r0,[r7,#0]
        LDR      r1,[r7,#0]
        BIC      r0,r0,#0x300
        ORR      r1,r1,#0x10000
        STR      r1,[r7,#0]
        LDR      r1,[r7,#0]
        BIC      r1,r1,#0x10000
        STR      r1,[r7,#0]
        STR      r0,[r7,#0]
        LDR      r0,[r7,#0]
        LSLS     r0,r0,#31
        BEQ      |L3.290|
        BL       HAL_GetTick
        MOV      r9,r0
        MOV      r10,#0x1388
        B        |L3.284|
        NOP      
|L3.272|
        BL       HAL_GetTick
        SUB      r1,r0,r9
        CMP      r1,r10
        BHI      |L3.196|
|L3.284|
        LDR      r0,[r7,#0]
        LSLS     r0,r0,#30
        BPL      |L3.272|
|L3.290|
        LDR      r0,[r4,#0x30]
        UBFX     r1,r0,#8,#2
        CMP      r1,#3
        BEQ      |L3.550|
        LDR      r1,[r8,#0]
        BIC      r1,r1,#0x1f0000
        STR      r1,[r8,#0]
|L3.312|
        LDRH     r1,[r4,#0x30]
        LDR      r0,[r7,#0]
        UBFX     r1,r1,#0,#12
        ORRS     r0,r0,r1
        STR      r0,[r7,#0]
|L3.324|
        LDRB     r0,[r4,#0]
        LSLS     r0,r0,#27
        BPL      |L3.350|
        LDR      r0,|L3.1076|
        ADDS     r0,r0,#0x84
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x1000000
        STR      r1,[r0,#0]
        LDR      r1,[r0,#0]
        LDR      r2,[r4,#0x38]
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.350|
        LDRH     r1,[r4,#0]
        LDR      r0,|L3.1076|
        ADDS     r0,r0,#0x88
        LSLS     r1,r1,#17
        BPL      |L3.372|
        LDR      r2,[r4,#0x64]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x30000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.372|
        LDRH     r1,[r4,#0]
        LSLS     r1,r1,#16
        BPL      |L3.390|
        LDR      r2,[r4,#0x68]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0xc0000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.390|
        LDR      r1,[r4,#0]
        LSLS     r1,r1,#15
        BPL      |L3.408|
        LDR      r2,[r4,#0x6c]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x300000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.408|
        LDR      r1,[r4,#0]
        LSLS     r1,r1,#14
        BPL      |L3.426|
        LDR      r2,[r4,#0x70]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0xc00000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.426|
        LDRB     r1,[r4,#0]
        LSLS     r1,r1,#25
        BPL      |L3.444|
        LDR      r2,[r4,#0x44]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#3
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.444|
        LDRB     r1,[r4,#0]
        LSLS     r1,r1,#24
        BPL      |L3.466|
        B        |L3.454|
|L3.452|
        B        |L3.968|
|L3.454|
        LDR      r2,[r4,#0x48]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0xc
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.466|
        LDRH     r1,[r4,#0]
        LSLS     r1,r1,#23
        BPL      |L3.484|
        LDR      r2,[r4,#0x4c]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x30
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.484|
        LDRH     r1,[r4,#0]
        LSLS     r1,r1,#22
        BPL      |L3.502|
        LDR      r2,[r4,#0x50]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0xc0
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.502|
        LDRH     r1,[r4,#0]
        LSLS     r1,r1,#21
        BPL      |L3.520|
        LDR      r2,[r4,#0x54]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x300
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.520|
        LDRH     r1,[r4,#0]
        LSLS     r1,r1,#20
        BPL      |L3.538|
        LDR      r2,[r4,#0x58]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0xc00
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.538|
        LDRH     r1,[r4,#0]
        LSLS     r1,r1,#19
        BPL      |L3.560|
        LDR      r2,[r4,#0x5c]
        LDR      r1,[r0,#0]
        B        |L3.552|
|L3.550|
        B        |L3.624|
|L3.552|
        BIC      r1,r1,#0x3000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.560|
        LDRH     r1,[r4,#0]
        LSLS     r1,r1,#18
        BPL      |L3.578|
        LDR      r2,[r4,#0x60]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0xc000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.578|
        LDR      r1,[r4,#0]
        LSLS     r1,r1,#9
        BPL      |L3.596|
        LDR      r2,[r4,#0x78]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x4000000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.596|
        LDR      r1,[r4,#0]
        LSLS     r1,r1,#10
        BPL      |L3.646|
        LDR      r2,[r4,#0x7c]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x8000000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
        LDR      r1,[r4,#0x7c]
        CMP      r1,#0x8000000
        BEQ      |L3.644|
        B        |L3.646|
|L3.624|
        LDR      r2,|L3.1084|
        LDR      r3,[r8,#0]
        ANDS     r0,r0,r2
        BIC      r2,r3,#0x1f0000
        ORRS     r2,r2,r0
        STR      r2,[r8,#0]
        B        |L3.312|
|L3.644|
        MOVS     r5,#1
|L3.646|
        LDR      r1,[r4,#0]
        LSLS     r2,r1,#28
        BPL      |L3.654|
        MOVS     r5,#1
|L3.654|
        LSLS     r1,r1,#13
        BPL      |L3.670|
        LDR      r2,[r4,#0x74]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x3000000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.670|
        LDR      r1,[r4,#0]
        LSLS     r1,r1,#8
        BPL      |L3.690|
        LDR      r2,[r4,#0x80]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x10000000
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
|L3.690|
        CMP      r6,#1
        MOV      r11,#0x30000
        MOV      r9,#0xf000000
        MOV      r10,#0x70000000
        BEQ      |L3.714|
        LDR      r0,[r4,#0]
        CMP      r0,#0x2000000
        BNE      |L3.966|
|L3.714|
        LDR      r6,|L3.1076|
        SUBS     r6,r6,#8
        LDR      r0,[r6,#0]
        BIC      r0,r0,#0x4000000
        STR      r0,[r6,#0]
        BL       HAL_GetTick
        MOV      r7,r0
        B        |L3.746|
        NOP      
|L3.736|
        BL       HAL_GetTick
        SUBS     r0,r0,r7
        CMP      r0,#0x64
        BHI      |L3.968|
|L3.746|
        LDR      r0,|L3.1076|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        LSLS     r0,r0,#4
        BMI      |L3.736|
        LDRB     r0,[r4,#0]
        LDR      lr,|L3.1076|
        LSLS     r0,r0,#31
        ADD      lr,lr,#0x7c
        BEQ      |L3.874|
        LDR      r0,[r4,#0x34]
        CBNZ     r0,|L3.874|
        LDR      r12,[lr,#0]
        RBIT     r7,r11
        LDR      r2,[lr,#0]
        MOV      r6,#0x7fc0
        CLZ      r8,r7
        LDR      r0,[r4,#4]
        AND      r1,r12,#0x30000
        RBIT     r12,r9
        LSR      r1,r1,r8
        RBIT     r7,r6
        CLZ      r8,r12
        CLZ      r12,r7
        RBIT     r6,r11
        AND      r2,r2,#0xf000000
        LSL      r0,r0,r12
        CLZ      r6,r6
        RBIT     r7,r9
        LSR      r2,r2,r8
        LSLS     r1,r1,r6
        RBIT     r12,r10
        LDR      r6,[r4,#8]
        CLZ      r7,r7
        ORRS     r0,r0,r1
        LSLS     r2,r2,r7
        CLZ      r1,r12
        ORRS     r0,r0,r2
        LSLS     r6,r6,r1
        ORRS     r0,r0,r6
        STR      r0,[lr,#0]
|L3.874|
        LDR      r0,[r4,#0]
        LSLS     r1,r0,#12
        BPL      |L3.888|
        LDR      r1,[r4,#0x3c]
        CMP      r1,#0x100000
        BEQ      |L3.900|
|L3.888|
        LSLS     r0,r0,#11
        BPL      |L3.1024|
        LDR      r0,[r4,#0x40]
        CMP      r0,#0x400000
        BNE      |L3.1024|
|L3.900|
        LDR      r1,[lr,#0]
        RBIT     r6,r11
        MOV      r12,#0x7fc0
        CLZ      r7,r6
        LDR      r6,[lr,#0]
        AND      r1,r1,#0x30000
        LDR      r0,[r4,#4]
        RBIT     r12,r12
        LSRS     r1,r1,r7
        RBIT     r7,r9
        CLZ      r12,r12
        CLZ      r8,r7
        RBIT     r3,r11
        RBIT     r7,r10
        LSL      r0,r0,r12
        CLZ      r7,r7
        CLZ      r12,r3
        B        |L3.970|
|L3.966|
        B        |L3.1252|
|L3.968|
        B        |L3.1498|
|L3.970|
        LSL      r1,r1,r12
        AND      r6,r6,#0x70000000
        LDR      r3,[r4,#0xc]
        RBIT     r2,r10
        LSRS     r6,r6,r7
        LSL      r3,r3,r8
        CLZ      r7,r2
        LDR      r2,|L3.1076|
        ORRS     r0,r0,r1
        ADDS     r2,r2,#0x84
        LSLS     r6,r6,r7
        ORRS     r0,r0,r3
        ORRS     r0,r0,r6
        STR      r0,[lr,#0]
        LDR      r0,[r2,#0]
        LDR      r1,[r4,#0x24]
        BIC      r0,r0,#0x1f
        SUBS     r1,r1,#1
        ORRS     r0,r0,r1
        STR      r0,[r2,#0]
|L3.1024|
        LDR      r0,[r4,#0]
        LSLS     r0,r0,#7
        BPL      |L3.1146|
        LDR      r2,[lr,#0]
        RBIT     r0,r9
        LDR      r3,[lr,#0]
        MOV      r6,#0x7fc0
        RBIT     r7,r10
        RBIT     r12,r11
        RBIT     r6,r6
        AND      r2,r2,#0xf000000
        CLZ      r7,r7
        CLZ      r12,r12
        CLZ      r0,r0
        B        |L3.1088|
|L3.1076|
        DCD      0x40023808
|L3.1080|
        DCD      0x40007000
|L3.1084|
        DCD      0x0ffffcff
|L3.1088|
        LSRS     r2,r2,r0
        STR      r2,[sp,#0]
        CLZ      r8,r6
        LDR      r2,[r4,#0x10]
        AND      r1,r3,#0x70000000
        LDR      r0,[r4,#4]
        RBIT     r6,r10
        LSL      r2,r2,r12
        RBIT     r12,r9
        LSL      r0,r0,r8
        ORRS     r0,r0,r2
        LDR      r2,[sp,#0]
        CLZ      r3,r12
        LSRS     r1,r1,r7
        LSLS     r2,r2,r3
        CLZ      r3,r6
        ORRS     r0,r0,r2
        LSLS     r1,r1,r3
        ORRS     r0,r0,r1
        STR      r0,[lr,#0]
|L3.1146|
        LDR      r0,[r4,#0]
        LSLS     r0,r0,#6
        BPL      |L3.1218|
        ADD      r1,r4,#8
        MOV      r0,#0x7fc0
        RBIT     r12,r11
        RBIT     r2,r0
        LDR      r0,[r4,#4]
        LDM      r1,{r1,r3,r7}
        CLZ      r2,r2
        CLZ      r8,r12
        RBIT     r12,r9
        LSLS     r0,r0,r2
        RBIT     r6,r10
        CLZ      r12,r12
        LSL      r7,r7,r8
        LSL      r3,r3,r12
        CLZ      r6,r6
        ORRS     r0,r0,r7
        LSLS     r1,r1,r6
        ORRS     r0,r0,r3
        ORRS     r0,r0,r1
        STR      r0,[lr,#0]
|L3.1218|
        LDR      r6,|L3.1712|
        LDR      r0,[r6,#0]
        ORR      r0,r0,#0x4000000
        STR      r0,[r6,#0]
        BL       HAL_GetTick
        MOV      r7,r0
        B        |L3.1246|
|L3.1236|
        BL       HAL_GetTick
        SUBS     r0,r0,r7
        CMP      r0,#0x64
        BHI      |L3.1498|
|L3.1246|
        LDR      r0,[r6,#0]
        LSLS     r0,r0,#4
        BPL      |L3.1236|
|L3.1252|
        CMP      r5,#0
        BEQ      |L3.1500|
        LDR      r5,|L3.1712|
        LDR      r0,[r5,#0]
        BIC      r0,r0,#0x10000000
        STR      r0,[r5,#0]
        BL       HAL_GetTick
        MOV      r6,r0
        B        |L3.1286|
        NOP      
|L3.1276|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        CMP      r0,#0x64
        BHI      |L3.1498|
|L3.1286|
        LDR      r0,|L3.1712|
        LDR      r0,[r0,#0]
        MVNS     r0,r0
        LSLS     r0,r0,#2
        BPL      |L3.1276|
        LDR      r0,|L3.1712|
        LDR      r1,[r4,#0]
        ADDS     r0,r0,#0x88
        LSLS     r2,r1,#12
        BPL      |L3.1310|
        LDR      r2,[r4,#0x3c]
        CBZ      r2,|L3.1318|
|L3.1310|
        LSLS     r1,r1,#11
        BPL      |L3.1436|
        LDR      r1,[r4,#0x40]
        CBNZ     r1,|L3.1436|
|L3.1318|
        LDR      r2,[r0,#0]
        RBIT     r6,r11
        MOV      r1,#0x7fc0
        CLZ      r7,r6
        LDR      r6,[r0,#0]
        AND      r2,r2,#0x30000
        RBIT     r12,r1
        LDR      r1,[r4,#0x14]
        LSRS     r2,r2,r7
        RBIT     r7,r9
        CLZ      r12,r12
        RBIT     r5,r11
        LSL      r1,r1,r12
        CLZ      r8,r7
        RBIT     r7,r10
        CLZ      r12,r5
        LDR      r5,[r4,#0x18]
        AND      r6,r6,#0x70000000
        LSL      r2,r2,r12
        CLZ      r7,r7
        RBIT     r3,r10
        LSRS     r6,r6,r7
        ORRS     r1,r1,r2
        LDR      r2,|L3.1712|
        LSL      r5,r5,r8
        CLZ      r3,r3
        ADDS     r2,r2,#0x8c
        LSLS     r6,r6,r3
        ORRS     r1,r1,r5
        ORRS     r1,r1,r6
        STR      r1,[r0,#0]
        MVN      r7,#0xff
        LDR      r1,[r2,#0]
        LDR      r3,[r4,#0x28]
        BIC      r1,r1,#0x1f00
        ADD      r3,r7,r3,LSL #8
        ORRS     r1,r1,r3
        STR      r1,[r2,#0]
|L3.1436|
        LDR      r1,[r4,#0]
        LSLS     r1,r1,#10
        BPL      |L3.1550|
        LDR      r1,[r4,#0x7c]
        CMP      r1,#0x8000000
        BNE      |L3.1550|
        LDR      r1,[r0,#0]
        RBIT     r2,r9
        LDR      r5,[r0,#0]
        MOV      r6,#0x7fc0
        AND      r1,r1,#0xf000000
        RBIT     r7,r6
        CLZ      r2,r2
        RBIT     r6,r10
        RBIT     r12,r11
        LSR      r8,r1,r2
        LDR      r1,[r4,#0x20]
        CLZ      r6,r6
        CLZ      r12,r12
        B        |L3.1502|
|L3.1498|
        B        |L3.1694|
|L3.1500|
        B        |L3.1708|
|L3.1502|
        LDR      r2,[r4,#0x14]
        CLZ      r7,r7
        LSL      r1,r1,r12
        RBIT     r12,r9
        LSLS     r2,r2,r7
        AND      r5,r5,#0x70000000
        RBIT     r3,r10
        CLZ      r7,r12
        LSRS     r5,r5,r6
        ORRS     r2,r2,r1
        LSL      r1,r8,r7
        CLZ      r3,r3
        ORRS     r2,r2,r1
        LSLS     r5,r5,r3
        ORRS     r2,r2,r5
        STR      r2,[r0,#0]
|L3.1550|
        LDRB     r1,[r4,#0]
        LSLS     r1,r1,#28
        BPL      |L3.1666|
        LDR      r2,[r0,#0]
        LDR      r3,[r0,#0]
        RBIT     r7,r11
        RBIT     r12,r9
        MOV      r1,#0x7fc0
        AND      r3,r3,#0x30000
        LDR      r5,|L3.1712|
        CLZ      r8,r7
        RBIT     r7,r1
        LDR      r1,[r4,#0x14]
        LSR      r3,r3,r8
        CLZ      r8,r12
        CLZ      r12,r7
        RBIT     r6,r11
        AND      r2,r2,#0xf000000
        LSL      r1,r1,r12
        CLZ      r7,r6
        LSR      r2,r2,r8
        LSLS     r3,r3,r7
        RBIT     r6,r9
        RBIT     r12,r10
        CLZ      r7,r6
        LDR      r6,[r4,#0x1c]
        ADDS     r5,r5,#0x8c
        ORRS     r1,r1,r3
        LSLS     r2,r2,r7
        CLZ      r3,r12
        ORRS     r1,r1,r2
        LSLS     r6,r6,r3
        ORRS     r1,r1,r6
        STR      r1,[r0,#0]
        LDR      r0,[r5,#0]
        LDR      r1,[r4,#0x2c]
        BIC      r0,r0,#0x30000
        ORRS     r0,r0,r1
        STR      r0,[r5,#0]
|L3.1666|
        LDR      r4,|L3.1712|
        LDR      r0,[r4,#0]
        ORR      r0,r0,#0x10000000
        STR      r0,[r4,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L3.1700|
|L3.1684|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#0x64
        BLS      |L3.1700|
|L3.1694|
        MOVS     r0,#3
|L3.1696|
        POP      {r3-r11,pc}
|L3.1700|
        LDR      r0,[r4,#0]
        MVNS     r0,r0
        LSLS     r0,r0,#2
        BMI      |L3.1684|
|L3.1708|
        MOVS     r0,#0
        B        |L3.1696|
        ENDP

|L3.1712|
        DCD      0x40023800

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

;*** Start embedded assembler ***

#line 1 "../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____REV16|
#line 388 "../Drivers/CMSIS/Include/cmsis_armcc.h"
|__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____REV16| PROC
#line 389

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____REVSH|
#line 402
|__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____REVSH| PROC
#line 403

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____RRX|
#line 587
|__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____RRX| PROC
#line 588

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

        EXPORT HAL_RCCEx_GetPeriphCLKConfig [CODE]
        EXPORT HAL_RCCEx_GetPeriphCLKFreq [CODE]
        EXPORT HAL_RCCEx_PeriphCLKConfig [CODE]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]
        IMPORT HAL_GetTick [CODE]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,3
        ATTR SETSTRING Tag_conformance,"2.09"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
