{
    "id": "1506423869",
    "title": "Masked dual-rail pre-charge logic: DPA-resistance without routing constraints",
    "venue": "cryptographic hardware and embedded systems",
    "year": 2005,
    "authors": [
        {
            "name": "Thomas Popp",
            "id": "2137618640",
            "org": "Institute for Applied Information Processing and Communications (IAIK), TU Graz, Graz, Austria#TAB#"
        },
        {
            "name": "Stefan Mangard",
            "id": "339490103",
            "org": "Institute for Applied Information Processing and Communications (IAIK), TU Graz, Graz, Austria#TAB#"
        }
    ],
    "fields_of_study": [
        "Pass transistor logic",
        "CMOS",
        "Parallel computing",
        "Side channel attack",
        "Circuit design",
        "Satisfiability",
        "Standard cell",
        "Algorithm",
        "Computer science",
        "Integrated circuit",
        "Real-time computing",
        "Logic optimization"
    ],
    "references": [
        "83781150",
        "1514141030",
        "1520049216",
        "1522953023",
        "1548656471",
        "1575446397",
        "1594464909",
        "1837001584",
        "2099664430",
        "2099724084",
        "2105114022",
        "2144630005",
        "2154909745",
        "2171992767",
        "2612208439"
    ]
}