

================================================================
== Vitis HLS Report for 'bubble_sort'
================================================================
* Date:           Thu Feb 20 13:04:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      837|  1.530 us|  8.370 us|  154|  838|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
        |                    Instance                   |                Module               |   min   |   max   |    min    |    max   | min | max |                      Type                     |
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |grp_bubble_sort_Pipeline_VITIS_LOOP_6_2_fu_59  |bubble_sort_Pipeline_VITIS_LOOP_6_2  |        4|       40|  40.000 ns|  0.400 us|    3|   39|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |      152|      836|    8 ~ 44|          -|          -|    19|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     39|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     96|    142|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     94|    -|
|Register         |        -|   -|     58|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    154|    275|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |grp_bubble_sort_Pipeline_VITIS_LOOP_6_2_fu_59  |bubble_sort_Pipeline_VITIS_LOOP_6_2  |        0|   0|  96|  142|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |Total                                          |                                     |        0|   0|  96|  142|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln4_fu_107_p2  |         +|   0|  0|  13|           5|           1|
    |add_ln6_fu_87_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln4_fu_81_p2  |      icmp|   0|  0|  13|           5|           5|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  39|          15|           7|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |M_address0        |   9|          2|    5|         10|
    |M_ce0             |   9|          2|    1|          2|
    |M_ce1             |   9|          2|    1|          2|
    |M_we0             |   9|          2|    1|          2|
    |M_we1             |   9|          2|    1|          2|
    |ap_NS_fsm         |  31|          6|    1|          6|
    |i_fu_42           |   9|          2|    5|         10|
    |indvars_iv_fu_38  |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |  94|         20|   20|         44|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |A_reg_145                                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |   5|   0|    5|          0|
    |grp_bubble_sort_Pipeline_VITIS_LOOP_6_2_fu_59_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_132                                                 |   5|   0|    5|          0|
    |i_fu_42                                                     |   5|   0|    5|          0|
    |indvars_iv_fu_38                                            |   5|   0|    5|          0|
    |indvars_iv_load_reg_150                                     |   5|   0|    5|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  58|   0|   58|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|M_address0  |  out|    5|   ap_memory|             M|         array|
|M_ce0       |  out|    1|   ap_memory|             M|         array|
|M_we0       |  out|    1|   ap_memory|             M|         array|
|M_d0        |  out|   32|   ap_memory|             M|         array|
|M_q0        |   in|   32|   ap_memory|             M|         array|
|M_address1  |  out|    5|   ap_memory|             M|         array|
|M_ce1       |  out|    1|   ap_memory|             M|         array|
|M_we1       |  out|    1|   ap_memory|             M|         array|
|M_d1        |  out|   32|   ap_memory|             M|         array|
+------------+-----+-----+------------+--------------+--------------+

