module control_unit(

    input [6:0] opcode,

    output reg reg_write,
    output reg mem_read,
    output reg mem_write,
    output reg alu_src,
    output reg branch,
    output reg mem_to_reg,

    output reg [2:0] alu_op

);

always @(*) begin

    reg_write = 0;
    mem_read = 0;
    mem_write = 0;
    alu_src = 0;
    branch = 0;
    mem_to_reg = 0;
    alu_op = 3'b000;

    case(opcode)

        // R-Type
        7'b0110011: begin
            reg_write = 1;
            alu_op = 3'b010;
        end

        // ADDI
        7'b0010011: begin
            reg_write = 1;
            alu_src = 1;
            alu_op = 3'b000;
        end

        // LW
        7'b0000011: begin
            reg_write = 1;
            mem_read = 1;
            alu_src = 1;
            mem_to_reg = 1;
            alu_op = 3'b000;
        end

        // SW
        7'b0100011: begin
            mem_write = 1;
            alu_src = 1;
            alu_op = 3'b000;
        end

        // BEQ
        7'b1100011: begin
            branch = 1;
            alu_op = 3'b001;
        end

    endcase

end

endmodule