INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:51:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_6_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.345ns period=4.690ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_6_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.345ns period=4.690ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.690ns  (clk rise@4.690ns - clk rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.972ns (21.284%)  route 3.595ns (78.716%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.173 - 4.690 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2026, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X2Y114         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_6_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_6_q_reg[0]/Q
                         net (fo=9, routed)           0.675     1.437    lsq2/handshake_lsq_lsq2_core/ldq_addr_6_q[0]
    SLICE_X2Y113         LUT6 (Prop_lut6_I0_O)        0.043     1.480 f  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_195/O
                         net (fo=1, routed)           0.209     1.689    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_195_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I2_O)        0.043     1.732 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_135/O
                         net (fo=4, routed)           0.198     1.930    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_135_n_0
    SLICE_X2Y112         LUT4 (Prop_lut4_I1_O)        0.043     1.973 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_72/O
                         net (fo=6, routed)           0.462     2.434    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_6_4
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     2.621 r  lsq2/handshake_lsq_lsq2_core/ldq_data_6_q_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.621    lsq2/handshake_lsq_lsq2_core/ldq_data_6_q_reg[30]_i_12_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.773 f  lsq2/handshake_lsq_lsq2_core/ldq_data_6_q_reg[21]_i_7/O[1]
                         net (fo=1, routed)           0.455     3.229    lsq2/handshake_lsq_lsq2_core/TEMP_52_double_out1[5]
    SLICE_X6Y113         LUT3 (Prop_lut3_I2_O)        0.121     3.350 r  lsq2/handshake_lsq_lsq2_core/ldq_data_6_q[30]_i_9/O
                         net (fo=33, routed)          0.442     3.792    lsq2/handshake_lsq_lsq2_core/ldq_data_6_q[30]_i_9_n_0
    SLICE_X6Y117         LUT6 (Prop_lut6_I2_O)        0.043     3.835 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_6_q_i_5/O
                         net (fo=1, routed)           0.438     4.273    lsq2/handshake_lsq_lsq2_core/ldq_issue_6_q_i_5_n_0
    SLICE_X10Y117        LUT5 (Prop_lut5_I2_O)        0.043     4.316 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_6_q_i_2/O
                         net (fo=2, routed)           0.166     4.482    lsq2/handshake_lsq_lsq2_core/ldq_issue_6_q_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I4_O)        0.043     4.525 r  lsq2/handshake_lsq_lsq2_core/ldq_data_6_q[31]_i_1/O
                         net (fo=33, routed)          0.550     5.075    lsq2/handshake_lsq_lsq2_core/p_23_in
    SLICE_X23Y118        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_6_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.690     4.690 r  
                                                      0.000     4.690 r  clk (IN)
                         net (fo=2026, unset)         0.483     5.173    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X23Y118        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_6_q_reg[11]/C
                         clock pessimism              0.000     5.173    
                         clock uncertainty           -0.035     5.137    
    SLICE_X23Y118        FDRE (Setup_fdre_C_CE)      -0.194     4.943    lsq2/handshake_lsq_lsq2_core/ldq_data_6_q_reg[11]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                 -0.132    




