// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/29/2023 05:41:58"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica2 (
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDG,
	LEDR);
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;
output 	[8:0] LEDG;
output 	[17:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica2_v_fast.sdo");
// synopsys translate_on

wire \processador|reg_addr|Add0~0_combout ;
wire \processador|reg_addr|Add0~10_combout ;
wire \processador|R7|Add0~2_combout ;
wire \processador|R7|Add0~4_combout ;
wire \processador|R7|Add0~15 ;
wire \processador|alu|Add0~7_combout ;
wire \processador|alu|Add0~11_combout ;
wire \processador|alu|Add0~15_combout ;
wire \processador|alu|LessThan0~1_cout ;
wire \processador|alu|LessThan0~3_cout ;
wire \processador|alu|LessThan0~5_cout ;
wire \processador|alu|LessThan0~7_cout ;
wire \processador|alu|LessThan0~9_cout ;
wire \processador|alu|LessThan0~11_cout ;
wire \processador|alu|LessThan0~13_cout ;
wire \processador|alu|LessThan0~15_cout ;
wire \processador|alu|LessThan0~17_cout ;
wire \processador|alu|LessThan0~19_cout ;
wire \processador|alu|LessThan0~21_cout ;
wire \processador|alu|LessThan0~23_cout ;
wire \processador|alu|LessThan0~25_cout ;
wire \processador|alu|LessThan0~27_cout ;
wire \processador|alu|LessThan0~29_cout ;
wire \processador|alu|LessThan0~30_combout ;
wire \processador|alu|Add0~18_combout ;
wire \processador|alu|Add0~21_combout ;
wire \processador|alu|Add0~24_combout ;
wire \processador|alu|Add0~46 ;
wire \processador|alu|Add0~48_combout ;
wire \processador|R7|Add0~16_combout ;
wire \processador|R7|Add0~17 ;
wire \processador|R7|Add0~18_combout ;
wire \processador|R7|Add0~19 ;
wire \processador|R7|Add0~20_combout ;
wire \processador|R7|Add0~21 ;
wire \processador|R7|Add0~22_combout ;
wire \processador|R7|Add0~23 ;
wire \processador|R7|Add0~24_combout ;
wire \processador|R7|Add0~25 ;
wire \processador|R7|Add0~26_combout ;
wire \processador|R7|Add0~27 ;
wire \processador|R7|Add0~28_combout ;
wire \processador|R7|Add0~29 ;
wire \processador|R7|Add0~30_combout ;
wire \processador|CU|Mux17~1_combout ;
wire \processador|CU|Equal2~1_combout ;
wire \processador|CU|Equal0~1_combout ;
wire \processador|CU|Mux14~0_combout ;
wire \processador|reg_addr|R_output~7_combout ;
wire \processador|CU|WideOr11~0_combout ;
wire \processador|CU|Mux7~0_combout ;
wire \processador|CU|Mux6~2_combout ;
wire \processador|CU|WideOr10~0_combout ;
wire \processador|CU|Mux5~0_combout ;
wire \processador|CU|WideOr0~0_combout ;
wire \processador|Selector1~2_combout ;
wire \processador|Selector1~3_combout ;
wire \processador|WideNor0~0_combout ;
wire \processador|reg_W|R_output~regout ;
wire \processador|Selector0~1_combout ;
wire \processador|Selector0~3_combout ;
wire \processador|Selector2~2_combout ;
wire \processador|Selector2~3_combout ;
wire \processador|Selector3~2_combout ;
wire \processador|Selector3~3_combout ;
wire \processador|Selector4~1_combout ;
wire \processador|Selector5~1_combout ;
wire \processador|Selector6~0_combout ;
wire \processador|Selector6~3_combout ;
wire \processador|Selector7~0_combout ;
wire \processador|Selector7~3_combout ;
wire \processador|CU|Mux12~0_combout ;
wire \processador|CU|Mux13~0_combout ;
wire \processador|CU|Mux11~0_combout ;
wire \processador|alu|Mux7~2_combout ;
wire \processador|alu|ShiftLeft0~4_combout ;
wire \processador|alu|ShiftRight0~9_combout ;
wire \processador|alu|ShiftRight0~10_combout ;
wire \processador|alu|ShiftRight0~11_combout ;
wire \processador|alu|Add0~0_combout ;
wire \processador|alu|Add0~1_combout ;
wire \processador|alu|Add0~2_combout ;
wire \processador|alu|Add0~4_combout ;
wire \processador|alu|ShiftLeft0~14_combout ;
wire \processador|alu|Mux3~1_combout ;
wire \processador|alu|Mux3~2_combout ;
wire \processador|alu|ALU_output~1_combout ;
wire \processador|alu|ShiftRight0~25_combout ;
wire \processador|alu|ShiftRight0~26_combout ;
wire \processador|alu|Mux2~0_combout ;
wire \processador|alu|ShiftRight0~27_combout ;
wire \processador|alu|ShiftRight0~28_combout ;
wire \processador|alu|Mux2~1_combout ;
wire \processador|alu|Mux2~2_combout ;
wire \processador|alu|Mux2~3_combout ;
wire \processador|alu|Mux2~combout ;
wire \processador|alu|Mux1~6_combout ;
wire \processador|alu|ShiftRight0~32_combout ;
wire \processador|alu|ShiftRight0~33_combout ;
wire \processador|alu|ShiftRight0~34_combout ;
wire \processador|alu|ShiftRight0~35_combout ;
wire \processador|alu|Mux0~0_combout ;
wire \processador|alu|Mux0~1_combout ;
wire \processador|alu|Mux0~2_combout ;
wire \processador|alu|Mux0~3_combout ;
wire \processador|alu|Mux0~4_combout ;
wire \processador|alu|Mux0~5_combout ;
wire \processador|alu|Mux0~6_combout ;
wire \processador|alu|Mux0~7_combout ;
wire \processador|alu|Mux0~8_combout ;
wire \processador|alu|ShiftRight0~38_combout ;
wire \processador|alu|Mux5~2_combout ;
wire \processador|alu|Mux5~3_combout ;
wire \processador|alu|Mux5~4_combout ;
wire \processador|alu|Mux5~5_combout ;
wire \processador|alu|Mux6~2_combout ;
wire \processador|alu|Mux6~3_combout ;
wire \processador|alu|Mux6~4_combout ;
wire \processador|alu|Mux6~5_combout ;
wire \processador|alu|Mux7~6_combout ;
wire \processador|alu|ShiftLeft0~26_combout ;
wire \processador|alu|ShiftLeft0~27_combout ;
wire \processador|alu|ShiftLeft0~29_combout ;
wire \processador|alu|Mux7~7_combout ;
wire \processador|alu|ShiftRight0~39_combout ;
wire \processador|alu|Add0~23_combout ;
wire \processador|alu|Mux7~8_combout ;
wire \processador|alu|Mux7~9_combout ;
wire \processador|alu|ShiftLeft0~32_combout ;
wire \processador|alu|ShiftLeft0~33_combout ;
wire \processador|alu|ShiftLeft0~34_combout ;
wire \processador|alu|Add0~29_combout ;
wire \processador|alu|ALU_output~4_combout ;
wire \processador|alu|ShiftLeft0~40_combout ;
wire \processador|alu|Mux13~4_combout ;
wire \processador|alu|ALU_output~7_combout ;
wire \processador|alu|Add0~41_combout ;
wire \processador|alu|ALU_output~8_combout ;
wire \processador|alu|Add0~44_combout ;
wire \processador|alu|ALU_output~9_combout ;
wire \processador|alu|Mux15~3_combout ;
wire \processador|alu|Mux15~4_combout ;
wire \processador|alu|Add0~47_combout ;
wire \processador|alu|Mux15~5_combout ;
wire \processador|alu|Mux15~6_combout ;
wire \processador|alu|Mux15~7_combout ;
wire \processador|Selector8~0_combout ;
wire \processador|Selector9~0_combout ;
wire \processador|Selector9~4_combout ;
wire \processador|Selector10~1_combout ;
wire \processador|Selector10~3_combout ;
wire \processador|Selector11~1_combout ;
wire \processador|Selector11~3_combout ;
wire \processador|Selector12~2_combout ;
wire \processador|Selector13~0_combout ;
wire \processador|Selector13~3_combout ;
wire \processador|Selector14~0_combout ;
wire \processador|Selector14~3_combout ;
wire \processador|Selector15~0_combout ;
wire \processador|Selector15~3_combout ;
wire \processador|R7|PC_output~10_combout ;
wire \processador|R7|PC_output~11_combout ;
wire \processador|R7|PC_output~12_combout ;
wire \processador|R7|PC_output~13_combout ;
wire \processador|R7|PC_output~15_combout ;
wire \processador|R7|PC_output~16_combout ;
wire \processador|R7|PC_output~17_combout ;
wire \processador|Equal7~3_combout ;
wire \processador|alu|Mux5~6_combout ;
wire \processador|alu|Mux6~6_combout ;
wire \processador|alu|Mux7~10_combout ;
wire \processador|CU|Mux21~3_combout ;
wire \processador|CU|Mux21~30_combout ;
wire \processador|R2|R_output[0]~0_combout ;
wire \processador|R0|R_output[4]~feeder_combout ;
wire \processador|R3|R_output[7]~feeder_combout ;
wire \processador|R3|R_output[8]~feeder_combout ;
wire \processador|R2|R_output[9]~feeder_combout ;
wire \processador|R2|R_output[12]~feeder_combout ;
wire \processador|R0|R_output[12]~feeder_combout ;
wire \processador|R0|R_output[13]~feeder_combout ;
wire \processador|R3|R_output[15]~feeder_combout ;
wire \processador|R0|R_output[15]~feeder_combout ;
wire \processador|reg_addr|pc_value[1]~0_combout ;
wire \processador|reg_addr|Add0~1 ;
wire \processador|reg_addr|Add0~2_combout ;
wire \processador|CU|Mux8~2_combout ;
wire \processador|CU|Mux8~3_combout ;
wire \processador|C|Counter~1_combout ;
wire \processador|CU|Mux17~0_combout ;
wire \processador|CU|Mux21~29_combout ;
wire \processador|reg_addr|pc_value[3]~1_combout ;
wire \processador|reg_addr|Add0~3 ;
wire \processador|reg_addr|Add0~4_combout ;
wire \processador|reg_addr|Add0~5 ;
wire \processador|reg_addr|Add0~6_combout ;
wire \processador|reg_addr|Add0~7 ;
wire \processador|reg_addr|Add0~8_combout ;
wire \processador|CU|Mux25~0_combout ;
wire \processador|CU|always0~10_combout ;
wire \processador|CU|Mux3~2_combout ;
wire \processador|CU|W_D~0_combout ;
wire \processador|reg_dout|R_output[3]~feeder_combout ;
wire \processador|reg_dout|R_output[6]~feeder_combout ;
wire \processador|X|Decoder0~7_combout ;
wire \processador|CU|Mux19~1_combout ;
wire \processador|CU|Mux19~0_combout ;
wire \processador|Equal3~1_combout ;
wire \processador|CU|DINout~2_combout ;
wire \processador|CU|Mux17~3_combout ;
wire \processador|Equal6~2_combout ;
wire \processador|Equal6~4_combout ;
wire \processador|Equal6~5_combout ;
wire \processador|Selector8~1_combout ;
wire \processador|CU|Mux6~1_combout ;
wire \processador|CU|always0~8_combout ;
wire \processador|CU|always0~7_combout ;
wire \processador|CU|Mux6~0_combout ;
wire \processador|CU|Mux6~3_combout ;
wire \processador|CU|Mux6~3clkctrl_outclk ;
wire \processador|CU|Equal2~4_combout ;
wire \processador|reg_addr|R_output[5]~2_combout ;
wire \processador|CU|Mux2~11_combout ;
wire \processador|CU|Mux2~10_combout ;
wire \processador|CU|Mux3~4_combout ;
wire \processador|CU|Mux3~3_combout ;
wire \processador|alu|Mux16~0_combout ;
wire \processador|alu|Mux16~0clkctrl_outclk ;
wire \processador|alu|ShiftLeft0~9_combout ;
wire \processador|Selector13~1_combout ;
wire \processador|R3|R_output[13]~feeder_combout ;
wire \processador|Selector13~2_combout ;
wire \processador|CU|Equal2~2_combout ;
wire \processador|alu|Mux13~8_combout ;
wire \processador|alu|Mux3~0_combout ;
wire \processador|R3|R_output[9]~feeder_combout ;
wire \processador|Selector9~2_combout ;
wire \processador|CU|DINout~3_combout ;
wire \processador|Selector9~3_combout ;
wire \processador|Selector9~5_combout ;
wire \processador|Selector9~1_combout ;
wire \processador|Selector9~6_combout ;
wire \processador|R3|R_output[10]~feeder_combout ;
wire \processador|Selector10~2_combout ;
wire \processador|X|Decoder0~6_combout ;
wire \processador|CU|Mux12~1_combout ;
wire \processador|Equal7~2_combout ;
wire \processador|Selector10~0_combout ;
wire \processador|R1|R_output[10]~feeder_combout ;
wire \processador|CU|Mux16~1_combout ;
wire \processador|CU|Mux16~2_combout ;
wire \processador|X|Decoder0~0_combout ;
wire \processador|CU|Mux17~2_combout ;
wire \processador|Selector10~4_combout ;
wire \processador|Selector10~5_combout ;
wire \processador|Selector10~6_combout ;
wire \processador|X|Decoder0~4_combout ;
wire \processador|CU|Mux10~0_combout ;
wire \processador|CU|Mux10~2_combout ;
wire \processador|R7|PC_output~14_combout ;
wire \processador|R7|PC_output[3]~3_combout ;
wire \processador|Selector12~1_combout ;
wire \processador|Selector12~0_combout ;
wire \processador|Selector14~1_combout ;
wire \processador|Selector14~2_combout ;
wire \processador|Equal2~2_combout ;
wire \processador|Equal2~3_combout ;
wire \processador|Selector14~4_combout ;
wire \processador|Selector14~5_combout ;
wire \processador|Selector14~6_combout ;
wire \processador|Selector15~2_combout ;
wire \processador|Selector15~1_combout ;
wire \processador|Selector15~4_combout ;
wire \processador|Selector15~5_combout ;
wire \processador|Selector15~6_combout ;
wire \processador|Selector12~3_combout ;
wire \processador|Selector12~4_combout ;
wire \processador|Selector12~5_combout ;
wire \processador|Selector12~6_combout ;
wire \processador|CU|Mux25~1_combout ;
wire \processador|CU|Mux25~2_combout ;
wire \processador|Equal3~0_combout ;
wire \processador|Equal6~3_combout ;
wire \processador|Equal5~0_combout ;
wire \processador|Selector11~2_combout ;
wire \processador|Selector11~0_combout ;
wire \processador|R1|R_output[11]~feeder_combout ;
wire \processador|Selector11~4_combout ;
wire \processador|Selector11~5_combout ;
wire \processador|Selector11~6_combout ;
wire \processador|alu|ShiftLeft0~10_combout ;
wire \processador|alu|Mux7~3_combout ;
wire \processador|CU|Ain~1_combout ;
wire \processador|alu|ShiftRight0~29_combout ;
wire \processador|alu|ShiftRight0~41_combout ;
wire \processador|alu|Mux13~6_combout ;
wire \processador|alu|Add0~38_combout ;
wire \processador|alu|Add0~35_combout ;
wire \processador|alu|Add0~32_combout ;
wire \processador|alu|Add0~26_combout ;
wire \processador|alu|Add0~20_combout ;
wire \processador|alu|Add0~17_combout ;
wire \processador|alu|Add0~3_combout ;
wire \processador|alu|Add0~6_cout ;
wire \processador|alu|Add0~8 ;
wire \processador|alu|Add0~10 ;
wire \processador|alu|Add0~12 ;
wire \processador|alu|Add0~14 ;
wire \processador|alu|Add0~16 ;
wire \processador|alu|Add0~19 ;
wire \processador|alu|Add0~22 ;
wire \processador|alu|Add0~25 ;
wire \processador|alu|Add0~28 ;
wire \processador|alu|Add0~31 ;
wire \processador|alu|Add0~34 ;
wire \processador|alu|Add0~37 ;
wire \processador|alu|Add0~40 ;
wire \processador|alu|Add0~42_combout ;
wire \processador|alu|Mux13~7_combout ;
wire \processador|alu|Mux3~3_combout ;
wire \processador|alu|ShiftLeft0~13_combout ;
wire \processador|alu|ShiftLeft0~19_combout ;
wire \processador|alu|ShiftLeft0~20_combout ;
wire \processador|alu|ShiftLeft0~21_combout ;
wire \processador|alu|ShiftLeft0~37_combout ;
wire \processador|alu|Mux13~5_combout ;
wire \processador|alu|Mux13~combout ;
wire \processador|CU|Gin~0_combout ;
wire \processador|alu|ALU_output~6_combout ;
wire \processador|alu|ShiftLeft0~30_combout ;
wire \processador|alu|ShiftLeft0~22_combout ;
wire \processador|alu|ShiftLeft0~31_combout ;
wire \processador|alu|ShiftLeft0~6_combout ;
wire \processador|alu|ShiftLeft0~5_combout ;
wire \processador|alu|ShiftLeft0~7_combout ;
wire \processador|alu|ShiftLeft0~8_combout ;
wire \processador|alu|ShiftLeft0~35_combout ;
wire \processador|alu|ShiftLeft0~39_combout ;
wire \processador|alu|Mux12~0_combout ;
wire \processador|alu|Mux12~1_combout ;
wire \processador|alu|ShiftRight0~13_combout ;
wire \processador|alu|ShiftRight0~12_combout ;
wire \processador|alu|ShiftRight0~36_combout ;
wire \processador|alu|Mux12~2_combout ;
wire \processador|alu|Add0~39_combout ;
wire \processador|alu|Mux12~3_combout ;
wire \processador|alu|Mux12~combout ;
wire \processador|alu|Mux14~7_combout ;
wire \processador|alu|ShiftLeft0~18_combout ;
wire \processador|alu|ShiftRight0~42_combout ;
wire \processador|alu|ShiftLeft0~16_combout ;
wire \processador|alu|ShiftLeft0~24_combout ;
wire \processador|alu|ShiftLeft0~23_combout ;
wire \processador|alu|ShiftLeft0~25_combout ;
wire \processador|alu|Mux15~1_combout ;
wire \processador|alu|Add0~43 ;
wire \processador|alu|Add0~45_combout ;
wire \processador|alu|Mux15~2_combout ;
wire \processador|alu|Mux14~2_combout ;
wire \processador|alu|ShiftLeft0~36_combout ;
wire \processador|alu|Mux14~3_combout ;
wire \processador|alu|Mux14~4_combout ;
wire \processador|alu|Mux14~5_combout ;
wire \processador|alu|Mux14~6_combout ;
wire \processador|CU|Equal0~3_combout ;
wire \processador|alu|ShiftRight0~20_combout ;
wire \processador|alu|ShiftRight0~21_combout ;
wire \processador|alu|ShiftRight0~22_combout ;
wire \processador|alu|ShiftRight0~23_combout ;
wire \processador|alu|ShiftRight0~24_combout ;
wire \processador|alu|Add0~36_combout ;
wire \processador|alu|ShiftLeft0~28_combout ;
wire \processador|alu|ShiftLeft0~38_combout ;
wire \processador|alu|ALU_output~5_combout ;
wire \processador|alu|Mux11~1_combout ;
wire \processador|alu|Mux11~2_combout ;
wire \processador|alu|Mux11~3_combout ;
wire \processador|alu|Mux11~4_combout ;
wire \processador|alu|Mux11~5_combout ;
wire \processador|alu|Mux11~6_combout ;
wire \processador|alu|Mux1~2_combout ;
wire \processador|alu|Mux15~0_combout ;
wire \processador|alu|ShiftLeft0~17_combout ;
wire \processador|alu|Mux10~0_combout ;
wire \processador|alu|Mux10~1_combout ;
wire \processador|alu|Add0~33_combout ;
wire \processador|alu|Mux10~2_combout ;
wire \processador|alu|Mux10~3_combout ;
wire \processador|alu|ShiftRight0~15_combout ;
wire \processador|alu|ShiftRight0~30_combout ;
wire \processador|alu|ShiftRight0~40_combout ;
wire \processador|alu|Add0~30_combout ;
wire \processador|alu|ALU_output~3_combout ;
wire \processador|alu|ShiftLeft0~41_combout ;
wire \processador|alu|Mux9~0_combout ;
wire \processador|alu|Mux9~1_combout ;
wire \processador|alu|Mux9~2_combout ;
wire \processador|alu|Mux9~3_combout ;
wire \processador|CU|Equal0~2_combout ;
wire \processador|alu|ALU_output~0_combout ;
wire \processador|alu|ShiftLeft0~15_combout ;
wire \processador|alu|Add0~13_combout ;
wire \processador|alu|ShiftRight0~18_combout ;
wire \processador|alu|ShiftRight0~19_combout ;
wire \processador|alu|Mux3~4_combout ;
wire \processador|alu|ShiftRight0~16_combout ;
wire \processador|alu|ShiftRight0~17_combout ;
wire \processador|alu|Mux3~5_combout ;
wire \processador|alu|Mux3~6_combout ;
wire \processador|alu|Mux3~7_combout ;
wire \processador|alu|Mux3~combout ;
wire \processador|alu|ShiftRight0~31_combout ;
wire \processador|alu|Mux1~8_combout ;
wire \processador|alu|Add0~9_combout ;
wire \processador|alu|Mux1~3_combout ;
wire \processador|alu|Mux1~4_combout ;
wire \processador|alu|Mux1~5_combout ;
wire \processador|alu|Mux1~7_combout ;
wire \processador|alu|Mux4~2_combout ;
wire \processador|alu|Mux4~3_combout ;
wire \processador|alu|ShiftRight0~7_combout ;
wire \processador|alu|ShiftRight0~6_combout ;
wire \processador|alu|ShiftRight0~8_combout ;
wire \processador|alu|ShiftRight0~14_combout ;
wire \processador|alu|Mux7~4_combout ;
wire \processador|alu|Mux7~5_combout ;
wire \processador|alu|Mux4~4_combout ;
wire \processador|alu|Mux4~5_combout ;
wire \processador|alu|Mux4~6_combout ;
wire \processador|CU|Equal0~0_combout ;
wire \processador|CU|Equal0~4_combout ;
wire \processador|CU|Mux16~0_combout ;
wire \processador|CU|Mux15~0_combout ;
wire \processador|CU|Mux11~1_combout ;
wire \processador|Selector13~4_combout ;
wire \processador|Selector13~5_combout ;
wire \processador|Selector13~6_combout ;
wire \processador|alu|ShiftLeft0~11_combout ;
wire \processador|alu|ShiftLeft0~12_combout ;
wire \processador|alu|Mux11~0_combout ;
wire \processador|alu|ALU_output~2_combout ;
wire \processador|alu|Mux8~0_combout ;
wire \processador|alu|Mux8~1_combout ;
wire \processador|alu|Add0~27_combout ;
wire \processador|alu|Mux8~2_combout ;
wire \processador|alu|ShiftRight0~37_combout ;
wire \processador|alu|Mux8~3_combout ;
wire \processador|Selector8~3_combout ;
wire \processador|R1|R_output[8]~feeder_combout ;
wire \processador|Selector8~4_combout ;
wire \processador|Selector8~5_combout ;
wire \processador|Selector8~2_combout ;
wire \processador|Selector8~6_combout ;
wire \processador|X|Decoder0~5_combout ;
wire \processador|CU|Mux13~1_combout ;
wire \processador|R7|PC_output~4_combout ;
wire \processador|R7|PC_output~2_combout ;
wire \processador|R7|Add0~1 ;
wire \processador|R7|Add0~3 ;
wire \processador|R7|Add0~5 ;
wire \processador|R7|Add0~6_combout ;
wire \processador|R7|PC_output~5_combout ;
wire \processador|R7|Add0~7 ;
wire \processador|R7|Add0~8_combout ;
wire \processador|R7|PC_output~6_combout ;
wire \processador|R7|Add0~9 ;
wire \processador|R7|Add0~10_combout ;
wire \processador|R7|PC_output~7_combout ;
wire \processador|R7|Add0~11 ;
wire \processador|R7|Add0~13 ;
wire \processador|R7|Add0~14_combout ;
wire \processador|R7|PC_output~9_combout ;
wire \processador|Selector7~1_combout ;
wire \processador|R0|R_output[7]~feeder_combout ;
wire \processador|Selector7~4_combout ;
wire \processador|Selector7~5_combout ;
wire \processador|R2|R_output[7]~feeder_combout ;
wire \processador|Selector7~2_combout ;
wire \processador|Selector7~6_combout ;
wire \processador|X|Decoder0~3_combout ;
wire \processador|CU|Mux14~1_combout ;
wire \processador|Selector5~2_combout ;
wire \processador|CU|Mux19~2_combout ;
wire \processador|Selector5~0_combout ;
wire \processador|Selector5~3_combout ;
wire \processador|Selector5~4_combout ;
wire \processador|Selector5~5_combout ;
wire \processador|Selector5~6_combout ;
wire \processador|reg_dout|R_output[5]~feeder_combout ;
wire \processador|CU|Mux21~25_combout ;
wire \processador|CU|Mux21~26_combout ;
wire \processador|CU|Mux21~28_combout ;
wire \processador|Equal2~1_combout ;
wire \processador|Equal4~0_combout ;
wire \processador|Selector4~2_combout ;
wire \processador|Selector4~0_combout ;
wire \processador|Selector4~3_combout ;
wire \processador|Selector4~4_combout ;
wire \processador|Selector4~5_combout ;
wire \processador|Selector4~6_combout ;
wire \processador|reg_addr|R_output~8_combout ;
wire \processador|reg_addr|R_output[5]~1_combout ;
wire \processador|reg_addr|R_output[5]~3_combout ;
wire \processador|X|Decoder0~1_combout ;
wire \processador|CU|Mux24~0_combout ;
wire \processador|CU|Mux24~1_combout ;
wire \processador|CU|Mux24~2_combout ;
wire \processador|CU|Mux20~0_combout ;
wire \processador|CU|Mux21~27_combout ;
wire \processador|CU|Mux20~1_combout ;
wire \processador|Equal8~0_combout ;
wire \processador|Equal8~1_combout ;
wire \processador|R0|R_output[3]~1_combout ;
wire \processador|Selector3~4_combout ;
wire \processador|Selector3~5_combout ;
wire \processador|Selector3~0_combout ;
wire \processador|Selector3~1_combout ;
wire \processador|Selector3~6_combout ;
wire \processador|reg_addr|R_output~6_combout ;
wire \processador|reg_addr|R_output[3]~_wirecell_combout ;
wire \processador|CU|Mux18~5_combout ;
wire \processador|CU|Mux18~6_combout ;
wire \Counter|WideOr5~1_combout ;
wire \processador|CU|Mux18~3_combout ;
wire \processador|CU|Mux18~0_combout ;
wire \processador|CU|Mux18~1_combout ;
wire \processador|CU|Mux18~2_combout ;
wire \processador|CU|Mux18~4_combout ;
wire \processador|CU|Mux18~7_combout ;
wire \processador|Equal9~0_combout ;
wire \processador|Equal9~1_combout ;
wire \processador|Selector2~1_combout ;
wire \processador|Selector2~0_combout ;
wire \processador|Selector2~4_combout ;
wire \processador|Selector2~5_combout ;
wire \processador|Selector2~6_combout ;
wire \processador|reg_addr|R_output~5_combout ;
wire \Counter|Decoder0~0_combout ;
wire \processador|CU|Equal2~0_combout ;
wire \processador|CU|r_dest[7]~0_combout ;
wire \processador|CU|r_dest[7]~0clkctrl_outclk ;
wire \processador|CU|Mux15~1_combout ;
wire \processador|CU|Mux15~2_combout ;
wire \processador|Selector0~2_combout ;
wire \processador|R1|R_output[1]~1_combout ;
wire \processador|Selector0~4_combout ;
wire \processador|Selector0~5_combout ;
wire \processador|Selector0~0_combout ;
wire \processador|Selector0~6_combout ;
wire \processador|reg_addr|R_output~4_combout ;
wire \processador|reg_addr|R_output[1]~_wirecell_combout ;
wire \processador|CU|Equal2~3_combout ;
wire \processador|CU|Mux9~2_combout ;
wire \processador|CU|Mux9~3_combout ;
wire \processador|reg_addr|R_output~0_combout ;
wire \processador|CU|always0~9_combout ;
wire \processador|CU|Mux8~0_combout ;
wire \processador|CU|Mux8~1_combout ;
wire \processador|C|Counter~0_combout ;
wire \processador|C|Counter~2_combout ;
wire \processador|CU|Mux21~23_combout ;
wire \processador|CU|Mux21~24_combout ;
wire \processador|CU|Mux20~2_combout ;
wire \processador|Selector1~0_combout ;
wire \processador|Selector1~1_combout ;
wire \processador|R1|R_output[0]~0_combout ;
wire \processador|Selector1~4_combout ;
wire \processador|Selector1~5_combout ;
wire \processador|Selector1~6_combout ;
wire \processador|CU|Ain~0_combout ;
wire \processador|CU|Mux23~0_combout ;
wire \processador|CU|Mux23~1_combout ;
wire \processador|X|Decoder0~2_combout ;
wire \processador|CU|Mux23~2_combout ;
wire \processador|CU|Mux22~0_combout ;
wire \processador|CU|Mux22~1_combout ;
wire \processador|CU|Mux22~2_combout ;
wire \processador|Equal2~0_combout ;
wire \processador|Equal3~2_combout ;
wire \processador|WideNor0~1_combout ;
wire \processador|WideNor0~2_combout ;
wire \processador|WideNor0~2clkctrl_outclk ;
wire \processador|Selector6~1_combout ;
wire \processador|R2|R_output[6]~feeder_combout ;
wire \processador|Selector6~2_combout ;
wire \processador|Selector6~4_combout ;
wire \processador|Selector6~5_combout ;
wire \processador|Selector6~6_combout ;
wire \processador|R0|R_output[6]~feeder_combout ;
wire \R0|WideOr0~0_combout ;
wire \processador|R0|R_output[0]~0_combout ;
wire \processador|R0|R_output[1]~feeder_combout ;
wire \R0|WideOr6~0_combout ;
wire \R0|WideOr6~1_combout ;
wire \R0|WideOr5~0_combout ;
wire \R0|WideOr5~1_combout ;
wire \R0|WideOr4~0_combout ;
wire \R0|WideOr4~1_combout ;
wire \R0|WideOr3~0_combout ;
wire \R0|WideOr3~1_combout ;
wire \R0|WideOr2~0_combout ;
wire \R0|WideOr2~1_combout ;
wire \R0|WideOr1~0_combout ;
wire \R0|WideOr1~1_combout ;
wire \R0|WideOr0~1_combout ;
wire \R0|WideOr0~2_combout ;
wire \R1|WideOr6~0_combout ;
wire \R1|WideOr0~0_combout ;
wire \R1|WideOr6~1_combout ;
wire \R1|WideOr5~0_combout ;
wire \R1|WideOr5~1_combout ;
wire \R1|WideOr4~0_combout ;
wire \R1|WideOr4~1_combout ;
wire \R1|WideOr3~0_combout ;
wire \R1|WideOr3~1_combout ;
wire \R1|WideOr2~0_combout ;
wire \R1|WideOr2~1_combout ;
wire \R1|WideOr1~0_combout ;
wire \R1|WideOr1~1_combout ;
wire \R1|WideOr0~1_combout ;
wire \R1|WideOr0~2_combout ;
wire \R2|WideOr6~0_combout ;
wire \R2|WideOr0~0_combout ;
wire \R2|WideOr6~1_combout ;
wire \R2|WideOr5~0_combout ;
wire \R2|WideOr5~1_combout ;
wire \R2|WideOr4~0_combout ;
wire \R2|WideOr4~1_combout ;
wire \R2|WideOr3~0_combout ;
wire \R2|WideOr3~1_combout ;
wire \R2|WideOr2~0_combout ;
wire \R2|WideOr2~1_combout ;
wire \R2|WideOr1~0_combout ;
wire \R2|WideOr1~1_combout ;
wire \R2|WideOr0~1_combout ;
wire \R2|WideOr0~2_combout ;
wire \R3|WideOr6~0_combout ;
wire \R3|WideOr0~0_combout ;
wire \R3|WideOr6~1_combout ;
wire \R3|WideOr5~0_combout ;
wire \R3|WideOr5~1_combout ;
wire \R3|WideOr4~0_combout ;
wire \R3|WideOr4~1_combout ;
wire \R3|WideOr3~0_combout ;
wire \R3|WideOr3~1_combout ;
wire \R3|WideOr2~0_combout ;
wire \R3|WideOr2~1_combout ;
wire \R3|WideOr1~0_combout ;
wire \R3|WideOr1~1_combout ;
wire \R3|WideOr0~1_combout ;
wire \R3|WideOr0~2_combout ;
wire \Counter|WideOr6~0_combout ;
wire \Counter|WideOr5~0_combout ;
wire \Counter|WideOr4~0_combout ;
wire \Counter|WideOr3~0_combout ;
wire \Counter|WideOr1~0_combout ;
wire \Counter|WideOr0~0_combout ;
wire \Addr|WideOr6~0_combout ;
wire \processador|reg_addr|Add0~9 ;
wire \processador|reg_addr|Add0~11 ;
wire \processador|reg_addr|Add0~12_combout ;
wire \processador|reg_addr|Add0~13 ;
wire \processador|reg_addr|Add0~14_combout ;
wire \processador|reg_addr|R_output~10_combout ;
wire \processador|reg_addr|R_output~9_combout ;
wire \Addr|WideOr0~0_combout ;
wire \Addr|WideOr6~1_combout ;
wire \Addr|WideOr5~0_combout ;
wire \Addr|WideOr5~1_combout ;
wire \Addr|WideOr4~0_combout ;
wire \Addr|WideOr4~1_combout ;
wire \Addr|WideOr3~0_combout ;
wire \Addr|WideOr3~1_combout ;
wire \Addr|WideOr2~0_combout ;
wire \Addr|WideOr2~1_combout ;
wire \Addr|WideOr1~0_combout ;
wire \Addr|WideOr1~1_combout ;
wire \Addr|WideOr0~1_combout ;
wire \Addr|WideOr0~2_combout ;
wire \processador|CU|Mux10~1_combout ;
wire \processador|R7|Add0~0_combout ;
wire \processador|R7|PC_output~0_combout ;
wire \processador|R7|PC_output~1_combout ;
wire \PC|WideOr6~0_combout ;
wire \processador|R7|Add0~12_combout ;
wire \processador|R7|PC_output~8_combout ;
wire \PC|WideOr0~0_combout ;
wire \PC|WideOr6~1_combout ;
wire \PC|WideOr5~0_combout ;
wire \PC|WideOr5~1_combout ;
wire \PC|WideOr4~0_combout ;
wire \PC|WideOr4~1_combout ;
wire \PC|WideOr3~0_combout ;
wire \PC|WideOr3~1_combout ;
wire \PC|WideOr2~0_combout ;
wire \PC|WideOr2~1_combout ;
wire \PC|WideOr1~0_combout ;
wire \PC|WideOr1~1_combout ;
wire \PC|WideOr0~1_combout ;
wire \PC|WideOr0~2_combout ;
wire \processador|IR_reg|R_output[0]~feeder_combout ;
wire \processador|IR_reg|R_output[1]~feeder_combout ;
wire \processador|IR_reg|R_output[2]~feeder_combout ;
wire \processador|IR_reg|R_output[4]~feeder_combout ;
wire \processador|IR_reg|R_output[5]~feeder_combout ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [15:0] \mem_data|altsyncram_component|auto_generated|q_a ;
wire [15:0] \processador|G_reg|R_output ;
wire [15:0] \processador|R3|R_output ;
wire [15:0] \processador|R4|R_output ;
wire [15:0] \processador|R5|R_output ;
wire [15:0] \processador|R6|R_output ;
wire [15:0] \processador|reg_dout|R_output ;
wire [15:0] \processador|BusWires ;
wire [2:0] \processador|C|Counter ;
wire [7:0] \processador|CU|r_dest ;
wire [2:0] \processador|CU|ALUOp ;
wire [15:0] \processador|alu|ALU_output ;
wire [15:0] \processador|A_reg|R_output ;
wire [9:0] \processador|IR_reg|R_output ;
wire [15:0] \processador|R0|R_output ;
wire [15:0] \processador|R1|R_output ;
wire [15:0] \processador|R2|R_output ;
wire [15:0] \processador|R7|PC_output ;
wire [15:0] \processador|reg_addr|pc_value ;
wire [15:0] \processador|reg_addr|R_output ;

wire [15:0] \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \mem_data|altsyncram_component|auto_generated|q_a [0] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem_data|altsyncram_component|auto_generated|q_a [1] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem_data|altsyncram_component|auto_generated|q_a [2] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem_data|altsyncram_component|auto_generated|q_a [3] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem_data|altsyncram_component|auto_generated|q_a [4] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem_data|altsyncram_component|auto_generated|q_a [5] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem_data|altsyncram_component|auto_generated|q_a [6] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem_data|altsyncram_component|auto_generated|q_a [7] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem_data|altsyncram_component|auto_generated|q_a [8] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \mem_data|altsyncram_component|auto_generated|q_a [9] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \mem_data|altsyncram_component|auto_generated|q_a [10] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \mem_data|altsyncram_component|auto_generated|q_a [11] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \mem_data|altsyncram_component|auto_generated|q_a [12] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \mem_data|altsyncram_component|auto_generated|q_a [13] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \mem_data|altsyncram_component|auto_generated|q_a [14] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \mem_data|altsyncram_component|auto_generated|q_a [15] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X45_Y23_N10
cycloneii_lcell_comb \processador|reg_addr|Add0~0 (
// Equation(s):
// \processador|reg_addr|Add0~0_combout  = \processador|reg_addr|pc_value [0] $ (VCC)
// \processador|reg_addr|Add0~1  = CARRY(\processador|reg_addr|pc_value [0])

	.dataa(\processador|reg_addr|pc_value [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|reg_addr|Add0~0_combout ),
	.cout(\processador|reg_addr|Add0~1 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~0 .lut_mask = 16'h55AA;
defparam \processador|reg_addr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N20
cycloneii_lcell_comb \processador|reg_addr|Add0~10 (
// Equation(s):
// \processador|reg_addr|Add0~10_combout  = (\processador|reg_addr|pc_value [5] & (!\processador|reg_addr|Add0~9 )) # (!\processador|reg_addr|pc_value [5] & ((\processador|reg_addr|Add0~9 ) # (GND)))
// \processador|reg_addr|Add0~11  = CARRY((!\processador|reg_addr|Add0~9 ) # (!\processador|reg_addr|pc_value [5]))

	.dataa(\processador|reg_addr|pc_value [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~9 ),
	.combout(\processador|reg_addr|Add0~10_combout ),
	.cout(\processador|reg_addr|Add0~11 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~10 .lut_mask = 16'h5A5F;
defparam \processador|reg_addr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
cycloneii_lcell_comb \processador|R7|Add0~2 (
// Equation(s):
// \processador|R7|Add0~2_combout  = (\processador|R7|PC_output [1] & ((\processador|R7|Add0~1 ) # (GND))) # (!\processador|R7|PC_output [1] & (!\processador|R7|Add0~1 ))
// \processador|R7|Add0~3  = CARRY((\processador|R7|PC_output [1]) # (!\processador|R7|Add0~1 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~1 ),
	.combout(\processador|R7|Add0~2_combout ),
	.cout(\processador|R7|Add0~3 ));
// synopsys translate_off
defparam \processador|R7|Add0~2 .lut_mask = 16'hC3CF;
defparam \processador|R7|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
cycloneii_lcell_comb \processador|R7|Add0~4 (
// Equation(s):
// \processador|R7|Add0~4_combout  = (\processador|R7|PC_output [2] & (\processador|R7|Add0~3  $ (GND))) # (!\processador|R7|PC_output [2] & (!\processador|R7|Add0~3  & VCC))
// \processador|R7|Add0~5  = CARRY((\processador|R7|PC_output [2] & !\processador|R7|Add0~3 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~3 ),
	.combout(\processador|R7|Add0~4_combout ),
	.cout(\processador|R7|Add0~5 ));
// synopsys translate_off
defparam \processador|R7|Add0~4 .lut_mask = 16'hC30C;
defparam \processador|R7|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
cycloneii_lcell_comb \processador|R7|Add0~14 (
// Equation(s):
// \processador|R7|Add0~14_combout  = (\processador|R7|PC_output [7] & (!\processador|R7|Add0~13 )) # (!\processador|R7|PC_output [7] & ((\processador|R7|Add0~13 ) # (GND)))
// \processador|R7|Add0~15  = CARRY((!\processador|R7|Add0~13 ) # (!\processador|R7|PC_output [7]))

	.dataa(\processador|R7|PC_output [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~13 ),
	.combout(\processador|R7|Add0~14_combout ),
	.cout(\processador|R7|Add0~15 ));
// synopsys translate_off
defparam \processador|R7|Add0~14 .lut_mask = 16'h5A5F;
defparam \processador|R7|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \mem_data|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\processador|reg_W|R_output~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processador|reg_dout|R_output [15],\processador|reg_dout|R_output [14],\processador|reg_dout|R_output [13],\processador|reg_dout|R_output [12],\processador|reg_dout|R_output [11],\processador|reg_dout|R_output [10],\processador|reg_dout|R_output [9],\processador|reg_dout|R_output [8],
\processador|reg_dout|R_output [7],\processador|reg_dout|R_output [6],\processador|reg_dout|R_output [5],\processador|reg_dout|R_output [4],\processador|reg_dout|R_output [3],\processador|reg_dout|R_output [2],\processador|reg_dout|R_output [1],\processador|reg_dout|R_output [0]}),
	.portaaddr({\processador|reg_addr|R_output [4],\processador|reg_addr|R_output[3]~_wirecell_combout ,\processador|reg_addr|R_output [2],\processador|reg_addr|R_output[1]~_wirecell_combout ,\processador|reg_addr|R_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem_ram.mif";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_ram:mem_data|altsyncram:altsyncram_component|altsyncram_35e1:auto_generated|ALTSYNCRAM";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000021102410000000000000000000000000004000800070005;
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N18
cycloneii_lcell_comb \processador|alu|Add0~7 (
// Equation(s):
// \processador|alu|Add0~7_combout  = (\processador|alu|Add0~4_combout  & ((\processador|A_reg|R_output [0] & (\processador|alu|Add0~6_cout  & VCC)) # (!\processador|A_reg|R_output [0] & (!\processador|alu|Add0~6_cout )))) # (!\processador|alu|Add0~4_combout 
//  & ((\processador|A_reg|R_output [0] & (!\processador|alu|Add0~6_cout )) # (!\processador|A_reg|R_output [0] & ((\processador|alu|Add0~6_cout ) # (GND)))))
// \processador|alu|Add0~8  = CARRY((\processador|alu|Add0~4_combout  & (!\processador|A_reg|R_output [0] & !\processador|alu|Add0~6_cout )) # (!\processador|alu|Add0~4_combout  & ((!\processador|alu|Add0~6_cout ) # (!\processador|A_reg|R_output [0]))))

	.dataa(\processador|alu|Add0~4_combout ),
	.datab(\processador|A_reg|R_output [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~6_cout ),
	.combout(\processador|alu|Add0~7_combout ),
	.cout(\processador|alu|Add0~8 ));
// synopsys translate_off
defparam \processador|alu|Add0~7 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N22
cycloneii_lcell_comb \processador|alu|Add0~11 (
// Equation(s):
// \processador|alu|Add0~11_combout  = (\processador|alu|Add0~2_combout  & ((\processador|A_reg|R_output [2] & (\processador|alu|Add0~10  & VCC)) # (!\processador|A_reg|R_output [2] & (!\processador|alu|Add0~10 )))) # (!\processador|alu|Add0~2_combout  & 
// ((\processador|A_reg|R_output [2] & (!\processador|alu|Add0~10 )) # (!\processador|A_reg|R_output [2] & ((\processador|alu|Add0~10 ) # (GND)))))
// \processador|alu|Add0~12  = CARRY((\processador|alu|Add0~2_combout  & (!\processador|A_reg|R_output [2] & !\processador|alu|Add0~10 )) # (!\processador|alu|Add0~2_combout  & ((!\processador|alu|Add0~10 ) # (!\processador|A_reg|R_output [2]))))

	.dataa(\processador|alu|Add0~2_combout ),
	.datab(\processador|A_reg|R_output [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~10 ),
	.combout(\processador|alu|Add0~11_combout ),
	.cout(\processador|alu|Add0~12 ));
// synopsys translate_off
defparam \processador|alu|Add0~11 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N26
cycloneii_lcell_comb \processador|alu|Add0~15 (
// Equation(s):
// \processador|alu|Add0~15_combout  = (\processador|alu|Add0~0_combout  & ((\processador|A_reg|R_output [4] & (\processador|alu|Add0~14  & VCC)) # (!\processador|A_reg|R_output [4] & (!\processador|alu|Add0~14 )))) # (!\processador|alu|Add0~0_combout  & 
// ((\processador|A_reg|R_output [4] & (!\processador|alu|Add0~14 )) # (!\processador|A_reg|R_output [4] & ((\processador|alu|Add0~14 ) # (GND)))))
// \processador|alu|Add0~16  = CARRY((\processador|alu|Add0~0_combout  & (!\processador|A_reg|R_output [4] & !\processador|alu|Add0~14 )) # (!\processador|alu|Add0~0_combout  & ((!\processador|alu|Add0~14 ) # (!\processador|A_reg|R_output [4]))))

	.dataa(\processador|alu|Add0~0_combout ),
	.datab(\processador|A_reg|R_output [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~14 ),
	.combout(\processador|alu|Add0~15_combout ),
	.cout(\processador|alu|Add0~16 ));
// synopsys translate_off
defparam \processador|alu|Add0~15 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneii_lcell_comb \processador|alu|LessThan0~1 (
// Equation(s):
// \processador|alu|LessThan0~1_cout  = CARRY((\processador|BusWires [0] & !\processador|A_reg|R_output [0]))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processador|alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~1 .lut_mask = 16'h0022;
defparam \processador|alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N2
cycloneii_lcell_comb \processador|alu|LessThan0~3 (
// Equation(s):
// \processador|alu|LessThan0~3_cout  = CARRY((\processador|BusWires [1] & (\processador|A_reg|R_output [1] & !\processador|alu|LessThan0~1_cout )) # (!\processador|BusWires [1] & ((\processador|A_reg|R_output [1]) # (!\processador|alu|LessThan0~1_cout ))))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|A_reg|R_output [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~1_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~3 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneii_lcell_comb \processador|alu|LessThan0~5 (
// Equation(s):
// \processador|alu|LessThan0~5_cout  = CARRY((\processador|A_reg|R_output [2] & (\processador|BusWires [2] & !\processador|alu|LessThan0~3_cout )) # (!\processador|A_reg|R_output [2] & ((\processador|BusWires [2]) # (!\processador|alu|LessThan0~3_cout ))))

	.dataa(\processador|A_reg|R_output [2]),
	.datab(\processador|BusWires [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~3_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~5 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N6
cycloneii_lcell_comb \processador|alu|LessThan0~7 (
// Equation(s):
// \processador|alu|LessThan0~7_cout  = CARRY((\processador|BusWires [3] & (\processador|A_reg|R_output [3] & !\processador|alu|LessThan0~5_cout )) # (!\processador|BusWires [3] & ((\processador|A_reg|R_output [3]) # (!\processador|alu|LessThan0~5_cout ))))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|A_reg|R_output [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~5_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~7 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N8
cycloneii_lcell_comb \processador|alu|LessThan0~9 (
// Equation(s):
// \processador|alu|LessThan0~9_cout  = CARRY((\processador|A_reg|R_output [4] & (\processador|BusWires [4] & !\processador|alu|LessThan0~7_cout )) # (!\processador|A_reg|R_output [4] & ((\processador|BusWires [4]) # (!\processador|alu|LessThan0~7_cout ))))

	.dataa(\processador|A_reg|R_output [4]),
	.datab(\processador|BusWires [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~7_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~9 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N10
cycloneii_lcell_comb \processador|alu|LessThan0~11 (
// Equation(s):
// \processador|alu|LessThan0~11_cout  = CARRY((\processador|BusWires [5] & (\processador|A_reg|R_output [5] & !\processador|alu|LessThan0~9_cout )) # (!\processador|BusWires [5] & ((\processador|A_reg|R_output [5]) # (!\processador|alu|LessThan0~9_cout ))))

	.dataa(\processador|BusWires [5]),
	.datab(\processador|A_reg|R_output [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~9_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~11 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N12
cycloneii_lcell_comb \processador|alu|LessThan0~13 (
// Equation(s):
// \processador|alu|LessThan0~13_cout  = CARRY((\processador|BusWires [6] & ((!\processador|alu|LessThan0~11_cout ) # (!\processador|A_reg|R_output [6]))) # (!\processador|BusWires [6] & (!\processador|A_reg|R_output [6] & !\processador|alu|LessThan0~11_cout 
// )))

	.dataa(\processador|BusWires [6]),
	.datab(\processador|A_reg|R_output [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~11_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~13 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N14
cycloneii_lcell_comb \processador|alu|LessThan0~15 (
// Equation(s):
// \processador|alu|LessThan0~15_cout  = CARRY((\processador|BusWires [7] & (\processador|A_reg|R_output [7] & !\processador|alu|LessThan0~13_cout )) # (!\processador|BusWires [7] & ((\processador|A_reg|R_output [7]) # (!\processador|alu|LessThan0~13_cout 
// ))))

	.dataa(\processador|BusWires [7]),
	.datab(\processador|A_reg|R_output [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~13_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~15 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N16
cycloneii_lcell_comb \processador|alu|LessThan0~17 (
// Equation(s):
// \processador|alu|LessThan0~17_cout  = CARRY((\processador|A_reg|R_output [8] & (\processador|BusWires [8] & !\processador|alu|LessThan0~15_cout )) # (!\processador|A_reg|R_output [8] & ((\processador|BusWires [8]) # (!\processador|alu|LessThan0~15_cout 
// ))))

	.dataa(\processador|A_reg|R_output [8]),
	.datab(\processador|BusWires [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~15_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~17 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N18
cycloneii_lcell_comb \processador|alu|LessThan0~19 (
// Equation(s):
// \processador|alu|LessThan0~19_cout  = CARRY((\processador|BusWires [9] & (\processador|A_reg|R_output [9] & !\processador|alu|LessThan0~17_cout )) # (!\processador|BusWires [9] & ((\processador|A_reg|R_output [9]) # (!\processador|alu|LessThan0~17_cout 
// ))))

	.dataa(\processador|BusWires [9]),
	.datab(\processador|A_reg|R_output [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~17_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~19 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N20
cycloneii_lcell_comb \processador|alu|LessThan0~21 (
// Equation(s):
// \processador|alu|LessThan0~21_cout  = CARRY((\processador|BusWires [10] & ((!\processador|alu|LessThan0~19_cout ) # (!\processador|A_reg|R_output [10]))) # (!\processador|BusWires [10] & (!\processador|A_reg|R_output [10] & 
// !\processador|alu|LessThan0~19_cout )))

	.dataa(\processador|BusWires [10]),
	.datab(\processador|A_reg|R_output [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~19_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~21 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
cycloneii_lcell_comb \processador|alu|LessThan0~23 (
// Equation(s):
// \processador|alu|LessThan0~23_cout  = CARRY((\processador|A_reg|R_output [11] & ((!\processador|alu|LessThan0~21_cout ) # (!\processador|BusWires [11]))) # (!\processador|A_reg|R_output [11] & (!\processador|BusWires [11] & 
// !\processador|alu|LessThan0~21_cout )))

	.dataa(\processador|A_reg|R_output [11]),
	.datab(\processador|BusWires [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~21_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~23 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N24
cycloneii_lcell_comb \processador|alu|LessThan0~25 (
// Equation(s):
// \processador|alu|LessThan0~25_cout  = CARRY((\processador|A_reg|R_output [12] & (\processador|BusWires [12] & !\processador|alu|LessThan0~23_cout )) # (!\processador|A_reg|R_output [12] & ((\processador|BusWires [12]) # 
// (!\processador|alu|LessThan0~23_cout ))))

	.dataa(\processador|A_reg|R_output [12]),
	.datab(\processador|BusWires [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~23_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~25 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N26
cycloneii_lcell_comb \processador|alu|LessThan0~27 (
// Equation(s):
// \processador|alu|LessThan0~27_cout  = CARRY((\processador|BusWires [13] & (\processador|A_reg|R_output [13] & !\processador|alu|LessThan0~25_cout )) # (!\processador|BusWires [13] & ((\processador|A_reg|R_output [13]) # 
// (!\processador|alu|LessThan0~25_cout ))))

	.dataa(\processador|BusWires [13]),
	.datab(\processador|A_reg|R_output [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~25_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~27 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N28
cycloneii_lcell_comb \processador|alu|LessThan0~29 (
// Equation(s):
// \processador|alu|LessThan0~29_cout  = CARRY((\processador|BusWires [14] & ((!\processador|alu|LessThan0~27_cout ) # (!\processador|A_reg|R_output [14]))) # (!\processador|BusWires [14] & (!\processador|A_reg|R_output [14] & 
// !\processador|alu|LessThan0~27_cout )))

	.dataa(\processador|BusWires [14]),
	.datab(\processador|A_reg|R_output [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~27_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~29 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneii_lcell_comb \processador|alu|LessThan0~30 (
// Equation(s):
// \processador|alu|LessThan0~30_combout  = (\processador|BusWires [15] & ((\processador|alu|LessThan0~29_cout ) # (!\processador|A_reg|R_output [15]))) # (!\processador|BusWires [15] & (\processador|alu|LessThan0~29_cout  & !\processador|A_reg|R_output 
// [15]))

	.dataa(vcc),
	.datab(\processador|BusWires [15]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [15]),
	.cin(\processador|alu|LessThan0~29_cout ),
	.combout(\processador|alu|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|LessThan0~30 .lut_mask = 16'hC0FC;
defparam \processador|alu|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N28
cycloneii_lcell_comb \processador|alu|Add0~18 (
// Equation(s):
// \processador|alu|Add0~18_combout  = ((\processador|A_reg|R_output [5] $ (\processador|alu|Add0~17_combout  $ (!\processador|alu|Add0~16 )))) # (GND)
// \processador|alu|Add0~19  = CARRY((\processador|A_reg|R_output [5] & ((\processador|alu|Add0~17_combout ) # (!\processador|alu|Add0~16 ))) # (!\processador|A_reg|R_output [5] & (\processador|alu|Add0~17_combout  & !\processador|alu|Add0~16 )))

	.dataa(\processador|A_reg|R_output [5]),
	.datab(\processador|alu|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~16 ),
	.combout(\processador|alu|Add0~18_combout ),
	.cout(\processador|alu|Add0~19 ));
// synopsys translate_off
defparam \processador|alu|Add0~18 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N30
cycloneii_lcell_comb \processador|alu|Add0~21 (
// Equation(s):
// \processador|alu|Add0~21_combout  = (\processador|A_reg|R_output [6] & ((\processador|alu|Add0~20_combout  & (\processador|alu|Add0~19  & VCC)) # (!\processador|alu|Add0~20_combout  & (!\processador|alu|Add0~19 )))) # (!\processador|A_reg|R_output [6] & 
// ((\processador|alu|Add0~20_combout  & (!\processador|alu|Add0~19 )) # (!\processador|alu|Add0~20_combout  & ((\processador|alu|Add0~19 ) # (GND)))))
// \processador|alu|Add0~22  = CARRY((\processador|A_reg|R_output [6] & (!\processador|alu|Add0~20_combout  & !\processador|alu|Add0~19 )) # (!\processador|A_reg|R_output [6] & ((!\processador|alu|Add0~19 ) # (!\processador|alu|Add0~20_combout ))))

	.dataa(\processador|A_reg|R_output [6]),
	.datab(\processador|alu|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~19 ),
	.combout(\processador|alu|Add0~21_combout ),
	.cout(\processador|alu|Add0~22 ));
// synopsys translate_off
defparam \processador|alu|Add0~21 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
cycloneii_lcell_comb \processador|alu|Add0~24 (
// Equation(s):
// \processador|alu|Add0~24_combout  = ((\processador|alu|Add0~23_combout  $ (\processador|A_reg|R_output [7] $ (!\processador|alu|Add0~22 )))) # (GND)
// \processador|alu|Add0~25  = CARRY((\processador|alu|Add0~23_combout  & ((\processador|A_reg|R_output [7]) # (!\processador|alu|Add0~22 ))) # (!\processador|alu|Add0~23_combout  & (\processador|A_reg|R_output [7] & !\processador|alu|Add0~22 )))

	.dataa(\processador|alu|Add0~23_combout ),
	.datab(\processador|A_reg|R_output [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~22 ),
	.combout(\processador|alu|Add0~24_combout ),
	.cout(\processador|alu|Add0~25 ));
// synopsys translate_off
defparam \processador|alu|Add0~24 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N14
cycloneii_lcell_comb \processador|alu|Add0~45 (
// Equation(s):
// \processador|alu|Add0~45_combout  = (\processador|alu|Add0~44_combout  & ((\processador|A_reg|R_output [14] & (\processador|alu|Add0~43  & VCC)) # (!\processador|A_reg|R_output [14] & (!\processador|alu|Add0~43 )))) # (!\processador|alu|Add0~44_combout  & 
// ((\processador|A_reg|R_output [14] & (!\processador|alu|Add0~43 )) # (!\processador|A_reg|R_output [14] & ((\processador|alu|Add0~43 ) # (GND)))))
// \processador|alu|Add0~46  = CARRY((\processador|alu|Add0~44_combout  & (!\processador|A_reg|R_output [14] & !\processador|alu|Add0~43 )) # (!\processador|alu|Add0~44_combout  & ((!\processador|alu|Add0~43 ) # (!\processador|A_reg|R_output [14]))))

	.dataa(\processador|alu|Add0~44_combout ),
	.datab(\processador|A_reg|R_output [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~43 ),
	.combout(\processador|alu|Add0~45_combout ),
	.cout(\processador|alu|Add0~46 ));
// synopsys translate_off
defparam \processador|alu|Add0~45 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N16
cycloneii_lcell_comb \processador|alu|Add0~48 (
// Equation(s):
// \processador|alu|Add0~48_combout  = \processador|A_reg|R_output [15] $ (\processador|alu|Add0~46  $ (!\processador|alu|Add0~47_combout ))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [15]),
	.datac(vcc),
	.datad(\processador|alu|Add0~47_combout ),
	.cin(\processador|alu|Add0~46 ),
	.combout(\processador|alu|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~48 .lut_mask = 16'h3CC3;
defparam \processador|alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
cycloneii_lcell_comb \processador|R7|Add0~16 (
// Equation(s):
// \processador|R7|Add0~16_combout  = (\processador|R7|PC_output [8] & (\processador|R7|Add0~15  $ (GND))) # (!\processador|R7|PC_output [8] & (!\processador|R7|Add0~15  & VCC))
// \processador|R7|Add0~17  = CARRY((\processador|R7|PC_output [8] & !\processador|R7|Add0~15 ))

	.dataa(\processador|R7|PC_output [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~15 ),
	.combout(\processador|R7|Add0~16_combout ),
	.cout(\processador|R7|Add0~17 ));
// synopsys translate_off
defparam \processador|R7|Add0~16 .lut_mask = 16'hA50A;
defparam \processador|R7|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
cycloneii_lcell_comb \processador|R7|Add0~18 (
// Equation(s):
// \processador|R7|Add0~18_combout  = (\processador|R7|PC_output [9] & (!\processador|R7|Add0~17 )) # (!\processador|R7|PC_output [9] & ((\processador|R7|Add0~17 ) # (GND)))
// \processador|R7|Add0~19  = CARRY((!\processador|R7|Add0~17 ) # (!\processador|R7|PC_output [9]))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~17 ),
	.combout(\processador|R7|Add0~18_combout ),
	.cout(\processador|R7|Add0~19 ));
// synopsys translate_off
defparam \processador|R7|Add0~18 .lut_mask = 16'h3C3F;
defparam \processador|R7|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
cycloneii_lcell_comb \processador|R7|Add0~20 (
// Equation(s):
// \processador|R7|Add0~20_combout  = (\processador|R7|PC_output [10] & (\processador|R7|Add0~19  $ (GND))) # (!\processador|R7|PC_output [10] & (!\processador|R7|Add0~19  & VCC))
// \processador|R7|Add0~21  = CARRY((\processador|R7|PC_output [10] & !\processador|R7|Add0~19 ))

	.dataa(\processador|R7|PC_output [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~19 ),
	.combout(\processador|R7|Add0~20_combout ),
	.cout(\processador|R7|Add0~21 ));
// synopsys translate_off
defparam \processador|R7|Add0~20 .lut_mask = 16'hA50A;
defparam \processador|R7|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
cycloneii_lcell_comb \processador|R7|Add0~22 (
// Equation(s):
// \processador|R7|Add0~22_combout  = (\processador|R7|PC_output [11] & (!\processador|R7|Add0~21 )) # (!\processador|R7|PC_output [11] & ((\processador|R7|Add0~21 ) # (GND)))
// \processador|R7|Add0~23  = CARRY((!\processador|R7|Add0~21 ) # (!\processador|R7|PC_output [11]))

	.dataa(\processador|R7|PC_output [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~21 ),
	.combout(\processador|R7|Add0~22_combout ),
	.cout(\processador|R7|Add0~23 ));
// synopsys translate_off
defparam \processador|R7|Add0~22 .lut_mask = 16'h5A5F;
defparam \processador|R7|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
cycloneii_lcell_comb \processador|R7|Add0~24 (
// Equation(s):
// \processador|R7|Add0~24_combout  = (\processador|R7|PC_output [12] & (\processador|R7|Add0~23  $ (GND))) # (!\processador|R7|PC_output [12] & (!\processador|R7|Add0~23  & VCC))
// \processador|R7|Add0~25  = CARRY((\processador|R7|PC_output [12] & !\processador|R7|Add0~23 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~23 ),
	.combout(\processador|R7|Add0~24_combout ),
	.cout(\processador|R7|Add0~25 ));
// synopsys translate_off
defparam \processador|R7|Add0~24 .lut_mask = 16'hC30C;
defparam \processador|R7|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cycloneii_lcell_comb \processador|R7|Add0~26 (
// Equation(s):
// \processador|R7|Add0~26_combout  = (\processador|R7|PC_output [13] & (!\processador|R7|Add0~25 )) # (!\processador|R7|PC_output [13] & ((\processador|R7|Add0~25 ) # (GND)))
// \processador|R7|Add0~27  = CARRY((!\processador|R7|Add0~25 ) # (!\processador|R7|PC_output [13]))

	.dataa(\processador|R7|PC_output [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~25 ),
	.combout(\processador|R7|Add0~26_combout ),
	.cout(\processador|R7|Add0~27 ));
// synopsys translate_off
defparam \processador|R7|Add0~26 .lut_mask = 16'h5A5F;
defparam \processador|R7|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
cycloneii_lcell_comb \processador|R7|Add0~28 (
// Equation(s):
// \processador|R7|Add0~28_combout  = (\processador|R7|PC_output [14] & (\processador|R7|Add0~27  $ (GND))) # (!\processador|R7|PC_output [14] & (!\processador|R7|Add0~27  & VCC))
// \processador|R7|Add0~29  = CARRY((\processador|R7|PC_output [14] & !\processador|R7|Add0~27 ))

	.dataa(\processador|R7|PC_output [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~27 ),
	.combout(\processador|R7|Add0~28_combout ),
	.cout(\processador|R7|Add0~29 ));
// synopsys translate_off
defparam \processador|R7|Add0~28 .lut_mask = 16'hA50A;
defparam \processador|R7|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cycloneii_lcell_comb \processador|R7|Add0~30 (
// Equation(s):
// \processador|R7|Add0~30_combout  = \processador|R7|PC_output [15] $ (\processador|R7|Add0~29 )

	.dataa(vcc),
	.datab(\processador|R7|PC_output [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~29 ),
	.combout(\processador|R7|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|Add0~30 .lut_mask = 16'h3C3C;
defparam \processador|R7|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y23_N29
cycloneii_lcell_ff \processador|R0|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [4]));

// Location: LCFF_X47_Y21_N23
cycloneii_lcell_ff \processador|R1|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [5]));

// Location: LCFF_X45_Y17_N17
cycloneii_lcell_ff \processador|R2|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R2|R_output[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [0]));

// Location: LCFF_X46_Y20_N7
cycloneii_lcell_ff \processador|R3|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [3]));

// Location: LCFF_X46_Y16_N21
cycloneii_lcell_ff \processador|R3|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R3|R_output[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [7]));

// Location: LCFF_X46_Y23_N17
cycloneii_lcell_ff \processador|reg_addr|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|R_output~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [5]));

// Location: LCCOMB_X43_Y21_N28
cycloneii_lcell_comb \processador|CU|Mux17~1 (
// Equation(s):
// \processador|CU|Mux17~1_combout  = (\processador|CU|Equal2~0_combout  & (\processador|C|Counter [1] & (\processador|C|Counter [2] & \processador|CU|r_dest [0])))

	.dataa(\processador|CU|Equal2~0_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|r_dest [0]),
	.cin(gnd),
	.combout(\processador|CU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~1 .lut_mask = 16'h8000;
defparam \processador|CU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneii_lcell_comb \processador|CU|Equal2~1 (
// Equation(s):
// \processador|CU|Equal2~1_combout  = (\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [9] & (\processador|IR_reg|R_output [8] & !\processador|IR_reg|R_output [6])))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [6]),
	.cin(gnd),
	.combout(\processador|CU|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal2~1 .lut_mask = 16'h0020;
defparam \processador|CU|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N21
cycloneii_lcell_ff \processador|G_reg|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [2]));

// Location: LCFF_X49_Y20_N17
cycloneii_lcell_ff \processador|G_reg|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [0]));

// Location: LCFF_X48_Y18_N15
cycloneii_lcell_ff \processador|G_reg|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [5]));

// Location: LCFF_X48_Y16_N25
cycloneii_lcell_ff \processador|G_reg|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [6]));

// Location: LCFF_X48_Y18_N19
cycloneii_lcell_ff \processador|G_reg|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [7]));

// Location: LCCOMB_X45_Y19_N10
cycloneii_lcell_comb \processador|CU|Equal0~1 (
// Equation(s):
// \processador|CU|Equal0~1_combout  = (!\processador|G_reg|R_output [5] & (!\processador|G_reg|R_output [0] & (!\processador|G_reg|R_output [6] & !\processador|G_reg|R_output [7])))

	.dataa(\processador|G_reg|R_output [5]),
	.datab(\processador|G_reg|R_output [0]),
	.datac(\processador|G_reg|R_output [6]),
	.datad(\processador|G_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~1 .lut_mask = 16'h0001;
defparam \processador|CU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N25
cycloneii_lcell_ff \processador|G_reg|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [15]));

// Location: LCCOMB_X43_Y21_N10
cycloneii_lcell_comb \processador|CU|Mux14~0 (
// Equation(s):
// \processador|CU|Mux14~0_combout  = (\processador|C|Counter [2] & (\processador|C|Counter [1] & (\processador|CU|r_dest [3] & \processador|CU|Equal2~0_combout )))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|r_dest [3]),
	.datad(\processador|CU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux14~0 .lut_mask = 16'h8000;
defparam \processador|CU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N11
cycloneii_lcell_ff \processador|reg_addr|pc_value[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [0]));

// Location: LCFF_X45_Y23_N21
cycloneii_lcell_ff \processador|reg_addr|pc_value[5] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [5]));

// Location: LCCOMB_X46_Y23_N16
cycloneii_lcell_comb \processador|reg_addr|R_output~7 (
// Equation(s):
// \processador|reg_addr|R_output~7_combout  = (\processador|CU|Mux9~3_combout  & (\processador|reg_addr|Add0~10_combout )) # (!\processador|CU|Mux9~3_combout  & ((\processador|BusWires [5])))

	.dataa(vcc),
	.datab(\processador|CU|Mux9~3_combout ),
	.datac(\processador|reg_addr|Add0~10_combout ),
	.datad(\processador|BusWires [5]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~7 .lut_mask = 16'hF3C0;
defparam \processador|reg_addr|R_output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N25
cycloneii_lcell_ff \processador|reg_addr|pc_value[7] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [7]));

// Location: LCCOMB_X42_Y19_N30
cycloneii_lcell_comb \processador|CU|WideOr11~0 (
// Equation(s):
// \processador|CU|WideOr11~0_combout  = (!\processador|IR_reg|R_output [9] & ((\processador|IR_reg|R_output [8] & (!\processador|IR_reg|R_output [7])) # (!\processador|IR_reg|R_output [8] & ((\processador|IR_reg|R_output [6])))))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|WideOr11~0 .lut_mask = 16'h1130;
defparam \processador|CU|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneii_lcell_comb \processador|CU|Mux7~0 (
// Equation(s):
// \processador|CU|Mux7~0_combout  = (\processador|C|Counter [2] & ((\processador|CU|WideOr11~0_combout ))) # (!\processador|C|Counter [2] & (\processador|C|Counter [1]))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux7~0 .lut_mask = 16'hFC0C;
defparam \processador|CU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneii_lcell_comb \processador|CU|Mux6~2 (
// Equation(s):
// \processador|CU|Mux6~2_combout  = (\processador|C|Counter [0] & ((\processador|C|Counter [2]) # (!\processador|C|Counter [1]))) # (!\processador|C|Counter [0] & ((\processador|C|Counter [1])))

	.dataa(vcc),
	.datab(\processador|C|Counter [2]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux6~2 .lut_mask = 16'hCFF0;
defparam \processador|CU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneii_lcell_comb \processador|CU|WideOr10~0 (
// Equation(s):
// \processador|CU|WideOr10~0_combout  = (!\processador|IR_reg|R_output [9] & ((\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [6] & !\processador|IR_reg|R_output [8])) # (!\processador|IR_reg|R_output [7] & ((\processador|IR_reg|R_output 
// [8])))))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|WideOr10~0 .lut_mask = 16'h1102;
defparam \processador|CU|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneii_lcell_comb \processador|CU|Mux5~0 (
// Equation(s):
// \processador|CU|Mux5~0_combout  = (\processador|C|Counter [2] & ((\processador|CU|WideOr10~0_combout ))) # (!\processador|C|Counter [2] & (\processador|C|Counter [1]))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux5~0 .lut_mask = 16'hFC0C;
defparam \processador|CU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
cycloneii_lcell_comb \processador|CU|WideOr0~0 (
// Equation(s):
// \processador|CU|WideOr0~0_combout  = (\processador|IR_reg|R_output [9]) # ((\processador|IR_reg|R_output [8] & \processador|IR_reg|R_output [7]))

	.dataa(vcc),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|WideOr0~0 .lut_mask = 16'hFCCC;
defparam \processador|CU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N12
cycloneii_lcell_comb \processador|Selector1~2 (
// Equation(s):
// \processador|Selector1~2_combout  = (\processador|Equal4~0_combout  & (((\processador|R3|R_output [0] & \processador|Equal5~0_combout )) # (!\processador|R2|R_output [0]))) # (!\processador|Equal4~0_combout  & (((\processador|R3|R_output [0] & 
// \processador|Equal5~0_combout ))))

	.dataa(\processador|Equal4~0_combout ),
	.datab(\processador|R2|R_output [0]),
	.datac(\processador|R3|R_output [0]),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~2 .lut_mask = 16'hF222;
defparam \processador|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N28
cycloneii_lcell_comb \processador|Selector1~3 (
// Equation(s):
// \processador|Selector1~3_combout  = (\processador|G_reg|R_output [0] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [0] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [0] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [0] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [0]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~3 .lut_mask = 16'hECA0;
defparam \processador|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N16
cycloneii_lcell_comb \processador|WideNor0~0 (
// Equation(s):
// \processador|WideNor0~0_combout  = (\processador|Equal5~0_combout ) # (((\processador|Equal6~4_combout  & \processador|Equal6~3_combout )) # (!\processador|Equal6~2_combout ))

	.dataa(\processador|Equal6~4_combout ),
	.datab(\processador|Equal5~0_combout ),
	.datac(\processador|Equal6~2_combout ),
	.datad(\processador|Equal6~3_combout ),
	.cin(gnd),
	.combout(\processador|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideNor0~0 .lut_mask = 16'hEFCF;
defparam \processador|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N9
cycloneii_lcell_ff \processador|reg_W|R_output (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|CU|W_D~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_W|R_output~regout ));

// Location: LCFF_X44_Y21_N1
cycloneii_lcell_ff \processador|R4|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [1]));

// Location: LCCOMB_X44_Y21_N0
cycloneii_lcell_comb \processador|Selector0~1 (
// Equation(s):
// \processador|Selector0~1_combout  = (\processador|R7|PC_output [1] & (((\processador|R4|R_output [1] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [1] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [1] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [1]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [1]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~1 .lut_mask = 16'hF444;
defparam \processador|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
cycloneii_lcell_comb \processador|Selector0~3 (
// Equation(s):
// \processador|Selector0~3_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [1] & ((\processador|CU|DINout~3_combout ) # ((\processador|G_reg|R_output [1] & \processador|CU|Mux17~3_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [1] & (\processador|G_reg|R_output [1] & (\processador|CU|Mux17~3_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.datab(\processador|G_reg|R_output [1]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~3 .lut_mask = 16'hEAC0;
defparam \processador|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneii_lcell_comb \processador|Selector2~2 (
// Equation(s):
// \processador|Selector2~2_combout  = (\processador|R3|R_output [2] & ((\processador|Equal5~0_combout ) # ((\processador|Equal4~0_combout  & \processador|R2|R_output [2])))) # (!\processador|R3|R_output [2] & (\processador|Equal4~0_combout  & 
// (\processador|R2|R_output [2])))

	.dataa(\processador|R3|R_output [2]),
	.datab(\processador|Equal4~0_combout ),
	.datac(\processador|R2|R_output [2]),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
cycloneii_lcell_comb \processador|Selector2~3 (
// Equation(s):
// \processador|Selector2~3_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [2] & ((\processador|CU|DINout~3_combout ) # ((\processador|G_reg|R_output [2] & \processador|CU|Mux17~3_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [2] & (\processador|G_reg|R_output [2] & (\processador|CU|Mux17~3_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datab(\processador|G_reg|R_output [2]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~3 .lut_mask = 16'hEAC0;
defparam \processador|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N1
cycloneii_lcell_ff \processador|R4|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [3]));

// Location: LCCOMB_X46_Y20_N6
cycloneii_lcell_comb \processador|Selector3~2 (
// Equation(s):
// \processador|Selector3~2_combout  = (\processador|Equal4~0_combout  & ((\processador|R2|R_output [3]) # ((\processador|R3|R_output [3] & \processador|Equal5~0_combout )))) # (!\processador|Equal4~0_combout  & (((\processador|R3|R_output [3] & 
// \processador|Equal5~0_combout ))))

	.dataa(\processador|Equal4~0_combout ),
	.datab(\processador|R2|R_output [3]),
	.datac(\processador|R3|R_output [3]),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~2 .lut_mask = 16'hF888;
defparam \processador|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneii_lcell_comb \processador|Selector3~3 (
// Equation(s):
// \processador|Selector3~3_combout  = (\processador|G_reg|R_output [3] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [3] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [3] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [3] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [3]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~3 .lut_mask = 16'hECA0;
defparam \processador|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N31
cycloneii_lcell_ff \processador|R4|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [4]));

// Location: LCCOMB_X44_Y21_N30
cycloneii_lcell_comb \processador|Selector4~1 (
// Equation(s):
// \processador|Selector4~1_combout  = (\processador|R7|PC_output [4] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [4] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [4] & (((\processador|R4|R_output [4] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [4]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [4]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~1 .lut_mask = 16'hF888;
defparam \processador|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N13
cycloneii_lcell_ff \processador|R4|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [5]));

// Location: LCCOMB_X44_Y21_N12
cycloneii_lcell_comb \processador|Selector5~1 (
// Equation(s):
// \processador|Selector5~1_combout  = (\processador|R7|PC_output [5] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [5] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [5] & (((\processador|R4|R_output [5] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [5]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [5]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~1 .lut_mask = 16'hF888;
defparam \processador|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N3
cycloneii_lcell_ff \processador|R5|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [6]));

// Location: LCCOMB_X45_Y18_N2
cycloneii_lcell_comb \processador|Selector6~0 (
// Equation(s):
// \processador|Selector6~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [6] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [6]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~0 .lut_mask = 16'h4000;
defparam \processador|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
cycloneii_lcell_comb \processador|Selector6~3 (
// Equation(s):
// \processador|Selector6~3_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [6] & ((\processador|CU|DINout~3_combout ) # ((\processador|G_reg|R_output [6] & \processador|CU|Mux17~3_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [6] & (\processador|G_reg|R_output [6] & (\processador|CU|Mux17~3_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [6]),
	.datab(\processador|G_reg|R_output [6]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~3 .lut_mask = 16'hEAC0;
defparam \processador|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N11
cycloneii_lcell_ff \processador|R5|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [7]));

// Location: LCCOMB_X45_Y18_N10
cycloneii_lcell_comb \processador|Selector7~0 (
// Equation(s):
// \processador|Selector7~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [7] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [7]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~0 .lut_mask = 16'h4000;
defparam \processador|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneii_lcell_comb \processador|Selector7~3 (
// Equation(s):
// \processador|Selector7~3_combout  = (\processador|G_reg|R_output [7] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [7] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [7] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [7] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [7]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [7]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~3 .lut_mask = 16'hECA0;
defparam \processador|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneii_lcell_comb \processador|CU|Mux12~0 (
// Equation(s):
// \processador|CU|Mux12~0_combout  = (\processador|C|Counter [1] & (\processador|C|Counter [2] & (\processador|CU|Equal2~0_combout  & \processador|CU|r_dest [5])))

	.dataa(\processador|C|Counter [1]),
	.datab(\processador|C|Counter [2]),
	.datac(\processador|CU|Equal2~0_combout ),
	.datad(\processador|CU|r_dest [5]),
	.cin(gnd),
	.combout(\processador|CU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux12~0 .lut_mask = 16'h8000;
defparam \processador|CU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneii_lcell_comb \processador|CU|Mux13~0 (
// Equation(s):
// \processador|CU|Mux13~0_combout  = (\processador|CU|r_dest [4] & (\processador|C|Counter [1] & (\processador|C|Counter [2] & \processador|CU|Equal2~0_combout )))

	.dataa(\processador|CU|r_dest [4]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux13~0 .lut_mask = 16'h8000;
defparam \processador|CU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneii_lcell_comb \processador|CU|Mux11~0 (
// Equation(s):
// \processador|CU|Mux11~0_combout  = (\processador|CU|Equal2~0_combout  & (\processador|C|Counter [1] & (\processador|C|Counter [2] & \processador|CU|r_dest [6])))

	.dataa(\processador|CU|Equal2~0_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|r_dest [6]),
	.cin(gnd),
	.combout(\processador|CU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux11~0 .lut_mask = 16'h8000;
defparam \processador|CU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N24
cycloneii_lcell_comb \processador|alu|Mux7~2 (
// Equation(s):
// \processador|alu|Mux7~2_combout  = (\processador|CU|ALUOp [1] & !\processador|CU|ALUOp [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [1]),
	.datad(\processador|CU|ALUOp [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~2 .lut_mask = 16'h00F0;
defparam \processador|alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
cycloneii_lcell_comb \processador|alu|ShiftLeft0~4 (
// Equation(s):
// \processador|alu|ShiftLeft0~4_combout  = (!\processador|BusWires [1] & (\processador|A_reg|R_output [0] & (!\processador|BusWires [0] & \processador|BusWires [2])))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|A_reg|R_output [0]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~4 .lut_mask = 16'h0400;
defparam \processador|alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N22
cycloneii_lcell_comb \processador|alu|ShiftRight0~9 (
// Equation(s):
// \processador|alu|ShiftRight0~9_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [7])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [6])))

	.dataa(\processador|A_reg|R_output [7]),
	.datab(\processador|A_reg|R_output [6]),
	.datac(vcc),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~9 .lut_mask = 16'hAACC;
defparam \processador|alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N6
cycloneii_lcell_comb \processador|alu|ShiftRight0~10 (
// Equation(s):
// \processador|alu|ShiftRight0~10_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [5]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [4]))

	.dataa(\processador|A_reg|R_output [4]),
	.datab(vcc),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [5]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~10 .lut_mask = 16'hFA0A;
defparam \processador|alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N16
cycloneii_lcell_comb \processador|alu|ShiftRight0~11 (
// Equation(s):
// \processador|alu|ShiftRight0~11_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftRight0~9_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftRight0~10_combout )))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|alu|ShiftRight0~9_combout ),
	.datad(\processador|alu|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~11 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
cycloneii_lcell_comb \processador|alu|Add0~0 (
// Equation(s):
// \processador|alu|Add0~0_combout  = \processador|BusWires [4] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [4]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~0 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N6
cycloneii_lcell_comb \processador|alu|Add0~1 (
// Equation(s):
// \processador|alu|Add0~1_combout  = \processador|BusWires [3] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [3]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~1 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N0
cycloneii_lcell_comb \processador|alu|Add0~2 (
// Equation(s):
// \processador|alu|Add0~2_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~2 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N10
cycloneii_lcell_comb \processador|alu|Add0~4 (
// Equation(s):
// \processador|alu|Add0~4_combout  = \processador|BusWires [0] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [0]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~4 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N6
cycloneii_lcell_comb \processador|alu|ShiftLeft0~14 (
// Equation(s):
// \processador|alu|ShiftLeft0~14_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [2])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [3])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [2]),
	.datac(\processador|A_reg|R_output [3]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~14 .lut_mask = 16'hCCF0;
defparam \processador|alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N6
cycloneii_lcell_comb \processador|alu|Mux3~1 (
// Equation(s):
// \processador|alu|Mux3~1_combout  = (\processador|alu|Mux7~2_combout  & (((!\processador|alu|ShiftLeft0~12_combout  & !\processador|BusWires [3])) # (!\processador|alu|Mux3~0_combout )))

	.dataa(\processador|alu|Mux3~0_combout ),
	.datab(\processador|alu|Mux7~2_combout ),
	.datac(\processador|alu|ShiftLeft0~12_combout ),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~1 .lut_mask = 16'h444C;
defparam \processador|alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneii_lcell_comb \processador|alu|Mux3~2 (
// Equation(s):
// \processador|alu|Mux3~2_combout  = (\processador|BusWires [2]) # (\processador|BusWires [3])

	.dataa(vcc),
	.datab(\processador|BusWires [2]),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~2 .lut_mask = 16'hFFCC;
defparam \processador|alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N4
cycloneii_lcell_comb \processador|alu|ALU_output~1 (
// Equation(s):
// \processador|alu|ALU_output~1_combout  = (\processador|BusWires [2]) # (\processador|A_reg|R_output [2])

	.dataa(vcc),
	.datab(\processador|BusWires [2]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [2]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~1 .lut_mask = 16'hFFCC;
defparam \processador|alu|ALU_output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N8
cycloneii_lcell_comb \processador|alu|ShiftRight0~25 (
// Equation(s):
// \processador|alu|ShiftRight0~25_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~7_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~9_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~9_combout ),
	.datad(\processador|alu|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~25 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N2
cycloneii_lcell_comb \processador|alu|ShiftRight0~26 (
// Equation(s):
// \processador|alu|ShiftRight0~26_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [3]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [2]))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [2]),
	.datac(\processador|A_reg|R_output [3]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~26 .lut_mask = 16'hF0CC;
defparam \processador|alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
cycloneii_lcell_comb \processador|alu|Mux2~0 (
// Equation(s):
// \processador|alu|Mux2~0_combout  = (\processador|alu|Mux3~3_combout  & (\processador|alu|Mux3~2_combout )) # (!\processador|alu|Mux3~3_combout  & ((\processador|alu|Mux3~2_combout  & (\processador|alu|ShiftRight0~25_combout )) # 
// (!\processador|alu|Mux3~2_combout  & ((\processador|alu|ShiftRight0~26_combout )))))

	.dataa(\processador|alu|Mux3~3_combout ),
	.datab(\processador|alu|Mux3~2_combout ),
	.datac(\processador|alu|ShiftRight0~25_combout ),
	.datad(\processador|alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2~0 .lut_mask = 16'hD9C8;
defparam \processador|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneii_lcell_comb \processador|alu|ShiftRight0~27 (
// Equation(s):
// \processador|alu|ShiftRight0~27_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftRight0~13_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftRight0~6_combout )))

	.dataa(\processador|alu|ShiftRight0~13_combout ),
	.datab(vcc),
	.datac(\processador|BusWires [1]),
	.datad(\processador|alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~27 .lut_mask = 16'hAFA0;
defparam \processador|alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N6
cycloneii_lcell_comb \processador|alu|ShiftRight0~28 (
// Equation(s):
// \processador|alu|ShiftRight0~28_combout  = (\processador|BusWires [2] & (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~12_combout ))) # (!\processador|BusWires [2] & (((\processador|alu|ShiftRight0~27_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~12_combout ),
	.datad(\processador|alu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~28 .lut_mask = 16'h7520;
defparam \processador|alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N12
cycloneii_lcell_comb \processador|alu|Mux2~1 (
// Equation(s):
// \processador|alu|Mux2~1_combout  = (\processador|alu|Mux3~3_combout  & ((\processador|alu|Mux2~0_combout  & ((\processador|alu|ShiftRight0~28_combout ))) # (!\processador|alu|Mux2~0_combout  & (\processador|alu|ShiftRight0~10_combout )))) # 
// (!\processador|alu|Mux3~3_combout  & (((\processador|alu|Mux2~0_combout ))))

	.dataa(\processador|alu|ShiftRight0~10_combout ),
	.datab(\processador|alu|Mux3~3_combout ),
	.datac(\processador|alu|Mux2~0_combout ),
	.datad(\processador|alu|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2~1 .lut_mask = 16'hF838;
defparam \processador|alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N18
cycloneii_lcell_comb \processador|alu|Mux2~2 (
// Equation(s):
// \processador|alu|Mux2~2_combout  = (\processador|alu|Mux7~3_combout  & \processador|alu|Mux2~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|alu|Mux7~3_combout ),
	.datad(\processador|alu|Mux2~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2~2 .lut_mask = 16'hF000;
defparam \processador|alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N0
cycloneii_lcell_comb \processador|alu|Mux2~3 (
// Equation(s):
// \processador|alu|Mux2~3_combout  = (\processador|alu|Mux7~2_combout  & (((!\processador|alu|Mux3~0_combout )))) # (!\processador|alu|Mux7~2_combout  & ((\processador|alu|Mux3~0_combout  & ((\processador|alu|Mux2~2_combout ))) # 
// (!\processador|alu|Mux3~0_combout  & (\processador|alu|Add0~11_combout ))))

	.dataa(\processador|alu|Mux7~2_combout ),
	.datab(\processador|alu|Add0~11_combout ),
	.datac(\processador|alu|Mux3~0_combout ),
	.datad(\processador|alu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2~3 .lut_mask = 16'h5E0E;
defparam \processador|alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N10
cycloneii_lcell_comb \processador|alu|Mux2 (
// Equation(s):
// \processador|alu|Mux2~combout  = (\processador|alu|Mux3~1_combout  & ((\processador|alu|Mux2~3_combout  & (\processador|alu|ALU_output~1_combout )) # (!\processador|alu|Mux2~3_combout  & ((\processador|alu|ShiftLeft0~17_combout ))))) # 
// (!\processador|alu|Mux3~1_combout  & (((\processador|alu|Mux2~3_combout ))))

	.dataa(\processador|alu|Mux3~1_combout ),
	.datab(\processador|alu|ALU_output~1_combout ),
	.datac(\processador|alu|ShiftLeft0~17_combout ),
	.datad(\processador|alu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2 .lut_mask = 16'hDDA0;
defparam \processador|alu|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N12
cycloneii_lcell_comb \processador|alu|Mux1~6 (
// Equation(s):
// \processador|alu|Mux1~6_combout  = (\processador|CU|ALUOp [1] & \processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|CU|ALUOp [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~6 .lut_mask = 16'hC0C0;
defparam \processador|alu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
cycloneii_lcell_comb \processador|alu|ShiftRight0~32 (
// Equation(s):
// \processador|alu|ShiftRight0~32_combout  = (!\processador|BusWires [1] & ((\processador|BusWires [0] & ((\processador|A_reg|R_output [2]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [1]))))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [1]),
	.datad(\processador|A_reg|R_output [2]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~32 .lut_mask = 16'h5410;
defparam \processador|alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
cycloneii_lcell_comb \processador|alu|ShiftRight0~33 (
// Equation(s):
// \processador|alu|ShiftRight0~33_combout  = (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~32_combout ) # ((\processador|BusWires [1] & \processador|alu|ShiftRight0~19_combout ))))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|ShiftRight0~19_combout ),
	.datad(\processador|alu|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~33 .lut_mask = 16'h3320;
defparam \processador|alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N6
cycloneii_lcell_comb \processador|alu|ShiftRight0~34 (
// Equation(s):
// \processador|alu|ShiftRight0~34_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftRight0~16_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftRight0~18_combout )))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|alu|ShiftRight0~16_combout ),
	.datac(vcc),
	.datad(\processador|alu|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~34 .lut_mask = 16'hDD88;
defparam \processador|alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
cycloneii_lcell_comb \processador|alu|ShiftRight0~35 (
// Equation(s):
// \processador|alu|ShiftRight0~35_combout  = (!\processador|BusWires [3] & ((\processador|alu|ShiftRight0~33_combout ) # ((\processador|BusWires [2] & \processador|alu|ShiftRight0~34_combout ))))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|ShiftRight0~34_combout ),
	.datad(\processador|alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~35 .lut_mask = 16'h5540;
defparam \processador|alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N20
cycloneii_lcell_comb \processador|alu|Mux0~0 (
// Equation(s):
// \processador|alu|Mux0~0_combout  = (!\processador|CU|ALUOp [1] & (\processador|alu|LessThan0~30_combout  & \processador|CU|ALUOp [2]))

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|LessThan0~30_combout ),
	.datad(\processador|CU|ALUOp [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~0 .lut_mask = 16'h3000;
defparam \processador|alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N30
cycloneii_lcell_comb \processador|alu|Mux0~1 (
// Equation(s):
// \processador|alu|Mux0~1_combout  = (\processador|BusWires [0] & (\processador|CU|ALUOp [2] & (\processador|A_reg|R_output [1]))) # (!\processador|BusWires [0] & (((\processador|A_reg|R_output [0]))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [1]),
	.datad(\processador|A_reg|R_output [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~1 .lut_mask = 16'hB380;
defparam \processador|alu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N22
cycloneii_lcell_comb \processador|alu|Mux0~2 (
// Equation(s):
// \processador|alu|Mux0~2_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftRight0~26_combout  & (\processador|CU|ALUOp [2]))) # (!\processador|BusWires [1] & (((\processador|alu|Mux0~1_combout ))))

	.dataa(\processador|alu|ShiftRight0~26_combout ),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|BusWires [1]),
	.datad(\processador|alu|Mux0~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~2 .lut_mask = 16'h8F80;
defparam \processador|alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N24
cycloneii_lcell_comb \processador|alu|Mux0~3 (
// Equation(s):
// \processador|alu|Mux0~3_combout  = (\processador|BusWires [2] & (\processador|CU|ALUOp [2] & (\processador|alu|ShiftRight0~11_combout ))) # (!\processador|BusWires [2] & (((\processador|alu|Mux0~2_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|ShiftRight0~11_combout ),
	.datad(\processador|alu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~3 .lut_mask = 16'hD580;
defparam \processador|alu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
cycloneii_lcell_comb \processador|alu|Mux0~4 (
// Equation(s):
// \processador|alu|Mux0~4_combout  = (\processador|BusWires [3] & (\processador|CU|ALUOp [2] & ((\processador|alu|ShiftRight0~37_combout )))) # (!\processador|BusWires [3] & (((\processador|alu|Mux0~3_combout ))))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Mux0~3_combout ),
	.datad(\processador|alu|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~4 .lut_mask = 16'hD850;
defparam \processador|alu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N18
cycloneii_lcell_comb \processador|alu|Mux0~5 (
// Equation(s):
// \processador|alu|Mux0~5_combout  = (\processador|CU|ALUOp [0] & ((\processador|alu|Mux0~0_combout ) # ((\processador|alu|Mux7~3_combout  & \processador|alu|Mux0~4_combout ))))

	.dataa(\processador|CU|ALUOp [0]),
	.datab(\processador|alu|Mux7~3_combout ),
	.datac(\processador|alu|Mux0~0_combout ),
	.datad(\processador|alu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~5 .lut_mask = 16'hA8A0;
defparam \processador|alu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
cycloneii_lcell_comb \processador|alu|Mux0~6 (
// Equation(s):
// \processador|alu|Mux0~6_combout  = (!\processador|CU|ALUOp [1] & \processador|alu|Add0~7_combout )

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Add0~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~6 .lut_mask = 16'h3030;
defparam \processador|alu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N12
cycloneii_lcell_comb \processador|alu|Mux0~7 (
// Equation(s):
// \processador|alu|Mux0~7_combout  = (\processador|CU|ALUOp [1] & (!\processador|CU|ALUOp [0] & ((\processador|A_reg|R_output [0]) # (\processador|BusWires [0]))))

	.dataa(\processador|A_reg|R_output [0]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~7 .lut_mask = 16'h00C8;
defparam \processador|alu|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N6
cycloneii_lcell_comb \processador|alu|Mux0~8 (
// Equation(s):
// \processador|alu|Mux0~8_combout  = (\processador|alu|Mux0~5_combout ) # ((!\processador|CU|ALUOp [2] & ((\processador|alu|Mux0~7_combout ) # (\processador|alu|Mux0~6_combout ))))

	.dataa(\processador|alu|Mux0~7_combout ),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Mux0~6_combout ),
	.datad(\processador|alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~8 .lut_mask = 16'hFF32;
defparam \processador|alu|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N14
cycloneii_lcell_comb \processador|alu|ShiftRight0~38 (
// Equation(s):
// \processador|alu|ShiftRight0~38_combout  = (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~29_combout ) # ((\processador|A_reg|R_output [14] & \processador|alu|Mux15~0_combout ))))

	.dataa(\processador|alu|ShiftRight0~29_combout ),
	.datab(\processador|BusWires [2]),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~38 .lut_mask = 16'h3222;
defparam \processador|alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N22
cycloneii_lcell_comb \processador|alu|Mux5~2 (
// Equation(s):
// \processador|alu|Mux5~2_combout  = (\processador|alu|Mux7~5_combout  & (\processador|alu|ShiftRight0~38_combout  & (\processador|alu|Mux7~4_combout ))) # (!\processador|alu|Mux7~5_combout  & (((\processador|alu|Add0~18_combout ) # 
// (!\processador|alu|Mux7~4_combout ))))

	.dataa(\processador|alu|ShiftRight0~38_combout ),
	.datab(\processador|alu|Mux7~5_combout ),
	.datac(\processador|alu|Mux7~4_combout ),
	.datad(\processador|alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~2 .lut_mask = 16'hB383;
defparam \processador|alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N30
cycloneii_lcell_comb \processador|alu|Mux5~3 (
// Equation(s):
// \processador|alu|Mux5~3_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|Mux5~2_combout  & (\processador|alu|ShiftRight0~34_combout )) # (!\processador|alu|Mux5~2_combout  & ((\processador|alu|ShiftRight0~30_combout ))))) # 
// (!\processador|alu|Mux11~0_combout  & (((\processador|alu|Mux5~2_combout ))))

	.dataa(\processador|alu|ShiftRight0~34_combout ),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~30_combout ),
	.datad(\processador|alu|Mux5~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~3 .lut_mask = 16'hBBC0;
defparam \processador|alu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N26
cycloneii_lcell_comb \processador|alu|Mux5~4 (
// Equation(s):
// \processador|alu|Mux5~4_combout  = (!\processador|CU|ALUOp [0] & ((\processador|BusWires [5]) # (\processador|A_reg|R_output [5])))

	.dataa(\processador|BusWires [5]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [5]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~4 .lut_mask = 16'h00FA;
defparam \processador|alu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N4
cycloneii_lcell_comb \processador|alu|Mux5~5 (
// Equation(s):
// \processador|alu|Mux5~5_combout  = (\processador|alu|Mux7~2_combout  & ((\processador|alu|Mux5~4_combout ) # ((\processador|alu|Mux5~6_combout )))) # (!\processador|alu|Mux7~2_combout  & (((\processador|alu|Mux5~3_combout ))))

	.dataa(\processador|alu|Mux5~4_combout ),
	.datab(\processador|alu|Mux7~2_combout ),
	.datac(\processador|alu|Mux5~6_combout ),
	.datad(\processador|alu|Mux5~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~5 .lut_mask = 16'hFBC8;
defparam \processador|alu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N28
cycloneii_lcell_comb \processador|alu|Mux6~2 (
// Equation(s):
// \processador|alu|Mux6~2_combout  = (!\processador|CU|ALUOp [0] & ((\processador|BusWires [6]) # (\processador|A_reg|R_output [6])))

	.dataa(\processador|BusWires [6]),
	.datab(\processador|CU|ALUOp [0]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [6]),
	.cin(gnd),
	.combout(\processador|alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~2 .lut_mask = 16'h3322;
defparam \processador|alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N2
cycloneii_lcell_comb \processador|alu|Mux6~3 (
// Equation(s):
// \processador|alu|Mux6~3_combout  = (\processador|alu|Mux7~2_combout  & ((\processador|alu|Mux6~2_combout ) # ((\processador|alu|Mux1~2_combout  & \processador|alu|ShiftLeft0~25_combout ))))

	.dataa(\processador|alu|Mux7~2_combout ),
	.datab(\processador|alu|Mux6~2_combout ),
	.datac(\processador|alu|Mux1~2_combout ),
	.datad(\processador|alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~3 .lut_mask = 16'hA888;
defparam \processador|alu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N22
cycloneii_lcell_comb \processador|alu|Mux6~4 (
// Equation(s):
// \processador|alu|Mux6~4_combout  = (\processador|alu|Mux7~4_combout  & ((\processador|alu|Mux7~5_combout  & (\processador|alu|ShiftRight0~42_combout )) # (!\processador|alu|Mux7~5_combout  & ((\processador|alu|Add0~21_combout ))))) # 
// (!\processador|alu|Mux7~4_combout  & (((!\processador|alu|Mux7~5_combout ))))

	.dataa(\processador|alu|ShiftRight0~42_combout ),
	.datab(\processador|alu|Mux7~4_combout ),
	.datac(\processador|alu|Add0~21_combout ),
	.datad(\processador|alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~4 .lut_mask = 16'h88F3;
defparam \processador|alu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N10
cycloneii_lcell_comb \processador|alu|Mux6~5 (
// Equation(s):
// \processador|alu|Mux6~5_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|Mux6~4_combout  & (\processador|alu|ShiftRight0~25_combout )) # (!\processador|alu|Mux6~4_combout  & ((\processador|alu|ShiftRight0~27_combout ))))) # 
// (!\processador|alu|Mux11~0_combout  & (((\processador|alu|Mux6~4_combout ))))

	.dataa(\processador|alu|ShiftRight0~25_combout ),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~27_combout ),
	.datad(\processador|alu|Mux6~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~5 .lut_mask = 16'hBBC0;
defparam \processador|alu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N4
cycloneii_lcell_comb \processador|alu|Mux7~6 (
// Equation(s):
// \processador|alu|Mux7~6_combout  = (!\processador|CU|ALUOp [0] & ((\processador|A_reg|R_output [7]) # (\processador|BusWires [7])))

	.dataa(\processador|A_reg|R_output [7]),
	.datab(\processador|CU|ALUOp [0]),
	.datac(vcc),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|alu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~6 .lut_mask = 16'h3322;
defparam \processador|alu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N8
cycloneii_lcell_comb \processador|alu|ShiftLeft0~26 (
// Equation(s):
// \processador|alu|ShiftLeft0~26_combout  = (\processador|BusWires [2] & ((\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~13_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~14_combout ))))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|ShiftLeft0~14_combout ),
	.datad(\processador|alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~26 .lut_mask = 16'hC840;
defparam \processador|alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N10
cycloneii_lcell_comb \processador|alu|ShiftLeft0~27 (
// Equation(s):
// \processador|alu|ShiftLeft0~27_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [6]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [7]))

	.dataa(\processador|A_reg|R_output [7]),
	.datab(\processador|A_reg|R_output [6]),
	.datac(vcc),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~27 .lut_mask = 16'hCCAA;
defparam \processador|alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N28
cycloneii_lcell_comb \processador|alu|ShiftLeft0~29 (
// Equation(s):
// \processador|alu|ShiftLeft0~29_combout  = (\processador|alu|ShiftLeft0~26_combout ) # ((!\processador|BusWires [2] & \processador|alu|ShiftLeft0~28_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|ShiftLeft0~26_combout ),
	.datad(\processador|alu|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~29 .lut_mask = 16'hF3F0;
defparam \processador|alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N24
cycloneii_lcell_comb \processador|alu|Mux7~7 (
// Equation(s):
// \processador|alu|Mux7~7_combout  = (\processador|alu|Mux7~2_combout  & ((\processador|alu|Mux7~6_combout ) # ((\processador|alu|ShiftLeft0~29_combout  & \processador|alu|Mux1~2_combout ))))

	.dataa(\processador|alu|Mux7~6_combout ),
	.datab(\processador|alu|Mux7~2_combout ),
	.datac(\processador|alu|ShiftLeft0~29_combout ),
	.datad(\processador|alu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~7 .lut_mask = 16'hC888;
defparam \processador|alu|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N12
cycloneii_lcell_comb \processador|alu|ShiftRight0~39 (
// Equation(s):
// \processador|alu|ShiftRight0~39_combout  = (\processador|A_reg|R_output [15] & (!\processador|BusWires [0] & (!\processador|BusWires [2] & !\processador|BusWires [1])))

	.dataa(\processador|A_reg|R_output [15]),
	.datab(\processador|BusWires [0]),
	.datac(\processador|BusWires [2]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~39 .lut_mask = 16'h0002;
defparam \processador|alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N20
cycloneii_lcell_comb \processador|alu|Add0~23 (
// Equation(s):
// \processador|alu|Add0~23_combout  = \processador|BusWires [7] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|BusWires [7]),
	.datac(\processador|CU|ALUOp [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~23 .lut_mask = 16'h3C3C;
defparam \processador|alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N6
cycloneii_lcell_comb \processador|alu|Mux7~8 (
// Equation(s):
// \processador|alu|Mux7~8_combout  = (\processador|alu|Mux7~5_combout  & (\processador|alu|ShiftRight0~39_combout  & (\processador|alu|Mux7~4_combout ))) # (!\processador|alu|Mux7~5_combout  & (((\processador|alu|Add0~24_combout ) # 
// (!\processador|alu|Mux7~4_combout ))))

	.dataa(\processador|alu|ShiftRight0~39_combout ),
	.datab(\processador|alu|Mux7~5_combout ),
	.datac(\processador|alu|Mux7~4_combout ),
	.datad(\processador|alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~8 .lut_mask = 16'hB383;
defparam \processador|alu|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N12
cycloneii_lcell_comb \processador|alu|Mux7~9 (
// Equation(s):
// \processador|alu|Mux7~9_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|Mux7~8_combout  & ((\processador|alu|ShiftRight0~17_combout ))) # (!\processador|alu|Mux7~8_combout  & (\processador|alu|ShiftRight0~23_combout )))) # 
// (!\processador|alu|Mux11~0_combout  & (((\processador|alu|Mux7~8_combout ))))

	.dataa(\processador|alu|ShiftRight0~23_combout ),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~17_combout ),
	.datad(\processador|alu|Mux7~8_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~9 .lut_mask = 16'hF388;
defparam \processador|alu|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N4
cycloneii_lcell_comb \processador|alu|ShiftLeft0~32 (
// Equation(s):
// \processador|alu|ShiftLeft0~32_combout  = (!\processador|BusWires [1] & (\processador|A_reg|R_output [0] & (!\processador|BusWires [2] & !\processador|BusWires [0])))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|A_reg|R_output [0]),
	.datac(\processador|BusWires [2]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~32 .lut_mask = 16'h0004;
defparam \processador|alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N20
cycloneii_lcell_comb \processador|alu|ShiftLeft0~33 (
// Equation(s):
// \processador|alu|ShiftLeft0~33_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [8])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [9])))

	.dataa(\processador|BusWires [0]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [8]),
	.datad(\processador|A_reg|R_output [9]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~33 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N14
cycloneii_lcell_comb \processador|alu|ShiftLeft0~34 (
// Equation(s):
// \processador|alu|ShiftLeft0~34_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~27_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~33_combout ))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|alu|ShiftLeft0~33_combout ),
	.datad(\processador|alu|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~34 .lut_mask = 16'hFA50;
defparam \processador|alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N24
cycloneii_lcell_comb \processador|alu|Add0~29 (
// Equation(s):
// \processador|alu|Add0~29_combout  = \processador|BusWires [9] $ (\processador|CU|ALUOp [0])

	.dataa(\processador|BusWires [9]),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~29 .lut_mask = 16'h5A5A;
defparam \processador|alu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N10
cycloneii_lcell_comb \processador|alu|ALU_output~4 (
// Equation(s):
// \processador|alu|ALU_output~4_combout  = (\processador|BusWires [10]) # (\processador|A_reg|R_output [10])

	.dataa(vcc),
	.datab(\processador|BusWires [10]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [10]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~4 .lut_mask = 16'hFFCC;
defparam \processador|alu|ALU_output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneii_lcell_comb \processador|alu|ShiftLeft0~40 (
// Equation(s):
// \processador|alu|ShiftLeft0~40_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [12])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [13])))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [12]),
	.datad(\processador|A_reg|R_output [13]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~40 .lut_mask = 16'hF3C0;
defparam \processador|alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneii_lcell_comb \processador|alu|Mux13~4 (
// Equation(s):
// \processador|alu|Mux13~4_combout  = (\processador|alu|Mux3~2_combout  & (((\processador|alu|ShiftLeft0~34_combout ) # (\processador|alu|Mux3~3_combout )))) # (!\processador|alu|Mux3~2_combout  & (\processador|alu|ShiftLeft0~40_combout  & 
// ((!\processador|alu|Mux3~3_combout ))))

	.dataa(\processador|alu|Mux3~2_combout ),
	.datab(\processador|alu|ShiftLeft0~40_combout ),
	.datac(\processador|alu|ShiftLeft0~34_combout ),
	.datad(\processador|alu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~4 .lut_mask = 16'hAAE4;
defparam \processador|alu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneii_lcell_comb \processador|alu|ALU_output~7 (
// Equation(s):
// \processador|alu|ALU_output~7_combout  = (\processador|BusWires [13]) # (\processador|A_reg|R_output [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [13]),
	.datad(\processador|A_reg|R_output [13]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~7 .lut_mask = 16'hFFF0;
defparam \processador|alu|ALU_output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N6
cycloneii_lcell_comb \processador|alu|Add0~41 (
// Equation(s):
// \processador|alu|Add0~41_combout  = \processador|BusWires [13] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [13]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~41 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N20
cycloneii_lcell_comb \processador|alu|ALU_output~8 (
// Equation(s):
// \processador|alu|ALU_output~8_combout  = (\processador|A_reg|R_output [14]) # (\processador|BusWires [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|BusWires [14]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~8 .lut_mask = 16'hFFF0;
defparam \processador|alu|ALU_output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N30
cycloneii_lcell_comb \processador|alu|Add0~44 (
// Equation(s):
// \processador|alu|Add0~44_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [14]),
	.cin(gnd),
	.combout(\processador|alu|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~44 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
cycloneii_lcell_comb \processador|alu|ALU_output~9 (
// Equation(s):
// \processador|alu|ALU_output~9_combout  = (\processador|A_reg|R_output [15]) # (\processador|BusWires [15])

	.dataa(\processador|A_reg|R_output [15]),
	.datab(vcc),
	.datac(\processador|BusWires [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~9 .lut_mask = 16'hFAFA;
defparam \processador|alu|ALU_output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N12
cycloneii_lcell_comb \processador|alu|Mux15~3 (
// Equation(s):
// \processador|alu|Mux15~3_combout  = (\processador|alu|ShiftLeft0~18_combout  & (!\processador|alu|Mux15~2_combout  & (\processador|A_reg|R_output [15]))) # (!\processador|alu|ShiftLeft0~18_combout  & ((\processador|alu|Mux15~2_combout ) # 
// ((\processador|alu|ShiftLeft0~40_combout ))))

	.dataa(\processador|alu|ShiftLeft0~18_combout ),
	.datab(\processador|alu|Mux15~2_combout ),
	.datac(\processador|A_reg|R_output [15]),
	.datad(\processador|alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~3 .lut_mask = 16'h7564;
defparam \processador|alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N30
cycloneii_lcell_comb \processador|alu|Mux15~4 (
// Equation(s):
// \processador|alu|Mux15~4_combout  = (\processador|alu|Mux15~3_combout  & (((\processador|alu|ShiftLeft0~38_combout )) # (!\processador|alu|Mux15~2_combout ))) # (!\processador|alu|Mux15~3_combout  & (\processador|alu|Mux15~2_combout  & 
// (\processador|A_reg|R_output [14])))

	.dataa(\processador|alu|Mux15~3_combout ),
	.datab(\processador|alu|Mux15~2_combout ),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~4 .lut_mask = 16'hEA62;
defparam \processador|alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N28
cycloneii_lcell_comb \processador|alu|Add0~47 (
// Equation(s):
// \processador|alu|Add0~47_combout  = \processador|BusWires [15] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [15]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~47 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N18
cycloneii_lcell_comb \processador|alu|Mux15~5 (
// Equation(s):
// \processador|alu|Mux15~5_combout  = (\processador|alu|Mux15~1_combout  & (\processador|alu|Mux1~6_combout )) # (!\processador|alu|Mux15~1_combout  & ((\processador|alu|Mux1~6_combout  & ((\processador|alu|Mux15~4_combout ))) # 
// (!\processador|alu|Mux1~6_combout  & (\processador|alu|Add0~48_combout ))))

	.dataa(\processador|alu|Mux15~1_combout ),
	.datab(\processador|alu|Mux1~6_combout ),
	.datac(\processador|alu|Add0~48_combout ),
	.datad(\processador|alu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~5 .lut_mask = 16'hDC98;
defparam \processador|alu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N2
cycloneii_lcell_comb \processador|alu|Mux15~6 (
// Equation(s):
// \processador|alu|Mux15~6_combout  = (\processador|alu|Mux15~1_combout  & ((\processador|alu|Mux15~5_combout  & (\processador|alu|ShiftLeft0~29_combout )) # (!\processador|alu|Mux15~5_combout  & ((\processador|alu|ALU_output~9_combout ))))) # 
// (!\processador|alu|Mux15~1_combout  & (((\processador|alu|Mux15~5_combout ))))

	.dataa(\processador|alu|Mux15~1_combout ),
	.datab(\processador|alu|ShiftLeft0~29_combout ),
	.datac(\processador|alu|ALU_output~9_combout ),
	.datad(\processador|alu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~6 .lut_mask = 16'hDDA0;
defparam \processador|alu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N22
cycloneii_lcell_comb \processador|alu|Mux15~7 (
// Equation(s):
// \processador|alu|Mux15~7_combout  = (\processador|alu|Mux14~7_combout  & ((\processador|alu|Mux15~6_combout ) # ((\processador|alu|Mux11~0_combout  & \processador|alu|ShiftRight0~39_combout )))) # (!\processador|alu|Mux14~7_combout  & 
// (\processador|alu|Mux11~0_combout  & (\processador|alu|ShiftRight0~39_combout )))

	.dataa(\processador|alu|Mux14~7_combout ),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~39_combout ),
	.datad(\processador|alu|Mux15~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~7 .lut_mask = 16'hEAC0;
defparam \processador|alu|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N9
cycloneii_lcell_ff \processador|R5|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [8]));

// Location: LCCOMB_X45_Y18_N8
cycloneii_lcell_comb \processador|Selector8~0 (
// Equation(s):
// \processador|Selector8~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [8] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [8]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~0 .lut_mask = 16'h4000;
defparam \processador|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N11
cycloneii_lcell_ff \processador|R7|PC_output[8] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [8]));

// Location: LCFF_X46_Y20_N15
cycloneii_lcell_ff \processador|R3|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R3|R_output[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [8]));

// Location: LCFF_X46_Y21_N15
cycloneii_lcell_ff \processador|R6|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [8]));

// Location: LCFF_X45_Y18_N27
cycloneii_lcell_ff \processador|R5|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [9]));

// Location: LCCOMB_X45_Y18_N26
cycloneii_lcell_comb \processador|Selector9~0 (
// Equation(s):
// \processador|Selector9~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [9] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [9]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~0 .lut_mask = 16'h4000;
defparam \processador|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N23
cycloneii_lcell_ff \processador|R7|PC_output[9] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [9]));

// Location: LCFF_X45_Y17_N27
cycloneii_lcell_ff \processador|R2|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R2|R_output[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [9]));

// Location: LCFF_X46_Y17_N21
cycloneii_lcell_ff \processador|R0|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [9]));

// Location: LCFF_X47_Y21_N15
cycloneii_lcell_ff \processador|R1|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [9]));

// Location: LCCOMB_X46_Y17_N20
cycloneii_lcell_comb \processador|Selector9~4 (
// Equation(s):
// \processador|Selector9~4_combout  = (\processador|Equal2~3_combout  & ((\processador|R0|R_output [9]) # ((\processador|R1|R_output [9] & \processador|Equal3~2_combout )))) # (!\processador|Equal2~3_combout  & (\processador|R1|R_output [9] & 
// ((\processador|Equal3~2_combout ))))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|R1|R_output [9]),
	.datac(\processador|R0|R_output [9]),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~4 .lut_mask = 16'hECA0;
defparam \processador|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N13
cycloneii_lcell_ff \processador|R4|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [10]));

// Location: LCFF_X44_Y19_N17
cycloneii_lcell_ff \processador|R7|PC_output[10] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [10]));

// Location: LCCOMB_X45_Y21_N12
cycloneii_lcell_comb \processador|Selector10~1 (
// Equation(s):
// \processador|Selector10~1_combout  = (\processador|Equal6~5_combout  & ((\processador|R4|R_output [10]) # ((\processador|Equal9~1_combout  & \processador|R7|PC_output [10])))) # (!\processador|Equal6~5_combout  & (\processador|Equal9~1_combout  & 
// ((\processador|R7|PC_output [10]))))

	.dataa(\processador|Equal6~5_combout ),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [10]),
	.datad(\processador|R7|PC_output [10]),
	.cin(gnd),
	.combout(\processador|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~1 .lut_mask = 16'hECA0;
defparam \processador|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneii_lcell_comb \processador|Selector10~3 (
// Equation(s):
// \processador|Selector10~3_combout  = (\processador|G_reg|R_output [10] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [10] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [10] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [10] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [10]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [10]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~3 .lut_mask = 16'hECA0;
defparam \processador|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N1
cycloneii_lcell_ff \processador|R4|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [11]));

// Location: LCFF_X44_Y19_N9
cycloneii_lcell_ff \processador|R7|PC_output[11] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [11]));

// Location: LCCOMB_X45_Y21_N0
cycloneii_lcell_comb \processador|Selector11~1 (
// Equation(s):
// \processador|Selector11~1_combout  = (\processador|Equal6~5_combout  & ((\processador|R4|R_output [11]) # ((\processador|Equal9~1_combout  & \processador|R7|PC_output [11])))) # (!\processador|Equal6~5_combout  & (\processador|Equal9~1_combout  & 
// ((\processador|R7|PC_output [11]))))

	.dataa(\processador|Equal6~5_combout ),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [11]),
	.datad(\processador|R7|PC_output [11]),
	.cin(gnd),
	.combout(\processador|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~1 .lut_mask = 16'hECA0;
defparam \processador|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N13
cycloneii_lcell_ff \processador|R2|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [11]));

// Location: LCCOMB_X46_Y18_N18
cycloneii_lcell_comb \processador|Selector11~3 (
// Equation(s):
// \processador|Selector11~3_combout  = (\processador|G_reg|R_output [11] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [11] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [11] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [11] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [11]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [11]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~3 .lut_mask = 16'hECA0;
defparam \processador|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N7
cycloneii_lcell_ff \processador|R2|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R2|R_output[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [12]));

// Location: LCFF_X46_Y20_N31
cycloneii_lcell_ff \processador|R3|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [12]));

// Location: LCCOMB_X46_Y20_N30
cycloneii_lcell_comb \processador|Selector12~2 (
// Equation(s):
// \processador|Selector12~2_combout  = (\processador|Equal4~0_combout  & ((\processador|R2|R_output [12]) # ((\processador|R3|R_output [12] & \processador|Equal5~0_combout )))) # (!\processador|Equal4~0_combout  & (((\processador|R3|R_output [12] & 
// \processador|Equal5~0_combout ))))

	.dataa(\processador|Equal4~0_combout ),
	.datab(\processador|R2|R_output [12]),
	.datac(\processador|R3|R_output [12]),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~2 .lut_mask = 16'hF888;
defparam \processador|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N11
cycloneii_lcell_ff \processador|R0|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [12]));

// Location: LCFF_X45_Y18_N15
cycloneii_lcell_ff \processador|R5|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [13]));

// Location: LCCOMB_X45_Y18_N14
cycloneii_lcell_comb \processador|Selector13~0 (
// Equation(s):
// \processador|Selector13~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [13] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [13]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~0 .lut_mask = 16'h4000;
defparam \processador|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N5
cycloneii_lcell_ff \processador|R7|PC_output[13] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [13]));

// Location: LCCOMB_X47_Y20_N16
cycloneii_lcell_comb \processador|Selector13~3 (
// Equation(s):
// \processador|Selector13~3_combout  = (\processador|CU|Mux17~3_combout  & ((\processador|G_reg|R_output [13]) # ((\mem_data|altsyncram_component|auto_generated|q_a [13] & \processador|CU|DINout~3_combout )))) # (!\processador|CU|Mux17~3_combout  & 
// (\mem_data|altsyncram_component|auto_generated|q_a [13] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|CU|Mux17~3_combout ),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [13]),
	.datac(\processador|G_reg|R_output [13]),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~3 .lut_mask = 16'hECA0;
defparam \processador|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N5
cycloneii_lcell_ff \processador|R0|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [13]));

// Location: LCFF_X45_Y18_N25
cycloneii_lcell_ff \processador|R5|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [14]));

// Location: LCCOMB_X45_Y18_N24
cycloneii_lcell_comb \processador|Selector14~0 (
// Equation(s):
// \processador|Selector14~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [14] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [14]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~0 .lut_mask = 16'h4000;
defparam \processador|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N27
cycloneii_lcell_ff \processador|R7|PC_output[14] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [14]));

// Location: LCFF_X46_Y20_N17
cycloneii_lcell_ff \processador|R3|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [14]));

// Location: LCCOMB_X46_Y18_N10
cycloneii_lcell_comb \processador|Selector14~3 (
// Equation(s):
// \processador|Selector14~3_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [14] & ((\processador|CU|DINout~3_combout ) # ((\processador|G_reg|R_output [14] & \processador|CU|Mux17~3_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [14] & (\processador|G_reg|R_output [14] & (\processador|CU|Mux17~3_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [14]),
	.datab(\processador|G_reg|R_output [14]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~3 .lut_mask = 16'hEAC0;
defparam \processador|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N3
cycloneii_lcell_ff \processador|R0|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [14]));

// Location: LCFF_X45_Y18_N1
cycloneii_lcell_ff \processador|R5|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [15]));

// Location: LCCOMB_X45_Y18_N0
cycloneii_lcell_comb \processador|Selector15~0 (
// Equation(s):
// \processador|Selector15~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [15] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [15]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~0 .lut_mask = 16'h4000;
defparam \processador|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N15
cycloneii_lcell_ff \processador|R7|PC_output[15] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [15]));

// Location: LCFF_X46_Y20_N27
cycloneii_lcell_ff \processador|R3|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R3|R_output[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [15]));

// Location: LCCOMB_X46_Y18_N6
cycloneii_lcell_comb \processador|Selector15~3 (
// Equation(s):
// \processador|Selector15~3_combout  = (\processador|G_reg|R_output [15] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [15] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [15] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [15] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [15]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [15]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~3 .lut_mask = 16'hECA0;
defparam \processador|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N23
cycloneii_lcell_ff \processador|R0|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [15]));

// Location: LCCOMB_X44_Y21_N10
cycloneii_lcell_comb \processador|R7|PC_output~10 (
// Equation(s):
// \processador|R7|PC_output~10_combout  = (!\SW~combout [17] & (\processador|R7|Add0~16_combout  & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|R7|Add0~16_combout ),
	.datad(\processador|CU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~10 .lut_mask = 16'h1050;
defparam \processador|R7|PC_output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneii_lcell_comb \processador|R7|PC_output~11 (
// Equation(s):
// \processador|R7|PC_output~11_combout  = (\processador|R7|Add0~18_combout  & (!\SW~combout [17] & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\processador|CU|Mux17~0_combout ),
	.datab(\processador|R7|Add0~18_combout ),
	.datac(\SW~combout [17]),
	.datad(\processador|CU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~11 .lut_mask = 16'h040C;
defparam \processador|R7|PC_output~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneii_lcell_comb \processador|R7|PC_output~12 (
// Equation(s):
// \processador|R7|PC_output~12_combout  = (!\SW~combout [17] & (\processador|R7|Add0~20_combout  & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\processador|R7|Add0~20_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~12 .lut_mask = 16'h1500;
defparam \processador|R7|PC_output~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneii_lcell_comb \processador|R7|PC_output~13 (
// Equation(s):
// \processador|R7|PC_output~13_combout  = (!\SW~combout [17] & (\processador|R7|Add0~22_combout  & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\processador|R7|Add0~22_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~13 .lut_mask = 16'h1500;
defparam \processador|R7|PC_output~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneii_lcell_comb \processador|R7|PC_output~15 (
// Equation(s):
// \processador|R7|PC_output~15_combout  = (\processador|R7|Add0~26_combout  & (!\SW~combout [17] & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\processador|CU|Mux17~0_combout ),
	.datab(\processador|R7|Add0~26_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\processador|R7|PC_output~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~15 .lut_mask = 16'h004C;
defparam \processador|R7|PC_output~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneii_lcell_comb \processador|R7|PC_output~16 (
// Equation(s):
// \processador|R7|PC_output~16_combout  = (!\SW~combout [17] & (\processador|R7|Add0~28_combout  & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|R7|Add0~28_combout ),
	.datad(\processador|CU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~16 .lut_mask = 16'h1050;
defparam \processador|R7|PC_output~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
cycloneii_lcell_comb \processador|R7|PC_output~17 (
// Equation(s):
// \processador|R7|PC_output~17_combout  = (!\SW~combout [17] & (\processador|R7|Add0~30_combout  & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\processador|R7|Add0~30_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~17 .lut_mask = 16'h1500;
defparam \processador|R7|PC_output~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
cycloneii_lcell_comb \processador|Equal7~3 (
// Equation(s):
// \processador|Equal7~3_combout  = (\processador|CU|Mux20~1_combout  & (!\processador|CU|Mux19~2_combout  & (\processador|Equal7~2_combout  & \processador|CU|Mux21~24_combout )))

	.dataa(\processador|CU|Mux20~1_combout ),
	.datab(\processador|CU|Mux19~2_combout ),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|Equal7~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal7~3 .lut_mask = 16'h2000;
defparam \processador|Equal7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N8
cycloneii_lcell_comb \processador|alu|Mux5~6 (
// Equation(s):
// \processador|alu|Mux5~6_combout  = (!\processador|BusWires [3] & (\processador|CU|ALUOp [0] & (\processador|alu|ShiftLeft0~21_combout  & !\processador|alu|ShiftLeft0~12_combout )))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|alu|ShiftLeft0~21_combout ),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~6 .lut_mask = 16'h0040;
defparam \processador|alu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N4
cycloneii_lcell_comb \processador|alu|Mux6~6 (
// Equation(s):
// \processador|alu|Mux6~6_combout  = (\processador|alu|Mux6~3_combout ) # ((\processador|alu|Mux6~5_combout  & ((\processador|CU|ALUOp [2]) # (!\processador|CU|ALUOp [1]))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|alu|Mux6~3_combout ),
	.datac(\processador|CU|ALUOp [2]),
	.datad(\processador|alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~6 .lut_mask = 16'hFDCC;
defparam \processador|alu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N20
cycloneii_lcell_comb \processador|alu|Mux7~10 (
// Equation(s):
// \processador|alu|Mux7~10_combout  = (\processador|alu|Mux7~7_combout ) # ((\processador|alu|Mux7~9_combout  & ((\processador|CU|ALUOp [2]) # (!\processador|CU|ALUOp [1]))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Mux7~7_combout ),
	.datad(\processador|alu|Mux7~9_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~10 .lut_mask = 16'hFBF0;
defparam \processador|alu|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
cycloneii_lcell_comb \processador|CU|Mux21~3 (
// Equation(s):
// \processador|CU|Mux21~3_combout  = ((!\processador|IR_reg|R_output [8] & ((!\processador|IR_reg|R_output [7]) # (!\processador|IR_reg|R_output [6])))) # (!\processador|IR_reg|R_output [9])

	.dataa(\processador|IR_reg|R_output [8]),
	.datab(\processador|IR_reg|R_output [6]),
	.datac(\processador|IR_reg|R_output [9]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~3 .lut_mask = 16'h1F5F;
defparam \processador|CU|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneii_lcell_comb \processador|CU|Mux21~30 (
// Equation(s):
// \processador|CU|Mux21~30_combout  = (\processador|IR_reg|R_output [9]) # ((\processador|IR_reg|R_output [8] & (\processador|IR_reg|R_output [6] & \processador|IR_reg|R_output [7])))

	.dataa(\processador|IR_reg|R_output [8]),
	.datab(\processador|IR_reg|R_output [6]),
	.datac(\processador|IR_reg|R_output [9]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Mux21~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~30 .lut_mask = 16'hF8F0;
defparam \processador|CU|Mux21~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N16
cycloneii_lcell_comb \processador|R2|R_output[0]~0 (
// Equation(s):
// \processador|R2|R_output[0]~0_combout  = !\processador|BusWires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|R2|R_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R2|R_output[0]~0 .lut_mask = 16'h0F0F;
defparam \processador|R2|R_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneii_lcell_comb \processador|CU|r_dest[0] (
// Equation(s):
// \processador|CU|r_dest [0] = (GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & ((\processador|X|Decoder0~0_combout ))) # (!GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & (\processador|CU|r_dest [0]))

	.dataa(\processador|CU|r_dest [0]),
	.datab(vcc),
	.datac(\processador|X|Decoder0~0_combout ),
	.datad(\processador|CU|r_dest[7]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|r_dest [0]),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[0] .lut_mask = 16'hF0AA;
defparam \processador|CU|r_dest[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneii_lcell_comb \processador|CU|r_dest[3] (
// Equation(s):
// \processador|CU|r_dest [3] = (GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & (\processador|X|Decoder0~3_combout )) # (!GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & ((\processador|CU|r_dest [3])))

	.dataa(\processador|X|Decoder0~3_combout ),
	.datab(vcc),
	.datac(\processador|CU|r_dest [3]),
	.datad(\processador|CU|r_dest[7]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|r_dest [3]),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[3] .lut_mask = 16'hAAF0;
defparam \processador|CU|r_dest[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N20
cycloneii_lcell_comb \processador|alu|ALU_output[2] (
// Equation(s):
// \processador|alu|ALU_output [2] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [2])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux2~combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [2]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux2~combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [2]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[2] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneii_lcell_comb \processador|alu|ALU_output[0] (
// Equation(s):
// \processador|alu|ALU_output [0] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [0])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux0~8_combout )))

	.dataa(\processador|alu|ALU_output [0]),
	.datab(vcc),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux0~8_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [0]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[0] .lut_mask = 16'hAFA0;
defparam \processador|alu|ALU_output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N14
cycloneii_lcell_comb \processador|alu|ALU_output[5] (
// Equation(s):
// \processador|alu|ALU_output [5] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [5])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux5~5_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [5]),
	.datac(\processador|alu|Mux5~5_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [5]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[5] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N24
cycloneii_lcell_comb \processador|alu|ALU_output[6] (
// Equation(s):
// \processador|alu|ALU_output [6] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [6])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux6~6_combout )))

	.dataa(\processador|alu|ALU_output [6]),
	.datab(vcc),
	.datac(\processador|alu|Mux6~6_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [6]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[6] .lut_mask = 16'hAAF0;
defparam \processador|alu|ALU_output[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N18
cycloneii_lcell_comb \processador|alu|ALU_output[7] (
// Equation(s):
// \processador|alu|ALU_output [7] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [7])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux7~10_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [7]),
	.datac(\processador|alu|Mux7~10_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [7]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[7] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N24
cycloneii_lcell_comb \processador|alu|ALU_output[15] (
// Equation(s):
// \processador|alu|ALU_output [15] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [15])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux15~7_combout )))

	.dataa(\processador|alu|ALU_output [15]),
	.datab(vcc),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux15~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [15]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[15] .lut_mask = 16'hAFA0;
defparam \processador|alu|ALU_output[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneii_lcell_comb \processador|CU|r_dest[5] (
// Equation(s):
// \processador|CU|r_dest [5] = (GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & (\processador|X|Decoder0~6_combout )) # (!GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & ((\processador|CU|r_dest [5])))

	.dataa(\processador|X|Decoder0~6_combout ),
	.datab(vcc),
	.datac(\processador|CU|r_dest [5]),
	.datad(\processador|CU|r_dest[7]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|r_dest [5]),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[5] .lut_mask = 16'hAAF0;
defparam \processador|CU|r_dest[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneii_lcell_comb \processador|CU|r_dest[4] (
// Equation(s):
// \processador|CU|r_dest [4] = (GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & (\processador|X|Decoder0~5_combout )) # (!GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & ((\processador|CU|r_dest [4])))

	.dataa(vcc),
	.datab(\processador|X|Decoder0~5_combout ),
	.datac(\processador|CU|r_dest [4]),
	.datad(\processador|CU|r_dest[7]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|r_dest [4]),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[4] .lut_mask = 16'hCCF0;
defparam \processador|CU|r_dest[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneii_lcell_comb \processador|CU|r_dest[6] (
// Equation(s):
// \processador|CU|r_dest [6] = (GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & ((\processador|X|Decoder0~7_combout ))) # (!GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & (\processador|CU|r_dest [6]))

	.dataa(vcc),
	.datab(\processador|CU|r_dest [6]),
	.datac(\processador|X|Decoder0~7_combout ),
	.datad(\processador|CU|r_dest[7]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|r_dest [6]),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[6] .lut_mask = 16'hF0CC;
defparam \processador|CU|r_dest[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N28
cycloneii_lcell_comb \processador|R0|R_output[4]~feeder (
// Equation(s):
// \processador|R0|R_output[4]~feeder_combout  = \processador|BusWires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|R0|R_output[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N20
cycloneii_lcell_comb \processador|R3|R_output[7]~feeder (
// Equation(s):
// \processador|R3|R_output[7]~feeder_combout  = \processador|BusWires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|R3|R_output[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
cycloneii_lcell_comb \processador|R3|R_output[8]~feeder (
// Equation(s):
// \processador|R3|R_output[8]~feeder_combout  = \processador|BusWires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [8]),
	.cin(gnd),
	.combout(\processador|R3|R_output[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
cycloneii_lcell_comb \processador|R2|R_output[9]~feeder (
// Equation(s):
// \processador|R2|R_output[9]~feeder_combout  = \processador|BusWires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [9]),
	.cin(gnd),
	.combout(\processador|R2|R_output[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R2|R_output[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|R2|R_output[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N6
cycloneii_lcell_comb \processador|R2|R_output[12]~feeder (
// Equation(s):
// \processador|R2|R_output[12]~feeder_combout  = \processador|BusWires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|R2|R_output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R2|R_output[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|R2|R_output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N10
cycloneii_lcell_comb \processador|R0|R_output[12]~feeder (
// Equation(s):
// \processador|R0|R_output[12]~feeder_combout  = \processador|BusWires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|R0|R_output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N4
cycloneii_lcell_comb \processador|R0|R_output[13]~feeder (
// Equation(s):
// \processador|R0|R_output[13]~feeder_combout  = \processador|BusWires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|R0|R_output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N26
cycloneii_lcell_comb \processador|R3|R_output[15]~feeder (
// Equation(s):
// \processador|R3|R_output[15]~feeder_combout  = \processador|BusWires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|R3|R_output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N22
cycloneii_lcell_comb \processador|R0|R_output[15]~feeder (
// Equation(s):
// \processador|R0|R_output[15]~feeder_combout  = \processador|BusWires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|R0|R_output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
cycloneii_lcell_comb \processador|reg_addr|pc_value[1]~0 (
// Equation(s):
// \processador|reg_addr|pc_value[1]~0_combout  = !\processador|reg_addr|Add0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|reg_addr|Add0~2_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|pc_value[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|pc_value[1]~0 .lut_mask = 16'h00FF;
defparam \processador|reg_addr|pc_value[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N1
cycloneii_lcell_ff \processador|reg_addr|pc_value[1] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|pc_value[1]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [1]));

// Location: LCCOMB_X45_Y23_N12
cycloneii_lcell_comb \processador|reg_addr|Add0~2 (
// Equation(s):
// \processador|reg_addr|Add0~2_combout  = (\processador|reg_addr|pc_value [1] & ((\processador|reg_addr|Add0~1 ) # (GND))) # (!\processador|reg_addr|pc_value [1] & (!\processador|reg_addr|Add0~1 ))
// \processador|reg_addr|Add0~3  = CARRY((\processador|reg_addr|pc_value [1]) # (!\processador|reg_addr|Add0~1 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~1 ),
	.combout(\processador|reg_addr|Add0~2_combout ),
	.cout(\processador|reg_addr|Add0~3 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~2 .lut_mask = 16'hC3CF;
defparam \processador|reg_addr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneii_lcell_comb \processador|CU|Mux8~2 (
// Equation(s):
// \processador|CU|Mux8~2_combout  = (\processador|C|Counter [0] & ((\processador|C|Counter [1] & ((\processador|CU|Equal2~3_combout ))) # (!\processador|C|Counter [1] & (\processador|CU|always0~9_combout ))))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|always0~9_combout ),
	.datad(\processador|CU|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux8~2 .lut_mask = 16'hA820;
defparam \processador|CU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneii_lcell_comb \processador|CU|Mux8~3 (
// Equation(s):
// \processador|CU|Mux8~3_combout  = (\processador|C|Counter [2] & ((\processador|CU|Mux8~2_combout ) # ((!\processador|C|Counter [0] & \processador|CU|Mux8~1_combout ))))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [0]),
	.datac(\processador|CU|Mux8~2_combout ),
	.datad(\processador|CU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux8~3 .lut_mask = 16'hA2A0;
defparam \processador|CU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneii_lcell_comb \processador|C|Counter~1 (
// Equation(s):
// \processador|C|Counter~1_combout  = (!\processador|CU|Mux8~3_combout  & (\processador|C|Counter [2] $ (((\processador|C|Counter [1] & \processador|C|Counter [0])))))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|CU|Mux8~3_combout ),
	.cin(gnd),
	.combout(\processador|C|Counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|C|Counter~1 .lut_mask = 16'h006A;
defparam \processador|C|Counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N5
cycloneii_lcell_ff \processador|C|Counter[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|C|Counter~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|C|Counter [2]));

// Location: LCCOMB_X42_Y20_N0
cycloneii_lcell_comb \processador|CU|Mux17~0 (
// Equation(s):
// \processador|CU|Mux17~0_combout  = (\processador|C|Counter [1] & (\processador|C|Counter [0] $ (((\processador|C|Counter [2]))))) # (!\processador|C|Counter [1] & (\processador|C|Counter [0] & (\processador|CU|always0~9_combout  & \processador|C|Counter 
// [2])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|CU|always0~9_combout ),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~0 .lut_mask = 16'h5A80;
defparam \processador|CU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
cycloneii_lcell_comb \processador|CU|Mux21~29 (
// Equation(s):
// \processador|CU|Mux21~29_combout  = (\processador|CU|Mux21~3_combout  & (\processador|C|Counter [1] & (!\processador|C|Counter [2] & \processador|C|Counter [0])))

	.dataa(\processador|CU|Mux21~3_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [0]),
	.cin(gnd),
	.combout(\processador|CU|Mux21~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~29 .lut_mask = 16'h0800;
defparam \processador|CU|Mux21~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N26
cycloneii_lcell_comb \processador|reg_addr|pc_value[3]~1 (
// Equation(s):
// \processador|reg_addr|pc_value[3]~1_combout  = !\processador|reg_addr|Add0~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|reg_addr|Add0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|reg_addr|pc_value[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|pc_value[3]~1 .lut_mask = 16'h0F0F;
defparam \processador|reg_addr|pc_value[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N27
cycloneii_lcell_ff \processador|reg_addr|pc_value[3] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|pc_value[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [3]));

// Location: LCCOMB_X45_Y23_N14
cycloneii_lcell_comb \processador|reg_addr|Add0~4 (
// Equation(s):
// \processador|reg_addr|Add0~4_combout  = (\processador|reg_addr|pc_value [2] & (\processador|reg_addr|Add0~3  $ (GND))) # (!\processador|reg_addr|pc_value [2] & (!\processador|reg_addr|Add0~3  & VCC))
// \processador|reg_addr|Add0~5  = CARRY((\processador|reg_addr|pc_value [2] & !\processador|reg_addr|Add0~3 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~3 ),
	.combout(\processador|reg_addr|Add0~4_combout ),
	.cout(\processador|reg_addr|Add0~5 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~4 .lut_mask = 16'hC30C;
defparam \processador|reg_addr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y23_N15
cycloneii_lcell_ff \processador|reg_addr|pc_value[2] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [2]));

// Location: LCCOMB_X45_Y23_N16
cycloneii_lcell_comb \processador|reg_addr|Add0~6 (
// Equation(s):
// \processador|reg_addr|Add0~6_combout  = (\processador|reg_addr|pc_value [3] & ((\processador|reg_addr|Add0~5 ) # (GND))) # (!\processador|reg_addr|pc_value [3] & (!\processador|reg_addr|Add0~5 ))
// \processador|reg_addr|Add0~7  = CARRY((\processador|reg_addr|pc_value [3]) # (!\processador|reg_addr|Add0~5 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~5 ),
	.combout(\processador|reg_addr|Add0~6_combout ),
	.cout(\processador|reg_addr|Add0~7 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~6 .lut_mask = 16'hC3CF;
defparam \processador|reg_addr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y23_N19
cycloneii_lcell_ff \processador|reg_addr|pc_value[4] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [4]));

// Location: LCCOMB_X45_Y23_N18
cycloneii_lcell_comb \processador|reg_addr|Add0~8 (
// Equation(s):
// \processador|reg_addr|Add0~8_combout  = (\processador|reg_addr|pc_value [4] & (\processador|reg_addr|Add0~7  $ (GND))) # (!\processador|reg_addr|pc_value [4] & (!\processador|reg_addr|Add0~7  & VCC))
// \processador|reg_addr|Add0~9  = CARRY((\processador|reg_addr|pc_value [4] & !\processador|reg_addr|Add0~7 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~7 ),
	.combout(\processador|reg_addr|Add0~8_combout ),
	.cout(\processador|reg_addr|Add0~9 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~8 .lut_mask = 16'hC30C;
defparam \processador|reg_addr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
cycloneii_lcell_comb \processador|CU|Mux25~0 (
// Equation(s):
// \processador|CU|Mux25~0_combout  = \processador|C|Counter [2] $ (((\processador|IR_reg|R_output [9]) # ((\processador|IR_reg|R_output [8] & \processador|IR_reg|R_output [7]))))

	.dataa(\processador|IR_reg|R_output [8]),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux25~0 .lut_mask = 16'h1E3C;
defparam \processador|CU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneii_lcell_comb \processador|CU|always0~10 (
// Equation(s):
// \processador|CU|always0~10_combout  = (\processador|IR_reg|R_output [8] & ((\processador|IR_reg|R_output [9]) # ((\processador|IR_reg|R_output [6] & \processador|IR_reg|R_output [7])))) # (!\processador|IR_reg|R_output [8] & (\processador|IR_reg|R_output 
// [9] & ((\processador|IR_reg|R_output [6]) # (!\processador|IR_reg|R_output [7]))))

	.dataa(\processador|IR_reg|R_output [8]),
	.datab(\processador|IR_reg|R_output [6]),
	.datac(\processador|IR_reg|R_output [9]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|always0~10 .lut_mask = 16'hE8F0;
defparam \processador|CU|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
cycloneii_lcell_comb \processador|CU|Mux3~2 (
// Equation(s):
// \processador|CU|Mux3~2_combout  = (!\processador|C|Counter [0] & \processador|C|Counter [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux3~2 .lut_mask = 16'h0F00;
defparam \processador|CU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
cycloneii_lcell_comb \processador|CU|W_D~0 (
// Equation(s):
// \processador|CU|W_D~0_combout  = (\processador|CU|Equal2~4_combout  & (\processador|CU|always0~10_combout  & (\processador|CU|Mux3~2_combout  & !\processador|C|Counter [1])))

	.dataa(\processador|CU|Equal2~4_combout ),
	.datab(\processador|CU|always0~10_combout ),
	.datac(\processador|CU|Mux3~2_combout ),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|W_D~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|W_D~0 .lut_mask = 16'h0080;
defparam \processador|CU|W_D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N19
cycloneii_lcell_ff \processador|reg_dout|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [1]));

// Location: LCFF_X48_Y21_N11
cycloneii_lcell_ff \processador|reg_dout|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [2]));

// Location: LCCOMB_X47_Y19_N4
cycloneii_lcell_comb \processador|reg_dout|R_output[3]~feeder (
// Equation(s):
// \processador|reg_dout|R_output[3]~feeder_combout  = \processador|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|reg_dout|R_output[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_dout|R_output[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_dout|R_output[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N5
cycloneii_lcell_ff \processador|reg_dout|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_dout|R_output[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [3]));

// Location: LCFF_X48_Y21_N1
cycloneii_lcell_ff \processador|reg_dout|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [4]));

// Location: LCFF_X45_Y21_N31
cycloneii_lcell_ff \processador|R2|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [5]));

// Location: LCCOMB_X48_Y23_N18
cycloneii_lcell_comb \processador|reg_dout|R_output[6]~feeder (
// Equation(s):
// \processador|reg_dout|R_output[6]~feeder_combout  = \processador|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|reg_dout|R_output[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_dout|R_output[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_dout|R_output[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N19
cycloneii_lcell_ff \processador|reg_dout|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_dout|R_output[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [6]));

// Location: LCFF_X44_Y21_N9
cycloneii_lcell_ff \processador|R4|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [8]));

// Location: LCCOMB_X44_Y18_N26
cycloneii_lcell_comb \processador|X|Decoder0~7 (
// Equation(s):
// \processador|X|Decoder0~7_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & (!\mem_data|altsyncram_component|auto_generated|q_a [3] & \mem_data|altsyncram_component|auto_generated|q_a [5]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~7 .lut_mask = 16'h0C00;
defparam \processador|X|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
cycloneii_lcell_comb \processador|CU|Mux19~1 (
// Equation(s):
// \processador|CU|Mux19~1_combout  = (\processador|CU|Mux23~0_combout  & ((\mem_data|altsyncram_component|auto_generated|q_a [2]) # ((\processador|CU|Ain~0_combout  & \processador|X|Decoder0~7_combout )))) # (!\processador|CU|Mux23~0_combout  & 
// (\processador|CU|Ain~0_combout  & ((\processador|X|Decoder0~7_combout ))))

	.dataa(\processador|CU|Mux23~0_combout ),
	.datab(\processador|CU|Ain~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\processador|X|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux19~1 .lut_mask = 16'hECA0;
defparam \processador|CU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneii_lcell_comb \processador|CU|Mux19~0 (
// Equation(s):
// \processador|CU|Mux19~0_combout  = (\processador|CU|Equal2~4_combout  & (\processador|X|Decoder0~7_combout  & (\processador|CU|always0~10_combout  & \processador|C|Counter [2])))

	.dataa(\processador|CU|Equal2~4_combout ),
	.datab(\processador|X|Decoder0~7_combout ),
	.datac(\processador|CU|always0~10_combout ),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux19~0 .lut_mask = 16'h8000;
defparam \processador|CU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneii_lcell_comb \processador|Equal3~1 (
// Equation(s):
// \processador|Equal3~1_combout  = ((!\processador|CU|Mux20~1_combout  & (!\processador|CU|Mux19~1_combout  & !\processador|CU|Mux19~0_combout ))) # (!\processador|CU|Mux21~24_combout )

	.dataa(\processador|CU|Mux20~1_combout ),
	.datab(\processador|CU|Mux19~1_combout ),
	.datac(\processador|CU|Mux19~0_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal3~1 .lut_mask = 16'h01FF;
defparam \processador|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneii_lcell_comb \processador|CU|DINout~2 (
// Equation(s):
// \processador|CU|DINout~2_combout  = (\processador|IR_reg|R_output [8] & (\processador|IR_reg|R_output [6] & (\processador|IR_reg|R_output [7] & !\processador|IR_reg|R_output [9]))) # (!\processador|IR_reg|R_output [8] & (!\processador|IR_reg|R_output [6] 
// & (!\processador|IR_reg|R_output [7] & \processador|IR_reg|R_output [9])))

	.dataa(\processador|IR_reg|R_output [8]),
	.datab(\processador|IR_reg|R_output [6]),
	.datac(\processador|IR_reg|R_output [7]),
	.datad(\processador|IR_reg|R_output [9]),
	.cin(gnd),
	.combout(\processador|CU|DINout~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|DINout~2 .lut_mask = 16'h0180;
defparam \processador|CU|DINout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneii_lcell_comb \processador|CU|Mux17~3 (
// Equation(s):
// \processador|CU|Mux17~3_combout  = (\processador|C|Counter [0] & (\processador|CU|always0~9_combout  & (!\processador|C|Counter [1] & \processador|C|Counter [2])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|CU|always0~9_combout ),
	.datac(\processador|C|Counter [1]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~3 .lut_mask = 16'h0800;
defparam \processador|CU|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
cycloneii_lcell_comb \processador|Equal6~2 (
// Equation(s):
// \processador|Equal6~2_combout  = (!\processador|CU|Mux17~3_combout  & (((!\processador|CU|DINout~2_combout ) # (!\processador|C|Counter [1])) # (!\processador|CU|Mux3~2_combout )))

	.dataa(\processador|CU|Mux3~2_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|DINout~2_combout ),
	.datad(\processador|CU|Mux17~3_combout ),
	.cin(gnd),
	.combout(\processador|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal6~2 .lut_mask = 16'h007F;
defparam \processador|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneii_lcell_comb \processador|Equal6~4 (
// Equation(s):
// \processador|Equal6~4_combout  = (!\processador|CU|Mux22~2_combout  & (!\processador|CU|Mux23~2_combout  & (\processador|Equal6~2_combout  & \processador|CU|Mux21~28_combout )))

	.dataa(\processador|CU|Mux22~2_combout ),
	.datab(\processador|CU|Mux23~2_combout ),
	.datac(\processador|Equal6~2_combout ),
	.datad(\processador|CU|Mux21~28_combout ),
	.cin(gnd),
	.combout(\processador|Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal6~4 .lut_mask = 16'h1000;
defparam \processador|Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N20
cycloneii_lcell_comb \processador|Equal6~5 (
// Equation(s):
// \processador|Equal6~5_combout  = (\processador|Equal3~0_combout  & (\processador|Equal3~1_combout  & (!\processador|CU|Mux24~2_combout  & \processador|Equal6~4_combout )))

	.dataa(\processador|Equal3~0_combout ),
	.datab(\processador|Equal3~1_combout ),
	.datac(\processador|CU|Mux24~2_combout ),
	.datad(\processador|Equal6~4_combout ),
	.cin(gnd),
	.combout(\processador|Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal6~5 .lut_mask = 16'h0800;
defparam \processador|Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneii_lcell_comb \processador|Selector8~1 (
// Equation(s):
// \processador|Selector8~1_combout  = (\processador|R7|PC_output [8] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [8] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [8] & (((\processador|R4|R_output [8] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [8]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [8]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~1 .lut_mask = 16'hF888;
defparam \processador|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneii_lcell_comb \processador|CU|Mux6~1 (
// Equation(s):
// \processador|CU|Mux6~1_combout  = (!\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [9] & (\processador|C|Counter [0] & \processador|IR_reg|R_output [8])))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux6~1 .lut_mask = 16'h1000;
defparam \processador|CU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneii_lcell_comb \processador|CU|always0~8 (
// Equation(s):
// \processador|CU|always0~8_combout  = (!\processador|IR_reg|R_output [9] & ((\processador|IR_reg|R_output [8] & (\processador|IR_reg|R_output [6] & !\processador|IR_reg|R_output [7])) # (!\processador|IR_reg|R_output [8] & ((\processador|IR_reg|R_output 
// [7])))))

	.dataa(\processador|IR_reg|R_output [6]),
	.datab(\processador|IR_reg|R_output [8]),
	.datac(\processador|IR_reg|R_output [9]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|always0~8 .lut_mask = 16'h0308;
defparam \processador|CU|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneii_lcell_comb \processador|CU|always0~7 (
// Equation(s):
// \processador|CU|always0~7_combout  = (!\processador|IR_reg|R_output [9] & (!\processador|IR_reg|R_output [7] & ((!\processador|IR_reg|R_output [8]) # (!\processador|IR_reg|R_output [6]))))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [6]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|always0~7 .lut_mask = 16'h0015;
defparam \processador|CU|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneii_lcell_comb \processador|CU|Mux6~0 (
// Equation(s):
// \processador|CU|Mux6~0_combout  = (!\processador|C|Counter [0] & ((\processador|CU|always0~8_combout ) # ((\processador|CU|always0~7_combout ) # (!\processador|C|Counter [2]))))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|CU|always0~8_combout ),
	.datac(\processador|CU|always0~7_combout ),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux6~0 .lut_mask = 16'h5455;
defparam \processador|CU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneii_lcell_comb \processador|CU|Mux6~3 (
// Equation(s):
// \processador|CU|Mux6~3_combout  = (!\processador|CU|Mux6~2_combout  & ((\processador|CU|Mux6~1_combout ) # (\processador|CU|Mux6~0_combout )))

	.dataa(\processador|CU|Mux6~2_combout ),
	.datab(vcc),
	.datac(\processador|CU|Mux6~1_combout ),
	.datad(\processador|CU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux6~3 .lut_mask = 16'h5550;
defparam \processador|CU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \processador|CU|Mux6~3clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|CU|Mux6~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|CU|Mux6~3clkctrl_outclk ));
// synopsys translate_off
defparam \processador|CU|Mux6~3clkctrl .clock_type = "global clock";
defparam \processador|CU|Mux6~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N16
cycloneii_lcell_comb \processador|CU|ALUOp[0] (
// Equation(s):
// \processador|CU|ALUOp [0] = (GLOBAL(\processador|CU|Mux6~3clkctrl_outclk ) & (\processador|CU|Mux7~0_combout )) # (!GLOBAL(\processador|CU|Mux6~3clkctrl_outclk ) & ((\processador|CU|ALUOp [0])))

	.dataa(\processador|CU|Mux7~0_combout ),
	.datab(vcc),
	.datac(\processador|CU|Mux6~3clkctrl_outclk ),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|CU|ALUOp [0]),
	.cout());
// synopsys translate_off
defparam \processador|CU|ALUOp[0] .lut_mask = 16'hAFA0;
defparam \processador|CU|ALUOp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneii_lcell_comb \processador|CU|Equal2~4 (
// Equation(s):
// \processador|CU|Equal2~4_combout  = (\processador|IR_reg|R_output [9] & (\processador|IR_reg|R_output [6] & (!\processador|IR_reg|R_output [8] & !\processador|IR_reg|R_output [7])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [6]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal2~4 .lut_mask = 16'h0008;
defparam \processador|CU|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneii_lcell_comb \processador|reg_addr|R_output[5]~2 (
// Equation(s):
// \processador|reg_addr|R_output[5]~2_combout  = (\processador|CU|Equal2~3_combout ) # (((!\processador|CU|Equal2~0_combout  & !\processador|CU|Equal2~4_combout )) # (!\processador|CU|always0~10_combout ))

	.dataa(\processador|CU|Equal2~3_combout ),
	.datab(\processador|CU|Equal2~0_combout ),
	.datac(\processador|CU|Equal2~4_combout ),
	.datad(\processador|CU|always0~10_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[5]~2 .lut_mask = 16'hABFF;
defparam \processador|reg_addr|R_output[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneii_lcell_comb \processador|CU|Mux2~11 (
// Equation(s):
// \processador|CU|Mux2~11_combout  = (\processador|C|Counter [0] & (!\processador|IR_reg|R_output [7] & (\processador|IR_reg|R_output [8] $ (\processador|IR_reg|R_output [9]))))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|IR_reg|R_output [8]),
	.datac(\processador|IR_reg|R_output [9]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux2~11 .lut_mask = 16'h0028;
defparam \processador|CU|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneii_lcell_comb \processador|CU|Mux2~10 (
// Equation(s):
// \processador|CU|Mux2~10_combout  = (!\processador|CU|Mux6~2_combout  & ((\processador|CU|Mux6~0_combout ) # ((\processador|reg_addr|R_output[5]~2_combout  & \processador|CU|Mux2~11_combout ))))

	.dataa(\processador|CU|Mux6~2_combout ),
	.datab(\processador|reg_addr|R_output[5]~2_combout ),
	.datac(\processador|CU|Mux6~0_combout ),
	.datad(\processador|CU|Mux2~11_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux2~10 .lut_mask = 16'h5450;
defparam \processador|CU|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneii_lcell_comb \processador|CU|Mux3~4 (
// Equation(s):
// \processador|CU|Mux3~4_combout  = (\processador|C|Counter [0] & (!\processador|IR_reg|R_output [7] & (\processador|IR_reg|R_output [8]))) # (!\processador|C|Counter [0] & (\processador|C|Counter [2] & (\processador|IR_reg|R_output [7] $ 
// (\processador|IR_reg|R_output [8]))))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|IR_reg|R_output [8]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [0]),
	.cin(gnd),
	.combout(\processador|CU|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux3~4 .lut_mask = 16'h4460;
defparam \processador|CU|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneii_lcell_comb \processador|CU|Mux3~3 (
// Equation(s):
// \processador|CU|Mux3~3_combout  = (!\processador|IR_reg|R_output [9] & (\processador|IR_reg|R_output [6] & \processador|CU|Mux3~4_combout ))

	.dataa(vcc),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|CU|Mux3~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux3~3 .lut_mask = 16'h3000;
defparam \processador|CU|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneii_lcell_comb \processador|CU|ALUOp[2] (
// Equation(s):
// \processador|CU|ALUOp [2] = (\processador|CU|Mux2~10_combout  & ((\processador|CU|Mux3~3_combout ))) # (!\processador|CU|Mux2~10_combout  & (\processador|CU|ALUOp [2]))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(vcc),
	.datac(\processador|CU|Mux2~10_combout ),
	.datad(\processador|CU|Mux3~3_combout ),
	.cin(gnd),
	.combout(\processador|CU|ALUOp [2]),
	.cout());
// synopsys translate_off
defparam \processador|CU|ALUOp[2] .lut_mask = 16'hFA0A;
defparam \processador|CU|ALUOp[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N30
cycloneii_lcell_comb \processador|alu|Mux16~0 (
// Equation(s):
// \processador|alu|Mux16~0_combout  = (!\processador|CU|ALUOp [0] & \processador|CU|ALUOp [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|CU|ALUOp [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux16~0 .lut_mask = 16'h0F00;
defparam \processador|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \processador|alu|Mux16~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|alu|Mux16~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|alu|Mux16~0clkctrl_outclk ));
// synopsys translate_off
defparam \processador|alu|Mux16~0clkctrl .clock_type = "global clock";
defparam \processador|alu|Mux16~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N14
cycloneii_lcell_comb \processador|CU|ALUOp[1] (
// Equation(s):
// \processador|CU|ALUOp [1] = (GLOBAL(\processador|CU|Mux6~3clkctrl_outclk ) & (\processador|CU|Mux5~0_combout )) # (!GLOBAL(\processador|CU|Mux6~3clkctrl_outclk ) & ((\processador|CU|ALUOp [1])))

	.dataa(\processador|CU|Mux5~0_combout ),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [1]),
	.datad(\processador|CU|Mux6~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|ALUOp [1]),
	.cout());
// synopsys translate_off
defparam \processador|CU|ALUOp[1] .lut_mask = 16'hAAF0;
defparam \processador|CU|ALUOp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N28
cycloneii_lcell_comb \processador|alu|ShiftLeft0~9 (
// Equation(s):
// \processador|alu|ShiftLeft0~9_combout  = (\processador|BusWires [7]) # ((\processador|BusWires [6]) # ((\processador|BusWires [5]) # (\processador|BusWires [4])))

	.dataa(\processador|BusWires [7]),
	.datab(\processador|BusWires [6]),
	.datac(\processador|BusWires [5]),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~9 .lut_mask = 16'hFFFE;
defparam \processador|alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N31
cycloneii_lcell_ff \processador|R4|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [13]));

// Location: LCCOMB_X47_Y18_N30
cycloneii_lcell_comb \processador|Selector13~1 (
// Equation(s):
// \processador|Selector13~1_combout  = (\processador|R7|PC_output [13] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [13] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [13] & (((\processador|R4|R_output [13] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [13]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [13]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~1 .lut_mask = 16'hF888;
defparam \processador|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N4
cycloneii_lcell_comb \processador|R3|R_output[13]~feeder (
// Equation(s):
// \processador|R3|R_output[13]~feeder_combout  = \processador|BusWires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|R3|R_output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N5
cycloneii_lcell_ff \processador|R3|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R3|R_output[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [13]));

// Location: LCFF_X46_Y16_N1
cycloneii_lcell_ff \processador|R2|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [13]));

// Location: LCCOMB_X46_Y16_N0
cycloneii_lcell_comb \processador|Selector13~2 (
// Equation(s):
// \processador|Selector13~2_combout  = (\processador|Equal5~0_combout  & ((\processador|R3|R_output [13]) # ((\processador|R2|R_output [13] & \processador|Equal4~0_combout )))) # (!\processador|Equal5~0_combout  & (((\processador|R2|R_output [13] & 
// \processador|Equal4~0_combout ))))

	.dataa(\processador|Equal5~0_combout ),
	.datab(\processador|R3|R_output [13]),
	.datac(\processador|R2|R_output [13]),
	.datad(\processador|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~2 .lut_mask = 16'hF888;
defparam \processador|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneii_lcell_comb \processador|CU|Equal2~2 (
// Equation(s):
// \processador|CU|Equal2~2_combout  = (\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [8] & (\processador|IR_reg|R_output [9] & !\processador|IR_reg|R_output [6])))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|IR_reg|R_output [8]),
	.datac(\processador|IR_reg|R_output [9]),
	.datad(\processador|IR_reg|R_output [6]),
	.cin(gnd),
	.combout(\processador|CU|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal2~2 .lut_mask = 16'h0020;
defparam \processador|CU|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneii_lcell_comb \processador|alu|Mux13~8 (
// Equation(s):
// \processador|alu|Mux13~8_combout  = (!\processador|CU|ALUOp [2] & (\processador|CU|ALUOp [1] & ((!\processador|alu|ShiftLeft0~12_combout ) # (!\processador|CU|ALUOp [0]))))

	.dataa(\processador|CU|ALUOp [0]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|CU|ALUOp [1]),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~8 .lut_mask = 16'h1030;
defparam \processador|alu|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N8
cycloneii_lcell_comb \processador|alu|Mux3~0 (
// Equation(s):
// \processador|alu|Mux3~0_combout  = (\processador|CU|ALUOp [2]) # ((\processador|CU|ALUOp [1] & \processador|CU|ALUOp [0]))

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|CU|ALUOp [2]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~0 .lut_mask = 16'hFCF0;
defparam \processador|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
cycloneii_lcell_comb \processador|R3|R_output[9]~feeder (
// Equation(s):
// \processador|R3|R_output[9]~feeder_combout  = \processador|BusWires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [9]),
	.cin(gnd),
	.combout(\processador|R3|R_output[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N21
cycloneii_lcell_ff \processador|R3|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R3|R_output[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [9]));

// Location: LCCOMB_X46_Y17_N4
cycloneii_lcell_comb \processador|Selector9~2 (
// Equation(s):
// \processador|Selector9~2_combout  = (\processador|R2|R_output [9] & ((\processador|Equal4~0_combout ) # ((\processador|R3|R_output [9] & \processador|Equal5~0_combout )))) # (!\processador|R2|R_output [9] & (\processador|R3|R_output [9] & 
// (\processador|Equal5~0_combout )))

	.dataa(\processador|R2|R_output [9]),
	.datab(\processador|R3|R_output [9]),
	.datac(\processador|Equal5~0_combout ),
	.datad(\processador|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N3
cycloneii_lcell_ff \processador|R6|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [9]));

// Location: LCCOMB_X43_Y18_N30
cycloneii_lcell_comb \processador|CU|DINout~3 (
// Equation(s):
// \processador|CU|DINout~3_combout  = (!\processador|C|Counter [0] & (\processador|CU|DINout~2_combout  & (\processador|C|Counter [2] & \processador|C|Counter [1])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|CU|DINout~2_combout ),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|DINout~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|DINout~3 .lut_mask = 16'h4000;
defparam \processador|CU|DINout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N30
cycloneii_lcell_comb \processador|Selector9~3 (
// Equation(s):
// \processador|Selector9~3_combout  = (\processador|G_reg|R_output [9] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [9] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [9] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [9] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [9]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [9]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~3 .lut_mask = 16'hECA0;
defparam \processador|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N24
cycloneii_lcell_comb \processador|Selector9~5 (
// Equation(s):
// \processador|Selector9~5_combout  = (\processador|Selector9~4_combout ) # ((\processador|Selector9~3_combout ) # ((\processador|R6|R_output [9] & \processador|Equal8~1_combout )))

	.dataa(\processador|Selector9~4_combout ),
	.datab(\processador|R6|R_output [9]),
	.datac(\processador|Selector9~3_combout ),
	.datad(\processador|Equal8~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~5 .lut_mask = 16'hFEFA;
defparam \processador|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N29
cycloneii_lcell_ff \processador|R4|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [9]));

// Location: LCCOMB_X44_Y21_N28
cycloneii_lcell_comb \processador|Selector9~1 (
// Equation(s):
// \processador|Selector9~1_combout  = (\processador|R7|PC_output [9] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [9] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [9] & (((\processador|R4|R_output [9] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [9]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [9]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~1 .lut_mask = 16'hF888;
defparam \processador|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N26
cycloneii_lcell_comb \processador|Selector9~6 (
// Equation(s):
// \processador|Selector9~6_combout  = (\processador|Selector9~0_combout ) # ((\processador|Selector9~2_combout ) # ((\processador|Selector9~5_combout ) # (\processador|Selector9~1_combout )))

	.dataa(\processador|Selector9~0_combout ),
	.datab(\processador|Selector9~2_combout ),
	.datac(\processador|Selector9~5_combout ),
	.datad(\processador|Selector9~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N2
cycloneii_lcell_comb \processador|BusWires[9] (
// Equation(s):
// \processador|BusWires [9] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector9~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [9]))

	.dataa(vcc),
	.datab(\processador|BusWires [9]),
	.datac(\processador|WideNor0~2clkctrl_outclk ),
	.datad(\processador|Selector9~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [9]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[9] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N25
cycloneii_lcell_ff \processador|reg_dout|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [9]));

// Location: LCCOMB_X46_Y20_N2
cycloneii_lcell_comb \processador|R3|R_output[10]~feeder (
// Equation(s):
// \processador|R3|R_output[10]~feeder_combout  = \processador|BusWires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [10]),
	.cin(gnd),
	.combout(\processador|R3|R_output[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N3
cycloneii_lcell_ff \processador|R3|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R3|R_output[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [10]));

// Location: LCFF_X45_Y21_N27
cycloneii_lcell_ff \processador|R2|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [10]));

// Location: LCCOMB_X45_Y21_N26
cycloneii_lcell_comb \processador|Selector10~2 (
// Equation(s):
// \processador|Selector10~2_combout  = (\processador|Equal5~0_combout  & ((\processador|R3|R_output [10]) # ((\processador|R2|R_output [10] & \processador|Equal4~0_combout )))) # (!\processador|Equal5~0_combout  & (((\processador|R2|R_output [10] & 
// \processador|Equal4~0_combout ))))

	.dataa(\processador|Equal5~0_combout ),
	.datab(\processador|R3|R_output [10]),
	.datac(\processador|R2|R_output [10]),
	.datad(\processador|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~2 .lut_mask = 16'hF888;
defparam \processador|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
cycloneii_lcell_comb \processador|X|Decoder0~6 (
// Equation(s):
// \processador|X|Decoder0~6_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [4] & (\mem_data|altsyncram_component|auto_generated|q_a [3] & \mem_data|altsyncram_component|auto_generated|q_a [5]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~6 .lut_mask = 16'h3000;
defparam \processador|X|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneii_lcell_comb \processador|CU|Mux12~1 (
// Equation(s):
// \processador|CU|Mux12~1_combout  = (\processador|CU|Mux17~0_combout  & ((\processador|CU|Mux12~0_combout ) # ((\processador|X|Decoder0~6_combout  & \processador|CU|Mux15~0_combout ))))

	.dataa(\processador|CU|Mux12~0_combout ),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|X|Decoder0~6_combout ),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux12~1 .lut_mask = 16'hC888;
defparam \processador|CU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N21
cycloneii_lcell_ff \processador|R5|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [10]));

// Location: LCCOMB_X45_Y18_N28
cycloneii_lcell_comb \processador|Equal7~2 (
// Equation(s):
// \processador|Equal7~2_combout  = (\processador|Equal3~0_combout  & (!\processador|CU|Mux24~2_combout  & \processador|Equal2~0_combout ))

	.dataa(\processador|Equal3~0_combout ),
	.datab(\processador|CU|Mux24~2_combout ),
	.datac(vcc),
	.datad(\processador|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal7~2 .lut_mask = 16'h2200;
defparam \processador|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneii_lcell_comb \processador|Selector10~0 (
// Equation(s):
// \processador|Selector10~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [10] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [10]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~0 .lut_mask = 16'h4000;
defparam \processador|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N3
cycloneii_lcell_ff \processador|R6|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [10]));

// Location: LCCOMB_X47_Y21_N8
cycloneii_lcell_comb \processador|R1|R_output[10]~feeder (
// Equation(s):
// \processador|R1|R_output[10]~feeder_combout  = \processador|BusWires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [10]),
	.cin(gnd),
	.combout(\processador|R1|R_output[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneii_lcell_comb \processador|CU|r_dest[1] (
// Equation(s):
// \processador|CU|r_dest [1] = (GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & (\processador|X|Decoder0~1_combout )) # (!GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & ((\processador|CU|r_dest [1])))

	.dataa(vcc),
	.datab(\processador|X|Decoder0~1_combout ),
	.datac(\processador|CU|r_dest [1]),
	.datad(\processador|CU|r_dest[7]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|r_dest [1]),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[1] .lut_mask = 16'hCCF0;
defparam \processador|CU|r_dest[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneii_lcell_comb \processador|CU|Mux16~1 (
// Equation(s):
// \processador|CU|Mux16~1_combout  = (\processador|C|Counter [2] & (\processador|C|Counter [1] & (\processador|CU|r_dest [1] & \processador|CU|Equal2~0_combout )))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|r_dest [1]),
	.datad(\processador|CU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux16~1 .lut_mask = 16'h8000;
defparam \processador|CU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N26
cycloneii_lcell_comb \processador|CU|Mux16~2 (
// Equation(s):
// \processador|CU|Mux16~2_combout  = (\processador|CU|Mux17~0_combout  & ((\processador|CU|Mux16~1_combout ) # ((\processador|X|Decoder0~1_combout  & \processador|CU|Mux15~0_combout ))))

	.dataa(\processador|CU|Mux17~0_combout ),
	.datab(\processador|CU|Mux16~1_combout ),
	.datac(\processador|X|Decoder0~1_combout ),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux16~2 .lut_mask = 16'hA888;
defparam \processador|CU|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N9
cycloneii_lcell_ff \processador|R1|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R1|R_output[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [10]));

// Location: LCCOMB_X47_Y20_N30
cycloneii_lcell_comb \processador|X|Decoder0~0 (
// Equation(s):
// \processador|X|Decoder0~0_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [3] & (!\mem_data|altsyncram_component|auto_generated|q_a [4] & !\mem_data|altsyncram_component|auto_generated|q_a [5]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~0 .lut_mask = 16'h0003;
defparam \processador|X|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
cycloneii_lcell_comb \processador|CU|Mux17~2 (
// Equation(s):
// \processador|CU|Mux17~2_combout  = (\processador|CU|Mux17~0_combout  & ((\processador|CU|Mux17~1_combout ) # ((\processador|X|Decoder0~0_combout  & \processador|CU|Mux15~0_combout ))))

	.dataa(\processador|CU|Mux17~1_combout ),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|X|Decoder0~0_combout ),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~2 .lut_mask = 16'hC888;
defparam \processador|CU|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N25
cycloneii_lcell_ff \processador|R0|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [10]));

// Location: LCCOMB_X46_Y21_N24
cycloneii_lcell_comb \processador|Selector10~4 (
// Equation(s):
// \processador|Selector10~4_combout  = (\processador|Equal2~3_combout  & ((\processador|R0|R_output [10]) # ((\processador|R1|R_output [10] & \processador|Equal3~2_combout )))) # (!\processador|Equal2~3_combout  & (\processador|R1|R_output [10] & 
// ((\processador|Equal3~2_combout ))))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|R1|R_output [10]),
	.datac(\processador|R0|R_output [10]),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~4 .lut_mask = 16'hECA0;
defparam \processador|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N18
cycloneii_lcell_comb \processador|Selector10~5 (
// Equation(s):
// \processador|Selector10~5_combout  = (\processador|Selector10~3_combout ) # ((\processador|Selector10~4_combout ) # ((\processador|R6|R_output [10] & \processador|Equal8~1_combout )))

	.dataa(\processador|Selector10~3_combout ),
	.datab(\processador|R6|R_output [10]),
	.datac(\processador|Equal8~1_combout ),
	.datad(\processador|Selector10~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N28
cycloneii_lcell_comb \processador|Selector10~6 (
// Equation(s):
// \processador|Selector10~6_combout  = (\processador|Selector10~1_combout ) # ((\processador|Selector10~2_combout ) # ((\processador|Selector10~0_combout ) # (\processador|Selector10~5_combout )))

	.dataa(\processador|Selector10~1_combout ),
	.datab(\processador|Selector10~2_combout ),
	.datac(\processador|Selector10~0_combout ),
	.datad(\processador|Selector10~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N2
cycloneii_lcell_comb \processador|BusWires[10] (
// Equation(s):
// \processador|BusWires [10] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector10~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [10]))

	.dataa(vcc),
	.datab(\processador|BusWires [10]),
	.datac(\processador|WideNor0~2clkctrl_outclk ),
	.datad(\processador|Selector10~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [10]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[10] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N23
cycloneii_lcell_ff \processador|reg_dout|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [10]));

// Location: LCFF_X45_Y18_N29
cycloneii_lcell_ff \processador|reg_dout|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [11]));

// Location: LCFF_X45_Y21_N23
cycloneii_lcell_ff \processador|R4|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [12]));

// Location: LCCOMB_X43_Y19_N28
cycloneii_lcell_comb \processador|X|Decoder0~4 (
// Equation(s):
// \processador|X|Decoder0~4_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & (\mem_data|altsyncram_component|auto_generated|q_a [5] & \mem_data|altsyncram_component|auto_generated|q_a [3]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~4 .lut_mask = 16'hC000;
defparam \processador|X|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneii_lcell_comb \processador|CU|r_dest[7] (
// Equation(s):
// \processador|CU|r_dest [7] = (GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & (\processador|X|Decoder0~4_combout )) # (!GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & ((\processador|CU|r_dest [7])))

	.dataa(vcc),
	.datab(\processador|X|Decoder0~4_combout ),
	.datac(\processador|CU|r_dest [7]),
	.datad(\processador|CU|r_dest[7]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|r_dest [7]),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[7] .lut_mask = 16'hCCF0;
defparam \processador|CU|r_dest[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
cycloneii_lcell_comb \processador|CU|Mux10~0 (
// Equation(s):
// \processador|CU|Mux10~0_combout  = (\processador|C|Counter [2] & (\processador|C|Counter [1] & (\processador|CU|r_dest [7] & \processador|CU|Equal2~0_combout )))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|r_dest [7]),
	.datad(\processador|CU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux10~0 .lut_mask = 16'h8000;
defparam \processador|CU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
cycloneii_lcell_comb \processador|CU|Mux10~2 (
// Equation(s):
// \processador|CU|Mux10~2_combout  = (\processador|CU|Mux10~0_combout ) # ((\processador|X|Decoder0~4_combout  & \processador|CU|Mux15~0_combout ))

	.dataa(vcc),
	.datab(\processador|X|Decoder0~4_combout ),
	.datac(\processador|CU|Mux10~0_combout ),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux10~2 .lut_mask = 16'hFCF0;
defparam \processador|CU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneii_lcell_comb \processador|R7|PC_output~14 (
// Equation(s):
// \processador|R7|PC_output~14_combout  = (\processador|R7|Add0~24_combout  & (!\SW~combout [17] & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\processador|R7|Add0~24_combout ),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\processador|R7|PC_output~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~14 .lut_mask = 16'h002A;
defparam \processador|R7|PC_output~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N10
cycloneii_lcell_comb \processador|R7|PC_output[3]~3 (
// Equation(s):
// \processador|R7|PC_output[3]~3_combout  = (\SW~combout [17]) # ((\processador|CU|Mux9~3_combout ) # ((\processador|CU|Mux17~0_combout  & \processador|CU|Mux10~2_combout )))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux9~3_combout ),
	.datad(\processador|CU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output[3]~3 .lut_mask = 16'hFEFA;
defparam \processador|R7|PC_output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N25
cycloneii_lcell_ff \processador|R7|PC_output[12] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [12]));

// Location: LCCOMB_X45_Y21_N22
cycloneii_lcell_comb \processador|Selector12~1 (
// Equation(s):
// \processador|Selector12~1_combout  = (\processador|Equal6~5_combout  & ((\processador|R4|R_output [12]) # ((\processador|Equal9~1_combout  & \processador|R7|PC_output [12])))) # (!\processador|Equal6~5_combout  & (\processador|Equal9~1_combout  & 
// ((\processador|R7|PC_output [12]))))

	.dataa(\processador|Equal6~5_combout ),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [12]),
	.datad(\processador|R7|PC_output [12]),
	.cin(gnd),
	.combout(\processador|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~1 .lut_mask = 16'hECA0;
defparam \processador|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N19
cycloneii_lcell_ff \processador|R5|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [12]));

// Location: LCCOMB_X45_Y18_N18
cycloneii_lcell_comb \processador|Selector12~0 (
// Equation(s):
// \processador|Selector12~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [12] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [12]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~0 .lut_mask = 16'h4000;
defparam \processador|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N13
cycloneii_lcell_ff \processador|reg_dout|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [13]));

// Location: LCFF_X47_Y18_N27
cycloneii_lcell_ff \processador|R4|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [14]));

// Location: LCCOMB_X47_Y18_N26
cycloneii_lcell_comb \processador|Selector14~1 (
// Equation(s):
// \processador|Selector14~1_combout  = (\processador|R7|PC_output [14] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [14] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [14] & (((\processador|R4|R_output [14] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [14]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [14]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~1 .lut_mask = 16'hF888;
defparam \processador|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N23
cycloneii_lcell_ff \processador|R2|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [14]));

// Location: LCCOMB_X46_Y20_N22
cycloneii_lcell_comb \processador|Selector14~2 (
// Equation(s):
// \processador|Selector14~2_combout  = (\processador|R3|R_output [14] & ((\processador|Equal5~0_combout ) # ((\processador|R2|R_output [14] & \processador|Equal4~0_combout )))) # (!\processador|R3|R_output [14] & (((\processador|R2|R_output [14] & 
// \processador|Equal4~0_combout ))))

	.dataa(\processador|R3|R_output [14]),
	.datab(\processador|Equal5~0_combout ),
	.datac(\processador|R2|R_output [14]),
	.datad(\processador|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~2 .lut_mask = 16'hF888;
defparam \processador|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N29
cycloneii_lcell_ff \processador|R6|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [14]));

// Location: LCFF_X47_Y21_N29
cycloneii_lcell_ff \processador|R1|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [14]));

// Location: LCCOMB_X44_Y20_N12
cycloneii_lcell_comb \processador|Equal2~2 (
// Equation(s):
// \processador|Equal2~2_combout  = (\processador|CU|Mux25~2_combout  & (\processador|CU|Mux21~24_combout  & !\processador|CU|Mux18~7_combout ))

	.dataa(vcc),
	.datab(\processador|CU|Mux25~2_combout ),
	.datac(\processador|CU|Mux21~24_combout ),
	.datad(\processador|CU|Mux18~7_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~2 .lut_mask = 16'h00C0;
defparam \processador|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N12
cycloneii_lcell_comb \processador|Equal2~3 (
// Equation(s):
// \processador|Equal2~3_combout  = (\processador|Equal3~1_combout  & (\processador|Equal2~0_combout  & (!\processador|CU|Mux24~2_combout  & \processador|Equal2~2_combout )))

	.dataa(\processador|Equal3~1_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|CU|Mux24~2_combout ),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~3 .lut_mask = 16'h0800;
defparam \processador|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N28
cycloneii_lcell_comb \processador|Selector14~4 (
// Equation(s):
// \processador|Selector14~4_combout  = (\processador|R0|R_output [14] & ((\processador|Equal2~3_combout ) # ((\processador|Equal3~2_combout  & \processador|R1|R_output [14])))) # (!\processador|R0|R_output [14] & (\processador|Equal3~2_combout  & 
// (\processador|R1|R_output [14])))

	.dataa(\processador|R0|R_output [14]),
	.datab(\processador|Equal3~2_combout ),
	.datac(\processador|R1|R_output [14]),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
cycloneii_lcell_comb \processador|Selector14~5 (
// Equation(s):
// \processador|Selector14~5_combout  = (\processador|Selector14~3_combout ) # ((\processador|Selector14~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [14])))

	.dataa(\processador|Selector14~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [14]),
	.datad(\processador|Selector14~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneii_lcell_comb \processador|Selector14~6 (
// Equation(s):
// \processador|Selector14~6_combout  = (\processador|Selector14~0_combout ) # ((\processador|Selector14~1_combout ) # ((\processador|Selector14~2_combout ) # (\processador|Selector14~5_combout )))

	.dataa(\processador|Selector14~0_combout ),
	.datab(\processador|Selector14~1_combout ),
	.datac(\processador|Selector14~2_combout ),
	.datad(\processador|Selector14~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneii_lcell_comb \processador|BusWires[14] (
// Equation(s):
// \processador|BusWires [14] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector14~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [14]))

	.dataa(\processador|BusWires [14]),
	.datab(\processador|WideNor0~2clkctrl_outclk ),
	.datac(vcc),
	.datad(\processador|Selector14~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [14]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[14] .lut_mask = 16'hEE22;
defparam \processador|BusWires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N9
cycloneii_lcell_ff \processador|reg_dout|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [14]));

// Location: LCFF_X45_Y17_N1
cycloneii_lcell_ff \processador|R2|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [15]));

// Location: LCCOMB_X45_Y17_N0
cycloneii_lcell_comb \processador|Selector15~2 (
// Equation(s):
// \processador|Selector15~2_combout  = (\processador|R3|R_output [15] & ((\processador|Equal5~0_combout ) # ((\processador|R2|R_output [15] & \processador|Equal4~0_combout )))) # (!\processador|R3|R_output [15] & (((\processador|R2|R_output [15] & 
// \processador|Equal4~0_combout ))))

	.dataa(\processador|R3|R_output [15]),
	.datab(\processador|Equal5~0_combout ),
	.datac(\processador|R2|R_output [15]),
	.datad(\processador|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~2 .lut_mask = 16'hF888;
defparam \processador|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N11
cycloneii_lcell_ff \processador|R4|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [15]));

// Location: LCCOMB_X47_Y18_N10
cycloneii_lcell_comb \processador|Selector15~1 (
// Equation(s):
// \processador|Selector15~1_combout  = (\processador|R7|PC_output [15] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [15] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [15] & (((\processador|R4|R_output [15] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [15]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [15]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~1 .lut_mask = 16'hF888;
defparam \processador|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N13
cycloneii_lcell_ff \processador|R6|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [15]));

// Location: LCFF_X47_Y21_N19
cycloneii_lcell_ff \processador|R1|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [15]));

// Location: LCCOMB_X47_Y21_N18
cycloneii_lcell_comb \processador|Selector15~4 (
// Equation(s):
// \processador|Selector15~4_combout  = (\processador|R0|R_output [15] & ((\processador|Equal2~3_combout ) # ((\processador|R1|R_output [15] & \processador|Equal3~2_combout )))) # (!\processador|R0|R_output [15] & (((\processador|R1|R_output [15] & 
// \processador|Equal3~2_combout ))))

	.dataa(\processador|R0|R_output [15]),
	.datab(\processador|Equal2~3_combout ),
	.datac(\processador|R1|R_output [15]),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~4 .lut_mask = 16'hF888;
defparam \processador|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N12
cycloneii_lcell_comb \processador|Selector15~5 (
// Equation(s):
// \processador|Selector15~5_combout  = (\processador|Selector15~3_combout ) # ((\processador|Selector15~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [15])))

	.dataa(\processador|Selector15~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [15]),
	.datad(\processador|Selector15~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneii_lcell_comb \processador|Selector15~6 (
// Equation(s):
// \processador|Selector15~6_combout  = (\processador|Selector15~0_combout ) # ((\processador|Selector15~2_combout ) # ((\processador|Selector15~1_combout ) # (\processador|Selector15~5_combout )))

	.dataa(\processador|Selector15~0_combout ),
	.datab(\processador|Selector15~2_combout ),
	.datac(\processador|Selector15~1_combout ),
	.datad(\processador|Selector15~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
cycloneii_lcell_comb \processador|BusWires[15] (
// Equation(s):
// \processador|BusWires [15] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector15~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [15]))

	.dataa(vcc),
	.datab(\processador|BusWires [15]),
	.datac(\processador|Selector15~6_combout ),
	.datad(\processador|WideNor0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|BusWires [15]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[15] .lut_mask = 16'hF0CC;
defparam \processador|BusWires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N27
cycloneii_lcell_ff \processador|reg_dout|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [15]));

// Location: LCCOMB_X46_Y18_N0
cycloneii_lcell_comb \processador|Selector12~3 (
// Equation(s):
// \processador|Selector12~3_combout  = (\processador|G_reg|R_output [12] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [12] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [12] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [12] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [12]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [12]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~3 .lut_mask = 16'hECA0;
defparam \processador|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N27
cycloneii_lcell_ff \processador|R6|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [12]));

// Location: LCFF_X47_Y21_N25
cycloneii_lcell_ff \processador|R1|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [12]));

// Location: LCCOMB_X47_Y21_N24
cycloneii_lcell_comb \processador|Selector12~4 (
// Equation(s):
// \processador|Selector12~4_combout  = (\processador|R0|R_output [12] & ((\processador|Equal2~3_combout ) # ((\processador|Equal3~2_combout  & \processador|R1|R_output [12])))) # (!\processador|R0|R_output [12] & (\processador|Equal3~2_combout  & 
// (\processador|R1|R_output [12])))

	.dataa(\processador|R0|R_output [12]),
	.datab(\processador|Equal3~2_combout ),
	.datac(\processador|R1|R_output [12]),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N26
cycloneii_lcell_comb \processador|Selector12~5 (
// Equation(s):
// \processador|Selector12~5_combout  = (\processador|Selector12~3_combout ) # ((\processador|Selector12~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [12])))

	.dataa(\processador|Equal8~1_combout ),
	.datab(\processador|Selector12~3_combout ),
	.datac(\processador|R6|R_output [12]),
	.datad(\processador|Selector12~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N24
cycloneii_lcell_comb \processador|Selector12~6 (
// Equation(s):
// \processador|Selector12~6_combout  = (\processador|Selector12~2_combout ) # ((\processador|Selector12~1_combout ) # ((\processador|Selector12~0_combout ) # (\processador|Selector12~5_combout )))

	.dataa(\processador|Selector12~2_combout ),
	.datab(\processador|Selector12~1_combout ),
	.datac(\processador|Selector12~0_combout ),
	.datad(\processador|Selector12~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N6
cycloneii_lcell_comb \processador|BusWires[12] (
// Equation(s):
// \processador|BusWires [12] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector12~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [12]))

	.dataa(\processador|BusWires [12]),
	.datab(\processador|WideNor0~2clkctrl_outclk ),
	.datac(\processador|Selector12~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|BusWires [12]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[12] .lut_mask = 16'hE2E2;
defparam \processador|BusWires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N3
cycloneii_lcell_ff \processador|reg_dout|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [12]));

// Location: LCCOMB_X43_Y20_N18
cycloneii_lcell_comb \processador|CU|Mux25~1 (
// Equation(s):
// \processador|CU|Mux25~1_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [2] & (\processador|CU|Mux25~0_combout  & (!\mem_data|altsyncram_component|auto_generated|q_a [0] & !\mem_data|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datab(\processador|CU|Mux25~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux25~1 .lut_mask = 16'h0004;
defparam \processador|CU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
cycloneii_lcell_comb \processador|CU|Mux25~2 (
// Equation(s):
// \processador|CU|Mux25~2_combout  = (\processador|CU|Mux25~1_combout ) # ((\processador|X|Decoder0~0_combout  & ((\processador|CU|Mux21~27_combout ) # (\processador|CU|Ain~0_combout ))))

	.dataa(\processador|CU|Mux21~27_combout ),
	.datab(\processador|CU|Mux25~1_combout ),
	.datac(\processador|X|Decoder0~0_combout ),
	.datad(\processador|CU|Ain~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux25~2 .lut_mask = 16'hFCEC;
defparam \processador|CU|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
cycloneii_lcell_comb \processador|Equal3~0 (
// Equation(s):
// \processador|Equal3~0_combout  = (!\processador|CU|Mux18~7_combout  & ((!\processador|CU|Mux21~24_combout ) # (!\processador|CU|Mux25~2_combout )))

	.dataa(vcc),
	.datab(\processador|CU|Mux25~2_combout ),
	.datac(\processador|CU|Mux21~24_combout ),
	.datad(\processador|CU|Mux18~7_combout ),
	.cin(gnd),
	.combout(\processador|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal3~0 .lut_mask = 16'h003F;
defparam \processador|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N30
cycloneii_lcell_comb \processador|Equal6~3 (
// Equation(s):
// \processador|Equal6~3_combout  = (\processador|Equal3~1_combout  & (!\processador|CU|Mux24~2_combout  & \processador|Equal3~0_combout ))

	.dataa(vcc),
	.datab(\processador|Equal3~1_combout ),
	.datac(\processador|CU|Mux24~2_combout ),
	.datad(\processador|Equal3~0_combout ),
	.cin(gnd),
	.combout(\processador|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal6~3 .lut_mask = 16'h0C00;
defparam \processador|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
cycloneii_lcell_comb \processador|Equal5~0 (
// Equation(s):
// \processador|Equal5~0_combout  = (\processador|CU|Mux22~2_combout  & (!\processador|CU|Mux23~2_combout  & (\processador|Equal2~1_combout  & \processador|Equal6~3_combout )))

	.dataa(\processador|CU|Mux22~2_combout ),
	.datab(\processador|CU|Mux23~2_combout ),
	.datac(\processador|Equal2~1_combout ),
	.datad(\processador|Equal6~3_combout ),
	.cin(gnd),
	.combout(\processador|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal5~0 .lut_mask = 16'h2000;
defparam \processador|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N1
cycloneii_lcell_ff \processador|R3|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [11]));

// Location: LCCOMB_X46_Y20_N0
cycloneii_lcell_comb \processador|Selector11~2 (
// Equation(s):
// \processador|Selector11~2_combout  = (\processador|R2|R_output [11] & ((\processador|Equal4~0_combout ) # ((\processador|Equal5~0_combout  & \processador|R3|R_output [11])))) # (!\processador|R2|R_output [11] & (\processador|Equal5~0_combout  & 
// (\processador|R3|R_output [11])))

	.dataa(\processador|R2|R_output [11]),
	.datab(\processador|Equal5~0_combout ),
	.datac(\processador|R3|R_output [11]),
	.datad(\processador|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N23
cycloneii_lcell_ff \processador|R5|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [11]));

// Location: LCCOMB_X45_Y18_N22
cycloneii_lcell_comb \processador|Selector11~0 (
// Equation(s):
// \processador|Selector11~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [11] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [11]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~0 .lut_mask = 16'h4000;
defparam \processador|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N19
cycloneii_lcell_ff \processador|R6|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [11]));

// Location: LCCOMB_X47_Y21_N30
cycloneii_lcell_comb \processador|R1|R_output[11]~feeder (
// Equation(s):
// \processador|R1|R_output[11]~feeder_combout  = \processador|BusWires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [11]),
	.cin(gnd),
	.combout(\processador|R1|R_output[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N31
cycloneii_lcell_ff \processador|R1|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R1|R_output[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [11]));

// Location: LCFF_X46_Y21_N1
cycloneii_lcell_ff \processador|R0|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [11]));

// Location: LCCOMB_X46_Y21_N0
cycloneii_lcell_comb \processador|Selector11~4 (
// Equation(s):
// \processador|Selector11~4_combout  = (\processador|Equal3~2_combout  & ((\processador|R1|R_output [11]) # ((\processador|R0|R_output [11] & \processador|Equal2~3_combout )))) # (!\processador|Equal3~2_combout  & (((\processador|R0|R_output [11] & 
// \processador|Equal2~3_combout ))))

	.dataa(\processador|Equal3~2_combout ),
	.datab(\processador|R1|R_output [11]),
	.datac(\processador|R0|R_output [11]),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~4 .lut_mask = 16'hF888;
defparam \processador|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N18
cycloneii_lcell_comb \processador|Selector11~5 (
// Equation(s):
// \processador|Selector11~5_combout  = (\processador|Selector11~3_combout ) # ((\processador|Selector11~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [11])))

	.dataa(\processador|Selector11~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [11]),
	.datad(\processador|Selector11~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N28
cycloneii_lcell_comb \processador|Selector11~6 (
// Equation(s):
// \processador|Selector11~6_combout  = (\processador|Selector11~1_combout ) # ((\processador|Selector11~2_combout ) # ((\processador|Selector11~0_combout ) # (\processador|Selector11~5_combout )))

	.dataa(\processador|Selector11~1_combout ),
	.datab(\processador|Selector11~2_combout ),
	.datac(\processador|Selector11~0_combout ),
	.datad(\processador|Selector11~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N12
cycloneii_lcell_comb \processador|BusWires[11] (
// Equation(s):
// \processador|BusWires [11] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector11~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [11]))

	.dataa(\processador|BusWires [11]),
	.datab(vcc),
	.datac(\processador|WideNor0~2clkctrl_outclk ),
	.datad(\processador|Selector11~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [11]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[11] .lut_mask = 16'hFA0A;
defparam \processador|BusWires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N30
cycloneii_lcell_comb \processador|alu|ShiftLeft0~10 (
// Equation(s):
// \processador|alu|ShiftLeft0~10_combout  = (\processador|BusWires [9]) # ((\processador|BusWires [11]) # ((\processador|BusWires [10]) # (\processador|BusWires [8])))

	.dataa(\processador|BusWires [9]),
	.datab(\processador|BusWires [11]),
	.datac(\processador|BusWires [10]),
	.datad(\processador|BusWires [8]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~10 .lut_mask = 16'hFFFE;
defparam \processador|alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N2
cycloneii_lcell_comb \processador|alu|Mux7~3 (
// Equation(s):
// \processador|alu|Mux7~3_combout  = (\processador|CU|ALUOp [1] & (!\processador|alu|ShiftLeft0~9_combout  & (!\processador|alu|ShiftLeft0~11_combout  & !\processador|alu|ShiftLeft0~10_combout )))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|alu|ShiftLeft0~9_combout ),
	.datac(\processador|alu|ShiftLeft0~11_combout ),
	.datad(\processador|alu|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~3 .lut_mask = 16'h0002;
defparam \processador|alu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N22
cycloneii_lcell_comb \processador|CU|Ain~1 (
// Equation(s):
// \processador|CU|Ain~1_combout  = (\processador|C|Counter [0] & (\processador|CU|Ain~0_combout  & \processador|C|Counter [1]))

	.dataa(vcc),
	.datab(\processador|C|Counter [0]),
	.datac(\processador|CU|Ain~0_combout ),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|Ain~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Ain~1 .lut_mask = 16'hC000;
defparam \processador|CU|Ain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N15
cycloneii_lcell_ff \processador|A_reg|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [14]));

// Location: LCFF_X47_Y18_N21
cycloneii_lcell_ff \processador|A_reg|R_output[15] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [15]));

// Location: LCFF_X47_Y18_N3
cycloneii_lcell_ff \processador|A_reg|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [13]));

// Location: LCCOMB_X47_Y18_N16
cycloneii_lcell_comb \processador|alu|ShiftRight0~29 (
// Equation(s):
// \processador|alu|ShiftRight0~29_combout  = (!\processador|BusWires [0] & ((\processador|BusWires [1] & (\processador|A_reg|R_output [15])) # (!\processador|BusWires [1] & ((\processador|A_reg|R_output [13])))))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|A_reg|R_output [15]),
	.datad(\processador|A_reg|R_output [13]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~29 .lut_mask = 16'h5140;
defparam \processador|alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N20
cycloneii_lcell_comb \processador|alu|ShiftRight0~41 (
// Equation(s):
// \processador|alu|ShiftRight0~41_combout  = (\processador|alu|ShiftRight0~29_combout ) # ((!\processador|BusWires [1] & (\processador|A_reg|R_output [14] & \processador|BusWires [0])))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|A_reg|R_output [14]),
	.datac(\processador|alu|ShiftRight0~29_combout ),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~41 .lut_mask = 16'hF4F0;
defparam \processador|alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N12
cycloneii_lcell_comb \processador|alu|Mux13~6 (
// Equation(s):
// \processador|alu|Mux13~6_combout  = (!\processador|BusWires [3] & (\processador|alu|Mux7~3_combout  & (\processador|alu|ShiftRight0~41_combout  & !\processador|BusWires [2])))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|alu|Mux7~3_combout ),
	.datac(\processador|alu|ShiftRight0~41_combout ),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~6 .lut_mask = 16'h0040;
defparam \processador|alu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N22
cycloneii_lcell_comb \processador|alu|Add0~38 (
// Equation(s):
// \processador|alu|Add0~38_combout  = \processador|BusWires [12] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [12]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~38 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N28
cycloneii_lcell_comb \processador|alu|Add0~35 (
// Equation(s):
// \processador|alu|Add0~35_combout  = \processador|BusWires [11] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|BusWires [11]),
	.datac(\processador|CU|ALUOp [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~35 .lut_mask = 16'h3C3C;
defparam \processador|alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N26
cycloneii_lcell_comb \processador|alu|Add0~32 (
// Equation(s):
// \processador|alu|Add0~32_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [10]),
	.cin(gnd),
	.combout(\processador|alu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~32 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N7
cycloneii_lcell_ff \processador|A_reg|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [9]));

// Location: LCCOMB_X49_Y17_N30
cycloneii_lcell_comb \processador|alu|Add0~26 (
// Equation(s):
// \processador|alu|Add0~26_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [8]),
	.cin(gnd),
	.combout(\processador|alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~26 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N19
cycloneii_lcell_ff \processador|A_reg|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [7]));

// Location: LCCOMB_X48_Y18_N28
cycloneii_lcell_comb \processador|alu|Add0~20 (
// Equation(s):
// \processador|alu|Add0~20_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~20 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N0
cycloneii_lcell_comb \processador|alu|Add0~17 (
// Equation(s):
// \processador|alu|Add0~17_combout  = \processador|BusWires [5] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [5]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~17 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N21
cycloneii_lcell_ff \processador|A_reg|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [4]));

// Location: LCFF_X48_Y19_N7
cycloneii_lcell_ff \processador|A_reg|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [3]));

// Location: LCFF_X48_Y19_N1
cycloneii_lcell_ff \processador|A_reg|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [2]));

// Location: LCCOMB_X49_Y18_N14
cycloneii_lcell_comb \processador|alu|Add0~3 (
// Equation(s):
// \processador|alu|Add0~3_combout  = \processador|BusWires [1] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [1]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~3 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N29
cycloneii_lcell_ff \processador|A_reg|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [0]));

// Location: LCCOMB_X49_Y18_N16
cycloneii_lcell_comb \processador|alu|Add0~6 (
// Equation(s):
// \processador|alu|Add0~6_cout  = CARRY(\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processador|alu|Add0~6_cout ));
// synopsys translate_off
defparam \processador|alu|Add0~6 .lut_mask = 16'h00CC;
defparam \processador|alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N20
cycloneii_lcell_comb \processador|alu|Add0~9 (
// Equation(s):
// \processador|alu|Add0~9_combout  = ((\processador|A_reg|R_output [1] $ (\processador|alu|Add0~3_combout  $ (!\processador|alu|Add0~8 )))) # (GND)
// \processador|alu|Add0~10  = CARRY((\processador|A_reg|R_output [1] & ((\processador|alu|Add0~3_combout ) # (!\processador|alu|Add0~8 ))) # (!\processador|A_reg|R_output [1] & (\processador|alu|Add0~3_combout  & !\processador|alu|Add0~8 )))

	.dataa(\processador|A_reg|R_output [1]),
	.datab(\processador|alu|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~8 ),
	.combout(\processador|alu|Add0~9_combout ),
	.cout(\processador|alu|Add0~10 ));
// synopsys translate_off
defparam \processador|alu|Add0~9 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N24
cycloneii_lcell_comb \processador|alu|Add0~13 (
// Equation(s):
// \processador|alu|Add0~13_combout  = ((\processador|alu|Add0~1_combout  $ (\processador|A_reg|R_output [3] $ (!\processador|alu|Add0~12 )))) # (GND)
// \processador|alu|Add0~14  = CARRY((\processador|alu|Add0~1_combout  & ((\processador|A_reg|R_output [3]) # (!\processador|alu|Add0~12 ))) # (!\processador|alu|Add0~1_combout  & (\processador|A_reg|R_output [3] & !\processador|alu|Add0~12 )))

	.dataa(\processador|alu|Add0~1_combout ),
	.datab(\processador|A_reg|R_output [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~12 ),
	.combout(\processador|alu|Add0~13_combout ),
	.cout(\processador|alu|Add0~14 ));
// synopsys translate_off
defparam \processador|alu|Add0~13 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N2
cycloneii_lcell_comb \processador|alu|Add0~27 (
// Equation(s):
// \processador|alu|Add0~27_combout  = (\processador|A_reg|R_output [8] & ((\processador|alu|Add0~26_combout  & (\processador|alu|Add0~25  & VCC)) # (!\processador|alu|Add0~26_combout  & (!\processador|alu|Add0~25 )))) # (!\processador|A_reg|R_output [8] & 
// ((\processador|alu|Add0~26_combout  & (!\processador|alu|Add0~25 )) # (!\processador|alu|Add0~26_combout  & ((\processador|alu|Add0~25 ) # (GND)))))
// \processador|alu|Add0~28  = CARRY((\processador|A_reg|R_output [8] & (!\processador|alu|Add0~26_combout  & !\processador|alu|Add0~25 )) # (!\processador|A_reg|R_output [8] & ((!\processador|alu|Add0~25 ) # (!\processador|alu|Add0~26_combout ))))

	.dataa(\processador|A_reg|R_output [8]),
	.datab(\processador|alu|Add0~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~25 ),
	.combout(\processador|alu|Add0~27_combout ),
	.cout(\processador|alu|Add0~28 ));
// synopsys translate_off
defparam \processador|alu|Add0~27 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N4
cycloneii_lcell_comb \processador|alu|Add0~30 (
// Equation(s):
// \processador|alu|Add0~30_combout  = ((\processador|alu|Add0~29_combout  $ (\processador|A_reg|R_output [9] $ (!\processador|alu|Add0~28 )))) # (GND)
// \processador|alu|Add0~31  = CARRY((\processador|alu|Add0~29_combout  & ((\processador|A_reg|R_output [9]) # (!\processador|alu|Add0~28 ))) # (!\processador|alu|Add0~29_combout  & (\processador|A_reg|R_output [9] & !\processador|alu|Add0~28 )))

	.dataa(\processador|alu|Add0~29_combout ),
	.datab(\processador|A_reg|R_output [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~28 ),
	.combout(\processador|alu|Add0~30_combout ),
	.cout(\processador|alu|Add0~31 ));
// synopsys translate_off
defparam \processador|alu|Add0~30 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N6
cycloneii_lcell_comb \processador|alu|Add0~33 (
// Equation(s):
// \processador|alu|Add0~33_combout  = (\processador|A_reg|R_output [10] & ((\processador|alu|Add0~32_combout  & (\processador|alu|Add0~31  & VCC)) # (!\processador|alu|Add0~32_combout  & (!\processador|alu|Add0~31 )))) # (!\processador|A_reg|R_output [10] & 
// ((\processador|alu|Add0~32_combout  & (!\processador|alu|Add0~31 )) # (!\processador|alu|Add0~32_combout  & ((\processador|alu|Add0~31 ) # (GND)))))
// \processador|alu|Add0~34  = CARRY((\processador|A_reg|R_output [10] & (!\processador|alu|Add0~32_combout  & !\processador|alu|Add0~31 )) # (!\processador|A_reg|R_output [10] & ((!\processador|alu|Add0~31 ) # (!\processador|alu|Add0~32_combout ))))

	.dataa(\processador|A_reg|R_output [10]),
	.datab(\processador|alu|Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~31 ),
	.combout(\processador|alu|Add0~33_combout ),
	.cout(\processador|alu|Add0~34 ));
// synopsys translate_off
defparam \processador|alu|Add0~33 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N8
cycloneii_lcell_comb \processador|alu|Add0~36 (
// Equation(s):
// \processador|alu|Add0~36_combout  = ((\processador|A_reg|R_output [11] $ (\processador|alu|Add0~35_combout  $ (!\processador|alu|Add0~34 )))) # (GND)
// \processador|alu|Add0~37  = CARRY((\processador|A_reg|R_output [11] & ((\processador|alu|Add0~35_combout ) # (!\processador|alu|Add0~34 ))) # (!\processador|A_reg|R_output [11] & (\processador|alu|Add0~35_combout  & !\processador|alu|Add0~34 )))

	.dataa(\processador|A_reg|R_output [11]),
	.datab(\processador|alu|Add0~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~34 ),
	.combout(\processador|alu|Add0~36_combout ),
	.cout(\processador|alu|Add0~37 ));
// synopsys translate_off
defparam \processador|alu|Add0~36 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N10
cycloneii_lcell_comb \processador|alu|Add0~39 (
// Equation(s):
// \processador|alu|Add0~39_combout  = (\processador|A_reg|R_output [12] & ((\processador|alu|Add0~38_combout  & (\processador|alu|Add0~37  & VCC)) # (!\processador|alu|Add0~38_combout  & (!\processador|alu|Add0~37 )))) # (!\processador|A_reg|R_output [12] & 
// ((\processador|alu|Add0~38_combout  & (!\processador|alu|Add0~37 )) # (!\processador|alu|Add0~38_combout  & ((\processador|alu|Add0~37 ) # (GND)))))
// \processador|alu|Add0~40  = CARRY((\processador|A_reg|R_output [12] & (!\processador|alu|Add0~38_combout  & !\processador|alu|Add0~37 )) # (!\processador|A_reg|R_output [12] & ((!\processador|alu|Add0~37 ) # (!\processador|alu|Add0~38_combout ))))

	.dataa(\processador|A_reg|R_output [12]),
	.datab(\processador|alu|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~37 ),
	.combout(\processador|alu|Add0~39_combout ),
	.cout(\processador|alu|Add0~40 ));
// synopsys translate_off
defparam \processador|alu|Add0~39 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N12
cycloneii_lcell_comb \processador|alu|Add0~42 (
// Equation(s):
// \processador|alu|Add0~42_combout  = ((\processador|alu|Add0~41_combout  $ (\processador|A_reg|R_output [13] $ (!\processador|alu|Add0~40 )))) # (GND)
// \processador|alu|Add0~43  = CARRY((\processador|alu|Add0~41_combout  & ((\processador|A_reg|R_output [13]) # (!\processador|alu|Add0~40 ))) # (!\processador|alu|Add0~41_combout  & (\processador|A_reg|R_output [13] & !\processador|alu|Add0~40 )))

	.dataa(\processador|alu|Add0~41_combout ),
	.datab(\processador|A_reg|R_output [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~40 ),
	.combout(\processador|alu|Add0~42_combout ),
	.cout(\processador|alu|Add0~43 ));
// synopsys translate_off
defparam \processador|alu|Add0~42 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N22
cycloneii_lcell_comb \processador|alu|Mux13~7 (
// Equation(s):
// \processador|alu|Mux13~7_combout  = (\processador|alu|Mux7~2_combout  & (!\processador|alu|Mux3~0_combout )) # (!\processador|alu|Mux7~2_combout  & ((\processador|alu|Mux3~0_combout  & (\processador|alu|Mux13~6_combout )) # 
// (!\processador|alu|Mux3~0_combout  & ((\processador|alu|Add0~42_combout )))))

	.dataa(\processador|alu|Mux7~2_combout ),
	.datab(\processador|alu|Mux3~0_combout ),
	.datac(\processador|alu|Mux13~6_combout ),
	.datad(\processador|alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~7 .lut_mask = 16'h7362;
defparam \processador|alu|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneii_lcell_comb \processador|alu|Mux3~3 (
// Equation(s):
// \processador|alu|Mux3~3_combout  = (\processador|BusWires [3]) # ((!\processador|BusWires [2] & \processador|BusWires [1]))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [1]),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|alu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~3 .lut_mask = 16'hFF44;
defparam \processador|alu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N19
cycloneii_lcell_ff \processador|A_reg|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [1]));

// Location: LCCOMB_X48_Y19_N18
cycloneii_lcell_comb \processador|alu|ShiftLeft0~13 (
// Equation(s):
// \processador|alu|ShiftLeft0~13_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [0])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [1])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [0]),
	.datac(\processador|A_reg|R_output [1]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~13 .lut_mask = 16'hCCF0;
defparam \processador|alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N18
cycloneii_lcell_comb \processador|alu|ShiftLeft0~19 (
// Equation(s):
// \processador|alu|ShiftLeft0~19_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [4]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [5]))

	.dataa(\processador|A_reg|R_output [5]),
	.datab(\processador|BusWires [0]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [4]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~19 .lut_mask = 16'hEE22;
defparam \processador|alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneii_lcell_comb \processador|alu|ShiftLeft0~20 (
// Equation(s):
// \processador|alu|ShiftLeft0~20_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftLeft0~14_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~19_combout )))

	.dataa(\processador|alu|ShiftLeft0~14_combout ),
	.datab(vcc),
	.datac(\processador|BusWires [1]),
	.datad(\processador|alu|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~20 .lut_mask = 16'hAFA0;
defparam \processador|alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneii_lcell_comb \processador|alu|ShiftLeft0~21 (
// Equation(s):
// \processador|alu|ShiftLeft0~21_combout  = (\processador|BusWires [2] & (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~13_combout ))) # (!\processador|BusWires [2] & (((\processador|alu|ShiftLeft0~20_combout ))))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|alu|ShiftLeft0~13_combout ),
	.datac(\processador|BusWires [2]),
	.datad(\processador|alu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~21 .lut_mask = 16'h4F40;
defparam \processador|alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N25
cycloneii_lcell_ff \processador|A_reg|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [10]));

// Location: LCCOMB_X48_Y19_N0
cycloneii_lcell_comb \processador|alu|ShiftLeft0~37 (
// Equation(s):
// \processador|alu|ShiftLeft0~37_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [10]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [11]))

	.dataa(\processador|A_reg|R_output [11]),
	.datab(\processador|BusWires [0]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [10]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~37 .lut_mask = 16'hEE22;
defparam \processador|alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N22
cycloneii_lcell_comb \processador|alu|Mux13~5 (
// Equation(s):
// \processador|alu|Mux13~5_combout  = (\processador|alu|Mux13~4_combout  & (((\processador|alu|ShiftLeft0~21_combout )) # (!\processador|alu|Mux3~3_combout ))) # (!\processador|alu|Mux13~4_combout  & (\processador|alu|Mux3~3_combout  & 
// ((\processador|alu|ShiftLeft0~37_combout ))))

	.dataa(\processador|alu|Mux13~4_combout ),
	.datab(\processador|alu|Mux3~3_combout ),
	.datac(\processador|alu|ShiftLeft0~21_combout ),
	.datad(\processador|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~5 .lut_mask = 16'hE6A2;
defparam \processador|alu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneii_lcell_comb \processador|alu|Mux13 (
// Equation(s):
// \processador|alu|Mux13~combout  = (\processador|alu|Mux13~8_combout  & ((\processador|alu|Mux13~7_combout  & (\processador|alu|ALU_output~7_combout )) # (!\processador|alu|Mux13~7_combout  & ((\processador|alu|Mux13~5_combout ))))) # 
// (!\processador|alu|Mux13~8_combout  & (((\processador|alu|Mux13~7_combout ))))

	.dataa(\processador|alu|ALU_output~7_combout ),
	.datab(\processador|alu|Mux13~8_combout ),
	.datac(\processador|alu|Mux13~7_combout ),
	.datad(\processador|alu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13 .lut_mask = 16'hBCB0;
defparam \processador|alu|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
cycloneii_lcell_comb \processador|alu|ALU_output[13] (
// Equation(s):
// \processador|alu|ALU_output [13] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [13])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux13~combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [13]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux13~combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [13]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[13] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneii_lcell_comb \processador|CU|Gin~0 (
// Equation(s):
// \processador|CU|Gin~0_combout  = (!\processador|C|Counter [1] & (\processador|CU|Mux3~2_combout  & ((\processador|CU|always0~8_combout ) # (\processador|CU|always0~7_combout ))))

	.dataa(\processador|CU|always0~8_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|always0~7_combout ),
	.datad(\processador|CU|Mux3~2_combout ),
	.cin(gnd),
	.combout(\processador|CU|Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Gin~0 .lut_mask = 16'h3200;
defparam \processador|CU|Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N29
cycloneii_lcell_ff \processador|G_reg|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [13]));

// Location: LCCOMB_X49_Y20_N0
cycloneii_lcell_comb \processador|alu|ALU_output~6 (
// Equation(s):
// \processador|alu|ALU_output~6_combout  = (\processador|A_reg|R_output [12]) # (\processador|BusWires [12])

	.dataa(\processador|A_reg|R_output [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~6 .lut_mask = 16'hFFAA;
defparam \processador|alu|ALU_output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N15
cycloneii_lcell_ff \processador|A_reg|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [8]));

// Location: LCCOMB_X48_Y21_N26
cycloneii_lcell_comb \processador|alu|ShiftLeft0~30 (
// Equation(s):
// \processador|alu|ShiftLeft0~30_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [7]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [8]))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [8]),
	.datac(\processador|A_reg|R_output [7]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~30 .lut_mask = 16'hF0CC;
defparam \processador|alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N5
cycloneii_lcell_ff \processador|A_reg|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [6]));

// Location: LCFF_X48_Y21_N17
cycloneii_lcell_ff \processador|A_reg|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [5]));

// Location: LCCOMB_X49_Y21_N28
cycloneii_lcell_comb \processador|alu|ShiftLeft0~22 (
// Equation(s):
// \processador|alu|ShiftLeft0~22_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [5]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [6]))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [6]),
	.datad(\processador|A_reg|R_output [5]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~22 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N20
cycloneii_lcell_comb \processador|alu|ShiftLeft0~31 (
// Equation(s):
// \processador|alu|ShiftLeft0~31_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~22_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~30_combout ))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|alu|ShiftLeft0~30_combout ),
	.datac(vcc),
	.datad(\processador|alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~31 .lut_mask = 16'hEE44;
defparam \processador|alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N24
cycloneii_lcell_comb \processador|alu|ShiftLeft0~6 (
// Equation(s):
// \processador|alu|ShiftLeft0~6_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [3]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [4]))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [4]),
	.datad(\processador|A_reg|R_output [3]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~6 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N10
cycloneii_lcell_comb \processador|alu|ShiftLeft0~5 (
// Equation(s):
// \processador|alu|ShiftLeft0~5_combout  = (\processador|BusWires [1] & ((\processador|BusWires [0] & (\processador|A_reg|R_output [1])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [2])))))

	.dataa(\processador|A_reg|R_output [1]),
	.datab(\processador|A_reg|R_output [2]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~5 .lut_mask = 16'hAC00;
defparam \processador|alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
cycloneii_lcell_comb \processador|alu|ShiftLeft0~7 (
// Equation(s):
// \processador|alu|ShiftLeft0~7_combout  = (\processador|alu|ShiftLeft0~5_combout ) # ((!\processador|BusWires [1] & \processador|alu|ShiftLeft0~6_combout ))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|alu|ShiftLeft0~6_combout ),
	.datad(\processador|alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~7 .lut_mask = 16'hFF50;
defparam \processador|alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
cycloneii_lcell_comb \processador|alu|ShiftLeft0~8 (
// Equation(s):
// \processador|alu|ShiftLeft0~8_combout  = (\processador|alu|ShiftLeft0~4_combout ) # ((!\processador|BusWires [2] & \processador|alu|ShiftLeft0~7_combout ))

	.dataa(\processador|alu|ShiftLeft0~4_combout ),
	.datab(\processador|BusWires [2]),
	.datac(vcc),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~8 .lut_mask = 16'hBBAA;
defparam \processador|alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
cycloneii_lcell_comb \processador|alu|ShiftLeft0~35 (
// Equation(s):
// \processador|alu|ShiftLeft0~35_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [9]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [10]))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [10]),
	.datad(\processador|A_reg|R_output [9]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~35 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N1
cycloneii_lcell_ff \processador|A_reg|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [12]));

// Location: LCCOMB_X47_Y17_N4
cycloneii_lcell_comb \processador|alu|ShiftLeft0~39 (
// Equation(s):
// \processador|alu|ShiftLeft0~39_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [11])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [12])))

	.dataa(\processador|A_reg|R_output [11]),
	.datab(\processador|BusWires [0]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [12]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~39 .lut_mask = 16'hBB88;
defparam \processador|alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N28
cycloneii_lcell_comb \processador|alu|Mux12~0 (
// Equation(s):
// \processador|alu|Mux12~0_combout  = (\processador|alu|Mux3~2_combout  & (\processador|alu|Mux3~3_combout )) # (!\processador|alu|Mux3~2_combout  & ((\processador|alu|Mux3~3_combout  & (\processador|alu|ShiftLeft0~35_combout )) # 
// (!\processador|alu|Mux3~3_combout  & ((\processador|alu|ShiftLeft0~39_combout )))))

	.dataa(\processador|alu|Mux3~2_combout ),
	.datab(\processador|alu|Mux3~3_combout ),
	.datac(\processador|alu|ShiftLeft0~35_combout ),
	.datad(\processador|alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~0 .lut_mask = 16'hD9C8;
defparam \processador|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
cycloneii_lcell_comb \processador|alu|Mux12~1 (
// Equation(s):
// \processador|alu|Mux12~1_combout  = (\processador|alu|Mux3~2_combout  & ((\processador|alu|Mux12~0_combout  & ((\processador|alu|ShiftLeft0~8_combout ))) # (!\processador|alu|Mux12~0_combout  & (\processador|alu|ShiftLeft0~31_combout )))) # 
// (!\processador|alu|Mux3~2_combout  & (((\processador|alu|Mux12~0_combout ))))

	.dataa(\processador|alu|Mux3~2_combout ),
	.datab(\processador|alu|ShiftLeft0~31_combout ),
	.datac(\processador|alu|ShiftLeft0~8_combout ),
	.datad(\processador|alu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~1 .lut_mask = 16'hF588;
defparam \processador|alu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneii_lcell_comb \processador|alu|ShiftRight0~13 (
// Equation(s):
// \processador|alu|ShiftRight0~13_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [13])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [12])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [13]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [12]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~13 .lut_mask = 16'hCFC0;
defparam \processador|alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneii_lcell_comb \processador|alu|ShiftRight0~12 (
// Equation(s):
// \processador|alu|ShiftRight0~12_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [15]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [14]))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [14]),
	.datac(\processador|A_reg|R_output [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~12 .lut_mask = 16'hE4E4;
defparam \processador|alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N24
cycloneii_lcell_comb \processador|alu|ShiftRight0~36 (
// Equation(s):
// \processador|alu|ShiftRight0~36_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~12_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~13_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~13_combout ),
	.datad(\processador|alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~36 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N30
cycloneii_lcell_comb \processador|alu|Mux12~2 (
// Equation(s):
// \processador|alu|Mux12~2_combout  = (!\processador|BusWires [2] & (\processador|alu|Mux7~3_combout  & (!\processador|BusWires [3] & \processador|alu|ShiftRight0~36_combout )))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|alu|Mux7~3_combout ),
	.datac(\processador|BusWires [3]),
	.datad(\processador|alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~2 .lut_mask = 16'h0400;
defparam \processador|alu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N0
cycloneii_lcell_comb \processador|alu|Mux12~3 (
// Equation(s):
// \processador|alu|Mux12~3_combout  = (\processador|alu|Mux7~2_combout  & (!\processador|alu|Mux3~0_combout )) # (!\processador|alu|Mux7~2_combout  & ((\processador|alu|Mux3~0_combout  & (\processador|alu|Mux12~2_combout )) # 
// (!\processador|alu|Mux3~0_combout  & ((\processador|alu|Add0~39_combout )))))

	.dataa(\processador|alu|Mux7~2_combout ),
	.datab(\processador|alu|Mux3~0_combout ),
	.datac(\processador|alu|Mux12~2_combout ),
	.datad(\processador|alu|Add0~39_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~3 .lut_mask = 16'h7362;
defparam \processador|alu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N20
cycloneii_lcell_comb \processador|alu|Mux12 (
// Equation(s):
// \processador|alu|Mux12~combout  = (\processador|alu|Mux13~8_combout  & ((\processador|alu|Mux12~3_combout  & (\processador|alu|ALU_output~6_combout )) # (!\processador|alu|Mux12~3_combout  & ((\processador|alu|Mux12~1_combout ))))) # 
// (!\processador|alu|Mux13~8_combout  & (((\processador|alu|Mux12~3_combout ))))

	.dataa(\processador|alu|Mux13~8_combout ),
	.datab(\processador|alu|ALU_output~6_combout ),
	.datac(\processador|alu|Mux12~1_combout ),
	.datad(\processador|alu|Mux12~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12 .lut_mask = 16'hDDA0;
defparam \processador|alu|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N2
cycloneii_lcell_comb \processador|alu|ALU_output[12] (
// Equation(s):
// \processador|alu|ALU_output [12] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [12])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux12~combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [12]),
	.datac(\processador|alu|Mux12~combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [12]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[12] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N3
cycloneii_lcell_ff \processador|G_reg|R_output[12] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [12]));

// Location: LCCOMB_X48_Y17_N18
cycloneii_lcell_comb \processador|alu|Mux14~7 (
// Equation(s):
// \processador|alu|Mux14~7_combout  = (!\processador|CU|ALUOp [2] & (((!\processador|alu|ShiftLeft0~12_combout ) # (!\processador|CU|ALUOp [0])) # (!\processador|CU|ALUOp [1])))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~7 .lut_mask = 16'h1333;
defparam \processador|alu|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneii_lcell_comb \processador|alu|ShiftLeft0~18 (
// Equation(s):
// \processador|alu|ShiftLeft0~18_combout  = (!\processador|BusWires [2] & !\processador|BusWires [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [2]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~18 .lut_mask = 16'h000F;
defparam \processador|alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneii_lcell_comb \processador|alu|ShiftRight0~42 (
// Equation(s):
// \processador|alu|ShiftRight0~42_combout  = (\processador|alu|ShiftLeft0~18_combout  & ((\processador|BusWires [0] & (\processador|A_reg|R_output [15])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [14])))))

	.dataa(\processador|A_reg|R_output [15]),
	.datab(\processador|A_reg|R_output [14]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~42 .lut_mask = 16'hAC00;
defparam \processador|alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N28
cycloneii_lcell_comb \processador|alu|ShiftLeft0~16 (
// Equation(s):
// \processador|alu|ShiftLeft0~16_combout  = (!\processador|BusWires [0] & ((\processador|BusWires [1] & (\processador|A_reg|R_output [0])) # (!\processador|BusWires [1] & ((\processador|A_reg|R_output [2])))))

	.dataa(\processador|A_reg|R_output [0]),
	.datab(\processador|BusWires [0]),
	.datac(\processador|BusWires [1]),
	.datad(\processador|A_reg|R_output [2]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~16 .lut_mask = 16'h2320;
defparam \processador|alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N20
cycloneii_lcell_comb \processador|alu|ShiftLeft0~24 (
// Equation(s):
// \processador|alu|ShiftLeft0~24_combout  = (\processador|A_reg|R_output [1] & (!\processador|BusWires [1] & \processador|BusWires [0]))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [1]),
	.datac(\processador|BusWires [1]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~24 .lut_mask = 16'h0C00;
defparam \processador|alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N26
cycloneii_lcell_comb \processador|alu|ShiftLeft0~23 (
// Equation(s):
// \processador|alu|ShiftLeft0~23_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftLeft0~6_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~22_combout )))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|alu|ShiftLeft0~6_combout ),
	.datad(\processador|alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~23 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N0
cycloneii_lcell_comb \processador|alu|ShiftLeft0~25 (
// Equation(s):
// \processador|alu|ShiftLeft0~25_combout  = (\processador|BusWires [2] & ((\processador|alu|ShiftLeft0~16_combout ) # ((\processador|alu|ShiftLeft0~24_combout )))) # (!\processador|BusWires [2] & (((\processador|alu|ShiftLeft0~23_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|alu|ShiftLeft0~16_combout ),
	.datac(\processador|alu|ShiftLeft0~24_combout ),
	.datad(\processador|alu|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~25 .lut_mask = 16'hFDA8;
defparam \processador|alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N10
cycloneii_lcell_comb \processador|alu|Mux15~1 (
// Equation(s):
// \processador|alu|Mux15~1_combout  = (\processador|CU|ALUOp [1] & ((\processador|BusWires [3]) # (!\processador|CU|ALUOp [0])))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|CU|ALUOp [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~1 .lut_mask = 16'h8C8C;
defparam \processador|alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N26
cycloneii_lcell_comb \processador|alu|Mux15~2 (
// Equation(s):
// \processador|alu|Mux15~2_combout  = (\processador|BusWires [2]) # ((!\processador|BusWires [1] & \processador|BusWires [0]))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|BusWires [0]),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~2 .lut_mask = 16'hFF50;
defparam \processador|alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N4
cycloneii_lcell_comb \processador|alu|Mux14~2 (
// Equation(s):
// \processador|alu|Mux14~2_combout  = (\processador|alu|ShiftLeft0~18_combout  & (\processador|A_reg|R_output [14] & (!\processador|alu|Mux15~2_combout ))) # (!\processador|alu|ShiftLeft0~18_combout  & (((\processador|alu|Mux15~2_combout ) # 
// (\processador|alu|ShiftLeft0~39_combout ))))

	.dataa(\processador|alu|ShiftLeft0~18_combout ),
	.datab(\processador|A_reg|R_output [14]),
	.datac(\processador|alu|Mux15~2_combout ),
	.datad(\processador|alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~2 .lut_mask = 16'h5D58;
defparam \processador|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N12
cycloneii_lcell_comb \processador|alu|ShiftLeft0~36 (
// Equation(s):
// \processador|alu|ShiftLeft0~36_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftLeft0~30_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~35_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ShiftLeft0~30_combout ),
	.datac(\processador|BusWires [1]),
	.datad(\processador|alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~36 .lut_mask = 16'hCFC0;
defparam \processador|alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneii_lcell_comb \processador|alu|Mux14~3 (
// Equation(s):
// \processador|alu|Mux14~3_combout  = (\processador|alu|Mux14~2_combout  & (((\processador|alu|ShiftLeft0~36_combout ) # (!\processador|alu|Mux15~2_combout )))) # (!\processador|alu|Mux14~2_combout  & (\processador|A_reg|R_output [13] & 
// (\processador|alu|Mux15~2_combout )))

	.dataa(\processador|A_reg|R_output [13]),
	.datab(\processador|alu|Mux14~2_combout ),
	.datac(\processador|alu|Mux15~2_combout ),
	.datad(\processador|alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~3 .lut_mask = 16'hEC2C;
defparam \processador|alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N28
cycloneii_lcell_comb \processador|alu|Mux14~4 (
// Equation(s):
// \processador|alu|Mux14~4_combout  = (\processador|alu|Mux1~6_combout  & ((\processador|alu|Mux15~1_combout ) # ((\processador|alu|Mux14~3_combout )))) # (!\processador|alu|Mux1~6_combout  & (!\processador|alu|Mux15~1_combout  & 
// (\processador|alu|Add0~45_combout )))

	.dataa(\processador|alu|Mux1~6_combout ),
	.datab(\processador|alu|Mux15~1_combout ),
	.datac(\processador|alu|Add0~45_combout ),
	.datad(\processador|alu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~4 .lut_mask = 16'hBA98;
defparam \processador|alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N10
cycloneii_lcell_comb \processador|alu|Mux14~5 (
// Equation(s):
// \processador|alu|Mux14~5_combout  = (\processador|alu|Mux15~1_combout  & ((\processador|alu|Mux14~4_combout  & ((\processador|alu|ShiftLeft0~25_combout ))) # (!\processador|alu|Mux14~4_combout  & (\processador|alu|ALU_output~8_combout )))) # 
// (!\processador|alu|Mux15~1_combout  & (((\processador|alu|Mux14~4_combout ))))

	.dataa(\processador|alu|ALU_output~8_combout ),
	.datab(\processador|alu|ShiftLeft0~25_combout ),
	.datac(\processador|alu|Mux15~1_combout ),
	.datad(\processador|alu|Mux14~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~5 .lut_mask = 16'hCFA0;
defparam \processador|alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N0
cycloneii_lcell_comb \processador|alu|Mux14~6 (
// Equation(s):
// \processador|alu|Mux14~6_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|ShiftRight0~42_combout ) # ((\processador|alu|Mux14~7_combout  & \processador|alu|Mux14~5_combout )))) # (!\processador|alu|Mux11~0_combout  & 
// (\processador|alu|Mux14~7_combout  & ((\processador|alu|Mux14~5_combout ))))

	.dataa(\processador|alu|Mux11~0_combout ),
	.datab(\processador|alu|Mux14~7_combout ),
	.datac(\processador|alu|ShiftRight0~42_combout ),
	.datad(\processador|alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~6 .lut_mask = 16'hECA0;
defparam \processador|alu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N8
cycloneii_lcell_comb \processador|alu|ALU_output[14] (
// Equation(s):
// \processador|alu|ALU_output [14] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [14])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux14~6_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [14]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux14~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [14]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[14] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N9
cycloneii_lcell_ff \processador|G_reg|R_output[14] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [14]));

// Location: LCCOMB_X45_Y19_N8
cycloneii_lcell_comb \processador|CU|Equal0~3 (
// Equation(s):
// \processador|CU|Equal0~3_combout  = (!\processador|G_reg|R_output [15] & (!\processador|G_reg|R_output [13] & (!\processador|G_reg|R_output [12] & !\processador|G_reg|R_output [14])))

	.dataa(\processador|G_reg|R_output [15]),
	.datab(\processador|G_reg|R_output [13]),
	.datac(\processador|G_reg|R_output [12]),
	.datad(\processador|G_reg|R_output [14]),
	.cin(gnd),
	.combout(\processador|CU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~3 .lut_mask = 16'h0001;
defparam \processador|CU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
cycloneii_lcell_comb \processador|alu|ShiftRight0~20 (
// Equation(s):
// \processador|alu|ShiftRight0~20_combout  = (\processador|BusWires [2] & (!\processador|BusWires [1] & (!\processador|BusWires [0] & \processador|A_reg|R_output [15])))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [15]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~20 .lut_mask = 16'h0200;
defparam \processador|alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneii_lcell_comb \processador|alu|ShiftRight0~21 (
// Equation(s):
// \processador|alu|ShiftRight0~21_combout  = (\processador|BusWires [1] & ((\processador|BusWires [0] & (\processador|A_reg|R_output [14])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [13])))))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|A_reg|R_output [13]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~21 .lut_mask = 16'hC480;
defparam \processador|alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y17_N11
cycloneii_lcell_ff \processador|A_reg|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [11]));

// Location: LCCOMB_X47_Y17_N8
cycloneii_lcell_comb \processador|alu|ShiftRight0~22 (
// Equation(s):
// \processador|alu|ShiftRight0~22_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [12])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [11])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [12]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [11]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~22 .lut_mask = 16'hCFC0;
defparam \processador|alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
cycloneii_lcell_comb \processador|alu|ShiftRight0~23 (
// Equation(s):
// \processador|alu|ShiftRight0~23_combout  = (\processador|alu|ShiftRight0~21_combout ) # ((!\processador|BusWires [1] & \processador|alu|ShiftRight0~22_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~21_combout ),
	.datad(\processador|alu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~23 .lut_mask = 16'hF3F0;
defparam \processador|alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
cycloneii_lcell_comb \processador|alu|ShiftRight0~24 (
// Equation(s):
// \processador|alu|ShiftRight0~24_combout  = (\processador|alu|ShiftRight0~20_combout ) # ((!\processador|BusWires [2] & \processador|alu|ShiftRight0~23_combout ))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|alu|ShiftRight0~20_combout ),
	.datac(vcc),
	.datad(\processador|alu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~24 .lut_mask = 16'hDDCC;
defparam \processador|alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N16
cycloneii_lcell_comb \processador|alu|ShiftLeft0~28 (
// Equation(s):
// \processador|alu|ShiftLeft0~28_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~19_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~27_combout ))

	.dataa(\processador|alu|ShiftLeft0~27_combout ),
	.datab(\processador|BusWires [1]),
	.datac(vcc),
	.datad(\processador|alu|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~28 .lut_mask = 16'hEE22;
defparam \processador|alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N0
cycloneii_lcell_comb \processador|alu|ShiftLeft0~38 (
// Equation(s):
// \processador|alu|ShiftLeft0~38_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftLeft0~33_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~37_combout )))

	.dataa(\processador|alu|ShiftLeft0~33_combout ),
	.datab(vcc),
	.datac(\processador|alu|ShiftLeft0~37_combout ),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~38 .lut_mask = 16'hAAF0;
defparam \processador|alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
cycloneii_lcell_comb \processador|alu|ALU_output~5 (
// Equation(s):
// \processador|alu|ALU_output~5_combout  = (\processador|A_reg|R_output [11]) # (\processador|BusWires [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [11]),
	.datad(\processador|BusWires [11]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~5 .lut_mask = 16'hFFF0;
defparam \processador|alu|ALU_output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N14
cycloneii_lcell_comb \processador|alu|Mux11~1 (
// Equation(s):
// \processador|alu|Mux11~1_combout  = ((\processador|BusWires [3] & !\processador|alu|ShiftLeft0~12_combout )) # (!\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|BusWires [3]),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~1 .lut_mask = 16'h33F3;
defparam \processador|alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N12
cycloneii_lcell_comb \processador|alu|Mux11~2 (
// Equation(s):
// \processador|alu|Mux11~2_combout  = (\processador|CU|ALUOp [0] & ((\processador|BusWires [2]) # ((\processador|BusWires [3]) # (\processador|alu|ShiftLeft0~12_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|BusWires [3]),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~2 .lut_mask = 16'hCCC8;
defparam \processador|alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneii_lcell_comb \processador|alu|Mux11~3 (
// Equation(s):
// \processador|alu|Mux11~3_combout  = (\processador|alu|Mux11~1_combout  & ((\processador|alu|Mux11~2_combout  & (\processador|alu|ShiftLeft0~15_combout )) # (!\processador|alu|Mux11~2_combout  & ((\processador|alu|ALU_output~5_combout ))))) # 
// (!\processador|alu|Mux11~1_combout  & (((!\processador|alu|Mux11~2_combout ))))

	.dataa(\processador|alu|ShiftLeft0~15_combout ),
	.datab(\processador|alu|ALU_output~5_combout ),
	.datac(\processador|alu|Mux11~1_combout ),
	.datad(\processador|alu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~3 .lut_mask = 16'hA0CF;
defparam \processador|alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N24
cycloneii_lcell_comb \processador|alu|Mux11~4 (
// Equation(s):
// \processador|alu|Mux11~4_combout  = (\processador|alu|Mux1~2_combout  & ((\processador|alu|Mux11~3_combout  & ((\processador|alu|ShiftLeft0~38_combout ))) # (!\processador|alu|Mux11~3_combout  & (\processador|alu|ShiftLeft0~28_combout )))) # 
// (!\processador|alu|Mux1~2_combout  & (((\processador|alu|Mux11~3_combout ))))

	.dataa(\processador|alu|Mux1~2_combout ),
	.datab(\processador|alu|ShiftLeft0~28_combout ),
	.datac(\processador|alu|ShiftLeft0~38_combout ),
	.datad(\processador|alu|Mux11~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~4 .lut_mask = 16'hF588;
defparam \processador|alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N6
cycloneii_lcell_comb \processador|alu|Mux11~5 (
// Equation(s):
// \processador|alu|Mux11~5_combout  = (!\processador|CU|ALUOp [2] & ((\processador|CU|ALUOp [1] & ((\processador|alu|Mux11~4_combout ))) # (!\processador|CU|ALUOp [1] & (\processador|alu|Add0~36_combout ))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Add0~36_combout ),
	.datad(\processador|alu|Mux11~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~5 .lut_mask = 16'h5410;
defparam \processador|alu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N16
cycloneii_lcell_comb \processador|alu|Mux11~6 (
// Equation(s):
// \processador|alu|Mux11~6_combout  = (\processador|alu|Mux11~5_combout ) # ((\processador|alu|ShiftRight0~24_combout  & \processador|alu|Mux11~0_combout ))

	.dataa(vcc),
	.datab(\processador|alu|ShiftRight0~24_combout ),
	.datac(\processador|alu|Mux11~0_combout ),
	.datad(\processador|alu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~6 .lut_mask = 16'hFFC0;
defparam \processador|alu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N4
cycloneii_lcell_comb \processador|alu|ALU_output[11] (
// Equation(s):
// \processador|alu|ALU_output [11] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [11])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux11~6_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [11]),
	.datac(\processador|alu|Mux11~6_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [11]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[11] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y19_N5
cycloneii_lcell_ff \processador|G_reg|R_output[11] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [11]));

// Location: LCCOMB_X47_Y17_N16
cycloneii_lcell_comb \processador|alu|Mux1~2 (
// Equation(s):
// \processador|alu|Mux1~2_combout  = (\processador|CU|ALUOp [0] & (!\processador|BusWires [3] & !\processador|alu|ShiftLeft0~12_combout ))

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|BusWires [3]),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~2 .lut_mask = 16'h000C;
defparam \processador|alu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N6
cycloneii_lcell_comb \processador|alu|Mux15~0 (
// Equation(s):
// \processador|alu|Mux15~0_combout  = (!\processador|BusWires [1] & \processador|BusWires [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [1]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~0 .lut_mask = 16'h0F00;
defparam \processador|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N26
cycloneii_lcell_comb \processador|alu|ShiftLeft0~17 (
// Equation(s):
// \processador|alu|ShiftLeft0~17_combout  = (!\processador|BusWires [2] & ((\processador|alu|ShiftLeft0~16_combout ) # ((\processador|A_reg|R_output [1] & \processador|alu|Mux15~0_combout ))))

	.dataa(\processador|A_reg|R_output [1]),
	.datab(\processador|alu|ShiftLeft0~16_combout ),
	.datac(\processador|BusWires [2]),
	.datad(\processador|alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~17 .lut_mask = 16'h0E0C;
defparam \processador|alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N30
cycloneii_lcell_comb \processador|alu|Mux10~0 (
// Equation(s):
// \processador|alu|Mux10~0_combout  = (\processador|alu|Mux11~1_combout  & ((\processador|alu|Mux11~2_combout  & ((\processador|alu|ShiftLeft0~17_combout ))) # (!\processador|alu|Mux11~2_combout  & (\processador|alu|ALU_output~4_combout )))) # 
// (!\processador|alu|Mux11~1_combout  & (((!\processador|alu|Mux11~2_combout ))))

	.dataa(\processador|alu|ALU_output~4_combout ),
	.datab(\processador|alu|ShiftLeft0~17_combout ),
	.datac(\processador|alu|Mux11~1_combout ),
	.datad(\processador|alu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux10~0 .lut_mask = 16'hC0AF;
defparam \processador|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N14
cycloneii_lcell_comb \processador|alu|Mux10~1 (
// Equation(s):
// \processador|alu|Mux10~1_combout  = (\processador|alu|Mux1~2_combout  & ((\processador|alu|Mux10~0_combout  & ((\processador|alu|ShiftLeft0~36_combout ))) # (!\processador|alu|Mux10~0_combout  & (\processador|alu|ShiftLeft0~23_combout )))) # 
// (!\processador|alu|Mux1~2_combout  & (((\processador|alu|Mux10~0_combout ))))

	.dataa(\processador|alu|ShiftLeft0~23_combout ),
	.datab(\processador|alu|ShiftLeft0~36_combout ),
	.datac(\processador|alu|Mux1~2_combout ),
	.datad(\processador|alu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux10~1 .lut_mask = 16'hCFA0;
defparam \processador|alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N18
cycloneii_lcell_comb \processador|alu|Mux10~2 (
// Equation(s):
// \processador|alu|Mux10~2_combout  = (!\processador|CU|ALUOp [2] & ((\processador|CU|ALUOp [1] & (\processador|alu|Mux10~1_combout )) # (!\processador|CU|ALUOp [1] & ((\processador|alu|Add0~33_combout )))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Mux10~1_combout ),
	.datad(\processador|alu|Add0~33_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux10~2 .lut_mask = 16'h5140;
defparam \processador|alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N16
cycloneii_lcell_comb \processador|alu|Mux10~3 (
// Equation(s):
// \processador|alu|Mux10~3_combout  = (\processador|alu|Mux10~2_combout ) # ((\processador|alu|ShiftRight0~28_combout  & \processador|alu|Mux11~0_combout ))

	.dataa(\processador|alu|ShiftRight0~28_combout ),
	.datab(vcc),
	.datac(\processador|alu|Mux11~0_combout ),
	.datad(\processador|alu|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux10~3 .lut_mask = 16'hFFA0;
defparam \processador|alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N12
cycloneii_lcell_comb \processador|alu|ALU_output[10] (
// Equation(s):
// \processador|alu|ALU_output [10] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [10])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux10~3_combout )))

	.dataa(\processador|alu|ALU_output [10]),
	.datab(vcc),
	.datac(\processador|alu|Mux10~3_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [10]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[10] .lut_mask = 16'hAAF0;
defparam \processador|alu|ALU_output[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y16_N13
cycloneii_lcell_ff \processador|G_reg|R_output[10] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [10]));

// Location: LCCOMB_X48_Y21_N2
cycloneii_lcell_comb \processador|alu|ShiftRight0~15 (
// Equation(s):
// \processador|alu|ShiftRight0~15_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [10]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [9]))

	.dataa(\processador|A_reg|R_output [9]),
	.datab(\processador|BusWires [0]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [10]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~15 .lut_mask = 16'hEE22;
defparam \processador|alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N18
cycloneii_lcell_comb \processador|alu|ShiftRight0~30 (
// Equation(s):
// \processador|alu|ShiftRight0~30_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftRight0~22_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftRight0~15_combout )))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|alu|ShiftRight0~22_combout ),
	.datad(\processador|alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~30 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N16
cycloneii_lcell_comb \processador|alu|ShiftRight0~40 (
// Equation(s):
// \processador|alu|ShiftRight0~40_combout  = (\processador|BusWires [2] & (\processador|alu|ShiftRight0~41_combout )) # (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~30_combout )))

	.dataa(\processador|BusWires [2]),
	.datab(vcc),
	.datac(\processador|alu|ShiftRight0~41_combout ),
	.datad(\processador|alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~40 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N24
cycloneii_lcell_comb \processador|alu|ALU_output~3 (
// Equation(s):
// \processador|alu|ALU_output~3_combout  = (\processador|BusWires [9]) # (\processador|A_reg|R_output [9])

	.dataa(vcc),
	.datab(\processador|BusWires [9]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [9]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~3 .lut_mask = 16'hFFCC;
defparam \processador|alu|ALU_output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N10
cycloneii_lcell_comb \processador|alu|ShiftLeft0~41 (
// Equation(s):
// \processador|alu|ShiftLeft0~41_combout  = (\processador|alu|ShiftLeft0~18_combout  & ((\processador|BusWires [0] & (\processador|A_reg|R_output [0])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [1])))))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [0]),
	.datac(\processador|alu|ShiftLeft0~18_combout ),
	.datad(\processador|A_reg|R_output [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~41 .lut_mask = 16'hD080;
defparam \processador|alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N8
cycloneii_lcell_comb \processador|alu|Mux9~0 (
// Equation(s):
// \processador|alu|Mux9~0_combout  = (\processador|alu|Mux11~1_combout  & ((\processador|alu|Mux11~2_combout  & ((\processador|alu|ShiftLeft0~41_combout ))) # (!\processador|alu|Mux11~2_combout  & (\processador|alu|ALU_output~3_combout )))) # 
// (!\processador|alu|Mux11~1_combout  & (((!\processador|alu|Mux11~2_combout ))))

	.dataa(\processador|alu|Mux11~1_combout ),
	.datab(\processador|alu|ALU_output~3_combout ),
	.datac(\processador|alu|ShiftLeft0~41_combout ),
	.datad(\processador|alu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux9~0 .lut_mask = 16'hA0DD;
defparam \processador|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N12
cycloneii_lcell_comb \processador|alu|Mux9~1 (
// Equation(s):
// \processador|alu|Mux9~1_combout  = (\processador|alu|Mux1~2_combout  & ((\processador|alu|Mux9~0_combout  & (\processador|alu|ShiftLeft0~34_combout )) # (!\processador|alu|Mux9~0_combout  & ((\processador|alu|ShiftLeft0~20_combout ))))) # 
// (!\processador|alu|Mux1~2_combout  & (((\processador|alu|Mux9~0_combout ))))

	.dataa(\processador|alu|ShiftLeft0~34_combout ),
	.datab(\processador|alu|Mux1~2_combout ),
	.datac(\processador|alu|ShiftLeft0~20_combout ),
	.datad(\processador|alu|Mux9~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux9~1 .lut_mask = 16'hBBC0;
defparam \processador|alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N22
cycloneii_lcell_comb \processador|alu|Mux9~2 (
// Equation(s):
// \processador|alu|Mux9~2_combout  = (!\processador|CU|ALUOp [2] & ((\processador|CU|ALUOp [1] & ((\processador|alu|Mux9~1_combout ))) # (!\processador|CU|ALUOp [1] & (\processador|alu|Add0~30_combout ))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Add0~30_combout ),
	.datad(\processador|alu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux9~2 .lut_mask = 16'h3210;
defparam \processador|alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N14
cycloneii_lcell_comb \processador|alu|Mux9~3 (
// Equation(s):
// \processador|alu|Mux9~3_combout  = (\processador|alu|Mux9~2_combout ) # ((\processador|alu|Mux11~0_combout  & \processador|alu|ShiftRight0~40_combout ))

	.dataa(\processador|alu|Mux11~0_combout ),
	.datab(vcc),
	.datac(\processador|alu|ShiftRight0~40_combout ),
	.datad(\processador|alu|Mux9~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux9~3 .lut_mask = 16'hFFA0;
defparam \processador|alu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N20
cycloneii_lcell_comb \processador|alu|ALU_output[9] (
// Equation(s):
// \processador|alu|ALU_output [9] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [9])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux9~3_combout )))

	.dataa(\processador|alu|ALU_output [9]),
	.datab(vcc),
	.datac(\processador|alu|Mux9~3_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [9]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[9] .lut_mask = 16'hAAF0;
defparam \processador|alu|ALU_output[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N21
cycloneii_lcell_ff \processador|G_reg|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [9]));

// Location: LCCOMB_X45_Y19_N24
cycloneii_lcell_comb \processador|CU|Equal0~2 (
// Equation(s):
// \processador|CU|Equal0~2_combout  = (!\processador|G_reg|R_output [8] & (!\processador|G_reg|R_output [11] & (!\processador|G_reg|R_output [10] & !\processador|G_reg|R_output [9])))

	.dataa(\processador|G_reg|R_output [8]),
	.datab(\processador|G_reg|R_output [11]),
	.datac(\processador|G_reg|R_output [10]),
	.datad(\processador|G_reg|R_output [9]),
	.cin(gnd),
	.combout(\processador|CU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~2 .lut_mask = 16'h0001;
defparam \processador|CU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N24
cycloneii_lcell_comb \processador|alu|ALU_output~0 (
// Equation(s):
// \processador|alu|ALU_output~0_combout  = (\processador|BusWires [3]) # (\processador|A_reg|R_output [3])

	.dataa(vcc),
	.datab(\processador|BusWires [3]),
	.datac(\processador|A_reg|R_output [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~0 .lut_mask = 16'hFCFC;
defparam \processador|alu|ALU_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneii_lcell_comb \processador|alu|ShiftLeft0~15 (
// Equation(s):
// \processador|alu|ShiftLeft0~15_combout  = (!\processador|BusWires [2] & ((\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~13_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~14_combout ))))

	.dataa(\processador|alu|ShiftLeft0~14_combout ),
	.datab(\processador|BusWires [1]),
	.datac(\processador|BusWires [2]),
	.datad(\processador|alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~15 .lut_mask = 16'h0E02;
defparam \processador|alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N30
cycloneii_lcell_comb \processador|alu|ShiftRight0~18 (
// Equation(s):
// \processador|alu|ShiftRight0~18_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [6])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [5])))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [6]),
	.datad(\processador|A_reg|R_output [5]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~18 .lut_mask = 16'hF3C0;
defparam \processador|alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N0
cycloneii_lcell_comb \processador|alu|ShiftRight0~19 (
// Equation(s):
// \processador|alu|ShiftRight0~19_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [4]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [3]))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [3]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [4]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~19 .lut_mask = 16'hFC0C;
defparam \processador|alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N14
cycloneii_lcell_comb \processador|alu|Mux3~4 (
// Equation(s):
// \processador|alu|Mux3~4_combout  = (\processador|alu|Mux3~2_combout  & (((\processador|alu|Mux3~3_combout )))) # (!\processador|alu|Mux3~2_combout  & ((\processador|alu|Mux3~3_combout  & (\processador|alu|ShiftRight0~18_combout )) # 
// (!\processador|alu|Mux3~3_combout  & ((\processador|alu|ShiftRight0~19_combout )))))

	.dataa(\processador|alu|Mux3~2_combout ),
	.datab(\processador|alu|ShiftRight0~18_combout ),
	.datac(\processador|alu|ShiftRight0~19_combout ),
	.datad(\processador|alu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~4 .lut_mask = 16'hEE50;
defparam \processador|alu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cycloneii_lcell_comb \processador|alu|ShiftRight0~16 (
// Equation(s):
// \processador|alu|ShiftRight0~16_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [8]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [7]))

	.dataa(\processador|A_reg|R_output [7]),
	.datab(\processador|A_reg|R_output [8]),
	.datac(vcc),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~16 .lut_mask = 16'hCCAA;
defparam \processador|alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N22
cycloneii_lcell_comb \processador|alu|ShiftRight0~17 (
// Equation(s):
// \processador|alu|ShiftRight0~17_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~15_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~16_combout ))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|alu|ShiftRight0~16_combout ),
	.datad(\processador|alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~17 .lut_mask = 16'hFA50;
defparam \processador|alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N2
cycloneii_lcell_comb \processador|alu|Mux3~5 (
// Equation(s):
// \processador|alu|Mux3~5_combout  = (\processador|alu|Mux3~2_combout  & ((\processador|alu|Mux3~4_combout  & ((\processador|alu|ShiftRight0~24_combout ))) # (!\processador|alu|Mux3~4_combout  & (\processador|alu|ShiftRight0~17_combout )))) # 
// (!\processador|alu|Mux3~2_combout  & (\processador|alu|Mux3~4_combout ))

	.dataa(\processador|alu|Mux3~2_combout ),
	.datab(\processador|alu|Mux3~4_combout ),
	.datac(\processador|alu|ShiftRight0~17_combout ),
	.datad(\processador|alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~5 .lut_mask = 16'hEC64;
defparam \processador|alu|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N22
cycloneii_lcell_comb \processador|alu|Mux3~6 (
// Equation(s):
// \processador|alu|Mux3~6_combout  = (\processador|alu|Mux7~3_combout  & \processador|alu|Mux3~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|alu|Mux7~3_combout ),
	.datad(\processador|alu|Mux3~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~6 .lut_mask = 16'hF000;
defparam \processador|alu|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N26
cycloneii_lcell_comb \processador|alu|Mux3~7 (
// Equation(s):
// \processador|alu|Mux3~7_combout  = (\processador|alu|Mux7~2_combout  & (!\processador|alu|Mux3~0_combout )) # (!\processador|alu|Mux7~2_combout  & ((\processador|alu|Mux3~0_combout  & ((\processador|alu|Mux3~6_combout ))) # 
// (!\processador|alu|Mux3~0_combout  & (\processador|alu|Add0~13_combout ))))

	.dataa(\processador|alu|Mux7~2_combout ),
	.datab(\processador|alu|Mux3~0_combout ),
	.datac(\processador|alu|Add0~13_combout ),
	.datad(\processador|alu|Mux3~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~7 .lut_mask = 16'h7632;
defparam \processador|alu|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N6
cycloneii_lcell_comb \processador|alu|Mux3 (
// Equation(s):
// \processador|alu|Mux3~combout  = (\processador|alu|Mux3~1_combout  & ((\processador|alu|Mux3~7_combout  & (\processador|alu|ALU_output~0_combout )) # (!\processador|alu|Mux3~7_combout  & ((\processador|alu|ShiftLeft0~15_combout ))))) # 
// (!\processador|alu|Mux3~1_combout  & (((\processador|alu|Mux3~7_combout ))))

	.dataa(\processador|alu|Mux3~1_combout ),
	.datab(\processador|alu|ALU_output~0_combout ),
	.datac(\processador|alu|ShiftLeft0~15_combout ),
	.datad(\processador|alu|Mux3~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3 .lut_mask = 16'hDDA0;
defparam \processador|alu|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N28
cycloneii_lcell_comb \processador|alu|ALU_output[3] (
// Equation(s):
// \processador|alu|ALU_output [3] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [3])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux3~combout )))

	.dataa(\processador|alu|ALU_output [3]),
	.datab(vcc),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux3~combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [3]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[3] .lut_mask = 16'hAFA0;
defparam \processador|alu|ALU_output[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N29
cycloneii_lcell_ff \processador|G_reg|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [3]));

// Location: LCCOMB_X50_Y17_N10
cycloneii_lcell_comb \processador|alu|ShiftRight0~31 (
// Equation(s):
// \processador|alu|ShiftRight0~31_combout  = (\processador|BusWires [3] & ((\processador|BusWires [2] & (\processador|alu|ShiftRight0~41_combout )) # (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~30_combout )))))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|ShiftRight0~41_combout ),
	.datad(\processador|alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~31 .lut_mask = 16'hA280;
defparam \processador|alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N2
cycloneii_lcell_comb \processador|alu|Mux1~8 (
// Equation(s):
// \processador|alu|Mux1~8_combout  = (\processador|CU|ALUOp [2] & (\processador|CU|ALUOp [1] & (\processador|CU|ALUOp [0] & !\processador|alu|ShiftLeft0~12_combout )))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~8 .lut_mask = 16'h0080;
defparam \processador|alu|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N30
cycloneii_lcell_comb \processador|alu|Mux1~3 (
// Equation(s):
// \processador|alu|Mux1~3_combout  = (!\processador|CU|ALUOp [0] & ((\processador|BusWires [1]) # (\processador|A_reg|R_output [1])))

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|BusWires [1]),
	.datad(\processador|A_reg|R_output [1]),
	.cin(gnd),
	.combout(\processador|alu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~3 .lut_mask = 16'h3330;
defparam \processador|alu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N26
cycloneii_lcell_comb \processador|alu|Mux1~4 (
// Equation(s):
// \processador|alu|Mux1~4_combout  = (\processador|CU|ALUOp [1] & ((\processador|alu|Mux1~3_combout ) # ((\processador|alu|Mux1~2_combout  & \processador|alu|ShiftLeft0~41_combout ))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|alu|Mux1~3_combout ),
	.datac(\processador|alu|Mux1~2_combout ),
	.datad(\processador|alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~4 .lut_mask = 16'hA888;
defparam \processador|alu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N24
cycloneii_lcell_comb \processador|alu|Mux1~5 (
// Equation(s):
// \processador|alu|Mux1~5_combout  = (!\processador|CU|ALUOp [2] & ((\processador|alu|Mux1~4_combout ) # ((!\processador|CU|ALUOp [1] & \processador|alu|Add0~9_combout ))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Add0~9_combout ),
	.datad(\processador|alu|Mux1~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~5 .lut_mask = 16'h3310;
defparam \processador|alu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N8
cycloneii_lcell_comb \processador|alu|Mux1~7 (
// Equation(s):
// \processador|alu|Mux1~7_combout  = (\processador|alu|Mux1~5_combout ) # ((\processador|alu|Mux1~8_combout  & ((\processador|alu|ShiftRight0~35_combout ) # (\processador|alu|ShiftRight0~31_combout ))))

	.dataa(\processador|alu|ShiftRight0~35_combout ),
	.datab(\processador|alu|ShiftRight0~31_combout ),
	.datac(\processador|alu|Mux1~8_combout ),
	.datad(\processador|alu|Mux1~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~7 .lut_mask = 16'hFFE0;
defparam \processador|alu|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N4
cycloneii_lcell_comb \processador|alu|ALU_output[1] (
// Equation(s):
// \processador|alu|ALU_output [1] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [1])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux1~7_combout )))

	.dataa(\processador|alu|ALU_output [1]),
	.datab(vcc),
	.datac(\processador|alu|Mux1~7_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [1]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[1] .lut_mask = 16'hAAF0;
defparam \processador|alu|ALU_output[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y19_N5
cycloneii_lcell_ff \processador|G_reg|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [1]));

// Location: LCCOMB_X48_Y21_N14
cycloneii_lcell_comb \processador|alu|Mux4~2 (
// Equation(s):
// \processador|alu|Mux4~2_combout  = (!\processador|CU|ALUOp [0] & ((\processador|A_reg|R_output [4]) # (\processador|BusWires [4])))

	.dataa(\processador|CU|ALUOp [0]),
	.datab(\processador|A_reg|R_output [4]),
	.datac(vcc),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~2 .lut_mask = 16'h5544;
defparam \processador|alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cycloneii_lcell_comb \processador|alu|Mux4~3 (
// Equation(s):
// \processador|alu|Mux4~3_combout  = (\processador|alu|Mux7~2_combout  & ((\processador|alu|Mux4~2_combout ) # ((\processador|alu|ShiftLeft0~8_combout  & \processador|alu|Mux1~2_combout ))))

	.dataa(\processador|alu|Mux7~2_combout ),
	.datab(\processador|alu|Mux4~2_combout ),
	.datac(\processador|alu|ShiftLeft0~8_combout ),
	.datad(\processador|alu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~3 .lut_mask = 16'hA888;
defparam \processador|alu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N8
cycloneii_lcell_comb \processador|alu|ShiftRight0~7 (
// Equation(s):
// \processador|alu|ShiftRight0~7_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [9]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [8]))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [8]),
	.datad(\processador|A_reg|R_output [9]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~7 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N18
cycloneii_lcell_comb \processador|alu|ShiftRight0~6 (
// Equation(s):
// \processador|alu|ShiftRight0~6_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [11]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [10]))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [10]),
	.datad(\processador|A_reg|R_output [11]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~6 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N30
cycloneii_lcell_comb \processador|alu|ShiftRight0~8 (
// Equation(s):
// \processador|alu|ShiftRight0~8_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~6_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~7_combout ))

	.dataa(vcc),
	.datab(\processador|alu|ShiftRight0~7_combout ),
	.datac(\processador|BusWires [1]),
	.datad(\processador|alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~8 .lut_mask = 16'hFC0C;
defparam \processador|alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneii_lcell_comb \processador|alu|ShiftRight0~14 (
// Equation(s):
// \processador|alu|ShiftRight0~14_combout  = (!\processador|BusWires [2] & ((\processador|BusWires [1] & (\processador|alu|ShiftRight0~12_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftRight0~13_combout )))))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|alu|ShiftRight0~12_combout ),
	.datac(\processador|alu|ShiftRight0~13_combout ),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~14 .lut_mask = 16'h00D8;
defparam \processador|alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N0
cycloneii_lcell_comb \processador|alu|Mux7~4 (
// Equation(s):
// \processador|alu|Mux7~4_combout  = ((\processador|BusWires [3] & \processador|alu|Mux7~3_combout )) # (!\processador|CU|ALUOp [2])

	.dataa(\processador|BusWires [3]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(vcc),
	.datad(\processador|alu|Mux7~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~4 .lut_mask = 16'hBB33;
defparam \processador|alu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N2
cycloneii_lcell_comb \processador|alu|Mux7~5 (
// Equation(s):
// \processador|alu|Mux7~5_combout  = (\processador|CU|ALUOp [2] & ((\processador|BusWires [3]) # ((\processador|BusWires [2]) # (!\processador|alu|Mux7~3_combout ))))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Mux7~3_combout ),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~5 .lut_mask = 16'hCC8C;
defparam \processador|alu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N10
cycloneii_lcell_comb \processador|alu|Mux4~4 (
// Equation(s):
// \processador|alu|Mux4~4_combout  = (\processador|alu|Mux7~4_combout  & ((\processador|alu|Mux7~5_combout  & ((\processador|alu|ShiftRight0~14_combout ))) # (!\processador|alu|Mux7~5_combout  & (\processador|alu|Add0~15_combout )))) # 
// (!\processador|alu|Mux7~4_combout  & (((!\processador|alu|Mux7~5_combout ))))

	.dataa(\processador|alu|Add0~15_combout ),
	.datab(\processador|alu|ShiftRight0~14_combout ),
	.datac(\processador|alu|Mux7~4_combout ),
	.datad(\processador|alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~4 .lut_mask = 16'hC0AF;
defparam \processador|alu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N2
cycloneii_lcell_comb \processador|alu|Mux4~5 (
// Equation(s):
// \processador|alu|Mux4~5_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|Mux4~4_combout  & (\processador|alu|ShiftRight0~11_combout )) # (!\processador|alu|Mux4~4_combout  & ((\processador|alu|ShiftRight0~8_combout ))))) # 
// (!\processador|alu|Mux11~0_combout  & (((\processador|alu|Mux4~4_combout ))))

	.dataa(\processador|alu|ShiftRight0~11_combout ),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~8_combout ),
	.datad(\processador|alu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~5 .lut_mask = 16'hBBC0;
defparam \processador|alu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N4
cycloneii_lcell_comb \processador|alu|Mux4~6 (
// Equation(s):
// \processador|alu|Mux4~6_combout  = (\processador|alu|Mux4~3_combout ) # ((\processador|alu|Mux4~5_combout  & ((\processador|CU|ALUOp [2]) # (!\processador|CU|ALUOp [1]))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Mux4~3_combout ),
	.datad(\processador|alu|Mux4~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~6 .lut_mask = 16'hFBF0;
defparam \processador|alu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N8
cycloneii_lcell_comb \processador|alu|ALU_output[4] (
// Equation(s):
// \processador|alu|ALU_output [4] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [4])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux4~6_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [4]),
	.datac(\processador|alu|Mux4~6_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [4]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[4] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y18_N9
cycloneii_lcell_ff \processador|G_reg|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [4]));

// Location: LCCOMB_X50_Y19_N16
cycloneii_lcell_comb \processador|CU|Equal0~0 (
// Equation(s):
// \processador|CU|Equal0~0_combout  = (!\processador|G_reg|R_output [2] & (!\processador|G_reg|R_output [3] & (!\processador|G_reg|R_output [1] & !\processador|G_reg|R_output [4])))

	.dataa(\processador|G_reg|R_output [2]),
	.datab(\processador|G_reg|R_output [3]),
	.datac(\processador|G_reg|R_output [1]),
	.datad(\processador|G_reg|R_output [4]),
	.cin(gnd),
	.combout(\processador|CU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~0 .lut_mask = 16'h0001;
defparam \processador|CU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneii_lcell_comb \processador|CU|Equal0~4 (
// Equation(s):
// \processador|CU|Equal0~4_combout  = (\processador|CU|Equal0~1_combout  & (\processador|CU|Equal0~3_combout  & (\processador|CU|Equal0~2_combout  & \processador|CU|Equal0~0_combout )))

	.dataa(\processador|CU|Equal0~1_combout ),
	.datab(\processador|CU|Equal0~3_combout ),
	.datac(\processador|CU|Equal0~2_combout ),
	.datad(\processador|CU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~4 .lut_mask = 16'h8000;
defparam \processador|CU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneii_lcell_comb \processador|CU|Mux16~0 (
// Equation(s):
// \processador|CU|Mux16~0_combout  = (!\processador|C|Counter [2] & ((\processador|CU|Equal2~1_combout ) # ((\processador|CU|Equal2~2_combout  & !\processador|CU|Equal0~4_combout ))))

	.dataa(\processador|CU|Equal2~1_combout ),
	.datab(\processador|C|Counter [2]),
	.datac(\processador|CU|Equal2~2_combout ),
	.datad(\processador|CU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux16~0 .lut_mask = 16'h2232;
defparam \processador|CU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
cycloneii_lcell_comb \processador|CU|Mux15~0 (
// Equation(s):
// \processador|CU|Mux15~0_combout  = (\processador|CU|Mux16~0_combout ) # ((\processador|C|Counter [2] & ((\processador|CU|Equal2~3_combout ) # (!\processador|C|Counter [1]))))

	.dataa(\processador|C|Counter [1]),
	.datab(\processador|C|Counter [2]),
	.datac(\processador|CU|Equal2~3_combout ),
	.datad(\processador|CU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux15~0 .lut_mask = 16'hFFC4;
defparam \processador|CU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N22
cycloneii_lcell_comb \processador|CU|Mux11~1 (
// Equation(s):
// \processador|CU|Mux11~1_combout  = (\processador|CU|Mux17~0_combout  & ((\processador|CU|Mux11~0_combout ) # ((\processador|X|Decoder0~7_combout  & \processador|CU|Mux15~0_combout ))))

	.dataa(\processador|CU|Mux11~0_combout ),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|X|Decoder0~7_combout ),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux11~1 .lut_mask = 16'hC888;
defparam \processador|CU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N13
cycloneii_lcell_ff \processador|R6|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [13]));

// Location: LCFF_X46_Y19_N23
cycloneii_lcell_ff \processador|R1|R_output[13] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [13]));

// Location: LCCOMB_X46_Y19_N22
cycloneii_lcell_comb \processador|Selector13~4 (
// Equation(s):
// \processador|Selector13~4_combout  = (\processador|R0|R_output [13] & ((\processador|Equal2~3_combout ) # ((\processador|R1|R_output [13] & \processador|Equal3~2_combout )))) # (!\processador|R0|R_output [13] & (((\processador|R1|R_output [13] & 
// \processador|Equal3~2_combout ))))

	.dataa(\processador|R0|R_output [13]),
	.datab(\processador|Equal2~3_combout ),
	.datac(\processador|R1|R_output [13]),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~4 .lut_mask = 16'hF888;
defparam \processador|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneii_lcell_comb \processador|Selector13~5 (
// Equation(s):
// \processador|Selector13~5_combout  = (\processador|Selector13~3_combout ) # ((\processador|Selector13~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [13])))

	.dataa(\processador|Selector13~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [13]),
	.datad(\processador|Selector13~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneii_lcell_comb \processador|Selector13~6 (
// Equation(s):
// \processador|Selector13~6_combout  = (\processador|Selector13~0_combout ) # ((\processador|Selector13~1_combout ) # ((\processador|Selector13~2_combout ) # (\processador|Selector13~5_combout )))

	.dataa(\processador|Selector13~0_combout ),
	.datab(\processador|Selector13~1_combout ),
	.datac(\processador|Selector13~2_combout ),
	.datad(\processador|Selector13~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneii_lcell_comb \processador|BusWires[13] (
// Equation(s):
// \processador|BusWires [13] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector13~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [13]))

	.dataa(\processador|BusWires [13]),
	.datab(vcc),
	.datac(\processador|Selector13~6_combout ),
	.datad(\processador|WideNor0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|BusWires [13]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[13] .lut_mask = 16'hF0AA;
defparam \processador|BusWires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N20
cycloneii_lcell_comb \processador|alu|ShiftLeft0~11 (
// Equation(s):
// \processador|alu|ShiftLeft0~11_combout  = (\processador|BusWires [12]) # ((\processador|BusWires [13]) # ((\processador|BusWires [15]) # (\processador|BusWires [14])))

	.dataa(\processador|BusWires [12]),
	.datab(\processador|BusWires [13]),
	.datac(\processador|BusWires [15]),
	.datad(\processador|BusWires [14]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~11 .lut_mask = 16'hFFFE;
defparam \processador|alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N22
cycloneii_lcell_comb \processador|alu|ShiftLeft0~12 (
// Equation(s):
// \processador|alu|ShiftLeft0~12_combout  = (\processador|alu|ShiftLeft0~9_combout ) # ((\processador|alu|ShiftLeft0~11_combout ) # (\processador|alu|ShiftLeft0~10_combout ))

	.dataa(vcc),
	.datab(\processador|alu|ShiftLeft0~9_combout ),
	.datac(\processador|alu|ShiftLeft0~11_combout ),
	.datad(\processador|alu|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~12 .lut_mask = 16'hFFFC;
defparam \processador|alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N26
cycloneii_lcell_comb \processador|alu|Mux11~0 (
// Equation(s):
// \processador|alu|Mux11~0_combout  = (!\processador|BusWires [3] & (\processador|CU|ALUOp [1] & (\processador|CU|ALUOp [2] & !\processador|alu|ShiftLeft0~12_combout )))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|CU|ALUOp [2]),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~0 .lut_mask = 16'h0040;
defparam \processador|alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N10
cycloneii_lcell_comb \processador|alu|ALU_output~2 (
// Equation(s):
// \processador|alu|ALU_output~2_combout  = (\processador|A_reg|R_output [8]) # (\processador|BusWires [8])

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [8]),
	.datac(vcc),
	.datad(\processador|BusWires [8]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~2 .lut_mask = 16'hFFCC;
defparam \processador|alu|ALU_output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N18
cycloneii_lcell_comb \processador|alu|Mux8~0 (
// Equation(s):
// \processador|alu|Mux8~0_combout  = (\processador|alu|Mux11~1_combout  & ((\processador|alu|Mux11~2_combout  & (\processador|alu|ShiftLeft0~32_combout )) # (!\processador|alu|Mux11~2_combout  & ((\processador|alu|ALU_output~2_combout ))))) # 
// (!\processador|alu|Mux11~1_combout  & (((!\processador|alu|Mux11~2_combout ))))

	.dataa(\processador|alu|ShiftLeft0~32_combout ),
	.datab(\processador|alu|ALU_output~2_combout ),
	.datac(\processador|alu|Mux11~1_combout ),
	.datad(\processador|alu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~0 .lut_mask = 16'hA0CF;
defparam \processador|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N6
cycloneii_lcell_comb \processador|alu|Mux8~1 (
// Equation(s):
// \processador|alu|Mux8~1_combout  = (\processador|alu|Mux8~0_combout  & ((\processador|alu|ShiftLeft0~31_combout ) # ((!\processador|alu|Mux1~2_combout )))) # (!\processador|alu|Mux8~0_combout  & (((\processador|alu|Mux1~2_combout  & 
// \processador|alu|ShiftLeft0~7_combout ))))

	.dataa(\processador|alu|ShiftLeft0~31_combout ),
	.datab(\processador|alu|Mux8~0_combout ),
	.datac(\processador|alu|Mux1~2_combout ),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~1 .lut_mask = 16'hBC8C;
defparam \processador|alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N14
cycloneii_lcell_comb \processador|alu|Mux8~2 (
// Equation(s):
// \processador|alu|Mux8~2_combout  = (!\processador|CU|ALUOp [2] & ((\processador|CU|ALUOp [1] & (\processador|alu|Mux8~1_combout )) # (!\processador|CU|ALUOp [1] & ((\processador|alu|Add0~27_combout )))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Mux8~1_combout ),
	.datad(\processador|alu|Add0~27_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~2 .lut_mask = 16'h3120;
defparam \processador|alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N18
cycloneii_lcell_comb \processador|alu|ShiftRight0~37 (
// Equation(s):
// \processador|alu|ShiftRight0~37_combout  = (\processador|BusWires [2] & (\processador|alu|ShiftRight0~36_combout )) # (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~8_combout )))

	.dataa(\processador|BusWires [2]),
	.datab(vcc),
	.datac(\processador|alu|ShiftRight0~36_combout ),
	.datad(\processador|alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~37 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N26
cycloneii_lcell_comb \processador|alu|Mux8~3 (
// Equation(s):
// \processador|alu|Mux8~3_combout  = (\processador|alu|Mux8~2_combout ) # ((\processador|alu|Mux11~0_combout  & \processador|alu|ShiftRight0~37_combout ))

	.dataa(vcc),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|Mux8~2_combout ),
	.datad(\processador|alu|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~3 .lut_mask = 16'hFCF0;
defparam \processador|alu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N2
cycloneii_lcell_comb \processador|alu|ALU_output[8] (
// Equation(s):
// \processador|alu|ALU_output [8] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [8])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux8~3_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [8]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [8]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[8] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N3
cycloneii_lcell_ff \processador|G_reg|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(\processador|alu|ALU_output [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [8]));

// Location: LCCOMB_X43_Y18_N24
cycloneii_lcell_comb \processador|Selector8~3 (
// Equation(s):
// \processador|Selector8~3_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [8] & ((\processador|CU|DINout~3_combout ) # ((\processador|G_reg|R_output [8] & \processador|CU|Mux17~3_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [8] & (\processador|G_reg|R_output [8] & (\processador|CU|Mux17~3_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [8]),
	.datab(\processador|G_reg|R_output [8]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~3 .lut_mask = 16'hEAC0;
defparam \processador|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N20
cycloneii_lcell_comb \processador|R1|R_output[8]~feeder (
// Equation(s):
// \processador|R1|R_output[8]~feeder_combout  = \processador|BusWires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [8]),
	.cin(gnd),
	.combout(\processador|R1|R_output[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N21
cycloneii_lcell_ff \processador|R1|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R1|R_output[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [8]));

// Location: LCFF_X46_Y21_N21
cycloneii_lcell_ff \processador|R0|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [8]));

// Location: LCCOMB_X46_Y21_N20
cycloneii_lcell_comb \processador|Selector8~4 (
// Equation(s):
// \processador|Selector8~4_combout  = (\processador|Equal3~2_combout  & ((\processador|R1|R_output [8]) # ((\processador|R0|R_output [8] & \processador|Equal2~3_combout )))) # (!\processador|Equal3~2_combout  & (((\processador|R0|R_output [8] & 
// \processador|Equal2~3_combout ))))

	.dataa(\processador|Equal3~2_combout ),
	.datab(\processador|R1|R_output [8]),
	.datac(\processador|R0|R_output [8]),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~4 .lut_mask = 16'hF888;
defparam \processador|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
cycloneii_lcell_comb \processador|Selector8~5 (
// Equation(s):
// \processador|Selector8~5_combout  = (\processador|Selector8~3_combout ) # ((\processador|Selector8~4_combout ) # ((\processador|R6|R_output [8] & \processador|Equal8~1_combout )))

	.dataa(\processador|R6|R_output [8]),
	.datab(\processador|Selector8~3_combout ),
	.datac(\processador|Equal8~1_combout ),
	.datad(\processador|Selector8~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N25
cycloneii_lcell_ff \processador|R2|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [8]));

// Location: LCCOMB_X45_Y17_N24
cycloneii_lcell_comb \processador|Selector8~2 (
// Equation(s):
// \processador|Selector8~2_combout  = (\processador|R3|R_output [8] & ((\processador|Equal5~0_combout ) # ((\processador|R2|R_output [8] & \processador|Equal4~0_combout )))) # (!\processador|R3|R_output [8] & (((\processador|R2|R_output [8] & 
// \processador|Equal4~0_combout ))))

	.dataa(\processador|R3|R_output [8]),
	.datab(\processador|Equal5~0_combout ),
	.datac(\processador|R2|R_output [8]),
	.datad(\processador|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~2 .lut_mask = 16'hF888;
defparam \processador|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
cycloneii_lcell_comb \processador|Selector8~6 (
// Equation(s):
// \processador|Selector8~6_combout  = (\processador|Selector8~0_combout ) # ((\processador|Selector8~1_combout ) # ((\processador|Selector8~5_combout ) # (\processador|Selector8~2_combout )))

	.dataa(\processador|Selector8~0_combout ),
	.datab(\processador|Selector8~1_combout ),
	.datac(\processador|Selector8~5_combout ),
	.datad(\processador|Selector8~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N14
cycloneii_lcell_comb \processador|BusWires[8] (
// Equation(s):
// \processador|BusWires [8] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector8~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [8]))

	.dataa(vcc),
	.datab(\processador|BusWires [8]),
	.datac(\processador|WideNor0~2clkctrl_outclk ),
	.datad(\processador|Selector8~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [8]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[8] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N15
cycloneii_lcell_ff \processador|reg_dout|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [8]));

// Location: LCCOMB_X47_Y20_N20
cycloneii_lcell_comb \processador|X|Decoder0~5 (
// Equation(s):
// \processador|X|Decoder0~5_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [3] & (!\mem_data|altsyncram_component|auto_generated|q_a [4] & \mem_data|altsyncram_component|auto_generated|q_a [5]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~5 .lut_mask = 16'h0300;
defparam \processador|X|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
cycloneii_lcell_comb \processador|CU|Mux13~1 (
// Equation(s):
// \processador|CU|Mux13~1_combout  = (\processador|CU|Mux17~0_combout  & ((\processador|CU|Mux13~0_combout ) # ((\processador|X|Decoder0~5_combout  & \processador|CU|Mux15~0_combout ))))

	.dataa(\processador|CU|Mux13~0_combout ),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|X|Decoder0~5_combout ),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux13~1 .lut_mask = 16'hC888;
defparam \processador|CU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N11
cycloneii_lcell_ff \processador|R4|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [7]));

// Location: LCCOMB_X44_Y19_N30
cycloneii_lcell_comb \processador|R7|PC_output~4 (
// Equation(s):
// \processador|R7|PC_output~4_combout  = (\processador|R7|Add0~4_combout  & (!\SW~combout [17] & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\processador|R7|Add0~4_combout ),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\processador|R7|PC_output~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~4 .lut_mask = 16'h002A;
defparam \processador|R7|PC_output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N31
cycloneii_lcell_ff \processador|R7|PC_output[2] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [2]));

// Location: LCCOMB_X44_Y21_N16
cycloneii_lcell_comb \processador|R7|PC_output~2 (
// Equation(s):
// \processador|R7|PC_output~2_combout  = (!\SW~combout [17] & (((\processador|CU|Mux17~0_combout  & \processador|CU|Mux10~2_combout )) # (!\processador|R7|Add0~2_combout )))

	.dataa(\processador|R7|Add0~2_combout ),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\SW~combout [17]),
	.datad(\processador|CU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~2 .lut_mask = 16'h0D05;
defparam \processador|R7|PC_output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N17
cycloneii_lcell_ff \processador|R7|PC_output[1] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [1]));

// Location: LCCOMB_X44_Y22_N0
cycloneii_lcell_comb \processador|R7|Add0~0 (
// Equation(s):
// \processador|R7|Add0~0_combout  = \processador|R7|PC_output [0] $ (VCC)
// \processador|R7|Add0~1  = CARRY(\processador|R7|PC_output [0])

	.dataa(\processador|R7|PC_output [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|R7|Add0~0_combout ),
	.cout(\processador|R7|Add0~1 ));
// synopsys translate_off
defparam \processador|R7|Add0~0 .lut_mask = 16'h55AA;
defparam \processador|R7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
cycloneii_lcell_comb \processador|R7|Add0~6 (
// Equation(s):
// \processador|R7|Add0~6_combout  = (\processador|R7|PC_output [3] & ((\processador|R7|Add0~5 ) # (GND))) # (!\processador|R7|PC_output [3] & (!\processador|R7|Add0~5 ))
// \processador|R7|Add0~7  = CARRY((\processador|R7|PC_output [3]) # (!\processador|R7|Add0~5 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~5 ),
	.combout(\processador|R7|Add0~6_combout ),
	.cout(\processador|R7|Add0~7 ));
// synopsys translate_off
defparam \processador|R7|Add0~6 .lut_mask = 16'hC3CF;
defparam \processador|R7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneii_lcell_comb \processador|R7|PC_output~5 (
// Equation(s):
// \processador|R7|PC_output~5_combout  = (!\SW~combout [17] & (((\processador|CU|Mux17~0_combout  & \processador|CU|Mux10~2_combout )) # (!\processador|R7|Add0~6_combout )))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\processador|R7|Add0~6_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~5 .lut_mask = 16'h4055;
defparam \processador|R7|PC_output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N23
cycloneii_lcell_ff \processador|R7|PC_output[3] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [3]));

// Location: LCCOMB_X44_Y22_N8
cycloneii_lcell_comb \processador|R7|Add0~8 (
// Equation(s):
// \processador|R7|Add0~8_combout  = (\processador|R7|PC_output [4] & (\processador|R7|Add0~7  $ (GND))) # (!\processador|R7|PC_output [4] & (!\processador|R7|Add0~7  & VCC))
// \processador|R7|Add0~9  = CARRY((\processador|R7|PC_output [4] & !\processador|R7|Add0~7 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~7 ),
	.combout(\processador|R7|Add0~8_combout ),
	.cout(\processador|R7|Add0~9 ));
// synopsys translate_off
defparam \processador|R7|Add0~8 .lut_mask = 16'hC30C;
defparam \processador|R7|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneii_lcell_comb \processador|R7|PC_output~6 (
// Equation(s):
// \processador|R7|PC_output~6_combout  = (!\SW~combout [17] & (\processador|R7|Add0~8_combout  & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\processador|R7|Add0~8_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~6 .lut_mask = 16'h1500;
defparam \processador|R7|PC_output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N29
cycloneii_lcell_ff \processador|R7|PC_output[4] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [4]));

// Location: LCCOMB_X44_Y22_N10
cycloneii_lcell_comb \processador|R7|Add0~10 (
// Equation(s):
// \processador|R7|Add0~10_combout  = (\processador|R7|PC_output [5] & (!\processador|R7|Add0~9 )) # (!\processador|R7|PC_output [5] & ((\processador|R7|Add0~9 ) # (GND)))
// \processador|R7|Add0~11  = CARRY((!\processador|R7|Add0~9 ) # (!\processador|R7|PC_output [5]))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~9 ),
	.combout(\processador|R7|Add0~10_combout ),
	.cout(\processador|R7|Add0~11 ));
// synopsys translate_off
defparam \processador|R7|Add0~10 .lut_mask = 16'h3C3F;
defparam \processador|R7|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
cycloneii_lcell_comb \processador|R7|PC_output~7 (
// Equation(s):
// \processador|R7|PC_output~7_combout  = (\processador|R7|Add0~10_combout  & (!\SW~combout [17] & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\processador|CU|Mux17~0_combout ),
	.datab(\processador|R7|Add0~10_combout ),
	.datac(\SW~combout [17]),
	.datad(\processador|CU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~7 .lut_mask = 16'h040C;
defparam \processador|R7|PC_output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N15
cycloneii_lcell_ff \processador|R7|PC_output[5] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [5]));

// Location: LCCOMB_X44_Y22_N12
cycloneii_lcell_comb \processador|R7|Add0~12 (
// Equation(s):
// \processador|R7|Add0~12_combout  = (\processador|R7|PC_output [6] & (\processador|R7|Add0~11  $ (GND))) # (!\processador|R7|PC_output [6] & (!\processador|R7|Add0~11  & VCC))
// \processador|R7|Add0~13  = CARRY((\processador|R7|PC_output [6] & !\processador|R7|Add0~11 ))

	.dataa(\processador|R7|PC_output [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~11 ),
	.combout(\processador|R7|Add0~12_combout ),
	.cout(\processador|R7|Add0~13 ));
// synopsys translate_off
defparam \processador|R7|Add0~12 .lut_mask = 16'hA50A;
defparam \processador|R7|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneii_lcell_comb \processador|R7|PC_output~9 (
// Equation(s):
// \processador|R7|PC_output~9_combout  = (!\SW~combout [17] & (\processador|R7|Add0~14_combout  & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\processador|R7|Add0~14_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~9 .lut_mask = 16'h1500;
defparam \processador|R7|PC_output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N21
cycloneii_lcell_ff \processador|R7|PC_output[7] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [7]));

// Location: LCCOMB_X45_Y21_N10
cycloneii_lcell_comb \processador|Selector7~1 (
// Equation(s):
// \processador|Selector7~1_combout  = (\processador|Equal6~5_combout  & ((\processador|R4|R_output [7]) # ((\processador|Equal9~1_combout  & \processador|R7|PC_output [7])))) # (!\processador|Equal6~5_combout  & (\processador|Equal9~1_combout  & 
// ((\processador|R7|PC_output [7]))))

	.dataa(\processador|Equal6~5_combout ),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [7]),
	.datad(\processador|R7|PC_output [7]),
	.cin(gnd),
	.combout(\processador|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~1 .lut_mask = 16'hECA0;
defparam \processador|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N5
cycloneii_lcell_ff \processador|R6|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [7]));

// Location: LCCOMB_X47_Y23_N14
cycloneii_lcell_comb \processador|R0|R_output[7]~feeder (
// Equation(s):
// \processador|R0|R_output[7]~feeder_combout  = \processador|BusWires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|R0|R_output[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N15
cycloneii_lcell_ff \processador|R0|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [7]));

// Location: LCCOMB_X46_Y19_N2
cycloneii_lcell_comb \processador|Selector7~4 (
// Equation(s):
// \processador|Selector7~4_combout  = (\processador|R1|R_output [7] & ((\processador|Equal3~2_combout ) # ((\processador|R0|R_output [7] & \processador|Equal2~3_combout )))) # (!\processador|R1|R_output [7] & (\processador|R0|R_output [7] & 
// (\processador|Equal2~3_combout )))

	.dataa(\processador|R1|R_output [7]),
	.datab(\processador|R0|R_output [7]),
	.datac(\processador|Equal2~3_combout ),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneii_lcell_comb \processador|Selector7~5 (
// Equation(s):
// \processador|Selector7~5_combout  = (\processador|Selector7~3_combout ) # ((\processador|Selector7~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [7])))

	.dataa(\processador|Selector7~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [7]),
	.datad(\processador|Selector7~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N8
cycloneii_lcell_comb \processador|R2|R_output[7]~feeder (
// Equation(s):
// \processador|R2|R_output[7]~feeder_combout  = \processador|BusWires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|R2|R_output[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R2|R_output[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|R2|R_output[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y16_N9
cycloneii_lcell_ff \processador|R2|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R2|R_output[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [7]));

// Location: LCCOMB_X46_Y16_N2
cycloneii_lcell_comb \processador|Selector7~2 (
// Equation(s):
// \processador|Selector7~2_combout  = (\processador|R3|R_output [7] & ((\processador|Equal5~0_combout ) # ((\processador|R2|R_output [7] & \processador|Equal4~0_combout )))) # (!\processador|R3|R_output [7] & (\processador|R2|R_output [7] & 
// ((\processador|Equal4~0_combout ))))

	.dataa(\processador|R3|R_output [7]),
	.datab(\processador|R2|R_output [7]),
	.datac(\processador|Equal5~0_combout ),
	.datad(\processador|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~2 .lut_mask = 16'hECA0;
defparam \processador|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneii_lcell_comb \processador|Selector7~6 (
// Equation(s):
// \processador|Selector7~6_combout  = (\processador|Selector7~0_combout ) # ((\processador|Selector7~1_combout ) # ((\processador|Selector7~5_combout ) # (\processador|Selector7~2_combout )))

	.dataa(\processador|Selector7~0_combout ),
	.datab(\processador|Selector7~1_combout ),
	.datac(\processador|Selector7~5_combout ),
	.datad(\processador|Selector7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneii_lcell_comb \processador|BusWires[7] (
// Equation(s):
// \processador|BusWires [7] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector7~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [7]))

	.dataa(vcc),
	.datab(\processador|BusWires [7]),
	.datac(\processador|WideNor0~2clkctrl_outclk ),
	.datad(\processador|Selector7~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [7]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[7] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N11
cycloneii_lcell_ff \processador|reg_dout|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [7]));

// Location: LCCOMB_X44_Y20_N22
cycloneii_lcell_comb \processador|X|Decoder0~3 (
// Equation(s):
// \processador|X|Decoder0~3_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [3] & (!\mem_data|altsyncram_component|auto_generated|q_a [5] & \mem_data|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~3 .lut_mask = 16'h2200;
defparam \processador|X|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
cycloneii_lcell_comb \processador|CU|Mux14~1 (
// Equation(s):
// \processador|CU|Mux14~1_combout  = (\processador|CU|Mux17~0_combout  & ((\processador|CU|Mux14~0_combout ) # ((\processador|X|Decoder0~3_combout  & \processador|CU|Mux15~0_combout ))))

	.dataa(\processador|CU|Mux14~0_combout ),
	.datab(\processador|X|Decoder0~3_combout ),
	.datac(\processador|CU|Mux15~0_combout ),
	.datad(\processador|CU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux14~1 .lut_mask = 16'hEA00;
defparam \processador|CU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N19
cycloneii_lcell_ff \processador|R3|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [5]));

// Location: LCCOMB_X46_Y20_N18
cycloneii_lcell_comb \processador|Selector5~2 (
// Equation(s):
// \processador|Selector5~2_combout  = (\processador|Equal4~0_combout  & ((\processador|R2|R_output [5]) # ((\processador|R3|R_output [5] & \processador|Equal5~0_combout )))) # (!\processador|Equal4~0_combout  & (((\processador|R3|R_output [5] & 
// \processador|Equal5~0_combout ))))

	.dataa(\processador|Equal4~0_combout ),
	.datab(\processador|R2|R_output [5]),
	.datac(\processador|R3|R_output [5]),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~2 .lut_mask = 16'hF888;
defparam \processador|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
cycloneii_lcell_comb \processador|CU|Mux19~2 (
// Equation(s):
// \processador|CU|Mux19~2_combout  = (\processador|CU|Mux21~24_combout  & ((\processador|CU|Mux19~1_combout ) # (\processador|CU|Mux19~0_combout )))

	.dataa(vcc),
	.datab(\processador|CU|Mux19~1_combout ),
	.datac(\processador|CU|Mux19~0_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux19~2 .lut_mask = 16'hFC00;
defparam \processador|CU|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N11
cycloneii_lcell_ff \processador|R5|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [5]));

// Location: LCCOMB_X44_Y18_N10
cycloneii_lcell_comb \processador|Selector5~0 (
// Equation(s):
// \processador|Selector5~0_combout  = (\processador|CU|Mux20~2_combout  & (!\processador|CU|Mux19~2_combout  & (\processador|R5|R_output [5] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux20~2_combout ),
	.datab(\processador|CU|Mux19~2_combout ),
	.datac(\processador|R5|R_output [5]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~0 .lut_mask = 16'h2000;
defparam \processador|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneii_lcell_comb \processador|Selector5~3 (
// Equation(s):
// \processador|Selector5~3_combout  = (\processador|G_reg|R_output [5] & ((\processador|CU|Mux17~3_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [5] & \processador|CU|DINout~3_combout )))) # (!\processador|G_reg|R_output [5] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [5] & ((\processador|CU|DINout~3_combout ))))

	.dataa(\processador|G_reg|R_output [5]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~3 .lut_mask = 16'hECA0;
defparam \processador|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N1
cycloneii_lcell_ff \processador|R6|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [5]));

// Location: LCFF_X47_Y20_N15
cycloneii_lcell_ff \processador|R0|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [5]));

// Location: LCCOMB_X47_Y20_N6
cycloneii_lcell_comb \processador|Selector5~4 (
// Equation(s):
// \processador|Selector5~4_combout  = (\processador|R1|R_output [5] & ((\processador|Equal3~2_combout ) # ((\processador|R0|R_output [5] & \processador|Equal2~3_combout )))) # (!\processador|R1|R_output [5] & (\processador|R0|R_output [5] & 
// (\processador|Equal2~3_combout )))

	.dataa(\processador|R1|R_output [5]),
	.datab(\processador|R0|R_output [5]),
	.datac(\processador|Equal2~3_combout ),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N0
cycloneii_lcell_comb \processador|Selector5~5 (
// Equation(s):
// \processador|Selector5~5_combout  = (\processador|Selector5~3_combout ) # ((\processador|Selector5~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [5])))

	.dataa(\processador|Equal8~1_combout ),
	.datab(\processador|Selector5~3_combout ),
	.datac(\processador|R6|R_output [5]),
	.datad(\processador|Selector5~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N10
cycloneii_lcell_comb \processador|Selector5~6 (
// Equation(s):
// \processador|Selector5~6_combout  = (\processador|Selector5~1_combout ) # ((\processador|Selector5~2_combout ) # ((\processador|Selector5~0_combout ) # (\processador|Selector5~5_combout )))

	.dataa(\processador|Selector5~1_combout ),
	.datab(\processador|Selector5~2_combout ),
	.datac(\processador|Selector5~0_combout ),
	.datad(\processador|Selector5~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N22
cycloneii_lcell_comb \processador|BusWires[5] (
// Equation(s):
// \processador|BusWires [5] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector5~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [5]))

	.dataa(vcc),
	.datab(\processador|BusWires [5]),
	.datac(\processador|WideNor0~2clkctrl_outclk ),
	.datad(\processador|Selector5~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [5]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[5] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N16
cycloneii_lcell_comb \processador|reg_dout|R_output[5]~feeder (
// Equation(s):
// \processador|reg_dout|R_output[5]~feeder_combout  = \processador|BusWires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [5]),
	.cin(gnd),
	.combout(\processador|reg_dout|R_output[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_dout|R_output[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_dout|R_output[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N17
cycloneii_lcell_ff \processador|reg_dout|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_dout|R_output[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [5]));

// Location: LCCOMB_X43_Y20_N4
cycloneii_lcell_comb \processador|CU|Mux21~25 (
// Equation(s):
// \processador|CU|Mux21~25_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [2] & (\processador|CU|Mux25~0_combout  & (!\mem_data|altsyncram_component|auto_generated|q_a [0] & !\mem_data|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datab(\processador|CU|Mux25~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux21~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~25 .lut_mask = 16'h0008;
defparam \processador|CU|Mux21~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
cycloneii_lcell_comb \processador|CU|Mux21~26 (
// Equation(s):
// \processador|CU|Mux21~26_combout  = (\processador|CU|Mux21~25_combout ) # ((\processador|X|Decoder0~5_combout  & \processador|CU|Ain~0_combout ))

	.dataa(\processador|X|Decoder0~5_combout ),
	.datab(vcc),
	.datac(\processador|CU|Mux21~25_combout ),
	.datad(\processador|CU|Ain~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux21~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~26 .lut_mask = 16'hFAF0;
defparam \processador|CU|Mux21~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
cycloneii_lcell_comb \processador|CU|Mux21~28 (
// Equation(s):
// \processador|CU|Mux21~28_combout  = (\processador|CU|Mux21~24_combout  & ((\processador|CU|Mux21~26_combout ) # ((\processador|CU|Mux21~27_combout  & \processador|X|Decoder0~5_combout ))))

	.dataa(\processador|CU|Mux21~27_combout ),
	.datab(\processador|CU|Mux21~26_combout ),
	.datac(\processador|X|Decoder0~5_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux21~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~28 .lut_mask = 16'hEC00;
defparam \processador|CU|Mux21~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
cycloneii_lcell_comb \processador|Equal2~1 (
// Equation(s):
// \processador|Equal2~1_combout  = (!\processador|CU|Mux21~28_combout  & \processador|Equal6~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|Mux21~28_combout ),
	.datad(\processador|Equal6~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~1 .lut_mask = 16'h0F00;
defparam \processador|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N14
cycloneii_lcell_comb \processador|Equal4~0 (
// Equation(s):
// \processador|Equal4~0_combout  = (!\processador|CU|Mux22~2_combout  & (\processador|CU|Mux23~2_combout  & (\processador|Equal2~1_combout  & \processador|Equal6~3_combout )))

	.dataa(\processador|CU|Mux22~2_combout ),
	.datab(\processador|CU|Mux23~2_combout ),
	.datac(\processador|Equal2~1_combout ),
	.datad(\processador|Equal6~3_combout ),
	.cin(gnd),
	.combout(\processador|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal4~0 .lut_mask = 16'h4000;
defparam \processador|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N25
cycloneii_lcell_ff \processador|R2|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [4]));

// Location: LCCOMB_X45_Y20_N24
cycloneii_lcell_comb \processador|Selector4~2 (
// Equation(s):
// \processador|Selector4~2_combout  = (\processador|R3|R_output [4] & ((\processador|Equal5~0_combout ) # ((\processador|Equal4~0_combout  & \processador|R2|R_output [4])))) # (!\processador|R3|R_output [4] & (\processador|Equal4~0_combout  & 
// (\processador|R2|R_output [4])))

	.dataa(\processador|R3|R_output [4]),
	.datab(\processador|Equal4~0_combout ),
	.datac(\processador|R2|R_output [4]),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N5
cycloneii_lcell_ff \processador|R5|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [4]));

// Location: LCCOMB_X45_Y18_N4
cycloneii_lcell_comb \processador|Selector4~0 (
// Equation(s):
// \processador|Selector4~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [4] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [4]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~0 .lut_mask = 16'h4000;
defparam \processador|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N28
cycloneii_lcell_comb \processador|Selector4~3 (
// Equation(s):
// \processador|Selector4~3_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & ((\processador|CU|DINout~3_combout ) # ((\processador|G_reg|R_output [4] & \processador|CU|Mux17~3_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [4] & (\processador|G_reg|R_output [4] & (\processador|CU|Mux17~3_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datab(\processador|G_reg|R_output [4]),
	.datac(\processador|CU|Mux17~3_combout ),
	.datad(\processador|CU|DINout~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~3 .lut_mask = 16'hEAC0;
defparam \processador|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N11
cycloneii_lcell_ff \processador|R6|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [4]));

// Location: LCFF_X47_Y21_N13
cycloneii_lcell_ff \processador|R1|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [4]));

// Location: LCCOMB_X47_Y20_N12
cycloneii_lcell_comb \processador|Selector4~4 (
// Equation(s):
// \processador|Selector4~4_combout  = (\processador|R0|R_output [4] & ((\processador|Equal2~3_combout ) # ((\processador|R1|R_output [4] & \processador|Equal3~2_combout )))) # (!\processador|R0|R_output [4] & (\processador|R1|R_output [4] & 
// ((\processador|Equal3~2_combout ))))

	.dataa(\processador|R0|R_output [4]),
	.datab(\processador|R1|R_output [4]),
	.datac(\processador|Equal2~3_combout ),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~4 .lut_mask = 16'hECA0;
defparam \processador|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
cycloneii_lcell_comb \processador|Selector4~5 (
// Equation(s):
// \processador|Selector4~5_combout  = (\processador|Selector4~3_combout ) # ((\processador|Selector4~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [4])))

	.dataa(\processador|Equal8~1_combout ),
	.datab(\processador|Selector4~3_combout ),
	.datac(\processador|R6|R_output [4]),
	.datad(\processador|Selector4~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N0
cycloneii_lcell_comb \processador|Selector4~6 (
// Equation(s):
// \processador|Selector4~6_combout  = (\processador|Selector4~1_combout ) # ((\processador|Selector4~2_combout ) # ((\processador|Selector4~0_combout ) # (\processador|Selector4~5_combout )))

	.dataa(\processador|Selector4~1_combout ),
	.datab(\processador|Selector4~2_combout ),
	.datac(\processador|Selector4~0_combout ),
	.datad(\processador|Selector4~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N12
cycloneii_lcell_comb \processador|BusWires[4] (
// Equation(s):
// \processador|BusWires [4] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector4~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [4]))

	.dataa(\processador|BusWires [4]),
	.datab(\processador|Selector4~6_combout ),
	.datac(vcc),
	.datad(\processador|WideNor0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|BusWires [4]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[4] .lut_mask = 16'hCCAA;
defparam \processador|BusWires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneii_lcell_comb \processador|reg_addr|R_output~8 (
// Equation(s):
// \processador|reg_addr|R_output~8_combout  = (\processador|CU|Mux9~3_combout  & (\processador|reg_addr|Add0~8_combout )) # (!\processador|CU|Mux9~3_combout  & ((\processador|BusWires [4])))

	.dataa(vcc),
	.datab(\processador|reg_addr|Add0~8_combout ),
	.datac(\processador|CU|Mux9~3_combout ),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~8 .lut_mask = 16'hCFC0;
defparam \processador|reg_addr|R_output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneii_lcell_comb \processador|reg_addr|R_output[5]~1 (
// Equation(s):
// \processador|reg_addr|R_output[5]~1_combout  = (\processador|C|Counter [2]) # (\processador|C|Counter [0] $ (\processador|C|Counter [1]))

	.dataa(\processador|C|Counter [0]),
	.datab(vcc),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[5]~1 .lut_mask = 16'hF5FA;
defparam \processador|reg_addr|R_output[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
cycloneii_lcell_comb \processador|reg_addr|R_output[5]~3 (
// Equation(s):
// \processador|reg_addr|R_output[5]~3_combout  = (\processador|CU|Mux9~3_combout ) # ((!\processador|reg_addr|R_output[5]~1_combout  & ((!\processador|C|Counter [1]) # (!\processador|reg_addr|R_output[5]~2_combout ))))

	.dataa(\processador|reg_addr|R_output[5]~2_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|reg_addr|R_output[5]~1_combout ),
	.datad(\processador|CU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[5]~3 .lut_mask = 16'hFF07;
defparam \processador|reg_addr|R_output[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N15
cycloneii_lcell_ff \processador|reg_addr|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|R_output~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [4]));

// Location: LCCOMB_X44_Y20_N4
cycloneii_lcell_comb \processador|X|Decoder0~1 (
// Equation(s):
// \processador|X|Decoder0~1_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [3] & (!\mem_data|altsyncram_component|auto_generated|q_a [5] & !\mem_data|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~1 .lut_mask = 16'h0022;
defparam \processador|X|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneii_lcell_comb \processador|CU|Mux24~0 (
// Equation(s):
// \processador|CU|Mux24~0_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [0] & (\processador|CU|Mux25~0_combout  & (!\mem_data|altsyncram_component|auto_generated|q_a [2] & !\mem_data|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datab(\processador|CU|Mux25~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux24~0 .lut_mask = 16'h0008;
defparam \processador|CU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneii_lcell_comb \processador|CU|Mux24~1 (
// Equation(s):
// \processador|CU|Mux24~1_combout  = (\processador|CU|Mux24~0_combout ) # ((\processador|X|Decoder0~1_combout  & \processador|CU|Ain~0_combout ))

	.dataa(vcc),
	.datab(\processador|X|Decoder0~1_combout ),
	.datac(\processador|CU|Ain~0_combout ),
	.datad(\processador|CU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux24~1 .lut_mask = 16'hFFC0;
defparam \processador|CU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
cycloneii_lcell_comb \processador|CU|Mux24~2 (
// Equation(s):
// \processador|CU|Mux24~2_combout  = (\processador|CU|Mux21~24_combout  & ((\processador|CU|Mux24~1_combout ) # ((\processador|CU|Mux21~27_combout  & \processador|X|Decoder0~1_combout ))))

	.dataa(\processador|CU|Mux21~27_combout ),
	.datab(\processador|CU|Mux24~1_combout ),
	.datac(\processador|X|Decoder0~1_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux24~2 .lut_mask = 16'hEC00;
defparam \processador|CU|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneii_lcell_comb \processador|CU|Mux20~0 (
// Equation(s):
// \processador|CU|Mux20~0_combout  = (\processador|CU|Mux25~0_combout  & (\mem_data|altsyncram_component|auto_generated|q_a [0] & (\mem_data|altsyncram_component|auto_generated|q_a [2] & !\mem_data|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\processador|CU|Mux25~0_combout ),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux20~0 .lut_mask = 16'h0080;
defparam \processador|CU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
cycloneii_lcell_comb \processador|CU|Mux21~27 (
// Equation(s):
// \processador|CU|Mux21~27_combout  = (\processador|CU|always0~10_combout  & (\processador|C|Counter [2] & \processador|CU|Equal2~4_combout ))

	.dataa(vcc),
	.datab(\processador|CU|always0~10_combout ),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|Equal2~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux21~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~27 .lut_mask = 16'hC000;
defparam \processador|CU|Mux21~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
cycloneii_lcell_comb \processador|CU|Mux20~1 (
// Equation(s):
// \processador|CU|Mux20~1_combout  = (\processador|CU|Mux20~0_combout ) # ((\processador|X|Decoder0~6_combout  & ((\processador|CU|Ain~0_combout ) # (\processador|CU|Mux21~27_combout ))))

	.dataa(\processador|X|Decoder0~6_combout ),
	.datab(\processador|CU|Mux20~0_combout ),
	.datac(\processador|CU|Ain~0_combout ),
	.datad(\processador|CU|Mux21~27_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux20~1 .lut_mask = 16'hEEEC;
defparam \processador|CU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
cycloneii_lcell_comb \processador|Equal8~0 (
// Equation(s):
// \processador|Equal8~0_combout  = (!\processador|CU|Mux20~1_combout  & (\processador|CU|Mux21~24_combout  & ((\processador|CU|Mux19~1_combout ) # (\processador|CU|Mux19~0_combout ))))

	.dataa(\processador|CU|Mux19~1_combout ),
	.datab(\processador|CU|Mux19~0_combout ),
	.datac(\processador|CU|Mux20~1_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal8~0 .lut_mask = 16'h0E00;
defparam \processador|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
cycloneii_lcell_comb \processador|Equal8~1 (
// Equation(s):
// \processador|Equal8~1_combout  = (\processador|Equal3~0_combout  & (\processador|Equal2~0_combout  & (!\processador|CU|Mux24~2_combout  & \processador|Equal8~0_combout )))

	.dataa(\processador|Equal3~0_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|CU|Mux24~2_combout ),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal8~1 .lut_mask = 16'h0800;
defparam \processador|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N1
cycloneii_lcell_ff \processador|R6|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [3]));

// Location: LCCOMB_X46_Y21_N6
cycloneii_lcell_comb \processador|R0|R_output[3]~1 (
// Equation(s):
// \processador|R0|R_output[3]~1_combout  = !\processador|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|R0|R_output[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[3]~1 .lut_mask = 16'h00FF;
defparam \processador|R0|R_output[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N7
cycloneii_lcell_ff \processador|R0|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [3]));

// Location: LCCOMB_X46_Y19_N26
cycloneii_lcell_comb \processador|Selector3~4 (
// Equation(s):
// \processador|Selector3~4_combout  = (\processador|R1|R_output [3] & ((\processador|Equal3~2_combout ) # ((!\processador|R0|R_output [3] & \processador|Equal2~3_combout )))) # (!\processador|R1|R_output [3] & (!\processador|R0|R_output [3] & 
// (\processador|Equal2~3_combout )))

	.dataa(\processador|R1|R_output [3]),
	.datab(\processador|R0|R_output [3]),
	.datac(\processador|Equal2~3_combout ),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~4 .lut_mask = 16'hBA30;
defparam \processador|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneii_lcell_comb \processador|Selector3~5 (
// Equation(s):
// \processador|Selector3~5_combout  = (\processador|Selector3~3_combout ) # ((\processador|Selector3~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [3])))

	.dataa(\processador|Selector3~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [3]),
	.datad(\processador|Selector3~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N17
cycloneii_lcell_ff \processador|R5|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [3]));

// Location: LCCOMB_X45_Y20_N16
cycloneii_lcell_comb \processador|Selector3~0 (
// Equation(s):
// \processador|Selector3~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [3] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [3]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~0 .lut_mask = 16'h4000;
defparam \processador|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N20
cycloneii_lcell_comb \processador|Selector3~1 (
// Equation(s):
// \processador|Selector3~1_combout  = (\processador|R4|R_output [3] & ((\processador|Equal6~5_combout ) # ((!\processador|R7|PC_output [3] & \processador|Equal9~1_combout )))) # (!\processador|R4|R_output [3] & (!\processador|R7|PC_output [3] & 
// (\processador|Equal9~1_combout )))

	.dataa(\processador|R4|R_output [3]),
	.datab(\processador|R7|PC_output [3]),
	.datac(\processador|Equal9~1_combout ),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~1 .lut_mask = 16'hBA30;
defparam \processador|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneii_lcell_comb \processador|Selector3~6 (
// Equation(s):
// \processador|Selector3~6_combout  = (\processador|Selector3~2_combout ) # ((\processador|Selector3~5_combout ) # ((\processador|Selector3~0_combout ) # (\processador|Selector3~1_combout )))

	.dataa(\processador|Selector3~2_combout ),
	.datab(\processador|Selector3~5_combout ),
	.datac(\processador|Selector3~0_combout ),
	.datad(\processador|Selector3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneii_lcell_comb \processador|BusWires[3] (
// Equation(s):
// \processador|BusWires [3] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector3~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [3]))

	.dataa(vcc),
	.datab(\processador|BusWires [3]),
	.datac(\processador|WideNor0~2clkctrl_outclk ),
	.datad(\processador|Selector3~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [3]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[3] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneii_lcell_comb \processador|reg_addr|R_output~6 (
// Equation(s):
// \processador|reg_addr|R_output~6_combout  = (\processador|CU|Mux9~3_combout  & (!\processador|reg_addr|Add0~6_combout )) # (!\processador|CU|Mux9~3_combout  & ((!\processador|BusWires [3])))

	.dataa(vcc),
	.datab(\processador|reg_addr|Add0~6_combout ),
	.datac(\processador|CU|Mux9~3_combout ),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~6 .lut_mask = 16'h303F;
defparam \processador|reg_addr|R_output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N25
cycloneii_lcell_ff \processador|reg_addr|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|R_output~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [3]));

// Location: LCCOMB_X47_Y23_N10
cycloneii_lcell_comb \processador|reg_addr|R_output[3]~_wirecell (
// Equation(s):
// \processador|reg_addr|R_output[3]~_wirecell_combout  = !\processador|reg_addr|R_output [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|reg_addr|R_output [3]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[3]~_wirecell .lut_mask = 16'h00FF;
defparam \processador|reg_addr|R_output[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneii_lcell_comb \processador|CU|Mux18~5 (
// Equation(s):
// \processador|CU|Mux18~5_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [0] & (\mem_data|altsyncram_component|auto_generated|q_a [2] & \mem_data|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datab(vcc),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~5 .lut_mask = 16'hA000;
defparam \processador|CU|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
cycloneii_lcell_comb \processador|CU|Mux18~6 (
// Equation(s):
// \processador|CU|Mux18~6_combout  = (\processador|CU|WideOr0~0_combout  & (\processador|CU|Mux18~5_combout )) # (!\processador|CU|WideOr0~0_combout  & ((\processador|X|Decoder0~4_combout )))

	.dataa(\processador|CU|WideOr0~0_combout ),
	.datab(vcc),
	.datac(\processador|CU|Mux18~5_combout ),
	.datad(\processador|X|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~6 .lut_mask = 16'hF5A0;
defparam \processador|CU|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneii_lcell_comb \Counter|WideOr5~1 (
// Equation(s):
// \Counter|WideOr5~1_combout  = (!\processador|C|Counter [1] & !\processador|C|Counter [0])

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Counter|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|WideOr5~1 .lut_mask = 16'h0303;
defparam \Counter|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneii_lcell_comb \processador|CU|Mux18~3 (
// Equation(s):
// \processador|CU|Mux18~3_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & (\mem_data|altsyncram_component|auto_generated|q_a [5] & (\mem_data|altsyncram_component|auto_generated|q_a [3] & \Counter|WideOr5~1_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datad(\Counter|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~3 .lut_mask = 16'h8000;
defparam \processador|CU|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneii_lcell_comb \processador|CU|Mux18~0 (
// Equation(s):
// \processador|CU|Mux18~0_combout  = (!\processador|IR_reg|R_output [9] & (\mem_data|altsyncram_component|auto_generated|q_a [2] & \mem_data|altsyncram_component|auto_generated|q_a [0]))

	.dataa(vcc),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\processador|CU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~0 .lut_mask = 16'h3000;
defparam \processador|CU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
cycloneii_lcell_comb \processador|CU|Mux18~1 (
// Equation(s):
// \processador|CU|Mux18~1_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [1] & (\processador|CU|Mux18~0_combout  & ((!\processador|IR_reg|R_output [7]) # (!\processador|IR_reg|R_output [8]))))

	.dataa(\processador|IR_reg|R_output [8]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.datac(\processador|IR_reg|R_output [7]),
	.datad(\processador|CU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~1 .lut_mask = 16'h4C00;
defparam \processador|CU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneii_lcell_comb \processador|CU|Mux18~2 (
// Equation(s):
// \processador|CU|Mux18~2_combout  = (!\processador|C|Counter [1] & (!\processador|C|Counter [0] & ((\processador|CU|Mux18~1_combout ) # (!\processador|C|Counter [2]))))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|CU|Mux18~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~2 .lut_mask = 16'h0301;
defparam \processador|CU|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
cycloneii_lcell_comb \processador|CU|Mux18~4 (
// Equation(s):
// \processador|CU|Mux18~4_combout  = (\processador|CU|Mux18~2_combout ) # ((\processador|CU|Equal2~4_combout  & (\processador|CU|always0~10_combout  & \processador|CU|Mux18~3_combout )))

	.dataa(\processador|CU|Equal2~4_combout ),
	.datab(\processador|CU|always0~10_combout ),
	.datac(\processador|CU|Mux18~3_combout ),
	.datad(\processador|CU|Mux18~2_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~4 .lut_mask = 16'hFF80;
defparam \processador|CU|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
cycloneii_lcell_comb \processador|CU|Mux18~7 (
// Equation(s):
// \processador|CU|Mux18~7_combout  = (\processador|CU|Mux18~4_combout ) # ((\processador|CU|Mux21~23_combout  & (\processador|CU|Mux21~29_combout  & \processador|CU|Mux18~6_combout )))

	.dataa(\processador|CU|Mux21~23_combout ),
	.datab(\processador|CU|Mux21~29_combout ),
	.datac(\processador|CU|Mux18~6_combout ),
	.datad(\processador|CU|Mux18~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~7 .lut_mask = 16'hFF80;
defparam \processador|CU|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N8
cycloneii_lcell_comb \processador|Equal9~0 (
// Equation(s):
// \processador|Equal9~0_combout  = (\processador|CU|Mux18~7_combout  & ((!\processador|CU|Mux21~24_combout ) # (!\processador|CU|Mux25~2_combout )))

	.dataa(\processador|CU|Mux25~2_combout ),
	.datab(vcc),
	.datac(\processador|CU|Mux18~7_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal9~0 .lut_mask = 16'h50F0;
defparam \processador|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N14
cycloneii_lcell_comb \processador|Equal9~1 (
// Equation(s):
// \processador|Equal9~1_combout  = (!\processador|CU|Mux24~2_combout  & (\processador|Equal2~0_combout  & (\processador|Equal9~0_combout  & \processador|Equal3~1_combout )))

	.dataa(\processador|CU|Mux24~2_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|Equal9~0_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal9~1 .lut_mask = 16'h4000;
defparam \processador|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N25
cycloneii_lcell_ff \processador|R4|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [2]));

// Location: LCCOMB_X45_Y21_N24
cycloneii_lcell_comb \processador|Selector2~1 (
// Equation(s):
// \processador|Selector2~1_combout  = (\processador|Equal6~5_combout  & ((\processador|R4|R_output [2]) # ((\processador|Equal9~1_combout  & \processador|R7|PC_output [2])))) # (!\processador|Equal6~5_combout  & (\processador|Equal9~1_combout  & 
// ((\processador|R7|PC_output [2]))))

	.dataa(\processador|Equal6~5_combout ),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [2]),
	.datad(\processador|R7|PC_output [2]),
	.cin(gnd),
	.combout(\processador|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~1 .lut_mask = 16'hECA0;
defparam \processador|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N7
cycloneii_lcell_ff \processador|R5|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [2]));

// Location: LCCOMB_X45_Y18_N6
cycloneii_lcell_comb \processador|Selector2~0 (
// Equation(s):
// \processador|Selector2~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [2] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [2]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~0 .lut_mask = 16'h4000;
defparam \processador|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y21_N13
cycloneii_lcell_ff \processador|R6|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [2]));

// Location: LCFF_X46_Y21_N9
cycloneii_lcell_ff \processador|R0|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [2]));

// Location: LCFF_X47_Y21_N7
cycloneii_lcell_ff \processador|R1|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [2]));

// Location: LCCOMB_X46_Y21_N26
cycloneii_lcell_comb \processador|Selector2~4 (
// Equation(s):
// \processador|Selector2~4_combout  = (\processador|Equal3~2_combout  & ((\processador|R1|R_output [2]) # ((\processador|R0|R_output [2] & \processador|Equal2~3_combout )))) # (!\processador|Equal3~2_combout  & (\processador|R0|R_output [2] & 
// ((\processador|Equal2~3_combout ))))

	.dataa(\processador|Equal3~2_combout ),
	.datab(\processador|R0|R_output [2]),
	.datac(\processador|R1|R_output [2]),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~4 .lut_mask = 16'hECA0;
defparam \processador|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N12
cycloneii_lcell_comb \processador|Selector2~5 (
// Equation(s):
// \processador|Selector2~5_combout  = (\processador|Selector2~3_combout ) # ((\processador|Selector2~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [2])))

	.dataa(\processador|Selector2~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [2]),
	.datad(\processador|Selector2~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N30
cycloneii_lcell_comb \processador|Selector2~6 (
// Equation(s):
// \processador|Selector2~6_combout  = (\processador|Selector2~2_combout ) # ((\processador|Selector2~1_combout ) # ((\processador|Selector2~0_combout ) # (\processador|Selector2~5_combout )))

	.dataa(\processador|Selector2~2_combout ),
	.datab(\processador|Selector2~1_combout ),
	.datac(\processador|Selector2~0_combout ),
	.datad(\processador|Selector2~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N6
cycloneii_lcell_comb \processador|BusWires[2] (
// Equation(s):
// \processador|BusWires [2] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector2~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [2]))

	.dataa(\processador|BusWires [2]),
	.datab(vcc),
	.datac(\processador|Selector2~6_combout ),
	.datad(\processador|WideNor0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|BusWires [2]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[2] .lut_mask = 16'hF0AA;
defparam \processador|BusWires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneii_lcell_comb \processador|reg_addr|R_output~5 (
// Equation(s):
// \processador|reg_addr|R_output~5_combout  = (\processador|CU|Mux9~3_combout  & (\processador|reg_addr|Add0~4_combout )) # (!\processador|CU|Mux9~3_combout  & ((\processador|BusWires [2])))

	.dataa(\processador|reg_addr|Add0~4_combout ),
	.datab(\processador|CU|Mux9~3_combout ),
	.datac(vcc),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~5 .lut_mask = 16'hBB88;
defparam \processador|reg_addr|R_output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N19
cycloneii_lcell_ff \processador|reg_addr|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|R_output~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [2]));

// Location: LCCOMB_X43_Y19_N18
cycloneii_lcell_comb \Counter|Decoder0~0 (
// Equation(s):
// \Counter|Decoder0~0_combout  = (!\processador|C|Counter [0] & (!\processador|C|Counter [2] & \processador|C|Counter [1]))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|C|Counter [2]),
	.datac(vcc),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\Counter|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|Decoder0~0 .lut_mask = 16'h1100;
defparam \Counter|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N7
cycloneii_lcell_ff \processador|IR_reg|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [7]));

// Location: LCCOMB_X43_Y19_N26
cycloneii_lcell_comb \processador|CU|Equal2~0 (
// Equation(s):
// \processador|CU|Equal2~0_combout  = (\processador|IR_reg|R_output [9] & (!\processador|IR_reg|R_output [6] & (!\processador|IR_reg|R_output [8] & !\processador|IR_reg|R_output [7])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [6]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal2~0 .lut_mask = 16'h0002;
defparam \processador|CU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
cycloneii_lcell_comb \processador|CU|r_dest[7]~0 (
// Equation(s):
// \processador|CU|r_dest[7]~0_combout  = (\processador|CU|always0~10_combout  & (\processador|CU|Equal2~0_combout  & (\processador|CU|Mux3~2_combout  & !\processador|C|Counter [1])))

	.dataa(\processador|CU|always0~10_combout ),
	.datab(\processador|CU|Equal2~0_combout ),
	.datac(\processador|CU|Mux3~2_combout ),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|r_dest[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[7]~0 .lut_mask = 16'h0080;
defparam \processador|CU|r_dest[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \processador|CU|r_dest[7]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|CU|r_dest[7]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|CU|r_dest[7]~0clkctrl_outclk ));
// synopsys translate_off
defparam \processador|CU|r_dest[7]~0clkctrl .clock_type = "global clock";
defparam \processador|CU|r_dest[7]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneii_lcell_comb \processador|CU|r_dest[2] (
// Equation(s):
// \processador|CU|r_dest [2] = (GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & (\processador|X|Decoder0~2_combout )) # (!GLOBAL(\processador|CU|r_dest[7]~0clkctrl_outclk ) & ((\processador|CU|r_dest [2])))

	.dataa(\processador|X|Decoder0~2_combout ),
	.datab(\processador|CU|r_dest [2]),
	.datac(vcc),
	.datad(\processador|CU|r_dest[7]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|r_dest [2]),
	.cout());
// synopsys translate_off
defparam \processador|CU|r_dest[2] .lut_mask = 16'hAACC;
defparam \processador|CU|r_dest[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneii_lcell_comb \processador|CU|Mux15~1 (
// Equation(s):
// \processador|CU|Mux15~1_combout  = (\processador|CU|Equal2~0_combout  & (\processador|C|Counter [1] & (\processador|C|Counter [2] & \processador|CU|r_dest [2])))

	.dataa(\processador|CU|Equal2~0_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|r_dest [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux15~1 .lut_mask = 16'h8000;
defparam \processador|CU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N28
cycloneii_lcell_comb \processador|CU|Mux15~2 (
// Equation(s):
// \processador|CU|Mux15~2_combout  = (\processador|CU|Mux17~0_combout  & ((\processador|CU|Mux15~1_combout ) # ((\processador|X|Decoder0~2_combout  & \processador|CU|Mux15~0_combout ))))

	.dataa(\processador|X|Decoder0~2_combout ),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux15~1_combout ),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux15~2 .lut_mask = 16'hC8C0;
defparam \processador|CU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N11
cycloneii_lcell_ff \processador|R2|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [1]));

// Location: LCFF_X46_Y20_N11
cycloneii_lcell_ff \processador|R3|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [1]));

// Location: LCCOMB_X46_Y20_N10
cycloneii_lcell_comb \processador|Selector0~2 (
// Equation(s):
// \processador|Selector0~2_combout  = (\processador|Equal4~0_combout  & ((\processador|R2|R_output [1]) # ((\processador|R3|R_output [1] & \processador|Equal5~0_combout )))) # (!\processador|Equal4~0_combout  & (((\processador|R3|R_output [1] & 
// \processador|Equal5~0_combout ))))

	.dataa(\processador|Equal4~0_combout ),
	.datab(\processador|R2|R_output [1]),
	.datac(\processador|R3|R_output [1]),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~2 .lut_mask = 16'hF888;
defparam \processador|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N9
cycloneii_lcell_ff \processador|R6|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [1]));

// Location: LCCOMB_X46_Y19_N20
cycloneii_lcell_comb \processador|R1|R_output[1]~1 (
// Equation(s):
// \processador|R1|R_output[1]~1_combout  = !\processador|BusWires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|R1|R_output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[1]~1 .lut_mask = 16'h0F0F;
defparam \processador|R1|R_output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N21
cycloneii_lcell_ff \processador|R1|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R1|R_output[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [1]));

// Location: LCCOMB_X45_Y17_N22
cycloneii_lcell_comb \processador|Selector0~4 (
// Equation(s):
// \processador|Selector0~4_combout  = (\processador|R0|R_output [1] & ((\processador|Equal2~3_combout ) # ((!\processador|R1|R_output [1] & \processador|Equal3~2_combout )))) # (!\processador|R0|R_output [1] & (!\processador|R1|R_output [1] & 
// (\processador|Equal3~2_combout )))

	.dataa(\processador|R0|R_output [1]),
	.datab(\processador|R1|R_output [1]),
	.datac(\processador|Equal3~2_combout ),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~4 .lut_mask = 16'hBA30;
defparam \processador|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N8
cycloneii_lcell_comb \processador|Selector0~5 (
// Equation(s):
// \processador|Selector0~5_combout  = (\processador|Selector0~3_combout ) # ((\processador|Selector0~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [1])))

	.dataa(\processador|Selector0~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [1]),
	.datad(\processador|Selector0~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N5
cycloneii_lcell_ff \processador|R5|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [1]));

// Location: LCCOMB_X44_Y18_N4
cycloneii_lcell_comb \processador|Selector0~0 (
// Equation(s):
// \processador|Selector0~0_combout  = (\processador|CU|Mux20~2_combout  & (\processador|Equal7~2_combout  & (\processador|R5|R_output [1] & !\processador|CU|Mux19~2_combout )))

	.dataa(\processador|CU|Mux20~2_combout ),
	.datab(\processador|Equal7~2_combout ),
	.datac(\processador|R5|R_output [1]),
	.datad(\processador|CU|Mux19~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~0 .lut_mask = 16'h0080;
defparam \processador|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N14
cycloneii_lcell_comb \processador|Selector0~6 (
// Equation(s):
// \processador|Selector0~6_combout  = (\processador|Selector0~1_combout ) # ((\processador|Selector0~2_combout ) # ((\processador|Selector0~5_combout ) # (\processador|Selector0~0_combout )))

	.dataa(\processador|Selector0~1_combout ),
	.datab(\processador|Selector0~2_combout ),
	.datac(\processador|Selector0~5_combout ),
	.datad(\processador|Selector0~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N10
cycloneii_lcell_comb \processador|BusWires[1] (
// Equation(s):
// \processador|BusWires [1] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector0~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [1]))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|Selector0~6_combout ),
	.datad(\processador|WideNor0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|BusWires [1]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[1] .lut_mask = 16'hF0AA;
defparam \processador|BusWires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneii_lcell_comb \processador|reg_addr|R_output~4 (
// Equation(s):
// \processador|reg_addr|R_output~4_combout  = (\processador|CU|Mux9~3_combout  & (!\processador|reg_addr|Add0~2_combout )) # (!\processador|CU|Mux9~3_combout  & ((!\processador|BusWires [1])))

	.dataa(vcc),
	.datab(\processador|reg_addr|Add0~2_combout ),
	.datac(\processador|CU|Mux9~3_combout ),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~4 .lut_mask = 16'h303F;
defparam \processador|reg_addr|R_output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N29
cycloneii_lcell_ff \processador|reg_addr|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|R_output~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [1]));

// Location: LCCOMB_X47_Y23_N4
cycloneii_lcell_comb \processador|reg_addr|R_output[1]~_wirecell (
// Equation(s):
// \processador|reg_addr|R_output[1]~_wirecell_combout  = !\processador|reg_addr|R_output [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[1]~_wirecell .lut_mask = 16'h00FF;
defparam \processador|reg_addr|R_output[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N19
cycloneii_lcell_ff \processador|IR_reg|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [6]));

// Location: LCCOMB_X43_Y19_N10
cycloneii_lcell_comb \processador|CU|Equal2~3 (
// Equation(s):
// \processador|CU|Equal2~3_combout  = (\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [9] & (\processador|IR_reg|R_output [8] & \processador|IR_reg|R_output [6])))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [6]),
	.cin(gnd),
	.combout(\processador|CU|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal2~3 .lut_mask = 16'h2000;
defparam \processador|CU|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
cycloneii_lcell_comb \processador|CU|Mux9~2 (
// Equation(s):
// \processador|CU|Mux9~2_combout  = (\processador|C|Counter [1] & (((\processador|CU|Equal2~3_combout )))) # (!\processador|C|Counter [1] & (\processador|C|Counter [2] & (\processador|CU|always0~9_combout )))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|always0~9_combout ),
	.datad(\processador|CU|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux9~2 .lut_mask = 16'hEC20;
defparam \processador|CU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
cycloneii_lcell_comb \processador|CU|Mux9~3 (
// Equation(s):
// \processador|CU|Mux9~3_combout  = (\processador|C|Counter [0] & (((\processador|CU|Mux9~2_combout )))) # (!\processador|C|Counter [0] & (\processador|C|Counter [2] & ((\processador|CU|Mux8~1_combout ))))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [0]),
	.datac(\processador|CU|Mux9~2_combout ),
	.datad(\processador|CU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux9~3 .lut_mask = 16'hE2C0;
defparam \processador|CU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N0
cycloneii_lcell_comb \processador|reg_addr|R_output~0 (
// Equation(s):
// \processador|reg_addr|R_output~0_combout  = (\processador|CU|Mux9~3_combout  & (\processador|reg_addr|Add0~0_combout )) # (!\processador|CU|Mux9~3_combout  & ((\processador|BusWires [0])))

	.dataa(\processador|reg_addr|Add0~0_combout ),
	.datab(vcc),
	.datac(\processador|CU|Mux9~3_combout ),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~0 .lut_mask = 16'hAFA0;
defparam \processador|reg_addr|R_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N1
cycloneii_lcell_ff \processador|reg_addr|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|R_output~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [0]));

// Location: LCFF_X43_Y19_N25
cycloneii_lcell_ff \processador|IR_reg|R_output[8] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [8]));

// Location: LCCOMB_X42_Y20_N14
cycloneii_lcell_comb \processador|CU|always0~9 (
// Equation(s):
// \processador|CU|always0~9_combout  = (!\processador|IR_reg|R_output [9] & ((!\processador|IR_reg|R_output [7]) # (!\processador|IR_reg|R_output [8])))

	.dataa(vcc),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|always0~9 .lut_mask = 16'h0333;
defparam \processador|CU|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneii_lcell_comb \processador|CU|Mux8~0 (
// Equation(s):
// \processador|CU|Mux8~0_combout  = (\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [6] & (\processador|IR_reg|R_output [9] $ (\processador|IR_reg|R_output [8])))) # (!\processador|IR_reg|R_output [7] & (\processador|IR_reg|R_output [9] & 
// (!\processador|IR_reg|R_output [8])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [8]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux8~0 .lut_mask = 16'h0622;
defparam \processador|CU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneii_lcell_comb \processador|CU|Mux8~1 (
// Equation(s):
// \processador|CU|Mux8~1_combout  = (\processador|CU|Mux8~0_combout  & ((\processador|IR_reg|R_output [7] & (!\processador|C|Counter [1] & !\processador|CU|always0~9_combout )) # (!\processador|IR_reg|R_output [7] & (\processador|C|Counter [1]))))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|always0~9_combout ),
	.datad(\processador|CU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux8~1 .lut_mask = 16'h4600;
defparam \processador|CU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
cycloneii_lcell_comb \processador|C|Counter~0 (
// Equation(s):
// \processador|C|Counter~0_combout  = (!\processador|C|Counter [0] & ((!\processador|CU|Mux8~1_combout ) # (!\processador|C|Counter [2])))

	.dataa(\processador|C|Counter [2]),
	.datab(vcc),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|CU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\processador|C|Counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|C|Counter~0 .lut_mask = 16'h050F;
defparam \processador|C|Counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N17
cycloneii_lcell_ff \processador|C|Counter[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|C|Counter~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|C|Counter [0]));

// Location: LCCOMB_X42_Y20_N30
cycloneii_lcell_comb \processador|C|Counter~2 (
// Equation(s):
// \processador|C|Counter~2_combout  = (!\processador|CU|Mux8~3_combout  & (\processador|C|Counter [1] $ (\processador|C|Counter [0])))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|CU|Mux8~3_combout ),
	.cin(gnd),
	.combout(\processador|C|Counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|C|Counter~2 .lut_mask = 16'h003C;
defparam \processador|C|Counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N23
cycloneii_lcell_ff \processador|C|Counter[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|C|Counter~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|C|Counter [1]));

// Location: LCCOMB_X44_Y20_N10
cycloneii_lcell_comb \processador|CU|Mux21~23 (
// Equation(s):
// \processador|CU|Mux21~23_combout  = ((!\processador|CU|Equal2~3_combout  & ((!\processador|CU|Equal0~4_combout ) # (!\processador|CU|Equal2~2_combout )))) # (!\processador|CU|Mux21~30_combout )

	.dataa(\processador|CU|Mux21~30_combout ),
	.datab(\processador|CU|Equal2~2_combout ),
	.datac(\processador|CU|Equal2~3_combout ),
	.datad(\processador|CU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux21~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~23 .lut_mask = 16'h575F;
defparam \processador|CU|Mux21~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
cycloneii_lcell_comb \processador|CU|Mux21~24 (
// Equation(s):
// \processador|CU|Mux21~24_combout  = (\processador|CU|Mux21~29_combout  & ((\processador|CU|Mux21~23_combout ) # ((!\processador|C|Counter [1] & \processador|CU|Mux3~2_combout )))) # (!\processador|CU|Mux21~29_combout  & (!\processador|C|Counter [1] & 
// (\processador|CU|Mux3~2_combout )))

	.dataa(\processador|CU|Mux21~29_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|Mux3~2_combout ),
	.datad(\processador|CU|Mux21~23_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux21~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~24 .lut_mask = 16'hBA30;
defparam \processador|CU|Mux21~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneii_lcell_comb \processador|CU|Mux20~2 (
// Equation(s):
// \processador|CU|Mux20~2_combout  = (\processador|CU|Mux21~24_combout  & \processador|CU|Mux20~1_combout )

	.dataa(vcc),
	.datab(\processador|CU|Mux21~24_combout ),
	.datac(vcc),
	.datad(\processador|CU|Mux20~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux20~2 .lut_mask = 16'hCC00;
defparam \processador|CU|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N17
cycloneii_lcell_ff \processador|R5|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [0]));

// Location: LCCOMB_X45_Y18_N16
cycloneii_lcell_comb \processador|Selector1~0 (
// Equation(s):
// \processador|Selector1~0_combout  = (!\processador|CU|Mux19~2_combout  & (\processador|CU|Mux20~2_combout  & (\processador|R5|R_output [0] & \processador|Equal7~2_combout )))

	.dataa(\processador|CU|Mux19~2_combout ),
	.datab(\processador|CU|Mux20~2_combout ),
	.datac(\processador|R5|R_output [0]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~0 .lut_mask = 16'h4000;
defparam \processador|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N27
cycloneii_lcell_ff \processador|R4|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [0]));

// Location: LCCOMB_X44_Y21_N26
cycloneii_lcell_comb \processador|Selector1~1 (
// Equation(s):
// \processador|Selector1~1_combout  = (\processador|R7|PC_output [0] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [0] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [0] & (((\processador|R4|R_output [0] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [0]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [0]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~1 .lut_mask = 16'hF888;
defparam \processador|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N9
cycloneii_lcell_ff \processador|R6|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [0]));

// Location: LCCOMB_X47_Y21_N16
cycloneii_lcell_comb \processador|R1|R_output[0]~0 (
// Equation(s):
// \processador|R1|R_output[0]~0_combout  = !\processador|BusWires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|R1|R_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[0]~0 .lut_mask = 16'h00FF;
defparam \processador|R1|R_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N17
cycloneii_lcell_ff \processador|R1|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R1|R_output[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [0]));

// Location: LCCOMB_X46_Y17_N18
cycloneii_lcell_comb \processador|Selector1~4 (
// Equation(s):
// \processador|Selector1~4_combout  = (\processador|R0|R_output [0] & (!\processador|R1|R_output [0] & ((\processador|Equal3~2_combout )))) # (!\processador|R0|R_output [0] & ((\processador|Equal2~3_combout ) # ((!\processador|R1|R_output [0] & 
// \processador|Equal3~2_combout ))))

	.dataa(\processador|R0|R_output [0]),
	.datab(\processador|R1|R_output [0]),
	.datac(\processador|Equal2~3_combout ),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~4 .lut_mask = 16'h7350;
defparam \processador|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N8
cycloneii_lcell_comb \processador|Selector1~5 (
// Equation(s):
// \processador|Selector1~5_combout  = (\processador|Selector1~3_combout ) # ((\processador|Selector1~4_combout ) # ((\processador|Equal8~1_combout  & \processador|R6|R_output [0])))

	.dataa(\processador|Selector1~3_combout ),
	.datab(\processador|Equal8~1_combout ),
	.datac(\processador|R6|R_output [0]),
	.datad(\processador|Selector1~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N16
cycloneii_lcell_comb \processador|Selector1~6 (
// Equation(s):
// \processador|Selector1~6_combout  = (\processador|Selector1~2_combout ) # ((\processador|Selector1~0_combout ) # ((\processador|Selector1~1_combout ) # (\processador|Selector1~5_combout )))

	.dataa(\processador|Selector1~2_combout ),
	.datab(\processador|Selector1~0_combout ),
	.datac(\processador|Selector1~1_combout ),
	.datad(\processador|Selector1~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N22
cycloneii_lcell_comb \processador|BusWires[0] (
// Equation(s):
// \processador|BusWires [0] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector1~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [0]))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|Selector1~6_combout ),
	.datad(\processador|WideNor0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|BusWires [0]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[0] .lut_mask = 16'hF0CC;
defparam \processador|BusWires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y17_N23
cycloneii_lcell_ff \processador|reg_dout|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [0]));

// Location: LCFF_X43_Y19_N1
cycloneii_lcell_ff \processador|IR_reg|R_output[9] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [9]));

// Location: LCCOMB_X43_Y19_N22
cycloneii_lcell_comb \processador|CU|Ain~0 (
// Equation(s):
// \processador|CU|Ain~0_combout  = (!\processador|C|Counter [2] & (!\processador|IR_reg|R_output [9] & ((!\processador|IR_reg|R_output [7]) # (!\processador|IR_reg|R_output [8]))))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Ain~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Ain~0 .lut_mask = 16'h0111;
defparam \processador|CU|Ain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
cycloneii_lcell_comb \processador|CU|Mux23~0 (
// Equation(s):
// \processador|CU|Mux23~0_combout  = (\processador|CU|Mux25~0_combout  & (!\mem_data|altsyncram_component|auto_generated|q_a [0] & \mem_data|altsyncram_component|auto_generated|q_a [1]))

	.dataa(vcc),
	.datab(\processador|CU|Mux25~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux23~0 .lut_mask = 16'h0C00;
defparam \processador|CU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
cycloneii_lcell_comb \processador|CU|Mux23~1 (
// Equation(s):
// \processador|CU|Mux23~1_combout  = (\processador|X|Decoder0~2_combout  & ((\processador|CU|Ain~0_combout ) # ((!\mem_data|altsyncram_component|auto_generated|q_a [2] & \processador|CU|Mux23~0_combout )))) # (!\processador|X|Decoder0~2_combout  & 
// (((!\mem_data|altsyncram_component|auto_generated|q_a [2] & \processador|CU|Mux23~0_combout ))))

	.dataa(\processador|X|Decoder0~2_combout ),
	.datab(\processador|CU|Ain~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\processador|CU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux23~1 .lut_mask = 16'h8F88;
defparam \processador|CU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneii_lcell_comb \processador|X|Decoder0~2 (
// Equation(s):
// \processador|X|Decoder0~2_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & (!\mem_data|altsyncram_component|auto_generated|q_a [3] & !\mem_data|altsyncram_component|auto_generated|q_a [5]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~2 .lut_mask = 16'h000C;
defparam \processador|X|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
cycloneii_lcell_comb \processador|CU|Mux23~2 (
// Equation(s):
// \processador|CU|Mux23~2_combout  = (\processador|CU|Mux21~24_combout  & ((\processador|CU|Mux23~1_combout ) # ((\processador|CU|Mux21~27_combout  & \processador|X|Decoder0~2_combout ))))

	.dataa(\processador|CU|Mux21~27_combout ),
	.datab(\processador|CU|Mux23~1_combout ),
	.datac(\processador|X|Decoder0~2_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux23~2 .lut_mask = 16'hEC00;
defparam \processador|CU|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneii_lcell_comb \processador|CU|Mux22~0 (
// Equation(s):
// \processador|CU|Mux22~0_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [0] & (\processador|CU|Mux25~0_combout  & (!\mem_data|altsyncram_component|auto_generated|q_a [2] & \mem_data|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datab(\processador|CU|Mux25~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux22~0 .lut_mask = 16'h0800;
defparam \processador|CU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
cycloneii_lcell_comb \processador|CU|Mux22~1 (
// Equation(s):
// \processador|CU|Mux22~1_combout  = (\processador|CU|Mux22~0_combout ) # ((\processador|X|Decoder0~3_combout  & \processador|CU|Ain~0_combout ))

	.dataa(vcc),
	.datab(\processador|X|Decoder0~3_combout ),
	.datac(\processador|CU|Mux22~0_combout ),
	.datad(\processador|CU|Ain~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux22~1 .lut_mask = 16'hFCF0;
defparam \processador|CU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
cycloneii_lcell_comb \processador|CU|Mux22~2 (
// Equation(s):
// \processador|CU|Mux22~2_combout  = (\processador|CU|Mux21~24_combout  & ((\processador|CU|Mux22~1_combout ) # ((\processador|CU|Mux21~27_combout  & \processador|X|Decoder0~3_combout ))))

	.dataa(\processador|CU|Mux21~27_combout ),
	.datab(\processador|X|Decoder0~3_combout ),
	.datac(\processador|CU|Mux22~1_combout ),
	.datad(\processador|CU|Mux21~24_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux22~2 .lut_mask = 16'hF800;
defparam \processador|CU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneii_lcell_comb \processador|Equal2~0 (
// Equation(s):
// \processador|Equal2~0_combout  = (\processador|Equal6~2_combout  & (!\processador|CU|Mux23~2_combout  & (!\processador|CU|Mux21~28_combout  & !\processador|CU|Mux22~2_combout )))

	.dataa(\processador|Equal6~2_combout ),
	.datab(\processador|CU|Mux23~2_combout ),
	.datac(\processador|CU|Mux21~28_combout ),
	.datad(\processador|CU|Mux22~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~0 .lut_mask = 16'h0002;
defparam \processador|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneii_lcell_comb \processador|Equal3~2 (
// Equation(s):
// \processador|Equal3~2_combout  = (\processador|CU|Mux24~2_combout  & (\processador|Equal2~0_combout  & (\processador|Equal3~1_combout  & \processador|Equal3~0_combout )))

	.dataa(\processador|CU|Mux24~2_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|Equal3~1_combout ),
	.datad(\processador|Equal3~0_combout ),
	.cin(gnd),
	.combout(\processador|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal3~2 .lut_mask = 16'h8000;
defparam \processador|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N8
cycloneii_lcell_comb \processador|WideNor0~1 (
// Equation(s):
// \processador|WideNor0~1_combout  = (\processador|WideNor0~0_combout ) # ((\processador|Equal3~2_combout ) # ((\processador|Equal4~0_combout ) # (\processador|Equal2~3_combout )))

	.dataa(\processador|WideNor0~0_combout ),
	.datab(\processador|Equal3~2_combout ),
	.datac(\processador|Equal4~0_combout ),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \processador|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N20
cycloneii_lcell_comb \processador|WideNor0~2 (
// Equation(s):
// \processador|WideNor0~2_combout  = (\processador|Equal7~3_combout ) # ((\processador|WideNor0~1_combout ) # ((\processador|Equal9~1_combout ) # (\processador|Equal8~1_combout )))

	.dataa(\processador|Equal7~3_combout ),
	.datab(\processador|WideNor0~1_combout ),
	.datac(\processador|Equal9~1_combout ),
	.datad(\processador|Equal8~1_combout ),
	.cin(gnd),
	.combout(\processador|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideNor0~2 .lut_mask = 16'hFFFE;
defparam \processador|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \processador|WideNor0~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|WideNor0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|WideNor0~2clkctrl_outclk ));
// synopsys translate_off
defparam \processador|WideNor0~2clkctrl .clock_type = "global clock";
defparam \processador|WideNor0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X46_Y22_N27
cycloneii_lcell_ff \processador|R4|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [6]));

// Location: LCCOMB_X46_Y22_N26
cycloneii_lcell_comb \processador|Selector6~1 (
// Equation(s):
// \processador|Selector6~1_combout  = (\processador|R7|PC_output [6] & ((\processador|Equal9~1_combout ) # ((\processador|R4|R_output [6] & \processador|Equal6~5_combout )))) # (!\processador|R7|PC_output [6] & (((\processador|R4|R_output [6] & 
// \processador|Equal6~5_combout ))))

	.dataa(\processador|R7|PC_output [6]),
	.datab(\processador|Equal9~1_combout ),
	.datac(\processador|R4|R_output [6]),
	.datad(\processador|Equal6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~1 .lut_mask = 16'hF888;
defparam \processador|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N30
cycloneii_lcell_comb \processador|R2|R_output[6]~feeder (
// Equation(s):
// \processador|R2|R_output[6]~feeder_combout  = \processador|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|R2|R_output[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R2|R_output[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|R2|R_output[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N31
cycloneii_lcell_ff \processador|R2|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R2|R_output[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [6]));

// Location: LCFF_X46_Y20_N29
cycloneii_lcell_ff \processador|R3|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [6]));

// Location: LCCOMB_X46_Y20_N28
cycloneii_lcell_comb \processador|Selector6~2 (
// Equation(s):
// \processador|Selector6~2_combout  = (\processador|Equal4~0_combout  & ((\processador|R2|R_output [6]) # ((\processador|R3|R_output [6] & \processador|Equal5~0_combout )))) # (!\processador|Equal4~0_combout  & (((\processador|R3|R_output [6] & 
// \processador|Equal5~0_combout ))))

	.dataa(\processador|Equal4~0_combout ),
	.datab(\processador|R2|R_output [6]),
	.datac(\processador|R3|R_output [6]),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~2 .lut_mask = 16'hF888;
defparam \processador|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
cycloneii_lcell_comb \processador|Selector6~4 (
// Equation(s):
// \processador|Selector6~4_combout  = (\processador|R1|R_output [6] & ((\processador|Equal3~2_combout ) # ((\processador|R0|R_output [6] & \processador|Equal2~3_combout )))) # (!\processador|R1|R_output [6] & (\processador|R0|R_output [6] & 
// (\processador|Equal2~3_combout )))

	.dataa(\processador|R1|R_output [6]),
	.datab(\processador|R0|R_output [6]),
	.datac(\processador|Equal2~3_combout ),
	.datad(\processador|Equal3~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N9
cycloneii_lcell_ff \processador|R6|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [6]));

// Location: LCCOMB_X47_Y20_N8
cycloneii_lcell_comb \processador|Selector6~5 (
// Equation(s):
// \processador|Selector6~5_combout  = (\processador|Selector6~3_combout ) # ((\processador|Selector6~4_combout ) # ((\processador|R6|R_output [6] & \processador|Equal8~1_combout )))

	.dataa(\processador|Selector6~3_combout ),
	.datab(\processador|Selector6~4_combout ),
	.datac(\processador|R6|R_output [6]),
	.datad(\processador|Equal8~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~5 .lut_mask = 16'hFEEE;
defparam \processador|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y22_N16
cycloneii_lcell_comb \processador|Selector6~6 (
// Equation(s):
// \processador|Selector6~6_combout  = (\processador|Selector6~0_combout ) # ((\processador|Selector6~1_combout ) # ((\processador|Selector6~2_combout ) # (\processador|Selector6~5_combout )))

	.dataa(\processador|Selector6~0_combout ),
	.datab(\processador|Selector6~1_combout ),
	.datac(\processador|Selector6~2_combout ),
	.datad(\processador|Selector6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N4
cycloneii_lcell_comb \processador|BusWires[6] (
// Equation(s):
// \processador|BusWires [6] = (GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & ((\processador|Selector6~6_combout ))) # (!GLOBAL(\processador|WideNor0~2clkctrl_outclk ) & (\processador|BusWires [6]))

	.dataa(vcc),
	.datab(\processador|BusWires [6]),
	.datac(\processador|WideNor0~2clkctrl_outclk ),
	.datad(\processador|Selector6~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [6]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[6] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N2
cycloneii_lcell_comb \processador|R0|R_output[6]~feeder (
// Equation(s):
// \processador|R0|R_output[6]~feeder_combout  = \processador|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|R0|R_output[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N3
cycloneii_lcell_ff \processador|R0|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [6]));

// Location: LCCOMB_X47_Y20_N24
cycloneii_lcell_comb \R0|WideOr0~0 (
// Equation(s):
// \R0|WideOr0~0_combout  = (!\processador|R0|R_output [4] & (!\processador|R0|R_output [6] & (!\processador|R0|R_output [5] & !\processador|R0|R_output [7])))

	.dataa(\processador|R0|R_output [4]),
	.datab(\processador|R0|R_output [6]),
	.datac(\processador|R0|R_output [5]),
	.datad(\processador|R0|R_output [7]),
	.cin(gnd),
	.combout(\R0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr0~0 .lut_mask = 16'h0001;
defparam \R0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N16
cycloneii_lcell_comb \processador|R0|R_output[0]~0 (
// Equation(s):
// \processador|R0|R_output[0]~0_combout  = !\processador|BusWires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|R0|R_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[0]~0 .lut_mask = 16'h00FF;
defparam \processador|R0|R_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N17
cycloneii_lcell_ff \processador|R0|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [0]));

// Location: LCCOMB_X46_Y17_N10
cycloneii_lcell_comb \processador|R0|R_output[1]~feeder (
// Equation(s):
// \processador|R0|R_output[1]~feeder_combout  = \processador|BusWires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|R0|R_output[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N11
cycloneii_lcell_ff \processador|R0|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R0|R_output[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [1]));

// Location: LCCOMB_X28_Y1_N24
cycloneii_lcell_comb \R0|WideOr6~0 (
// Equation(s):
// \R0|WideOr6~0_combout  = (\processador|R0|R_output [0] & ((\processador|R0|R_output [1]) # (\processador|R0|R_output [2] $ (!\processador|R0|R_output [3])))) # (!\processador|R0|R_output [0] & ((\processador|R0|R_output [2] $ (\processador|R0|R_output 
// [1])) # (!\processador|R0|R_output [3])))

	.dataa(\processador|R0|R_output [2]),
	.datab(\processador|R0|R_output [0]),
	.datac(\processador|R0|R_output [1]),
	.datad(\processador|R0|R_output [3]),
	.cin(gnd),
	.combout(\R0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr6~0 .lut_mask = 16'hDAF7;
defparam \R0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N14
cycloneii_lcell_comb \R0|WideOr6~1 (
// Equation(s):
// \R0|WideOr6~1_combout  = (!\R0|WideOr6~0_combout ) # (!\R0|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\R0|WideOr0~0_combout ),
	.datac(\R0|WideOr6~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R0|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr6~1 .lut_mask = 16'h3F3F;
defparam \R0|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N28
cycloneii_lcell_comb \R0|WideOr5~0 (
// Equation(s):
// \R0|WideOr5~0_combout  = (\processador|R0|R_output [1] & (!\processador|R0|R_output [2] & ((\processador|R0|R_output [3])))) # (!\processador|R0|R_output [1] & (!\processador|R0|R_output [0] & (\processador|R0|R_output [2] $ (\processador|R0|R_output 
// [3]))))

	.dataa(\processador|R0|R_output [2]),
	.datab(\processador|R0|R_output [0]),
	.datac(\processador|R0|R_output [1]),
	.datad(\processador|R0|R_output [3]),
	.cin(gnd),
	.combout(\R0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr5~0 .lut_mask = 16'h5102;
defparam \R0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N2
cycloneii_lcell_comb \R0|WideOr5~1 (
// Equation(s):
// \R0|WideOr5~1_combout  = (\R0|WideOr5~0_combout ) # (!\R0|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\R0|WideOr5~0_combout ),
	.datac(\R0|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R0|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr5~1 .lut_mask = 16'hCFCF;
defparam \R0|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N0
cycloneii_lcell_comb \R0|WideOr4~0 (
// Equation(s):
// \R0|WideOr4~0_combout  = (\processador|R0|R_output [1] & (((!\processador|R0|R_output [0] & \processador|R0|R_output [3])))) # (!\processador|R0|R_output [1] & ((\processador|R0|R_output [2] & ((\processador|R0|R_output [3]))) # (!\processador|R0|R_output 
// [2] & (!\processador|R0|R_output [0]))))

	.dataa(\processador|R0|R_output [2]),
	.datab(\processador|R0|R_output [0]),
	.datac(\processador|R0|R_output [1]),
	.datad(\processador|R0|R_output [3]),
	.cin(gnd),
	.combout(\R0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr4~0 .lut_mask = 16'h3B01;
defparam \R0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N10
cycloneii_lcell_comb \R0|WideOr4~1 (
// Equation(s):
// \R0|WideOr4~1_combout  = (\R0|WideOr4~0_combout ) # (!\R0|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\R0|WideOr4~0_combout ),
	.datac(\R0|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R0|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr4~1 .lut_mask = 16'hCFCF;
defparam \R0|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N12
cycloneii_lcell_comb \R0|WideOr3~0 (
// Equation(s):
// \R0|WideOr3~0_combout  = (\processador|R0|R_output [1] & ((\processador|R0|R_output [2] & (!\processador|R0|R_output [0])) # (!\processador|R0|R_output [2] & (\processador|R0|R_output [0] & !\processador|R0|R_output [3])))) # (!\processador|R0|R_output 
// [1] & (\processador|R0|R_output [3] & (\processador|R0|R_output [2] $ (!\processador|R0|R_output [0]))))

	.dataa(\processador|R0|R_output [2]),
	.datab(\processador|R0|R_output [0]),
	.datac(\processador|R0|R_output [1]),
	.datad(\processador|R0|R_output [3]),
	.cin(gnd),
	.combout(\R0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr3~0 .lut_mask = 16'h2960;
defparam \R0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N18
cycloneii_lcell_comb \R0|WideOr3~1 (
// Equation(s):
// \R0|WideOr3~1_combout  = (\R0|WideOr3~0_combout ) # (!\R0|WideOr0~0_combout )

	.dataa(\R0|WideOr3~0_combout ),
	.datab(vcc),
	.datac(\R0|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R0|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr3~1 .lut_mask = 16'hAFAF;
defparam \R0|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N20
cycloneii_lcell_comb \R0|WideOr2~0 (
// Equation(s):
// \R0|WideOr2~0_combout  = (\processador|R0|R_output [2] & (!\processador|R0|R_output [3] & ((\processador|R0|R_output [0]) # (\processador|R0|R_output [1])))) # (!\processador|R0|R_output [2] & (\processador|R0|R_output [0] & (\processador|R0|R_output [1] 
// & \processador|R0|R_output [3])))

	.dataa(\processador|R0|R_output [2]),
	.datab(\processador|R0|R_output [0]),
	.datac(\processador|R0|R_output [1]),
	.datad(\processador|R0|R_output [3]),
	.cin(gnd),
	.combout(\R0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr2~0 .lut_mask = 16'h40A8;
defparam \R0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N26
cycloneii_lcell_comb \R0|WideOr2~1 (
// Equation(s):
// \R0|WideOr2~1_combout  = (\R0|WideOr2~0_combout ) # (!\R0|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\R0|WideOr0~0_combout ),
	.datac(\R0|WideOr2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R0|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr2~1 .lut_mask = 16'hF3F3;
defparam \R0|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N8
cycloneii_lcell_comb \R0|WideOr1~0 (
// Equation(s):
// \R0|WideOr1~0_combout  = (\processador|R0|R_output [1] & ((\processador|R0|R_output [0] & (\processador|R0|R_output [2])) # (!\processador|R0|R_output [0] & ((!\processador|R0|R_output [3]))))) # (!\processador|R0|R_output [1] & (\processador|R0|R_output 
// [2] & (\processador|R0|R_output [0] $ (\processador|R0|R_output [3]))))

	.dataa(\processador|R0|R_output [2]),
	.datab(\processador|R0|R_output [0]),
	.datac(\processador|R0|R_output [1]),
	.datad(\processador|R0|R_output [3]),
	.cin(gnd),
	.combout(\R0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr1~0 .lut_mask = 16'h82B8;
defparam \R0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N30
cycloneii_lcell_comb \R0|WideOr1~1 (
// Equation(s):
// \R0|WideOr1~1_combout  = (\R0|WideOr1~0_combout ) # (!\R0|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\R0|WideOr0~0_combout ),
	.datac(\R0|WideOr1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R0|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr1~1 .lut_mask = 16'hF3F3;
defparam \R0|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N16
cycloneii_lcell_comb \R0|WideOr0~1 (
// Equation(s):
// \R0|WideOr0~1_combout  = (\processador|R0|R_output [2] & (!\processador|R0|R_output [1] & (\processador|R0|R_output [0] $ (!\processador|R0|R_output [3])))) # (!\processador|R0|R_output [2] & (!\processador|R0|R_output [0] & (\processador|R0|R_output [1] 
// $ (\processador|R0|R_output [3]))))

	.dataa(\processador|R0|R_output [2]),
	.datab(\processador|R0|R_output [0]),
	.datac(\processador|R0|R_output [1]),
	.datad(\processador|R0|R_output [3]),
	.cin(gnd),
	.combout(\R0|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr0~1 .lut_mask = 16'h0912;
defparam \R0|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N22
cycloneii_lcell_comb \R0|WideOr0~2 (
// Equation(s):
// \R0|WideOr0~2_combout  = (\R0|WideOr0~0_combout  & \R0|WideOr0~1_combout )

	.dataa(vcc),
	.datab(\R0|WideOr0~0_combout ),
	.datac(\R0|WideOr0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R0|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R0|WideOr0~2 .lut_mask = 16'hC0C0;
defparam \R0|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N11
cycloneii_lcell_ff \processador|R1|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [3]));

// Location: LCCOMB_X64_Y11_N4
cycloneii_lcell_comb \R1|WideOr6~0 (
// Equation(s):
// \R1|WideOr6~0_combout  = (\processador|R1|R_output [0] & ((\processador|R1|R_output [2] $ (\processador|R1|R_output [3])) # (!\processador|R1|R_output [1]))) # (!\processador|R1|R_output [0] & ((\processador|R1|R_output [3]) # (\processador|R1|R_output 
// [2] $ (!\processador|R1|R_output [1]))))

	.dataa(\processador|R1|R_output [2]),
	.datab(\processador|R1|R_output [1]),
	.datac(\processador|R1|R_output [3]),
	.datad(\processador|R1|R_output [0]),
	.cin(gnd),
	.combout(\R1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr6~0 .lut_mask = 16'h7BF9;
defparam \R1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N5
cycloneii_lcell_ff \processador|R1|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [6]));

// Location: LCFF_X46_Y19_N25
cycloneii_lcell_ff \processador|R1|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(\processador|BusWires [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [7]));

// Location: LCCOMB_X47_Y20_N4
cycloneii_lcell_comb \R1|WideOr0~0 (
// Equation(s):
// \R1|WideOr0~0_combout  = (!\processador|R1|R_output [5] & (!\processador|R1|R_output [6] & (!\processador|R1|R_output [7] & !\processador|R1|R_output [4])))

	.dataa(\processador|R1|R_output [5]),
	.datab(\processador|R1|R_output [6]),
	.datac(\processador|R1|R_output [7]),
	.datad(\processador|R1|R_output [4]),
	.cin(gnd),
	.combout(\R1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr0~0 .lut_mask = 16'h0001;
defparam \R1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N6
cycloneii_lcell_comb \R1|WideOr6~1 (
// Equation(s):
// \R1|WideOr6~1_combout  = (!\R1|WideOr0~0_combout ) # (!\R1|WideOr6~0_combout )

	.dataa(vcc),
	.datab(\R1|WideOr6~0_combout ),
	.datac(vcc),
	.datad(\R1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\R1|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr6~1 .lut_mask = 16'h33FF;
defparam \R1|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N12
cycloneii_lcell_comb \R1|WideOr5~0 (
// Equation(s):
// \R1|WideOr5~0_combout  = (\processador|R1|R_output [1] & (!\processador|R1|R_output [0] & (\processador|R1|R_output [2] $ (!\processador|R1|R_output [3])))) # (!\processador|R1|R_output [1] & (!\processador|R1|R_output [2] & (!\processador|R1|R_output 
// [3])))

	.dataa(\processador|R1|R_output [2]),
	.datab(\processador|R1|R_output [1]),
	.datac(\processador|R1|R_output [3]),
	.datad(\processador|R1|R_output [0]),
	.cin(gnd),
	.combout(\R1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr5~0 .lut_mask = 16'h0185;
defparam \R1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N14
cycloneii_lcell_comb \R1|WideOr5~1 (
// Equation(s):
// \R1|WideOr5~1_combout  = (\R1|WideOr5~0_combout ) # (!\R1|WideOr0~0_combout )

	.dataa(\R1|WideOr0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\R1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\R1|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr5~1 .lut_mask = 16'hFF55;
defparam \R1|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N0
cycloneii_lcell_comb \R1|WideOr4~0 (
// Equation(s):
// \R1|WideOr4~0_combout  = (\processador|R1|R_output [1] & ((\processador|R1|R_output [2] & (!\processador|R1|R_output [3])) # (!\processador|R1|R_output [2] & ((!\processador|R1|R_output [0]))))) # (!\processador|R1|R_output [1] & 
// (((!\processador|R1|R_output [3] & !\processador|R1|R_output [0]))))

	.dataa(\processador|R1|R_output [2]),
	.datab(\processador|R1|R_output [1]),
	.datac(\processador|R1|R_output [3]),
	.datad(\processador|R1|R_output [0]),
	.cin(gnd),
	.combout(\R1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr4~0 .lut_mask = 16'h084F;
defparam \R1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N26
cycloneii_lcell_comb \R1|WideOr4~1 (
// Equation(s):
// \R1|WideOr4~1_combout  = (\R1|WideOr4~0_combout ) # (!\R1|WideOr0~0_combout )

	.dataa(\R1|WideOr0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\R1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\R1|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr4~1 .lut_mask = 16'hFF55;
defparam \R1|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N28
cycloneii_lcell_comb \R1|WideOr3~0 (
// Equation(s):
// \R1|WideOr3~0_combout  = (\processador|R1|R_output [1] & (!\processador|R1|R_output [3] & (\processador|R1|R_output [2] $ (!\processador|R1|R_output [0])))) # (!\processador|R1|R_output [1] & ((\processador|R1|R_output [2] & ((!\processador|R1|R_output 
// [0]))) # (!\processador|R1|R_output [2] & (\processador|R1|R_output [3] & \processador|R1|R_output [0]))))

	.dataa(\processador|R1|R_output [2]),
	.datab(\processador|R1|R_output [1]),
	.datac(\processador|R1|R_output [3]),
	.datad(\processador|R1|R_output [0]),
	.cin(gnd),
	.combout(\R1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr3~0 .lut_mask = 16'h1826;
defparam \R1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N30
cycloneii_lcell_comb \R1|WideOr3~1 (
// Equation(s):
// \R1|WideOr3~1_combout  = (\R1|WideOr3~0_combout ) # (!\R1|WideOr0~0_combout )

	.dataa(\R1|WideOr0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\R1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\R1|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr3~1 .lut_mask = 16'hFF55;
defparam \R1|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N20
cycloneii_lcell_comb \R1|WideOr2~0 (
// Equation(s):
// \R1|WideOr2~0_combout  = (\processador|R1|R_output [2] & (\processador|R1|R_output [3] & ((\processador|R1|R_output [0]) # (!\processador|R1|R_output [1])))) # (!\processador|R1|R_output [2] & (!\processador|R1|R_output [1] & (!\processador|R1|R_output 
// [3] & \processador|R1|R_output [0])))

	.dataa(\processador|R1|R_output [2]),
	.datab(\processador|R1|R_output [1]),
	.datac(\processador|R1|R_output [3]),
	.datad(\processador|R1|R_output [0]),
	.cin(gnd),
	.combout(\R1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr2~0 .lut_mask = 16'hA120;
defparam \R1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N18
cycloneii_lcell_comb \R1|WideOr2~1 (
// Equation(s):
// \R1|WideOr2~1_combout  = (\R1|WideOr2~0_combout ) # (!\R1|WideOr0~0_combout )

	.dataa(\R1|WideOr2~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\R1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\R1|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr2~1 .lut_mask = 16'hAAFF;
defparam \R1|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N16
cycloneii_lcell_comb \R1|WideOr1~0 (
// Equation(s):
// \R1|WideOr1~0_combout  = (\processador|R1|R_output [1] & (\processador|R1|R_output [2] & (\processador|R1|R_output [3] $ (!\processador|R1|R_output [0])))) # (!\processador|R1|R_output [1] & ((\processador|R1|R_output [0] & (\processador|R1|R_output [2])) 
// # (!\processador|R1|R_output [0] & ((\processador|R1|R_output [3])))))

	.dataa(\processador|R1|R_output [2]),
	.datab(\processador|R1|R_output [1]),
	.datac(\processador|R1|R_output [3]),
	.datad(\processador|R1|R_output [0]),
	.cin(gnd),
	.combout(\R1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr1~0 .lut_mask = 16'hA238;
defparam \R1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N10
cycloneii_lcell_comb \R1|WideOr1~1 (
// Equation(s):
// \R1|WideOr1~1_combout  = (\R1|WideOr1~0_combout ) # (!\R1|WideOr0~0_combout )

	.dataa(\R1|WideOr1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\R1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\R1|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr1~1 .lut_mask = 16'hAAFF;
defparam \R1|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N24
cycloneii_lcell_comb \R1|WideOr0~1 (
// Equation(s):
// \R1|WideOr0~1_combout  = (\processador|R1|R_output [2] & (\processador|R1|R_output [1] & (\processador|R1|R_output [3] $ (\processador|R1|R_output [0])))) # (!\processador|R1|R_output [2] & (!\processador|R1|R_output [0] & (\processador|R1|R_output [1] $ 
// (\processador|R1|R_output [3]))))

	.dataa(\processador|R1|R_output [2]),
	.datab(\processador|R1|R_output [1]),
	.datac(\processador|R1|R_output [3]),
	.datad(\processador|R1|R_output [0]),
	.cin(gnd),
	.combout(\R1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr0~1 .lut_mask = 16'h0894;
defparam \R1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N22
cycloneii_lcell_comb \R1|WideOr0~2 (
// Equation(s):
// \R1|WideOr0~2_combout  = (\R1|WideOr0~1_combout  & \R1|WideOr0~0_combout )

	.dataa(\R1|WideOr0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\R1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\R1|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R1|WideOr0~2 .lut_mask = 16'hAA00;
defparam \R1|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N21
cycloneii_lcell_ff \processador|R2|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [3]));

// Location: LCFF_X45_Y20_N9
cycloneii_lcell_ff \processador|R2|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [2]));

// Location: LCCOMB_X61_Y10_N4
cycloneii_lcell_comb \R2|WideOr6~0 (
// Equation(s):
// \R2|WideOr6~0_combout  = (\processador|R2|R_output [0] & ((\processador|R2|R_output [1]) # (\processador|R2|R_output [3] $ (\processador|R2|R_output [2])))) # (!\processador|R2|R_output [0] & ((\processador|R2|R_output [3]) # (\processador|R2|R_output [1] 
// $ (\processador|R2|R_output [2]))))

	.dataa(\processador|R2|R_output [0]),
	.datab(\processador|R2|R_output [1]),
	.datac(\processador|R2|R_output [3]),
	.datad(\processador|R2|R_output [2]),
	.cin(gnd),
	.combout(\R2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr6~0 .lut_mask = 16'hDBFC;
defparam \R2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N10
cycloneii_lcell_comb \R2|WideOr0~0 (
// Equation(s):
// \R2|WideOr0~0_combout  = (!\processador|R2|R_output [4] & (!\processador|R2|R_output [7] & (!\processador|R2|R_output [5] & !\processador|R2|R_output [6])))

	.dataa(\processador|R2|R_output [4]),
	.datab(\processador|R2|R_output [7]),
	.datac(\processador|R2|R_output [5]),
	.datad(\processador|R2|R_output [6]),
	.cin(gnd),
	.combout(\R2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr0~0 .lut_mask = 16'h0001;
defparam \R2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N26
cycloneii_lcell_comb \R2|WideOr6~1 (
// Equation(s):
// \R2|WideOr6~1_combout  = (!\R2|WideOr0~0_combout ) # (!\R2|WideOr6~0_combout )

	.dataa(vcc),
	.datab(\R2|WideOr6~0_combout ),
	.datac(\R2|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr6~1 .lut_mask = 16'h3F3F;
defparam \R2|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N12
cycloneii_lcell_comb \R2|WideOr5~0 (
// Equation(s):
// \R2|WideOr5~0_combout  = (\processador|R2|R_output [1] & (((!\processador|R2|R_output [3] & !\processador|R2|R_output [2])))) # (!\processador|R2|R_output [1] & (!\processador|R2|R_output [0] & (\processador|R2|R_output [3] $ (!\processador|R2|R_output 
// [2]))))

	.dataa(\processador|R2|R_output [0]),
	.datab(\processador|R2|R_output [1]),
	.datac(\processador|R2|R_output [3]),
	.datad(\processador|R2|R_output [2]),
	.cin(gnd),
	.combout(\R2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr5~0 .lut_mask = 16'h100D;
defparam \R2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N10
cycloneii_lcell_comb \R2|WideOr5~1 (
// Equation(s):
// \R2|WideOr5~1_combout  = (\R2|WideOr5~0_combout ) # (!\R2|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R2|WideOr0~0_combout ),
	.datad(\R2|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\R2|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr5~1 .lut_mask = 16'hFF0F;
defparam \R2|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N0
cycloneii_lcell_comb \R2|WideOr4~0 (
// Equation(s):
// \R2|WideOr4~0_combout  = (\processador|R2|R_output [1] & (!\processador|R2|R_output [0] & (!\processador|R2|R_output [3]))) # (!\processador|R2|R_output [1] & ((\processador|R2|R_output [2] & ((!\processador|R2|R_output [3]))) # (!\processador|R2|R_output 
// [2] & (!\processador|R2|R_output [0]))))

	.dataa(\processador|R2|R_output [0]),
	.datab(\processador|R2|R_output [1]),
	.datac(\processador|R2|R_output [3]),
	.datad(\processador|R2|R_output [2]),
	.cin(gnd),
	.combout(\R2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr4~0 .lut_mask = 16'h0715;
defparam \R2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N30
cycloneii_lcell_comb \R2|WideOr4~1 (
// Equation(s):
// \R2|WideOr4~1_combout  = (\R2|WideOr4~0_combout ) # (!\R2|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R2|WideOr0~0_combout ),
	.datad(\R2|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\R2|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr4~1 .lut_mask = 16'hFF0F;
defparam \R2|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N28
cycloneii_lcell_comb \R2|WideOr3~0 (
// Equation(s):
// \R2|WideOr3~0_combout  = (\processador|R2|R_output [1] & ((\processador|R2|R_output [0] & (\processador|R2|R_output [3] & !\processador|R2|R_output [2])) # (!\processador|R2|R_output [0] & ((\processador|R2|R_output [2]))))) # (!\processador|R2|R_output 
// [1] & (!\processador|R2|R_output [3] & (\processador|R2|R_output [0] $ (!\processador|R2|R_output [2]))))

	.dataa(\processador|R2|R_output [0]),
	.datab(\processador|R2|R_output [1]),
	.datac(\processador|R2|R_output [3]),
	.datad(\processador|R2|R_output [2]),
	.cin(gnd),
	.combout(\R2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr3~0 .lut_mask = 16'h4681;
defparam \R2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N2
cycloneii_lcell_comb \R2|WideOr3~1 (
// Equation(s):
// \R2|WideOr3~1_combout  = (\R2|WideOr3~0_combout ) # (!\R2|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R2|WideOr0~0_combout ),
	.datad(\R2|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\R2|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr3~1 .lut_mask = 16'hFF0F;
defparam \R2|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N16
cycloneii_lcell_comb \R2|WideOr2~0 (
// Equation(s):
// \R2|WideOr2~0_combout  = (\processador|R2|R_output [3] & (\processador|R2|R_output [2] & ((\processador|R2|R_output [0]) # (\processador|R2|R_output [1])))) # (!\processador|R2|R_output [3] & (\processador|R2|R_output [0] & (\processador|R2|R_output [1] & 
// !\processador|R2|R_output [2])))

	.dataa(\processador|R2|R_output [0]),
	.datab(\processador|R2|R_output [1]),
	.datac(\processador|R2|R_output [3]),
	.datad(\processador|R2|R_output [2]),
	.cin(gnd),
	.combout(\R2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr2~0 .lut_mask = 16'hE008;
defparam \R2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N14
cycloneii_lcell_comb \R2|WideOr2~1 (
// Equation(s):
// \R2|WideOr2~1_combout  = (\R2|WideOr2~0_combout ) # (!\R2|WideOr0~0_combout )

	.dataa(\R2|WideOr2~0_combout ),
	.datab(vcc),
	.datac(\R2|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr2~1 .lut_mask = 16'hAFAF;
defparam \R2|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N20
cycloneii_lcell_comb \R2|WideOr1~0 (
// Equation(s):
// \R2|WideOr1~0_combout  = (\processador|R2|R_output [1] & ((\processador|R2|R_output [0] & ((\processador|R2|R_output [2]))) # (!\processador|R2|R_output [0] & (\processador|R2|R_output [3])))) # (!\processador|R2|R_output [1] & (\processador|R2|R_output 
// [2] & (\processador|R2|R_output [0] $ (!\processador|R2|R_output [3]))))

	.dataa(\processador|R2|R_output [0]),
	.datab(\processador|R2|R_output [1]),
	.datac(\processador|R2|R_output [3]),
	.datad(\processador|R2|R_output [2]),
	.cin(gnd),
	.combout(\R2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr1~0 .lut_mask = 16'hE940;
defparam \R2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N18
cycloneii_lcell_comb \R2|WideOr1~1 (
// Equation(s):
// \R2|WideOr1~1_combout  = (\R2|WideOr1~0_combout ) # (!\R2|WideOr0~0_combout )

	.dataa(\R2|WideOr1~0_combout ),
	.datab(vcc),
	.datac(\R2|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr1~1 .lut_mask = 16'hAFAF;
defparam \R2|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N8
cycloneii_lcell_comb \R2|WideOr0~1 (
// Equation(s):
// \R2|WideOr0~1_combout  = (\processador|R2|R_output [3] & (!\processador|R2|R_output [0] & (\processador|R2|R_output [1] $ (\processador|R2|R_output [2])))) # (!\processador|R2|R_output [3] & (!\processador|R2|R_output [1] & (\processador|R2|R_output [0] $ 
// (!\processador|R2|R_output [2]))))

	.dataa(\processador|R2|R_output [0]),
	.datab(\processador|R2|R_output [1]),
	.datac(\processador|R2|R_output [3]),
	.datad(\processador|R2|R_output [2]),
	.cin(gnd),
	.combout(\R2|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr0~1 .lut_mask = 16'h1241;
defparam \R2|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y10_N22
cycloneii_lcell_comb \R2|WideOr0~2 (
// Equation(s):
// \R2|WideOr0~2_combout  = (\R2|WideOr0~1_combout  & \R2|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\R2|WideOr0~1_combout ),
	.datac(\R2|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R2|WideOr0~2 .lut_mask = 16'hC0C0;
defparam \R2|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N25
cycloneii_lcell_ff \processador|R3|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [2]));

// Location: LCFF_X46_Y20_N13
cycloneii_lcell_ff \processador|R3|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [0]));

// Location: LCCOMB_X58_Y12_N8
cycloneii_lcell_comb \R3|WideOr6~0 (
// Equation(s):
// \R3|WideOr6~0_combout  = (\processador|R3|R_output [0] & ((\processador|R3|R_output [3]) # (\processador|R3|R_output [1] $ (\processador|R3|R_output [2])))) # (!\processador|R3|R_output [0] & ((\processador|R3|R_output [1]) # (\processador|R3|R_output [3] 
// $ (\processador|R3|R_output [2]))))

	.dataa(\processador|R3|R_output [3]),
	.datab(\processador|R3|R_output [1]),
	.datac(\processador|R3|R_output [2]),
	.datad(\processador|R3|R_output [0]),
	.cin(gnd),
	.combout(\R3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr6~0 .lut_mask = 16'hBEDE;
defparam \R3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N9
cycloneii_lcell_ff \processador|R3|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [4]));

// Location: LCCOMB_X46_Y20_N8
cycloneii_lcell_comb \R3|WideOr0~0 (
// Equation(s):
// \R3|WideOr0~0_combout  = (!\processador|R3|R_output [7] & (!\processador|R3|R_output [5] & (!\processador|R3|R_output [4] & !\processador|R3|R_output [6])))

	.dataa(\processador|R3|R_output [7]),
	.datab(\processador|R3|R_output [5]),
	.datac(\processador|R3|R_output [4]),
	.datad(\processador|R3|R_output [6]),
	.cin(gnd),
	.combout(\R3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr0~0 .lut_mask = 16'h0001;
defparam \R3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N18
cycloneii_lcell_comb \R3|WideOr6~1 (
// Equation(s):
// \R3|WideOr6~1_combout  = (!\R3|WideOr0~0_combout ) # (!\R3|WideOr6~0_combout )

	.dataa(vcc),
	.datab(\R3|WideOr6~0_combout ),
	.datac(\R3|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R3|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr6~1 .lut_mask = 16'h3F3F;
defparam \R3|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N12
cycloneii_lcell_comb \R3|WideOr5~0 (
// Equation(s):
// \R3|WideOr5~0_combout  = (\processador|R3|R_output [1] & (!\processador|R3|R_output [3] & (!\processador|R3|R_output [2]))) # (!\processador|R3|R_output [1] & (\processador|R3|R_output [0] & (\processador|R3|R_output [3] $ (!\processador|R3|R_output 
// [2]))))

	.dataa(\processador|R3|R_output [3]),
	.datab(\processador|R3|R_output [1]),
	.datac(\processador|R3|R_output [2]),
	.datad(\processador|R3|R_output [0]),
	.cin(gnd),
	.combout(\R3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr5~0 .lut_mask = 16'h2504;
defparam \R3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N2
cycloneii_lcell_comb \R3|WideOr5~1 (
// Equation(s):
// \R3|WideOr5~1_combout  = (\R3|WideOr5~0_combout ) # (!\R3|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R3|WideOr0~0_combout ),
	.datad(\R3|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\R3|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr5~1 .lut_mask = 16'hFF0F;
defparam \R3|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N0
cycloneii_lcell_comb \R3|WideOr4~0 (
// Equation(s):
// \R3|WideOr4~0_combout  = (\processador|R3|R_output [1] & (!\processador|R3|R_output [3] & ((\processador|R3|R_output [0])))) # (!\processador|R3|R_output [1] & ((\processador|R3|R_output [2] & (!\processador|R3|R_output [3])) # (!\processador|R3|R_output 
// [2] & ((\processador|R3|R_output [0])))))

	.dataa(\processador|R3|R_output [3]),
	.datab(\processador|R3|R_output [1]),
	.datac(\processador|R3|R_output [2]),
	.datad(\processador|R3|R_output [0]),
	.cin(gnd),
	.combout(\R3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr4~0 .lut_mask = 16'h5710;
defparam \R3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N14
cycloneii_lcell_comb \R3|WideOr4~1 (
// Equation(s):
// \R3|WideOr4~1_combout  = (\R3|WideOr4~0_combout ) # (!\R3|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R3|WideOr0~0_combout ),
	.datad(\R3|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\R3|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr4~1 .lut_mask = 16'hFF0F;
defparam \R3|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N28
cycloneii_lcell_comb \R3|WideOr3~0 (
// Equation(s):
// \R3|WideOr3~0_combout  = (\processador|R3|R_output [1] & ((\processador|R3|R_output [2] & ((\processador|R3|R_output [0]))) # (!\processador|R3|R_output [2] & (\processador|R3|R_output [3] & !\processador|R3|R_output [0])))) # (!\processador|R3|R_output 
// [1] & (!\processador|R3|R_output [3] & (\processador|R3|R_output [2] $ (\processador|R3|R_output [0]))))

	.dataa(\processador|R3|R_output [3]),
	.datab(\processador|R3|R_output [1]),
	.datac(\processador|R3|R_output [2]),
	.datad(\processador|R3|R_output [0]),
	.cin(gnd),
	.combout(\R3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr3~0 .lut_mask = 16'hC118;
defparam \R3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N30
cycloneii_lcell_comb \R3|WideOr3~1 (
// Equation(s):
// \R3|WideOr3~1_combout  = (\R3|WideOr3~0_combout ) # (!\R3|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R3|WideOr0~0_combout ),
	.datad(\R3|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\R3|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr3~1 .lut_mask = 16'hFF0F;
defparam \R3|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N20
cycloneii_lcell_comb \R3|WideOr2~0 (
// Equation(s):
// \R3|WideOr2~0_combout  = (\processador|R3|R_output [3] & (\processador|R3|R_output [2] & ((\processador|R3|R_output [1]) # (!\processador|R3|R_output [0])))) # (!\processador|R3|R_output [3] & (\processador|R3|R_output [1] & (!\processador|R3|R_output [2] 
// & !\processador|R3|R_output [0])))

	.dataa(\processador|R3|R_output [3]),
	.datab(\processador|R3|R_output [1]),
	.datac(\processador|R3|R_output [2]),
	.datad(\processador|R3|R_output [0]),
	.cin(gnd),
	.combout(\R3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr2~0 .lut_mask = 16'h80A4;
defparam \R3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N26
cycloneii_lcell_comb \R3|WideOr2~1 (
// Equation(s):
// \R3|WideOr2~1_combout  = (\R3|WideOr2~0_combout ) # (!\R3|WideOr0~0_combout )

	.dataa(\R3|WideOr2~0_combout ),
	.datab(vcc),
	.datac(\R3|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R3|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr2~1 .lut_mask = 16'hAFAF;
defparam \R3|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N16
cycloneii_lcell_comb \R3|WideOr1~0 (
// Equation(s):
// \R3|WideOr1~0_combout  = (\processador|R3|R_output [3] & ((\processador|R3|R_output [0] & (\processador|R3|R_output [1])) # (!\processador|R3|R_output [0] & ((\processador|R3|R_output [2]))))) # (!\processador|R3|R_output [3] & (\processador|R3|R_output 
// [2] & (\processador|R3|R_output [1] $ (\processador|R3|R_output [0]))))

	.dataa(\processador|R3|R_output [3]),
	.datab(\processador|R3|R_output [1]),
	.datac(\processador|R3|R_output [2]),
	.datad(\processador|R3|R_output [0]),
	.cin(gnd),
	.combout(\R3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr1~0 .lut_mask = 16'h98E0;
defparam \R3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N10
cycloneii_lcell_comb \R3|WideOr1~1 (
// Equation(s):
// \R3|WideOr1~1_combout  = (\R3|WideOr1~0_combout ) # (!\R3|WideOr0~0_combout )

	.dataa(\R3|WideOr1~0_combout ),
	.datab(vcc),
	.datac(\R3|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R3|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr1~1 .lut_mask = 16'hAFAF;
defparam \R3|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N24
cycloneii_lcell_comb \R3|WideOr0~1 (
// Equation(s):
// \R3|WideOr0~1_combout  = (\processador|R3|R_output [3] & (\processador|R3|R_output [0] & (\processador|R3|R_output [1] $ (\processador|R3|R_output [2])))) # (!\processador|R3|R_output [3] & (!\processador|R3|R_output [1] & (\processador|R3|R_output [2] $ 
// (\processador|R3|R_output [0]))))

	.dataa(\processador|R3|R_output [3]),
	.datab(\processador|R3|R_output [1]),
	.datac(\processador|R3|R_output [2]),
	.datad(\processador|R3|R_output [0]),
	.cin(gnd),
	.combout(\R3|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr0~1 .lut_mask = 16'h2910;
defparam \R3|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y12_N22
cycloneii_lcell_comb \R3|WideOr0~2 (
// Equation(s):
// \R3|WideOr0~2_combout  = (\R3|WideOr0~1_combout  & \R3|WideOr0~0_combout )

	.dataa(\R3|WideOr0~1_combout ),
	.datab(vcc),
	.datac(\R3|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R3|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \R3|WideOr0~2 .lut_mask = 16'hA0A0;
defparam \R3|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneii_lcell_comb \Counter|WideOr6~0 (
// Equation(s):
// \Counter|WideOr6~0_combout  = (\processador|C|Counter [1] & (\processador|C|Counter [0] & \processador|C|Counter [2])) # (!\processador|C|Counter [1] & ((!\processador|C|Counter [2])))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\Counter|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|WideOr6~0 .lut_mask = 16'hC033;
defparam \Counter|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneii_lcell_comb \Counter|WideOr5~0 (
// Equation(s):
// \Counter|WideOr5~0_combout  = (\processador|C|Counter [2]) # ((!\processador|C|Counter [1] & !\processador|C|Counter [0]))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\Counter|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|WideOr5~0 .lut_mask = 16'hFF03;
defparam \Counter|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneii_lcell_comb \Counter|WideOr4~0 (
// Equation(s):
// \Counter|WideOr4~0_combout  = (\processador|C|Counter [0]) # ((!\processador|C|Counter [1] & \processador|C|Counter [2]))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\Counter|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|WideOr4~0 .lut_mask = 16'hF3F0;
defparam \Counter|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneii_lcell_comb \Counter|WideOr3~0 (
// Equation(s):
// \Counter|WideOr3~0_combout  = (\processador|C|Counter [1] & (\processador|C|Counter [0] & \processador|C|Counter [2])) # (!\processador|C|Counter [1] & (\processador|C|Counter [0] $ (\processador|C|Counter [2])))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\Counter|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|WideOr3~0 .lut_mask = 16'hC330;
defparam \Counter|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneii_lcell_comb \Counter|WideOr1~0 (
// Equation(s):
// \Counter|WideOr1~0_combout  = (\processador|C|Counter [1] $ (!\processador|C|Counter [0])) # (!\processador|C|Counter [2])

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\Counter|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|WideOr1~0 .lut_mask = 16'hC3FF;
defparam \Counter|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneii_lcell_comb \Counter|WideOr0~0 (
// Equation(s):
// \Counter|WideOr0~0_combout  = (!\processador|C|Counter [1] & (\processador|C|Counter [0] $ (\processador|C|Counter [2])))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\Counter|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Counter|WideOr0~0 .lut_mask = 16'h0330;
defparam \Counter|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
cycloneii_lcell_comb \Addr|WideOr6~0 (
// Equation(s):
// \Addr|WideOr6~0_combout  = (\processador|reg_addr|R_output [0] & ((\processador|reg_addr|R_output [2] $ (!\processador|reg_addr|R_output [1])) # (!\processador|reg_addr|R_output [3]))) # (!\processador|reg_addr|R_output [0] & 
// ((\processador|reg_addr|R_output [3] $ (!\processador|reg_addr|R_output [2])) # (!\processador|reg_addr|R_output [1])))

	.dataa(\processador|reg_addr|R_output [3]),
	.datab(\processador|reg_addr|R_output [2]),
	.datac(\processador|reg_addr|R_output [0]),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\Addr|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr6~0 .lut_mask = 16'hD97F;
defparam \Addr|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N22
cycloneii_lcell_comb \processador|reg_addr|Add0~12 (
// Equation(s):
// \processador|reg_addr|Add0~12_combout  = (\processador|reg_addr|pc_value [6] & (\processador|reg_addr|Add0~11  $ (GND))) # (!\processador|reg_addr|pc_value [6] & (!\processador|reg_addr|Add0~11  & VCC))
// \processador|reg_addr|Add0~13  = CARRY((\processador|reg_addr|pc_value [6] & !\processador|reg_addr|Add0~11 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~11 ),
	.combout(\processador|reg_addr|Add0~12_combout ),
	.cout(\processador|reg_addr|Add0~13 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~12 .lut_mask = 16'hC30C;
defparam \processador|reg_addr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y23_N23
cycloneii_lcell_ff \processador|reg_addr|pc_value[6] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [6]));

// Location: LCCOMB_X45_Y23_N24
cycloneii_lcell_comb \processador|reg_addr|Add0~14 (
// Equation(s):
// \processador|reg_addr|Add0~14_combout  = \processador|reg_addr|pc_value [7] $ (\processador|reg_addr|Add0~13 )

	.dataa(\processador|reg_addr|pc_value [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~13 ),
	.combout(\processador|reg_addr|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|Add0~14 .lut_mask = 16'h5A5A;
defparam \processador|reg_addr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
cycloneii_lcell_comb \processador|reg_addr|R_output~10 (
// Equation(s):
// \processador|reg_addr|R_output~10_combout  = (\processador|CU|Mux9~3_combout  & (\processador|reg_addr|Add0~14_combout )) # (!\processador|CU|Mux9~3_combout  & ((\processador|BusWires [7])))

	.dataa(vcc),
	.datab(\processador|reg_addr|Add0~14_combout ),
	.datac(\processador|CU|Mux9~3_combout ),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~10 .lut_mask = 16'hCFC0;
defparam \processador|reg_addr|R_output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N27
cycloneii_lcell_ff \processador|reg_addr|R_output[7] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|R_output~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [7]));

// Location: LCCOMB_X46_Y23_N12
cycloneii_lcell_comb \processador|reg_addr|R_output~9 (
// Equation(s):
// \processador|reg_addr|R_output~9_combout  = (\processador|CU|Mux9~3_combout  & (\processador|reg_addr|Add0~12_combout )) # (!\processador|CU|Mux9~3_combout  & ((\processador|BusWires [6])))

	.dataa(\processador|reg_addr|Add0~12_combout ),
	.datab(vcc),
	.datac(\processador|BusWires [6]),
	.datad(\processador|CU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~9 .lut_mask = 16'hAAF0;
defparam \processador|reg_addr|R_output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y23_N13
cycloneii_lcell_ff \processador|reg_addr|R_output[6] (
	.clk(\KEY~combout [0]),
	.datain(\processador|reg_addr|R_output~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [6]));

// Location: LCCOMB_X46_Y23_N0
cycloneii_lcell_comb \Addr|WideOr0~0 (
// Equation(s):
// \Addr|WideOr0~0_combout  = (!\processador|reg_addr|R_output [5] & (!\processador|reg_addr|R_output [7] & (!\processador|reg_addr|R_output [4] & !\processador|reg_addr|R_output [6])))

	.dataa(\processador|reg_addr|R_output [5]),
	.datab(\processador|reg_addr|R_output [7]),
	.datac(\processador|reg_addr|R_output [4]),
	.datad(\processador|reg_addr|R_output [6]),
	.cin(gnd),
	.combout(\Addr|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr0~0 .lut_mask = 16'h0001;
defparam \Addr|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
cycloneii_lcell_comb \Addr|WideOr6~1 (
// Equation(s):
// \Addr|WideOr6~1_combout  = (!\Addr|WideOr0~0_combout ) # (!\Addr|WideOr6~0_combout )

	.dataa(vcc),
	.datab(\Addr|WideOr6~0_combout ),
	.datac(vcc),
	.datad(\Addr|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Addr|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr6~1 .lut_mask = 16'h33FF;
defparam \Addr|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N18
cycloneii_lcell_comb \Addr|WideOr5~0 (
// Equation(s):
// \Addr|WideOr5~0_combout  = (\processador|reg_addr|R_output [1] & (\processador|reg_addr|R_output [0] & (\processador|reg_addr|R_output [3] $ (\processador|reg_addr|R_output [2])))) # (!\processador|reg_addr|R_output [1] & (((\processador|reg_addr|R_output 
// [3] & !\processador|reg_addr|R_output [2]))))

	.dataa(\processador|reg_addr|R_output [0]),
	.datab(\processador|reg_addr|R_output [3]),
	.datac(\processador|reg_addr|R_output [2]),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\Addr|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr5~0 .lut_mask = 16'h280C;
defparam \Addr|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N20
cycloneii_lcell_comb \Addr|WideOr5~1 (
// Equation(s):
// \Addr|WideOr5~1_combout  = (\Addr|WideOr5~0_combout ) # (!\Addr|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Addr|WideOr0~0_combout ),
	.datad(\Addr|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\Addr|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr5~1 .lut_mask = 16'hFF0F;
defparam \Addr|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N2
cycloneii_lcell_comb \Addr|WideOr4~0 (
// Equation(s):
// \Addr|WideOr4~0_combout  = (\processador|reg_addr|R_output [1] & ((\processador|reg_addr|R_output [2] & ((\processador|reg_addr|R_output [3]))) # (!\processador|reg_addr|R_output [2] & (\processador|reg_addr|R_output [0])))) # 
// (!\processador|reg_addr|R_output [1] & (\processador|reg_addr|R_output [0] & (\processador|reg_addr|R_output [3])))

	.dataa(\processador|reg_addr|R_output [0]),
	.datab(\processador|reg_addr|R_output [3]),
	.datac(\processador|reg_addr|R_output [2]),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\Addr|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr4~0 .lut_mask = 16'hCA88;
defparam \Addr|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N12
cycloneii_lcell_comb \Addr|WideOr4~1 (
// Equation(s):
// \Addr|WideOr4~1_combout  = (\Addr|WideOr4~0_combout ) # (!\Addr|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Addr|WideOr0~0_combout ),
	.datad(\Addr|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\Addr|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr4~1 .lut_mask = 16'hFF0F;
defparam \Addr|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
cycloneii_lcell_comb \Addr|WideOr3~0 (
// Equation(s):
// \Addr|WideOr3~0_combout  = (\processador|reg_addr|R_output [1] & (\processador|reg_addr|R_output [3] & (\processador|reg_addr|R_output [2] $ (\processador|reg_addr|R_output [0])))) # (!\processador|reg_addr|R_output [1] & ((\processador|reg_addr|R_output 
// [2] & ((\processador|reg_addr|R_output [0]))) # (!\processador|reg_addr|R_output [2] & (!\processador|reg_addr|R_output [3] & !\processador|reg_addr|R_output [0]))))

	.dataa(\processador|reg_addr|R_output [3]),
	.datab(\processador|reg_addr|R_output [2]),
	.datac(\processador|reg_addr|R_output [0]),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\Addr|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr3~0 .lut_mask = 16'h28C1;
defparam \Addr|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneii_lcell_comb \Addr|WideOr3~1 (
// Equation(s):
// \Addr|WideOr3~1_combout  = (\Addr|WideOr3~0_combout ) # (!\Addr|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Addr|WideOr3~0_combout ),
	.datad(\Addr|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Addr|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr3~1 .lut_mask = 16'hF0FF;
defparam \Addr|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
cycloneii_lcell_comb \Addr|WideOr2~0 (
// Equation(s):
// \Addr|WideOr2~0_combout  = (\processador|reg_addr|R_output [3] & (!\processador|reg_addr|R_output [2] & (!\processador|reg_addr|R_output [0] & !\processador|reg_addr|R_output [1]))) # (!\processador|reg_addr|R_output [3] & (\processador|reg_addr|R_output 
// [2] & ((!\processador|reg_addr|R_output [1]) # (!\processador|reg_addr|R_output [0]))))

	.dataa(\processador|reg_addr|R_output [3]),
	.datab(\processador|reg_addr|R_output [2]),
	.datac(\processador|reg_addr|R_output [0]),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\Addr|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr2~0 .lut_mask = 16'h0446;
defparam \Addr|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
cycloneii_lcell_comb \Addr|WideOr2~1 (
// Equation(s):
// \Addr|WideOr2~1_combout  = (\Addr|WideOr2~0_combout ) # (!\Addr|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Addr|WideOr2~0_combout ),
	.datad(\Addr|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Addr|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr2~1 .lut_mask = 16'hF0FF;
defparam \Addr|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N30
cycloneii_lcell_comb \Addr|WideOr1~0 (
// Equation(s):
// \Addr|WideOr1~0_combout  = (\processador|reg_addr|R_output [3] & (\processador|reg_addr|R_output [2] & (\processador|reg_addr|R_output [0] $ (!\processador|reg_addr|R_output [1])))) # (!\processador|reg_addr|R_output [3] & ((\processador|reg_addr|R_output 
// [0] & ((!\processador|reg_addr|R_output [1]))) # (!\processador|reg_addr|R_output [0] & (\processador|reg_addr|R_output [2]))))

	.dataa(\processador|reg_addr|R_output [0]),
	.datab(\processador|reg_addr|R_output [3]),
	.datac(\processador|reg_addr|R_output [2]),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\Addr|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr1~0 .lut_mask = 16'h9072;
defparam \Addr|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneii_lcell_comb \Addr|WideOr1~1 (
// Equation(s):
// \Addr|WideOr1~1_combout  = (\Addr|WideOr1~0_combout ) # (!\Addr|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\Addr|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\Addr|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Addr|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr1~1 .lut_mask = 16'hFF33;
defparam \Addr|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N24
cycloneii_lcell_comb \Addr|WideOr0~1 (
// Equation(s):
// \Addr|WideOr0~1_combout  = (\processador|reg_addr|R_output [3] & (\processador|reg_addr|R_output [1] & (\processador|reg_addr|R_output [0] $ (\processador|reg_addr|R_output [2])))) # (!\processador|reg_addr|R_output [3] & (\processador|reg_addr|R_output 
// [0] & (\processador|reg_addr|R_output [2] $ (!\processador|reg_addr|R_output [1]))))

	.dataa(\processador|reg_addr|R_output [0]),
	.datab(\processador|reg_addr|R_output [3]),
	.datac(\processador|reg_addr|R_output [2]),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\Addr|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr0~1 .lut_mask = 16'h6802;
defparam \Addr|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N26
cycloneii_lcell_comb \Addr|WideOr0~2 (
// Equation(s):
// \Addr|WideOr0~2_combout  = (\Addr|WideOr0~1_combout  & \Addr|WideOr0~0_combout )

	.dataa(\Addr|WideOr0~1_combout ),
	.datab(vcc),
	.datac(\Addr|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Addr|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Addr|WideOr0~2 .lut_mask = 16'hA0A0;
defparam \Addr|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneii_lcell_comb \processador|CU|Mux10~1 (
// Equation(s):
// \processador|CU|Mux10~1_combout  = (\processador|CU|Mux17~0_combout  & ((\processador|CU|Mux10~0_combout ) # ((\processador|X|Decoder0~4_combout  & \processador|CU|Mux15~0_combout ))))

	.dataa(\processador|CU|Mux10~0_combout ),
	.datab(\processador|X|Decoder0~4_combout ),
	.datac(\processador|CU|Mux17~0_combout ),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux10~1 .lut_mask = 16'hE0A0;
defparam \processador|CU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneii_lcell_comb \processador|R7|PC_output~0 (
// Equation(s):
// \processador|R7|PC_output~0_combout  = (\processador|CU|Mux9~3_combout  & ((\processador|R7|Add0~0_combout ))) # (!\processador|CU|Mux9~3_combout  & (\processador|R7|PC_output [0]))

	.dataa(\processador|R7|PC_output [0]),
	.datab(\processador|R7|Add0~0_combout ),
	.datac(\processador|CU|Mux9~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|R7|PC_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~0 .lut_mask = 16'hCACA;
defparam \processador|R7|PC_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
cycloneii_lcell_comb \processador|R7|PC_output~1 (
// Equation(s):
// \processador|R7|PC_output~1_combout  = (!\SW~combout [17] & ((\processador|CU|Mux10~1_combout  & ((\processador|BusWires [0]))) # (!\processador|CU|Mux10~1_combout  & (\processador|R7|PC_output~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux10~1_combout ),
	.datac(\processador|R7|PC_output~0_combout ),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|R7|PC_output~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~1 .lut_mask = 16'h5410;
defparam \processador|R7|PC_output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N7
cycloneii_lcell_ff \processador|R7|PC_output[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [0]));

// Location: LCCOMB_X7_Y24_N16
cycloneii_lcell_comb \PC|WideOr6~0 (
// Equation(s):
// \PC|WideOr6~0_combout  = (\processador|R7|PC_output [0] & ((\processador|R7|PC_output [1] $ (!\processador|R7|PC_output [2])) # (!\processador|R7|PC_output [3]))) # (!\processador|R7|PC_output [0] & ((\processador|R7|PC_output [3] $ 
// (!\processador|R7|PC_output [2])) # (!\processador|R7|PC_output [1])))

	.dataa(\processador|R7|PC_output [3]),
	.datab(\processador|R7|PC_output [1]),
	.datac(\processador|R7|PC_output [2]),
	.datad(\processador|R7|PC_output [0]),
	.cin(gnd),
	.combout(\PC|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr6~0 .lut_mask = 16'hD7B7;
defparam \PC|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneii_lcell_comb \processador|R7|PC_output~8 (
// Equation(s):
// \processador|R7|PC_output~8_combout  = (!\SW~combout [17] & (\processador|R7|Add0~12_combout  & ((!\processador|CU|Mux10~2_combout ) # (!\processador|CU|Mux17~0_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\processador|CU|Mux17~0_combout ),
	.datac(\processador|CU|Mux10~2_combout ),
	.datad(\processador|R7|Add0~12_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~8 .lut_mask = 16'h1500;
defparam \processador|R7|PC_output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N13
cycloneii_lcell_ff \processador|R7|PC_output[6] (
	.clk(\KEY~combout [0]),
	.datain(\processador|R7|PC_output~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [6]));

// Location: LCCOMB_X44_Y23_N28
cycloneii_lcell_comb \PC|WideOr0~0 (
// Equation(s):
// \PC|WideOr0~0_combout  = (!\processador|R7|PC_output [4] & (!\processador|R7|PC_output [7] & (!\processador|R7|PC_output [6] & !\processador|R7|PC_output [5])))

	.dataa(\processador|R7|PC_output [4]),
	.datab(\processador|R7|PC_output [7]),
	.datac(\processador|R7|PC_output [6]),
	.datad(\processador|R7|PC_output [5]),
	.cin(gnd),
	.combout(\PC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr0~0 .lut_mask = 16'h0001;
defparam \PC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N14
cycloneii_lcell_comb \PC|WideOr6~1 (
// Equation(s):
// \PC|WideOr6~1_combout  = (!\PC|WideOr0~0_combout ) # (!\PC|WideOr6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC|WideOr6~0_combout ),
	.datad(\PC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PC|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr6~1 .lut_mask = 16'h0FFF;
defparam \PC|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N12
cycloneii_lcell_comb \PC|WideOr5~0 (
// Equation(s):
// \PC|WideOr5~0_combout  = (\processador|R7|PC_output [1] & (\processador|R7|PC_output [0] & (\processador|R7|PC_output [3] $ (\processador|R7|PC_output [2])))) # (!\processador|R7|PC_output [1] & (\processador|R7|PC_output [3] & (!\processador|R7|PC_output 
// [2])))

	.dataa(\processador|R7|PC_output [3]),
	.datab(\processador|R7|PC_output [1]),
	.datac(\processador|R7|PC_output [2]),
	.datad(\processador|R7|PC_output [0]),
	.cin(gnd),
	.combout(\PC|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr5~0 .lut_mask = 16'h4A02;
defparam \PC|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N30
cycloneii_lcell_comb \PC|WideOr5~1 (
// Equation(s):
// \PC|WideOr5~1_combout  = (\PC|WideOr5~0_combout ) # (!\PC|WideOr0~0_combout )

	.dataa(\PC|WideOr5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PC|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr5~1 .lut_mask = 16'hAAFF;
defparam \PC|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N0
cycloneii_lcell_comb \PC|WideOr4~0 (
// Equation(s):
// \PC|WideOr4~0_combout  = (\processador|R7|PC_output [1] & ((\processador|R7|PC_output [2] & (\processador|R7|PC_output [3])) # (!\processador|R7|PC_output [2] & ((\processador|R7|PC_output [0]))))) # (!\processador|R7|PC_output [1] & 
// (\processador|R7|PC_output [3] & ((\processador|R7|PC_output [0]))))

	.dataa(\processador|R7|PC_output [3]),
	.datab(\processador|R7|PC_output [1]),
	.datac(\processador|R7|PC_output [2]),
	.datad(\processador|R7|PC_output [0]),
	.cin(gnd),
	.combout(\PC|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr4~0 .lut_mask = 16'hAE80;
defparam \PC|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N10
cycloneii_lcell_comb \PC|WideOr4~1 (
// Equation(s):
// \PC|WideOr4~1_combout  = (\PC|WideOr4~0_combout ) # (!\PC|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\PC|WideOr4~0_combout ),
	.datac(vcc),
	.datad(\PC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PC|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr4~1 .lut_mask = 16'hCCFF;
defparam \PC|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N24
cycloneii_lcell_comb \PC|WideOr3~0 (
// Equation(s):
// \PC|WideOr3~0_combout  = (\processador|R7|PC_output [1] & (\processador|R7|PC_output [3] & (\processador|R7|PC_output [2] $ (\processador|R7|PC_output [0])))) # (!\processador|R7|PC_output [1] & ((\processador|R7|PC_output [2] & 
// ((\processador|R7|PC_output [0]))) # (!\processador|R7|PC_output [2] & (!\processador|R7|PC_output [3] & !\processador|R7|PC_output [0]))))

	.dataa(\processador|R7|PC_output [3]),
	.datab(\processador|R7|PC_output [1]),
	.datac(\processador|R7|PC_output [2]),
	.datad(\processador|R7|PC_output [0]),
	.cin(gnd),
	.combout(\PC|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr3~0 .lut_mask = 16'h3881;
defparam \PC|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N22
cycloneii_lcell_comb \PC|WideOr3~1 (
// Equation(s):
// \PC|WideOr3~1_combout  = (\PC|WideOr3~0_combout ) # (!\PC|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC|WideOr3~0_combout ),
	.datad(\PC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PC|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr3~1 .lut_mask = 16'hF0FF;
defparam \PC|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N28
cycloneii_lcell_comb \PC|WideOr2~0 (
// Equation(s):
// \PC|WideOr2~0_combout  = (\processador|R7|PC_output [3] & (!\processador|R7|PC_output [1] & (!\processador|R7|PC_output [2] & !\processador|R7|PC_output [0]))) # (!\processador|R7|PC_output [3] & (\processador|R7|PC_output [2] & 
// ((!\processador|R7|PC_output [0]) # (!\processador|R7|PC_output [1]))))

	.dataa(\processador|R7|PC_output [3]),
	.datab(\processador|R7|PC_output [1]),
	.datac(\processador|R7|PC_output [2]),
	.datad(\processador|R7|PC_output [0]),
	.cin(gnd),
	.combout(\PC|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr2~0 .lut_mask = 16'h1052;
defparam \PC|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N18
cycloneii_lcell_comb \PC|WideOr2~1 (
// Equation(s):
// \PC|WideOr2~1_combout  = (\PC|WideOr2~0_combout ) # (!\PC|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\PC|WideOr2~0_combout ),
	.datac(vcc),
	.datad(\PC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PC|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr2~1 .lut_mask = 16'hCCFF;
defparam \PC|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N20
cycloneii_lcell_comb \PC|WideOr1~0 (
// Equation(s):
// \PC|WideOr1~0_combout  = (\processador|R7|PC_output [3] & (\processador|R7|PC_output [2] & (\processador|R7|PC_output [1] $ (!\processador|R7|PC_output [0])))) # (!\processador|R7|PC_output [3] & ((\processador|R7|PC_output [0] & 
// (!\processador|R7|PC_output [1])) # (!\processador|R7|PC_output [0] & ((\processador|R7|PC_output [2])))))

	.dataa(\processador|R7|PC_output [3]),
	.datab(\processador|R7|PC_output [1]),
	.datac(\processador|R7|PC_output [2]),
	.datad(\processador|R7|PC_output [0]),
	.cin(gnd),
	.combout(\PC|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr1~0 .lut_mask = 16'h9170;
defparam \PC|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N6
cycloneii_lcell_comb \PC|WideOr1~1 (
// Equation(s):
// \PC|WideOr1~1_combout  = (\PC|WideOr1~0_combout ) # (!\PC|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC|WideOr1~0_combout ),
	.datad(\PC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PC|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr1~1 .lut_mask = 16'hF0FF;
defparam \PC|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N4
cycloneii_lcell_comb \PC|WideOr0~1 (
// Equation(s):
// \PC|WideOr0~1_combout  = (\processador|R7|PC_output [3] & (\processador|R7|PC_output [1] & (\processador|R7|PC_output [2] $ (\processador|R7|PC_output [0])))) # (!\processador|R7|PC_output [3] & (\processador|R7|PC_output [0] & (\processador|R7|PC_output 
// [1] $ (!\processador|R7|PC_output [2]))))

	.dataa(\processador|R7|PC_output [3]),
	.datab(\processador|R7|PC_output [1]),
	.datac(\processador|R7|PC_output [2]),
	.datad(\processador|R7|PC_output [0]),
	.cin(gnd),
	.combout(\PC|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr0~1 .lut_mask = 16'h4980;
defparam \PC|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N26
cycloneii_lcell_comb \PC|WideOr0~2 (
// Equation(s):
// \PC|WideOr0~2_combout  = (\PC|WideOr0~1_combout  & \PC|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC|WideOr0~1_combout ),
	.datad(\PC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\PC|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|WideOr0~2 .lut_mask = 16'hF000;
defparam \PC|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N8
cycloneii_lcell_comb \processador|IR_reg|R_output[0]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[0]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N9
cycloneii_lcell_ff \processador|IR_reg|R_output[0] (
	.clk(\KEY~combout [0]),
	.datain(\processador|IR_reg|R_output[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [0]));

// Location: LCCOMB_X45_Y23_N30
cycloneii_lcell_comb \processador|IR_reg|R_output[1]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[1]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N31
cycloneii_lcell_ff \processador|IR_reg|R_output[1] (
	.clk(\KEY~combout [0]),
	.datain(\processador|IR_reg|R_output[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [1]));

// Location: LCCOMB_X45_Y23_N4
cycloneii_lcell_comb \processador|IR_reg|R_output[2]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[2]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N5
cycloneii_lcell_ff \processador|IR_reg|R_output[2] (
	.clk(\KEY~combout [0]),
	.datain(\processador|IR_reg|R_output[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [2]));

// Location: LCFF_X45_Y23_N3
cycloneii_lcell_ff \processador|IR_reg|R_output[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [3]));

// Location: LCCOMB_X45_Y23_N28
cycloneii_lcell_comb \processador|IR_reg|R_output[4]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[4]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N29
cycloneii_lcell_ff \processador|IR_reg|R_output[4] (
	.clk(\KEY~combout [0]),
	.datain(\processador|IR_reg|R_output[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [4]));

// Location: LCCOMB_X45_Y23_N6
cycloneii_lcell_comb \processador|IR_reg|R_output[5]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[5]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N7
cycloneii_lcell_ff \processador|IR_reg|R_output[5] (
	.clk(\KEY~combout [0]),
	.datain(\processador|IR_reg|R_output[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Counter|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [5]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(\R0|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\R0|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\R0|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\R0|WideOr3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\R0|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\R0|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\R0|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(\R1|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\R1|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\R1|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\R1|WideOr3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\R1|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\R1|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\R1|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(\R2|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\R2|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\R2|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\R2|WideOr3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\R2|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\R2|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\R2|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(\R3|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\R3|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\R3|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\R3|WideOr3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\R3|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\R3|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\R3|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(\Counter|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(!\Counter|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\Counter|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\Counter|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\Counter|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(!\Counter|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\Counter|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(\Addr|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\Addr|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\Addr|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\Addr|WideOr3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\Addr|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\Addr|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\Addr|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(\PC|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\PC|WideOr5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\PC|WideOr4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\PC|WideOr3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\PC|WideOr2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\PC|WideOr1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\PC|WideOr0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(\processador|CU|ALUOp [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(\processador|CU|ALUOp [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\processador|CU|ALUOp [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\processador|IR_reg|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\processador|IR_reg|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\processador|IR_reg|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\processador|IR_reg|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\processador|IR_reg|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\processador|IR_reg|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\processador|IR_reg|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\processador|IR_reg|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\processador|IR_reg|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\processador|IR_reg|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
