OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 100278 100170
[INFO GPL-0006] NumInstances: 30699
[INFO GPL-0007] NumPlaceInstances: 29426
[INFO GPL-0008] NumFixedInstances: 1273
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 29464
[INFO GPL-0011] NumPins: 91426
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 102287 102287
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 100278 100170
[INFO GPL-0016] CoreArea: 9627130260
[INFO GPL-0017] NonPlaceInstsArea: 37120680
[INFO GPL-0018] PlaceInstsArea: 5467325040
[INFO GPL-0019] Util(%): 57.01
[INFO GPL-0020] StdInstsArea: 5467325040
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00234329 HPWL: 84670050
[InitialPlace]  Iter: 2 CG residual: 0.00373002 HPWL: 32290668
[InitialPlace]  Iter: 3 CG residual: 0.00443714 HPWL: 32239414
[InitialPlace]  Iter: 4 CG residual: 0.00371474 HPWL: 32022943
[InitialPlace]  Iter: 5 CG residual: 0.00461839 HPWL: 31922971
[InitialPlace]  Iter: 6 CG residual: 0.00140591 HPWL: 31714527
[InitialPlace]  Iter: 7 CG residual: 0.00026106 HPWL: 31681803
[InitialPlace]  Iter: 8 CG residual: 0.00016406 HPWL: 31583743
[InitialPlace]  Iter: 9 CG residual: 0.00030505 HPWL: 31569344
[InitialPlace]  Iter: 10 CG residual: 0.00012889 HPWL: 31510621
[InitialPlace]  Iter: 11 CG residual: 0.00006430 HPWL: 31554047
[InitialPlace]  Iter: 12 CG residual: 0.00006728 HPWL: 31480931
[InitialPlace]  Iter: 13 CG residual: 0.00003975 HPWL: 31516014
[InitialPlace]  Iter: 14 CG residual: 0.00003787 HPWL: 31471381
[InitialPlace]  Iter: 15 CG residual: 0.00002247 HPWL: 31512232
[InitialPlace]  Iter: 16 CG residual: 0.00002139 HPWL: 31468384
[InitialPlace]  Iter: 17 CG residual: 0.00001529 HPWL: 31511417
[InitialPlace]  Iter: 18 CG residual: 0.00001310 HPWL: 31471225
[InitialPlace]  Iter: 19 CG residual: 0.00001244 HPWL: 31509419
[InitialPlace]  Iter: 20 CG residual: 0.00001465 HPWL: 31473858
[INFO GPL-0031] FillerInit: NumGCells: 30978
[INFO GPL-0032] FillerInit: NumGNets: 29464
[INFO GPL-0033] FillerInit: NumGPins: 91426
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 185799
[INFO GPL-0025] IdealBinArea: 309665
[INFO GPL-0026] IdealBinCnt: 31088
[INFO GPL-0027] TotalBinArea: 9627130260
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 768 766
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.994711 HPWL: 5191665
[NesterovSolve] Iter: 10 overflow: 0.991764 HPWL: 9062689
[NesterovSolve] Iter: 20 overflow: 0.990924 HPWL: 8999443
[NesterovSolve] Iter: 30 overflow: 0.990346 HPWL: 9194606
[NesterovSolve] Iter: 40 overflow: 0.989908 HPWL: 9265043
[NesterovSolve] Iter: 50 overflow: 0.9901 HPWL: 9130798
[NesterovSolve] Iter: 60 overflow: 0.990013 HPWL: 9104776
[NesterovSolve] Iter: 70 overflow: 0.98979 HPWL: 9213897
[NesterovSolve] Iter: 80 overflow: 0.989544 HPWL: 9336479
[NesterovSolve] Iter: 90 overflow: 0.98939 HPWL: 9415538
[NesterovSolve] Iter: 100 overflow: 0.989364 HPWL: 9462446
[NesterovSolve] Iter: 110 overflow: 0.989189 HPWL: 9506529
[NesterovSolve] Iter: 120 overflow: 0.988905 HPWL: 9569734
[NesterovSolve] Iter: 130 overflow: 0.98881 HPWL: 9650751
[NesterovSolve] Iter: 140 overflow: 0.988475 HPWL: 9739933
[NesterovSolve] Iter: 150 overflow: 0.98827 HPWL: 9837316
[NesterovSolve] Iter: 160 overflow: 0.988058 HPWL: 9966607
[NesterovSolve] Iter: 170 overflow: 0.987647 HPWL: 10153681
[NesterovSolve] Iter: 180 overflow: 0.987257 HPWL: 10461610
[NesterovSolve] Iter: 190 overflow: 0.986733 HPWL: 10973443
[NesterovSolve] Iter: 200 overflow: 0.985565 HPWL: 11683973
[NesterovSolve] Iter: 210 overflow: 0.983953 HPWL: 12598069
[NesterovSolve] Iter: 220 overflow: 0.981428 HPWL: 13748544
[NesterovSolve] Iter: 230 overflow: 0.978017 HPWL: 15129495
[NesterovSolve] Iter: 240 overflow: 0.972979 HPWL: 16779281
[NesterovSolve] Iter: 250 overflow: 0.965685 HPWL: 18930123
[NesterovSolve] Iter: 260 overflow: 0.956013 HPWL: 21816527
[NesterovSolve] Iter: 270 overflow: 0.941531 HPWL: 25552198
[NesterovSolve] Iter: 280 overflow: 0.922224 HPWL: 30023133
[NesterovSolve] Iter: 290 overflow: 0.899003 HPWL: 34914908
[NesterovSolve] Iter: 300 overflow: 0.872434 HPWL: 39594078
[NesterovSolve] Iter: 310 overflow: 0.844094 HPWL: 43504201
[NesterovSolve] Iter: 320 overflow: 0.812914 HPWL: 46349490
[INFO GPL-0100] worst slack -3.32e-10
[INFO GPL-0103] Weighted 3722 nets.
[NesterovSolve] Iter: 330 overflow: 0.779049 HPWL: 48541231
[NesterovSolve] Iter: 340 overflow: 0.768227 HPWL: 49464510
[NesterovSolve] Iter: 350 overflow: 0.729218 HPWL: 55807959
[NesterovSolve] Iter: 360 overflow: 0.683431 HPWL: 60835605
[NesterovSolve] Iter: 370 overflow: 0.654605 HPWL: 61060865
[INFO GPL-0100] worst slack -2.85e-10
[INFO GPL-0103] Weighted 3722 nets.
[NesterovSolve] Iter: 380 overflow: 0.60961 HPWL: 62788340
[NesterovSolve] Snapshot saved at iter = 381
[NesterovSolve] Iter: 390 overflow: 0.56493 HPWL: 65897311
[NesterovSolve] Iter: 400 overflow: 0.516928 HPWL: 64398999
[INFO GPL-0100] worst slack -3.7e-10
[INFO GPL-0103] Weighted 3722 nets.
[NesterovSolve] Iter: 410 overflow: 0.455611 HPWL: 66746760
[NesterovSolve] Iter: 420 overflow: 0.402017 HPWL: 64366468
[NesterovSolve] Iter: 430 overflow: 0.35295 HPWL: 63328393
[NesterovSolve] Iter: 440 overflow: 0.301543 HPWL: 62917660
[INFO GPL-0100] worst slack -3.09e-10
[INFO GPL-0103] Weighted 3722 nets.
[NesterovSolve] Iter: 450 overflow: 0.276402 HPWL: 61856378
[NesterovSolve] Iter: 460 overflow: 0.245642 HPWL: 61129132
[NesterovSolve] Iter: 470 overflow: 0.217817 HPWL: 60203184
[INFO GPL-0100] worst slack -2.84e-10
[INFO GPL-0103] Weighted 3722 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 189 189
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 35721
[INFO GPL-0063] TotalRouteOverflowH2: 370.5455288887024
[INFO GPL-0064] TotalRouteOverflowV2: 6.466668009757996
[INFO GPL-0065] OverflowTileCnt2: 2803
[INFO GPL-0066] 0.5%RC: 1.2335377561032248
[INFO GPL-0067] 1.0%RC: 1.2167935257616198
[INFO GPL-0068] 2.0%RC: 1.179215079449697
[INFO GPL-0069] 5.0%RC: 1.1088879015247435
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.2251656
[NesterovSolve] Iter: 480 overflow: 0.188121 HPWL: 59856945
[NesterovSolve] Iter: 490 overflow: 0.167119 HPWL: 59387964
[NesterovSolve] Iter: 500 overflow: 0.142819 HPWL: 59264974
[INFO GPL-0100] worst slack -3.11e-10
[INFO GPL-0103] Weighted 3722 nets.
[NesterovSolve] Iter: 510 overflow: 0.123684 HPWL: 59137147
[NesterovSolve] Iter: 520 overflow: 0.105541 HPWL: 59119303
[NesterovSolve] Finished with Overflow: 0.099777

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -5893188.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -7397.85

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -7397.85

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_37591_/CLK ^
 171.26
_513_/CLK ^
   0.00      0.00     171.26


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_45480_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     2   12.65                           rst_ni (net)
                  0.71    0.23  160.23 ^ lut/_37250_/A (INVx1_ASAP7_75t_R)
                 81.82   36.99  197.21 v lut/_37250_/Y (INVx1_ASAP7_75t_R)
    16   15.39                           lut/_00016_ (net)
                 81.82    0.28  197.49 v lut/_45480_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                197.49   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/_45480_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         54.38   54.38   library removal time
                                 54.38   data required time
-----------------------------------------------------------------------------
                                 54.38   data required time
                               -197.49   data arrival time
-----------------------------------------------------------------------------
                                143.11   slack (MET)


Startpoint: lut/_43869_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37127_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v lut/_43869_/CLK (DLLx1_ASAP7_75t_R)
                  7.87   18.26  818.26 ^ lut/_43869_/Q (DLLx1_ASAP7_75t_R)
     1    0.60                           lut/gen_sub_units_scm[13].sub_unit_i.gen_cg_word_iter[4].cg_i.en_latch (net)
                  7.87    0.00  818.26 ^ lut/_37127_/C (AND3x1_ASAP7_75t_R)
                                818.26   data arrival time

                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                          0.00  800.00   clock reconvergence pessimism
                                800.00 v lut/_37127_/A (AND3x1_ASAP7_75t_R)
                          0.00  800.00   clock gating hold time
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -818.26   data arrival time
-----------------------------------------------------------------------------
                                 18.26   slack (MET)


Startpoint: _561_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _561_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _561_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 26.89   45.16   45.16 ^ _561_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    2.69                           _005_ (net)
                 26.89    0.03   45.20 ^ _480_/A1 (OAI21x1_ASAP7_75t_R)
                  7.09    8.07   53.26 v _480_/Y (OAI21x1_ASAP7_75t_R)
     1    0.73                           _119_ (net)
                  7.09    0.01   53.27 v _561_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 53.27   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _561_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.01    5.01   library hold time
                                  5.01   data required time
-----------------------------------------------------------------------------
                                  5.01   data required time
                                -53.27   data arrival time
-----------------------------------------------------------------------------
                                 48.26   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _535_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     2   12.65                           rst_ni (net)
                 23.34    7.36  167.36 ^ _288_/A (INVx1_ASAP7_75t_R)
                469.14  190.92  358.29 v _288_/Y (INVx1_ASAP7_75t_R)
    86   86.06                           _086_ (net)
                476.53   32.98  391.27 v _535_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                391.27   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ _535_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         39.98 1639.98   library recovery time
                               1639.98   data required time
-----------------------------------------------------------------------------
                               1639.98   data required time
                               -391.27   data arrival time
-----------------------------------------------------------------------------
                               1248.71   slack (MET)


Startpoint: lut/_37334_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36652_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v lut/_37334_/CLK (DLLx1_ASAP7_75t_R)
                192.12   92.31  892.31 ^ lut/_37334_/Q (DLLx1_ASAP7_75t_R)
    33   29.75                           lut/gen_sub_units_scm[1].sub_unit_i.cg_we_global.en_latch (net)
                194.71   12.43  904.74 ^ lut/_36652_/B (AND3x1_ASAP7_75t_R)
                                904.74   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ lut/_36652_/A (AND3x1_ASAP7_75t_R)
                          0.00 1600.00   clock gating setup time
                               1600.00   data required time
-----------------------------------------------------------------------------
                               1600.00   data required time
                               -904.74   data arrival time
-----------------------------------------------------------------------------
                                695.26   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ c_addr_i[0] (in)
   213  393.96                           c_addr_i[0] (net)
                444.18  140.12  300.12 ^ lut/_18131_/A (NOR3x2_ASAP7_75t_R)
               1297.71  555.28  855.40 v lut/_18131_/Y (NOR3x2_ASAP7_75t_R)
   170  335.11                           lut/_18011_ (net)
               1302.77   47.74  903.14 v lut/_18132_/B (NAND2x1_ASAP7_75t_R)
               3379.77 3247.96 4151.10 ^ lut/_18132_/Y (NAND2x1_ASAP7_75t_R)
   257  444.31                           lut/_18012_ (net)
               3415.35  204.18 4355.28 ^ lut/_18280_/A (INVx1_ASAP7_75t_R)
               1532.90 4164.69 8519.97 v lut/_18280_/Y (INVx1_ASAP7_75t_R)
   256  233.08                           lut/_00079_ (net)
               1532.90  155.55 8675.52 v lut/_23842_/A1 (AO21x1_ASAP7_75t_R)
                 31.60  158.37 8833.89 v lut/_23842_/Y (AO21x1_ASAP7_75t_R)
     1    1.27                           lut/_05637_ (net)
                 31.60    0.01 8833.90 v lut/_23843_/B (AOI21x1_ASAP7_75t_R)
                 21.14   17.34 8851.24 ^ lut/_23843_/Y (AOI21x1_ASAP7_75t_R)
     1    1.81                           lut/_05638_ (net)
                 21.15    0.21 8851.44 ^ lut/_23909_/A (NOR2x1_ASAP7_75t_R)
                 34.45   23.52 8874.96 v lut/_23909_/Y (NOR2x1_ASAP7_75t_R)
     1    4.95                           lut/_05704_ (net)
                 34.90    2.18 8877.14 v lut/_24040_/A (NAND2x1_ASAP7_75t_R)
                 36.33   28.78 8905.92 ^ lut/_24040_/Y (NAND2x1_ASAP7_75t_R)
     1    3.77                           lut/_05835_ (net)
                 36.47    1.23 8907.15 ^ lut/_24315_/A (NOR2x1_ASAP7_75t_R)
                 34.94   27.37 8934.52 v lut/_24315_/Y (NOR2x1_ASAP7_75t_R)
     1    4.42                           lut/_06110_ (net)
                 35.21    1.71 8936.24 v lut/_24316_/B (NAND2x1_ASAP7_75t_R)
                 34.61   26.88 8963.12 ^ lut/_24316_/Y (NAND2x1_ASAP7_75t_R)
     1    3.76                           rdata_o[11] (net)
                 34.76    1.29 8964.41 ^ _283_/B (AND2x2_ASAP7_75t_R)
                  8.02   22.82 8987.23 ^ _283_/Y (AND2x2_ASAP7_75t_R)
     1    0.68                           rdata_o_n[11] (net)
                  8.02    0.01 8987.23 ^ _524_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               8987.23   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ _524_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -10.61 1589.39   library setup time
                               1589.39   data required time
-----------------------------------------------------------------------------
                               1589.39   data required time
                               -8987.23   data arrival time
-----------------------------------------------------------------------------
                               -7397.85   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _535_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     2   12.65                           rst_ni (net)
                 23.34    7.36  167.36 ^ _288_/A (INVx1_ASAP7_75t_R)
                469.14  190.92  358.29 v _288_/Y (INVx1_ASAP7_75t_R)
    86   86.06                           _086_ (net)
                476.53   32.98  391.27 v _535_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                391.27   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ _535_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         39.98 1639.98   library recovery time
                               1639.98   data required time
-----------------------------------------------------------------------------
                               1639.98   data required time
                               -391.27   data arrival time
-----------------------------------------------------------------------------
                               1248.71   slack (MET)


Startpoint: lut/_37334_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36652_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v lut/_37334_/CLK (DLLx1_ASAP7_75t_R)
                192.12   92.31  892.31 ^ lut/_37334_/Q (DLLx1_ASAP7_75t_R)
    33   29.75                           lut/gen_sub_units_scm[1].sub_unit_i.cg_we_global.en_latch (net)
                194.71   12.43  904.74 ^ lut/_36652_/B (AND3x1_ASAP7_75t_R)
                                904.74   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ lut/_36652_/A (AND3x1_ASAP7_75t_R)
                          0.00 1600.00   clock gating setup time
                               1600.00   data required time
-----------------------------------------------------------------------------
                               1600.00   data required time
                               -904.74   data arrival time
-----------------------------------------------------------------------------
                                695.26   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ c_addr_i[0] (in)
   213  393.96                           c_addr_i[0] (net)
                444.18  140.12  300.12 ^ lut/_18131_/A (NOR3x2_ASAP7_75t_R)
               1297.71  555.28  855.40 v lut/_18131_/Y (NOR3x2_ASAP7_75t_R)
   170  335.11                           lut/_18011_ (net)
               1302.77   47.74  903.14 v lut/_18132_/B (NAND2x1_ASAP7_75t_R)
               3379.77 3247.96 4151.10 ^ lut/_18132_/Y (NAND2x1_ASAP7_75t_R)
   257  444.31                           lut/_18012_ (net)
               3415.35  204.18 4355.28 ^ lut/_18280_/A (INVx1_ASAP7_75t_R)
               1532.90 4164.69 8519.97 v lut/_18280_/Y (INVx1_ASAP7_75t_R)
   256  233.08                           lut/_00079_ (net)
               1532.90  155.55 8675.52 v lut/_23842_/A1 (AO21x1_ASAP7_75t_R)
                 31.60  158.37 8833.89 v lut/_23842_/Y (AO21x1_ASAP7_75t_R)
     1    1.27                           lut/_05637_ (net)
                 31.60    0.01 8833.90 v lut/_23843_/B (AOI21x1_ASAP7_75t_R)
                 21.14   17.34 8851.24 ^ lut/_23843_/Y (AOI21x1_ASAP7_75t_R)
     1    1.81                           lut/_05638_ (net)
                 21.15    0.21 8851.44 ^ lut/_23909_/A (NOR2x1_ASAP7_75t_R)
                 34.45   23.52 8874.96 v lut/_23909_/Y (NOR2x1_ASAP7_75t_R)
     1    4.95                           lut/_05704_ (net)
                 34.90    2.18 8877.14 v lut/_24040_/A (NAND2x1_ASAP7_75t_R)
                 36.33   28.78 8905.92 ^ lut/_24040_/Y (NAND2x1_ASAP7_75t_R)
     1    3.77                           lut/_05835_ (net)
                 36.47    1.23 8907.15 ^ lut/_24315_/A (NOR2x1_ASAP7_75t_R)
                 34.94   27.37 8934.52 v lut/_24315_/Y (NOR2x1_ASAP7_75t_R)
     1    4.42                           lut/_06110_ (net)
                 35.21    1.71 8936.24 v lut/_24316_/B (NAND2x1_ASAP7_75t_R)
                 34.61   26.88 8963.12 ^ lut/_24316_/Y (NAND2x1_ASAP7_75t_R)
     1    3.76                           rdata_o[11] (net)
                 34.76    1.29 8964.41 ^ _283_/B (AND2x2_ASAP7_75t_R)
                  8.02   22.82 8987.23 ^ _283_/Y (AND2x2_ASAP7_75t_R)
     1    0.68                           rdata_o_n[11] (net)
                  8.02    0.01 8987.23 ^ _524_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               8987.23   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ _524_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -10.61 1589.39   library setup time
                               1589.39   data required time
-----------------------------------------------------------------------------
                               1589.39   data required time
                               -8987.23   data arrival time
-----------------------------------------------------------------------------
                               -7397.85   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.90e-03   1.29e-04   8.21e-07   5.03e-03  49.7%
Combinational          1.73e-03   3.35e-03   1.87e-06   5.09e-03  50.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.63e-03   3.48e-03   2.70e-06   1.01e-02 100.0%
                          65.5%      34.4%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 3788 u^2 39% utilization.

Elapsed time: 2:08.98[h:]min:sec. CPU time: user 128.80 sys 0.18 (100%). Peak memory: 513564KB.
