{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@480:523@HdlStmProcess", "        state <= DRP_READ_TEMP;\n    endcase\n  end\n\n//axi registers write\nalways @(posedge up_clk) begin\n  if (s_axi_aresetn == 1'b0) begin\n    up_wack <= 'd0;\n    up_pwm_width <= 'd0;\n    up_tacho_val <= 'd0;\n    up_tacho_tol <= 'd0;\n    up_tacho_en <= 'd0;\n    up_scratch <= 'd0;\n    up_irq_mask <= 4'b1111;\n    up_resetn <= 1'd0;\n  end else begin\n    up_wack <= up_wreq_s;\n    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h20)) begin\n      up_resetn <= up_wdata_s[0];\n    end\n    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h02)) begin\n      up_scratch <= up_wdata_s;\n    end\n    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h21)) begin\n      up_pwm_width <= up_wdata_s;\n      up_tacho_en <= 1'b0;\n    end\n    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h22)) begin\n      up_tacho_val <= up_wdata_s;\n    end\n    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h23)) begin\n      up_tacho_tol <= up_wdata_s;\n      up_tacho_en <= 1'b1;\n    end\n    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h10)) begin\n      up_irq_mask <= up_wdata_s[3:0];\n    end\n  end\nend\n\n//axi registers read\nalways @(posedge up_clk) begin\n  if (s_axi_aresetn == 1'b0) begin\n    up_rack <= 'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[513, "    end\n"]], "Add": [[513, "    end else if (temp_increase_alarm) begin\n"], [513, "      up_tacho_en <= 1'b0;\n"], [513, "    end \n"]]}}