// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kerneldl_backward_1_HH_
#define _kerneldl_backward_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kerneldl_kerneldl_fadd_32ns_32ns_32_7_full_dsp_1.h"
#include "kerneldl_kerneldl_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "kerneldl_kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1.h"

namespace ap_rtl {

struct kerneldl_backward_1 : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > conv1d_actc_address0;
    sc_out< sc_logic > conv1d_actc_ce0;
    sc_in< sc_lv<32> > conv1d_actc_q0;
    sc_out< sc_lv<15> > dout_address0;
    sc_out< sc_logic > dout_ce0;
    sc_in< sc_lv<32> > dout_q0;
    sc_out< sc_lv<16> > gradsw1_address0;
    sc_out< sc_logic > gradsw1_ce0;
    sc_out< sc_logic > gradsw1_we0;
    sc_out< sc_lv<32> > gradsw1_d0;
    sc_in< sc_lv<32> > gradsw1_q0;
    sc_out< sc_lv<19> > gradsb1_address0;
    sc_out< sc_logic > gradsb1_ce0;
    sc_in< sc_lv<32> > gradsb1_q0;
    sc_out< sc_lv<19> > gradsb1_address1;
    sc_out< sc_logic > gradsb1_ce1;
    sc_out< sc_logic > gradsb1_we1;
    sc_out< sc_lv<32> > gradsb1_d1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    kerneldl_backward_1(sc_module_name name);
    SC_HAS_PROCESS(kerneldl_backward_1);

    ~kerneldl_backward_1();

    sc_trace_file* mVcdFile;

    kerneldl_kerneldl_fadd_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* kerneldl_fadd_32ns_32ns_32_7_full_dsp_1_U4;
    kerneldl_kerneldl_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U5;
    kerneldl_kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1<1,4,9,11,10,19>* kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1_U6;
    kerneldl_kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1<1,4,9,11,10,19>* kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1_U7;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<25> > indvar_flatten63_reg_148;
    sc_signal< sc_lv<9> > j_0_reg_160;
    sc_signal< sc_lv<18> > indvar_flatten25_reg_171;
    sc_signal< sc_lv<3> > t_0_reg_182;
    sc_signal< sc_lv<15> > indvar_flatten_reg_194;
    sc_signal< sc_lv<5> > s_0_reg_206;
    sc_signal< sc_lv<10> > i_0_reg_218;
    sc_signal< sc_lv<19> > indvar_flatten70_reg_229;
    sc_signal< sc_lv<9> > j1_0_reg_240;
    sc_signal< sc_lv<10> > o_0_reg_251;
    sc_signal< sc_lv<32> > reg_270;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln402_reg_707;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter12;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter3_reg;
    sc_signal< sc_lv<32> > grp_fu_262_p2;
    sc_signal< sc_lv<32> > reg_276;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<1> > icmp_ln402_reg_707_pp0_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter10_reg;
    sc_signal< sc_lv<16> > mul_ln404_fu_286_p2;
    sc_signal< sc_lv<16> > mul_ln404_reg_701;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln402_fu_292_p2;
    sc_signal< sc_lv<1> > icmp_ln407_fu_298_p2;
    sc_signal< sc_lv<1> > icmp_ln407_reg_711;
    sc_signal< sc_lv<3> > select_ln405_fu_304_p3;
    sc_signal< sc_lv<3> > select_ln405_reg_719;
    sc_signal< sc_lv<9> > add_ln402_1_fu_312_p2;
    sc_signal< sc_lv<9> > add_ln402_1_reg_725;
    sc_signal< sc_lv<9> > select_ln405_2_fu_318_p3;
    sc_signal< sc_lv<9> > select_ln405_2_reg_730;
    sc_signal< sc_lv<1> > and_ln405_1_fu_354_p2;
    sc_signal< sc_lv<1> > and_ln405_1_reg_740;
    sc_signal< sc_lv<1> > or_ln407_fu_360_p2;
    sc_signal< sc_lv<1> > or_ln407_reg_747;
    sc_signal< sc_lv<1> > and_ln407_fu_386_p2;
    sc_signal< sc_lv<1> > and_ln407_reg_752;
    sc_signal< sc_lv<5> > s_fu_392_p2;
    sc_signal< sc_lv<5> > s_reg_757;
    sc_signal< sc_lv<10> > select_ln410_fu_410_p3;
    sc_signal< sc_lv<10> > select_ln410_reg_762;
    sc_signal< sc_lv<5> > select_ln410_2_fu_418_p3;
    sc_signal< sc_lv<5> > select_ln410_2_reg_769;
    sc_signal< sc_lv<18> > add_ln407_1_fu_426_p2;
    sc_signal< sc_lv<18> > add_ln407_1_reg_775;
    sc_signal< sc_lv<7> > mul_ln409_fu_436_p2;
    sc_signal< sc_lv<7> > mul_ln409_reg_780;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > add_ln414_1_fu_456_p2;
    sc_signal< sc_lv<16> > add_ln414_1_reg_785;
    sc_signal< sc_lv<25> > add_ln402_fu_461_p2;
    sc_signal< sc_lv<25> > add_ln402_reg_790;
    sc_signal< sc_lv<3> > t_fu_467_p2;
    sc_signal< sc_lv<3> > t_reg_795;
    sc_signal< sc_lv<3> > select_ln407_1_fu_472_p3;
    sc_signal< sc_lv<3> > select_ln407_1_reg_800;
    sc_signal< sc_lv<10> > i_fu_509_p2;
    sc_signal< sc_lv<10> > i_reg_810;
    sc_signal< sc_lv<15> > add_ln410_1_fu_514_p2;
    sc_signal< sc_lv<15> > add_ln410_1_reg_815;
    sc_signal< sc_lv<16> > mul_ln404_1_fu_523_p2;
    sc_signal< sc_lv<16> > mul_ln404_1_reg_820;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > conv1d_actc_load_reg_831;
    sc_signal< sc_lv<16> > select_ln407_3_fu_574_p3;
    sc_signal< sc_lv<16> > select_ln407_3_reg_836;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > add_ln414_7_fu_594_p2;
    sc_signal< sc_lv<16> > add_ln414_7_reg_841;
    sc_signal< sc_lv<16> > select_ln410_1_fu_604_p3;
    sc_signal< sc_lv<16> > select_ln410_1_reg_851;
    sc_signal< sc_lv<16> > gradsw1_addr_reg_856;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<32> > grp_fu_266_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_861;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<32> > gradsw1_load_reg_866;
    sc_signal< sc_lv<15> > select_ln410_3_fu_613_p3;
    sc_signal< sc_lv<15> > select_ln410_3_reg_871;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<18> > select_ln407_4_fu_619_p3;
    sc_signal< sc_lv<18> > select_ln407_4_reg_876;
    sc_signal< sc_lv<1> > icmp_ln429_fu_625_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln429_reg_881_pp1_iter11_reg;
    sc_signal< sc_lv<19> > add_ln429_fu_631_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > select_ln431_fu_643_p3;
    sc_signal< sc_lv<10> > select_ln431_reg_890;
    sc_signal< sc_lv<10> > select_ln431_reg_890_pp1_iter1_reg;
    sc_signal< sc_lv<9> > select_ln431_1_fu_657_p3;
    sc_signal< sc_lv<9> > select_ln431_1_reg_895;
    sc_signal< sc_lv<10> > o_fu_669_p2;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920_pp1_iter4_reg;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920_pp1_iter5_reg;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920_pp1_iter6_reg;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920_pp1_iter7_reg;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920_pp1_iter8_reg;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920_pp1_iter9_reg;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920_pp1_iter10_reg;
    sc_signal< sc_lv<19> > gradsb1_addr_reg_920_pp1_iter11_reg;
    sc_signal< sc_lv<32> > gradsb1_load_reg_926;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_lv<25> > ap_phi_mux_indvar_flatten63_phi_fu_152_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_j_0_phi_fu_164_p4;
    sc_signal< sc_lv<18> > ap_phi_mux_indvar_flatten25_phi_fu_175_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_t_0_phi_fu_186_p4;
    sc_signal< sc_lv<15> > ap_phi_mux_indvar_flatten_phi_fu_198_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_s_0_phi_fu_210_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_i_0_phi_fu_222_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_j1_0_phi_fu_244_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln414_2_fu_504_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln414_3_fu_600_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln410_2_fu_609_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln434_fu_678_p1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<32> > grp_fu_262_p0;
    sc_signal< sc_lv<32> > grp_fu_262_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<9> > mul_ln404_fu_286_p0;
    sc_signal< sc_lv<1> > icmp_ln412_fu_336_p2;
    sc_signal< sc_lv<1> > xor_ln405_fu_330_p2;
    sc_signal< sc_lv<1> > icmp_ln410_fu_348_p2;
    sc_signal< sc_lv<1> > xor_ln407_fu_374_p2;
    sc_signal< sc_lv<1> > and_ln405_fu_342_p2;
    sc_signal< sc_lv<1> > or_ln407_1_fu_380_p2;
    sc_signal< sc_lv<5> > select_ln407_fu_366_p3;
    sc_signal< sc_lv<1> > or_ln410_fu_398_p2;
    sc_signal< sc_lv<1> > or_ln410_1_fu_404_p2;
    sc_signal< sc_lv<3> > mul_ln409_fu_436_p0;
    sc_signal< sc_lv<7> > zext_ln410_fu_442_p1;
    sc_signal< sc_lv<7> > add_ln414_fu_446_p2;
    sc_signal< sc_lv<16> > zext_ln414_fu_452_p1;
    sc_signal< sc_lv<10> > zext_ln410_3_fu_482_p1;
    sc_signal< sc_lv<10> > add_ln414_2_fu_485_p2;
    sc_signal< sc_lv<12> > shl_ln_fu_490_p3;
    sc_signal< sc_lv<12> > zext_ln407_fu_478_p1;
    sc_signal< sc_lv<12> > add_ln414_3_fu_498_p2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<9> > mul_ln404_1_fu_523_p0;
    sc_signal< sc_lv<3> > mul_ln409_1_fu_551_p0;
    sc_signal< sc_lv<7> > mul_ln409_1_fu_551_p2;
    sc_signal< sc_lv<7> > select_ln405_3_fu_537_p3;
    sc_signal< sc_lv<16> > zext_ln414_1_fu_564_p1;
    sc_signal< sc_lv<16> > select_ln405_1_fu_532_p3;
    sc_signal< sc_lv<16> > add_ln414_5_fu_568_p2;
    sc_signal< sc_lv<16> > select_ln405_4_fu_543_p3;
    sc_signal< sc_lv<7> > select_ln407_2_fu_557_p3;
    sc_signal< sc_lv<7> > zext_ln410_1_fu_581_p1;
    sc_signal< sc_lv<7> > add_ln414_6_fu_584_p2;
    sc_signal< sc_lv<16> > zext_ln414_4_fu_590_p1;
    sc_signal< sc_lv<19> > grp_fu_683_p3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<1> > icmp_ln432_fu_637_p2;
    sc_signal< sc_lv<9> > add_ln429_1_fu_651_p2;
    sc_signal< sc_lv<19> > grp_fu_692_p3;
    sc_signal< sc_lv<9> > grp_fu_683_p0;
    sc_signal< sc_lv<11> > grp_fu_683_p1;
    sc_signal< sc_lv<10> > grp_fu_683_p2;
    sc_signal< sc_lv<9> > grp_fu_692_p0;
    sc_signal< sc_lv<11> > grp_fu_692_p1;
    sc_signal< sc_lv<10> > grp_fu_692_p2;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<19> > grp_fu_683_p00;
    sc_signal< sc_lv<19> > grp_fu_683_p20;
    sc_signal< sc_lv<19> > grp_fu_692_p00;
    sc_signal< sc_lv<19> > grp_fu_692_p20;
    sc_signal< sc_lv<16> > mul_ln404_1_fu_523_p00;
    sc_signal< sc_lv<16> > mul_ln404_fu_286_p00;
    sc_signal< sc_lv<7> > mul_ln409_1_fu_551_p00;
    sc_signal< sc_lv<7> > mul_ln409_fu_436_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_pp0_stage1;
    static const sc_lv<14> ap_ST_fsm_pp0_stage2;
    static const sc_lv<14> ap_ST_fsm_pp0_stage3;
    static const sc_lv<14> ap_ST_fsm_pp0_stage4;
    static const sc_lv<14> ap_ST_fsm_pp0_stage5;
    static const sc_lv<14> ap_ST_fsm_pp0_stage6;
    static const sc_lv<14> ap_ST_fsm_pp0_stage7;
    static const sc_lv<14> ap_ST_fsm_pp0_stage8;
    static const sc_lv<14> ap_ST_fsm_pp0_stage9;
    static const sc_lv<14> ap_ST_fsm_state19;
    static const sc_lv<14> ap_ST_fsm_pp1_stage0;
    static const sc_lv<14> ap_ST_fsm_state33;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<16> ap_const_lv16_68;
    static const sc_lv<25> ap_const_lv25_1EF1E00;
    static const sc_lv<18> ap_const_lv18_18C18;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_3CF;
    static const sc_lv<15> ap_const_lv15_6306;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<7> ap_const_lv7_1A;
    static const sc_lv<25> ap_const_lv25_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<19> ap_const_lv19_4C2C0;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<19> ap_const_lv19_3CF;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln402_1_fu_312_p2();
    void thread_add_ln402_fu_461_p2();
    void thread_add_ln407_1_fu_426_p2();
    void thread_add_ln410_1_fu_514_p2();
    void thread_add_ln414_1_fu_456_p2();
    void thread_add_ln414_2_fu_485_p2();
    void thread_add_ln414_3_fu_498_p2();
    void thread_add_ln414_5_fu_568_p2();
    void thread_add_ln414_6_fu_584_p2();
    void thread_add_ln414_7_fu_594_p2();
    void thread_add_ln414_fu_446_p2();
    void thread_add_ln429_1_fu_651_p2();
    void thread_add_ln429_fu_631_p2();
    void thread_and_ln405_1_fu_354_p2();
    void thread_and_ln405_fu_342_p2();
    void thread_and_ln407_fu_386_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state33();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state13_pp0_stage1_iter1();
    void thread_ap_block_state14_pp0_stage2_iter1();
    void thread_ap_block_state15_pp0_stage3_iter1();
    void thread_ap_block_state16_pp0_stage4_iter1();
    void thread_ap_block_state17_pp0_stage5_iter1();
    void thread_ap_block_state18_pp0_stage6_iter1();
    void thread_ap_block_state20_pp1_stage0_iter0();
    void thread_ap_block_state21_pp1_stage0_iter1();
    void thread_ap_block_state22_pp1_stage0_iter2();
    void thread_ap_block_state23_pp1_stage0_iter3();
    void thread_ap_block_state24_pp1_stage0_iter4();
    void thread_ap_block_state25_pp1_stage0_iter5();
    void thread_ap_block_state26_pp1_stage0_iter6();
    void thread_ap_block_state27_pp1_stage0_iter7();
    void thread_ap_block_state28_pp1_stage0_iter8();
    void thread_ap_block_state29_pp1_stage0_iter9();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp1_stage0_iter10();
    void thread_ap_block_state31_pp1_stage0_iter11();
    void thread_ap_block_state32_pp1_stage0_iter12();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state20();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i_0_phi_fu_222_p4();
    void thread_ap_phi_mux_indvar_flatten25_phi_fu_175_p4();
    void thread_ap_phi_mux_indvar_flatten63_phi_fu_152_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_198_p4();
    void thread_ap_phi_mux_j1_0_phi_fu_244_p4();
    void thread_ap_phi_mux_j_0_phi_fu_164_p4();
    void thread_ap_phi_mux_s_0_phi_fu_210_p4();
    void thread_ap_phi_mux_t_0_phi_fu_186_p4();
    void thread_ap_ready();
    void thread_conv1d_actc_address0();
    void thread_conv1d_actc_ce0();
    void thread_dout_address0();
    void thread_dout_ce0();
    void thread_gradsb1_address0();
    void thread_gradsb1_address1();
    void thread_gradsb1_ce0();
    void thread_gradsb1_ce1();
    void thread_gradsb1_d1();
    void thread_gradsb1_we1();
    void thread_gradsw1_address0();
    void thread_gradsw1_ce0();
    void thread_gradsw1_d0();
    void thread_gradsw1_we0();
    void thread_grp_fu_262_p0();
    void thread_grp_fu_262_p1();
    void thread_grp_fu_683_p0();
    void thread_grp_fu_683_p00();
    void thread_grp_fu_683_p1();
    void thread_grp_fu_683_p2();
    void thread_grp_fu_683_p20();
    void thread_grp_fu_692_p0();
    void thread_grp_fu_692_p00();
    void thread_grp_fu_692_p1();
    void thread_grp_fu_692_p2();
    void thread_grp_fu_692_p20();
    void thread_i_fu_509_p2();
    void thread_icmp_ln402_fu_292_p2();
    void thread_icmp_ln407_fu_298_p2();
    void thread_icmp_ln410_fu_348_p2();
    void thread_icmp_ln412_fu_336_p2();
    void thread_icmp_ln429_fu_625_p2();
    void thread_icmp_ln432_fu_637_p2();
    void thread_mul_ln404_1_fu_523_p0();
    void thread_mul_ln404_1_fu_523_p00();
    void thread_mul_ln404_1_fu_523_p2();
    void thread_mul_ln404_fu_286_p0();
    void thread_mul_ln404_fu_286_p00();
    void thread_mul_ln404_fu_286_p2();
    void thread_mul_ln409_1_fu_551_p0();
    void thread_mul_ln409_1_fu_551_p00();
    void thread_mul_ln409_1_fu_551_p2();
    void thread_mul_ln409_fu_436_p0();
    void thread_mul_ln409_fu_436_p00();
    void thread_mul_ln409_fu_436_p2();
    void thread_o_fu_669_p2();
    void thread_or_ln407_1_fu_380_p2();
    void thread_or_ln407_fu_360_p2();
    void thread_or_ln410_1_fu_404_p2();
    void thread_or_ln410_fu_398_p2();
    void thread_s_fu_392_p2();
    void thread_select_ln405_1_fu_532_p3();
    void thread_select_ln405_2_fu_318_p3();
    void thread_select_ln405_3_fu_537_p3();
    void thread_select_ln405_4_fu_543_p3();
    void thread_select_ln405_fu_304_p3();
    void thread_select_ln407_1_fu_472_p3();
    void thread_select_ln407_2_fu_557_p3();
    void thread_select_ln407_3_fu_574_p3();
    void thread_select_ln407_4_fu_619_p3();
    void thread_select_ln407_fu_366_p3();
    void thread_select_ln410_1_fu_604_p3();
    void thread_select_ln410_2_fu_418_p3();
    void thread_select_ln410_3_fu_613_p3();
    void thread_select_ln410_fu_410_p3();
    void thread_select_ln431_1_fu_657_p3();
    void thread_select_ln431_fu_643_p3();
    void thread_shl_ln_fu_490_p3();
    void thread_t_fu_467_p2();
    void thread_xor_ln405_fu_330_p2();
    void thread_xor_ln407_fu_374_p2();
    void thread_zext_ln407_fu_478_p1();
    void thread_zext_ln410_1_fu_581_p1();
    void thread_zext_ln410_2_fu_609_p1();
    void thread_zext_ln410_3_fu_482_p1();
    void thread_zext_ln410_fu_442_p1();
    void thread_zext_ln414_1_fu_564_p1();
    void thread_zext_ln414_2_fu_504_p1();
    void thread_zext_ln414_3_fu_600_p1();
    void thread_zext_ln414_4_fu_590_p1();
    void thread_zext_ln414_fu_452_p1();
    void thread_zext_ln434_fu_678_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
