# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IO_DELAY.srcs/sources_1/new/IDELAY_BOI.vhd" \
"../../../../IO_DELAY.srcs/sources_1/new/IDELAY_CTRL_BOI.vhd" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_IDELAY_BOI_0_0/sim/IO_DELAY_IDELAY_BOI_0_0.vhd" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_IDELAY_CTRL_BOI_0_0/sim/IO_DELAY_IDELAY_CTRL_BOI_0_0.vhd" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_IDELAY_BOI_0_1/sim/IO_DELAY_IDELAY_BOI_0_1.vhd" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_IDELAY_BOI_1_0/sim/IO_DELAY_IDELAY_BOI_1_0.vhd" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/sim/IO_DELAY.vhd" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/hdl/IO_DELAY_wrapper.vhd" \
"../../../../IO_DELAY.srcs/sim_1/new/IDELAY_BOI_TB.vhd" \

# Do not sort compile order
nosort
