

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3'
================================================================
* Date:           Fri Apr 19 10:54:43 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153611|   153611|  1.536 ms|  1.536 ms|  153611|  153611|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3  |   153609|   153609|        11|          1|          1|  153600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 14 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 15 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten86 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten99 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_feature_map"   --->   Operation 19 'read' 'output_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln62_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln62_1"   --->   Operation 21 'read' 'zext_ln62_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln62_1_cast = zext i17 %zext_ln62_1_read"   --->   Operation 22 'zext' 'zext_ln62_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_8, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten99"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln66 = store i6 0, i6 %c" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 25 'store' 'store_ln66' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten86"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln67 = store i6 0, i6 %h" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 27 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln68 = store i7 0, i7 %w" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 28 'store' 'store_ln68' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%br_ln0 = br void %for.inc.i40"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten86_load = load i13 %indvar_flatten86" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 30 'load' 'indvar_flatten86_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten99_load = load i18 %indvar_flatten99" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 31 'load' 'indvar_flatten99_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.03ns)   --->   "%icmp_ln66 = icmp_eq  i18 %indvar_flatten99_load, i18 153600" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 32 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.03ns)   --->   "%add_ln66_1 = add i18 %indvar_flatten99_load, i18 1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 33 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc24.i, void %_Z25store_output_tile_to_DRAMP8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA40_A80_S2_ii.exit.exitStub" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 34 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 35 'load' 'c_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln66 = add i6 %c_load, i6 1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 36 'add' 'add_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%icmp_ln67 = icmp_eq  i13 %indvar_flatten86_load, i13 3200" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 37 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln66_1 = select i1 %icmp_ln67, i6 %add_ln66, i6 %c_load" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 38 'select' 'select_ln66_1' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i6 %select_ln66_1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 39 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.08ns) (grouped into DSP with root node tmp6)   --->   "%empty_32 = mul i22 %zext_ln66, i22 51200" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 40 'mul' 'empty_32' <Predicate = (!icmp_ln66)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%add_ln67_1 = add i13 %indvar_flatten86_load, i13 1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 41 'add' 'add_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.48ns)   --->   "%select_ln67_2 = select i1 %icmp_ln67, i13 1, i13 %add_ln67_1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 42 'select' 'select_ln67_2' <Predicate = (!icmp_ln66)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln66 = store i18 %add_ln66_1, i18 %indvar_flatten99" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 43 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln66 = store i6 %select_ln66_1, i6 %c" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 44 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln67 = store i13 %select_ln67_2, i13 %indvar_flatten86" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 45 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i40" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 46 'br' 'br_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 47 [2/3] (1.08ns) (grouped into DSP with root node tmp6)   --->   "%empty_32 = mul i22 %zext_ln66, i22 51200" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 47 'mul' 'empty_32' <Predicate = (!icmp_ln66)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node tmp6)   --->   "%empty_32 = mul i22 %zext_ln66, i22 51200" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 48 'mul' 'empty_32' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [2/2] (0.83ns) (root node of the DSP)   --->   "%tmp6 = add i22 %zext_ln62_1_cast, i22 %empty_32" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 49 'add' 'tmp6' <Predicate = (!icmp_ln66)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.98>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%first_iter_7 = phi i1 0, void %new.latch.for.inc.i40.split, i1 1, void %newFuncRoot"   --->   Operation 50 'phi' 'first_iter_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 52 'load' 'w_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 53 'load' 'h_load' <Predicate = (!icmp_ln66 & !icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 153600, i64 153600, i64 153600"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.44ns)   --->   "%select_ln66 = select i1 %icmp_ln67, i6 0, i6 %h_load" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 56 'select' 'select_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln67)   --->   "%or_ln66 = or i1 %icmp_ln67, i1 %first_iter_7" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 57 'or' 'or_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%xor_ln66 = xor i1 %icmp_ln67, i1 1" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 58 'xor' 'xor_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.89ns)   --->   "%icmp_ln68 = icmp_eq  i7 %w_load, i7 80" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 59 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln66 = and i1 %icmp_ln68, i1 %xor_ln66" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 60 'and' 'and_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.88ns)   --->   "%add_ln67 = add i6 %select_ln66, i6 1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 61 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln67 = or i1 %and_ln66, i1 %or_ln66" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 62 'or' 'or_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%or_ln67_1 = or i1 %and_ln66, i1 %icmp_ln67" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 63 'or' 'or_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %or_ln67_1, i7 0, i7 %w_load" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 64 'select' 'select_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.44ns)   --->   "%select_ln67_1 = select i1 %and_ln66, i6 %add_ln67, i6 %select_ln66" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 65 'select' 'select_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (0.83ns) (root node of the DSP)   --->   "%tmp6 = add i22 %zext_ln62_1_cast, i22 %empty_32" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 66 'add' 'tmp6' <Predicate = (!icmp_ln66)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %tmp6, i32 8, i32 21" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 67 'partselect' 'tmp_s' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i2.i2.i4, i14 %tmp_s, i2 %tmp, i2 %tmp, i4 0" [ultra96ms2_418/utils.cpp:66->ultra96ms2_418/main_func.cpp:80]   --->   Operation 68 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln67_1, i6 0" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 69 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast17 = zext i12 %tmp_2" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 70 'zext' 'p_cast17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln67_1, i8 0" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 71 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast18 = zext i14 %tmp_3" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 72 'zext' 'p_cast18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i22 %p_cast17, i22 %tmp_1" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 73 'add' 'tmp7' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%empty_33 = add i22 %tmp7, i22 %p_cast18" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 74 'add' 'empty_33' <Predicate = (!icmp_ln66)> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %empty_33, i1 0" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 75 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast32 = zext i23 %tmp_4" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 76 'zext' 'p_cast32' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.47ns)   --->   "%empty_34 = add i64 %p_cast32, i64 %output_feature_map_read" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 77 'add' 'empty_34' <Predicate = (!icmp_ln66)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_34, i32 1, i32 63" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 78 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i63 %trunc_ln9" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 79 'sext' 'sext_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln68" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 80 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %or_ln67, void %for.inc.i40.split, void %new.body.VITIS_LOOP_68_3.i" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 81 'br' 'br_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln66_1, i5 0" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 82 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %tmp_5" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 83 'zext' 'zext_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln66_1, i3 0" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 84 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i9 %tmp_6" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 85 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i12 %zext_ln70, i12 %zext_ln70_1" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 86 'add' 'add_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i6 %select_ln67_1" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 87 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i12 %add_ln70, i12 %zext_ln70_2" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 88 'add' 'add_ln70_1' <Predicate = (!icmp_ln66)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %add_ln70_1, i6 0" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 89 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln70_1, i4 0" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 90 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i16 %tmp_8" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 91 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70_2 = add i18 %tmp_7, i18 %zext_ln70_3" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 92 'add' 'add_ln70_2' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i7 %select_ln67" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 93 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln70_3 = add i18 %add_ln70_2, i18 %zext_ln70_4" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 94 'add' 'add_ln70_3' <Predicate = (!icmp_ln66)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i18 %add_ln70_3" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 95 'zext' 'zext_ln70_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%outBuffer1x1_addr = getelementptr i16 %outBuffer1x1, i64 0, i64 %zext_ln70_5" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 96 'getelementptr' 'outBuffer1x1_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (1.35ns)   --->   "%outBuffer1x1_load = load i18 %outBuffer1x1_addr" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 97 'load' 'outBuffer1x1_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 153600> <RAM>
ST_5 : Operation 98 [1/1] (0.89ns)   --->   "%add_ln68 = add i7 %select_ln67, i7 1" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 98 'add' 'add_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.89ns)   --->   "%icmp_ln68_1 = icmp_eq  i7 %add_ln68, i7 80" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 99 'icmp' 'icmp_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68_1, void %new.latch.for.inc.i40.split, void %last.iter.for.inc.i40.split" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 100 'br' 'br_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln67 = store i6 %select_ln67_1, i6 %h" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 101 'store' 'store_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_5 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln68 = store i7 %add_ln68, i7 %w" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 102 'store' 'store_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 103 [1/1] (7.30ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %fm_addr, i32 80" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 103 'writereq' 'empty_31' <Predicate = (or_ln67)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc.i40.split" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 104 'br' 'br_ln68' <Predicate = (or_ln67)> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (1.35ns)   --->   "%outBuffer1x1_load = load i18 %outBuffer1x1_addr" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 105 'load' 'outBuffer1x1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 153600> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 106 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %fm_addr, i16 %outBuffer1x1_load, i2 3" [ultra96ms2_418/utils.cpp:70->ultra96ms2_418/main_func.cpp:80]   --->   Operation 107 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 108 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 108 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 109 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 109 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 110 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 110 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 111 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 111 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 112 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [ultra96ms2_418/utils.cpp:67->ultra96ms2_418/main_func.cpp:80]   --->   Operation 112 'writeresp' 'empty_30' <Predicate = (icmp_ln68_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln68 = br void %new.latch.for.inc.i40.split" [ultra96ms2_418/utils.cpp:68->ultra96ms2_418/main_func.cpp:80]   --->   Operation 113 'br' 'br_ln68' <Predicate = (icmp_ln68_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln62_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outBuffer1x1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                       (alloca           ) [ 0111110000000]
h                       (alloca           ) [ 0111110000000]
indvar_flatten86        (alloca           ) [ 0110000000000]
c                       (alloca           ) [ 0110000000000]
indvar_flatten99        (alloca           ) [ 0110000000000]
output_feature_map_read (read             ) [ 0111110000000]
tmp                     (read             ) [ 0111110000000]
zext_ln62_1_read        (read             ) [ 0000000000000]
zext_ln62_1_cast        (zext             ) [ 0111110000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln66              (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln67              (store            ) [ 0000000000000]
store_ln68              (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0111110000000]
indvar_flatten86_load   (load             ) [ 0000000000000]
indvar_flatten99_load   (load             ) [ 0000000000000]
icmp_ln66               (icmp             ) [ 0111111111111]
add_ln66_1              (add              ) [ 0000000000000]
br_ln66                 (br               ) [ 0000000000000]
c_load                  (load             ) [ 0000000000000]
add_ln66                (add              ) [ 0000000000000]
icmp_ln67               (icmp             ) [ 0101110000000]
select_ln66_1           (select           ) [ 0101110000000]
zext_ln66               (zext             ) [ 0101100000000]
add_ln67_1              (add              ) [ 0000000000000]
select_ln67_2           (select           ) [ 0000000000000]
store_ln66              (store            ) [ 0000000000000]
store_ln66              (store            ) [ 0000000000000]
store_ln67              (store            ) [ 0000000000000]
br_ln68                 (br               ) [ 0111110000000]
empty_32                (mul              ) [ 0100010000000]
first_iter_7            (phi              ) [ 0101110000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
w_load                  (load             ) [ 0000000000000]
h_load                  (load             ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
select_ln66             (select           ) [ 0000000000000]
or_ln66                 (or               ) [ 0000000000000]
xor_ln66                (xor              ) [ 0000000000000]
icmp_ln68               (icmp             ) [ 0000000000000]
and_ln66                (and              ) [ 0000000000000]
add_ln67                (add              ) [ 0000000000000]
or_ln67                 (or               ) [ 0100001000000]
or_ln67_1               (or               ) [ 0000000000000]
select_ln67             (select           ) [ 0000000000000]
select_ln67_1           (select           ) [ 0000000000000]
tmp6                    (add              ) [ 0000000000000]
tmp_s                   (partselect       ) [ 0000000000000]
tmp_1                   (bitconcatenate   ) [ 0000000000000]
tmp_2                   (bitconcatenate   ) [ 0000000000000]
p_cast17                (zext             ) [ 0000000000000]
tmp_3                   (bitconcatenate   ) [ 0000000000000]
p_cast18                (zext             ) [ 0000000000000]
tmp7                    (add              ) [ 0000000000000]
empty_33                (add              ) [ 0000000000000]
tmp_4                   (bitconcatenate   ) [ 0000000000000]
p_cast32                (zext             ) [ 0000000000000]
empty_34                (add              ) [ 0000000000000]
trunc_ln9               (partselect       ) [ 0000000000000]
sext_ln68               (sext             ) [ 0000000000000]
fm_addr                 (getelementptr    ) [ 0100001111111]
br_ln68                 (br               ) [ 0000000000000]
tmp_5                   (bitconcatenate   ) [ 0000000000000]
zext_ln70               (zext             ) [ 0000000000000]
tmp_6                   (bitconcatenate   ) [ 0000000000000]
zext_ln70_1             (zext             ) [ 0000000000000]
add_ln70                (add              ) [ 0000000000000]
zext_ln70_2             (zext             ) [ 0000000000000]
add_ln70_1              (add              ) [ 0000000000000]
tmp_7                   (bitconcatenate   ) [ 0000000000000]
tmp_8                   (bitconcatenate   ) [ 0000000000000]
zext_ln70_3             (zext             ) [ 0000000000000]
add_ln70_2              (add              ) [ 0000000000000]
zext_ln70_4             (zext             ) [ 0000000000000]
add_ln70_3              (add              ) [ 0000000000000]
zext_ln70_5             (zext             ) [ 0000000000000]
outBuffer1x1_addr       (getelementptr    ) [ 0100001000000]
add_ln68                (add              ) [ 0000000000000]
icmp_ln68_1             (icmp             ) [ 0100001111111]
br_ln68                 (br               ) [ 0000000000000]
store_ln67              (store            ) [ 0000000000000]
store_ln68              (store            ) [ 0000000000000]
empty_31                (writereq         ) [ 0000000000000]
br_ln68                 (br               ) [ 0000000000000]
outBuffer1x1_load       (load             ) [ 0100000100000]
specpipeline_ln68       (specpipeline     ) [ 0000000000000]
write_ln70              (write            ) [ 0000000000000]
empty_30                (writeresp        ) [ 0000000000000]
br_ln68                 (br               ) [ 0000000000000]
ret_ln0                 (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln62_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_feature_map">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outBuffer1x1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer1x1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i2.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i22.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="w_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="h_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten86_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten86/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="c_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten99_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten99/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_feature_map_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln62_1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="0"/>
<pin id="154" dir="0" index="1" bw="17" slack="0"/>
<pin id="155" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln62_1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_writeresp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="1"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_31/6 empty_30/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln70_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="2"/>
<pin id="168" dir="0" index="2" bw="16" slack="1"/>
<pin id="169" dir="0" index="3" bw="1" slack="0"/>
<pin id="170" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="outBuffer1x1_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="18" slack="0"/>
<pin id="178" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outBuffer1x1_addr/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="18" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outBuffer1x1_load/5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="first_iter_7_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="3"/>
<pin id="189" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="first_iter_7 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="first_iter_7_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="3"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="4"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_7/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln62_1_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="0"/>
<pin id="202" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="18" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln66_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="13" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln67_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln68_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten86_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="1"/>
<pin id="231" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten86_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten99_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="1"/>
<pin id="234" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten99_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln66_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="0" index="1" bw="18" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln66_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="c_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln66_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln67_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="13" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln66_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln66_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln67_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln67_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="13" slack="0"/>
<pin id="284" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln66_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="18" slack="0"/>
<pin id="290" dir="0" index="1" bw="18" slack="1"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln66_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="1"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln67_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="13" slack="1"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="w_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="4"/>
<pin id="305" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="h_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="4"/>
<pin id="308" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln66_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="3"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln66_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="3"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln66_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="3"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln68_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln66_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln67_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln67_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln67_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="3"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln67_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln67_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_1/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="0" index="1" bw="22" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="22" slack="0"/>
<pin id="382" dir="0" index="1" bw="14" slack="0"/>
<pin id="383" dir="0" index="2" bw="2" slack="4"/>
<pin id="384" dir="0" index="3" bw="2" slack="4"/>
<pin id="385" dir="0" index="4" bw="1" slack="0"/>
<pin id="386" dir="1" index="5" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_cast17_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast17/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_cast18_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="0"/>
<pin id="412" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp7_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="0" index="1" bw="22" slack="0"/>
<pin id="417" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="empty_33_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="22" slack="0"/>
<pin id="422" dir="0" index="1" bw="14" slack="0"/>
<pin id="423" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_33/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="23" slack="0"/>
<pin id="428" dir="0" index="1" bw="22" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_cast32_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="23" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast32/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="empty_34_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="23" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="4"/>
<pin id="441" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln9_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="63" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="0" index="3" bw="7" slack="0"/>
<pin id="448" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln68_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="63" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="fm_addr_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="63" slack="0"/>
<pin id="460" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="3"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln70_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="0"/>
<pin id="472" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="6" slack="3"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln70_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln70_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="0" index="1" bw="9" slack="0"/>
<pin id="488" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln70_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln70_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="0" index="1" bw="6" slack="0"/>
<pin id="498" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_7_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="18" slack="0"/>
<pin id="503" dir="0" index="1" bw="12" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_8_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="12" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln70_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_3/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln70_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="18" slack="0"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_2/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln70_4_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_4/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln70_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="18" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="0"/>
<pin id="534" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_3/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln70_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="18" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_5/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln68_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln68_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln67_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="4"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln68_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="4"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="564" class="1007" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="568" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_32/2 tmp6/4 "/>
</bind>
</comp>

<comp id="572" class="1005" name="w_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="579" class="1005" name="h_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="586" class="1005" name="indvar_flatten86_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="13" slack="0"/>
<pin id="588" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten86 "/>
</bind>
</comp>

<comp id="593" class="1005" name="c_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="600" class="1005" name="indvar_flatten99_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="18" slack="0"/>
<pin id="602" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten99 "/>
</bind>
</comp>

<comp id="607" class="1005" name="output_feature_map_read_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="4"/>
<pin id="609" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="4"/>
<pin id="614" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="618" class="1005" name="zext_ln62_1_cast_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="22" slack="3"/>
<pin id="620" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln62_1_cast "/>
</bind>
</comp>

<comp id="623" class="1005" name="icmp_ln66_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="627" class="1005" name="icmp_ln67_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="3"/>
<pin id="629" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="635" class="1005" name="select_ln66_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="3"/>
<pin id="637" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="select_ln66_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="zext_ln66_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="22" slack="1"/>
<pin id="643" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln66 "/>
</bind>
</comp>

<comp id="646" class="1005" name="or_ln67_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln67 "/>
</bind>
</comp>

<comp id="650" class="1005" name="fm_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="1"/>
<pin id="652" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="outBuffer1x1_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="18" slack="1"/>
<pin id="658" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="outBuffer1x1_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="icmp_ln68_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="3"/>
<pin id="663" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="outBuffer1x1_load_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="1"/>
<pin id="667" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outBuffer1x1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="108" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="110" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="114" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="116" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="173"><net_src comp="118" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="104" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="187" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="187" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="152" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="232" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="229" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="247" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="229" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="256" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="241" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="262" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="280" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="192" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="303" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="321" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="309" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="332" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="316" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="332" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="303" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="332" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="338" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="309" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="387"><net_src comp="76" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="371" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="78" pin="0"/><net_sink comp="380" pin=4"/></net>

<net id="395"><net_src comp="80" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="363" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="82" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="363" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="84" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="398" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="380" pin="5"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="410" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="86" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="88" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="438" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="10" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="90" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="456"><net_src comp="443" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="0" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="92" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="94" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="98" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="470" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="363" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="485" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="100" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="36" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="514"><net_src comp="102" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="495" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="78" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="501" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="355" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="521" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="546"><net_src comp="355" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="106" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="68" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="363" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="542" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="270" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="50" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="564" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="575"><net_src comp="120" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="582"><net_src comp="124" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="589"><net_src comp="128" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="596"><net_src comp="132" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="603"><net_src comp="136" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="610"><net_src comp="140" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="615"><net_src comp="146" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="621"><net_src comp="200" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="626"><net_src comp="235" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="256" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="638"><net_src comp="262" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="644"><net_src comp="270" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="649"><net_src comp="344" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="457" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="659"><net_src comp="174" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="664"><net_src comp="548" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="181" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="165" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {6 7 8 9 10 11 12 }
 - Input state : 
	Port: main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3 : zext_ln62_1 | {1 }
	Port: main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3 : empty | {1 }
	Port: main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3 : output_feature_map | {1 }
	Port: main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3 : outBuffer1x1 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln66 : 1
		store_ln0 : 1
		store_ln67 : 1
		store_ln68 : 1
	State 2
		icmp_ln66 : 1
		add_ln66_1 : 1
		br_ln66 : 2
		add_ln66 : 1
		icmp_ln67 : 1
		select_ln66_1 : 2
		zext_ln66 : 3
		empty_32 : 4
		add_ln67_1 : 1
		select_ln67_2 : 2
		store_ln66 : 2
		store_ln66 : 3
		store_ln67 : 3
	State 3
	State 4
		tmp6 : 1
	State 5
		select_ln66 : 1
		or_ln66 : 1
		icmp_ln68 : 1
		and_ln66 : 2
		add_ln67 : 2
		or_ln67 : 2
		or_ln67_1 : 2
		select_ln67 : 2
		select_ln67_1 : 3
		tmp_s : 1
		tmp_1 : 2
		tmp_2 : 4
		p_cast17 : 5
		tmp_3 : 4
		p_cast18 : 5
		tmp7 : 6
		empty_33 : 7
		tmp_4 : 8
		p_cast32 : 9
		empty_34 : 10
		trunc_ln9 : 11
		sext_ln68 : 12
		fm_addr : 13
		br_ln68 : 2
		zext_ln70 : 1
		zext_ln70_1 : 1
		add_ln70 : 2
		zext_ln70_2 : 4
		add_ln70_1 : 5
		tmp_7 : 6
		tmp_8 : 6
		zext_ln70_3 : 7
		add_ln70_2 : 8
		zext_ln70_4 : 3
		add_ln70_3 : 9
		zext_ln70_5 : 10
		outBuffer1x1_addr : 11
		outBuffer1x1_load : 12
		add_ln68 : 3
		icmp_ln68_1 : 4
		br_ln68 : 5
		store_ln67 : 4
		store_ln68 : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |          add_ln66_1_fu_241          |    0    |    0    |    25   |
|          |           add_ln66_fu_250           |    0    |    0    |    13   |
|          |          add_ln67_1_fu_274          |    0    |    0    |    20   |
|          |           add_ln67_fu_338           |    0    |    0    |    13   |
|          |             tmp7_fu_414             |    0    |    0    |    22   |
|    add   |           empty_33_fu_420           |    0    |    0    |    22   |
|          |           empty_34_fu_438           |    0    |    0    |    71   |
|          |           add_ln70_fu_485           |    0    |    0    |    17   |
|          |          add_ln70_1_fu_495          |    0    |    0    |    17   |
|          |          add_ln70_2_fu_521          |    0    |    0    |    18   |
|          |          add_ln70_3_fu_531          |    0    |    0    |    18   |
|          |           add_ln68_fu_542           |    0    |    0    |    14   |
|----------|-------------------------------------|---------|---------|---------|
|          |           icmp_ln66_fu_235          |    0    |    0    |    25   |
|   icmp   |           icmp_ln67_fu_256          |    0    |    0    |    20   |
|          |           icmp_ln68_fu_326          |    0    |    0    |    14   |
|          |          icmp_ln68_1_fu_548         |    0    |    0    |    14   |
|----------|-------------------------------------|---------|---------|---------|
|          |         select_ln66_1_fu_262        |    0    |    0    |    6    |
|          |         select_ln67_2_fu_280        |    0    |    0    |    13   |
|  select  |          select_ln66_fu_309         |    0    |    0    |    6    |
|          |          select_ln67_fu_355         |    0    |    0    |    7    |
|          |         select_ln67_1_fu_363        |    0    |    0    |    6    |
|----------|-------------------------------------|---------|---------|---------|
|          |            or_ln66_fu_316           |    0    |    0    |    2    |
|    or    |            or_ln67_fu_344           |    0    |    0    |    2    |
|          |           or_ln67_1_fu_350          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |           xor_ln66_fu_321           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |           and_ln66_fu_332           |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_564             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          | output_feature_map_read_read_fu_140 |    0    |    0    |    0    |
|   read   |           tmp_read_fu_146           |    0    |    0    |    0    |
|          |     zext_ln62_1_read_read_fu_152    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_158        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln70_write_fu_165       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |       zext_ln62_1_cast_fu_200       |    0    |    0    |    0    |
|          |           zext_ln66_fu_270          |    0    |    0    |    0    |
|          |           p_cast17_fu_398           |    0    |    0    |    0    |
|          |           p_cast18_fu_410           |    0    |    0    |    0    |
|          |           p_cast32_fu_434           |    0    |    0    |    0    |
|   zext   |           zext_ln70_fu_470          |    0    |    0    |    0    |
|          |          zext_ln70_1_fu_481         |    0    |    0    |    0    |
|          |          zext_ln70_2_fu_491         |    0    |    0    |    0    |
|          |          zext_ln70_3_fu_517         |    0    |    0    |    0    |
|          |          zext_ln70_4_fu_527         |    0    |    0    |    0    |
|          |          zext_ln70_5_fu_537         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|partselect|             tmp_s_fu_371            |    0    |    0    |    0    |
|          |           trunc_ln9_fu_443          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_1_fu_380            |    0    |    0    |    0    |
|          |             tmp_2_fu_390            |    0    |    0    |    0    |
|          |             tmp_3_fu_402            |    0    |    0    |    0    |
|bitconcatenate|             tmp_4_fu_426            |    0    |    0    |    0    |
|          |             tmp_5_fu_463            |    0    |    0    |    0    |
|          |             tmp_6_fu_474            |    0    |    0    |    0    |
|          |             tmp_7_fu_501            |    0    |    0    |    0    |
|          |             tmp_8_fu_509            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |           sext_ln68_fu_453          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    1    |    0    |   391   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           c_reg_593           |    6   |
|      first_iter_7_reg_187     |    1   |
|        fm_addr_reg_650        |   16   |
|           h_reg_579           |    6   |
|       icmp_ln66_reg_623       |    1   |
|       icmp_ln67_reg_627       |    1   |
|      icmp_ln68_1_reg_661      |    1   |
|    indvar_flatten86_reg_586   |   13   |
|    indvar_flatten99_reg_600   |   18   |
|        or_ln67_reg_646        |    1   |
|   outBuffer1x1_addr_reg_656   |   18   |
|   outBuffer1x1_load_reg_665   |   16   |
|output_feature_map_read_reg_607|   64   |
|     select_ln66_1_reg_635     |    6   |
|          tmp_reg_612          |    2   |
|           w_reg_572           |    7   |
|    zext_ln62_1_cast_reg_618   |   22   |
|       zext_ln66_reg_641       |   22   |
+-------------------------------+--------+
|             Total             |   221  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_158 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_181  |  p0  |   2  |  18  |   36   ||    9    |
| first_iter_7_reg_187 |  p0  |   2  |   1  |    2   |
|      grp_fu_564      |  p0  |   3  |   6  |   18   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   58   ||  2.014  ||    23   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   391  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   23   |
|  Register |    -   |    -   |   221  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   221  |   414  |
+-----------+--------+--------+--------+--------+
