
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401d14 <ferror@plt+0x974>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_exit@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 415000 <ferror@plt+0x13c60>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <error@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <strtod@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <wattr_on@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <__cxa_atexit@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <__fpending@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <put_slabinfo@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <tcgetattr@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <signal@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <wrefresh@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <initscr@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <wattr_off@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <__ctype_toupper_loc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__gmon_start__@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <abort@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <printw@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <getopt_long@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <get_slabinfo@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <free_slabinfo@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <endwin@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <read@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <tcsetattr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <isatty@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <select@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <wmove@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <printf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <resizeterm@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	sub	sp, sp, #0x1c0
  4013b4:	adrp	x2, 416000 <ferror@plt+0x14c60>
  4013b8:	stp	x29, x30, [sp, #48]
  4013bc:	add	x29, sp, #0x30
  4013c0:	stp	x27, x28, [sp, #128]
  4013c4:	adrp	x27, 416000 <ferror@plt+0x14c60>
  4013c8:	ldr	x3, [x27, #400]
  4013cc:	str	x3, [x2, #360]
  4013d0:	stp	x19, x20, [sp, #64]
  4013d4:	adrp	x20, 404000 <ferror@plt+0x2c60>
  4013d8:	add	x20, x20, #0xb50
  4013dc:	stp	x21, x22, [sp, #80]
  4013e0:	mov	w22, w0
  4013e4:	mov	x21, x1
  4013e8:	mov	w0, #0x6                   	// #6
  4013ec:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4013f0:	add	x1, x1, #0x9b0
  4013f4:	stp	x23, x24, [sp, #96]
  4013f8:	adrp	x19, 416000 <ferror@plt+0x14c60>
  4013fc:	stp	x25, x26, [sp, #112]
  401400:	adrp	x25, 404000 <ferror@plt+0x2c60>
  401404:	add	x25, x25, #0xdb0
  401408:	str	xzr, [sp, #240]
  40140c:	bl	401390 <setlocale@plt>
  401410:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401414:	add	x1, x1, #0xb38
  401418:	mov	x0, x20
  40141c:	bl	4011f0 <bindtextdomain@plt>
  401420:	mov	x0, x20
  401424:	adrp	x26, 404000 <ferror@plt+0x2c60>
  401428:	bl	401260 <textdomain@plt>
  40142c:	adrp	x20, 404000 <ferror@plt+0x2c60>
  401430:	add	x24, x25, #0xb0
  401434:	add	x28, x19, #0x1a0
  401438:	add	x26, x26, #0xb60
  40143c:	add	x20, x20, #0xbb8
  401440:	adrp	x23, 401000 <_exit@plt-0x110>
  401444:	adrp	x0, 402000 <ferror@plt+0xc60>
  401448:	add	x23, x23, #0xed0
  40144c:	add	x0, x0, #0x6c0
  401450:	bl	404808 <ferror@plt+0x3468>
  401454:	str	x23, [x19, #416]
  401458:	mov	x3, x24
  40145c:	mov	x2, x20
  401460:	mov	x1, x21
  401464:	mov	w0, w22
  401468:	mov	x4, #0x0                   	// #0
  40146c:	bl	401270 <getopt_long@plt>
  401470:	cmn	w0, #0x1
  401474:	b.eq	4015b0 <ferror@plt+0x210>  // b.none
  401478:	cmp	w0, #0x68
  40147c:	b.eq	401cb0 <ferror@plt+0x910>  // b.none
  401480:	b.gt	4014d8 <ferror@plt+0x138>
  401484:	cmp	w0, #0x56
  401488:	b.ne	4014f4 <ferror@plt+0x154>  // b.any
  40148c:	mov	w2, #0x5                   	// #5
  401490:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401494:	mov	x0, #0x0                   	// #0
  401498:	add	x1, x1, #0xb90
  40149c:	bl	401320 <dcgettext@plt>
  4014a0:	mov	w22, #0x0                   	// #0
  4014a4:	ldr	x1, [x27, #400]
  4014a8:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4014ac:	add	x2, x2, #0xba0
  4014b0:	bl	401340 <printf@plt>
  4014b4:	mov	w0, w22
  4014b8:	ldp	x29, x30, [sp, #48]
  4014bc:	ldp	x19, x20, [sp, #64]
  4014c0:	ldp	x21, x22, [sp, #80]
  4014c4:	ldp	x23, x24, [sp, #96]
  4014c8:	ldp	x25, x26, [sp, #112]
  4014cc:	ldp	x27, x28, [sp, #128]
  4014d0:	add	sp, sp, #0x1c0
  4014d4:	ret
  4014d8:	cmp	w0, #0x6f
  4014dc:	b.ne	401570 <ferror@plt+0x1d0>  // b.any
  4014e0:	adrp	x2, 416000 <ferror@plt+0x14c60>
  4014e4:	mov	w0, #0x1                   	// #1
  4014e8:	str	w0, [x28, #12]
  4014ec:	str	xzr, [x2, #352]
  4014f0:	b	401458 <ferror@plt+0xb8>
  4014f4:	cmp	w0, #0x64
  4014f8:	b.ne	401c9c <ferror@plt+0x8fc>  // b.any
  4014fc:	bl	401350 <__errno_location@plt>
  401500:	mov	x4, x0
  401504:	adrp	x3, 416000 <ferror@plt+0x14c60>
  401508:	mov	w2, #0x5                   	// #5
  40150c:	mov	x1, x26
  401510:	mov	x0, #0x0                   	// #0
  401514:	ldr	x3, [x3, #376]
  401518:	str	wzr, [x4]
  40151c:	str	x3, [sp, #184]
  401520:	bl	401320 <dcgettext@plt>
  401524:	mov	x1, x0
  401528:	ldr	x3, [sp, #184]
  40152c:	mov	x0, x3
  401530:	bl	4022c8 <ferror@plt+0xf28>
  401534:	cmp	x0, #0x0
  401538:	adrp	x2, 416000 <ferror@plt+0x14c60>
  40153c:	str	x0, [x2, #352]
  401540:	b.gt	401458 <ferror@plt+0xb8>
  401544:	mov	w2, #0x5                   	// #5
  401548:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40154c:	mov	x0, #0x0                   	// #0
  401550:	add	x1, x1, #0xb70
  401554:	stp	d8, d9, [sp, #144]
  401558:	str	d10, [sp, #160]
  40155c:	bl	401320 <dcgettext@plt>
  401560:	mov	w1, #0x0                   	// #0
  401564:	mov	x2, x0
  401568:	mov	w0, #0x1                   	// #1
  40156c:	bl	401140 <error@plt>
  401570:	cmp	w0, #0x73
  401574:	b.ne	401c9c <ferror@plt+0x8fc>  // b.any
  401578:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40157c:	mov	x1, x23
  401580:	ldr	x0, [x0, #376]
  401584:	ldrb	w0, [x0]
  401588:	sub	w0, w0, #0x61
  40158c:	and	w0, w0, #0xff
  401590:	cmp	w0, #0x15
  401594:	b.ls	4015a0 <ferror@plt+0x200>  // b.plast
  401598:	str	x1, [x28]
  40159c:	b	401458 <ferror@plt+0xb8>
  4015a0:	and	x0, x0, #0xff
  4015a4:	ldr	x1, [x25, x0, lsl #3]
  4015a8:	str	x1, [x28]
  4015ac:	b	401458 <ferror@plt+0xb8>
  4015b0:	mov	w0, #0x0                   	// #0
  4015b4:	stp	d8, d9, [sp, #144]
  4015b8:	str	d10, [sp, #160]
  4015bc:	bl	401300 <isatty@plt>
  4015c0:	str	w0, [sp, #220]
  4015c4:	cbnz	w0, 401c28 <ferror@plt+0x888>
  4015c8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4015cc:	add	x27, x8, #0x1a0
  4015d0:	ldrh	w0, [x27, #10]
  4015d4:	str	w0, [sp, #216]
  4015d8:	mov	w0, #0x0                   	// #0
  4015dc:	bl	402258 <ferror@plt+0xeb8>
  4015e0:	ldr	w0, [x27, #12]
  4015e4:	cbz	w0, 401c04 <ferror@plt+0x864>
  4015e8:	adrp	x1, 401000 <_exit@plt-0x110>
  4015ec:	mov	w0, #0x2                   	// #2
  4015f0:	add	x1, x1, #0xfa8
  4015f4:	adrp	x26, 404000 <ferror@plt+0x2c60>
  4015f8:	bl	4011b0 <signal@plt>
  4015fc:	adrp	x25, 404000 <ferror@plt+0x2c60>
  401600:	add	x26, x26, #0xbe0
  401604:	add	x25, x25, #0xc00
  401608:	mov	x0, #0x3f50000000000000    	// #4562146422526312448
  40160c:	fmov	d8, x0
  401610:	add	x2, sp, #0x200
  401614:	add	x1, sp, #0x108
  401618:	add	x0, sp, #0xf0
  40161c:	stp	xzr, xzr, [x2, #-248]
  401620:	stp	xzr, xzr, [x2, #-232]
  401624:	stp	xzr, xzr, [x2, #-216]
  401628:	str	xzr, [sp, #312]
  40162c:	bl	4012b0 <get_slabinfo@plt>
  401630:	mov	w22, w0
  401634:	cbnz	w0, 401bd0 <ferror@plt+0x830>
  401638:	ldr	w0, [x27, #12]
  40163c:	cbnz	w0, 401660 <ferror@plt+0x2c0>
  401640:	ldrh	w0, [x27, #10]
  401644:	ldr	w1, [sp, #216]
  401648:	cmp	w0, w1
  40164c:	b.eq	401660 <ferror@plt+0x2c0>  // b.none
  401650:	ldrh	w1, [x27, #8]
  401654:	bl	401370 <resizeterm@plt>
  401658:	ldrh	w0, [x27, #10]
  40165c:	str	w0, [sp, #216]
  401660:	adrp	x24, 416000 <ferror@plt+0x14c60>
  401664:	mov	w2, #0x0                   	// #0
  401668:	mov	w1, #0x0                   	// #0
  40166c:	ldr	x0, [x24, #392]
  401670:	bl	401330 <wmove@plt>
  401674:	ldr	w0, [x27, #12]
  401678:	mov	x1, x26
  40167c:	mov	w2, #0x5                   	// #5
  401680:	cbz	w0, 40192c <ferror@plt+0x58c>
  401684:	mov	x0, #0x0                   	// #0
  401688:	bl	401320 <dcgettext@plt>
  40168c:	ldr	w9, [sp, #284]
  401690:	mov	x20, x0
  401694:	ldr	w28, [sp, #280]
  401698:	mov	x1, x25
  40169c:	mov	w2, #0x5                   	// #5
  4016a0:	mov	x0, #0x0                   	// #0
  4016a4:	str	w9, [sp, #212]
  4016a8:	bl	401320 <dcgettext@plt>
  4016ac:	mov	x21, x0
  4016b0:	ldr	w6, [sp, #292]
  4016b4:	mov	w2, #0x5                   	// #5
  4016b8:	ldr	w5, [sp, #296]
  4016bc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4016c0:	mov	x0, #0x0                   	// #0
  4016c4:	add	x1, x1, #0xc20
  4016c8:	stp	w5, w6, [sp, #204]
  4016cc:	bl	401320 <dcgettext@plt>
  4016d0:	mov	x7, x0
  4016d4:	ldr	w4, [sp, #300]
  4016d8:	mov	w2, #0x5                   	// #5
  4016dc:	ldr	w10, [sp, #304]
  4016e0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4016e4:	mov	x0, #0x0                   	// #0
  4016e8:	add	x1, x1, #0xc40
  4016ec:	str	w10, [sp, #184]
  4016f0:	str	x7, [sp, #192]
  4016f4:	str	w4, [sp, #200]
  4016f8:	bl	401320 <dcgettext@plt>
  4016fc:	ldp	d10, d9, [sp, #264]
  401700:	mov	x19, x0
  401704:	mov	w2, #0x5                   	// #5
  401708:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40170c:	mov	x0, #0x0                   	// #0
  401710:	add	x1, x1, #0xc60
  401714:	ucvtf	d10, d10
  401718:	ucvtf	d9, d9
  40171c:	bl	401320 <dcgettext@plt>
  401720:	fmul	d4, d10, d8
  401724:	ldp	w4, w5, [sp, #200]
  401728:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  40172c:	ldp	w6, w9, [sp, #208]
  401730:	ucvtf	d1, w5
  401734:	ldr	w10, [sp, #184]
  401738:	fmov	d0, x1
  40173c:	ucvtf	d3, w9
  401740:	ucvtf	d6, w4
  401744:	fmul	d5, d9, d0
  401748:	ucvtf	d16, w28
  40174c:	ucvtf	d2, w10
  401750:	fmul	d1, d1, d0
  401754:	ucvtf	d17, w6
  401758:	ldr	w1, [sp, #308]
  40175c:	ldr	w2, [sp, #312]
  401760:	mov	w3, w28
  401764:	fdiv	d5, d5, d10
  401768:	str	w10, [sp]
  40176c:	fmul	d2, d2, d0
  401770:	fmul	d0, d3, d0
  401774:	fdiv	d1, d1, d17
  401778:	ucvtf	d7, w1
  40177c:	ldr	w1, [sp, #316]
  401780:	fmul	d3, d9, d8
  401784:	ldr	x7, [sp, #192]
  401788:	str	w4, [sp, #8]
  40178c:	fdiv	d2, d2, d6
  401790:	ucvtf	d6, w2
  401794:	fdiv	d0, d0, d16
  401798:	ucvtf	d16, w1
  40179c:	fmul	d7, d7, d8
  4017a0:	stp	x19, x0, [sp, #16]
  4017a4:	mov	w2, w9
  4017a8:	fmul	d6, d6, d8
  4017ac:	adrp	x0, 404000 <ferror@plt+0x2c60>
  4017b0:	fmul	d16, d16, d8
  4017b4:	mov	x1, x20
  4017b8:	mov	x4, x21
  4017bc:	add	x0, x0, #0xc88
  4017c0:	str	d16, [sp, #32]
  4017c4:	bl	401340 <printf@plt>
  4017c8:	ldr	x0, [sp, #240]
  4017cc:	bl	401dd0 <ferror@plt+0xa30>
  4017d0:	mov	x3, x0
  4017d4:	ldr	x0, [x24, #392]
  4017d8:	mov	x2, #0x0                   	// #0
  4017dc:	mov	w1, #0x40000               	// #262144
  4017e0:	str	x3, [sp, #240]
  4017e4:	bl	401160 <wattr_on@plt>
  4017e8:	ldr	w0, [x27, #12]
  4017ec:	mov	w2, #0x5                   	// #5
  4017f0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4017f4:	cbz	w0, 40190c <ferror@plt+0x56c>
  4017f8:	add	x1, x1, #0xd18
  4017fc:	mov	x0, #0x0                   	// #0
  401800:	bl	401320 <dcgettext@plt>
  401804:	mov	x1, x0
  401808:	adrp	x0, 404000 <ferror@plt+0x2c60>
  40180c:	add	x0, x0, #0xd58
  401810:	bl	401340 <printf@plt>
  401814:	ldr	x0, [x24, #392]
  401818:	mov	w1, #0x40000               	// #262144
  40181c:	mov	x2, #0x0                   	// #0
  401820:	adrp	x21, 404000 <ferror@plt+0x2c60>
  401824:	mov	w19, #0x0                   	// #0
  401828:	add	x21, x21, #0xd60
  40182c:	bl	401210 <wattr_off@plt>
  401830:	ldr	x0, [sp, #240]
  401834:	ldrh	w1, [x27, #10]
  401838:	cmp	x0, #0x0
  40183c:	mov	x20, x0
  401840:	ccmp	w1, #0x8, #0x0, ne  // ne = any
  401844:	b.hi	401870 <ferror@plt+0x4d0>  // b.pmore
  401848:	b	4018c8 <ferror@plt+0x528>
  40184c:	mov	x0, x21
  401850:	bl	401340 <printf@plt>
  401854:	ldr	x20, [x20, #136]
  401858:	add	w19, w19, #0x1
  40185c:	ldrh	w0, [x27, #10]
  401860:	cmp	x20, #0x0
  401864:	sub	w0, w0, #0x8
  401868:	ccmp	w0, w19, #0x4, ne  // ne = any
  40186c:	b.le	4018c4 <ferror@plt+0x524>
  401870:	ldp	w2, w1, [x20, #156]
  401874:	mov	x7, x20
  401878:	ldr	w0, [x27, #12]
  40187c:	ucvtf	d0, w1
  401880:	ldr	w5, [x20, #164]
  401884:	ldr	x6, [x20, #144]
  401888:	ldr	w4, [x20, #172]
  40188c:	ldr	w3, [x20, #180]
  401890:	fmul	d0, d0, d8
  401894:	ldr	w1, [x20, #152]
  401898:	lsr	x6, x6, #10
  40189c:	cbnz	w0, 40184c <ferror@plt+0x4ac>
  4018a0:	mov	x0, x21
  4018a4:	bl	401250 <printw@plt>
  4018a8:	ldr	x20, [x20, #136]
  4018ac:	add	w19, w19, #0x1
  4018b0:	ldrh	w0, [x27, #10]
  4018b4:	cmp	x20, #0x0
  4018b8:	sub	w0, w0, #0x8
  4018bc:	ccmp	w0, w19, #0x4, ne  // ne = any
  4018c0:	b.gt	401870 <ferror@plt+0x4d0>
  4018c4:	ldr	x0, [sp, #240]
  4018c8:	bl	401190 <put_slabinfo@plt>
  4018cc:	ldr	w20, [x27, #12]
  4018d0:	cbz	w20, 401a70 <ferror@plt+0x6d0>
  4018d4:	adrp	x19, 416000 <ferror@plt+0x14c60>
  4018d8:	add	x19, x19, #0x160
  4018dc:	ldr	x0, [x19]
  4018e0:	cbnz	x0, 401610 <ferror@plt+0x270>
  4018e4:	ldr	w0, [sp, #220]
  4018e8:	cbnz	w0, 401bf0 <ferror@plt+0x850>
  4018ec:	ldr	x0, [sp, #240]
  4018f0:	cbz	x0, 4018f8 <ferror@plt+0x558>
  4018f4:	bl	4012c0 <free_slabinfo@plt>
  4018f8:	ldr	w0, [x27, #12]
  4018fc:	cbz	w0, 401be0 <ferror@plt+0x840>
  401900:	ldp	d8, d9, [sp, #144]
  401904:	ldr	d10, [sp, #160]
  401908:	b	4014b4 <ferror@plt+0x114>
  40190c:	add	x1, x1, #0xd18
  401910:	mov	x0, #0x0                   	// #0
  401914:	bl	401320 <dcgettext@plt>
  401918:	mov	x1, x0
  40191c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401920:	add	x0, x0, #0xd58
  401924:	bl	401250 <printw@plt>
  401928:	b	401814 <ferror@plt+0x474>
  40192c:	mov	x0, #0x0                   	// #0
  401930:	bl	401320 <dcgettext@plt>
  401934:	ldr	w3, [sp, #280]
  401938:	mov	x20, x0
  40193c:	ldr	w28, [sp, #284]
  401940:	mov	x1, x25
  401944:	mov	w2, #0x5                   	// #5
  401948:	mov	x0, #0x0                   	// #0
  40194c:	str	w3, [sp, #212]
  401950:	bl	401320 <dcgettext@plt>
  401954:	mov	x21, x0
  401958:	ldr	w6, [sp, #292]
  40195c:	mov	w2, #0x5                   	// #5
  401960:	ldr	w5, [sp, #296]
  401964:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401968:	mov	x0, #0x0                   	// #0
  40196c:	add	x1, x1, #0xc20
  401970:	stp	w5, w6, [sp, #204]
  401974:	bl	401320 <dcgettext@plt>
  401978:	mov	x7, x0
  40197c:	ldr	w4, [sp, #300]
  401980:	mov	w2, #0x5                   	// #5
  401984:	ldr	w10, [sp, #304]
  401988:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40198c:	mov	x0, #0x0                   	// #0
  401990:	add	x1, x1, #0xc40
  401994:	str	w10, [sp, #184]
  401998:	str	x7, [sp, #192]
  40199c:	str	w4, [sp, #200]
  4019a0:	bl	401320 <dcgettext@plt>
  4019a4:	ldp	d10, d9, [sp, #264]
  4019a8:	mov	x19, x0
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4019b4:	mov	x0, #0x0                   	// #0
  4019b8:	add	x1, x1, #0xc60
  4019bc:	ucvtf	d10, d10
  4019c0:	ucvtf	d9, d9
  4019c4:	bl	401320 <dcgettext@plt>
  4019c8:	fmul	d4, d10, d8
  4019cc:	ldp	w4, w5, [sp, #200]
  4019d0:	ucvtf	d3, w28
  4019d4:	ldr	w10, [sp, #184]
  4019d8:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  4019dc:	ucvtf	d1, w5
  4019e0:	fmov	d0, x1
  4019e4:	ldp	w6, w3, [sp, #208]
  4019e8:	ucvtf	d2, w10
  4019ec:	fmul	d5, d9, d0
  4019f0:	ucvtf	d6, w4
  4019f4:	ucvtf	d16, w3
  4019f8:	ucvtf	d17, w6
  4019fc:	fmul	d1, d1, d0
  401a00:	ldr	w1, [sp, #308]
  401a04:	fmul	d2, d2, d0
  401a08:	fmul	d0, d3, d0
  401a0c:	fdiv	d5, d5, d10
  401a10:	ldr	w2, [sp, #312]
  401a14:	ucvtf	d7, w1
  401a18:	ldr	w1, [sp, #316]
  401a1c:	fdiv	d1, d1, d17
  401a20:	fmul	d3, d9, d8
  401a24:	fdiv	d2, d2, d6
  401a28:	ucvtf	d6, w2
  401a2c:	ldr	x7, [sp, #192]
  401a30:	fmul	d7, d7, d8
  401a34:	fdiv	d0, d0, d16
  401a38:	ucvtf	d16, w1
  401a3c:	fmul	d6, d6, d8
  401a40:	str	w10, [sp]
  401a44:	str	w4, [sp, #8]
  401a48:	mov	w2, w28
  401a4c:	stp	x19, x0, [sp, #16]
  401a50:	mov	x1, x20
  401a54:	fmul	d16, d16, d8
  401a58:	mov	x4, x21
  401a5c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401a60:	add	x0, x0, #0xc88
  401a64:	str	d16, [sp, #32]
  401a68:	bl	401250 <printw@plt>
  401a6c:	b	4017c8 <ferror@plt+0x428>
  401a70:	ldr	x0, [x24, #392]
  401a74:	bl	4011d0 <wrefresh@plt>
  401a78:	add	x0, sp, #0x140
  401a7c:	add	x1, sp, #0x1c0
  401a80:	str	xzr, [x0], #8
  401a84:	cmp	x1, x0
  401a88:	b.ne	401a80 <ferror@plt+0x6e0>  // b.any
  401a8c:	adrp	x2, 416000 <ferror@plt+0x14c60>
  401a90:	add	x1, sp, #0x140
  401a94:	ldr	x5, [sp, #320]
  401a98:	add	x19, x2, #0x160
  401a9c:	ldr	x6, [x2, #352]
  401aa0:	orr	x5, x5, #0x1
  401aa4:	add	x4, sp, #0xf8
  401aa8:	mov	x3, #0x0                   	// #0
  401aac:	mov	x2, #0x0                   	// #0
  401ab0:	mov	w0, #0x1                   	// #1
  401ab4:	stp	x6, xzr, [sp, #248]
  401ab8:	str	x5, [sp, #320]
  401abc:	bl	401310 <select@plt>
  401ac0:	cmp	w0, #0x0
  401ac4:	b.le	4018dc <ferror@plt+0x53c>
  401ac8:	add	x1, sp, #0xef
  401acc:	mov	x2, #0x1                   	// #1
  401ad0:	mov	w0, #0x0                   	// #0
  401ad4:	bl	4012e0 <read@plt>
  401ad8:	cmp	x0, #0x1
  401adc:	b.ne	401bd8 <ferror@plt+0x838>  // b.any
  401ae0:	bl	401220 <__ctype_toupper_loc@plt>
  401ae4:	ldrb	w1, [sp, #239]
  401ae8:	ldr	x0, [x0]
  401aec:	ubfiz	x1, x1, #2, #8
  401af0:	ldrb	w0, [x0, x1]
  401af4:	cmp	w0, #0x4f
  401af8:	b.eq	401c84 <ferror@plt+0x8e4>  // b.none
  401afc:	b.le	401b2c <ferror@plt+0x78c>
  401b00:	cmp	w0, #0x53
  401b04:	b.eq	401c74 <ferror@plt+0x8d4>  // b.none
  401b08:	b.le	401b78 <ferror@plt+0x7d8>
  401b0c:	cmp	w0, #0x55
  401b10:	b.eq	401bc0 <ferror@plt+0x820>  // b.none
  401b14:	cmp	w0, #0x56
  401b18:	b.ne	4018dc <ferror@plt+0x53c>  // b.any
  401b1c:	adrp	x0, 401000 <_exit@plt-0x110>
  401b20:	add	x0, x0, #0xf60
  401b24:	str	x0, [x27]
  401b28:	b	4018dc <ferror@plt+0x53c>
  401b2c:	cmp	w0, #0x43
  401b30:	b.eq	401c8c <ferror@plt+0x8ec>  // b.none
  401b34:	b.le	401b58 <ferror@plt+0x7b8>
  401b38:	cmp	w0, #0x4c
  401b3c:	b.eq	401bb0 <ferror@plt+0x810>  // b.none
  401b40:	cmp	w0, #0x4e
  401b44:	b.ne	4018dc <ferror@plt+0x53c>  // b.any
  401b48:	adrp	x0, 401000 <_exit@plt-0x110>
  401b4c:	add	x0, x0, #0xfb8
  401b50:	str	x0, [x27]
  401b54:	b	4018dc <ferror@plt+0x53c>
  401b58:	cmp	w0, #0x41
  401b5c:	b.eq	401ba0 <ferror@plt+0x800>  // b.none
  401b60:	cmp	w0, #0x42
  401b64:	b.ne	4018dc <ferror@plt+0x53c>  // b.any
  401b68:	adrp	x0, 401000 <_exit@plt-0x110>
  401b6c:	add	x0, x0, #0xf18
  401b70:	str	x0, [x27]
  401b74:	b	4018dc <ferror@plt+0x53c>
  401b78:	cmp	w0, #0x50
  401b7c:	b.eq	401b90 <ferror@plt+0x7f0>  // b.none
  401b80:	cmp	w0, #0x51
  401b84:	b.ne	4018dc <ferror@plt+0x53c>  // b.any
  401b88:	str	xzr, [x19]
  401b8c:	b	4018dc <ferror@plt+0x53c>
  401b90:	adrp	x0, 401000 <_exit@plt-0x110>
  401b94:	add	x0, x0, #0xf30
  401b98:	str	x0, [x27]
  401b9c:	b	4018dc <ferror@plt+0x53c>
  401ba0:	adrp	x0, 401000 <_exit@plt-0x110>
  401ba4:	add	x0, x0, #0xee8
  401ba8:	str	x0, [x27]
  401bac:	b	4018dc <ferror@plt+0x53c>
  401bb0:	adrp	x0, 401000 <_exit@plt-0x110>
  401bb4:	add	x0, x0, #0xf48
  401bb8:	str	x0, [x27]
  401bbc:	b	4018dc <ferror@plt+0x53c>
  401bc0:	adrp	x0, 401000 <_exit@plt-0x110>
  401bc4:	add	x0, x0, #0xf78
  401bc8:	str	x0, [x27]
  401bcc:	b	4018dc <ferror@plt+0x53c>
  401bd0:	mov	w20, #0x1                   	// #1
  401bd4:	str	xzr, [sp, #240]
  401bd8:	mov	w22, w20
  401bdc:	b	4018e4 <ferror@plt+0x544>
  401be0:	bl	4012d0 <endwin@plt>
  401be4:	ldp	d8, d9, [sp, #144]
  401be8:	ldr	d10, [sp, #160]
  401bec:	b	4014b4 <ferror@plt+0x114>
  401bf0:	add	x2, x27, #0x10
  401bf4:	mov	w1, #0x2                   	// #2
  401bf8:	mov	w0, #0x0                   	// #0
  401bfc:	bl	4012f0 <tcsetattr@plt>
  401c00:	b	4018ec <ferror@plt+0x54c>
  401c04:	bl	4011e0 <initscr@plt>
  401c08:	ldrh	w1, [x27, #8]
  401c0c:	ldrh	w0, [x27, #10]
  401c10:	bl	401370 <resizeterm@plt>
  401c14:	adrp	x1, 402000 <ferror@plt+0xc60>
  401c18:	mov	w0, #0x1c                  	// #28
  401c1c:	add	x1, x1, #0x258
  401c20:	bl	4011b0 <signal@plt>
  401c24:	b	4015e8 <ferror@plt+0x248>
  401c28:	add	x27, x19, #0x1a0
  401c2c:	mov	w0, #0x0                   	// #0
  401c30:	add	x1, x27, #0x10
  401c34:	bl	4011a0 <tcgetattr@plt>
  401c38:	cmn	w0, #0x1
  401c3c:	b.ne	4015d0 <ferror@plt+0x230>  // b.any
  401c40:	bl	401350 <__errno_location@plt>
  401c44:	mov	x3, x0
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401c50:	mov	x0, #0x0                   	// #0
  401c54:	add	x1, x1, #0xbc0
  401c58:	ldr	w19, [x3]
  401c5c:	bl	401320 <dcgettext@plt>
  401c60:	mov	x2, x0
  401c64:	mov	w0, #0x0                   	// #0
  401c68:	mov	w1, w19
  401c6c:	bl	401140 <error@plt>
  401c70:	b	4015d0 <ferror@plt+0x230>
  401c74:	adrp	x0, 401000 <_exit@plt-0x110>
  401c78:	add	x0, x0, #0xf00
  401c7c:	str	x0, [x27]
  401c80:	b	4018dc <ferror@plt+0x53c>
  401c84:	str	x23, [x27]
  401c88:	b	4018dc <ferror@plt+0x53c>
  401c8c:	adrp	x0, 401000 <_exit@plt-0x110>
  401c90:	add	x0, x0, #0xf90
  401c94:	str	x0, [x27]
  401c98:	b	4018dc <ferror@plt+0x53c>
  401c9c:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401ca0:	stp	d8, d9, [sp, #144]
  401ca4:	ldr	x0, [x0, #368]
  401ca8:	str	d10, [sp, #160]
  401cac:	bl	401fd0 <ferror@plt+0xc30>
  401cb0:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401cb4:	stp	d8, d9, [sp, #144]
  401cb8:	ldr	x0, [x0, #384]
  401cbc:	str	d10, [sp, #160]
  401cc0:	bl	401fd0 <ferror@plt+0xc30>
  401cc4:	mov	x29, #0x0                   	// #0
  401cc8:	mov	x30, #0x0                   	// #0
  401ccc:	mov	x5, x0
  401cd0:	ldr	x1, [sp]
  401cd4:	add	x2, sp, #0x8
  401cd8:	mov	x6, sp
  401cdc:	movz	x0, #0x0, lsl #48
  401ce0:	movk	x0, #0x0, lsl #32
  401ce4:	movk	x0, #0x40, lsl #16
  401ce8:	movk	x0, #0x13b0
  401cec:	movz	x3, #0x0, lsl #48
  401cf0:	movk	x3, #0x0, lsl #32
  401cf4:	movk	x3, #0x40, lsl #16
  401cf8:	movk	x3, #0x4780
  401cfc:	movz	x4, #0x0, lsl #48
  401d00:	movk	x4, #0x0, lsl #32
  401d04:	movk	x4, #0x40, lsl #16
  401d08:	movk	x4, #0x4800
  401d0c:	bl	401200 <__libc_start_main@plt>
  401d10:	bl	401240 <abort@plt>
  401d14:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401d18:	ldr	x0, [x0, #4064]
  401d1c:	cbz	x0, 401d24 <ferror@plt+0x984>
  401d20:	b	401230 <__gmon_start__@plt>
  401d24:	ret
  401d28:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401d2c:	add	x0, x0, #0x168
  401d30:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401d34:	add	x1, x1, #0x168
  401d38:	cmp	x1, x0
  401d3c:	b.eq	401d54 <ferror@plt+0x9b4>  // b.none
  401d40:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401d44:	ldr	x1, [x1, #2104]
  401d48:	cbz	x1, 401d54 <ferror@plt+0x9b4>
  401d4c:	mov	x16, x1
  401d50:	br	x16
  401d54:	ret
  401d58:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401d5c:	add	x0, x0, #0x168
  401d60:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401d64:	add	x1, x1, #0x168
  401d68:	sub	x1, x1, x0
  401d6c:	lsr	x2, x1, #63
  401d70:	add	x1, x2, x1, asr #3
  401d74:	cmp	xzr, x1, asr #1
  401d78:	asr	x1, x1, #1
  401d7c:	b.eq	401d94 <ferror@plt+0x9f4>  // b.none
  401d80:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401d84:	ldr	x2, [x2, #2112]
  401d88:	cbz	x2, 401d94 <ferror@plt+0x9f4>
  401d8c:	mov	x16, x2
  401d90:	br	x16
  401d94:	ret
  401d98:	stp	x29, x30, [sp, #-32]!
  401d9c:	mov	x29, sp
  401da0:	str	x19, [sp, #16]
  401da4:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401da8:	ldrb	w0, [x19, #408]
  401dac:	cbnz	w0, 401dbc <ferror@plt+0xa1c>
  401db0:	bl	401d28 <ferror@plt+0x988>
  401db4:	mov	w0, #0x1                   	// #1
  401db8:	strb	w0, [x19, #408]
  401dbc:	ldr	x19, [sp, #16]
  401dc0:	ldp	x29, x30, [sp], #32
  401dc4:	ret
  401dc8:	b	401d58 <ferror@plt+0x9b8>
  401dcc:	nop
  401dd0:	cbz	x0, 401ebc <ferror@plt+0xb1c>
  401dd4:	ldr	x1, [x0, #136]
  401dd8:	cbz	x1, 401eb8 <ferror@plt+0xb18>
  401ddc:	stp	x29, x30, [sp, #-240]!
  401de0:	mov	x2, x1
  401de4:	mov	x3, x0
  401de8:	mov	x29, sp
  401dec:	stp	x19, x20, [sp, #16]
  401df0:	stp	x21, x22, [sp, #32]
  401df4:	b	401dfc <ferror@plt+0xa5c>
  401df8:	mov	x2, x20
  401dfc:	ldr	x1, [x1, #136]
  401e00:	cbz	x1, 401eac <ferror@plt+0xb0c>
  401e04:	ldr	x1, [x1, #136]
  401e08:	mov	x3, x2
  401e0c:	ldr	x20, [x2, #136]
  401e10:	cbnz	x1, 401df8 <ferror@plt+0xa58>
  401e14:	str	xzr, [x2, #136]
  401e18:	bl	401dd0 <ferror@plt+0xa30>
  401e1c:	mov	x19, x0
  401e20:	mov	x0, x20
  401e24:	bl	401dd0 <ferror@plt+0xa30>
  401e28:	cmp	x0, #0x0
  401e2c:	mov	x20, x0
  401e30:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  401e34:	b.eq	401ec4 <ferror@plt+0xb24>  // b.none
  401e38:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401e3c:	add	x21, sp, #0x38
  401e40:	add	x22, x22, #0x1a0
  401e44:	b	401e60 <ferror@plt+0xac0>
  401e48:	str	x19, [x21, #136]
  401e4c:	mov	x21, x19
  401e50:	ldr	x19, [x19, #136]
  401e54:	cmp	x19, #0x0
  401e58:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  401e5c:	b.eq	401e8c <ferror@plt+0xaec>  // b.none
  401e60:	ldr	x2, [x22]
  401e64:	mov	x1, x20
  401e68:	mov	x0, x19
  401e6c:	blr	x2
  401e70:	cbnz	w0, 401e48 <ferror@plt+0xaa8>
  401e74:	str	x20, [x21, #136]
  401e78:	mov	x21, x20
  401e7c:	cmp	x19, #0x0
  401e80:	ldr	x20, [x20, #136]
  401e84:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  401e88:	b.ne	401e60 <ferror@plt+0xac0>  // b.any
  401e8c:	cmp	x19, #0x0
  401e90:	csel	x19, x19, x20, ne  // ne = any
  401e94:	str	x19, [x21, #136]
  401e98:	ldp	x19, x20, [sp, #16]
  401e9c:	ldp	x21, x22, [sp, #32]
  401ea0:	ldr	x0, [sp, #192]
  401ea4:	ldp	x29, x30, [sp], #240
  401ea8:	ret
  401eac:	mov	x20, x2
  401eb0:	mov	x2, x3
  401eb4:	b	401e14 <ferror@plt+0xa74>
  401eb8:	ret
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	ret
  401ec4:	add	x21, sp, #0x38
  401ec8:	b	401e8c <ferror@plt+0xaec>
  401ecc:	nop
  401ed0:	ldr	w2, [x0, #152]
  401ed4:	ldr	w0, [x1, #152]
  401ed8:	cmp	w2, w0
  401edc:	cset	w0, hi  // hi = pmore
  401ee0:	ret
  401ee4:	nop
  401ee8:	ldr	w2, [x0, #156]
  401eec:	ldr	w0, [x1, #156]
  401ef0:	cmp	w2, w0
  401ef4:	cset	w0, hi  // hi = pmore
  401ef8:	ret
  401efc:	nop
  401f00:	ldr	w2, [x0, #160]
  401f04:	ldr	w0, [x1, #160]
  401f08:	cmp	w2, w0
  401f0c:	cset	w0, hi  // hi = pmore
  401f10:	ret
  401f14:	nop
  401f18:	ldr	w2, [x0, #164]
  401f1c:	ldr	w0, [x1, #164]
  401f20:	cmp	w2, w0
  401f24:	cset	w0, hi  // hi = pmore
  401f28:	ret
  401f2c:	nop
  401f30:	ldr	w2, [x0, #168]
  401f34:	ldr	w0, [x1, #168]
  401f38:	cmp	w2, w0
  401f3c:	cset	w0, hi  // hi = pmore
  401f40:	ret
  401f44:	nop
  401f48:	ldr	w2, [x0, #172]
  401f4c:	ldr	w0, [x1, #172]
  401f50:	cmp	w2, w0
  401f54:	cset	w0, hi  // hi = pmore
  401f58:	ret
  401f5c:	nop
  401f60:	ldr	w2, [x0, #176]
  401f64:	ldr	w0, [x1, #176]
  401f68:	cmp	w2, w0
  401f6c:	cset	w0, hi  // hi = pmore
  401f70:	ret
  401f74:	nop
  401f78:	ldr	w2, [x0, #180]
  401f7c:	ldr	w0, [x1, #180]
  401f80:	cmp	w2, w0
  401f84:	cset	w0, hi  // hi = pmore
  401f88:	ret
  401f8c:	nop
  401f90:	ldr	x2, [x0, #144]
  401f94:	ldr	x0, [x1, #144]
  401f98:	cmp	x2, x0
  401f9c:	cset	w0, hi  // hi = pmore
  401fa0:	ret
  401fa4:	nop
  401fa8:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401fac:	str	xzr, [x0, #352]
  401fb0:	ret
  401fb4:	nop
  401fb8:	stp	x29, x30, [sp, #-16]!
  401fbc:	mov	x29, sp
  401fc0:	bl	401280 <strcmp@plt>
  401fc4:	lsr	w0, w0, #31
  401fc8:	ldp	x29, x30, [sp], #16
  401fcc:	ret
  401fd0:	stp	x29, x30, [sp, #-32]!
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401fdc:	mov	x29, sp
  401fe0:	add	x1, x1, #0x848
  401fe4:	str	x19, [sp, #16]
  401fe8:	mov	x19, x0
  401fec:	mov	x0, #0x0                   	// #0
  401ff0:	bl	401320 <dcgettext@plt>
  401ff4:	mov	x1, x19
  401ff8:	bl	401120 <fputs@plt>
  401ffc:	mov	w2, #0x5                   	// #5
  402000:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402004:	mov	x0, #0x0                   	// #0
  402008:	add	x1, x1, #0x858
  40200c:	bl	401320 <dcgettext@plt>
  402010:	mov	x1, x0
  402014:	adrp	x2, 416000 <ferror@plt+0x14c60>
  402018:	mov	x0, x19
  40201c:	ldr	x2, [x2, #400]
  402020:	bl	401360 <fprintf@plt>
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	add	x1, x1, #0x868
  402034:	bl	401320 <dcgettext@plt>
  402038:	mov	x1, x19
  40203c:	bl	401120 <fputs@plt>
  402040:	mov	w2, #0x5                   	// #5
  402044:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402048:	mov	x0, #0x0                   	// #0
  40204c:	add	x1, x1, #0x878
  402050:	bl	401320 <dcgettext@plt>
  402054:	mov	x1, x19
  402058:	bl	401120 <fputs@plt>
  40205c:	mov	w2, #0x5                   	// #5
  402060:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402064:	mov	x0, #0x0                   	// #0
  402068:	add	x1, x1, #0x8a0
  40206c:	bl	401320 <dcgettext@plt>
  402070:	mov	x1, x19
  402074:	bl	401120 <fputs@plt>
  402078:	mov	w2, #0x5                   	// #5
  40207c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402080:	mov	x0, #0x0                   	// #0
  402084:	add	x1, x1, #0x8d8
  402088:	bl	401320 <dcgettext@plt>
  40208c:	mov	x1, x19
  402090:	bl	401120 <fputs@plt>
  402094:	mov	w2, #0x5                   	// #5
  402098:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40209c:	mov	x0, #0x0                   	// #0
  4020a0:	add	x1, x1, #0xd10
  4020a4:	bl	401320 <dcgettext@plt>
  4020a8:	mov	x1, x19
  4020ac:	bl	401120 <fputs@plt>
  4020b0:	mov	w2, #0x5                   	// #5
  4020b4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020b8:	mov	x0, #0x0                   	// #0
  4020bc:	add	x1, x1, #0x920
  4020c0:	bl	401320 <dcgettext@plt>
  4020c4:	mov	x1, x19
  4020c8:	bl	401120 <fputs@plt>
  4020cc:	mov	w2, #0x5                   	// #5
  4020d0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020d4:	mov	x0, #0x0                   	// #0
  4020d8:	add	x1, x1, #0x950
  4020dc:	bl	401320 <dcgettext@plt>
  4020e0:	mov	x1, x19
  4020e4:	bl	401120 <fputs@plt>
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020f0:	mov	x0, #0x0                   	// #0
  4020f4:	add	x1, x1, #0x988
  4020f8:	bl	401320 <dcgettext@plt>
  4020fc:	mov	x1, x19
  402100:	bl	401120 <fputs@plt>
  402104:	mov	w2, #0x5                   	// #5
  402108:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40210c:	mov	x0, #0x0                   	// #0
  402110:	add	x1, x1, #0x9b8
  402114:	bl	401320 <dcgettext@plt>
  402118:	mov	x1, x19
  40211c:	bl	401120 <fputs@plt>
  402120:	mov	w2, #0x5                   	// #5
  402124:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402128:	mov	x0, #0x0                   	// #0
  40212c:	add	x1, x1, #0x9e0
  402130:	bl	401320 <dcgettext@plt>
  402134:	mov	x1, x19
  402138:	bl	401120 <fputs@plt>
  40213c:	mov	w2, #0x5                   	// #5
  402140:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402144:	mov	x0, #0x0                   	// #0
  402148:	add	x1, x1, #0xa00
  40214c:	bl	401320 <dcgettext@plt>
  402150:	mov	x1, x19
  402154:	bl	401120 <fputs@plt>
  402158:	mov	w2, #0x5                   	// #5
  40215c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402160:	mov	x0, #0x0                   	// #0
  402164:	add	x1, x1, #0xa18
  402168:	bl	401320 <dcgettext@plt>
  40216c:	mov	x1, x19
  402170:	bl	401120 <fputs@plt>
  402174:	mov	w2, #0x5                   	// #5
  402178:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40217c:	mov	x0, #0x0                   	// #0
  402180:	add	x1, x1, #0xa38
  402184:	bl	401320 <dcgettext@plt>
  402188:	mov	x1, x19
  40218c:	bl	401120 <fputs@plt>
  402190:	mov	w2, #0x5                   	// #5
  402194:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402198:	mov	x0, #0x0                   	// #0
  40219c:	add	x1, x1, #0xa60
  4021a0:	bl	401320 <dcgettext@plt>
  4021a4:	mov	x1, x19
  4021a8:	bl	401120 <fputs@plt>
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4021b4:	mov	x0, #0x0                   	// #0
  4021b8:	add	x1, x1, #0xa78
  4021bc:	bl	401320 <dcgettext@plt>
  4021c0:	mov	x1, x19
  4021c4:	bl	401120 <fputs@plt>
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4021d0:	mov	x0, #0x0                   	// #0
  4021d4:	add	x1, x1, #0xaa8
  4021d8:	bl	401320 <dcgettext@plt>
  4021dc:	mov	x1, x19
  4021e0:	bl	401120 <fputs@plt>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4021ec:	mov	x0, #0x0                   	// #0
  4021f0:	add	x1, x1, #0xac8
  4021f4:	bl	401320 <dcgettext@plt>
  4021f8:	mov	x1, x19
  4021fc:	bl	401120 <fputs@plt>
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402208:	mov	x0, #0x0                   	// #0
  40220c:	add	x1, x1, #0xae8
  402210:	bl	401320 <dcgettext@plt>
  402214:	mov	x1, x19
  402218:	bl	401120 <fputs@plt>
  40221c:	mov	w2, #0x5                   	// #5
  402220:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402224:	mov	x0, #0x0                   	// #0
  402228:	add	x1, x1, #0xb08
  40222c:	bl	401320 <dcgettext@plt>
  402230:	mov	x1, x0
  402234:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402238:	mov	x0, x19
  40223c:	add	x2, x2, #0xb28
  402240:	bl	401360 <fprintf@plt>
  402244:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402248:	ldr	x0, [x0, #368]
  40224c:	cmp	x0, x19
  402250:	cset	w0, eq  // eq = none
  402254:	bl	401130 <exit@plt>
  402258:	stp	x29, x30, [sp, #-32]!
  40225c:	mov	x1, #0x5413                	// #21523
  402260:	mov	w0, #0x1                   	// #1
  402264:	mov	x29, sp
  402268:	add	x2, sp, #0x18
  40226c:	bl	401380 <ioctl@plt>
  402270:	cmn	w0, #0x1
  402274:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402278:	add	x0, x0, #0x1a0
  40227c:	b.eq	40228c <ferror@plt+0xeec>  // b.none
  402280:	ldrh	w1, [sp, #24]
  402284:	cmp	w1, #0xa
  402288:	b.hi	4022b4 <ferror@plt+0xf14>  // b.pmore
  40228c:	mov	w2, #0x50                  	// #80
  402290:	mov	w1, #0x18                  	// #24
  402294:	strh	w2, [x0, #8]
  402298:	strh	w1, [x0, #10]
  40229c:	ldr	w1, [x0, #12]
  4022a0:	cbz	w1, 4022ac <ferror@plt+0xf0c>
  4022a4:	mov	w1, #0xffffffff            	// #-1
  4022a8:	strh	w1, [x0, #10]
  4022ac:	ldp	x29, x30, [sp], #32
  4022b0:	ret
  4022b4:	ldrh	w2, [sp, #26]
  4022b8:	strh	w2, [x0, #8]
  4022bc:	strh	w1, [x0, #10]
  4022c0:	b	40229c <ferror@plt+0xefc>
  4022c4:	nop
  4022c8:	stp	x29, x30, [sp, #-64]!
  4022cc:	mov	x29, sp
  4022d0:	stp	x19, x20, [sp, #16]
  4022d4:	mov	x19, x0
  4022d8:	str	x21, [sp, #32]
  4022dc:	mov	x21, x1
  4022e0:	str	xzr, [sp, #56]
  4022e4:	bl	401350 <__errno_location@plt>
  4022e8:	mov	x20, x0
  4022ec:	cbz	x19, 40233c <ferror@plt+0xf9c>
  4022f0:	ldrb	w0, [x19]
  4022f4:	cbz	w0, 40233c <ferror@plt+0xf9c>
  4022f8:	str	wzr, [x20]
  4022fc:	add	x1, sp, #0x38
  402300:	mov	x0, x19
  402304:	mov	w2, #0xa                   	// #10
  402308:	bl	4012a0 <strtol@plt>
  40230c:	ldr	w1, [x20]
  402310:	cbnz	w1, 402340 <ferror@plt+0xfa0>
  402314:	ldr	x2, [sp, #56]
  402318:	cmp	x2, #0x0
  40231c:	ccmp	x2, x19, #0x4, ne  // ne = any
  402320:	b.eq	402340 <ferror@plt+0xfa0>  // b.none
  402324:	ldrb	w2, [x2]
  402328:	cbnz	w2, 402340 <ferror@plt+0xfa0>
  40232c:	ldp	x19, x20, [sp, #16]
  402330:	ldr	x21, [sp, #32]
  402334:	ldp	x29, x30, [sp], #64
  402338:	ret
  40233c:	ldr	w1, [x20]
  402340:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402344:	mov	x4, x19
  402348:	mov	x3, x21
  40234c:	add	x2, x2, #0xf20
  402350:	mov	w0, #0x1                   	// #1
  402354:	bl	401140 <error@plt>
  402358:	stp	x29, x30, [sp, #-64]!
  40235c:	mov	x29, sp
  402360:	stp	x19, x20, [sp, #16]
  402364:	mov	x19, x0
  402368:	str	x21, [sp, #32]
  40236c:	mov	x21, x1
  402370:	str	xzr, [sp, #56]
  402374:	bl	401350 <__errno_location@plt>
  402378:	mov	x20, x0
  40237c:	cbz	x19, 4023c8 <ferror@plt+0x1028>
  402380:	ldrb	w0, [x19]
  402384:	cbz	w0, 4023c8 <ferror@plt+0x1028>
  402388:	str	wzr, [x20]
  40238c:	add	x1, sp, #0x38
  402390:	mov	x0, x19
  402394:	bl	401150 <strtod@plt>
  402398:	ldr	w1, [x20]
  40239c:	cbnz	w1, 4023cc <ferror@plt+0x102c>
  4023a0:	ldr	x0, [sp, #56]
  4023a4:	cmp	x0, #0x0
  4023a8:	ccmp	x0, x19, #0x4, ne  // ne = any
  4023ac:	b.eq	4023cc <ferror@plt+0x102c>  // b.none
  4023b0:	ldrb	w0, [x0]
  4023b4:	cbnz	w0, 4023cc <ferror@plt+0x102c>
  4023b8:	ldp	x19, x20, [sp, #16]
  4023bc:	ldr	x21, [sp, #32]
  4023c0:	ldp	x29, x30, [sp], #64
  4023c4:	ret
  4023c8:	ldr	w1, [x20]
  4023cc:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4023d0:	mov	x4, x19
  4023d4:	mov	x3, x21
  4023d8:	add	x2, x2, #0xf20
  4023dc:	mov	w0, #0x1                   	// #1
  4023e0:	bl	401140 <error@plt>
  4023e4:	nop
  4023e8:	stp	x29, x30, [sp, #-112]!
  4023ec:	mov	x29, sp
  4023f0:	stp	x19, x20, [sp, #16]
  4023f4:	stp	x21, x22, [sp, #32]
  4023f8:	stp	x23, x24, [sp, #48]
  4023fc:	mov	x24, x0
  402400:	stp	x25, x26, [sp, #64]
  402404:	mov	x25, x1
  402408:	cbz	x0, 4025f4 <ferror@plt+0x1254>
  40240c:	ldrb	w21, [x0]
  402410:	cbz	w21, 4025f4 <ferror@plt+0x1254>
  402414:	bl	401290 <__ctype_b_loc@plt>
  402418:	mov	x22, x24
  40241c:	ldr	x23, [x0]
  402420:	b	402428 <ferror@plt+0x1088>
  402424:	ldrb	w21, [x22, #1]!
  402428:	ubfiz	x0, x21, #1, #8
  40242c:	ldrh	w0, [x23, x0]
  402430:	tbnz	w0, #13, 402424 <ferror@plt+0x1084>
  402434:	cmp	w21, #0x2d
  402438:	b.eq	4025dc <ferror@plt+0x123c>  // b.none
  40243c:	cmp	w21, #0x2b
  402440:	mov	w26, #0x0                   	// #0
  402444:	b.eq	4025bc <ferror@plt+0x121c>  // b.none
  402448:	tbz	w0, #11, 4025d0 <ferror@plt+0x1230>
  40244c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402450:	add	x0, x0, #0xf30
  402454:	mov	x19, x22
  402458:	ldr	q2, [x0]
  40245c:	nop
  402460:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402464:	add	x0, x0, #0xf40
  402468:	mov	v0.16b, v2.16b
  40246c:	ldr	q1, [x0]
  402470:	bl	403b98 <ferror@plt+0x27f8>
  402474:	mov	v2.16b, v0.16b
  402478:	ldrb	w0, [x19, #1]!
  40247c:	ldrh	w0, [x23, x0, lsl #1]
  402480:	tbnz	w0, #11, 402460 <ferror@plt+0x10c0>
  402484:	mov	x20, #0x0                   	// #0
  402488:	mov	x19, #0x0                   	// #0
  40248c:	nop
  402490:	sub	w0, w21, #0x30
  402494:	str	q2, [sp, #80]
  402498:	bl	404380 <ferror@plt+0x2fe0>
  40249c:	ldr	q2, [sp, #80]
  4024a0:	mov	v1.16b, v2.16b
  4024a4:	str	q2, [sp, #96]
  4024a8:	bl	403b98 <ferror@plt+0x27f8>
  4024ac:	stp	x20, x19, [sp, #80]
  4024b0:	mov	v1.16b, v0.16b
  4024b4:	ldr	q0, [sp, #80]
  4024b8:	bl	402750 <ferror@plt+0x13b0>
  4024bc:	str	q0, [sp, #80]
  4024c0:	adrp	x0, 404000 <ferror@plt+0x2c60>
  4024c4:	add	x0, x0, #0xf40
  4024c8:	ldr	q2, [sp, #96]
  4024cc:	ldr	q1, [x0]
  4024d0:	mov	v0.16b, v2.16b
  4024d4:	bl	403278 <ferror@plt+0x1ed8>
  4024d8:	ldrb	w21, [x22, #1]!
  4024dc:	mov	v2.16b, v0.16b
  4024e0:	ldp	x20, x19, [sp, #80]
  4024e4:	ubfiz	x0, x21, #1, #8
  4024e8:	ldrh	w0, [x23, x0]
  4024ec:	tbnz	w0, #11, 402490 <ferror@plt+0x10f0>
  4024f0:	cbz	w21, 40258c <ferror@plt+0x11ec>
  4024f4:	and	w21, w21, #0xfffffffd
  4024f8:	and	w21, w21, #0xff
  4024fc:	cmp	w21, #0x2c
  402500:	b.ne	402618 <ferror@plt+0x1278>  // b.any
  402504:	ldrb	w0, [x22, #1]
  402508:	add	x22, x22, #0x1
  40250c:	ubfiz	x1, x0, #1, #8
  402510:	ldrh	w1, [x23, x1]
  402514:	tbz	w1, #11, 402588 <ferror@plt+0x11e8>
  402518:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40251c:	add	x1, x1, #0xf30
  402520:	ldr	q2, [x1]
  402524:	nop
  402528:	sub	w0, w0, #0x30
  40252c:	str	q2, [sp, #80]
  402530:	bl	404380 <ferror@plt+0x2fe0>
  402534:	ldr	q2, [sp, #80]
  402538:	mov	v1.16b, v2.16b
  40253c:	str	q2, [sp, #96]
  402540:	bl	403b98 <ferror@plt+0x27f8>
  402544:	stp	x20, x19, [sp, #80]
  402548:	mov	v1.16b, v0.16b
  40254c:	ldr	q0, [sp, #80]
  402550:	bl	402750 <ferror@plt+0x13b0>
  402554:	str	q0, [sp, #80]
  402558:	adrp	x0, 404000 <ferror@plt+0x2c60>
  40255c:	add	x0, x0, #0xf40
  402560:	ldr	q2, [sp, #96]
  402564:	ldr	q1, [x0]
  402568:	mov	v0.16b, v2.16b
  40256c:	bl	403278 <ferror@plt+0x1ed8>
  402570:	mov	v2.16b, v0.16b
  402574:	ldrb	w0, [x22, #1]!
  402578:	ldp	x20, x19, [sp, #80]
  40257c:	ubfiz	x1, x0, #1, #8
  402580:	ldrh	w1, [x23, x1]
  402584:	tbnz	w1, #11, 402528 <ferror@plt+0x1188>
  402588:	cbnz	w0, 4025f4 <ferror@plt+0x1254>
  40258c:	cmp	w26, #0x0
  402590:	eor	x0, x19, #0x8000000000000000
  402594:	csel	x0, x0, x19, ne  // ne = any
  402598:	stp	x20, x0, [sp, #80]
  40259c:	ldr	q0, [sp, #80]
  4025a0:	bl	404400 <ferror@plt+0x3060>
  4025a4:	ldp	x19, x20, [sp, #16]
  4025a8:	ldp	x21, x22, [sp, #32]
  4025ac:	ldp	x23, x24, [sp, #48]
  4025b0:	ldp	x25, x26, [sp, #64]
  4025b4:	ldp	x29, x30, [sp], #112
  4025b8:	ret
  4025bc:	ldrb	w21, [x22, #1]
  4025c0:	add	x22, x22, #0x1
  4025c4:	ubfiz	x0, x21, #1, #8
  4025c8:	ldrh	w0, [x23, x0]
  4025cc:	tbnz	w0, #11, 40244c <ferror@plt+0x10ac>
  4025d0:	mov	x20, #0x0                   	// #0
  4025d4:	mov	x19, #0x0                   	// #0
  4025d8:	b	4024f0 <ferror@plt+0x1150>
  4025dc:	ldrb	w21, [x22, #1]
  4025e0:	mov	w26, #0x1                   	// #1
  4025e4:	add	x22, x22, #0x1
  4025e8:	ubfiz	x0, x21, #1, #8
  4025ec:	ldrh	w0, [x23, x0]
  4025f0:	b	402448 <ferror@plt+0x10a8>
  4025f4:	bl	401350 <__errno_location@plt>
  4025f8:	mov	x1, x0
  4025fc:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402600:	mov	x4, x24
  402604:	mov	x3, x25
  402608:	add	x2, x2, #0xf20
  40260c:	ldr	w1, [x1]
  402610:	mov	w0, #0x1                   	// #1
  402614:	bl	401140 <error@plt>
  402618:	adrp	x2, 404000 <ferror@plt+0x2c60>
  40261c:	mov	x4, x24
  402620:	mov	x3, x25
  402624:	add	x2, x2, #0xf20
  402628:	mov	w1, #0x16                  	// #22
  40262c:	mov	w0, #0x1                   	// #1
  402630:	bl	401140 <error@plt>
  402634:	nop
  402638:	stp	x29, x30, [sp, #-32]!
  40263c:	mov	x29, sp
  402640:	stp	x19, x20, [sp, #16]
  402644:	mov	x19, x0
  402648:	bl	401180 <__fpending@plt>
  40264c:	mov	x20, x0
  402650:	mov	x0, x19
  402654:	bl	4013a0 <ferror@plt>
  402658:	mov	w1, w0
  40265c:	mov	x0, x19
  402660:	mov	w19, w1
  402664:	bl	4011c0 <fclose@plt>
  402668:	cbnz	w19, 402690 <ferror@plt+0x12f0>
  40266c:	cbz	w0, 402684 <ferror@plt+0x12e4>
  402670:	cbnz	x20, 4026b4 <ferror@plt+0x1314>
  402674:	bl	401350 <__errno_location@plt>
  402678:	ldr	w0, [x0]
  40267c:	cmp	w0, #0x9
  402680:	csetm	w0, ne  // ne = any
  402684:	ldp	x19, x20, [sp, #16]
  402688:	ldp	x29, x30, [sp], #32
  40268c:	ret
  402690:	cbnz	w0, 4026b4 <ferror@plt+0x1314>
  402694:	bl	401350 <__errno_location@plt>
  402698:	mov	x1, x0
  40269c:	mov	w0, #0xffffffff            	// #-1
  4026a0:	ldr	w2, [x1]
  4026a4:	cmp	w2, #0x20
  4026a8:	b.eq	402684 <ferror@plt+0x12e4>  // b.none
  4026ac:	str	wzr, [x1]
  4026b0:	b	402684 <ferror@plt+0x12e4>
  4026b4:	mov	w0, #0xffffffff            	// #-1
  4026b8:	b	402684 <ferror@plt+0x12e4>
  4026bc:	nop
  4026c0:	stp	x29, x30, [sp, #-32]!
  4026c4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4026c8:	mov	x29, sp
  4026cc:	ldr	x0, [x0, #384]
  4026d0:	bl	402638 <ferror@plt+0x1298>
  4026d4:	cbz	w0, 4026f4 <ferror@plt+0x1354>
  4026d8:	str	x19, [sp, #16]
  4026dc:	bl	401350 <__errno_location@plt>
  4026e0:	mov	x19, x0
  4026e4:	ldr	w0, [x0]
  4026e8:	cmp	w0, #0x20
  4026ec:	b.ne	402718 <ferror@plt+0x1378>  // b.any
  4026f0:	ldr	x19, [sp, #16]
  4026f4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4026f8:	ldr	x0, [x0, #368]
  4026fc:	bl	402638 <ferror@plt+0x1298>
  402700:	cbnz	w0, 40270c <ferror@plt+0x136c>
  402704:	ldp	x29, x30, [sp], #32
  402708:	ret
  40270c:	mov	w0, #0x1                   	// #1
  402710:	str	x19, [sp, #16]
  402714:	bl	401110 <_exit@plt>
  402718:	mov	w2, #0x5                   	// #5
  40271c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402720:	mov	x0, #0x0                   	// #0
  402724:	add	x1, x1, #0xf50
  402728:	bl	401320 <dcgettext@plt>
  40272c:	mov	x3, x0
  402730:	ldr	w1, [x19]
  402734:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402738:	add	x2, x2, #0xf60
  40273c:	mov	w0, #0x0                   	// #0
  402740:	bl	401140 <error@plt>
  402744:	mov	w0, #0x1                   	// #1
  402748:	bl	401110 <_exit@plt>
  40274c:	nop
  402750:	stp	x29, x30, [sp, #-48]!
  402754:	mov	x29, sp
  402758:	str	q0, [sp, #16]
  40275c:	str	q1, [sp, #32]
  402760:	ldp	x6, x1, [sp, #16]
  402764:	ldp	x0, x3, [sp, #32]
  402768:	mrs	x15, fpcr
  40276c:	lsr	x7, x1, #63
  402770:	mov	x10, x0
  402774:	ubfiz	x4, x3, #3, #48
  402778:	lsr	x5, x3, #63
  40277c:	mov	x12, x7
  402780:	ubfiz	x2, x1, #3, #48
  402784:	orr	x4, x4, x0, lsr #61
  402788:	ubfx	x8, x1, #48, #15
  40278c:	ubfx	x0, x3, #48, #15
  402790:	and	w7, w7, #0xff
  402794:	mov	x16, x12
  402798:	cmp	x12, x5
  40279c:	and	w11, w5, #0xff
  4027a0:	orr	x2, x2, x6, lsr #61
  4027a4:	mov	x1, x8
  4027a8:	lsl	x9, x6, #3
  4027ac:	mov	x3, x0
  4027b0:	lsl	x13, x10, #3
  4027b4:	b.eq	402960 <ferror@plt+0x15c0>  // b.none
  4027b8:	sub	w0, w8, w0
  4027bc:	cmp	w0, #0x0
  4027c0:	b.le	40290c <ferror@plt+0x156c>
  4027c4:	cbz	x3, 4029c0 <ferror@plt+0x1620>
  4027c8:	orr	x4, x4, #0x8000000000000
  4027cc:	mov	x3, #0x7fff                	// #32767
  4027d0:	cmp	x1, x3
  4027d4:	b.eq	402bc4 <ferror@plt+0x1824>  // b.none
  4027d8:	cmp	w0, #0x74
  4027dc:	b.gt	402c48 <ferror@plt+0x18a8>
  4027e0:	cmp	w0, #0x3f
  4027e4:	b.gt	402da8 <ferror@plt+0x1a08>
  4027e8:	mov	w3, #0x40                  	// #64
  4027ec:	sub	w3, w3, w0
  4027f0:	lsr	x6, x13, x0
  4027f4:	lsl	x13, x13, x3
  4027f8:	cmp	x13, #0x0
  4027fc:	cset	x5, ne  // ne = any
  402800:	lsl	x3, x4, x3
  402804:	orr	x3, x3, x6
  402808:	lsr	x0, x4, x0
  40280c:	orr	x3, x3, x5
  402810:	sub	x2, x2, x0
  402814:	subs	x9, x9, x3
  402818:	sbc	x2, x2, xzr
  40281c:	and	x3, x2, #0x7ffffffffffff
  402820:	tbz	x2, #51, 402a00 <ferror@plt+0x1660>
  402824:	cbz	x3, 402c2c <ferror@plt+0x188c>
  402828:	clz	x0, x3
  40282c:	sub	w0, w0, #0xc
  402830:	neg	w2, w0
  402834:	lsl	x4, x3, x0
  402838:	lsl	x3, x9, x0
  40283c:	lsr	x9, x9, x2
  402840:	orr	x2, x9, x4
  402844:	cmp	x1, w0, sxtw
  402848:	sxtw	x4, w0
  40284c:	b.gt	402c0c <ferror@plt+0x186c>
  402850:	sub	w1, w0, w1
  402854:	add	w0, w1, #0x1
  402858:	cmp	w0, #0x3f
  40285c:	b.gt	402d70 <ferror@plt+0x19d0>
  402860:	mov	w1, #0x40                  	// #64
  402864:	sub	w1, w1, w0
  402868:	lsr	x4, x3, x0
  40286c:	lsl	x3, x3, x1
  402870:	cmp	x3, #0x0
  402874:	lsl	x9, x2, x1
  402878:	cset	x1, ne  // ne = any
  40287c:	orr	x9, x9, x4
  402880:	lsr	x2, x2, x0
  402884:	orr	x9, x9, x1
  402888:	orr	x8, x9, x2
  40288c:	cbz	x8, 402a14 <ferror@plt+0x1674>
  402890:	and	x0, x9, #0x7
  402894:	mov	x1, #0x0                   	// #0
  402898:	mov	w5, #0x1                   	// #1
  40289c:	cbz	x0, 402c58 <ferror@plt+0x18b8>
  4028a0:	and	x3, x15, #0xc00000
  4028a4:	cmp	x3, #0x400, lsl #12
  4028a8:	b.eq	402b9c <ferror@plt+0x17fc>  // b.none
  4028ac:	cmp	x3, #0x800, lsl #12
  4028b0:	b.eq	402b7c <ferror@plt+0x17dc>  // b.none
  4028b4:	cbz	x3, 402ba8 <ferror@plt+0x1808>
  4028b8:	and	x3, x2, #0x8000000000000
  4028bc:	mov	w0, #0x10                  	// #16
  4028c0:	cbz	w5, 4028c8 <ferror@plt+0x1528>
  4028c4:	orr	w0, w0, #0x8
  4028c8:	cbz	x3, 402be0 <ferror@plt+0x1840>
  4028cc:	add	x1, x1, #0x1
  4028d0:	mov	x3, #0x7fff                	// #32767
  4028d4:	cmp	x1, x3
  4028d8:	b.eq	402ac4 <ferror@plt+0x1724>  // b.none
  4028dc:	and	w1, w1, #0x7fff
  4028e0:	extr	x8, x2, x9, #3
  4028e4:	ubfx	x2, x2, #3, #48
  4028e8:	mov	x5, #0x0                   	// #0
  4028ec:	orr	w1, w1, w7, lsl #15
  4028f0:	bfxil	x5, x2, #0, #48
  4028f4:	fmov	d0, x8
  4028f8:	bfi	x5, x1, #48, #16
  4028fc:	fmov	v0.d[1], x5
  402900:	cbnz	w0, 402b20 <ferror@plt+0x1780>
  402904:	ldp	x29, x30, [sp], #48
  402908:	ret
  40290c:	mov	x14, x5
  402910:	b.eq	402a2c <ferror@plt+0x168c>  // b.none
  402914:	cbnz	x8, 402cb0 <ferror@plt+0x1910>
  402918:	orr	x1, x2, x9
  40291c:	cbz	x1, 4029dc <ferror@plt+0x163c>
  402920:	cmn	w0, #0x1
  402924:	b.eq	4030cc <ferror@plt+0x1d2c>  // b.none
  402928:	mov	x1, #0x7fff                	// #32767
  40292c:	mvn	w0, w0
  402930:	cmp	x3, x1
  402934:	b.ne	402cc4 <ferror@plt+0x1924>  // b.any
  402938:	orr	x0, x4, x13
  40293c:	cbnz	x0, 403024 <ferror@plt+0x1c84>
  402940:	mov	x16, x14
  402944:	nop
  402948:	mov	x4, #0x0                   	// #0
  40294c:	fmov	d0, x4
  402950:	lsl	x16, x16, #63
  402954:	orr	x5, x16, #0x7fff000000000000
  402958:	fmov	v0.d[1], x5
  40295c:	b	402904 <ferror@plt+0x1564>
  402960:	sub	w5, w8, w0
  402964:	cmp	w5, #0x0
  402968:	b.le	402b34 <ferror@plt+0x1794>
  40296c:	cbz	x0, 402a74 <ferror@plt+0x16d4>
  402970:	orr	x4, x4, #0x8000000000000
  402974:	mov	x0, #0x7fff                	// #32767
  402978:	cmp	x1, x0
  40297c:	b.eq	402bc4 <ferror@plt+0x1824>  // b.none
  402980:	cmp	w5, #0x74
  402984:	b.gt	402d58 <ferror@plt+0x19b8>
  402988:	cmp	w5, #0x3f
  40298c:	b.gt	402e58 <ferror@plt+0x1ab8>
  402990:	mov	w0, #0x40                  	// #64
  402994:	sub	w0, w0, w5
  402998:	lsr	x6, x13, x5
  40299c:	lsl	x13, x13, x0
  4029a0:	cmp	x13, #0x0
  4029a4:	lsl	x0, x4, x0
  4029a8:	cset	x3, ne  // ne = any
  4029ac:	orr	x0, x0, x6
  4029b0:	lsr	x4, x4, x5
  4029b4:	orr	x0, x0, x3
  4029b8:	add	x2, x2, x4
  4029bc:	b	402d64 <ferror@plt+0x19c4>
  4029c0:	orr	x3, x4, x13
  4029c4:	cbz	x3, 402d34 <ferror@plt+0x1994>
  4029c8:	subs	w0, w0, #0x1
  4029cc:	b.ne	4027cc <ferror@plt+0x142c>  // b.any
  4029d0:	subs	x9, x9, x13
  4029d4:	sbc	x2, x2, x4
  4029d8:	b	40281c <ferror@plt+0x147c>
  4029dc:	mov	x0, #0x7fff                	// #32767
  4029e0:	cmp	x3, x0
  4029e4:	b.eq	403118 <ferror@plt+0x1d78>  // b.none
  4029e8:	mov	w7, w11
  4029ec:	mov	x2, x4
  4029f0:	mov	x9, x13
  4029f4:	mov	x1, x3
  4029f8:	mov	x12, x5
  4029fc:	nop
  402a00:	orr	x8, x9, x2
  402a04:	and	x0, x9, #0x7
  402a08:	mov	w5, #0x0                   	// #0
  402a0c:	cbnz	x1, 40289c <ferror@plt+0x14fc>
  402a10:	cbnz	x8, 402890 <ferror@plt+0x14f0>
  402a14:	mov	x2, #0x0                   	// #0
  402a18:	mov	x1, #0x0                   	// #0
  402a1c:	mov	w0, #0x0                   	// #0
  402a20:	and	x2, x2, #0xffffffffffff
  402a24:	and	w1, w1, #0x7fff
  402a28:	b	4028e8 <ferror@plt+0x1548>
  402a2c:	add	x5, x8, #0x1
  402a30:	tst	x5, #0x7ffe
  402a34:	b.ne	402d04 <ferror@plt+0x1964>  // b.any
  402a38:	orr	x5, x2, x9
  402a3c:	orr	x8, x4, x13
  402a40:	cbnz	x1, 402ec4 <ferror@plt+0x1b24>
  402a44:	cbz	x5, 402f6c <ferror@plt+0x1bcc>
  402a48:	cbz	x8, 402f80 <ferror@plt+0x1be0>
  402a4c:	subs	x5, x9, x13
  402a50:	cmp	x9, x13
  402a54:	sbc	x3, x2, x4
  402a58:	tbz	x3, #51, 40314c <ferror@plt+0x1dac>
  402a5c:	subs	x9, x13, x9
  402a60:	mov	w7, w11
  402a64:	sbc	x2, x4, x2
  402a68:	mov	x12, x14
  402a6c:	orr	x8, x9, x2
  402a70:	b	40288c <ferror@plt+0x14ec>
  402a74:	orr	x0, x4, x13
  402a78:	cbz	x0, 402f4c <ferror@plt+0x1bac>
  402a7c:	subs	w5, w5, #0x1
  402a80:	b.ne	402974 <ferror@plt+0x15d4>  // b.any
  402a84:	adds	x9, x9, x13
  402a88:	adc	x2, x4, x2
  402a8c:	nop
  402a90:	tbz	x2, #51, 402a00 <ferror@plt+0x1660>
  402a94:	add	x1, x1, #0x1
  402a98:	mov	x0, #0x7fff                	// #32767
  402a9c:	cmp	x1, x0
  402aa0:	b.eq	402f8c <ferror@plt+0x1bec>  // b.none
  402aa4:	and	x0, x9, #0x1
  402aa8:	and	x3, x2, #0xfff7ffffffffffff
  402aac:	orr	x9, x0, x9, lsr #1
  402ab0:	mov	w5, #0x0                   	// #0
  402ab4:	orr	x9, x9, x2, lsl #63
  402ab8:	lsr	x2, x3, #1
  402abc:	and	x0, x9, #0x7
  402ac0:	b	40289c <ferror@plt+0x14fc>
  402ac4:	and	x3, x15, #0xc00000
  402ac8:	cbz	x3, 402b00 <ferror@plt+0x1760>
  402acc:	cmp	x3, #0x400, lsl #12
  402ad0:	b.eq	402af8 <ferror@plt+0x1758>  // b.none
  402ad4:	cmp	x3, #0x800, lsl #12
  402ad8:	csel	w12, w12, wzr, eq  // eq = none
  402adc:	cbnz	w12, 402b00 <ferror@plt+0x1760>
  402ae0:	mov	w1, #0x14                  	// #20
  402ae4:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  402ae8:	orr	w0, w0, w1
  402aec:	mov	x8, #0xffffffffffffffff    	// #-1
  402af0:	mov	x1, #0x7ffe                	// #32766
  402af4:	b	402a20 <ferror@plt+0x1680>
  402af8:	cbnz	x12, 402ae0 <ferror@plt+0x1740>
  402afc:	nop
  402b00:	mov	w1, #0x14                  	// #20
  402b04:	and	x16, x7, #0xff
  402b08:	orr	w0, w0, w1
  402b0c:	mov	x4, #0x0                   	// #0
  402b10:	fmov	d0, x4
  402b14:	lsl	x16, x16, #63
  402b18:	orr	x5, x16, #0x7fff000000000000
  402b1c:	fmov	v0.d[1], x5
  402b20:	str	q0, [sp, #16]
  402b24:	bl	404710 <ferror@plt+0x3370>
  402b28:	ldr	q0, [sp, #16]
  402b2c:	ldp	x29, x30, [sp], #48
  402b30:	ret
  402b34:	b.eq	402c74 <ferror@plt+0x18d4>  // b.none
  402b38:	cbnz	x8, 402df8 <ferror@plt+0x1a58>
  402b3c:	orr	x0, x2, x9
  402b40:	cbz	x0, 403064 <ferror@plt+0x1cc4>
  402b44:	cmn	w5, #0x1
  402b48:	b.eq	4031c4 <ferror@plt+0x1e24>  // b.none
  402b4c:	mov	x0, #0x7fff                	// #32767
  402b50:	mvn	w5, w5
  402b54:	cmp	x3, x0
  402b58:	b.ne	402e0c <ferror@plt+0x1a6c>  // b.any
  402b5c:	orr	x0, x4, x13
  402b60:	cbz	x0, 402948 <ferror@plt+0x15a8>
  402b64:	lsr	x5, x4, #50
  402b68:	mov	x9, x13
  402b6c:	eor	x5, x5, #0x1
  402b70:	mov	x2, x4
  402b74:	and	w5, w5, #0x1
  402b78:	b	402bd8 <ferror@plt+0x1838>
  402b7c:	mov	w0, #0x10                  	// #16
  402b80:	cbz	x12, 402b8c <ferror@plt+0x17ec>
  402b84:	adds	x9, x9, #0x8
  402b88:	cinc	x2, x2, cs  // cs = hs, nlast
  402b8c:	and	x3, x2, #0x8000000000000
  402b90:	cbz	w5, 4028c8 <ferror@plt+0x1528>
  402b94:	orr	w0, w0, #0x8
  402b98:	b	4028c8 <ferror@plt+0x1528>
  402b9c:	mov	w0, #0x10                  	// #16
  402ba0:	cbnz	x12, 402b8c <ferror@plt+0x17ec>
  402ba4:	b	402b84 <ferror@plt+0x17e4>
  402ba8:	and	x3, x9, #0xf
  402bac:	mov	w0, #0x10                  	// #16
  402bb0:	cmp	x3, #0x4
  402bb4:	b.eq	402b8c <ferror@plt+0x17ec>  // b.none
  402bb8:	adds	x9, x9, #0x4
  402bbc:	cinc	x2, x2, cs  // cs = hs, nlast
  402bc0:	b	402b8c <ferror@plt+0x17ec>
  402bc4:	orr	x0, x2, x9
  402bc8:	cbz	x0, 402948 <ferror@plt+0x15a8>
  402bcc:	lsr	x5, x2, #50
  402bd0:	eor	x5, x5, #0x1
  402bd4:	and	w5, w5, #0x1
  402bd8:	mov	w0, w5
  402bdc:	mov	x1, #0x7fff                	// #32767
  402be0:	mov	x3, #0x7fff                	// #32767
  402be4:	extr	x8, x2, x9, #3
  402be8:	cmp	x1, x3
  402bec:	lsr	x2, x2, #3
  402bf0:	b.ne	402a20 <ferror@plt+0x1680>  // b.any
  402bf4:	orr	x1, x8, x2
  402bf8:	cbz	x1, 403264 <ferror@plt+0x1ec4>
  402bfc:	orr	x2, x2, #0x800000000000
  402c00:	mov	w1, #0x7fff                	// #32767
  402c04:	and	x2, x2, #0xffffffffffff
  402c08:	b	4028e8 <ferror@plt+0x1548>
  402c0c:	mov	x9, x3
  402c10:	and	x2, x2, #0xfff7ffffffffffff
  402c14:	sub	x1, x1, x4
  402c18:	orr	x8, x9, x2
  402c1c:	and	x0, x9, #0x7
  402c20:	mov	w5, #0x0                   	// #0
  402c24:	cbz	x1, 402a10 <ferror@plt+0x1670>
  402c28:	b	40289c <ferror@plt+0x14fc>
  402c2c:	clz	x2, x9
  402c30:	add	w0, w2, #0x34
  402c34:	cmp	w0, #0x3f
  402c38:	b.le	402830 <ferror@plt+0x1490>
  402c3c:	sub	w2, w2, #0xc
  402c40:	lsl	x2, x9, x2
  402c44:	b	402844 <ferror@plt+0x14a4>
  402c48:	orr	x4, x4, x13
  402c4c:	cmp	x4, #0x0
  402c50:	cset	x3, ne  // ne = any
  402c54:	b	402814 <ferror@plt+0x1474>
  402c58:	and	x3, x2, #0x8000000000000
  402c5c:	mov	w0, #0x0                   	// #0
  402c60:	cbz	w5, 4028c8 <ferror@plt+0x1528>
  402c64:	mov	w0, #0x0                   	// #0
  402c68:	tbz	w15, #11, 4028c8 <ferror@plt+0x1528>
  402c6c:	orr	w0, w0, #0x8
  402c70:	b	4028c8 <ferror@plt+0x1528>
  402c74:	add	x0, x8, #0x1
  402c78:	tst	x0, #0x7ffe
  402c7c:	b.ne	402e84 <ferror@plt+0x1ae4>  // b.any
  402c80:	orr	x0, x2, x9
  402c84:	cbnz	x8, 403040 <ferror@plt+0x1ca0>
  402c88:	orr	x8, x4, x13
  402c8c:	cbz	x0, 403094 <ferror@plt+0x1cf4>
  402c90:	cbz	x8, 402f80 <ferror@plt+0x1be0>
  402c94:	adds	x9, x9, x13
  402c98:	adc	x2, x4, x2
  402c9c:	tbz	x2, #51, 402a6c <ferror@plt+0x16cc>
  402ca0:	and	x2, x2, #0xfff7ffffffffffff
  402ca4:	and	x0, x9, #0x7
  402ca8:	mov	x1, #0x1                   	// #1
  402cac:	b	40289c <ferror@plt+0x14fc>
  402cb0:	mov	x1, #0x7fff                	// #32767
  402cb4:	neg	w0, w0
  402cb8:	orr	x2, x2, #0x8000000000000
  402cbc:	cmp	x3, x1
  402cc0:	b.eq	402938 <ferror@plt+0x1598>  // b.none
  402cc4:	cmp	w0, #0x74
  402cc8:	b.gt	402dd4 <ferror@plt+0x1a34>
  402ccc:	cmp	w0, #0x3f
  402cd0:	b.gt	402ff0 <ferror@plt+0x1c50>
  402cd4:	mov	w1, #0x40                  	// #64
  402cd8:	sub	w1, w1, w0
  402cdc:	lsr	x5, x9, x0
  402ce0:	lsl	x9, x9, x1
  402ce4:	cmp	x9, #0x0
  402ce8:	lsl	x9, x2, x1
  402cec:	cset	x1, ne  // ne = any
  402cf0:	orr	x9, x9, x5
  402cf4:	lsr	x0, x2, x0
  402cf8:	orr	x9, x9, x1
  402cfc:	sub	x4, x4, x0
  402d00:	b	402de0 <ferror@plt+0x1a40>
  402d04:	subs	x5, x9, x13
  402d08:	cmp	x9, x13
  402d0c:	sbc	x3, x2, x4
  402d10:	tbnz	x3, #51, 402eac <ferror@plt+0x1b0c>
  402d14:	orr	x8, x5, x3
  402d18:	cbnz	x8, 402fd8 <ferror@plt+0x1c38>
  402d1c:	and	x15, x15, #0xc00000
  402d20:	mov	x2, #0x0                   	// #0
  402d24:	cmp	x15, #0x800, lsl #12
  402d28:	mov	x1, #0x0                   	// #0
  402d2c:	cset	w7, eq  // eq = none
  402d30:	b	402a20 <ferror@plt+0x1680>
  402d34:	mov	x0, #0x7fff                	// #32767
  402d38:	cmp	x8, x0
  402d3c:	b.ne	402a00 <ferror@plt+0x1660>  // b.any
  402d40:	orr	x0, x2, x9
  402d44:	cbnz	x0, 402bcc <ferror@plt+0x182c>
  402d48:	mov	x2, #0x0                   	// #0
  402d4c:	mov	x8, #0x0                   	// #0
  402d50:	mov	w0, #0x0                   	// #0
  402d54:	b	402bf4 <ferror@plt+0x1854>
  402d58:	orr	x4, x4, x13
  402d5c:	cmp	x4, #0x0
  402d60:	cset	x0, ne  // ne = any
  402d64:	adds	x9, x0, x9
  402d68:	cinc	x2, x2, cs  // cs = hs, nlast
  402d6c:	b	402a90 <ferror@plt+0x16f0>
  402d70:	mov	w4, #0x80                  	// #128
  402d74:	sub	w4, w4, w0
  402d78:	cmp	w0, #0x40
  402d7c:	sub	w9, w1, #0x3f
  402d80:	lsl	x0, x2, x4
  402d84:	orr	x0, x3, x0
  402d88:	csel	x3, x0, x3, ne  // ne = any
  402d8c:	lsr	x9, x2, x9
  402d90:	cmp	x3, #0x0
  402d94:	mov	x2, #0x0                   	// #0
  402d98:	cset	x0, ne  // ne = any
  402d9c:	orr	x9, x0, x9
  402da0:	mov	x8, x9
  402da4:	b	40288c <ferror@plt+0x14ec>
  402da8:	mov	w5, #0x80                  	// #128
  402dac:	sub	w5, w5, w0
  402db0:	subs	w0, w0, #0x40
  402db4:	lsl	x5, x4, x5
  402db8:	orr	x5, x13, x5
  402dbc:	csel	x13, x5, x13, ne  // ne = any
  402dc0:	lsr	x4, x4, x0
  402dc4:	cmp	x13, #0x0
  402dc8:	cset	x3, ne  // ne = any
  402dcc:	orr	x3, x3, x4
  402dd0:	b	402814 <ferror@plt+0x1474>
  402dd4:	orr	x2, x2, x9
  402dd8:	cmp	x2, #0x0
  402ddc:	cset	x9, ne  // ne = any
  402de0:	subs	x9, x13, x9
  402de4:	mov	w7, w11
  402de8:	sbc	x2, x4, xzr
  402dec:	mov	x1, x3
  402df0:	mov	x12, x14
  402df4:	b	40281c <ferror@plt+0x147c>
  402df8:	mov	x0, #0x7fff                	// #32767
  402dfc:	neg	w5, w5
  402e00:	orr	x2, x2, #0x8000000000000
  402e04:	cmp	x3, x0
  402e08:	b.eq	402b5c <ferror@plt+0x17bc>  // b.none
  402e0c:	cmp	w5, #0x74
  402e10:	b.gt	402fe0 <ferror@plt+0x1c40>
  402e14:	cmp	w5, #0x3f
  402e18:	b.gt	4030a0 <ferror@plt+0x1d00>
  402e1c:	mov	w1, #0x40                  	// #64
  402e20:	sub	w1, w1, w5
  402e24:	lsr	x6, x9, x5
  402e28:	lsl	x9, x9, x1
  402e2c:	cmp	x9, #0x0
  402e30:	cset	x0, ne  // ne = any
  402e34:	lsl	x9, x2, x1
  402e38:	orr	x9, x9, x6
  402e3c:	lsr	x5, x2, x5
  402e40:	orr	x9, x9, x0
  402e44:	add	x4, x4, x5
  402e48:	adds	x9, x9, x13
  402e4c:	mov	x1, x3
  402e50:	cinc	x2, x4, cs  // cs = hs, nlast
  402e54:	b	402a90 <ferror@plt+0x16f0>
  402e58:	mov	w0, #0x80                  	// #128
  402e5c:	sub	w0, w0, w5
  402e60:	subs	w5, w5, #0x40
  402e64:	lsl	x0, x4, x0
  402e68:	orr	x0, x13, x0
  402e6c:	csel	x13, x0, x13, ne  // ne = any
  402e70:	lsr	x4, x4, x5
  402e74:	cmp	x13, #0x0
  402e78:	cset	x0, ne  // ne = any
  402e7c:	orr	x0, x0, x4
  402e80:	b	402d64 <ferror@plt+0x19c4>
  402e84:	mov	x1, #0x7fff                	// #32767
  402e88:	cmp	x0, x1
  402e8c:	b.eq	4030e8 <ferror@plt+0x1d48>  // b.none
  402e90:	adds	x9, x9, x13
  402e94:	mov	x1, x0
  402e98:	adc	x2, x4, x2
  402e9c:	ubfx	x0, x9, #1, #3
  402ea0:	extr	x9, x2, x9, #1
  402ea4:	lsr	x2, x2, #1
  402ea8:	b	40289c <ferror@plt+0x14fc>
  402eac:	cmp	x13, x9
  402eb0:	mov	w7, w11
  402eb4:	sbc	x3, x4, x2
  402eb8:	sub	x9, x13, x9
  402ebc:	mov	x12, x14
  402ec0:	b	402824 <ferror@plt+0x1484>
  402ec4:	mov	x12, #0x7fff                	// #32767
  402ec8:	cmp	x1, x12
  402ecc:	b.eq	402ef8 <ferror@plt+0x1b58>  // b.none
  402ed0:	cmp	x3, x12
  402ed4:	b.eq	403128 <ferror@plt+0x1d88>  // b.none
  402ed8:	cbnz	x5, 402f10 <ferror@plt+0x1b70>
  402edc:	mov	w5, w0
  402ee0:	cbnz	x8, 403208 <ferror@plt+0x1e68>
  402ee4:	mov	w7, #0x0                   	// #0
  402ee8:	mov	x2, #0xffffffffffff        	// #281474976710655
  402eec:	mov	w0, #0x1                   	// #1
  402ef0:	mov	x8, #0xffffffffffffffff    	// #-1
  402ef4:	b	402bfc <ferror@plt+0x185c>
  402ef8:	cbz	x5, 403224 <ferror@plt+0x1e84>
  402efc:	lsr	x0, x2, #50
  402f00:	cmp	x3, x1
  402f04:	eor	x0, x0, #0x1
  402f08:	and	w0, w0, #0x1
  402f0c:	b.eq	403128 <ferror@plt+0x1d88>  // b.none
  402f10:	cbz	x8, 403144 <ferror@plt+0x1da4>
  402f14:	bfi	x6, x2, #61, #3
  402f18:	lsr	x3, x2, #3
  402f1c:	tbz	x2, #50, 402f38 <ferror@plt+0x1b98>
  402f20:	lsr	x1, x4, #3
  402f24:	tbnz	x4, #50, 402f38 <ferror@plt+0x1b98>
  402f28:	mov	x6, x10
  402f2c:	mov	w7, w11
  402f30:	bfi	x6, x4, #61, #3
  402f34:	mov	x3, x1
  402f38:	extr	x2, x3, x6, #61
  402f3c:	bfi	x6, x2, #61, #3
  402f40:	lsr	x2, x2, #3
  402f44:	mov	x8, x6
  402f48:	b	402bf4 <ferror@plt+0x1854>
  402f4c:	mov	x0, #0x7fff                	// #32767
  402f50:	cmp	x8, x0
  402f54:	b.ne	402a00 <ferror@plt+0x1660>  // b.any
  402f58:	orr	x0, x2, x9
  402f5c:	cbz	x0, 402d48 <ferror@plt+0x19a8>
  402f60:	lsr	x5, x2, #50
  402f64:	eor	w5, w5, #0x1
  402f68:	b	402bd8 <ferror@plt+0x1838>
  402f6c:	cbz	x8, 403080 <ferror@plt+0x1ce0>
  402f70:	mov	w7, w11
  402f74:	mov	x2, x4
  402f78:	mov	x9, x13
  402f7c:	mov	x12, x14
  402f80:	mov	x1, #0x0                   	// #0
  402f84:	mov	x3, #0x0                   	// #0
  402f88:	b	402c64 <ferror@plt+0x18c4>
  402f8c:	ands	x3, x15, #0xc00000
  402f90:	b.eq	40301c <ferror@plt+0x1c7c>  // b.none
  402f94:	cmp	x3, #0x400, lsl #12
  402f98:	eor	w0, w7, #0x1
  402f9c:	cset	w1, eq  // eq = none
  402fa0:	tst	w1, w0
  402fa4:	b.ne	403240 <ferror@plt+0x1ea0>  // b.any
  402fa8:	cmp	x3, #0x800, lsl #12
  402fac:	b.eq	4031ec <ferror@plt+0x1e4c>  // b.none
  402fb0:	cmp	x3, #0x400, lsl #12
  402fb4:	mov	w0, #0x14                  	// #20
  402fb8:	b.ne	402ac8 <ferror@plt+0x1728>  // b.any
  402fbc:	mov	x2, #0xffffffffffffffff    	// #-1
  402fc0:	mov	x1, #0x7ffe                	// #32766
  402fc4:	mov	x9, x2
  402fc8:	mov	w5, #0x0                   	// #0
  402fcc:	mov	w0, #0x14                  	// #20
  402fd0:	cbnz	x12, 402b8c <ferror@plt+0x17ec>
  402fd4:	b	402b84 <ferror@plt+0x17e4>
  402fd8:	mov	x9, x5
  402fdc:	b	402824 <ferror@plt+0x1484>
  402fe0:	orr	x2, x2, x9
  402fe4:	cmp	x2, #0x0
  402fe8:	cset	x9, ne  // ne = any
  402fec:	b	402e48 <ferror@plt+0x1aa8>
  402ff0:	mov	w1, #0x80                  	// #128
  402ff4:	sub	w1, w1, w0
  402ff8:	subs	w0, w0, #0x40
  402ffc:	lsl	x1, x2, x1
  403000:	orr	x1, x9, x1
  403004:	csel	x9, x1, x9, ne  // ne = any
  403008:	lsr	x2, x2, x0
  40300c:	cmp	x9, #0x0
  403010:	cset	x9, ne  // ne = any
  403014:	orr	x9, x9, x2
  403018:	b	402de0 <ferror@plt+0x1a40>
  40301c:	mov	w0, #0x14                  	// #20
  403020:	b	402b0c <ferror@plt+0x176c>
  403024:	lsr	x5, x4, #50
  403028:	mov	w7, w11
  40302c:	eor	x5, x5, #0x1
  403030:	mov	x9, x13
  403034:	and	w5, w5, #0x1
  403038:	mov	x2, x4
  40303c:	b	402bd8 <ferror@plt+0x1838>
  403040:	mov	x8, #0x7fff                	// #32767
  403044:	cmp	x1, x8
  403048:	b.eq	403168 <ferror@plt+0x1dc8>  // b.none
  40304c:	cmp	x3, x8
  403050:	b.eq	4031dc <ferror@plt+0x1e3c>  // b.none
  403054:	cbnz	x0, 403180 <ferror@plt+0x1de0>
  403058:	mov	x2, x4
  40305c:	mov	x9, x13
  403060:	b	402bd8 <ferror@plt+0x1838>
  403064:	mov	x0, #0x7fff                	// #32767
  403068:	cmp	x3, x0
  40306c:	b.eq	403218 <ferror@plt+0x1e78>  // b.none
  403070:	mov	x2, x4
  403074:	mov	x9, x13
  403078:	mov	x1, x3
  40307c:	b	402a00 <ferror@plt+0x1660>
  403080:	and	x15, x15, #0xc00000
  403084:	mov	x2, #0x0                   	// #0
  403088:	cmp	x15, #0x800, lsl #12
  40308c:	cset	w7, eq  // eq = none
  403090:	b	402a20 <ferror@plt+0x1680>
  403094:	mov	x2, x4
  403098:	mov	x9, x13
  40309c:	b	40288c <ferror@plt+0x14ec>
  4030a0:	mov	w0, #0x80                  	// #128
  4030a4:	sub	w0, w0, w5
  4030a8:	subs	w5, w5, #0x40
  4030ac:	lsl	x0, x2, x0
  4030b0:	orr	x0, x9, x0
  4030b4:	csel	x9, x0, x9, ne  // ne = any
  4030b8:	lsr	x2, x2, x5
  4030bc:	cmp	x9, #0x0
  4030c0:	cset	x9, ne  // ne = any
  4030c4:	orr	x9, x9, x2
  4030c8:	b	402e48 <ferror@plt+0x1aa8>
  4030cc:	cmp	x13, x9
  4030d0:	mov	w7, w11
  4030d4:	sbc	x2, x4, x2
  4030d8:	sub	x9, x13, x9
  4030dc:	mov	x1, x3
  4030e0:	mov	x12, x5
  4030e4:	b	40281c <ferror@plt+0x147c>
  4030e8:	ands	x3, x15, #0xc00000
  4030ec:	b.eq	40301c <ferror@plt+0x1c7c>  // b.none
  4030f0:	cmp	x3, #0x400, lsl #12
  4030f4:	eor	w0, w7, #0x1
  4030f8:	csel	w0, w0, wzr, eq  // eq = none
  4030fc:	cbnz	w0, 403240 <ferror@plt+0x1ea0>
  403100:	cmp	x3, #0x800, lsl #12
  403104:	b.ne	402fb0 <ferror@plt+0x1c10>  // b.any
  403108:	cbz	x12, 4031f0 <ferror@plt+0x1e50>
  40310c:	mov	w0, #0x14                  	// #20
  403110:	mov	x16, #0x1                   	// #1
  403114:	b	402b0c <ferror@plt+0x176c>
  403118:	orr	x0, x4, x13
  40311c:	cbnz	x0, 403024 <ferror@plt+0x1c84>
  403120:	mov	w7, w11
  403124:	b	402d48 <ferror@plt+0x19a8>
  403128:	cbz	x8, 403234 <ferror@plt+0x1e94>
  40312c:	tst	x4, #0x4000000000000
  403130:	csinc	w0, w0, wzr, ne  // ne = any
  403134:	cbnz	x5, 402f14 <ferror@plt+0x1b74>
  403138:	mov	w7, w11
  40313c:	mov	x2, x4
  403140:	mov	x9, x13
  403144:	mov	w5, w0
  403148:	b	402bd8 <ferror@plt+0x1838>
  40314c:	orr	x8, x5, x3
  403150:	cbz	x8, 403080 <ferror@plt+0x1ce0>
  403154:	and	x0, x5, #0x7
  403158:	mov	x9, x5
  40315c:	mov	x2, x3
  403160:	mov	w5, #0x1                   	// #1
  403164:	b	40289c <ferror@plt+0x14fc>
  403168:	cbz	x0, 4031d4 <ferror@plt+0x1e34>
  40316c:	lsr	x5, x2, #50
  403170:	cmp	x3, x1
  403174:	eor	x5, x5, #0x1
  403178:	and	w5, w5, #0x1
  40317c:	b.eq	40324c <ferror@plt+0x1eac>  // b.none
  403180:	orr	x13, x4, x13
  403184:	cbz	x13, 402bd8 <ferror@plt+0x1838>
  403188:	bfi	x6, x2, #61, #3
  40318c:	lsr	x0, x2, #3
  403190:	tbz	x2, #50, 4031ac <ferror@plt+0x1e0c>
  403194:	lsr	x1, x4, #3
  403198:	tbnz	x4, #50, 4031ac <ferror@plt+0x1e0c>
  40319c:	and	x6, x10, #0x1fffffffffffffff
  4031a0:	mov	w7, w11
  4031a4:	orr	x6, x6, x4, lsl #61
  4031a8:	mov	x0, x1
  4031ac:	extr	x2, x0, x6, #61
  4031b0:	mov	w0, w5
  4031b4:	bfi	x6, x2, #61, #3
  4031b8:	lsr	x2, x2, #3
  4031bc:	mov	x8, x6
  4031c0:	b	402bf4 <ferror@plt+0x1854>
  4031c4:	adds	x9, x9, x13
  4031c8:	mov	x1, x3
  4031cc:	adc	x2, x4, x2
  4031d0:	b	402a90 <ferror@plt+0x16f0>
  4031d4:	cmp	x3, x1
  4031d8:	b.ne	403058 <ferror@plt+0x1cb8>  // b.any
  4031dc:	orr	x1, x4, x13
  4031e0:	cbnz	x1, 403254 <ferror@plt+0x1eb4>
  4031e4:	cbz	x0, 402d48 <ferror@plt+0x19a8>
  4031e8:	b	402bd8 <ferror@plt+0x1838>
  4031ec:	cbnz	x16, 40310c <ferror@plt+0x1d6c>
  4031f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4031f4:	mov	w7, #0x0                   	// #0
  4031f8:	mov	x9, x2
  4031fc:	mov	x1, #0x7ffe                	// #32766
  403200:	mov	w0, #0x14                  	// #20
  403204:	b	4028cc <ferror@plt+0x152c>
  403208:	mov	w7, w11
  40320c:	mov	x2, x4
  403210:	mov	x9, x13
  403214:	b	402bd8 <ferror@plt+0x1838>
  403218:	orr	x0, x4, x13
  40321c:	cbz	x0, 402d48 <ferror@plt+0x19a8>
  403220:	b	402b64 <ferror@plt+0x17c4>
  403224:	cmp	x3, x1
  403228:	b.eq	403128 <ferror@plt+0x1d88>  // b.none
  40322c:	mov	w5, #0x0                   	// #0
  403230:	b	402ee0 <ferror@plt+0x1b40>
  403234:	cbnz	x5, 403144 <ferror@plt+0x1da4>
  403238:	mov	w5, w0
  40323c:	b	402ee0 <ferror@plt+0x1b40>
  403240:	mov	w0, #0x14                  	// #20
  403244:	mov	x16, #0x0                   	// #0
  403248:	b	402b0c <ferror@plt+0x176c>
  40324c:	orr	x1, x4, x13
  403250:	cbz	x1, 402bd8 <ferror@plt+0x1838>
  403254:	tst	x4, #0x4000000000000
  403258:	csinc	w5, w5, wzr, ne  // ne = any
  40325c:	cbnz	x0, 403188 <ferror@plt+0x1de8>
  403260:	b	403058 <ferror@plt+0x1cb8>
  403264:	mov	x8, #0x0                   	// #0
  403268:	mov	w1, #0x7fff                	// #32767
  40326c:	mov	x2, #0x0                   	// #0
  403270:	b	4028e8 <ferror@plt+0x1548>
  403274:	nop
  403278:	stp	x29, x30, [sp, #-48]!
  40327c:	mov	x29, sp
  403280:	str	q0, [sp, #16]
  403284:	str	q1, [sp, #32]
  403288:	ldp	x2, x0, [sp, #16]
  40328c:	ldp	x5, x3, [sp, #32]
  403290:	mrs	x10, fpcr
  403294:	lsr	x1, x0, #63
  403298:	ubfx	x6, x0, #0, #48
  40329c:	and	w13, w1, #0xff
  4032a0:	mov	x14, x1
  4032a4:	ubfx	x7, x0, #48, #15
  4032a8:	cbz	w7, 4036c8 <ferror@plt+0x2328>
  4032ac:	mov	w4, #0x7fff                	// #32767
  4032b0:	cmp	w7, w4
  4032b4:	b.eq	403710 <ferror@plt+0x2370>  // b.none
  4032b8:	and	x7, x7, #0xffff
  4032bc:	extr	x6, x6, x2, #61
  4032c0:	mov	x15, #0xffffffffffffc001    	// #-16383
  4032c4:	orr	x4, x6, #0x8000000000000
  4032c8:	add	x7, x7, x15
  4032cc:	lsl	x2, x2, #3
  4032d0:	mov	x1, #0x0                   	// #0
  4032d4:	mov	x16, #0x0                   	// #0
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	lsr	x8, x3, #63
  4032e0:	ubfx	x6, x3, #0, #48
  4032e4:	and	w15, w8, #0xff
  4032e8:	ubfx	x9, x3, #48, #15
  4032ec:	cbz	w9, 403684 <ferror@plt+0x22e4>
  4032f0:	mov	w11, #0x7fff                	// #32767
  4032f4:	cmp	w9, w11
  4032f8:	b.eq	4033bc <ferror@plt+0x201c>  // b.none
  4032fc:	and	x9, x9, #0xffff
  403300:	extr	x6, x6, x5, #61
  403304:	mov	x12, #0xffffffffffffc001    	// #-16383
  403308:	orr	x6, x6, #0x8000000000000
  40330c:	add	x9, x9, x12
  403310:	lsl	x5, x5, #3
  403314:	sub	x7, x7, x9
  403318:	mov	x9, #0x0                   	// #0
  40331c:	eor	w11, w13, w15
  403320:	cmp	x1, #0x9
  403324:	and	x3, x11, #0xff
  403328:	mov	x12, x3
  40332c:	b.gt	40365c <ferror@plt+0x22bc>
  403330:	cmp	x1, #0x7
  403334:	b.gt	40381c <ferror@plt+0x247c>
  403338:	cmp	x1, #0x3
  40333c:	b.eq	403358 <ferror@plt+0x1fb8>  // b.none
  403340:	b.le	40362c <ferror@plt+0x228c>
  403344:	cmp	x1, #0x5
  403348:	b.eq	40366c <ferror@plt+0x22cc>  // b.none
  40334c:	b.le	403450 <ferror@plt+0x20b0>
  403350:	cmp	x1, #0x6
  403354:	b.eq	403420 <ferror@plt+0x2080>  // b.none
  403358:	cmp	x9, #0x1
  40335c:	b.eq	4037a0 <ferror@plt+0x2400>  // b.none
  403360:	cbz	x9, 403374 <ferror@plt+0x1fd4>
  403364:	cmp	x9, #0x2
  403368:	b.eq	4039a4 <ferror@plt+0x2604>  // b.none
  40336c:	cmp	x9, #0x3
  403370:	b.eq	40398c <ferror@plt+0x25ec>  // b.none
  403374:	mov	x1, #0x3fff                	// #16383
  403378:	mov	x12, x8
  40337c:	add	x3, x7, x1
  403380:	cmp	x3, #0x0
  403384:	b.le	403860 <ferror@plt+0x24c0>
  403388:	tst	x5, #0x7
  40338c:	b.ne	4037d0 <ferror@plt+0x2430>  // b.any
  403390:	and	w11, w12, #0x1
  403394:	tbz	x6, #52, 4033a0 <ferror@plt+0x2000>
  403398:	and	x6, x6, #0xffefffffffffffff
  40339c:	add	x3, x7, #0x4, lsl #12
  4033a0:	mov	x1, #0x7ffe                	// #32766
  4033a4:	cmp	x3, x1
  4033a8:	b.gt	403948 <ferror@plt+0x25a8>
  4033ac:	and	w1, w3, #0x7fff
  4033b0:	extr	x2, x6, x5, #3
  4033b4:	ubfx	x6, x6, #3, #48
  4033b8:	b	40342c <ferror@plt+0x208c>
  4033bc:	mov	x9, #0xffffffffffff8001    	// #-32767
  4033c0:	orr	x3, x6, x5
  4033c4:	add	x7, x7, x9
  4033c8:	cbz	x3, 403744 <ferror@plt+0x23a4>
  4033cc:	tst	x6, #0x800000000000
  4033d0:	orr	x1, x1, #0x3
  4033d4:	csinc	w0, w0, wzr, ne  // ne = any
  4033d8:	mov	x9, #0x3                   	// #3
  4033dc:	eor	w11, w13, w15
  4033e0:	cmp	x1, #0x9
  4033e4:	and	x3, x11, #0xff
  4033e8:	mov	x12, x3
  4033ec:	b.le	403330 <ferror@plt+0x1f90>
  4033f0:	cmp	x1, #0xf
  4033f4:	b.ne	40365c <ferror@plt+0x22bc>  // b.any
  4033f8:	tbz	x4, #47, 403808 <ferror@plt+0x2468>
  4033fc:	tbnz	x6, #47, 403808 <ferror@plt+0x2468>
  403400:	orr	x6, x6, #0x800000000000
  403404:	mov	w11, w15
  403408:	and	x6, x6, #0xffffffffffff
  40340c:	mov	x2, x5
  403410:	mov	w1, #0x7fff                	// #32767
  403414:	b	40342c <ferror@plt+0x208c>
  403418:	cmp	x1, #0x2
  40341c:	b.ne	403458 <ferror@plt+0x20b8>  // b.any
  403420:	mov	w1, #0x0                   	// #0
  403424:	mov	x6, #0x0                   	// #0
  403428:	mov	x2, #0x0                   	// #0
  40342c:	mov	x5, #0x0                   	// #0
  403430:	orr	w1, w1, w11, lsl #15
  403434:	bfxil	x5, x6, #0, #48
  403438:	fmov	d0, x2
  40343c:	bfi	x5, x1, #48, #16
  403440:	fmov	v0.d[1], x5
  403444:	cbnz	w0, 40364c <ferror@plt+0x22ac>
  403448:	ldp	x29, x30, [sp], #48
  40344c:	ret
  403450:	cmp	x1, #0x4
  403454:	b.eq	403420 <ferror@plt+0x2080>  // b.none
  403458:	cmp	x4, x6
  40345c:	b.ls	4037b4 <ferror@plt+0x2414>  // b.plast
  403460:	lsr	x3, x4, #1
  403464:	extr	x8, x4, x2, #1
  403468:	lsl	x2, x2, #63
  40346c:	ubfx	x14, x6, #20, #32
  403470:	extr	x9, x6, x5, #52
  403474:	lsl	x13, x5, #12
  403478:	and	x15, x9, #0xffffffff
  40347c:	udiv	x5, x3, x14
  403480:	msub	x3, x5, x14, x3
  403484:	mul	x1, x15, x5
  403488:	extr	x3, x3, x8, #32
  40348c:	cmp	x1, x3
  403490:	b.ls	4034a4 <ferror@plt+0x2104>  // b.plast
  403494:	adds	x3, x9, x3
  403498:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40349c:	b.hi	403a84 <ferror@plt+0x26e4>  // b.pmore
  4034a0:	sub	x5, x5, #0x1
  4034a4:	sub	x3, x3, x1
  4034a8:	mov	x4, x8
  4034ac:	udiv	x1, x3, x14
  4034b0:	msub	x3, x1, x14, x3
  4034b4:	mul	x6, x15, x1
  4034b8:	bfi	x4, x3, #32, #32
  4034bc:	cmp	x6, x4
  4034c0:	b.ls	4034d4 <ferror@plt+0x2134>  // b.plast
  4034c4:	adds	x4, x9, x4
  4034c8:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  4034cc:	b.hi	403a78 <ferror@plt+0x26d8>  // b.pmore
  4034d0:	sub	x1, x1, #0x1
  4034d4:	orr	x8, x1, x5, lsl #32
  4034d8:	and	x17, x13, #0xffffffff
  4034dc:	and	x1, x8, #0xffffffff
  4034e0:	lsr	x16, x13, #32
  4034e4:	lsr	x5, x8, #32
  4034e8:	sub	x4, x4, x6
  4034ec:	mov	x18, #0x100000000           	// #4294967296
  4034f0:	mul	x3, x1, x17
  4034f4:	mul	x30, x5, x17
  4034f8:	madd	x6, x16, x1, x30
  4034fc:	and	x1, x3, #0xffffffff
  403500:	mul	x5, x5, x16
  403504:	add	x3, x6, x3, lsr #32
  403508:	add	x6, x5, x18
  40350c:	cmp	x30, x3
  403510:	csel	x5, x6, x5, hi  // hi = pmore
  403514:	add	x1, x1, x3, lsl #32
  403518:	add	x5, x5, x3, lsr #32
  40351c:	cmp	x4, x5
  403520:	b.cc	40382c <ferror@plt+0x248c>  // b.lo, b.ul, b.last
  403524:	ccmp	x2, x1, #0x2, eq  // eq = none
  403528:	mov	x6, x8
  40352c:	b.cc	40382c <ferror@plt+0x248c>  // b.lo, b.ul, b.last
  403530:	subs	x8, x2, x1
  403534:	mov	x3, #0x3fff                	// #16383
  403538:	cmp	x2, x1
  40353c:	add	x3, x7, x3
  403540:	sbc	x4, x4, x5
  403544:	cmp	x9, x4
  403548:	b.eq	403a90 <ferror@plt+0x26f0>  // b.none
  40354c:	udiv	x5, x4, x14
  403550:	msub	x4, x5, x14, x4
  403554:	mul	x2, x15, x5
  403558:	extr	x1, x4, x8, #32
  40355c:	cmp	x2, x1
  403560:	b.ls	403574 <ferror@plt+0x21d4>  // b.plast
  403564:	adds	x1, x9, x1
  403568:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40356c:	b.hi	403b48 <ferror@plt+0x27a8>  // b.pmore
  403570:	sub	x5, x5, #0x1
  403574:	sub	x1, x1, x2
  403578:	udiv	x2, x1, x14
  40357c:	msub	x1, x2, x14, x1
  403580:	mul	x15, x15, x2
  403584:	bfi	x8, x1, #32, #32
  403588:	mov	x1, x8
  40358c:	cmp	x15, x8
  403590:	b.ls	4035a4 <ferror@plt+0x2204>  // b.plast
  403594:	adds	x1, x9, x8
  403598:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40359c:	b.hi	403b54 <ferror@plt+0x27b4>  // b.pmore
  4035a0:	sub	x2, x2, #0x1
  4035a4:	orr	x5, x2, x5, lsl #32
  4035a8:	mov	x11, #0x100000000           	// #4294967296
  4035ac:	and	x4, x5, #0xffffffff
  4035b0:	sub	x1, x1, x15
  4035b4:	lsr	x14, x5, #32
  4035b8:	mul	x2, x17, x4
  4035bc:	mul	x17, x14, x17
  4035c0:	madd	x4, x16, x4, x17
  4035c4:	and	x8, x2, #0xffffffff
  4035c8:	mul	x16, x16, x14
  4035cc:	add	x2, x4, x2, lsr #32
  4035d0:	add	x4, x16, x11
  4035d4:	cmp	x17, x2
  4035d8:	csel	x16, x4, x16, hi  // hi = pmore
  4035dc:	add	x4, x8, x2, lsl #32
  4035e0:	add	x16, x16, x2, lsr #32
  4035e4:	cmp	x1, x16
  4035e8:	b.cs	4039c8 <ferror@plt+0x2628>  // b.hs, b.nlast
  4035ec:	adds	x2, x9, x1
  4035f0:	sub	x8, x5, #0x1
  4035f4:	mov	x1, x2
  4035f8:	b.cs	40360c <ferror@plt+0x226c>  // b.hs, b.nlast
  4035fc:	cmp	x2, x16
  403600:	b.cc	403ac8 <ferror@plt+0x2728>  // b.lo, b.ul, b.last
  403604:	ccmp	x13, x4, #0x2, eq  // eq = none
  403608:	b.cc	403ac8 <ferror@plt+0x2728>  // b.lo, b.ul, b.last
  40360c:	cmp	x13, x4
  403610:	mov	x5, x8
  403614:	cset	w2, ne  // ne = any
  403618:	cmp	w2, #0x0
  40361c:	orr	x2, x5, #0x1
  403620:	ccmp	x1, x16, #0x0, eq  // eq = none
  403624:	csel	x5, x2, x5, ne  // ne = any
  403628:	b	403380 <ferror@plt+0x1fe0>
  40362c:	cmp	x1, #0x1
  403630:	b.ne	403418 <ferror@plt+0x2078>  // b.any
  403634:	mov	x4, #0x0                   	// #0
  403638:	fmov	d0, x4
  40363c:	lsl	x3, x3, #63
  403640:	orr	w0, w0, #0x2
  403644:	orr	x5, x3, #0x7fff000000000000
  403648:	fmov	v0.d[1], x5
  40364c:	str	q0, [sp, #16]
  403650:	bl	404710 <ferror@plt+0x3370>
  403654:	ldr	q0, [sp, #16]
  403658:	b	403448 <ferror@plt+0x20a8>
  40365c:	cmp	x1, #0xb
  403660:	b.gt	403730 <ferror@plt+0x2390>
  403664:	cmp	x1, #0xa
  403668:	b.ne	403358 <ferror@plt+0x1fb8>  // b.any
  40366c:	mov	w11, #0x0                   	// #0
  403670:	mov	x6, #0xffffffffffff        	// #281474976710655
  403674:	mov	x2, #0xffffffffffffffff    	// #-1
  403678:	mov	w0, #0x1                   	// #1
  40367c:	mov	w1, #0x7fff                	// #32767
  403680:	b	40342c <ferror@plt+0x208c>
  403684:	orr	x3, x6, x5
  403688:	cbz	x3, 403770 <ferror@plt+0x23d0>
  40368c:	cbz	x6, 403924 <ferror@plt+0x2584>
  403690:	clz	x3, x6
  403694:	sub	x9, x3, #0xf
  403698:	add	w12, w9, #0x3
  40369c:	mov	w11, #0x3d                  	// #61
  4036a0:	sub	w9, w11, w9
  4036a4:	lsl	x6, x6, x12
  4036a8:	lsr	x9, x5, x9
  4036ac:	orr	x6, x9, x6
  4036b0:	lsl	x5, x5, x12
  4036b4:	add	x7, x3, x7
  4036b8:	mov	x11, #0x3fef                	// #16367
  4036bc:	mov	x9, #0x0                   	// #0
  4036c0:	add	x7, x7, x11
  4036c4:	b	40331c <ferror@plt+0x1f7c>
  4036c8:	orr	x4, x6, x2
  4036cc:	cbz	x4, 403758 <ferror@plt+0x23b8>
  4036d0:	cbz	x6, 403900 <ferror@plt+0x2560>
  4036d4:	clz	x0, x6
  4036d8:	sub	x4, x0, #0xf
  4036dc:	add	w7, w4, #0x3
  4036e0:	mov	w1, #0x3d                  	// #61
  4036e4:	sub	w4, w1, w4
  4036e8:	lsl	x6, x6, x7
  4036ec:	lsr	x4, x2, x4
  4036f0:	orr	x4, x4, x6
  4036f4:	lsl	x2, x2, x7
  4036f8:	mov	x7, #0xffffffffffffc011    	// #-16367
  4036fc:	mov	x1, #0x0                   	// #0
  403700:	sub	x7, x7, x0
  403704:	mov	x16, #0x0                   	// #0
  403708:	mov	w0, #0x0                   	// #0
  40370c:	b	4032dc <ferror@plt+0x1f3c>
  403710:	orr	x4, x6, x2
  403714:	cbnz	x4, 403784 <ferror@plt+0x23e4>
  403718:	mov	x2, #0x0                   	// #0
  40371c:	mov	x1, #0x8                   	// #8
  403720:	mov	x7, #0x7fff                	// #32767
  403724:	mov	x16, #0x2                   	// #2
  403728:	mov	w0, #0x0                   	// #0
  40372c:	b	4032dc <ferror@plt+0x1f3c>
  403730:	mov	x6, x4
  403734:	mov	x5, x2
  403738:	mov	x8, x14
  40373c:	mov	x9, x16
  403740:	b	403358 <ferror@plt+0x1fb8>
  403744:	orr	x1, x1, #0x2
  403748:	mov	x6, #0x0                   	// #0
  40374c:	mov	x5, #0x0                   	// #0
  403750:	mov	x9, #0x2                   	// #2
  403754:	b	4033dc <ferror@plt+0x203c>
  403758:	mov	x2, #0x0                   	// #0
  40375c:	mov	x1, #0x4                   	// #4
  403760:	mov	x7, #0x0                   	// #0
  403764:	mov	x16, #0x1                   	// #1
  403768:	mov	w0, #0x0                   	// #0
  40376c:	b	4032dc <ferror@plt+0x1f3c>
  403770:	orr	x1, x1, #0x1
  403774:	mov	x6, #0x0                   	// #0
  403778:	mov	x5, #0x0                   	// #0
  40377c:	mov	x9, #0x1                   	// #1
  403780:	b	40331c <ferror@plt+0x1f7c>
  403784:	lsr	x0, x6, #47
  403788:	mov	x4, x6
  40378c:	eor	w0, w0, #0x1
  403790:	mov	x1, #0xc                   	// #12
  403794:	mov	x7, #0x7fff                	// #32767
  403798:	mov	x16, #0x3                   	// #3
  40379c:	b	4032dc <ferror@plt+0x1f3c>
  4037a0:	mov	w11, w8
  4037a4:	mov	w1, #0x0                   	// #0
  4037a8:	mov	x6, #0x0                   	// #0
  4037ac:	mov	x2, #0x0                   	// #0
  4037b0:	b	40342c <ferror@plt+0x208c>
  4037b4:	ccmp	x5, x2, #0x2, eq  // eq = none
  4037b8:	b.ls	403460 <ferror@plt+0x20c0>  // b.plast
  4037bc:	mov	x8, x2
  4037c0:	sub	x7, x7, #0x1
  4037c4:	mov	x3, x4
  4037c8:	mov	x2, #0x0                   	// #0
  4037cc:	b	40346c <ferror@plt+0x20cc>
  4037d0:	and	x1, x10, #0xc00000
  4037d4:	orr	w0, w0, #0x10
  4037d8:	cmp	x1, #0x400, lsl #12
  4037dc:	b.eq	403b30 <ferror@plt+0x2790>  // b.none
  4037e0:	cmp	x1, #0x800, lsl #12
  4037e4:	b.eq	403a44 <ferror@plt+0x26a4>  // b.none
  4037e8:	cbnz	x1, 403390 <ferror@plt+0x1ff0>
  4037ec:	and	x1, x5, #0xf
  4037f0:	and	w11, w12, #0x1
  4037f4:	cmp	x1, #0x4
  4037f8:	b.eq	403394 <ferror@plt+0x1ff4>  // b.none
  4037fc:	adds	x5, x5, #0x4
  403800:	cinc	x6, x6, cs  // cs = hs, nlast
  403804:	b	403394 <ferror@plt+0x1ff4>
  403808:	orr	x6, x4, #0x800000000000
  40380c:	mov	w11, w13
  403810:	and	x6, x6, #0xffffffffffff
  403814:	mov	w1, #0x7fff                	// #32767
  403818:	b	40342c <ferror@plt+0x208c>
  40381c:	mov	w1, #0x7fff                	// #32767
  403820:	mov	x6, #0x0                   	// #0
  403824:	mov	x2, #0x0                   	// #0
  403828:	b	40342c <ferror@plt+0x208c>
  40382c:	adds	x3, x2, x13
  403830:	sub	x6, x8, #0x1
  403834:	adc	x4, x4, x9
  403838:	cset	x18, cs  // cs = hs, nlast
  40383c:	mov	x2, x3
  403840:	cmp	x9, x4
  403844:	b.cs	4039b8 <ferror@plt+0x2618>  // b.hs, b.nlast
  403848:	cmp	x5, x4
  40384c:	b.ls	4039e0 <ferror@plt+0x2640>  // b.plast
  403850:	adds	x2, x13, x3
  403854:	sub	x6, x8, #0x2
  403858:	adc	x4, x4, x9
  40385c:	b	403530 <ferror@plt+0x2190>
  403860:	mov	x1, #0x1                   	// #1
  403864:	sub	x1, x1, x3
  403868:	cmp	x1, #0x74
  40386c:	and	w11, w12, #0x1
  403870:	b.le	40388c <ferror@plt+0x24ec>
  403874:	orr	x2, x5, x6
  403878:	cbnz	x2, 403aac <ferror@plt+0x270c>
  40387c:	orr	w0, w0, #0x8
  403880:	mov	w1, #0x0                   	// #0
  403884:	mov	x6, #0x0                   	// #0
  403888:	b	403970 <ferror@plt+0x25d0>
  40388c:	cmp	x1, #0x3f
  403890:	b.le	4039ec <ferror@plt+0x264c>
  403894:	mov	w2, #0x80                  	// #128
  403898:	sub	w2, w2, w1
  40389c:	cmp	x1, #0x40
  4038a0:	sub	w1, w1, #0x40
  4038a4:	lsl	x2, x6, x2
  4038a8:	orr	x2, x5, x2
  4038ac:	csel	x5, x2, x5, ne  // ne = any
  4038b0:	lsr	x6, x6, x1
  4038b4:	cmp	x5, #0x0
  4038b8:	cset	x2, ne  // ne = any
  4038bc:	orr	x2, x2, x6
  4038c0:	ands	x6, x2, #0x7
  4038c4:	b.eq	403a20 <ferror@plt+0x2680>  // b.none
  4038c8:	mov	x6, #0x0                   	// #0
  4038cc:	and	x10, x10, #0xc00000
  4038d0:	orr	w0, w0, #0x10
  4038d4:	cmp	x10, #0x400, lsl #12
  4038d8:	b.eq	403b6c <ferror@plt+0x27cc>  // b.none
  4038dc:	cmp	x10, #0x800, lsl #12
  4038e0:	b.eq	403b80 <ferror@plt+0x27e0>  // b.none
  4038e4:	cbz	x10, 403ae8 <ferror@plt+0x2748>
  4038e8:	tbnz	x6, #51, 403b00 <ferror@plt+0x2760>
  4038ec:	orr	w0, w0, #0x8
  4038f0:	extr	x2, x6, x2, #3
  4038f4:	mov	w1, #0x0                   	// #0
  4038f8:	ubfx	x6, x6, #3, #48
  4038fc:	b	403970 <ferror@plt+0x25d0>
  403900:	clz	x7, x2
  403904:	add	x4, x7, #0x31
  403908:	add	x0, x7, #0x40
  40390c:	cmp	x4, #0x3c
  403910:	b.le	4036dc <ferror@plt+0x233c>
  403914:	sub	w4, w4, #0x3d
  403918:	lsl	x4, x2, x4
  40391c:	mov	x2, #0x0                   	// #0
  403920:	b	4036f8 <ferror@plt+0x2358>
  403924:	clz	x3, x5
  403928:	add	x9, x3, #0x31
  40392c:	add	x3, x3, #0x40
  403930:	cmp	x9, #0x3c
  403934:	b.le	403698 <ferror@plt+0x22f8>
  403938:	sub	w6, w9, #0x3d
  40393c:	lsl	x6, x5, x6
  403940:	mov	x5, #0x0                   	// #0
  403944:	b	4036b4 <ferror@plt+0x2314>
  403948:	and	x2, x10, #0xc00000
  40394c:	cmp	x2, #0x400, lsl #12
  403950:	b.eq	403b14 <ferror@plt+0x2774>  // b.none
  403954:	cmp	x2, #0x800, lsl #12
  403958:	b.eq	403a5c <ferror@plt+0x26bc>  // b.none
  40395c:	cbz	x2, 403a38 <ferror@plt+0x2698>
  403960:	mov	x6, #0xffffffffffff        	// #281474976710655
  403964:	mov	x2, #0xffffffffffffffff    	// #-1
  403968:	mov	w3, #0x14                  	// #20
  40396c:	orr	w0, w0, w3
  403970:	mov	x5, #0x0                   	// #0
  403974:	orr	w1, w1, w11, lsl #15
  403978:	bfxil	x5, x6, #0, #48
  40397c:	fmov	d0, x2
  403980:	bfi	x5, x1, #48, #16
  403984:	fmov	v0.d[1], x5
  403988:	b	40364c <ferror@plt+0x22ac>
  40398c:	orr	x6, x6, #0x800000000000
  403990:	mov	w11, w8
  403994:	and	x6, x6, #0xffffffffffff
  403998:	mov	x2, x5
  40399c:	mov	w1, #0x7fff                	// #32767
  4039a0:	b	40342c <ferror@plt+0x208c>
  4039a4:	mov	w11, w8
  4039a8:	mov	w1, #0x7fff                	// #32767
  4039ac:	mov	x6, #0x0                   	// #0
  4039b0:	mov	x2, #0x0                   	// #0
  4039b4:	b	40342c <ferror@plt+0x208c>
  4039b8:	cmp	x18, #0x0
  4039bc:	ccmp	x9, x4, #0x0, eq  // eq = none
  4039c0:	b.ne	403530 <ferror@plt+0x2190>  // b.any
  4039c4:	b	403848 <ferror@plt+0x24a8>
  4039c8:	cmp	x4, #0x0
  4039cc:	cset	w2, ne  // ne = any
  4039d0:	cmp	w2, #0x0
  4039d4:	ccmp	x1, x16, #0x0, ne  // ne = any
  4039d8:	b.ne	403618 <ferror@plt+0x2278>  // b.any
  4039dc:	b	4035ec <ferror@plt+0x224c>
  4039e0:	ccmp	x1, x3, #0x0, eq  // eq = none
  4039e4:	b.ls	403530 <ferror@plt+0x2190>  // b.plast
  4039e8:	b	403850 <ferror@plt+0x24b0>
  4039ec:	mov	w2, #0x40                  	// #64
  4039f0:	sub	w2, w2, w1
  4039f4:	lsr	x4, x5, x1
  4039f8:	lsl	x5, x5, x2
  4039fc:	cmp	x5, #0x0
  403a00:	cset	x3, ne  // ne = any
  403a04:	lsl	x2, x6, x2
  403a08:	orr	x2, x2, x4
  403a0c:	lsr	x6, x6, x1
  403a10:	orr	x2, x2, x3
  403a14:	tst	x2, #0x7
  403a18:	b.ne	4038cc <ferror@plt+0x252c>  // b.any
  403a1c:	tbnz	x6, #51, 403b8c <ferror@plt+0x27ec>
  403a20:	mov	w1, #0x0                   	// #0
  403a24:	extr	x2, x6, x2, #3
  403a28:	ubfx	x6, x6, #3, #48
  403a2c:	tbz	w10, #11, 40342c <ferror@plt+0x208c>
  403a30:	orr	w0, w0, #0x8
  403a34:	b	403970 <ferror@plt+0x25d0>
  403a38:	mov	w1, #0x7fff                	// #32767
  403a3c:	mov	x6, #0x0                   	// #0
  403a40:	b	403968 <ferror@plt+0x25c8>
  403a44:	mov	w11, #0x0                   	// #0
  403a48:	cbz	x12, 403394 <ferror@plt+0x1ff4>
  403a4c:	adds	x5, x5, #0x8
  403a50:	mov	w11, #0x1                   	// #1
  403a54:	cinc	x6, x6, cs  // cs = hs, nlast
  403a58:	b	403394 <ferror@plt+0x1ff4>
  403a5c:	cmp	x12, #0x0
  403a60:	mov	w2, #0x7fff                	// #32767
  403a64:	mov	x6, #0xffffffffffff        	// #281474976710655
  403a68:	csel	w1, w1, w2, eq  // eq = none
  403a6c:	csel	x6, x6, xzr, eq  // eq = none
  403a70:	csetm	x2, eq  // eq = none
  403a74:	b	403968 <ferror@plt+0x25c8>
  403a78:	sub	x1, x1, #0x2
  403a7c:	add	x4, x4, x9
  403a80:	b	4034d4 <ferror@plt+0x2134>
  403a84:	sub	x5, x5, #0x2
  403a88:	add	x3, x3, x9
  403a8c:	b	4034a4 <ferror@plt+0x2104>
  403a90:	cmp	x3, #0x0
  403a94:	mov	x5, #0xffffffffffffffff    	// #-1
  403a98:	b.gt	4037d0 <ferror@plt+0x2430>
  403a9c:	mov	x1, #0x1                   	// #1
  403aa0:	sub	x1, x1, x3
  403aa4:	cmp	x1, #0x74
  403aa8:	b.le	40388c <ferror@plt+0x24ec>
  403aac:	and	x10, x10, #0xc00000
  403ab0:	orr	w0, w0, #0x10
  403ab4:	cmp	x10, #0x400, lsl #12
  403ab8:	b.eq	403b60 <ferror@plt+0x27c0>  // b.none
  403abc:	cmp	x10, #0x800, lsl #12
  403ac0:	csel	x2, x12, xzr, eq  // eq = none
  403ac4:	b	40387c <ferror@plt+0x24dc>
  403ac8:	lsl	x8, x13, #1
  403acc:	sub	x5, x5, #0x2
  403ad0:	cmp	x13, x8
  403ad4:	cinc	x1, x9, hi  // hi = pmore
  403ad8:	cmp	x4, x8
  403adc:	add	x1, x2, x1
  403ae0:	cset	w2, ne  // ne = any
  403ae4:	b	403618 <ferror@plt+0x2278>
  403ae8:	and	x1, x2, #0xf
  403aec:	cmp	x1, #0x4
  403af0:	b.eq	403afc <ferror@plt+0x275c>  // b.none
  403af4:	adds	x2, x2, #0x4
  403af8:	cinc	x6, x6, cs  // cs = hs, nlast
  403afc:	tbz	x6, #51, 4038ec <ferror@plt+0x254c>
  403b00:	orr	w0, w0, #0x8
  403b04:	mov	w1, #0x1                   	// #1
  403b08:	mov	x6, #0x0                   	// #0
  403b0c:	mov	x2, #0x0                   	// #0
  403b10:	b	403970 <ferror@plt+0x25d0>
  403b14:	cmp	x12, #0x0
  403b18:	mov	w2, #0x7fff                	// #32767
  403b1c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403b20:	csel	w1, w1, w2, ne  // ne = any
  403b24:	csel	x6, x6, xzr, ne  // ne = any
  403b28:	csetm	x2, ne  // ne = any
  403b2c:	b	403968 <ferror@plt+0x25c8>
  403b30:	mov	w11, #0x1                   	// #1
  403b34:	cbnz	x12, 403394 <ferror@plt+0x1ff4>
  403b38:	adds	x5, x5, #0x8
  403b3c:	mov	w11, #0x0                   	// #0
  403b40:	cinc	x6, x6, cs  // cs = hs, nlast
  403b44:	b	403394 <ferror@plt+0x1ff4>
  403b48:	sub	x5, x5, #0x2
  403b4c:	add	x1, x1, x9
  403b50:	b	403574 <ferror@plt+0x21d4>
  403b54:	sub	x2, x2, #0x2
  403b58:	add	x1, x1, x9
  403b5c:	b	4035a4 <ferror@plt+0x2204>
  403b60:	mov	x2, #0x1                   	// #1
  403b64:	sub	x2, x2, x12
  403b68:	b	40387c <ferror@plt+0x24dc>
  403b6c:	cbnz	x12, 403afc <ferror@plt+0x275c>
  403b70:	adds	x2, x2, #0x8
  403b74:	cinc	x6, x6, cs  // cs = hs, nlast
  403b78:	tbnz	x6, #51, 403b00 <ferror@plt+0x2760>
  403b7c:	b	4038ec <ferror@plt+0x254c>
  403b80:	cbnz	x12, 403b70 <ferror@plt+0x27d0>
  403b84:	tbnz	x6, #51, 403b00 <ferror@plt+0x2760>
  403b88:	b	4038ec <ferror@plt+0x254c>
  403b8c:	orr	w0, w0, #0x10
  403b90:	b	403b00 <ferror@plt+0x2760>
  403b94:	nop
  403b98:	stp	x29, x30, [sp, #-80]!
  403b9c:	mov	x29, sp
  403ba0:	str	q0, [sp, #48]
  403ba4:	str	q1, [sp, #64]
  403ba8:	ldp	x1, x0, [sp, #48]
  403bac:	ldp	x6, x2, [sp, #64]
  403bb0:	mrs	x11, fpcr
  403bb4:	lsr	x3, x0, #63
  403bb8:	ubfx	x7, x0, #0, #48
  403bbc:	and	w12, w3, #0xff
  403bc0:	mov	x14, x3
  403bc4:	ubfx	x3, x0, #48, #15
  403bc8:	cbz	w3, 403f70 <ferror@plt+0x2bd0>
  403bcc:	mov	w4, #0x7fff                	// #32767
  403bd0:	cmp	w3, w4
  403bd4:	b.eq	404014 <ferror@plt+0x2c74>  // b.none
  403bd8:	and	x3, x3, #0xffff
  403bdc:	extr	x4, x7, x1, #61
  403be0:	mov	x18, #0xffffffffffffc001    	// #-16383
  403be4:	orr	x7, x4, #0x8000000000000
  403be8:	add	x3, x3, x18
  403bec:	lsl	x5, x1, #3
  403bf0:	mov	x16, #0x0                   	// #0
  403bf4:	mov	x1, #0x0                   	// #0
  403bf8:	mov	w0, #0x0                   	// #0
  403bfc:	lsr	x8, x2, #63
  403c00:	ubfx	x4, x2, #0, #48
  403c04:	and	w15, w8, #0xff
  403c08:	mov	x13, x8
  403c0c:	ubfx	x9, x2, #48, #15
  403c10:	cbz	w9, 403fd0 <ferror@plt+0x2c30>
  403c14:	mov	w8, #0x7fff                	// #32767
  403c18:	cmp	w9, w8
  403c1c:	b.eq	403ca0 <ferror@plt+0x2900>  // b.none
  403c20:	and	x9, x9, #0xffff
  403c24:	mov	x17, #0xffffffffffffc001    	// #-16383
  403c28:	add	x9, x9, x17
  403c2c:	extr	x2, x4, x6, #61
  403c30:	add	x9, x9, x3
  403c34:	lsl	x6, x6, #3
  403c38:	orr	x4, x2, #0x8000000000000
  403c3c:	mov	x2, #0x0                   	// #0
  403c40:	eor	w8, w12, w15
  403c44:	cmp	x1, #0xa
  403c48:	and	w10, w8, #0xff
  403c4c:	add	x3, x9, #0x1
  403c50:	and	x8, x8, #0xff
  403c54:	b.le	403cd8 <ferror@plt+0x2938>
  403c58:	cmp	x1, #0xb
  403c5c:	b.eq	404370 <ferror@plt+0x2fd0>  // b.none
  403c60:	mov	w15, w12
  403c64:	mov	x13, x14
  403c68:	mov	w10, w15
  403c6c:	cmp	x16, #0x2
  403c70:	b.eq	404034 <ferror@plt+0x2c94>  // b.none
  403c74:	mov	x4, x7
  403c78:	mov	x6, x5
  403c7c:	mov	x2, x16
  403c80:	mov	x8, x13
  403c84:	cmp	x2, #0x3
  403c88:	b.ne	403cf4 <ferror@plt+0x2954>  // b.any
  403c8c:	orr	x4, x4, #0x800000000000
  403c90:	mov	x5, x6
  403c94:	and	x4, x4, #0xffffffffffff
  403c98:	mov	w1, #0x7fff                	// #32767
  403c9c:	b	403d08 <ferror@plt+0x2968>
  403ca0:	mov	x8, #0x7fff                	// #32767
  403ca4:	orr	x2, x4, x6
  403ca8:	add	x9, x3, x8
  403cac:	cbnz	x2, 403d2c <ferror@plt+0x298c>
  403cb0:	eor	w8, w12, w15
  403cb4:	orr	x1, x1, #0x2
  403cb8:	and	w10, w8, #0xff
  403cbc:	cmp	x1, #0xa
  403cc0:	add	x3, x3, #0x8, lsl #12
  403cc4:	and	x8, x8, #0xff
  403cc8:	mov	x6, #0x0                   	// #0
  403ccc:	b.gt	4042e4 <ferror@plt+0x2f44>
  403cd0:	mov	x4, #0x0                   	// #0
  403cd4:	mov	x2, #0x2                   	// #2
  403cd8:	cmp	x1, #0x2
  403cdc:	b.gt	403d54 <ferror@plt+0x29b4>
  403ce0:	sub	x1, x1, #0x1
  403ce4:	cmp	x1, #0x1
  403ce8:	b.hi	403d90 <ferror@plt+0x29f0>  // b.pmore
  403cec:	cmp	x2, #0x2
  403cf0:	b.eq	404034 <ferror@plt+0x2c94>  // b.none
  403cf4:	cmp	x2, #0x1
  403cf8:	b.ne	403ef0 <ferror@plt+0x2b50>  // b.any
  403cfc:	mov	w1, #0x0                   	// #0
  403d00:	mov	x4, #0x0                   	// #0
  403d04:	mov	x5, #0x0                   	// #0
  403d08:	mov	x3, #0x0                   	// #0
  403d0c:	orr	w1, w1, w10, lsl #15
  403d10:	bfxil	x3, x4, #0, #48
  403d14:	fmov	d0, x5
  403d18:	bfi	x3, x1, #48, #16
  403d1c:	fmov	v0.d[1], x3
  403d20:	cbnz	w0, 404160 <ferror@plt+0x2dc0>
  403d24:	ldp	x29, x30, [sp], #80
  403d28:	ret
  403d2c:	tst	x4, #0x800000000000
  403d30:	eor	w8, w12, w15
  403d34:	orr	x1, x1, #0x3
  403d38:	csinc	w0, w0, wzr, ne  // ne = any
  403d3c:	and	w10, w8, #0xff
  403d40:	add	x3, x3, #0x8, lsl #12
  403d44:	cmp	x1, #0xa
  403d48:	and	x8, x8, #0xff
  403d4c:	mov	x2, #0x3                   	// #3
  403d50:	b.gt	404364 <ferror@plt+0x2fc4>
  403d54:	mov	x12, #0x1                   	// #1
  403d58:	mov	x14, #0x530                 	// #1328
  403d5c:	lsl	x1, x12, x1
  403d60:	tst	x1, x14
  403d64:	b.ne	403f64 <ferror@plt+0x2bc4>  // b.any
  403d68:	mov	x14, #0x240                 	// #576
  403d6c:	tst	x1, x14
  403d70:	b.ne	403f4c <ferror@plt+0x2bac>  // b.any
  403d74:	mov	x12, #0x88                  	// #136
  403d78:	tst	x1, x12
  403d7c:	b.eq	403d90 <ferror@plt+0x29f0>  // b.none
  403d80:	mov	x7, x4
  403d84:	mov	x5, x6
  403d88:	mov	x16, x2
  403d8c:	b	403c68 <ferror@plt+0x28c8>
  403d90:	lsr	x13, x5, #32
  403d94:	and	x12, x6, #0xffffffff
  403d98:	and	x15, x5, #0xffffffff
  403d9c:	lsr	x6, x6, #32
  403da0:	and	x18, x4, #0xffffffff
  403da4:	lsr	x2, x4, #32
  403da8:	mul	x4, x13, x12
  403dac:	stp	x21, x22, [sp, #32]
  403db0:	lsr	x22, x7, #32
  403db4:	and	x5, x7, #0xffffffff
  403db8:	mul	x16, x12, x15
  403dbc:	madd	x7, x6, x15, x4
  403dc0:	stp	x19, x20, [sp, #16]
  403dc4:	mul	x1, x13, x18
  403dc8:	mul	x17, x15, x18
  403dcc:	and	x30, x16, #0xffffffff
  403dd0:	madd	x15, x2, x15, x1
  403dd4:	add	x16, x7, x16, lsr #32
  403dd8:	mul	x21, x22, x12
  403ddc:	cmp	x4, x16
  403de0:	mul	x20, x22, x18
  403de4:	mov	x14, #0x100000000           	// #4294967296
  403de8:	mul	x19, x13, x6
  403dec:	add	x15, x15, x17, lsr #32
  403df0:	mul	x12, x12, x5
  403df4:	and	x17, x17, #0xffffffff
  403df8:	mul	x18, x5, x18
  403dfc:	add	x4, x19, x14
  403e00:	madd	x7, x6, x5, x21
  403e04:	csel	x19, x4, x19, hi  // hi = pmore
  403e08:	madd	x5, x2, x5, x20
  403e0c:	cmp	x1, x15
  403e10:	mul	x13, x13, x2
  403e14:	add	x17, x17, x15, lsl #32
  403e18:	mul	x6, x6, x22
  403e1c:	add	x7, x7, x12, lsr #32
  403e20:	add	x5, x5, x18, lsr #32
  403e24:	add	x4, x13, x14
  403e28:	mul	x2, x2, x22
  403e2c:	csel	x13, x4, x13, hi  // hi = pmore
  403e30:	and	x1, x18, #0xffffffff
  403e34:	cmp	x21, x7
  403e38:	add	x4, x6, x14
  403e3c:	add	x30, x30, x16, lsl #32
  403e40:	csel	x6, x4, x6, hi  // hi = pmore
  403e44:	add	x13, x13, x15, lsr #32
  403e48:	cmp	x20, x5
  403e4c:	add	x1, x1, x5, lsl #32
  403e50:	add	x16, x17, x16, lsr #32
  403e54:	add	x14, x2, x14
  403e58:	csel	x2, x14, x2, hi  // hi = pmore
  403e5c:	add	x16, x19, x16
  403e60:	adds	x1, x1, x13
  403e64:	and	x12, x12, #0xffffffff
  403e68:	cset	x13, cs  // cs = hs, nlast
  403e6c:	cmp	x16, x17
  403e70:	cset	x4, cc  // cc = lo, ul, last
  403e74:	add	x12, x12, x7, lsl #32
  403e78:	adds	x1, x1, x4
  403e7c:	lsr	x5, x5, #32
  403e80:	cset	x4, cs  // cs = hs, nlast
  403e84:	cmp	x13, #0x0
  403e88:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403e8c:	add	x7, x6, x7, lsr #32
  403e90:	cinc	x5, x5, ne  // ne = any
  403e94:	adds	x6, x16, x12
  403e98:	cset	x4, cs  // cs = hs, nlast
  403e9c:	adds	x1, x1, x7
  403ea0:	cset	x7, cs  // cs = hs, nlast
  403ea4:	adds	x4, x1, x4
  403ea8:	cset	x1, cs  // cs = hs, nlast
  403eac:	cmp	x7, #0x0
  403eb0:	orr	x30, x30, x6, lsl #13
  403eb4:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403eb8:	cinc	x1, x2, ne  // ne = any
  403ebc:	cmp	x30, #0x0
  403ec0:	add	x1, x1, x5
  403ec4:	cset	x2, ne  // ne = any
  403ec8:	orr	x6, x2, x6, lsr #51
  403ecc:	orr	x6, x6, x4, lsl #13
  403ed0:	extr	x4, x1, x4, #51
  403ed4:	tbz	x1, #39, 4041e8 <ferror@plt+0x2e48>
  403ed8:	ldp	x19, x20, [sp, #16]
  403edc:	and	x1, x6, #0x1
  403ee0:	ldp	x21, x22, [sp, #32]
  403ee4:	orr	x6, x1, x6, lsr #1
  403ee8:	orr	x6, x6, x4, lsl #63
  403eec:	lsr	x4, x4, #1
  403ef0:	mov	x1, #0x3fff                	// #16383
  403ef4:	add	x2, x3, x1
  403ef8:	cmp	x2, #0x0
  403efc:	b.le	404094 <ferror@plt+0x2cf4>
  403f00:	tst	x6, #0x7
  403f04:	b.eq	403f24 <ferror@plt+0x2b84>  // b.none
  403f08:	and	x1, x11, #0xc00000
  403f0c:	orr	w0, w0, #0x10
  403f10:	cmp	x1, #0x400, lsl #12
  403f14:	b.eq	4042dc <ferror@plt+0x2f3c>  // b.none
  403f18:	cmp	x1, #0x800, lsl #12
  403f1c:	b.eq	404284 <ferror@plt+0x2ee4>  // b.none
  403f20:	cbz	x1, 40426c <ferror@plt+0x2ecc>
  403f24:	tbz	x4, #52, 403f30 <ferror@plt+0x2b90>
  403f28:	and	x4, x4, #0xffefffffffffffff
  403f2c:	add	x2, x3, #0x4, lsl #12
  403f30:	mov	x1, #0x7ffe                	// #32766
  403f34:	cmp	x2, x1
  403f38:	b.gt	4041bc <ferror@plt+0x2e1c>
  403f3c:	and	w1, w2, #0x7fff
  403f40:	extr	x5, x4, x6, #3
  403f44:	ubfx	x4, x4, #3, #48
  403f48:	b	403d08 <ferror@plt+0x2968>
  403f4c:	mov	w0, w12
  403f50:	mov	w10, #0x0                   	// #0
  403f54:	mov	x4, #0xffffffffffff        	// #281474976710655
  403f58:	mov	x5, #0xffffffffffffffff    	// #-1
  403f5c:	mov	w1, #0x7fff                	// #32767
  403f60:	b	403d08 <ferror@plt+0x2968>
  403f64:	mov	w15, w10
  403f68:	mov	x13, x8
  403f6c:	b	403c68 <ferror@plt+0x28c8>
  403f70:	orr	x5, x7, x1
  403f74:	cbz	x5, 40407c <ferror@plt+0x2cdc>
  403f78:	cbz	x7, 404198 <ferror@plt+0x2df8>
  403f7c:	clz	x0, x7
  403f80:	sub	x4, x0, #0xf
  403f84:	add	w5, w4, #0x3
  403f88:	mov	w3, #0x3d                  	// #61
  403f8c:	sub	w3, w3, w4
  403f90:	lsl	x4, x7, x5
  403f94:	lsr	x3, x1, x3
  403f98:	orr	x7, x3, x4
  403f9c:	lsl	x5, x1, x5
  403fa0:	lsr	x8, x2, #63
  403fa4:	mov	x3, #0xffffffffffffc011    	// #-16367
  403fa8:	ubfx	x4, x2, #0, #48
  403fac:	sub	x3, x3, x0
  403fb0:	and	w15, w8, #0xff
  403fb4:	mov	x13, x8
  403fb8:	ubfx	x9, x2, #48, #15
  403fbc:	mov	x1, #0x0                   	// #0
  403fc0:	mov	x16, #0x0                   	// #0
  403fc4:	mov	w0, #0x0                   	// #0
  403fc8:	cbnz	w9, 403c14 <ferror@plt+0x2874>
  403fcc:	nop
  403fd0:	orr	x2, x4, x6
  403fd4:	cbz	x2, 404044 <ferror@plt+0x2ca4>
  403fd8:	cbz	x4, 404174 <ferror@plt+0x2dd4>
  403fdc:	clz	x9, x4
  403fe0:	sub	x2, x9, #0xf
  403fe4:	add	w10, w2, #0x3
  403fe8:	mov	w8, #0x3d                  	// #61
  403fec:	sub	w8, w8, w2
  403ff0:	lsl	x2, x4, x10
  403ff4:	lsr	x8, x6, x8
  403ff8:	orr	x4, x8, x2
  403ffc:	lsl	x6, x6, x10
  404000:	sub	x9, x3, x9
  404004:	mov	x10, #0xffffffffffffc011    	// #-16367
  404008:	mov	x2, #0x0                   	// #0
  40400c:	add	x9, x9, x10
  404010:	b	403c40 <ferror@plt+0x28a0>
  404014:	orr	x5, x7, x1
  404018:	cbnz	x5, 40405c <ferror@plt+0x2cbc>
  40401c:	mov	x7, #0x0                   	// #0
  404020:	mov	x1, #0x8                   	// #8
  404024:	mov	x3, #0x7fff                	// #32767
  404028:	mov	x16, #0x2                   	// #2
  40402c:	mov	w0, #0x0                   	// #0
  404030:	b	403bfc <ferror@plt+0x285c>
  404034:	mov	w1, #0x7fff                	// #32767
  404038:	mov	x4, #0x0                   	// #0
  40403c:	mov	x5, #0x0                   	// #0
  404040:	b	403d08 <ferror@plt+0x2968>
  404044:	orr	x1, x1, #0x1
  404048:	mov	x9, x3
  40404c:	mov	x4, #0x0                   	// #0
  404050:	mov	x6, #0x0                   	// #0
  404054:	mov	x2, #0x1                   	// #1
  404058:	b	403c40 <ferror@plt+0x28a0>
  40405c:	lsr	x0, x7, #47
  404060:	mov	x5, x1
  404064:	eor	x0, x0, #0x1
  404068:	mov	x1, #0xc                   	// #12
  40406c:	and	w0, w0, #0x1
  404070:	mov	x3, #0x7fff                	// #32767
  404074:	mov	x16, #0x3                   	// #3
  404078:	b	403bfc <ferror@plt+0x285c>
  40407c:	mov	x7, #0x0                   	// #0
  404080:	mov	x1, #0x4                   	// #4
  404084:	mov	x3, #0x0                   	// #0
  404088:	mov	x16, #0x1                   	// #1
  40408c:	mov	w0, #0x0                   	// #0
  404090:	b	403bfc <ferror@plt+0x285c>
  404094:	mov	x1, #0x1                   	// #1
  404098:	sub	x2, x1, x2
  40409c:	cmp	x2, #0x74
  4040a0:	b.gt	404118 <ferror@plt+0x2d78>
  4040a4:	cmp	x2, #0x3f
  4040a8:	b.le	4041f8 <ferror@plt+0x2e58>
  4040ac:	mov	w1, #0x80                  	// #128
  4040b0:	sub	w1, w1, w2
  4040b4:	cmp	x2, #0x40
  4040b8:	sub	w2, w2, #0x40
  4040bc:	lsl	x1, x4, x1
  4040c0:	orr	x1, x6, x1
  4040c4:	csel	x6, x1, x6, ne  // ne = any
  4040c8:	lsr	x2, x4, x2
  4040cc:	cmp	x6, #0x0
  4040d0:	cset	x5, ne  // ne = any
  4040d4:	orr	x5, x5, x2
  4040d8:	ands	x2, x5, #0x7
  4040dc:	b.eq	40422c <ferror@plt+0x2e8c>  // b.none
  4040e0:	mov	x2, #0x0                   	// #0
  4040e4:	and	x11, x11, #0xc00000
  4040e8:	orr	w0, w0, #0x10
  4040ec:	cmp	x11, #0x400, lsl #12
  4040f0:	b.eq	40433c <ferror@plt+0x2f9c>  // b.none
  4040f4:	cmp	x11, #0x800, lsl #12
  4040f8:	b.eq	404350 <ferror@plt+0x2fb0>  // b.none
  4040fc:	cbz	x11, 404294 <ferror@plt+0x2ef4>
  404100:	tbnz	x2, #51, 4042ac <ferror@plt+0x2f0c>
  404104:	ubfx	x4, x2, #3, #48
  404108:	extr	x5, x2, x5, #3
  40410c:	orr	w0, w0, #0x8
  404110:	mov	w1, #0x0                   	// #0
  404114:	b	404148 <ferror@plt+0x2da8>
  404118:	orr	x5, x6, x4
  40411c:	cbz	x5, 40413c <ferror@plt+0x2d9c>
  404120:	and	x11, x11, #0xc00000
  404124:	orr	w0, w0, #0x10
  404128:	cmp	x11, #0x400, lsl #12
  40412c:	sub	x5, x1, x8
  404130:	b.eq	40413c <ferror@plt+0x2d9c>  // b.none
  404134:	cmp	x11, #0x800, lsl #12
  404138:	csel	x5, x8, xzr, eq  // eq = none
  40413c:	orr	w0, w0, #0x8
  404140:	mov	w1, #0x0                   	// #0
  404144:	mov	x4, #0x0                   	// #0
  404148:	mov	x3, #0x0                   	// #0
  40414c:	fmov	d0, x5
  404150:	bfxil	x3, x4, #0, #48
  404154:	bfi	x3, x1, #48, #15
  404158:	bfi	x3, x10, #63, #1
  40415c:	fmov	v0.d[1], x3
  404160:	str	q0, [sp, #48]
  404164:	bl	404710 <ferror@plt+0x3370>
  404168:	ldr	q0, [sp, #48]
  40416c:	ldp	x29, x30, [sp], #80
  404170:	ret
  404174:	clz	x9, x6
  404178:	add	x2, x9, #0x31
  40417c:	add	x9, x9, #0x40
  404180:	cmp	x2, #0x3c
  404184:	b.le	403fe4 <ferror@plt+0x2c44>
  404188:	sub	w2, w2, #0x3d
  40418c:	lsl	x4, x6, x2
  404190:	mov	x6, #0x0                   	// #0
  404194:	b	404000 <ferror@plt+0x2c60>
  404198:	clz	x3, x1
  40419c:	add	x4, x3, #0x31
  4041a0:	add	x0, x3, #0x40
  4041a4:	cmp	x4, #0x3c
  4041a8:	b.le	403f84 <ferror@plt+0x2be4>
  4041ac:	sub	w4, w4, #0x3d
  4041b0:	mov	x5, #0x0                   	// #0
  4041b4:	lsl	x7, x1, x4
  4041b8:	b	403fa0 <ferror@plt+0x2c00>
  4041bc:	and	x5, x11, #0xc00000
  4041c0:	cmp	x5, #0x400, lsl #12
  4041c4:	b.eq	4042c0 <ferror@plt+0x2f20>  // b.none
  4041c8:	cmp	x5, #0x800, lsl #12
  4041cc:	b.eq	404250 <ferror@plt+0x2eb0>  // b.none
  4041d0:	cbz	x5, 404244 <ferror@plt+0x2ea4>
  4041d4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4041d8:	mov	x5, #0xffffffffffffffff    	// #-1
  4041dc:	mov	w2, #0x14                  	// #20
  4041e0:	orr	w0, w0, w2
  4041e4:	b	404148 <ferror@plt+0x2da8>
  4041e8:	mov	x3, x9
  4041ec:	ldp	x19, x20, [sp, #16]
  4041f0:	ldp	x21, x22, [sp, #32]
  4041f4:	b	403ef0 <ferror@plt+0x2b50>
  4041f8:	mov	w1, #0x40                  	// #64
  4041fc:	sub	w1, w1, w2
  404200:	lsr	x3, x6, x2
  404204:	lsl	x6, x6, x1
  404208:	cmp	x6, #0x0
  40420c:	lsl	x5, x4, x1
  404210:	cset	x1, ne  // ne = any
  404214:	orr	x5, x5, x3
  404218:	lsr	x2, x4, x2
  40421c:	orr	x5, x5, x1
  404220:	tst	x5, #0x7
  404224:	b.ne	4040e4 <ferror@plt+0x2d44>  // b.any
  404228:	tbnz	x2, #51, 40435c <ferror@plt+0x2fbc>
  40422c:	ubfx	x4, x2, #3, #48
  404230:	extr	x5, x2, x5, #3
  404234:	mov	w1, #0x0                   	// #0
  404238:	tbz	w11, #11, 403d08 <ferror@plt+0x2968>
  40423c:	orr	w0, w0, #0x8
  404240:	b	404148 <ferror@plt+0x2da8>
  404244:	mov	w1, #0x7fff                	// #32767
  404248:	mov	x4, #0x0                   	// #0
  40424c:	b	4041dc <ferror@plt+0x2e3c>
  404250:	cmp	x8, #0x0
  404254:	mov	w2, #0x7fff                	// #32767
  404258:	mov	x4, #0xffffffffffff        	// #281474976710655
  40425c:	csel	w1, w1, w2, eq  // eq = none
  404260:	csel	x4, x4, xzr, eq  // eq = none
  404264:	csetm	x5, eq  // eq = none
  404268:	b	4041dc <ferror@plt+0x2e3c>
  40426c:	and	x1, x6, #0xf
  404270:	cmp	x1, #0x4
  404274:	b.eq	403f24 <ferror@plt+0x2b84>  // b.none
  404278:	adds	x6, x6, #0x4
  40427c:	cinc	x4, x4, cs  // cs = hs, nlast
  404280:	b	403f24 <ferror@plt+0x2b84>
  404284:	cbz	x8, 403f24 <ferror@plt+0x2b84>
  404288:	adds	x6, x6, #0x8
  40428c:	cinc	x4, x4, cs  // cs = hs, nlast
  404290:	b	403f24 <ferror@plt+0x2b84>
  404294:	and	x1, x5, #0xf
  404298:	cmp	x1, #0x4
  40429c:	b.eq	4042a8 <ferror@plt+0x2f08>  // b.none
  4042a0:	adds	x5, x5, #0x4
  4042a4:	cinc	x2, x2, cs  // cs = hs, nlast
  4042a8:	tbz	x2, #51, 404104 <ferror@plt+0x2d64>
  4042ac:	orr	w0, w0, #0x8
  4042b0:	mov	w1, #0x1                   	// #1
  4042b4:	mov	x4, #0x0                   	// #0
  4042b8:	mov	x5, #0x0                   	// #0
  4042bc:	b	404148 <ferror@plt+0x2da8>
  4042c0:	cmp	x8, #0x0
  4042c4:	mov	w2, #0x7fff                	// #32767
  4042c8:	mov	x4, #0xffffffffffff        	// #281474976710655
  4042cc:	csel	w1, w1, w2, ne  // ne = any
  4042d0:	csel	x4, x4, xzr, ne  // ne = any
  4042d4:	csetm	x5, ne  // ne = any
  4042d8:	b	4041dc <ferror@plt+0x2e3c>
  4042dc:	cbnz	x8, 403f24 <ferror@plt+0x2b84>
  4042e0:	b	404288 <ferror@plt+0x2ee8>
  4042e4:	mov	x4, #0x2                   	// #2
  4042e8:	cmp	x1, #0xf
  4042ec:	b.ne	404310 <ferror@plt+0x2f70>  // b.any
  4042f0:	tbz	x7, #47, 404328 <ferror@plt+0x2f88>
  4042f4:	tbnz	x2, #47, 404328 <ferror@plt+0x2f88>
  4042f8:	orr	x4, x2, #0x800000000000
  4042fc:	mov	w10, w15
  404300:	and	x4, x4, #0xffffffffffff
  404304:	mov	x5, x6
  404308:	mov	w1, #0x7fff                	// #32767
  40430c:	b	403d08 <ferror@plt+0x2968>
  404310:	cmp	x1, #0xb
  404314:	b.ne	403c60 <ferror@plt+0x28c0>  // b.any
  404318:	mov	x7, x2
  40431c:	mov	x5, x6
  404320:	mov	x16, x4
  404324:	b	403c68 <ferror@plt+0x28c8>
  404328:	orr	x4, x7, #0x800000000000
  40432c:	mov	w10, w12
  404330:	and	x4, x4, #0xffffffffffff
  404334:	mov	w1, #0x7fff                	// #32767
  404338:	b	403d08 <ferror@plt+0x2968>
  40433c:	cbnz	x8, 4042a8 <ferror@plt+0x2f08>
  404340:	adds	x5, x5, #0x8
  404344:	cinc	x2, x2, cs  // cs = hs, nlast
  404348:	tbnz	x2, #51, 4042ac <ferror@plt+0x2f0c>
  40434c:	b	404104 <ferror@plt+0x2d64>
  404350:	cbnz	x8, 404340 <ferror@plt+0x2fa0>
  404354:	tbnz	x2, #51, 4042ac <ferror@plt+0x2f0c>
  404358:	b	404104 <ferror@plt+0x2d64>
  40435c:	orr	w0, w0, #0x10
  404360:	b	4042ac <ferror@plt+0x2f0c>
  404364:	mov	x2, x4
  404368:	mov	x4, #0x3                   	// #3
  40436c:	b	4042e8 <ferror@plt+0x2f48>
  404370:	mov	w10, w15
  404374:	mov	x8, x13
  404378:	b	403c84 <ferror@plt+0x28e4>
  40437c:	nop
  404380:	cmp	w0, #0x0
  404384:	cbz	w0, 4043d0 <ferror@plt+0x3030>
  404388:	cneg	w1, w0, lt  // lt = tstop
  40438c:	mov	w4, #0x403e                	// #16446
  404390:	clz	x3, x1
  404394:	mov	w2, #0x402f                	// #16431
  404398:	sub	w4, w4, w3
  40439c:	lsr	w0, w0, #31
  4043a0:	sub	w2, w2, w4
  4043a4:	mov	x3, #0x0                   	// #0
  4043a8:	and	w4, w4, #0x7fff
  4043ac:	lsl	x1, x1, x2
  4043b0:	and	x1, x1, #0xffffffffffff
  4043b4:	orr	w0, w4, w0, lsl #15
  4043b8:	mov	x2, #0x0                   	// #0
  4043bc:	bfxil	x3, x1, #0, #48
  4043c0:	fmov	d0, x2
  4043c4:	bfi	x3, x0, #48, #16
  4043c8:	fmov	v0.d[1], x3
  4043cc:	ret
  4043d0:	mov	w4, #0x0                   	// #0
  4043d4:	mov	x1, #0x0                   	// #0
  4043d8:	mov	w0, #0x0                   	// #0
  4043dc:	mov	x3, #0x0                   	// #0
  4043e0:	orr	w0, w4, w0, lsl #15
  4043e4:	bfxil	x3, x1, #0, #48
  4043e8:	mov	x2, #0x0                   	// #0
  4043ec:	fmov	d0, x2
  4043f0:	bfi	x3, x0, #48, #16
  4043f4:	fmov	v0.d[1], x3
  4043f8:	ret
  4043fc:	nop
  404400:	stp	x29, x30, [sp, #-48]!
  404404:	mov	x29, sp
  404408:	str	x19, [sp, #16]
  40440c:	str	q0, [sp, #32]
  404410:	ldp	x3, x0, [sp, #32]
  404414:	mrs	x6, fpcr
  404418:	ubfx	x2, x0, #48, #15
  40441c:	lsr	x4, x0, #63
  404420:	add	x1, x2, #0x1
  404424:	ubfiz	x0, x0, #3, #48
  404428:	tst	x1, #0x7ffe
  40442c:	and	w4, w4, #0xff
  404430:	orr	x0, x0, x3, lsr #61
  404434:	lsl	x5, x3, #3
  404438:	b.eq	4044b8 <ferror@plt+0x3118>  // b.none
  40443c:	mov	x1, #0xffffffffffffc400    	// #-15360
  404440:	add	x2, x2, x1
  404444:	cmp	x2, #0x7fe
  404448:	b.le	4044fc <ferror@plt+0x315c>
  40444c:	ands	x0, x6, #0xc00000
  404450:	b.eq	404594 <ferror@plt+0x31f4>  // b.none
  404454:	cmp	x0, #0x400, lsl #12
  404458:	b.eq	4046c8 <ferror@plt+0x3328>  // b.none
  40445c:	cmp	x0, #0x800, lsl #12
  404460:	csel	w7, w4, wzr, eq  // eq = none
  404464:	cbnz	w7, 404594 <ferror@plt+0x31f4>
  404468:	mov	x1, #0xffffffffffffffff    	// #-1
  40446c:	mov	x2, #0x7fe                 	// #2046
  404470:	mov	w0, #0x14                  	// #20
  404474:	b.ne	404540 <ferror@plt+0x31a0>  // b.any
  404478:	cmp	w4, #0x0
  40447c:	add	x3, x1, #0x8
  404480:	csel	x1, x3, x1, ne  // ne = any
  404484:	and	x3, x1, #0x80000000000000
  404488:	cbnz	w7, 404548 <ferror@plt+0x31a8>
  40448c:	cbnz	x3, 404550 <ferror@plt+0x31b0>
  404490:	lsr	x1, x1, #3
  404494:	and	w3, w2, #0x7ff
  404498:	and	x4, x4, #0xff
  40449c:	bfi	x1, x3, #52, #12
  4044a0:	orr	x19, x1, x4, lsl #63
  4044a4:	bl	404710 <ferror@plt+0x3370>
  4044a8:	fmov	d0, x19
  4044ac:	ldr	x19, [sp, #16]
  4044b0:	ldp	x29, x30, [sp], #48
  4044b4:	ret
  4044b8:	orr	x1, x0, x5
  4044bc:	cbnz	x2, 4044f0 <ferror@plt+0x3150>
  4044c0:	cbnz	x1, 40456c <ferror@plt+0x31cc>
  4044c4:	mov	w0, #0x0                   	// #0
  4044c8:	and	w2, w2, #0x7ff
  4044cc:	mov	x1, #0x0                   	// #0
  4044d0:	and	x4, x4, #0xff
  4044d4:	bfi	x1, x2, #52, #12
  4044d8:	orr	x19, x1, x4, lsl #63
  4044dc:	cbnz	w0, 4044a4 <ferror@plt+0x3104>
  4044e0:	fmov	d0, x19
  4044e4:	ldr	x19, [sp, #16]
  4044e8:	ldp	x29, x30, [sp], #48
  4044ec:	ret
  4044f0:	cbnz	x1, 4045a0 <ferror@plt+0x3200>
  4044f4:	mov	x2, #0x7ff                 	// #2047
  4044f8:	b	4044c4 <ferror@plt+0x3124>
  4044fc:	cmp	x2, #0x0
  404500:	b.le	4045c8 <ferror@plt+0x3228>
  404504:	cmp	xzr, x3, lsl #7
  404508:	mov	w7, #0x0                   	// #0
  40450c:	cset	x1, ne  // ne = any
  404510:	orr	x5, x1, x5, lsr #60
  404514:	orr	x1, x5, x0, lsl #4
  404518:	mov	w0, #0x0                   	// #0
  40451c:	tst	x5, #0x7
  404520:	b.eq	404680 <ferror@plt+0x32e0>  // b.none
  404524:	and	x3, x6, #0xc00000
  404528:	cmp	x3, #0x400, lsl #12
  40452c:	b.eq	404584 <ferror@plt+0x31e4>  // b.none
  404530:	cmp	x3, #0x800, lsl #12
  404534:	mov	w0, #0x10                  	// #16
  404538:	b.eq	404478 <ferror@plt+0x30d8>  // b.none
  40453c:	cbz	x3, 40468c <ferror@plt+0x32ec>
  404540:	and	x3, x1, #0x80000000000000
  404544:	cbz	w7, 40454c <ferror@plt+0x31ac>
  404548:	orr	w0, w0, #0x8
  40454c:	cbz	x3, 404680 <ferror@plt+0x32e0>
  404550:	cmp	x2, #0x7fe
  404554:	add	x2, x2, #0x1
  404558:	b.eq	404628 <ferror@plt+0x3288>  // b.none
  40455c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  404560:	and	w2, w2, #0x7ff
  404564:	and	x1, x3, x1, lsr #3
  404568:	b	4044d0 <ferror@plt+0x3130>
  40456c:	and	x3, x6, #0xc00000
  404570:	mov	w7, #0x1                   	// #1
  404574:	cmp	x3, #0x400, lsl #12
  404578:	mov	x2, #0x0                   	// #0
  40457c:	mov	x1, #0x1                   	// #1
  404580:	b.ne	404530 <ferror@plt+0x3190>  // b.any
  404584:	cbnz	w4, 40458c <ferror@plt+0x31ec>
  404588:	add	x1, x1, #0x8
  40458c:	mov	w0, #0x10                  	// #16
  404590:	b	404484 <ferror@plt+0x30e4>
  404594:	mov	x2, #0x7ff                 	// #2047
  404598:	mov	w0, #0x14                  	// #20
  40459c:	b	4044c8 <ferror@plt+0x3128>
  4045a0:	mov	x3, #0x7fff                	// #32767
  4045a4:	extr	x1, x0, x5, #60
  4045a8:	lsr	x0, x0, #50
  4045ac:	cmp	x2, x3
  4045b0:	lsr	x1, x1, #3
  4045b4:	eor	w0, w0, #0x1
  4045b8:	orr	x1, x1, #0x8000000000000
  4045bc:	csel	w0, w0, wzr, eq  // eq = none
  4045c0:	mov	w2, #0x7ff                 	// #2047
  4045c4:	b	4044d0 <ferror@plt+0x3130>
  4045c8:	cmn	x2, #0x34
  4045cc:	b.lt	40456c <ferror@plt+0x31cc>  // b.tstop
  4045d0:	mov	x3, #0x3d                  	// #61
  4045d4:	sub	x7, x3, x2
  4045d8:	orr	x0, x0, #0x8000000000000
  4045dc:	cmp	x7, #0x3f
  4045e0:	b.le	4046a0 <ferror@plt+0x3300>
  4045e4:	add	w1, w2, #0x43
  4045e8:	cmp	x7, #0x40
  4045ec:	mov	w3, #0xfffffffd            	// #-3
  4045f0:	sub	w2, w3, w2
  4045f4:	lsl	x1, x0, x1
  4045f8:	orr	x1, x5, x1
  4045fc:	csel	x5, x1, x5, ne  // ne = any
  404600:	lsr	x0, x0, x2
  404604:	cmp	x5, #0x0
  404608:	cset	x1, ne  // ne = any
  40460c:	orr	x1, x1, x0
  404610:	cmp	x1, #0x0
  404614:	cset	w7, ne  // ne = any
  404618:	tst	x1, #0x7
  40461c:	b.eq	404664 <ferror@plt+0x32c4>  // b.none
  404620:	mov	x2, #0x0                   	// #0
  404624:	b	404524 <ferror@plt+0x3184>
  404628:	mov	w3, w2
  40462c:	ands	x1, x6, #0xc00000
  404630:	b.eq	404658 <ferror@plt+0x32b8>  // b.none
  404634:	cmp	x1, #0x400, lsl #12
  404638:	b.eq	4046e0 <ferror@plt+0x3340>  // b.none
  40463c:	cmp	x1, #0x800, lsl #12
  404640:	mov	w5, #0x7fe                 	// #2046
  404644:	csel	w1, w4, wzr, eq  // eq = none
  404648:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40464c:	cmp	w1, #0x0
  404650:	csel	w3, w3, w5, ne  // ne = any
  404654:	csel	x1, xzr, x2, ne  // ne = any
  404658:	mov	w2, #0x14                  	// #20
  40465c:	orr	w0, w0, w2
  404660:	b	404498 <ferror@plt+0x30f8>
  404664:	and	x3, x1, #0x80000000000000
  404668:	cbnz	x1, 4046f8 <ferror@plt+0x3358>
  40466c:	nop
  404670:	mov	w0, #0x0                   	// #0
  404674:	mov	x2, #0x1                   	// #1
  404678:	cbnz	x3, 40455c <ferror@plt+0x31bc>
  40467c:	mov	x2, #0x0                   	// #0
  404680:	lsr	x1, x1, #3
  404684:	and	w2, w2, #0x7ff
  404688:	b	4044d0 <ferror@plt+0x3130>
  40468c:	and	x3, x1, #0xf
  404690:	cmp	x3, #0x4
  404694:	add	x3, x1, #0x4
  404698:	csel	x1, x3, x1, ne  // ne = any
  40469c:	b	404484 <ferror@plt+0x30e4>
  4046a0:	add	w1, w2, #0x3
  4046a4:	sub	w2, w3, w2
  4046a8:	lsl	x3, x5, x1
  4046ac:	cmp	x3, #0x0
  4046b0:	cset	x3, ne  // ne = any
  4046b4:	lsr	x2, x5, x2
  4046b8:	orr	x2, x2, x3
  4046bc:	lsl	x0, x0, x1
  4046c0:	orr	x1, x0, x2
  4046c4:	b	404610 <ferror@plt+0x3270>
  4046c8:	cbz	w4, 404594 <ferror@plt+0x31f4>
  4046cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4046d0:	mov	x2, #0x7fe                 	// #2046
  4046d4:	mov	w7, #0x0                   	// #0
  4046d8:	mov	w0, #0x14                  	// #20
  4046dc:	b	404484 <ferror@plt+0x30e4>
  4046e0:	cmp	w4, #0x0
  4046e4:	mov	w1, #0x7fe                 	// #2046
  4046e8:	csel	w3, w2, w1, eq  // eq = none
  4046ec:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  4046f0:	csel	x1, xzr, x2, eq  // eq = none
  4046f4:	b	404658 <ferror@plt+0x32b8>
  4046f8:	tbz	w6, #11, 404670 <ferror@plt+0x32d0>
  4046fc:	mov	w0, #0x0                   	// #0
  404700:	mov	x2, #0x0                   	// #0
  404704:	orr	w0, w0, #0x8
  404708:	b	40454c <ferror@plt+0x31ac>
  40470c:	nop
  404710:	tbz	w0, #0, 404720 <ferror@plt+0x3380>
  404714:	movi	v1.2s, #0x0
  404718:	fdiv	s0, s1, s1
  40471c:	mrs	x1, fpsr
  404720:	tbz	w0, #1, 404734 <ferror@plt+0x3394>
  404724:	fmov	s1, #1.000000000000000000e+00
  404728:	movi	v2.2s, #0x0
  40472c:	fdiv	s0, s1, s2
  404730:	mrs	x1, fpsr
  404734:	tbz	w0, #2, 404754 <ferror@plt+0x33b4>
  404738:	mov	w2, #0xc5ae                	// #50606
  40473c:	mov	w1, #0x7f7fffff            	// #2139095039
  404740:	movk	w2, #0x749d, lsl #16
  404744:	fmov	s1, w1
  404748:	fmov	s2, w2
  40474c:	fadd	s0, s1, s2
  404750:	mrs	x1, fpsr
  404754:	tbz	w0, #3, 404764 <ferror@plt+0x33c4>
  404758:	movi	v1.2s, #0x80, lsl #16
  40475c:	fmul	s0, s1, s1
  404760:	mrs	x1, fpsr
  404764:	tbz	w0, #4, 40477c <ferror@plt+0x33dc>
  404768:	mov	w0, #0x7f7fffff            	// #2139095039
  40476c:	fmov	s2, #1.000000000000000000e+00
  404770:	fmov	s1, w0
  404774:	fsub	s0, s1, s2
  404778:	mrs	x0, fpsr
  40477c:	ret
  404780:	stp	x29, x30, [sp, #-64]!
  404784:	mov	x29, sp
  404788:	stp	x19, x20, [sp, #16]
  40478c:	adrp	x20, 415000 <ferror@plt+0x13c60>
  404790:	add	x20, x20, #0xdc0
  404794:	stp	x21, x22, [sp, #32]
  404798:	adrp	x21, 415000 <ferror@plt+0x13c60>
  40479c:	add	x21, x21, #0xdb8
  4047a0:	sub	x20, x20, x21
  4047a4:	mov	w22, w0
  4047a8:	stp	x23, x24, [sp, #48]
  4047ac:	mov	x23, x1
  4047b0:	mov	x24, x2
  4047b4:	bl	4010d8 <_exit@plt-0x38>
  4047b8:	cmp	xzr, x20, asr #3
  4047bc:	b.eq	4047e8 <ferror@plt+0x3448>  // b.none
  4047c0:	asr	x20, x20, #3
  4047c4:	mov	x19, #0x0                   	// #0
  4047c8:	ldr	x3, [x21, x19, lsl #3]
  4047cc:	mov	x2, x24
  4047d0:	add	x19, x19, #0x1
  4047d4:	mov	x1, x23
  4047d8:	mov	w0, w22
  4047dc:	blr	x3
  4047e0:	cmp	x20, x19
  4047e4:	b.ne	4047c8 <ferror@plt+0x3428>  // b.any
  4047e8:	ldp	x19, x20, [sp, #16]
  4047ec:	ldp	x21, x22, [sp, #32]
  4047f0:	ldp	x23, x24, [sp, #48]
  4047f4:	ldp	x29, x30, [sp], #64
  4047f8:	ret
  4047fc:	nop
  404800:	ret
  404804:	nop
  404808:	adrp	x2, 416000 <ferror@plt+0x14c60>
  40480c:	mov	x1, #0x0                   	// #0
  404810:	ldr	x2, [x2, #344]
  404814:	b	401170 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404818 <.fini>:
  404818:	stp	x29, x30, [sp, #-16]!
  40481c:	mov	x29, sp
  404820:	ldp	x29, x30, [sp], #16
  404824:	ret
