$date
	Thu Nov 14 12:17:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module LAB2_cs303_tb $end
$var wire 1 ! A1 $end
$var wire 1 " A0 $end
$var reg 1 # X0 $end
$var reg 1 $ X1 $end
$var reg 1 % Y0 $end
$var reg 1 & Y1 $end
$scope module dut $end
$var wire 1 " A0 $end
$var wire 1 ! A1 $end
$var wire 1 # X0 $end
$var wire 1 $ X1 $end
$var wire 1 % Y0 $end
$var wire 1 & Y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1%
#20
0%
1&
#30
1%
#40
0%
0&
1#
#50
1"
1%
#60
1!
0"
0%
1&
#70
1"
1%
#80
0!
0"
0%
0&
0#
1$
#90
1!
1%
#100
0!
0%
1&
#110
1!
1%
#120
0!
0%
0&
1#
#130
1!
1"
1%
#140
1!
0"
0%
1&
#150
0!
1"
1%
#160
