<module id="DEV_CFG_REGS" HW_revision="" description="DEV CFG Registers">
	<register id="PARTIDL" width="32" page="1" offset="0x8" internal="0" description="Lower 32-bit of Device PART Identification Number">
		<bitfield id="QUAL" description="Qualification Status" begin="7" end="6" width="2" rwaccess="R/WOnce"/>
		<bitfield id="PIN_COUNT" description="Device Pin Count" begin="10" end="8" width="3" rwaccess="R/WOnce"/>
		<bitfield id="INSTASPIN" description="Instaspin feature set" begin="14" end="13" width="2" rwaccess="R/WOnce"/>
		<bitfield id="FLASH_SIZE" description="Flash size in KB" begin="23" end="16" width="8" rwaccess="R/WOnce"/>
	</register>
	<register id="PARTIDH" width="32" page="1" offset="0xa" internal="0" description="Upper 32-bit of Device PART Identification Number">
		<bitfield id="FAMILY" description="Device family" begin="15" end="8" width="8" rwaccess="R/WOnce"/>
		<bitfield id="PARTNO" description="Device part number" begin="23" end="16" width="8" rwaccess="R/WOnce"/>
		<bitfield id="DEVICE_CLASS_ID" description="Device class ID" begin="31" end="24" width="8" rwaccess="R"/>
	</register>
	<register id="REVID" width="32" page="1" offset="0xc" internal="0" description="Device Revision Number">
		<bitfield id="REVID" description="Device Revision ID. This is specific to the Device" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="DC0" width="32" page="1" offset="0x10" internal="0" description="Device Capability: Device Information">
	</register>
	<register id="DC1" width="32" page="1" offset="0x12" internal="0" description="Device Capability: Processing Block Customization">
		<bitfield id="CPU1_FPU_TMU" description="CPU1's FPU1+TMU1 " begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CPU1_VCU" description="CPU1's VCU " begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CPU1_CLA1" description="CLA1 " begin="6" end="6" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC2" width="32" page="1" offset="0x14" internal="0" description="Device Capability: EMIF Customization">
	</register>
	<register id="DC3" width="32" page="1" offset="0x16" internal="0" description="Device Capability: Peripheral Customization">
		<bitfield id="EPWM1" description="EPWM1 Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="EPWM2" description="EPWM2 Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="EPWM3" description="EPWM3 Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="EPWM4" description="EPWM4 Present" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="EPWM5" description="EPWM5 Present" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="EPWM6" description="EPWM6 Present" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="EPWM7" description="EPWM7 Present" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
		<bitfield id="EPWM8" description="EPWM8 Present" begin="7" end="7" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC4" width="32" page="1" offset="0x18" internal="0" description="Device Capability: Peripheral Customization">
		<bitfield id="ECAP1" description="ECAP1  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ECAP2" description="ECAP2  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ECAP3" description="ECAP3  Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ECAP4" description="ECAP4  Present" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ECAP5" description="ECAP5  Present" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ECAP6" description="ECAP6  Present" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ECAP7" description="ECAP7  Present" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC5" width="32" page="1" offset="0x1a" internal="0" description="Device Capability: Peripheral Customization">
		<bitfield id="EQEP1" description="EQEP1  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="EQEP2" description="EQEP2  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC6" width="32" page="1" offset="0x1c" internal="0" description="Device Capability: Peripheral Customization">
	</register>
	<register id="DC7" width="32" page="1" offset="0x1e" internal="0" description="Device Capability: Peripheral Customization">
		<bitfield id="SD1" description="SD1  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC8" width="32" page="1" offset="0x20" internal="0" description="Device Capability: Peripheral Customization">
		<bitfield id="SCI_A" description="SCI_A  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="SCI_B" description="SCI_B  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC9" width="32" page="1" offset="0x22" internal="0" description="Device Capability: Peripheral Customization">
		<bitfield id="SPI_A" description="SPI_A  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="SPI_B" description="SPI_B  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC10" width="32" page="1" offset="0x24" internal="0" description="Device Capability: Peripheral Customization">
		<bitfield id="I2C_A" description="I2C_A  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC11" width="32" page="1" offset="0x26" internal="0" description="Device Capability: Peripheral Customization">
		<bitfield id="CAN_A" description="CAN_A  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CAN_B" description="CAN_B  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC12" width="32" page="1" offset="0x28" internal="0" description="Device Capability: Peripheral Customization">
	</register>
	<register id="DC13" width="32" page="1" offset="0x2a" internal="0" description="Device Capability: Peripheral Customization">
	</register>
	<register id="DC14" width="32" page="1" offset="0x2c" internal="0" description="Device Capability: Analog Modules Customization">
		<bitfield id="ADC_A" description="ADC_A Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ADC_B" description="ADC_B Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ADC_C" description="ADC_C Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC15" width="32" page="1" offset="0x2e" internal="0" description="Device Capability: Analog Modules Customization">
		<bitfield id="CMPSS1" description="CMPSS1  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CMPSS2" description="CMPSS2  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CMPSS3" description="CMPSS3  Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CMPSS4" description="CMPSS4  Present" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CMPSS5" description="CMPSS5  Present" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CMPSS6" description="CMPSS6  Present" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CMPSS7" description="CMPSS7  Present" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC16" width="32" page="1" offset="0x30" internal="0" description="Device Capability: Analog Modules Customization">
		<bitfield id="PGA1" description="PGA1  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="PGA2" description="PGA2 Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="PGA3" description="PGA3 Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="PGA4" description="PGA4 Present" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="PGA5" description="PGA5 Present" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="PGA6" description="PGA6 Present" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="PGA7" description="PGA7 Present" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC17" width="32" page="1" offset="0x32" internal="0" description="Device Capability: Analog Modules Customization">
		<bitfield id="DAC_A" description="Buffered-DAC_A" begin="16" end="16" width="1" rwaccess="R/WOnce"/>
		<bitfield id="DAC_B" description="Buffered-DAC_B" begin="17" end="17" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC18" width="32" page="1" offset="0x34" internal="0" description="Device Capability: Lx.1 SRAM Customization">
		<bitfield id="LS0_1" description="LS0_1 Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS1_1" description="LS1_1  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS2_1" description="LS2_1  Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS3_1" description="LS3_1  Present" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS4_1" description="LS4_1  Present" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS5_1" description="LS5_1  Present" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS6_1" description="LS6_1 Present" begin="6" end="6" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS7_1" description="LS7_1 Present" begin="7" end="7" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC19" width="32" page="1" offset="0x36" internal="0" description="Device Capability: Lx.2 SRAM Customization">
		<bitfield id="LS0_2" description="LS0_2  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS1_2" description="LS1_2  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS2_2" description="LS2_2  Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS3_2" description="LS3_2  Present" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS4_2" description="LS4_2  Present" begin="4" end="4" width="1" rwaccess="R/WOnce"/>
		<bitfield id="LS5_2" description="LS5_2  Present" begin="5" end="5" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC20" width="32" page="1" offset="0x38" internal="0" description="Device Capability: GSx SRAM Customization">
		<bitfield id="GS0" description="GS0  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GS1" description="GS1  Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GS2" description="GS2  Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="GS3" description="GS3  Present" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC21" width="32" page="1" offset="0x3a" internal="0" description="Device Capability: CLB">
		<bitfield id="CLB1" description="CLB1 Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CLB2" description="CLB2 Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CLB3" description="CLB3 Present" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
		<bitfield id="CLB4" description="CLB4 Present" begin="3" end="3" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC22" width="32" page="1" offset="0x3c" internal="0" description="Device Capability: FSI">
		<bitfield id="FSITX_A" description="FSITX_A  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="FSIRX_A" description="FSIRX_A Present" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC23" width="32" page="1" offset="0x3e" internal="0" description="Device Capability: LIN">
		<bitfield id="LIN_A" description="LIN_A  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC24" width="32" page="1" offset="0x40" internal="0" description="Device Capability: PMBUS">
		<bitfield id="PMBUS_A" description="PMBUS_A  Present" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="DC25" width="32" page="1" offset="0x42" internal="0" description="Device Capability: DCC">
	</register>
	<register id="PERCNF1" width="32" page="1" offset="0x60" internal="0" description="Peripheral Configuration register">
		<bitfield id="ADC_A_MODE" description="ADC_A mode setting bit" begin="0" end="0" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ADC_B_MODE" description="ADC_B mode setting bit" begin="1" end="1" width="1" rwaccess="R/WOnce"/>
		<bitfield id="ADC_C_MODE" description="ADC_C mode setting bit" begin="2" end="2" width="1" rwaccess="R/WOnce"/>
	</register>
	<register id="FUSEERR" width="32" page="1" offset="0x74" internal="0" description="e-Fuse error Status register">
		<bitfield id="ALERR" description="Efuse Autoload Error Status" begin="4" end="0" width="5" rwaccess="R"/>
		<bitfield id="ERR" description="Efuse Self Test Error Status" begin="5" end="5" width="1" rwaccess="R"/>
	</register>
	<register id="SOFTPRES0" width="32" page="1" offset="0x82" internal="0" description="Processing Block Software Reset register">
		<bitfield id="CPU1_CLA1" description="CPU1_CLA1 software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES2" width="32" page="1" offset="0x86" internal="0" description="Peripheral Software Reset register">
		<bitfield id="EPWM1" description="EPWM1 software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="EPWM2" description="EPWM2 software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="EPWM3" description="EPWM3 software reset bit" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="EPWM4" description="EPWM4 software reset bit" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="EPWM5" description="EPWM5 software reset bit" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="EPWM6" description="EPWM6 software reset bit" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="EPWM7" description="EPWM7 software reset bit" begin="6" end="6" width="1" rwaccess="R/W"/>
		<bitfield id="EPWM8" description="EPWM8 software reset bit" begin="7" end="7" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES3" width="32" page="1" offset="0x88" internal="0" description="Peripheral Software Reset register">
		<bitfield id="ECAP1" description="ECAP1 software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="ECAP2" description="ECAP2 software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="ECAP3" description="ECAP3 software reset bit" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="ECAP4" description="ECAP4 software reset bit" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="ECAP5" description="ECAP5 software reset bit" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="ECAP6" description="ECAP6 software reset bit" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="ECAP7" description="ECAP7 software reset bit" begin="6" end="6" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES4" width="32" page="1" offset="0x8a" internal="0" description="Peripheral Software Reset register">
		<bitfield id="EQEP1" description="EQEP1 software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="EQEP2" description="EQEP2 software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES6" width="32" page="1" offset="0x8e" internal="0" description="Peripheral Software Reset register">
		<bitfield id="SD1" description="SD1 software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES7" width="32" page="1" offset="0x90" internal="0" description="Peripheral Software Reset register">
		<bitfield id="SCI_A" description="SCI_A software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="SCI_B" description="SCI_B software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES8" width="32" page="1" offset="0x92" internal="0" description="Peripheral Software Reset register">
		<bitfield id="SPI_A" description="SPI_A software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="SPI_B" description="SPI_B software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES9" width="32" page="1" offset="0x94" internal="0" description="Peripheral Software Reset register">
		<bitfield id="I2C_A" description="I2C_A software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES10" width="32" page="1" offset="0x96" internal="0" description="Peripheral Software Reset register">
		<bitfield id="CAN_A" description="CAN_A software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="CAN_B" description="CAN_B software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES13" width="32" page="1" offset="0x9c" internal="0" description="Peripheral Software Reset register">
		<bitfield id="ADC_A" description="ADC_A software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="ADC_B" description="ADC_B software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="ADC_C" description="ADC_C software reset bit" begin="2" end="2" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES14" width="32" page="1" offset="0x9e" internal="0" description="Peripheral Software Reset register">
		<bitfield id="CMPSS1" description="CMPSS1 software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="CMPSS2" description="CMPSS2 software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="CMPSS3" description="CMPSS3 software reset bit" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="CMPSS4" description="CMPSS4 software reset bit" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="CMPSS5" description="CMPSS5 software reset bit" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="CMPSS6" description="CMPSS6 software reset bit" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="CMPSS7" description="CMPSS7 software reset bit" begin="6" end="6" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES15" width="32" page="1" offset="0xa0" internal="0" description="Peripheral Software Reset register">
		<bitfield id="PGA1" description="PGA1 software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
		<bitfield id="PGA2" description="PGA2 software reset bit" begin="1" end="1" width="1" rwaccess="R/W"/>
		<bitfield id="PGA3" description="PGA3 software reset bit" begin="2" end="2" width="1" rwaccess="R/W"/>
		<bitfield id="PGA4" description="PGA4 software reset bit" begin="3" end="3" width="1" rwaccess="R/W"/>
		<bitfield id="PGA5" description="PGA5 software reset bit" begin="4" end="4" width="1" rwaccess="R/W"/>
		<bitfield id="PGA6" description="PGA6 software reset bit" begin="5" end="5" width="1" rwaccess="R/W"/>
		<bitfield id="PGA7" description="PGA7 software reset bit" begin="6" end="6" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES16" width="32" page="1" offset="0xa2" internal="0" description="Peripheral Software Reset register">
		<bitfield id="DAC_A" description="Buffered_DAC_A software reset bit" begin="16" end="16" width="1" rwaccess="R/W"/>
		<bitfield id="DAC_B" description="Buffered_DAC_B software reset bit" begin="17" end="17" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES17" width="32" page="1" offset="0xa4" internal="0" description="Peripheral Software Reset register">
	</register>
	<register id="SOFTPRES18" width="32" page="1" offset="0xa6" internal="0" description="Peripheral Software Reset register">
	</register>
	<register id="SOFTPRES19" width="32" page="1" offset="0xa8" internal="0" description="Peripheral Software Reset register">
		<bitfield id="LIN_A" description="LIN_A software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES20" width="32" page="1" offset="0xaa" internal="0" description="Peripheral Software Reset register">
		<bitfield id="PMBUS_A" description="PMBUS_A software reset bit" begin="0" end="0" width="1" rwaccess="R/W"/>
	</register>
	<register id="SOFTPRES21" width="32" page="1" offset="0xac" internal="0" description="Peripheral Software Reset register">
	</register>
	<register id="PKGTYPE" width="32" page="1" offset="0x12e" internal="0" description="Package type info. for internal connections/programming">
		<bitfield id="PKGTYPE" description="Package and Bond Type Qualifier" begin="3" end="0" width="4" rwaccess="R/WOnce"/>
	</register>
	<register id="TAP_STATUS" width="32" page="1" offset="0x130" internal="0" description="Status of JTAG State machine and Debugger Connect">
		<bitfield id="TAP_STATE" description="Present TAP State" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DCON" description="Debugger Connect Indication" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="CPUROM_DC1" width="32" page="1" offset="0x140" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CPUROM_DC2" width="32" page="1" offset="0x142" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CPUROM_DC3" width="32" page="1" offset="0x144" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CPUROM_DC4" width="32" page="1" offset="0x146" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CPUROM_DC5" width="32" page="1" offset="0x148" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CPUROM_DC6" width="32" page="1" offset="0x14a" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CPUROM_DC7" width="32" page="1" offset="0x14c" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CPUROM_DC8" width="32" page="1" offset="0x14e" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CLAROM_DC1" width="32" page="1" offset="0x160" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CLAROM_DC2" width="32" page="1" offset="0x162" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CLAROM_DC3" width="32" page="1" offset="0x164" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CLAROM_DC4" width="32" page="1" offset="0x166" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CLAROM_DC5" width="32" page="1" offset="0x168" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CLAROM_DC6" width="32" page="1" offset="0x16a" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CLAROM_DC7" width="32" page="1" offset="0x16c" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
	<register id="CLAROM_DC8" width="32" page="1" offset="0x16e" internal="0" description="Device Capabiity registers for ROM">
		<bitfield id="ROM_DIS_START_ADDR" description="Start Address of  disabled ROM" begin="8" end="0" width="9" rwaccess="R/WOnce"/>
		<bitfield id="ROM_DIS_SIZE_INV" description="Size(Inverted) of ROM section disabled " begin="15" end="9" width="7" rwaccess="R/WOnce"/>
	</register>
</module>
