#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov 11 18:02:33 2024
# Process ID: 30784
# Current directory: C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.runs/design_1_smartconnect_1_0_synth_1
# Command line: vivado.exe -log design_1_smartconnect_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_1_0.tcl
# Log file: C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.runs/design_1_smartconnect_1_0_synth_1/design_1_smartconnect_1_0.vds
# Journal file: C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.runs/design_1_smartconnect_1_0_synth_1\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :24696 MB
# Total Virtual     :41238 MB
# Available Virtual :8134 MB
#-----------------------------------------------------------
source design_1_smartconnect_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 628.812 ; gain = 198.125
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NoahG/Downloads/first/ip_repo/ledtest_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_smartconnect_1_0
Command: synth_design -top design_1_smartconnect_1_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44520
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.711 ; gain = 447.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_1_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/synth/design_1_smartconnect_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_LEUOAK' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2996]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_one_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_0/synth/bd_88fd_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_one_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_0/synth/bd_88fd_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_88fd_psr_aclk_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_88fd_psr_aclk_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_88fd_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3067]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_88fd_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3067]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_88fd_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3067]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_88fd_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3067]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_88fd_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3067]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_LEUOAK' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2996]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1ED2SVB' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3076]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00e_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_37/synth/bd_88fd_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00e_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_37/synth/bd_88fd_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1ED2SVB' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3076]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1RQJ53F' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3447]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00arn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/synth/bd_88fd_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00arn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/synth/bd_88fd_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00awn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/synth/bd_88fd_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00awn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/synth/bd_88fd_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00bn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/synth/bd_88fd_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00bn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/synth/bd_88fd_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00rn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/synth/bd_88fd_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00rn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/synth/bd_88fd_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00wn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/synth/bd_88fd_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00wn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/synth/bd_88fd_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1RQJ53F' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3447]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00s2a_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_31/synth/bd_88fd_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00s2a_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_31/synth/bd_88fd_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_194UWDJ' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3752]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01e_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_44/synth/bd_88fd_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01e_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_44/synth/bd_88fd_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_194UWDJ' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3752]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_XHW5BX' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4053]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01arn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/synth/bd_88fd_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01arn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/synth/bd_88fd_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01awn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/synth/bd_88fd_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01awn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/synth/bd_88fd_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01bn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/synth/bd_88fd_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01bn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/synth/bd_88fd_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01rn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/synth/bd_88fd_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01rn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/synth/bd_88fd_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01wn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/synth/bd_88fd_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01wn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/synth/bd_88fd_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_XHW5BX' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4053]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01s2a_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_38/synth/bd_88fd_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01s2a_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_38/synth/bd_88fd_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_178ITK7' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4358]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02e_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_51/synth/bd_88fd_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02e_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_51/synth/bd_88fd_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_178ITK7' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4358]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_1CEL2E' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4659]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02arn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/synth/bd_88fd_m02arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02arn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/synth/bd_88fd_m02arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02awn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_48/synth/bd_88fd_m02awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02awn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_48/synth/bd_88fd_m02awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02bn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_50/synth/bd_88fd_m02bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02bn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_50/synth/bd_88fd_m02bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02rn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_47/synth/bd_88fd_m02rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02rn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_47/synth/bd_88fd_m02rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02wn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_49/synth/bd_88fd_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02wn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_49/synth/bd_88fd_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_1CEL2E' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4659]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02s2a_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_45/synth/bd_88fd_m02s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02s2a_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_45/synth/bd_88fd_m02s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_1348LIF' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4964]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m03e_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_58/synth/bd_88fd_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m03e_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_58/synth/bd_88fd_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_1348LIF' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4964]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_16OOIFK' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:5265]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m03arn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_53/synth/bd_88fd_m03arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m03arn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_53/synth/bd_88fd_m03arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m03awn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_55/synth/bd_88fd_m03awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m03awn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_55/synth/bd_88fd_m03awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m03bn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_57/synth/bd_88fd_m03bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m03bn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_57/synth/bd_88fd_m03bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m03rn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_54/synth/bd_88fd_m03rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m03rn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_54/synth/bd_88fd_m03rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m03wn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_56/synth/bd_88fd_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m03wn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_56/synth/bd_88fd_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_16OOIFK' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:5265]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m03s2a_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_52/synth/bd_88fd_m03s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m03s2a_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_52/synth/bd_88fd_m03s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm04_exit_pipeline_imp_1SOQ17R' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:5570]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m04e_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_65/synth/bd_88fd_m04e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m04e_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_65/synth/bd_88fd_m04e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm04_exit_pipeline_imp_1SOQ17R' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:5570]
INFO: [Synth 8-6157] synthesizing module 'm04_nodes_imp_1XY7E6O' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:5871]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m04arn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_60/synth/bd_88fd_m04arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m04arn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_60/synth/bd_88fd_m04arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m04awn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_62/synth/bd_88fd_m04awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m04awn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_62/synth/bd_88fd_m04awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m04bn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_64/synth/bd_88fd_m04bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m04bn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_64/synth/bd_88fd_m04bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m04rn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_61/synth/bd_88fd_m04rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m04rn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_61/synth/bd_88fd_m04rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m04wn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_63/synth/bd_88fd_m04wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m04wn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_63/synth/bd_88fd_m04wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm04_nodes_imp_1XY7E6O' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:5871]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m04s2a_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_59/synth/bd_88fd_m04s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m04s2a_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_59/synth/bd_88fd_m04s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s00a2s_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_10/synth/bd_88fd_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s00a2s_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_10/synth/bd_88fd_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_F6210K' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:6176]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s00mmu_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_7/synth/bd_88fd_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s00mmu_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_7/synth/bd_88fd_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s00sic_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_9/synth/bd_88fd_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s00sic_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_9/synth/bd_88fd_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s00tr_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_8/synth/bd_88fd_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s00tr_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_8/synth/bd_88fd_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_F6210K' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:6176]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_9QDCJI' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:6793]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_sarn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/synth/bd_88fd_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sarn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/synth/bd_88fd_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_sawn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/synth/bd_88fd_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sawn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/synth/bd_88fd_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_sbn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/synth/bd_88fd_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sbn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/synth/bd_88fd_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_srn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/synth/bd_88fd_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_srn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/synth/bd_88fd_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_swn_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/synth/bd_88fd_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_swn_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/synth/bd_88fd_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_9QDCJI' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:6793]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s01a2s_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_19/synth/bd_88fd_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s01a2s_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_19/synth/bd_88fd_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_1C8IVSG' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7089]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s01mmu_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_16/synth/bd_88fd_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s01mmu_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_16/synth/bd_88fd_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s01sic_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_18/synth/bd_88fd_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s01sic_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_18/synth/bd_88fd_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s01tr_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_17/synth/bd_88fd_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s01tr_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_17/synth/bd_88fd_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_1C8IVSG' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7089]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_1GQYVUW' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7379]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_sarn_1' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/synth/bd_88fd_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sarn_1' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/synth/bd_88fd_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_srn_1' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/synth/bd_88fd_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_srn_1' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/synth/bd_88fd_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_1GQYVUW' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7379]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s02a2s_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_25/synth/bd_88fd_s02a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s02a2s_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_25/synth/bd_88fd_s02a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's02_entry_pipeline_imp_1OTVCY5' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7510]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s02mmu_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_22/synth/bd_88fd_s02mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s02mmu_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_22/synth/bd_88fd_s02mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s02sic_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_24/synth/bd_88fd_s02sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s02sic_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_24/synth/bd_88fd_s02sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s02tr_0' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_23/synth/bd_88fd_s02tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s02tr_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_23/synth/bd_88fd_s02tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_88fd_s02tr_0' is unconnected for instance 's02_transaction_regulator' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7968]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_88fd_s02tr_0' is unconnected for instance 's02_transaction_regulator' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7968]
WARNING: [Synth 8-7023] instance 's02_transaction_regulator' of module 'bd_88fd_s02tr_0' has 82 connections declared, but only 80 given [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7968]
INFO: [Synth 8-6155] done synthesizing module 's02_entry_pipeline_imp_1OTVCY5' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:7510]
INFO: [Synth 8-6157] synthesizing module 's02_nodes_imp_1HYPB0Z' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:8051]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_sarn_2' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/synth/bd_88fd_sarn_2.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sarn_2' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/synth/bd_88fd_sarn_2.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sawn_1' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_28/synth/bd_88fd_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sbn_1' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_30/synth/bd_88fd_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_srn_2' (0#1) [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_27/synth/bd_88fd_srn_2.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'M01_SC_B_info' of module 'switchboards_imp_K834X6' is unconnected for instance 'switchboards' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2797]
WARNING: [Synth 8-7071] port 'M01_SC_B_payld' of module 'switchboards_imp_K834X6' is unconnected for instance 'switchboards' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2797]
WARNING: [Synth 8-7071] port 'M01_SC_B_req' of module 'switchboards_imp_K834X6' is unconnected for instance 'switchboards' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2797]
WARNING: [Synth 8-7071] port 'M01_SC_B_send' of module 'switchboards_imp_K834X6' is unconnected for instance 'switchboards' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2797]
WARNING: [Synth 8-7071] port 'S01_SC_AW_recv' of module 'switchboards_imp_K834X6' is unconnected for instance 'switchboards' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2797]
WARNING: [Synth 8-7071] port 'S01_SC_W_recv' of module 'switchboards_imp_K834X6' is unconnected for instance 'switchboards' [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2797]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_K834X6' has 202 connections declared, but only 196 given [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2797]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_LEUOAK does not have driver. [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3036]
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[14] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[13] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[12] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[11] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[10] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[9] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[8] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[7] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[6] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[14] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[13] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[12] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[11] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[10] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[9] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[8] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[7] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[6] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[14] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[13] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[12] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[11] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[10] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[9] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[8] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[7] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[6] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[14] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[13] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[12] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[11] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[10] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[9] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[8] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[7] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[6] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module switchboards_imp_K834X6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1909.281 ; gain = 836.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1909.281 ; gain = 836.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1909.281 ; gain = 836.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2504.500 ; gain = 17.195
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/bd_88fd_swn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/bd_88fd_swn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/bd_88fd_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/bd_88fd_sbn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/bd_88fd_sbn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/bd_88fd_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/bd_88fd_sarn_1_clocks.xdc] for cell 'inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/bd_88fd_sarn_1_clocks.xdc] for cell 'inst/s01_nodes/s01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/bd_88fd_sarn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/bd_88fd_srn_1_clocks.xdc] for cell 'inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/bd_88fd_srn_1_clocks.xdc] for cell 'inst/s01_nodes/s01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/bd_88fd_srn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/bd_88fd_sarn_2_clocks.xdc] for cell 'inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/bd_88fd_sarn_2_clocks.xdc] for cell 'inst/s02_nodes/s02_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/bd_88fd_sarn_2_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_27/bd_88fd_srn_2_clocks.xdc] for cell 'inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_27/bd_88fd_srn_2_clocks.xdc] for cell 'inst/s02_nodes/s02_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_27/bd_88fd_srn_2_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_28/bd_88fd_sawn_1_clocks.xdc] for cell 'inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_28/bd_88fd_sawn_1_clocks.xdc] for cell 'inst/s02_nodes/s02_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_28/bd_88fd_sawn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_29/bd_88fd_swn_1_clocks.xdc] for cell 'inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_29/bd_88fd_swn_1_clocks.xdc] for cell 'inst/s02_nodes/s02_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_29/bd_88fd_swn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_30/bd_88fd_sbn_1_clocks.xdc] for cell 'inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_30/bd_88fd_sbn_1_clocks.xdc] for cell 'inst/s02_nodes/s02_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_30/bd_88fd_sbn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/bd_88fd_m00arn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/bd_88fd_m00arn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/bd_88fd_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/bd_88fd_m00rn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/bd_88fd_m00rn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/bd_88fd_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/bd_88fd_m00awn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/bd_88fd_m00awn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/bd_88fd_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/bd_88fd_m00wn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/bd_88fd_m00wn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/bd_88fd_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/bd_88fd_m00bn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/bd_88fd_m00bn_0_clocks.xdc] for cell 'inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/bd_88fd_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/bd_88fd_m01arn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/bd_88fd_m01arn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/bd_88fd_m01arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/bd_88fd_m01rn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/bd_88fd_m01rn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/bd_88fd_m01rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/bd_88fd_m01awn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/bd_88fd_m01awn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/bd_88fd_m01awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/bd_88fd_m01wn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/bd_88fd_m01wn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/bd_88fd_m01wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/bd_88fd_m01bn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/bd_88fd_m01bn_0_clocks.xdc] for cell 'inst/m01_nodes/m01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/bd_88fd_m01bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/bd_88fd_m02arn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/bd_88fd_m02arn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/bd_88fd_m02arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_47/bd_88fd_m02rn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_47/bd_88fd_m02rn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_47/bd_88fd_m02rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_48/bd_88fd_m02awn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_48/bd_88fd_m02awn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_48/bd_88fd_m02awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_49/bd_88fd_m02wn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_49/bd_88fd_m02wn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_49/bd_88fd_m02wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_50/bd_88fd_m02bn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_50/bd_88fd_m02bn_0_clocks.xdc] for cell 'inst/m02_nodes/m02_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_50/bd_88fd_m02bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_53/bd_88fd_m03arn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_53/bd_88fd_m03arn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_53/bd_88fd_m03arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_54/bd_88fd_m03rn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_54/bd_88fd_m03rn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_54/bd_88fd_m03rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_55/bd_88fd_m03awn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_55/bd_88fd_m03awn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_55/bd_88fd_m03awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_56/bd_88fd_m03wn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_56/bd_88fd_m03wn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_56/bd_88fd_m03wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_57/bd_88fd_m03bn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_57/bd_88fd_m03bn_0_clocks.xdc] for cell 'inst/m03_nodes/m03_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_57/bd_88fd_m03bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_60/bd_88fd_m04arn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_60/bd_88fd_m04arn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_60/bd_88fd_m04arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_61/bd_88fd_m04rn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_61/bd_88fd_m04rn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_61/bd_88fd_m04rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_62/bd_88fd_m04awn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_62/bd_88fd_m04awn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_62/bd_88fd_m04awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_63/bd_88fd_m04wn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_63/bd_88fd_m04wn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_63/bd_88fd_m04wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_64/bd_88fd_m04bn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_64/bd_88fd_m04bn_0_clocks.xdc] for cell 'inst/m04_nodes/m04_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_64/bd_88fd_m04bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/smartconnect.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.runs/design_1_smartconnect_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.runs/design_1_smartconnect_1_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_smartconnect_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_smartconnect_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 177 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3415.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3578.891 ; gain = 163.191
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:34 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:34 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.runs/design_1_smartconnect_1_0_synth_1/dont_touch.xdc, line 427).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m03_nodes/m03_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m04_nodes/m04_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s02_nodes/s02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:35 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_exit_v1_0_15_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_exit_v1_0_15_axilite_conv'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_13_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_13_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 20    
	   2 Input    7 Bit       Adders := 11    
	   2 Input    6 Bit       Adders := 451   
	   3 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 21    
	   3 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 60    
	   3 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 92    
	   2 Input    2 Bit       Adders := 61    
	   3 Input    1 Bit       Adders := 15    
+---XORs : 
	   2 Input      1 Bit         XORs := 750   
+---Registers : 
	             2178 Bit    Registers := 110   
	              512 Bit    Registers := 4     
	              165 Bit    Registers := 10    
	              146 Bit    Registers := 15    
	              104 Bit    Registers := 2     
	               75 Bit    Registers := 8     
	               64 Bit    Registers := 18    
	               56 Bit    Registers := 7     
	               55 Bit    Registers := 8     
	               47 Bit    Registers := 5     
	               41 Bit    Registers := 4     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 16    
	               29 Bit    Registers := 2     
	               22 Bit    Registers := 7     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 229   
	                5 Bit    Registers := 68    
	                4 Bit    Registers := 72    
	                3 Bit    Registers := 253   
	                2 Bit    Registers := 92    
	                1 Bit    Registers := 1706  
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 55    
	   4 Input  146 Bit        Muxes := 10    
	   4 Input   56 Bit        Muxes := 5     
	   2 Input   47 Bit        Muxes := 5     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 28    
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   14 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 24    
	   5 Input   12 Bit        Muxes := 4     
	   5 Input    9 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 78    
	   7 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 62    
	   2 Input    6 Bit        Muxes := 75    
	   2 Input    5 Bit        Muxes := 29    
	   2 Input    4 Bit        Muxes := 56    
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 35    
	   2 Input    3 Bit        Muxes := 72    
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 420   
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 8     
	   5 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 365   
	   4 Input    1 Bit        Muxes := 124   
	   7 Input    1 Bit        Muxes := 110   
	  12 Input    1 Bit        Muxes := 29    
	   2 Input    1 Bit        Muxes := 759   
	   5 Input    1 Bit        Muxes := 56    
	   3 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port m_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port m_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2177] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2176] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2175] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2174] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2173] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2172] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2171] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2170] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2169] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2168] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2167] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2166] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2165] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2164] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2163] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2162] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2161] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2160] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2159] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2158] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2157] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2156] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2155] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2154] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2153] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2152] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2151] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2150] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2149] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2148] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2147] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2146] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2145] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2144] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2143] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2142] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2141] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2140] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2139] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2138] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2137] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2136] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2135] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2134] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2133] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2132] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2131] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2130] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2129] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2128] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2127] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2126] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2125] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2124] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2123] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2122] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2121] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2120] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2119] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2118] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2117] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2116] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2115] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2114] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2113] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2112] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2111] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2110] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2109] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2108] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2107] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2106] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2105] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2104] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2103] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2102] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2101] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2100] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2099] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2098] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2097] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2096] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2095] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2094] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2093] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2092] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2091] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2090] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2089] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2088] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2087] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2086] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2085] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2084] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2083] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2082] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2081] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_13_top__GC0 has port s_arvector[2080] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[2]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[3]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[4]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[5]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[6]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[7]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[8]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[9]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[10]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[11]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[12]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[13]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[14]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[15]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[16]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[17]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[18]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[19]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[20]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[21]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[22]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[23]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[24]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[25]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[26]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[27]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[28]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[29]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[30]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[2]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[3]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[4]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[5]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[6]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[7]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[8]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[9]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[10]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[11]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[12]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[13]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[14]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[15]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[16]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[17]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[18]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[19]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[20]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[21]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[22]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[23]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[24]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[25]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[26]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[27]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[28]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[29]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[30]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[2]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[3]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[4]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[5]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[6]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[7]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[8]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[9]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[10]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[11]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[12]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[13]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[14]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[15]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[16]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[17]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[18]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[19]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[20]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[21]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[22]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[23]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[24]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[25]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[26]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[27]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[28]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[29]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.r_state_reg[30]' (FDRE) to 'gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[2]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[3]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[4]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[5]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[6]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[7]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[8]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[9]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[10]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[11]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[12]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[13]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_endpoint.w_state_reg[14]' (FDRE) to 'gen_endpoint.w_state_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.w_state_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m02_nodes/m02_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m04_nodes/m04_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_aw_node/inst /\inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_aw_node/inst /\inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_w_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m04_nodes/m04_aw_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_w_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m02_nodes/m02_aw_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][1] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:50 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 29              | RAM32M x 5    | 
|\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 56              | RAM32M x 10   | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 29              | RAM32M x 5    | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 56              | RAM32M x 10   | 
|\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\m03_nodes/m03_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m03_nodes/m03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m03_nodes/m03_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m03_nodes/m03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m03_nodes/m03_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m03_nodes/m03_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m03_nodes/m03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\m04_nodes/m04_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m04_nodes/m04_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m04_nodes/m04_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m04_nodes/m04_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m04_nodes/m04_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m04_nodes/m04_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m04_nodes/m04_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:56 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:03:07 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 29              | RAM32M x 5    | 
|\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 56              | RAM32M x 10   | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 29              | RAM32M x 5    | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 56              | RAM32M x 10   | 
|\m02_nodes/m02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m02_nodes/m02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m02_nodes/m02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m02_nodes/m02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m02_nodes/m02_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m02_nodes/m02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\m03_nodes/m03_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m03_nodes/m03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m03_nodes/m03_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m03_nodes/m03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m03_nodes/m03_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m03_nodes/m03_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m03_nodes/m03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\m04_nodes/m04_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m04_nodes/m04_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m04_nodes/m04_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m04_nodes/m04_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m04_nodes/m04_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m04_nodes/m04_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m04_nodes/m04_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m04_nodes/m04_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 22              | RAM32M x 4    | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M x 25   | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 165             | RAM32M x 28   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 9               | RAM32M x 2    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4    | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 55              | RAM32M x 10   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 75              | RAM32M x 13   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:03:22 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_13_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_13_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_13_top__parameterized0.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:03:28 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:03:28 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:03:31 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:03:31 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:03:32 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:03:32 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |   576|
|3     |LUT2     |   695|
|4     |LUT3     |  2859|
|5     |LUT4     |  1545|
|6     |LUT5     |  1622|
|7     |LUT6     |  2716|
|8     |MUXF7    |     2|
|9     |RAM16X1D |    10|
|10    |RAM32M   |   280|
|11    |RAM32X1D |    19|
|12    |SRL16    |     1|
|13    |SRL16E   |    89|
|14    |SRLC32E  |   170|
|15    |FDCE     |   264|
|16    |FDR      |     4|
|17    |FDRE     |  9368|
|18    |FDSE     |   517|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:03:32 . Memory (MB): peak = 3578.891 ; gain = 2505.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11568 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:02:27 . Memory (MB): peak = 3578.891 ; gain = 836.305
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:03:33 . Memory (MB): peak = 3578.891 ; gain = 2505.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.857 . Memory (MB): peak = 3578.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3578.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 314 instances were transformed.
  FDR => FDRE: 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 280 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 19 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: e0d07394
INFO: [Common 17-83] Releasing license: Synthesis
584 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:03:45 . Memory (MB): peak = 3578.891 ; gain = 2907.273
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3578.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.runs/design_1_smartconnect_1_0_synth_1/design_1_smartconnect_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_1_0, cache-ID = 06024763f514b5ac
INFO: [Coretcl 2-1174] Renamed 1405 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3578.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest18works/projectTest18works.runs/design_1_smartconnect_1_0_synth_1/design_1_smartconnect_1_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_smartconnect_1_0_utilization_synth.rpt -pb design_1_smartconnect_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 18:06:50 2024...
