{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1522720520082 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1522720520171 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522720520677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522720520719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522720520719 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1522720520819 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1522720520819 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1522720520923 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1522720520923 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1522720520965 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1522720520965 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1522720520986 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1522720522427 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522720522493 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522720525446 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522720527867 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 368 " "No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1522720528661 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4586 9698 10655 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522720528772 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1522720528772 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1522720549144 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G15 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552011 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 28599 global CLKCTRL_G6 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 28599 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552011 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G7 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552011 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G0 " "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552011 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G5 " "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552011 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1522720552011 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 8338 global CLKCTRL_G3 " "Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 8338 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1522720552012 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552012 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 5468 global CLKCTRL_G2 " "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 with 5468 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1522720552012 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552012 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 5468 global CLKCTRL_G1 " "Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0 with 5468 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1522720552012 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552012 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 161 global CLKCTRL_G12 " "TD_CLK27~inputCLKENA0 with 161 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1522720552012 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1522720552012 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522720553761 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522720563195 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f3q1 " "Entity dcfifo_f3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdr1 " "Entity dcfifo_jdr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1522720563311 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522720563311 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522720564897 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564919 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1522720564919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1522720564920 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564923 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720564923 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720564923 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720564923 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522720564924 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522720565055 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 65 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(65): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720565336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720565337 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720565337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 66 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(66): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720565356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720565356 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720565356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 70 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(70): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720565431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720565431 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720565431 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522720565432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 65 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(65): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720565704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720565705 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720565705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 66 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(66): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720565724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720565724 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720565724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 70 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|d1_debugack keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(70): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|d1_debugack could not be matched with a keeper" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720565799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|d1_debugack\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720565799 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720565799 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522720565799 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522720565842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1522720565852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567267 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567283 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567283 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522720567308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567309 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567310 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567310 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567310 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567311 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567311 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567311 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567312 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567312 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567313 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567313 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567313 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567314 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567314 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567314 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567315 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567315 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567315 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567316 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567316 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567317 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567317 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567317 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567318 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567318 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567318 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567319 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567319 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567319 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567320 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567320 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567320 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567321 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567321 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567321 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567322 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567322 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567322 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567323 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567323 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567323 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567324 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567324 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567324 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567325 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567325 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567325 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567326 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567326 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567326 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567327 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567327 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567327 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567328 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567328 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567328 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567329 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567329 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567330 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567330 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567331 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567331 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567331 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567332 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567332 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567332 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567333 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567333 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567333 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567334 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567334 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567334 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567335 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567335 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567335 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567335 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567336 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567336 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567337 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567337 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567337 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567337 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567338 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567338 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1522720567338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567339 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567339 ""}  } { { "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1522720567339 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522720567608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522720567608 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522720567608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522720567608 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522720567609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522720567609 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_de1_soc_adv_adc:ADC_CTRL\|sclk~1 Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_de1_soc_adv_adc:ADC_CTRL\|sclk~1 is being clocked by Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1522720567609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522720567609 "|DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522720567753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1522720567753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1522720569179 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1522720569180 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1522720569224 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1522720569224 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522720569229 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 32 clocks " "Found 32 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1522720569233 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522720569233 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522720571721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522720571726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522720571749 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522720571856 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_de1_soc_adv_adc:ADC_CTRL\|dout_shift_reg\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_de1_soc_adv_adc:ADC_CTRL\|dout_shift_reg\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_de1_soc_adv_adc.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_de1_soc_adv_adc.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 27221 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572282 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[0\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[0\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[0\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[0\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172168 9698 10655 0 0 ""} { 0 { 0 ""} 0 24849 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572397 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172168 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572397 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[1\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[1\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[1\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[1\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172172 9698 10655 0 0 ""} { 0 { 0 ""} 0 24850 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572398 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172172 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572398 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[2\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[2\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[2\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[2\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172176 9698 10655 0 0 ""} { 0 { 0 ""} 0 24851 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572398 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172176 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572398 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[3\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[3\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[3\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[3\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172180 9698 10655 0 0 ""} { 0 { 0 ""} 0 24852 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572398 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172180 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572398 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[4\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[4\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[4\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[4\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[4\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172184 9698 10655 0 0 ""} { 0 { 0 ""} 0 24853 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572398 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172184 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572398 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[5\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[5\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[5\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[5\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[5\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172188 9698 10655 0 0 ""} { 0 { 0 ""} 0 24854 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572399 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172188 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572399 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[6\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[6\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[6\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[6\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[6\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172192 9698 10655 0 0 ""} { 0 { 0 ""} 0 24855 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572399 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172192 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572399 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[7\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[7\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[7\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[7\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[7\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172196 9698 10655 0 0 ""} { 0 { 0 ""} 0 24856 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572399 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172196 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572399 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[8\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[8\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[8\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[8\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[8\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172200 9698 10655 0 0 ""} { 0 { 0 ""} 0 24857 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572400 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172200 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572400 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[9\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[9\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[9\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[9\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[9\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172204 9698 10655 0 0 ""} { 0 { 0 ""} 0 24858 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572400 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172204 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572400 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[10\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[10\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[10\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[10\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[10\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172208 9698 10655 0 0 ""} { 0 { 0 ""} 0 24859 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572400 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172208 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572400 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[11\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[11\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[11\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[11\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[11\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172212 9698 10655 0 0 ""} { 0 { 0 ""} 0 24860 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572400 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172212 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572400 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[12\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[12\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[12\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[12\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[12\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172216 9698 10655 0 0 ""} { 0 { 0 ""} 0 24861 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572401 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172216 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572401 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[13\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[13\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[13\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[13\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[13\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172220 9698 10655 0 0 ""} { 0 { 0 ""} 0 24862 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572401 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172220 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572401 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[14\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[14\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[14\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[14\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[14\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172224 9698 10655 0 0 ""} { 0 { 0 ""} 0 24863 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572401 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172224 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572401 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[15\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[15\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[15\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[15\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[15\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172228 9698 10655 0 0 ""} { 0 { 0 ""} 0 24864 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572402 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172228 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572402 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[16\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[16\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[16\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[16\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[16\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172232 9698 10655 0 0 ""} { 0 { 0 ""} 0 24865 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572402 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172232 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572402 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[17\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[17\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[17\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[17\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[17\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172236 9698 10655 0 0 ""} { 0 { 0 ""} 0 24866 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572402 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172236 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572402 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[18\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[18\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[18\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[18\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[18\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172240 9698 10655 0 0 ""} { 0 { 0 ""} 0 24867 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572402 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172240 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572402 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[19\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[19\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[19\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[19\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[19\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172244 9698 10655 0 0 ""} { 0 { 0 ""} 0 24868 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572403 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172244 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572403 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[20\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[20\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[20\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[20\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[20\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172248 9698 10655 0 0 ""} { 0 { 0 ""} 0 24869 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572403 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172248 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572403 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[21\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[21\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[21\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[21\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[21\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172252 9698 10655 0 0 ""} { 0 { 0 ""} 0 24870 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572403 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172252 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572403 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[22\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[22\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[22\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[22\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[22\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172256 9698 10655 0 0 ""} { 0 { 0 ""} 0 24871 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572404 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172256 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572404 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[23\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[23\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[23\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[23\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[23\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172260 9698 10655 0 0 ""} { 0 { 0 ""} 0 24872 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572404 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172260 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572404 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[24\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[24\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[24\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[24\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[24\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172264 9698 10655 0 0 ""} { 0 { 0 ""} 0 24873 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572404 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172264 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572404 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[25\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[25\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[25\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[25\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[25\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172268 9698 10655 0 0 ""} { 0 { 0 ""} 0 24874 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572405 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172268 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572405 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[26\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[26\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[26\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[26\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[26\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172272 9698 10655 0 0 ""} { 0 { 0 ""} 0 24875 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572405 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172272 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572405 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[0\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[0\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[0\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[0\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172276 9698 10655 0 0 ""} { 0 { 0 ""} 0 53024 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572405 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172276 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572405 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[1\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[1\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[1\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[1\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172280 9698 10655 0 0 ""} { 0 { 0 ""} 0 53025 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572405 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172280 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572405 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[2\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[2\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[2\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[2\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172284 9698 10655 0 0 ""} { 0 { 0 ""} 0 53026 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572406 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172284 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572406 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[3\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[3\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[3\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[3\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172288 9698 10655 0 0 ""} { 0 { 0 ""} 0 53027 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572406 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172288 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572406 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[4\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[4\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[4\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[4\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[4\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172292 9698 10655 0 0 ""} { 0 { 0 ""} 0 53028 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572406 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172292 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572406 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[5\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[5\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[5\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[5\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[5\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172296 9698 10655 0 0 ""} { 0 { 0 ""} 0 53029 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572407 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172296 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572407 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[6\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[6\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[6\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[6\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[6\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172300 9698 10655 0 0 ""} { 0 { 0 ""} 0 53030 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572407 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172300 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572407 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[7\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[7\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[7\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[7\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[7\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172304 9698 10655 0 0 ""} { 0 { 0 ""} 0 53031 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572407 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172304 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572407 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[8\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[8\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[8\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[8\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[8\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172308 9698 10655 0 0 ""} { 0 { 0 ""} 0 53032 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572408 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172308 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572408 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[9\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[9\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[9\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[9\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[9\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172312 9698 10655 0 0 ""} { 0 { 0 ""} 0 53033 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572408 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172312 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572408 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[10\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[10\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[10\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[10\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[10\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172316 9698 10655 0 0 ""} { 0 { 0 ""} 0 53034 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572408 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172316 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572408 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[11\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[11\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[11\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[11\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[11\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172320 9698 10655 0 0 ""} { 0 { 0 ""} 0 53035 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572408 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172320 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572408 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[12\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[12\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[12\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[12\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[12\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172324 9698 10655 0 0 ""} { 0 { 0 ""} 0 53036 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572409 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172324 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572409 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[13\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[13\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[13\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[13\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[13\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172328 9698 10655 0 0 ""} { 0 { 0 ""} 0 53037 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572409 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172328 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572409 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[14\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[14\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[14\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[14\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[14\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172332 9698 10655 0 0 ""} { 0 { 0 ""} 0 53038 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572409 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172332 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572409 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[15\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[15\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[15\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[15\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[15\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172336 9698 10655 0 0 ""} { 0 { 0 ""} 0 53039 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572410 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172336 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572410 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[16\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[16\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[16\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[16\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[16\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172340 9698 10655 0 0 ""} { 0 { 0 ""} 0 53040 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572410 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172340 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572410 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[17\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[17\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[17\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[17\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[17\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172344 9698 10655 0 0 ""} { 0 { 0 ""} 0 53041 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572410 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172344 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572410 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[18\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[18\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[18\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[18\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[18\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172348 9698 10655 0 0 ""} { 0 { 0 ""} 0 53042 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572411 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172348 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572411 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[19\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[19\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[19\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[19\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[19\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172352 9698 10655 0 0 ""} { 0 { 0 ""} 0 53043 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572411 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172352 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572411 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[20\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[20\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[20\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[20\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[20\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172356 9698 10655 0 0 ""} { 0 { 0 ""} 0 53044 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572411 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172356 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572411 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[21\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[21\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[21\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[21\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[21\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172360 9698 10655 0 0 ""} { 0 { 0 ""} 0 53045 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572411 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172360 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572411 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[22\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[22\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[22\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[22\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[22\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172364 9698 10655 0 0 ""} { 0 { 0 ""} 0 53046 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572412 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172364 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572412 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[23\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[23\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[23\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[23\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[23\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172368 9698 10655 0 0 ""} { 0 { 0 ""} 0 53047 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572412 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172368 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572412 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[24\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[24\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[24\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[24\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[24\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172372 9698 10655 0 0 ""} { 0 { 0 ""} 0 53048 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572412 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172372 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572412 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[25\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[25\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[25\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[25\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[25\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172376 9698 10655 0 0 ""} { 0 { 0 ""} 0 53049 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572413 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172376 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572413 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[26\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[26\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[26\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[26\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[26\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172380 9698 10655 0 0 ""} { 0 { 0 ""} 0 53050 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572413 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172380 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572413 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[27\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[27\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[27\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[27\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[27\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172384 9698 10655 0 0 ""} { 0 { 0 ""} 0 53051 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572413 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172384 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572413 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[28\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[28\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[28\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[28\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[28\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172388 9698 10655 0 0 ""} { 0 { 0 ""} 0 53052 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572414 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172388 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572414 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[29\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[29\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[29\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[29\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[29\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172392 9698 10655 0 0 ""} { 0 { 0 ""} 0 53053 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572414 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172392 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572414 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[30\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[30\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[30\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[30\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[30\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172396 9698 10655 0 0 ""} { 0 { 0 ""} 0 53054 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572414 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172396 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572414 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[31\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[31\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[31\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|data_dir\[31\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp2\|read_mux_out\[31\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172400 9698 10655 0 0 ""} { 0 { 0 ""} 0 53055 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572414 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172400 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572414 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[27\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[27\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[27\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[27\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[27\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172404 9698 10655 0 0 ""} { 0 { 0 ""} 0 24876 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572415 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172404 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572415 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[28\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[28\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[28\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[28\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[28\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172408 9698 10655 0 0 ""} { 0 { 0 ""} 0 24877 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572415 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172408 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572415 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[29\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[29\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[29\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[29\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[29\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172412 9698 10655 0 0 ""} { 0 { 0 ""} 0 24878 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572415 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172412 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572415 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[30\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[30\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[30\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[30\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[30\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172416 9698 10655 0 0 ""} { 0 { 0 ""} 0 24879 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572416 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172416 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572416 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[31\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[31\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[31\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[31\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[31\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172420 9698 10655 0 0 ""} { 0 { 0 ""} 0 24880 9698 10655 0 0 ""}  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 59 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Quartus II" 0 -1 1522720572416 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 172420 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1522720572416 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522720572422 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1522720572425 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1522720572425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522720572427 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522720572642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522720572657 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522720572767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522720585860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 EC " "Packed 68 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522720585977 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "666 DSP block " "Packed 666 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522720585977 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "101 I/O input buffer " "Packed 101 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522720585977 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "142 I/O output buffer " "Packed 142 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1522720585977 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "310 " "Created 310 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1522720585977 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522720585977 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1522720587656 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1522720600686 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1522720608819 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1522720608875 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 692 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 692 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1522720629096 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1522720629097 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1522720637344 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1522720637395 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1522720655337 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:22 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:22" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1522720669757 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522720673317 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522720673846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522720673847 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522720674020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522720692149 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522720692328 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522720692328 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1522720697896 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1522720697896 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:02:53 " "Fitter preparation operations ending: elapsed time is 00:02:53" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522720697897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522720711745 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1522720734599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:23 " "Fitter placement preparation operations ending: elapsed time is 00:03:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522720916915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522720973651 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522721177299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:20 " "Fitter placement operations ending: elapsed time is 00:04:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522721177300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522721200658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.2% " "2e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1522721323064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 12 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522721411650 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522721411650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:20 " "Fitter routing operations ending: elapsed time is 00:09:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522721770414 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 209.52 " "Total time spent on timing analysis during the Fitter is 209.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522721821871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522721823984 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522721892594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522721892763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522721957057 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:03:59 " "Fitter post-fit operations ending: elapsed time is 00:03:59" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522722060530 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522722063239 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "13 " "Following 13 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently enabled " "Pin ADC_CS_N has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4543 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4548 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4549 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4551 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4610 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4281 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4283 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4297 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4299 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4317 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4319 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4333 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4335 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1522722064714 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1522722064714 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4481 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4473 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4474 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4475 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4476 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4477 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4478 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4479 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4480 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4482 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4483 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4484 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4485 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4486 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4487 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4488 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4489 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4490 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4491 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4492 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4493 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4494 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4495 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4496 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4497 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4498 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4499 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4500 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4501 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4502 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4503 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4504 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4505 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4506 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4507 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4508 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4509 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4510 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4511 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/" { { 0 { 0 ""} 0 4512 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1522722064715 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1522722064715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file C:/altera/15.0/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522722069939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 326 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3866 " "Peak virtual memory: 3866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522722086610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 02 21:21:26 2018 " "Processing ended: Mon Apr 02 21:21:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522722086610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:26:14 " "Elapsed time: 00:26:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522722086610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:27:14 " "Total CPU time (on all processors): 00:27:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522722086610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522722086610 ""}
