// Seed: 157935840
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output tri   id_2,
    output tri   id_3
);
  parameter id_5 = 1;
  assign id_2 = -1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_2,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0
  );
  logic id_6 = id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1#(.id_4(-1'b0)),
    input supply0 id_2
);
  logic id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wand id_7,
    output wor id_8,
    output supply0 id_9,
    input wor id_10,
    output wand id_11,
    input tri1 id_12,
    output wor id_13,
    input wire id_14
);
  wire id_16;
  ;
  assign module_0.id_2 = 0;
endmodule
