# This is a makefile that compiles and links multiple source files into
# an executable program.

# Define variables for compiler and flags
CC = gcc
CFLAGS = -Wall -g

# Define source files and their corresponding object files
# Use wildcard to automatically find all .c files
SRCS = $(wildcard *.c)
OBJS = $(SRCS:.c=.o)

# Define rules for compiling and linking
# Use .PHONY to specify that "all" is not a target file
.PHONY: all
all: $(OBJS)
	$(CC) $(CFLAGS) -o prog $(OBJS)

# Define rules for compiling each object file from its corresponding source file
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Define rule for cleaning up object files and executable
.PHONY: clean
clean:
	rm -f $(OBJS) prog