/* Generated by Yosys 0.18+10 (git sha1 3f07f9e91, gcc 11.2.0 -fPIC -Os) */

module dsp_mul_signed_reg_active_low_async_reset_post_synth(clk, reset, A, B, P);
  input [19:0] A;
  input [17:0] B;
  output [37:0] P;
  input clk;
  input reset;
  (* keep = 32'h00000001 *)
  wire _000_;
  (* keep = 32'h00000001 *)
  wire _001_;
  (* keep = 32'h00000001 *)
  wire _002_;
  (* keep = 32'h00000001 *)
  wire _003_;
  (* keep = 32'h00000001 *)
  wire _004_;
  (* keep = 32'h00000001 *)
  wire _005_;
  (* keep = 32'h00000001 *)
  wire _006_;
  (* keep = 32'h00000001 *)
  wire _007_;
  (* keep = 32'h00000001 *)
  wire _008_;
  (* keep = 32'h00000001 *)
  wire _009_;
  (* keep = 32'h00000001 *)
  wire _010_;
  (* keep = 32'h00000001 *)
  wire _011_;
  (* keep = 32'h00000001 *)
  wire _012_;
  (* keep = 32'h00000001 *)
  wire _013_;
  (* keep = 32'h00000001 *)
  wire _014_;
  (* keep = 32'h00000001 *)
  wire _015_;
  (* keep = 32'h00000001 *)
  wire _016_;
  (* keep = 32'h00000001 *)
  wire _017_;
  (* keep = 32'h00000001 *)
  wire _018_;
  (* keep = 32'h00000001 *)
  wire _019_;
  (* keep = 32'h00000001 *)
  wire _020_;
  (* keep = 32'h00000001 *)
  wire _021_;
  (* keep = 32'h00000001 *)
  wire _022_;
  (* keep = 32'h00000001 *)
  wire _023_;
  (* keep = 32'h00000001 *)
  wire _024_;
  (* keep = 32'h00000001 *)
  wire _025_;
  (* keep = 32'h00000001 *)
  wire _026_;
  (* keep = 32'h00000001 *)
  wire _027_;
  (* keep = 32'h00000001 *)
  wire _028_;
  (* keep = 32'h00000001 *)
  wire _029_;
  (* keep = 32'h00000001 *)
  wire _030_;
  (* keep = 32'h00000001 *)
  wire _031_;
  (* keep = 32'h00000001 *)
  wire _032_;
  (* keep = 32'h00000001 *)
  wire _033_;
  (* keep = 32'h00000001 *)
  wire _034_;
  (* keep = 32'h00000001 *)
  wire _035_;
  (* keep = 32'h00000001 *)
  wire _036_;
  (* keep = 32'h00000001 *)
  wire _037_;
  (* keep = 32'h00000001 *)
  wire _038_;
  (* keep = 32'h00000001 *)
  wire _039_;
  (* keep = 32'h00000001 *)
  wire _040_;
  (* keep = 32'h00000001 *)
  wire _041_;
  (* keep = 32'h00000001 *)
  wire _042_;
  (* keep = 32'h00000001 *)
  wire _043_;
  (* keep = 32'h00000001 *)
  wire _044_;
  (* keep = 32'h00000001 *)
  wire _045_;
  (* keep = 32'h00000001 *)
  wire _046_;
  (* keep = 32'h00000001 *)
  wire _047_;
  (* keep = 32'h00000001 *)
  wire _048_;
  (* keep = 32'h00000001 *)
  wire _049_;
  (* keep = 32'h00000001 *)
  wire _050_;
  (* keep = 32'h00000001 *)
  wire _051_;
  (* keep = 32'h00000001 *)
  wire _052_;
  (* keep = 32'h00000001 *)
  wire _053_;
  (* keep = 32'h00000001 *)
  wire _054_;
  (* keep = 32'h00000001 *)
  wire _055_;
  (* keep = 32'h00000001 *)
  wire _056_;
  (* keep = 32'h00000001 *)
  wire _057_;
  (* keep = 32'h00000001 *)
  wire _058_;
  (* keep = 32'h00000001 *)
  wire _059_;
  (* keep = 32'h00000001 *)
  wire _060_;
  (* keep = 32'h00000001 *)
  wire _061_;
  (* keep = 32'h00000001 *)
  wire _062_;
  (* keep = 32'h00000001 *)
  wire _063_;
  (* keep = 32'h00000001 *)
  wire _064_;
  (* keep = 32'h00000001 *)
  wire _065_;
  (* keep = 32'h00000001 *)
  wire _066_;
  (* keep = 32'h00000001 *)
  wire _067_;
  (* keep = 32'h00000001 *)
  wire _068_;
  (* keep = 32'h00000001 *)
  wire _069_;
  (* keep = 32'h00000001 *)
  wire _070_;
  (* keep = 32'h00000001 *)
  wire _071_;
  (* keep = 32'h00000001 *)
  wire _072_;
  (* keep = 32'h00000001 *)
  wire _073_;
  (* keep = 32'h00000001 *)
  wire _074_;
  (* keep = 32'h00000001 *)
  wire _075_;
  (* keep = 32'h00000001 *)
  wire _076_;
  (* keep = 32'h00000001 *)
  wire _077_;
  (* keep = 32'h00000001 *)
  wire _078_;
  (* keep = 32'h00000001 *)
  wire _079_;
  (* keep = 32'h00000001 *)
  wire _080_;
  (* keep = 32'h00000001 *)
  wire _081_;
  (* keep = 32'h00000001 *)
  wire _082_;
  (* keep = 32'h00000001 *)
  wire _083_;
  (* keep = 32'h00000001 *)
  wire _084_;
  (* keep = 32'h00000001 *)
  wire _085_;
  (* keep = 32'h00000001 *)
  wire _086_;
  (* keep = 32'h00000001 *)
  wire _087_;
  (* keep = 32'h00000001 *)
  wire _088_;
  (* keep = 32'h00000001 *)
  wire _089_;
  (* keep = 32'h00000001 *)
  wire _090_;
  (* keep = 32'h00000001 *)
  wire _091_;
  (* keep = 32'h00000001 *)
  wire _092_;
  (* keep = 32'h00000001 *)
  wire _093_;
  (* keep = 32'h00000001 *)
  wire _094_;
  (* keep = 32'h00000001 *)
  wire _095_;
  (* keep = 32'h00000001 *)
  wire _096_;
  (* keep = 32'h00000001 *)
  wire _097_;
  (* keep = 32'h00000001 *)
  wire _098_;
  (* keep = 32'h00000001 *)
  wire _099_;
  (* keep = 32'h00000001 *)
  wire _100_;
  (* keep = 32'h00000001 *)
  wire _101_;
  (* keep = 32'h00000001 *)
  wire _102_;
  (* keep = 32'h00000001 *)
  wire _103_;
  (* keep = 32'h00000001 *)
  wire _104_;
  (* keep = 32'h00000001 *)
  wire _105_;
  (* keep = 32'h00000001 *)
  wire _106_;
  (* keep = 32'h00000001 *)
  wire _107_;
  (* keep = 32'h00000001 *)
  wire _108_;
  (* keep = 32'h00000001 *)
  wire _109_;
  (* keep = 32'h00000001 *)
  wire _110_;
  (* keep = 32'h00000001 *)
  wire _111_;
  (* keep = 32'h00000001 *)
  wire _112_;
  (* keep = 32'h00000001 *)
  wire _113_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.53-50.55" *)
  wire _114_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:3" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:3" *)
  wire [19:0] A;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:4" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:4" *)
  wire [17:0] B;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:5" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:5" *)
  wire [37:0] P;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:2" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:2" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:8" *)
  wire [37:0] mul;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:10" *)
  wire [63:0] out;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:2" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:2" *)
  wire reset;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _115_ (
    .C(clk),
    .D(mul[0]),
    .Q(P[0]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _116_ (
    .C(clk),
    .D(mul[1]),
    .Q(P[1]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _117_ (
    .C(clk),
    .D(mul[2]),
    .Q(P[2]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _118_ (
    .C(clk),
    .D(mul[3]),
    .Q(P[3]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _119_ (
    .C(clk),
    .D(mul[4]),
    .Q(P[4]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _120_ (
    .C(clk),
    .D(mul[5]),
    .Q(P[5]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _121_ (
    .C(clk),
    .D(mul[6]),
    .Q(P[6]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _122_ (
    .C(clk),
    .D(mul[7]),
    .Q(P[7]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _123_ (
    .C(clk),
    .D(mul[8]),
    .Q(P[8]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _124_ (
    .C(clk),
    .D(mul[9]),
    .Q(P[9]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _125_ (
    .C(clk),
    .D(mul[10]),
    .Q(P[10]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _126_ (
    .C(clk),
    .D(mul[11]),
    .Q(P[11]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _127_ (
    .C(clk),
    .D(mul[12]),
    .Q(P[12]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _128_ (
    .C(clk),
    .D(mul[13]),
    .Q(P[13]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _129_ (
    .C(clk),
    .D(mul[14]),
    .Q(P[14]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _130_ (
    .C(clk),
    .D(mul[15]),
    .Q(P[15]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _131_ (
    .C(clk),
    .D(mul[16]),
    .Q(P[16]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _132_ (
    .C(clk),
    .D(mul[17]),
    .Q(P[17]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _133_ (
    .C(clk),
    .D(mul[18]),
    .Q(P[18]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _134_ (
    .C(clk),
    .D(mul[19]),
    .Q(P[19]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _135_ (
    .C(clk),
    .D(mul[20]),
    .Q(P[20]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _136_ (
    .C(clk),
    .D(mul[21]),
    .Q(P[21]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _137_ (
    .C(clk),
    .D(mul[22]),
    .Q(P[22]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _138_ (
    .C(clk),
    .D(mul[23]),
    .Q(P[23]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _139_ (
    .C(clk),
    .D(mul[24]),
    .Q(P[24]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _140_ (
    .C(clk),
    .D(mul[25]),
    .Q(P[25]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _141_ (
    .C(clk),
    .D(mul[26]),
    .Q(P[26]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _142_ (
    .C(clk),
    .D(mul[27]),
    .Q(P[27]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _143_ (
    .C(clk),
    .D(mul[28]),
    .Q(P[28]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _144_ (
    .C(clk),
    .D(mul[29]),
    .Q(P[29]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _145_ (
    .C(clk),
    .D(mul[30]),
    .Q(P[30]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _146_ (
    .C(clk),
    .D(mul[31]),
    .Q(P[31]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _147_ (
    .C(clk),
    .D(mul[32]),
    .Q(P[32]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _148_ (
    .C(clk),
    .D(mul[33]),
    .Q(P[33]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _149_ (
    .C(clk),
    .D(mul[34]),
    .Q(P[34]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _150_ (
    .C(clk),
    .D(mul[35]),
    .Q(P[35]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _151_ (
    .C(clk),
    .D(mul[36]),
    .Q(P[36]),
    .R(_114_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50.10-50.57" *)
  dffr _152_ (
    .C(clk),
    .D(mul[37]),
    .Q(P[37]),
    .R(_114_)
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) _153_ (
    .A(reset),
    .Y(_114_)
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/results_dir/.././rtl/dsp_mul_signed_reg_active_low_async_reset.v:30|/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/mul2dsp.v:255.6-259.5|/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v:24.31-39.6|/nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v:43.7-62.6" *)
  (* valid_map = 32'h00000001 *)
  RS_DSP_MULT_REGIN #(
    .MODE_BITS(84'h000000000000000000001)
  ) _154_ (
    .a(A),
    .b(B),
    .clk(clk),
    .feedback(3'h0),
    .lreset(reset),
    .unsigned_a(1'h0),
    .unsigned_b(1'h0),
    .z(mul)
  );
  assign _001_ = P[1];
  assign _002_ = P[2];
  assign _003_ = P[3];
  assign _004_ = P[4];
  assign _005_ = P[5];
  assign _006_ = P[6];
  assign _007_ = P[7];
  assign _008_ = P[8];
  assign _009_ = P[9];
  assign _010_ = P[10];
  assign _011_ = P[11];
  assign _012_ = P[12];
  assign _013_ = P[13];
  assign _014_ = P[14];
  assign _015_ = P[15];
  assign _016_ = P[16];
  assign _017_ = P[17];
  assign _018_ = P[18];
  assign _019_ = P[19];
  assign _020_ = P[20];
  assign _021_ = P[21];
  assign _022_ = P[22];
  assign _023_ = P[23];
  assign _024_ = P[24];
  assign _025_ = P[25];
  assign _026_ = P[26];
  assign _027_ = P[27];
  assign _028_ = P[28];
  assign _029_ = P[29];
  assign _030_ = P[30];
  assign _031_ = P[31];
  assign _032_ = P[32];
  assign _033_ = P[33];
  assign _034_ = P[34];
  assign _035_ = P[35];
  assign _036_ = P[36];
  assign _037_ = P[37];
  assign _038_ = P[0];
  assign _039_ = P[1];
  assign _040_ = P[2];
  assign _041_ = P[3];
  assign _042_ = P[4];
  assign _043_ = P[5];
  assign _044_ = P[6];
  assign _045_ = P[7];
  assign _046_ = P[8];
  assign _047_ = P[9];
  assign _048_ = P[10];
  assign _049_ = P[11];
  assign _050_ = P[12];
  assign _051_ = P[13];
  assign _052_ = P[14];
  assign _053_ = P[15];
  assign _054_ = P[16];
  assign _055_ = P[17];
  assign _056_ = P[18];
  assign _057_ = P[19];
  assign _058_ = P[20];
  assign _059_ = P[21];
  assign _060_ = P[22];
  assign _061_ = P[23];
  assign _062_ = P[24];
  assign _063_ = P[25];
  assign _064_ = P[26];
  assign _065_ = P[27];
  assign _066_ = P[28];
  assign _067_ = P[29];
  assign _068_ = P[30];
  assign _069_ = P[31];
  assign _070_ = P[32];
  assign _071_ = P[33];
  assign _072_ = P[34];
  assign _073_ = P[35];
  assign _074_ = P[36];
  assign _075_ = P[37];
  assign _076_ = P[0];
  assign _077_ = P[1];
  assign _078_ = P[2];
  assign _079_ = P[3];
  assign _080_ = P[4];
  assign _081_ = P[5];
  assign _082_ = P[6];
  assign _083_ = P[7];
  assign _084_ = P[8];
  assign _085_ = P[9];
  assign _086_ = P[10];
  assign _087_ = P[11];
  assign _088_ = P[12];
  assign _089_ = P[13];
  assign _090_ = P[14];
  assign _091_ = P[15];
  assign _092_ = P[16];
  assign _093_ = P[17];
  assign _094_ = P[18];
  assign _095_ = P[19];
  assign _096_ = P[20];
  assign _097_ = P[21];
  assign _098_ = P[22];
  assign _099_ = P[23];
  assign _100_ = P[24];
  assign _101_ = P[25];
  assign _102_ = P[26];
  assign _103_ = P[27];
  assign _104_ = P[28];
  assign _105_ = P[29];
  assign _106_ = P[30];
  assign _107_ = P[31];
  assign _108_ = P[32];
  assign _109_ = P[33];
  assign _110_ = P[34];
  assign _111_ = P[35];
  assign _112_ = P[36];
  assign _113_ = P[37];
  assign out = { P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P[37], P };
  assign _000_ = P[0];
endmodule
