A very basic L2-L3 cache hierarchy trace based simulator. The cache implements LRU as the pafe replacement policy. 
It runs every trace for three cases:
1. L2 Inclusive L3
2. L2 exclusive L3
3. NINE
