const struct amlclock_gate aml_g12a_gates [ ] { [ G12A_I2C ] = { HHI_GCLK_MPEG0 9 } [ G12A_SD_EMMC_A ] = { HHI_GCLK_MPEG0 24 } [ G12A_SD_EMMC_B ] = { HHI_GCLK_MPEG0 25 } [ G12A_SD_EMMC_C ] = { HHI_GCLK_MPEG0 26 } [ G12A_PCIE_COMB ] = { HHI_GCLK_MPEG1 24 } [ G12A_USB ] = { HHI_GCLK_MPEG1 26 } [ G12A_PCIE_PHY ] = { HHI_GCLK_MPEG1 27 } [ G12A_SD_EMMC_A_CLK0 ] = { HHI_SD_EMMC_CLK_CNTL 7 } [ G12A_SD_EMMC_B_CLK0 ] = { HHI_SD_EMMC_CLK_CNTL 23 } [ G12A_SD_EMMC_C_CLK0 ] = { HHI_NAND_CLK_CNTL 7 } [ G12A_TS ] = { HHI_TS_CLK_CNTL 8 } } ; ; amlclock_softc { struct device sc_dev ; struct regmap * sc_rm ; int sc_node ; uint32_t sc_g12b ; const struct amlclock_gate * sc_gates ; int sc_ngates ; struct clock_device sc_cd ; uint32_t sc_xtal ; } 