GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0atprimer/src/gowin_sp/itcm.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0atprimer/src/gowin_sp/dtcm.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cmsdk_ahb_to_sram.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cortexm0ds_logic.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CORTEXM0INTEGRATION.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_arb.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_decS0.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_default_slave.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v'
WARN  (EX3705) : Macro 'TRN_IDLE' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":117)
WARN  (EX3705) : Macro 'TRN_BUSY' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":118)
WARN  (EX3705) : Macro 'TRN_NONSEQ' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":119)
WARN  (EX3705) : Macro 'TRN_SEQ' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":120)
WARN  (EX3705) : Macro 'BUR_SINGLE' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":123)
WARN  (EX3705) : Macro 'BUR_INCR' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":124)
WARN  (EX3705) : Macro 'BUR_WRAP4' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":125)
WARN  (EX3705) : Macro 'BUR_INCR4' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":126)
WARN  (EX3705) : Macro 'BUR_WRAP8' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":127)
WARN  (EX3705) : Macro 'BUR_INCR8' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":128)
WARN  (EX3705) : Macro 'BUR_WRAP16' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":129)
WARN  (EX3705) : Macro 'BUR_INCR16' is redefined("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":130)
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_lite.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_o.v'
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v'
Undeclared symbol 'sysclk', assumed default net type 'wire'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":11)
Undeclared symbol 'SWCLKTCK', assumed default net type 'wire'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":21)
Undeclared symbol 'HMASTER', assumed default net type 'wire'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":133)
Undeclared symbol 'HMASTLOCK', assumed default net type 'wire'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":134)
Undeclared symbol 'RXEV', assumed default net type 'wire'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":164)
WARN  (EX3786) : Assignment to input 'swdio'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":20)
Analyzing Verilog file '/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0atprimer/src/gowin_rpll/gowin_rpll.v'
WARN  (EX3073) : Port 'CODENSEQ' remains unconnected for this instance("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":166)
WARN  (EX3073) : Port 'ce' remains unconnected for this instance("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":350)
WARN  (EX3073) : Port 'ce' remains unconnected for this instance("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":382)
Compiling module 'CM0_SOC'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":1)
Compiling module 'Gowin_rPLL'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0atprimer/src/gowin_rpll/gowin_rpll.v":10)
Compiling module 'CORTEXM0INTEGRATION'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CORTEXM0INTEGRATION.v":29)
Compiling module 'cortexm0ds_logic'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cortexm0ds_logic.v":27)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 10("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cortexm0ds_logic.v":3109)
Compiling module 'cm0_mtx_lite'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_lite.v":33)
Compiling module 'cm0_mtx'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":46)
Compiling module 'cm0_mtx_i'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_i.v":32)
Compiling module 'cm0_mtx_decS0'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_decS0.v":36)
Compiling module 'cm0_mtx_default_slave'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_default_slave.v":31)
Compiling module 'cm0_mtx_o'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_o.v":35)
Compiling module 'cm0_mtx_arb'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_arb.v":35)
Compiling module 'cmsdk_ahb_to_sram(AW=32)'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cmsdk_ahb_to_sram.v":26)
WARN  (EX3670) : Actual bit length 17 differs from formal bit length 30 for port 'SRAMADDR'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":335)
Compiling module 'ITCM'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0atprimer/src/gowin_sp/itcm.v":10)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 1 for port 'wre'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":347)
WARN  (EX3670) : Actual bit length 17 differs from formal bit length 14 for port 'ad'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":348)
WARN  (EX3670) : Actual bit length 17 differs from formal bit length 30 for port 'SRAMADDR'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":370)
Compiling module 'DTCM'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0atprimer/src/gowin_sp/dtcm.v":10)
WARN  (EX3670) : Actual bit length 17 differs from formal bit length 13 for port 'ad'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":378)
WARN  (EX3670) : Actual bit length 4 differs from formal bit length 1 for port 'wre'("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":380)
Port is declared here("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":5)
WARN  (EX1998) : Net 'HREADYOUTM2' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":79)
WARN  (EX1998) : Net 'HRESPM2' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":79)
WARN  (EX1998) : Net 'HRDATAM2[31]' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":83)
WARN  (EX1998) : Net 'HREADYOUTM3' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":85)
WARN  (EX1998) : Net 'HRESPM3' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":85)
WARN  (EX1998) : Net 'HRDATAM3[31]' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":89)
WARN  (EX1998) : Net 'HREADYOUTM4' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":91)
WARN  (EX1998) : Net 'HRESPM4' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":91)
WARN  (EX1998) : Net 'HRDATAM4[31]' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":95)
WARN  (EX1998) : Net 'RXEV' does not have a driver("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":164)
WARN  (EX2565) : Input 'oce' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":350)
WARN  (EX2565) : Input 'ce' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":350)
WARN  (EX2565) : Input 'reset' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":350)
WARN  (EX2565) : Input 'oce' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":382)
WARN  (EX2565) : Input 'ce' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":382)
WARN  (EX2565) : Input 'reset' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":382)
NOTE  (EX0101) : Current top module is "CM0_SOC"
WARN  (EX0211) : The output port "SCANOUTHCLK" of module "cm0_mtx" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":335)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input swclk is unused("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":4)
WARN  (CV0016) : Input swdio is unused("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":20)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Gowin_rPLL" instantiated to "Soc_PLL" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":14)
WARN  (NL0002) : The module "cmsdk_ahb_to_sram" instantiated to "ahb_dtcm" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":374)
WARN  (NL0002) : The module "cmsdk_ahb_to_sram" instantiated to "ahb_itcm" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":339)
WARN  (NL0002) : The module "CORTEXM0INTEGRATION" instantiated to "cm0_u0" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":166)
WARN  (NL0002) : The module "cortexm0ds_logic" instantiated to "u_logic" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CORTEXM0INTEGRATION.v":241)
WARN  (NL0002) : The module "DTCM" instantiated to "dtcm_u0" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":382)
WARN  (NL0002) : The module "ITCM" instantiated to "itcm_u0" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":350)
WARN  (NL0002) : The module "cm0_mtx_lite" instantiated to "mtx_u0" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/CM0_SoC.v":306)
WARN  (NL0002) : The module "cm0_mtx" instantiated to "ucm0_mtx" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_lite.v":593)
WARN  (NL0002) : The module "cm0_mtx_decS0" instantiated to "u_cm0_mtx_decs0" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":626)
WARN  (NL0002) : The module "cm0_mtx_default_slave" instantiated to "u_cm0_mtx_default_slave" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_decS0.v":260)
WARN  (NL0002) : The module "cm0_mtx_i" instantiated to "u_cm0_mtx_i_0" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":563)
WARN  (NL0002) : The module "cm0_mtx_o" instantiated to "u_cm0_mtx_o_0" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":671)
WARN  (NL0002) : The module "cm0_mtx_arb" instantiated to "u_output_arb" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_o.v":209)
WARN  (NL0002) : The module "cm0_mtx_o" instantiated to "u_cm0_mtx_o_1" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":719)
WARN  (NL0002) : The module "cm0_mtx_arb" instantiated to "u_output_arb" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_o.v":209)
WARN  (NL0002) : The module "cm0_mtx_o" instantiated to "u_cm0_mtx_o_2" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":767)
WARN  (NL0002) : The module "cm0_mtx_arb" instantiated to "u_output_arb" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_o.v":209)
WARN  (NL0002) : The module "cm0_mtx_o" instantiated to "u_cm0_mtx_o_3" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":815)
WARN  (NL0002) : The module "cm0_mtx_arb" instantiated to "u_output_arb" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_o.v":209)
WARN  (NL0002) : The module "cm0_mtx_o" instantiated to "u_cm0_mtx_o_4" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx.v":863)
WARN  (NL0002) : The module "cm0_mtx_arb" instantiated to "u_output_arb" is swept in optimizing("/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0_mtx/cm0_mtx_o.v":209)
[95%] Generate netlist file "/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0atprimer/impl/gwsynthesis/cm0atprimer.vg" completed
[100%] Generate report file "/home/zhaocake/WorkSpace/arm/cm0core_learn/rtl/cm0atprimer/impl/gwsynthesis/cm0atprimer_syn.rpt.html" completed
GowinSynthesis finish
