{"cveId": "CVE-2019-0124", "cwe": [], "cvss": [{"baseScore": "7.8", "version": "3.1", "Attack Vector": "Low", "Attack Complexity": "Low", "Privileges Required": "Low", "User Interaction": "None", "Scope": "Unchaged", "Confidentiality Impact": "High", "Integrity Impact": "High", "Availability Impact": "High"}], "references": ["https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00220.html", "https://support.f5.com/csp/article/K81556107?utm_source=f5support&amp;utm_medium=RSS"], "description": ["Insufficient memory protection in Intel(R) 6th Generation Core Processors and greater, supporting TXT, may allow a privileged user to potentially enable escalation of privilege via local access."], "published": "2019-11-14T20:15:11.353", "state": "PUBLIC", "vendorName": ["n/a"], "productName": ["2019.2 IPU â€“ Intel(R) SGX and TXT"], "github": {"advisories": [], "commits": [], "pocAdvisorie": null, "repo": null, "info": {}}, "pocList": []}