1
 
****************************************
Report : area
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:05:31 2018
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                           18
Number of nets:                           670
Number of cells:                          636
Number of combinational cells:            444
Number of sequential cells:               192
Number of macros/black boxes:               0
Number of buf/inv:                        170
Number of references:                      73

Combinational area:               3781.440042
Buf/Inv area:                      869.760030
Noncombinational area:            6295.679972
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 10077.120014
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:05:31 2018
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
InputQueueRegister                     9.87e-02    4.008 1.34e+04    4.107 100.0
1
 
****************************************
Report : design
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:05:32 2018
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:05:32 2018
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U201                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U202                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U203                      NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U204                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U205                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U206                      NOR3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U207                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U208                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U209                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U210                      NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U211                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U212                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U213                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U214                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U215                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U216                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U217                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U218                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U219                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U220                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U221                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U222                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U223                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U224                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U225                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U226                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U227                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U228                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U229                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U230                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U231                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U232                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U233                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U234                      BUFX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U235                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U236                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U237                      MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U238                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U239                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U240                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U241                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U242                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U243                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U244                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U245                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U246                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U247                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U248                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U249                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U250                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U251                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U252                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U253                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U254                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U255                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U256                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U257                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U258                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U259                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U260                      NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U261                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U262                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U263                      NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U264                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U265                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U266                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U267                      NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U268                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U269                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U270                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U271                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U272                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U273                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U274                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U275                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U276                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U277                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U278                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U279                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U280                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U281                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U282                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U283                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U284                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U285                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U286                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U287                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U288                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U289                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U290                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U291                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U292                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U293                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U294                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U295                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U296                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U297                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U298                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U299                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U300                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U301                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U302                      BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U303                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U304                      NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U305                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U306                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U307                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U308                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U309                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U310                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U311                      NAND3X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 
U312                      NOR3X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U313                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U314                      NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U315                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U316                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U317                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U318                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U319                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U320                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U321                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U322                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U323                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U324                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U325                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U326                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U327                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U328                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U329                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U330                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U331                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U332                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U333                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U334                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U335                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U336                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U337                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U338                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U339                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U340                      NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U341                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U342                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U343                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U344                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U345                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U346                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U347                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U348                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U349                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U350                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U351                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U352                      BUFX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U353                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U354                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U355                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U356                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U357                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U358                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U359                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U360                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U361                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U362                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U363                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U364                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U365                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U366                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U367                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U368                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U369                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U370                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U371                      NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U372                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U373                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U374                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U375                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U376                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U377                      NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U378                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U379                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U380                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U381                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U382                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U383                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U384                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U385                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U386                      BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U387                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U388                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U389                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U390                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U391                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U392                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U393                      NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U394                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U395                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U396                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U397                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U398                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U399                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U400                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U401                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U402                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U403                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U404                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U405                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U406                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U407                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U408                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U409                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U410                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U411                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U412                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U413                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U414                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U415                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U417                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U418                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U419                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U420                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U421                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U422                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U423                      MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U424                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U425                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U426                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U427                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U428                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U429                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U430                      NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U431                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U432                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U433                      MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U434                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U435                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U436                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U437                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U438                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U439                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U440                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U441                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U442                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U443                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U444                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U445                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U446                      NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U447                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U448                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U449                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U450                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U451                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U452                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U453                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U454                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U455                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U456                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U457                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U458                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U459                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U460                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U461                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U462                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U463                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U464                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U465                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U466                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U467                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U468                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U469                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U470                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U471                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U472                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U473                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U474                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U475                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U476                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U477                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U478                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U479                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U480                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U481                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U482                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U483                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U484                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U485                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U486                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U487                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U488                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U489                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U490                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U491                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U492                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U493                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U494                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U495                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U496                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U497                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U498                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U499                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U500                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U501                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U502                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U503                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U504                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U505                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U506                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U507                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U508                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U509                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U510                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U511                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U512                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U513                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U514                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U515                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U516                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U517                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U518                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U519                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U520                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U521                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U522                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U523                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U524                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U525                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U526                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U527                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U528                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U529                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U530                      NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U531                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U532                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U533                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U534                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U535                      NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U536                      NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U537                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U538                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U539                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U540                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U541                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U542                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U543                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U544                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U545                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U546                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U547                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U548                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U549                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U550                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U551                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U552                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U553                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U554                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U555                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U556                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U557                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U558                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U559                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U560                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U561                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U562                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U563                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U564                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U565                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U566                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U567                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U568                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U569                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U570                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U571                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U572                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U573                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U574                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U575                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U576                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U577                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U578                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U579                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U580                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U581                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U582                      MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U583                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U584                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U585                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U586                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U587                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U588                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U589                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U590                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U591                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U592                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U593                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U594                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U595                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U596                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U597                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U598                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U599                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U600                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U601                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U602                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U603                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U604                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U605                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U606                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U607                      INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U608                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U609                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U610                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U611                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U612                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U613                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U614                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U615                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U616                      MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U617                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U618                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U619                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U620                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U621                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U622                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U623                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U624                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U625                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U626                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U627                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U628                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U629                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U630                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U631                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U632                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U633                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U634                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U635                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U636                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U637                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U638                      OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U639                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U640                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U641                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U642                      OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U643                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U645                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U646                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
finished_reg              TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
indexCounter_reg_0_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_1_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_2_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_3_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_4_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_5_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_6_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_7_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_8_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_9_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexOut_reg_0_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_1_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_2_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_3_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_4_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_5_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_6_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_7_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_8_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_9_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
queueEmpty_reg            TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
queueEndPointerBuffer_reg_0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointer_reg_0_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_1_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_2_    DFFRX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
queueEndPointer_reg_3_    DFFSHQX8TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          56.160000 n
queueEndPointer_reg_4_    DFFSHQX8TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          56.160000 n
queueEndPointer_reg_5_    DFFRHQX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
queueEndPointer_reg_6_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_7_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_8_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_9_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_0_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_1_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_2_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_3_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_4_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_5_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_6_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_7_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_8_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_9_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueRegisterBuffer_reg_0__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_0__0_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__2_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__3_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__4_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__5_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__7_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__8_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_0__9_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__0_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_1__3_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__4_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_1__5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_1__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__7_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__8_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_1__9_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_2__0_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__2_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__3_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__4_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__5_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__7_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__8_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_2__9_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__0_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_3__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__2_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__3_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__4_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_3__6_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_3__7_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__8_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__9_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_4__0_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_4__1_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_4__2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_4__3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_4__4_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_4__5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_4__6_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_4__7_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_4__8_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_4__9_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__0_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_5__3_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__4_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_5__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__7_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_5__8_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_6__0_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_6__1_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_6__2_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_6__3_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_6__4_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_6__5_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_6__6_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_6__7_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_6__8_   DFFQX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 n
queueRegister_reg_6__9_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
--------------------------------------------------------------------------------
Total 636 cells                                           10077.120014
1
 
****************************************
Report : port
        -verbose
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:05:32 2018
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.00   --         d, i
dequeue        in      0.0000   0.0000    1.02    0.00   --         
pixelValue     in      0.0000   0.0000    1.02    0.00   --         
resetBuffer    in      0.0000   0.0000    1.02    0.00   --         
resetInputQueue
               in      0.0000   0.0000    1.02    0.00   --         
writeBufferEnable
               in      0.0000   0.0000    1.02    0.00   --         
finished       out     0.0050   0.0000   --      --      --         
indexOut[0]    out     0.0050   0.0000   --      --      --         
indexOut[1]    out     0.0050   0.0000   --      --      --         
indexOut[2]    out     0.0050   0.0000   --      --      --         
indexOut[3]    out     0.0050   0.0000   --      --      --         
indexOut[4]    out     0.0050   0.0000   --      --      --         
indexOut[5]    out     0.0050   0.0000   --      --      --         
indexOut[6]    out     0.0050   0.0000   --      --      --         
indexOut[7]    out     0.0050   0.0000   --      --      --         
indexOut[8]    out     0.0050   0.0000   --      --      --         
indexOut[9]    out     0.0050   0.0000   --      --      --         
queueEmpty     out     0.0050   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
dequeue            1      --              --              --        -- 
pixelValue         1      --              --              --        -- 
resetBuffer        1      --              --              --        -- 
resetInputQueue
                   1      --              --              --        -- 
writeBufferEnable
                   1      --              --              --        -- 
finished           1      --              --              --        -- 
indexOut[0]        1      --              --              --        -- 
indexOut[1]        1      --              --              --        -- 
indexOut[2]        1      --              --              --        -- 
indexOut[3]        1      --              --              --        -- 
indexOut[4]        1      --              --              --        -- 
indexOut[5]        1      --              --              --        -- 
indexOut[6]        1      --              --              --        -- 
indexOut[7]        1      --              --              --        -- 
indexOut[8]        1      --              --              --        -- 
indexOut[9]        1      --              --              --        -- 
queueEmpty         1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      4.00
dequeue       0.05    0.05    0.05    0.05  clk       4.00  
pixelValue    0.05    0.05    0.05    0.05  clk       4.00  
resetBuffer   0.05    0.05    0.05    0.05  clk       4.00  
resetInputQueue
              0.05    0.05    0.05    0.05  clk       4.00  
writeBufferEnable
              0.05    0.05    0.05    0.05  clk       4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX1TS            INVX1TS              -- /  --     
dequeue      INVX1TS            INVX1TS              -- /  --     
pixelValue   INVX1TS            INVX1TS              -- /  --     
resetBuffer  INVX1TS            INVX1TS              -- /  --     
resetInputQueue
             INVX1TS            INVX1TS              -- /  --     
writeBufferEnable
             INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
dequeue       --      --     --      --     --      --     --     --        -- 
pixelValue    --      --     --      --     --      --     --     --        -- 
resetBuffer   --      --     --      --     --      --     --     --        -- 
resetInputQueue
              --      --     --      --     --      --     --     --        -- 
writeBufferEnable
              --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
dequeue       --      --      --      -- 
pixelValue    --      --      --      -- 
resetBuffer   --      --      --      -- 
resetInputQueue
              --      --      --      -- 
writeBufferEnable
              --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
finished      0.05    0.05    0.05    0.05  clk       0.00  
indexOut[0]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[1]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[2]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[3]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[4]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[5]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[6]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[7]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[8]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[9]   0.05    0.05    0.05    0.05  clk       0.00  
queueEmpty    0.05    0.05    0.05    0.05  clk       0.00  

1
 
****************************************
Report : compile_options
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:05:32 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
InputQueueRegister                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:05:32 2018
****************************************


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U311/Y (NAND3X8TS)                                      0.10       1.69 f
  U312/Y (NOR3X4TS)                                       0.19       1.88 r
  U308/Y (XOR2X4TS)                                       0.17       2.04 r
  U305/Y (OAI21X2TS)                                      0.13       2.17 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.15


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U311/Y (NAND3X8TS)                                      0.10       1.69 f
  U303/Y (CLKINVX6TS)                                     0.09       1.78 r
  U218/Y (NAND2X2TS)                                      0.07       1.84 f
  U217/Y (XOR2X1TS)                                       0.14       1.99 r
  U214/Y (OAI21XLTS)                                      0.16       2.15 f
  indexCounter_reg_6_/D (DFFNSRX1TS)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.14


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U240/Y (INVX6TS)                                        0.09       1.59 r
  U336/Y (MX2X1TS)                                        0.30       1.89 f
  queueRegister_reg_3__5_/D (DFFHQX4TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.14


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U311/Y (NAND3X8TS)                                      0.10       1.69 f
  U446/Y (NOR2BX2TS)                                      0.13       1.82 r
  U447/Y (XOR2X1TS)                                       0.16       1.98 r
  U239/Y (OAI21XLTS)                                      0.16       2.15 f
  indexCounter_reg_5_/D (DFFNSRX1TS)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U363/Y (INVX4TS)                                        0.10       1.60 r
  U624/Y (CLKMX2X2TS)                                     0.29       1.89 f
  queueRegister_reg_3__4_/D (DFFHQX8TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U363/Y (INVX4TS)                                        0.10       1.60 r
  U610/Y (CLKMX2X2TS)                                     0.29       1.89 f
  queueRegister_reg_3__1_/D (DFFHQX8TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U363/Y (INVX4TS)                                        0.10       1.60 r
  U611/Y (CLKMX2X2TS)                                     0.29       1.89 f
  queueRegister_reg_3__7_/D (DFFHQX8TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U202/Y (INVX4TS)                                        0.07       1.61 f
  U620/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__6_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U202/Y (INVX4TS)                                        0.07       1.61 f
  U609/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__7_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U202/Y (INVX4TS)                                        0.07       1.61 f
  U606/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__8_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U311/Y (NAND3X8TS)                                      0.10       1.69 f
  U303/Y (CLKINVX6TS)                                     0.09       1.78 r
  U304/Y (NAND4X4TS)                                      0.10       1.87 f
  U307/Y (XOR2X4TS)                                       0.15       2.02 r
  U306/Y (OAI21X2TS)                                      0.12       2.15 f
  indexCounter_reg_8_/D (DFFNSRX1TS)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U349/Y (INVX6TS)                                        0.07       1.60 f
  U444/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__9_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__9_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U349/Y (INVX6TS)                                        0.07       1.60 f
  U588/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__5_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__5_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U349/Y (INVX6TS)                                        0.07       1.60 f
  U605/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__0_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__0_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U349/Y (INVX6TS)                                        0.07       1.60 f
  U589/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__2_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__2_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U434/Y (NAND2X1TS)                                      0.09       0.98 f
  U435/Y (NOR2X1TS)                                       0.18       1.16 r
  U436/Y (NAND2X2TS)                                      0.15       1.31 f
  U437/Y (NOR2X2TS)                                       0.11       1.41 r
  U438/Y (XNOR2X1TS)                                      0.16       1.58 r
  U439/Y (OAI21X1TS)                                      0.18       1.75 f
  queueEndPointer_reg_9_/D (DFFSX4TS)                     0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_9_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U241/Y (CLKINVX6TS)                                     0.09       1.53 r
  U240/Y (INVX6TS)                                        0.07       1.60 f
  U445/Y (CLKMX2X2TS)                                     0.27       1.88 f
  queueRegister_reg_3__9_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__9_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U241/Y (CLKINVX6TS)                                     0.09       1.53 r
  U240/Y (INVX6TS)                                        0.07       1.60 f
  U590/Y (CLKMX2X2TS)                                     0.27       1.88 f
  queueRegister_reg_3__2_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__2_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U311/Y (NAND3X8TS)                                      0.10       1.69 f
  U303/Y (CLKINVX6TS)                                     0.09       1.78 r
  U232/Y (XNOR2X1TS)                                      0.15       1.92 r
  U237/Y (MXI2X1TS)                                       0.18       2.11 f
  indexCounter_reg_4_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.51       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U607/Y (INVX6TS)                                        0.07       1.60 f
  U608/Y (CLKMX2X2TS)                                     0.27       1.87 f
  queueRegister_reg_2__1_/D (DFFHQX8TS)                   0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U384/Y (INVX2TS)                                        0.13       1.45 f
  U251/Y (CLKINVX3TS)                                     0.10       1.55 r
  U228/Y (NAND2X2TS)                                      0.12       1.68 f
  U347/Y (NOR2X2TS)                                       0.11       1.79 r
  U273/Y (XNOR2X1TS)                                      0.16       1.95 r
  U254/Y (OAI21XLTS)                                      0.18       2.12 f
  indexCounter_reg_3_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.11


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U384/Y (INVX2TS)                                        0.13       1.45 f
  U251/Y (CLKINVX3TS)                                     0.10       1.55 r
  U228/Y (NAND2X2TS)                                      0.12       1.68 f
  U344/Y (XOR2X1TS)                                       0.24       1.92 r
  U433/Y (MXI2X1TS)                                       0.18       2.10 f
  indexCounter_reg_2_/D (DFFNSRX1TS)                      0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.51       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.11


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.88       0.88 r
  U377/Y (NAND4X2TS)                                      0.19       1.07 f
  U378/Y (NOR2X1TS)                                       0.16       1.23 r
  U319/Y (XOR2XLTS)                                       0.23       1.46 f
  U380/Y (OAI21X1TS)                                      0.18       1.64 r
  U381/Y (CLKINVX1TS)                                     0.10       1.74 f
  queueEndPointer_reg_6_/D (DFFSX4TS)                     0.00       1.74 f
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_6_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.36       0.64
  data required time                                                 0.64
  --------------------------------------------------------------------------
  data required time                                                 0.64
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX1TS)                     1.01       1.51 f
  U236/Y (CLKINVX3TS)                                     0.10       1.61 r
  U585/Y (CLKMX2X2TS)                                     0.24       1.85 r
  queueRegister_reg_6__0_/D (DFFQX1TS)                    0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__0_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U309/Y (CLKBUFX2TS)                                     0.17       1.75 r
  U263/Y (NAND2BX2TS)                                     0.11       1.87 f
  U269/Y (NAND2X2TS)                                      0.10       1.96 r
  U267/Y (NAND4X1TS)                                      0.13       2.10 f
  indexCounter_reg_9_/D (DFFNSRX1TS)                      0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.50       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U240/Y (INVX6TS)                                        0.09       1.59 r
  U224/Y (MX2X2TS)                                        0.26       1.85 f
  queueRegister_reg_3__3_/D (DFFHQX8TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__3_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.24       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U617/Y (NAND2X4TS)                                      0.09       1.55 f
  U623/Y (CLKMX2X2TS)                                     0.29       1.84 f
  queueRegister_reg_0__2_/D (DFFHQX8TS)                   0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__2_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U617/Y (NAND2X4TS)                                      0.09       1.55 f
  U618/Y (CLKMX2X2TS)                                     0.29       1.84 f
  queueRegister_reg_0__3_/D (DFFHQX8TS)                   0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__3_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U394/Y (NAND2X4TS)                                      0.09       1.55 f
  U333/Y (CLKMX2X2TS)                                     0.29       1.84 f
  queueRegister_reg_0__4_/D (DFFHQX8TS)                   0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U617/Y (NAND2X4TS)                                      0.09       1.55 f
  U619/Y (CLKMX2X2TS)                                     0.29       1.84 f
  queueRegister_reg_0__6_/D (DFFHQX8TS)                   0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U394/Y (NAND2X4TS)                                      0.09       1.55 f
  U593/Y (CLKMX2X2TS)                                     0.29       1.84 f
  queueRegister_reg_0__1_/D (DFFHQX8TS)                   0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U394/Y (NAND2X4TS)                                      0.09       1.55 f
  U591/Y (CLKMX2X2TS)                                     0.29       1.84 f
  queueRegister_reg_0__8_/D (DFFHQX8TS)                   0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U607/Y (INVX6TS)                                        0.07       1.60 f
  U225/Y (MX2X2TS)                                        0.25       1.84 f
  queueRegister_reg_2__3_/D (DFFHQX8TS)                   0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__3_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.24       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U607/Y (INVX6TS)                                        0.07       1.60 f
  U215/Y (MX2X2TS)                                        0.25       1.84 f
  queueRegister_reg_2__4_/D (DFFHQX8TS)                   0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.24       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.68       1.18 f
  U356/Y (CLKBUFX2TS)                                     0.26       1.44 f
  U338/Y (MX2X1TS)                                        0.32       1.76 f
  queueRegister_reg_6__2_/D (DFFQX1TS)                    0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__2_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U229/Y (NAND2X6TS)                                      0.08       1.55 f
  U440/Y (CLKMX2X2TS)                                     0.29       1.83 f
  queueRegister_reg_0__9_/D (DFFHQX8TS)                   0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__9_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U229/Y (NAND2X6TS)                                      0.08       1.55 f
  U594/Y (CLKMX2X2TS)                                     0.29       1.83 f
  queueRegister_reg_0__0_/D (DFFHQX8TS)                   0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__0_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U229/Y (NAND2X6TS)                                      0.08       1.55 f
  U592/Y (CLKMX2X2TS)                                     0.29       1.83 f
  queueRegister_reg_0__7_/D (DFFHQX8TS)                   0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U586/Y (NAND2X2TS)                                      0.14       1.45 f
  U603/Y (CLKMX2X2TS)                                     0.31       1.76 f
  queueRegister_reg_4__0_/D (DFFQX1TS)                    0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__0_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U386/Y (BUFX4TS)                                        0.17       1.48 r
  U278/Y (INVX4TS)                                        0.08       1.56 f
  U211/Y (INVX4TS)                                        0.07       1.63 r
  U320/Y (CLKMX2X2TS)                                     0.25       1.88 r
  queueRegister_reg_4__5_/D (DFFHQX4TS)                   0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U597/Y (NAND2X2TS)                                      0.14       1.45 f
  U598/Y (CLKMX2X2TS)                                     0.31       1.75 f
  queueRegister_reg_4__1_/D (DFFQX1TS)                    0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__1_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U597/Y (NAND2X2TS)                                      0.14       1.45 f
  U602/Y (CLKMX2X2TS)                                     0.31       1.75 f
  queueRegister_reg_4__7_/D (DFFQX1TS)                    0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__7_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U597/Y (NAND2X2TS)                                      0.14       1.45 f
  U599/Y (CLKMX2X2TS)                                     0.31       1.75 f
  queueRegister_reg_4__8_/D (DFFQX1TS)                    0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__8_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: indexCounter_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_6_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U387/Y (INVX2TS)                                        0.11       1.43 f
  U277/Y (INVX3TS)                                        0.12       1.55 r
  U201/Y (CLKMX2X2TS)                                     0.26       1.82 r
  queueRegister_reg_6__6_/D (DFFQX1TS)                    0.00       1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__6_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U241/Y (CLKINVX6TS)                                     0.09       1.53 r
  U376/Y (CLKMX2X2TS)                                     0.29       1.82 f
  queueRegister_reg_3__8_/D (DFFHQX8TS)                   0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U386/Y (BUFX4TS)                                        0.17       1.48 r
  U278/Y (INVX4TS)                                        0.08       1.56 f
  U211/Y (INVX4TS)                                        0.07       1.63 r
  U324/Y (MX2X1TS)                                        0.22       1.85 r
  queueRegister_reg_1__5_/D (DFFHQX4TS)                   0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.00       1.50 f
  U576/Y (CLKINVX1TS)                                     0.11       1.62 r
  U328/Y (MX2X1TS)                                        0.24       1.85 r
  queueRegister_reg_4__3_/D (DFFHQX4TS)                   0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__3_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.90       1.40 r
  U391/Y (INVX2TS)                                        0.15       1.54 f
  U242/Y (CLKINVX3TS)                                     0.08       1.63 r
  U216/Y (MX2X2TS)                                        0.18       1.81 r
  queueRegister_reg_6__4_/D (DFFQX1TS)                    0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__4_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U384/Y (INVX2TS)                                        0.13       1.45 f
  U252/Y (INVX2TS)                                        0.11       1.56 r
  U583/Y (CLKMX2X2TS)                                     0.25       1.81 r
  queueRegister_reg_6__1_/D (DFFQX1TS)                    0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__1_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.90       1.40 r
  U391/Y (INVX2TS)                                        0.15       1.54 f
  U242/Y (CLKINVX3TS)                                     0.08       1.63 r
  U334/Y (MX2X1TS)                                        0.23       1.85 r
  queueRegister_reg_5__4_/D (DFFHQX8TS)                   0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.90       1.40 r
  U391/Y (INVX2TS)                                        0.15       1.54 f
  U242/Y (CLKINVX3TS)                                     0.08       1.63 r
  U326/Y (MX2X1TS)                                        0.23       1.85 r
  queueRegister_reg_1__4_/D (DFFHQX4TS)                   0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__4_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/QN (DFFNSRX1TS)                     1.00       1.50 f
  U299/Y (CLKINVX2TS)                                     0.11       1.61 r
  U330/Y (MX2X1TS)                                        0.23       1.85 r
  queueRegister_reg_5__2_/D (DFFHQX4TS)                   0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__2_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/QN (DFFNSRX1TS)                     1.00       1.50 f
  U299/Y (CLKINVX2TS)                                     0.11       1.61 r
  U325/Y (MX2X1TS)                                        0.23       1.85 r
  queueRegister_reg_1__2_/D (DFFHQX4TS)                   0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__2_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.00       1.50 f
  U235/Y (CLKINVX3TS)                                     0.11       1.61 r
  U226/Y (MX2X2TS)                                        0.19       1.80 r
  queueRegister_reg_6__3_/D (DFFQX1TS)                    0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__3_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U386/Y (BUFX4TS)                                        0.17       1.48 r
  U278/Y (INVX4TS)                                        0.08       1.56 f
  U227/Y (INVX6TS)                                        0.07       1.62 r
  U221/Y (MX2X2TS)                                        0.18       1.80 r
  queueRegister_reg_6__5_/D (DFFQX1TS)                    0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__5_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: indexCounter_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_7_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U388/Y (INVX2TS)                                        0.11       1.43 f
  U360/Y (INVX2TS)                                        0.14       1.57 r
  U596/Y (CLKMX2X2TS)                                     0.29       1.85 r
  queueRegister_reg_5__7_/D (DFFHQX4TS)                   0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__7_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: indexCounter_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_7_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U388/Y (INVX2TS)                                        0.11       1.43 f
  U359/Y (INVX2TS)                                        0.11       1.54 r
  U584/Y (CLKMX2X2TS)                                     0.26       1.80 r
  queueRegister_reg_6__7_/D (DFFQX1TS)                    0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__7_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U234/Y (BUFX12TS)                                       0.15       1.46 r
  U229/Y (NAND2X6TS)                                      0.08       1.55 f
  U222/Y (MX2X2TS)                                        0.26       1.81 f
  queueRegister_reg_0__5_/D (DFFHQX8TS)                   0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__5_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.24       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/QN (DFFNSRX1TS)                     1.01       1.51 f
  U238/Y (CLKINVX3TS)                                     0.10       1.61 r
  U332/Y (MX2X1TS)                                        0.23       1.84 r
  queueRegister_reg_4__4_/D (DFFHQX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__4_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U431/Y (NAND2X4TS)                                      0.13       1.30 f
  U233/Y (CLKINVX6TS)                                     0.08       1.38 r
  U255/Y (INVX4TS)                                        0.07       1.45 f
  U318/Y (MX2X1TS)                                        0.28       1.73 f
  queueRegister_reg_6__8_/D (DFFQX2TS)                    0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__8_/CK (DFFQX2TS)                   0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX1TS)                     1.01       1.51 f
  U236/Y (CLKINVX3TS)                                     0.10       1.61 r
  U422/Y (XNOR2X1TS)                                      0.23       1.84 r
  U423/Y (MXI2X1TS)                                       0.19       2.03 f
  indexCounter_reg_1_/D (DFFNSRX1TS)                      0.00       2.03 f
  data arrival time                                                  2.03

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.51       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U431/Y (NAND2X4TS)                                      0.13       1.30 f
  U233/Y (CLKINVX6TS)                                     0.08       1.38 r
  U255/Y (INVX4TS)                                        0.07       1.45 f
  U432/Y (CLKMX2X2TS)                                     0.27       1.72 f
  queueRegister_reg_6__9_/D (DFFQX1TS)                    0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__9_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U351/Y (CLKBUFX2TS)                                     0.23       1.57 r
  U587/Y (CLKMX2X2TS)                                     0.27       1.84 r
  queueRegister_reg_5__3_/D (DFFHQX8TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__3_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U351/Y (CLKBUFX2TS)                                     0.23       1.57 r
  U577/Y (CLKMX2X2TS)                                     0.27       1.84 r
  queueRegister_reg_1__3_/D (DFFHQX8TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__3_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.66       1.16 f
  U384/Y (INVX2TS)                                        0.16       1.32 r
  U385/Y (CLKINVX6TS)                                     0.14       1.46 f
  U323/Y (MX2X1TS)                                        0.33       1.78 f
  queueRegister_reg_1__1_/D (DFFHQX8TS)                   0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/QN (DFFNSRX1TS)                     1.00       1.50 f
  U256/Y (CLKINVX2TS)                                     0.10       1.60 r
  U329/Y (MX2X1TS)                                        0.23       1.83 r
  queueRegister_reg_4__2_/D (DFFHQX4TS)                   0.00       1.83 r
  data arrival time                                                  1.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__2_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U348/Y (NOR2X8TS)                                       0.13       1.31 r
  U586/Y (NAND2X2TS)                                      0.14       1.45 f
  U331/Y (MX2X1TS)                                        0.33       1.78 f
  queueRegister_reg_4__6_/D (DFFHQX4TS)                   0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__6_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U231/Y (NOR2X8TS)                                       0.14       1.32 r
  U595/Y (NAND2X2TS)                                      0.14       1.46 f
  U327/Y (MX2X1TS)                                        0.32       1.78 f
  queueRegister_reg_5__1_/D (DFFHQX8TS)                   0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U352/Y (BUFX8TS)                                        0.18       1.22 r
  U274/Y (INVX4TS)                                        0.08       1.30 f
  U429/Y (NAND2X1TS)                                      0.10       1.40 r
  U339/Y (MX2X1TS)                                        0.30       1.70 f
  queueRegister_reg_1__9_/D (DFFQX1TS)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__9_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.88       0.88 r
  U581/Y (NAND2X1TS)                                      0.13       1.01 f
  U289/Y (INVX1TS)                                        0.10       1.11 r
  U361/Y (XOR2X1TS)                                       0.23       1.34 r
  U582/Y (MXI2X1TS)                                       0.17       1.51 f
  queueEndPointer_reg_2_/D (DFFRX4TS)                     0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_2_/CK (DFFRX4TS)                    0.00       1.00 r
  library setup time                                     -0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U352/Y (BUFX8TS)                                        0.18       1.22 r
  U274/Y (INVX4TS)                                        0.08       1.30 f
  U574/Y (NAND2X2TS)                                      0.13       1.43 r
  U322/Y (MX2X1TS)                                        0.33       1.76 f
  queueRegister_reg_1__7_/D (DFFHQX8TS)                   0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U231/Y (NOR2X8TS)                                       0.14       1.32 r
  U404/Y (NAND2X2TS)                                      0.14       1.46 f
  U443/Y (CLKMX2X2TS)                                     0.31       1.77 f
  queueRegister_reg_4__9_/D (DFFHQX8TS)                   0.00       1.77 f
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__9_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U231/Y (NOR2X8TS)                                       0.14       1.32 r
  U595/Y (NAND2X2TS)                                      0.14       1.46 f
  U621/Y (CLKMX2X2TS)                                     0.31       1.76 f
  queueRegister_reg_5__6_/D (DFFHQX8TS)                   0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U231/Y (NOR2X8TS)                                       0.14       1.32 r
  U600/Y (NAND2X2TS)                                      0.14       1.46 f
  U604/Y (CLKMX2X2TS)                                     0.31       1.76 f
  queueRegister_reg_5__0_/D (DFFHQX8TS)                   0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__0_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U231/Y (NOR2X8TS)                                       0.14       1.32 r
  U600/Y (NAND2X2TS)                                      0.14       1.46 f
  U601/Y (CLKMX2X2TS)                                     0.31       1.76 f
  queueRegister_reg_5__8_/D (DFFHQX8TS)                   0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U434/Y (NAND2X1TS)                                      0.09       0.98 f
  U435/Y (NOR2X1TS)                                       0.18       1.16 r
  U436/Y (NAND2X2TS)                                      0.15       1.31 f
  U562/Y (XOR2X1TS)                                       0.17       1.47 r
  U563/Y (OAI21X1TS)                                      0.16       1.63 f
  queueEndPointer_reg_8_/D (DFFSX4TS)                     0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U386/Y (BUFX4TS)                                        0.17       1.48 r
  U278/Y (INVX4TS)                                        0.08       1.56 f
  U227/Y (INVX6TS)                                        0.07       1.62 r
  U223/Y (MX2X2TS)                                        0.18       1.81 r
  queueRegister_reg_5__5_/D (DFFHQX4TS)                   0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.19       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U352/Y (BUFX8TS)                                        0.18       1.22 r
  U274/Y (INVX4TS)                                        0.08       1.30 f
  U574/Y (NAND2X2TS)                                      0.13       1.43 r
  U580/Y (CLKMX2X2TS)                                     0.32       1.75 f
  queueRegister_reg_1__0_/D (DFFHQX8TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__0_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U337/Y (MX2X1TS)                                        0.30       1.75 f
  queueRegister_reg_3__6_/D (DFFHQX4TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__6_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U335/Y (MX2X1TS)                                        0.30       1.75 f
  queueRegister_reg_3__0_/D (DFFHQX4TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__0_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U352/Y (BUFX8TS)                                        0.18       1.22 r
  U274/Y (INVX4TS)                                        0.08       1.30 f
  U575/Y (NAND2X2TS)                                      0.12       1.42 r
  U622/Y (CLKMX2X2TS)                                     0.32       1.74 f
  queueRegister_reg_1__6_/D (DFFHQX8TS)                   0.00       1.74 f
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.99


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.88       0.88 r
  U377/Y (NAND4X2TS)                                      0.19       1.07 f
  U559/Y (NOR2X1TS)                                       0.19       1.26 r
  U560/Y (XNOR2X1TS)                                      0.18       1.44 r
  U561/Y (OAI21X1TS)                                      0.18       1.61 f
  queueEndPointer_reg_7_/D (DFFSX4TS)                     0.00       1.61 f
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U352/Y (BUFX8TS)                                        0.17       1.18 f
  U231/Y (NOR2X8TS)                                       0.14       1.32 r
  U230/Y (NAND2X4TS)                                      0.11       1.44 f
  U442/Y (CLKMX2X2TS)                                     0.30       1.73 f
  queueRegister_reg_5__9_/D (DFFHQX4TS)                   0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__9_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: indexCounter_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_8_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U369/Y (INVX2TS)                                        0.11       1.43 f
  U370/Y (INVX2TS)                                        0.10       1.53 r
  U321/Y (MX2X1TS)                                        0.24       1.76 r
  queueRegister_reg_1__8_/D (DFFHQX4TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__8_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.88       0.88 r
  U377/Y (NAND4X2TS)                                      0.19       1.07 f
  U275/Y (CLKINVX2TS)                                     0.12       1.19 r
  U419/Y (CLKINVX1TS)                                     0.09       1.28 f
  U420/Y (XOR2X1TS)                                       0.22       1.50 f
  U421/Y (OAI21X1TS)                                      0.19       1.68 r
  queueEndPointer_reg_4_/D (DFFSHQX8TS)                   0.00       1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_4_/CK (DFFSHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.26       0.74
  data required time                                                 0.74
  --------------------------------------------------------------------------
  data required time                                                 0.74
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.95


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.88       0.88 r
  U581/Y (NAND2X1TS)                                      0.13       1.01 f
  U614/Y (NOR2X1TS)                                       0.15       1.15 r
  U615/Y (XNOR2X1TS)                                      0.24       1.39 f
  U616/Y (MXI2X1TS)                                       0.20       1.59 r
  queueEndPointer_reg_3_/D (DFFSHQX8TS)                   0.00       1.59 r
  data arrival time                                                  1.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_3_/CK (DFFSHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.88       0.88 r
  U377/Y (NAND4X2TS)                                      0.19       1.07 f
  U564/Y (NOR2X1TS)                                       0.17       1.24 r
  U565/Y (XOR2X1TS)                                       0.24       1.48 f
  U566/Y (OAI21X1TS)                                      0.17       1.65 r
  queueEndPointer_reg_5_/D (DFFRHQX2TS)                   0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_5_/CK (DFFRHQX2TS)                  0.00       1.00 r
  library setup time                                     -0.22       0.78
  data required time                                                 0.78
  --------------------------------------------------------------------------
  data required time                                                 0.78
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.87


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX1TS)                     1.01       1.51 f
  U236/Y (CLKINVX3TS)                                     0.10       1.61 r
  U343/Y (XOR2XLTS)                                       0.19       1.80 f
  indexCounter_reg_0_/D (DFFNSRX1TS)                      0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_0_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.51       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.88       0.88 r
  U612/Y (INVX2TS)                                        0.06       0.94 f
  U342/Y (XOR2X1TS)                                       0.20       1.14 f
  U613/Y (CLKMX2X2TS)                                     0.29       1.43 f
  queueEndPointer_reg_1_/D (DFFSX4TS)                     0.00       1.43 f
  data arrival time                                                  1.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.80


  Startpoint: queueEndPointer_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_0_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_0_/Q (DFFSX4TS)                     0.71       0.71 f
  U296/Y (INVX2TS)                                        0.09       0.81 r
  U364/Y (XNOR2X1TS)                                      0.21       1.01 f
  queueEndPointer_reg_0_/D (DFFSX4TS)                     0.00       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_0_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


    Design: InputQueueRegister

    max_area               0.00
  - Current Area       10077.12
  ------------------------------
    Slack              -10077.12  (VIOLATED)


Min pulse width constraints

                       Required      Actual
  Pin                pulse width   pulse width   Slack           Scenario
--------------------------------------------------------------------------------
  indexCounter_reg_0_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_1_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_2_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_3_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_4_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_5_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_6_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_7_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_8_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_9_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_0_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_1_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_2_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_3_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_4_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_5_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_6_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_7_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_8_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_9_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)

1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:05:32 2018
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U311/Y (NAND3X8TS)                                      0.10       1.69 f
  U312/Y (NOR3X4TS)                                       0.19       1.88 r
  U308/Y (XOR2X4TS)                                       0.17       2.04 r
  U305/Y (OAI21X2TS)                                      0.13       2.17 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.15


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U311/Y (NAND3X8TS)                                      0.10       1.69 f
  U303/Y (CLKINVX6TS)                                     0.09       1.78 r
  U218/Y (NAND2X2TS)                                      0.07       1.84 f
  U217/Y (XOR2X1TS)                                       0.14       1.99 r
  U214/Y (OAI21XLTS)                                      0.16       2.15 f
  indexCounter_reg_6_/D (DFFNSRX1TS)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.14


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U240/Y (INVX6TS)                                        0.09       1.59 r
  U336/Y (MX2X1TS)                                        0.30       1.89 f
  queueRegister_reg_3__5_/D (DFFHQX4TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.14


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U241/Y (CLKINVX6TS)                                     0.09       1.53 r
  U240/Y (INVX6TS)                                        0.07       1.60 f
  U336/Y (MX2X1TS)                                        0.29       1.89 f
  queueRegister_reg_3__5_/D (DFFHQX4TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.14


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U386/Y (BUFX4TS)                                        0.17       1.48 r
  U310/Y (AND2X8TS)                                       0.18       1.66 r
  U290/Y (INVX3TS)                                        0.07       1.74 f
  U312/Y (NOR3X4TS)                                       0.13       1.86 r
  U308/Y (XOR2X4TS)                                       0.17       2.03 r
  U305/Y (OAI21X2TS)                                      0.13       2.16 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.16 f
  data arrival time                                                  2.16

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.14


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/Q (DFFNSRX1TS)                      0.85       1.35 r
  U382/Y (NAND2X2TS)                                      0.15       1.49 f
  U383/Y (CLKINVX6TS)                                     0.09       1.59 r
  U311/Y (NAND3X8TS)                                      0.10       1.69 f
  U446/Y (NOR2BX2TS)                                      0.13       1.82 r
  U447/Y (XOR2X1TS)                                       0.16       1.98 r
  U239/Y (OAI21XLTS)                                      0.16       2.15 f
  indexCounter_reg_5_/D (DFFNSRX1TS)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U384/Y (INVX2TS)                                        0.13       1.45 f
  U385/Y (CLKINVX6TS)                                     0.11       1.55 r
  U311/Y (NAND3X8TS)                                      0.12       1.67 f
  U312/Y (NOR3X4TS)                                       0.19       1.86 r
  U308/Y (XOR2X4TS)                                       0.17       2.03 r
  U305/Y (OAI21X2TS)                                      0.13       2.15 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U363/Y (INVX4TS)                                        0.10       1.60 r
  U624/Y (CLKMX2X2TS)                                     0.29       1.89 f
  queueRegister_reg_3__4_/D (DFFHQX8TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U363/Y (INVX4TS)                                        0.10       1.60 r
  U610/Y (CLKMX2X2TS)                                     0.29       1.89 f
  queueRegister_reg_3__1_/D (DFFHQX8TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.88       0.88 r
  U374/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.10       1.04 r
  U315/Y (NOR2X4TS)                                       0.09       1.13 f
  U362/Y (AND2X8TS)                                       0.17       1.30 f
  U208/Y (NAND2X4TS)                                      0.09       1.39 r
  U241/Y (CLKINVX6TS)                                     0.11       1.50 f
  U363/Y (INVX4TS)                                        0.10       1.60 r
  U611/Y (CLKMX2X2TS)                                     0.29       1.89 f
  queueRegister_reg_3__7_/D (DFFHQX8TS)                   0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.78       0.78 f
  U374/Y (NOR2X4TS)                                       0.11       0.89 r
  U375/Y (NAND2X4TS)                                      0.11       1.00 f
  U315/Y (NOR2X4TS)                                       0.16       1.16 r
  U362/Y (AND2X8TS)                                       0.19       1.35 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U241/Y (CLKINVX6TS)                                     0.09       1.53 r
  U240/Y (INVX6TS)                                        0.07       1.59 f
  U336/Y (MX2X1TS)                                        0.29       1.88 f
  queueRegister_reg_3__5_/D (DFFHQX4TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.84       1.34 r
  U382/Y (NAND2X2TS)                                      0.13       1.48 f
  U383/Y (CLKINVX6TS)                                     0.09       1.57 r
  U311/Y (NAND3X8TS)                                      0.10       1.67 f
  U312/Y (NOR3X4TS)                                       0.19       1.86 r
  U308/Y (XOR2X4TS)                                       0.17       2.02 r
  U305/Y (OAI21X2TS)                                      0.13       2.15 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U202/Y (INVX4TS)                                        0.07       1.61 f
  U620/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__6_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U202/Y (INVX4TS)                                        0.07       1.61 f
  U609/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__7_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U350/Y (AND2X8TS)                                       0.17       1.53 r
  U202/Y (INVX4TS)                                        0.07       1.61 f
  U606/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_2__8_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.88       0.88 r
  U373/Y (NOR2X4TS)                                       0.07       0.95 f
  U375/Y (NAND2X4TS)                                      0.09       1.03 r
  U315/Y (NOR2X4TS)                                       0.09       1.12 f
  U362/Y (AND2X8TS)                                       0.17       1.29 f
  U208/Y (NAND2X4TS)                                      0.09       1.38 r
  U241/Y (CLKINVX6TS)                                     0.11       1.49 f
  U240/Y (INVX6TS)                                        0.09       1.58 r
  U336/Y (MX2X1TS)                                        0.30       1.88 f
  queueRegister_reg_3__5_/D (DFFHQX4TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U241/Y (CLKINVX6TS)                                     0.09       1.53 r
  U363/Y (INVX4TS)                                        0.07       1.60 f
  U624/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_3__4_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U241/Y (CLKINVX6TS)                                     0.09       1.53 r
  U363/Y (INVX4TS)                                        0.07       1.60 f
  U610/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_3__1_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: queueEndPointer_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_8_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_8_/QN (DFFSX4TS)                    0.78       0.78 f
  U373/Y (NOR2X4TS)                                       0.13       0.91 r
  U375/Y (NAND2X4TS)                                      0.10       1.01 f
  U315/Y (NOR2X4TS)                                       0.16       1.17 r
  U362/Y (AND2X8TS)                                       0.19       1.36 r
  U208/Y (NAND2X4TS)                                      0.09       1.44 f
  U241/Y (CLKINVX6TS)                                     0.09       1.53 r
  U363/Y (INVX4TS)                                        0.07       1.60 f
  U611/Y (CLKMX2X2TS)                                     0.28       1.88 f
  queueRegister_reg_3__7_/D (DFFHQX8TS)                   0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.13


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.90       1.40 r
  U310/Y (AND2X8TS)                                       0.25       1.65 r
  U290/Y (INVX3TS)                                        0.07       1.72 f
  U312/Y (NOR3X4TS)                                       0.13       1.85 r
  U308/Y (XOR2X4TS)                                       0.17       2.02 r
  U305/Y (OAI21X2TS)                                      0.13       2.15 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.12


1
