{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749587046202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749587046203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 17:23:49 2025 " "Processing started: Tue Jun 10 17:23:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749587046203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587046203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587046203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749587046682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749587046683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "../src/mux2.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055148 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-rtl " "Found design unit 1: mux3-rtl" {  } { { "../src/mux3.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/mux3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055150 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../src/mux3.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/mux3.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/flopr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/flopr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-rtl " "Found design unit 1: flopr-rtl" {  } { { "../src/flopr.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/flopr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055151 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../src/flopr.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/flopr.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/som_1a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/som_1a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_1a-teste " "Found design unit 1: som_1a-teste" {  } { { "../src/som_1a.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/som_1a.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055153 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_1a " "Found entity 1: som_1a" {  } { { "../src/som_1a.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/som_1a.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-teste " "Found design unit 1: adder-teste" {  } { { "../src/adder.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055154 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/adder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../src/alu.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055156 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/riscv_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/riscv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_pkg " "Found design unit 1: riscv_pkg" {  } { { "../src/riscv_pkg.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/riscv_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 riscv_pkg-body " "Found design unit 2: riscv_pkg-body" {  } { { "../src/riscv_pkg.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/riscv_pkg.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/teste_pkg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/teste_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_pkg-teste " "Found design unit 1: teste_pkg-teste" {  } { { "../src/teste_pkg.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/teste_pkg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055159 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_pkg " "Found entity 1: teste_pkg" {  } { { "../src/teste_pkg.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/teste_pkg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Behavioral " "Found design unit 1: regfile-Behavioral" {  } { { "../src/regfile.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055160 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-rtl " "Found design unit 1: extend-rtl" {  } { { "../src/extend.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/extend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055162 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../src/extend.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/extend.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduar/documents/github/hardwaredescriptionlanguage_sel0632/riscvsingle/src/aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-comportamento " "Found design unit 1: aludec-comportamento" {  } { { "../src/aludec.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/aludec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055163 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../src/aludec.vhd" "" { Text "C:/Users/Eduar/Documents/GitHub/HardwareDescriptionLanguage_SEL0632/riscvsingle/src/aludec.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749587055163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587055163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aludec " "Elaborating entity \"aludec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749587055220 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749587056021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749587056685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749587056685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749587056771 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749587056771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749587056771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749587056771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749587056783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 17:24:16 2025 " "Processing ended: Tue Jun 10 17:24:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749587056783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749587056783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749587056783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749587056783 ""}
