// Seed: 1601367524
module module_0;
  int id_2, id_3;
  id_4(
      .id_0(1),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_2 == id_2),
      .id_4(id_1),
      .id_5(id_2),
      .id_6(id_2++),
      .id_7(1),
      .id_8(id_1),
      .id_9(1),
      .id_10(id_3),
      .id_11(1'd0),
      .id_12(id_1),
      .id_13(1),
      .id_14(~id_5),
      .id_15(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_4;
  module_0();
  always @(posedge 1'b0) begin
    #(id_3) $display(1, id_4, id_1);
  end
  wire id_5;
  and (id_1, id_2, id_3, id_4);
endmodule
