

================================================================
== Vitis HLS Report for 'lz4CompressEngineRun'
================================================================
* Date:           Tue Oct 28 22:02:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  13.243 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+------------------------------------+---------+----------+-----------+-----------+-----+----------+----------+
        |                                     |                                    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline |
        |               Instance              |               Module               |   min   |    max   |    min    |    max    | min |    max   |   Type   |
        +-------------------------------------+------------------------------------+---------+----------+-----------+-----------+-----+----------+----------+
        |lzCompress_6_4_65536_6_1_4096_64_U0  |lzCompress_6_4_65536_6_1_4096_64_s  |        1|  33554512|  15.000 ns|  0.503 sec|    1|  33554512|        no|
        |lzBestMatchFilter_6_65536_U0         |lzBestMatchFilter_6_65536_s         |        ?|         ?|          ?|          ?|    ?|         ?|        no|
        |lzBooster_255_16384_64_U0            |lzBooster_255_16384_64_s            |        ?|         ?|          ?|          ?|    ?|         ?|        no|
        |lz4Compress_4096_1_U0                |lz4Compress_4096_1_s                |        ?|         ?|          ?|          ?|    ?|         ?|  dataflow|
        +-------------------------------------+------------------------------------+---------+----------+-----------+-----------+-----+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|     594|    405|    -|
|Instance         |      106|    -|    2379|   6378|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      106|    0|    2973|   6785|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       37|    0|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |               Instance              |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |lz4Compress_4096_1_U0                |lz4Compress_4096_1_s                |        2|   0|  927|  1990|    0|
    |lzBestMatchFilter_6_65536_U0         |lzBestMatchFilter_6_65536_s         |        0|   0|  470|   658|    0|
    |lzBooster_255_16384_64_U0            |lzBooster_255_16384_64_s            |        8|   0|  470|   900|    0|
    |lzCompress_6_4_65536_6_1_4096_64_U0  |lzCompress_6_4_65536_6_1_4096_64_s  |       96|   0|  512|  2830|    0|
    +-------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                |                                    |      106|   0| 2379|  6378|    0|
    +-------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |bestMatchStream_U  |        0|  99|   0|    -|     8|   32|      256|
    |boosterStream_U    |        0|  99|   0|    -|     8|   32|      256|
    |compressdStream_U  |        0|  99|   0|    -|     8|   32|      256|
    |input_size_c1_U    |        0|  99|   0|    -|     2|   32|       64|
    |input_size_c2_U    |        0|  99|   0|    -|     2|   32|       64|
    |input_size_c_U     |        0|  99|   0|    -|     2|   32|       64|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0| 594|   0|    0|    30|  192|      960|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|inStream_dout         |   in|    8|     ap_fifo|              inStream|       pointer|
|inStream_empty_n      |   in|    1|     ap_fifo|              inStream|       pointer|
|inStream_read         |  out|    1|     ap_fifo|              inStream|       pointer|
|lz4Out_din            |  out|    8|     ap_fifo|                lz4Out|       pointer|
|lz4Out_full_n         |   in|    1|     ap_fifo|                lz4Out|       pointer|
|lz4Out_write          |  out|    1|     ap_fifo|                lz4Out|       pointer|
|lz4Out_eos_din        |  out|    1|     ap_fifo|            lz4Out_eos|       pointer|
|lz4Out_eos_full_n     |   in|    1|     ap_fifo|            lz4Out_eos|       pointer|
|lz4Out_eos_write      |  out|    1|     ap_fifo|            lz4Out_eos|       pointer|
|lz4OutSize_din        |  out|   32|     ap_fifo|            lz4OutSize|       pointer|
|lz4OutSize_full_n     |   in|    1|     ap_fifo|            lz4OutSize|       pointer|
|lz4OutSize_write      |  out|    1|     ap_fifo|            lz4OutSize|       pointer|
|max_lit_limit         |  out|   32|      ap_vld|         max_lit_limit|       pointer|
|max_lit_limit_ap_vld  |  out|    1|      ap_vld|         max_lit_limit|       pointer|
|input_size            |   in|   32|     ap_none|            input_size|        scalar|
|core_idx              |   in|   32|     ap_none|              core_idx|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size" [lz4_compress_test.cpp:65]   --->   Operation 9 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_size_c2 = alloca i64 1" [lz4_compress_test.cpp:65]   --->   Operation 10 'alloca' 'input_size_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_size_c1 = alloca i64 1" [lz4_compress_test.cpp:65]   --->   Operation 11 'alloca' 'input_size_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_size_c = alloca i64 1" [lz4_compress_test.cpp:65]   --->   Operation 12 'alloca' 'input_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%compressdStream = alloca i64 1" [lz4_compress_test.cpp:54]   --->   Operation 13 'alloca' 'compressdStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bestMatchStream = alloca i64 1" [lz4_compress_test.cpp:55]   --->   Operation 14 'alloca' 'bestMatchStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%boosterStream = alloca i64 1" [lz4_compress_test.cpp:56]   --->   Operation 15 'alloca' 'boosterStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 16 [2/2] (6.02ns)   --->   "%call_ln66 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>, i8 %inStream, i32 %compressdStream, i32 %input_size_read, i32 %input_size_c2, i432 %dict" [lz4_compress_test.cpp:66]   --->   Operation 16 'call' 'call_ln66' <Predicate = true> <Delay = 6.02> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln66 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>, i8 %inStream, i32 %compressdStream, i32 %input_size_read, i32 %input_size_c2, i432 %dict" [lz4_compress_test.cpp:66]   --->   Operation 17 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln68 = call void @lzBestMatchFilter<6, 65536>, i32 %compressdStream, i32 %bestMatchStream, i32 %input_size_c2, i32 %input_size_c1" [lz4_compress_test.cpp:68]   --->   Operation 18 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln68 = call void @lzBestMatchFilter<6, 65536>, i32 %compressdStream, i32 %bestMatchStream, i32 %input_size_c2, i32 %input_size_c1" [lz4_compress_test.cpp:68]   --->   Operation 19 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln69 = call void @lzBooster<255, 16384, 64>, i32 %bestMatchStream, i32 %boosterStream, i32 %input_size_c1, i32 %input_size_c" [lz4_compress_test.cpp:69]   --->   Operation 20 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln69 = call void @lzBooster<255, 16384, 64>, i32 %bestMatchStream, i32 %boosterStream, i32 %input_size_c1, i32 %input_size_c" [lz4_compress_test.cpp:69]   --->   Operation 21 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln70 = call void @lz4Compress<4096, 1>, i32 %boosterStream, i8 %lz4Out, i32 %max_lit_limit, i32 %input_size_c, i1 %lz4Out_eos, i32 %lz4OutSize" [lz4_compress_test.cpp:70]   --->   Operation 22 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %input_size_c2, i32 %input_size_c2" [lz4_compress_test.cpp:65]   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [lz4_compress_test.cpp:65]   --->   Operation 24 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %input_size_c1, i32 %input_size_c1" [lz4_compress_test.cpp:65]   --->   Operation 25 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [lz4_compress_test.cpp:65]   --->   Operation 26 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %input_size_c, i32 %input_size_c" [lz4_compress_test.cpp:65]   --->   Operation 27 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln65 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [lz4_compress_test.cpp:65]   --->   Operation 28 'specinterface' 'specinterface_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln65 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_4" [lz4_compress_test.cpp:65]   --->   Operation 29 'specdataflowpipeline' 'specdataflowpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln47 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [lz4_compress_test.cpp:47]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lz4Out, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %lz4Out"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lz4Out_eos, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %lz4Out_eos"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lz4OutSize, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lz4OutSize"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_lit_limit"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_lit_limit, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_size"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %core_idx"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %core_idx, void @empty_2, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @compressdStream_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %compressdStream, i32 %compressdStream"   --->   Operation 45 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @bestMatchStream_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %bestMatchStream, i32 %bestMatchStream"   --->   Operation 47 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @boosterStream_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %boosterStream, i32 %boosterStream"   --->   Operation 49 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615" [lz4_compress_test.cpp:62]   --->   Operation 51 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615" [lz4_compress_test.cpp:63]   --->   Operation 52 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln70 = call void @lz4Compress<4096, 1>, i32 %boosterStream, i8 %lz4Out, i32 %max_lit_limit, i32 %input_size_c, i1 %lz4Out_eos, i32 %lz4OutSize" [lz4_compress_test.cpp:70]   --->   Operation 53 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [lz4_compress_test.cpp:72]   --->   Operation 54 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out_eos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4OutSize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_lit_limit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ input_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ core_idx]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dict]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_size_read           (read                ) [ 001000000]
input_size_c2             (alloca              ) [ 011111111]
input_size_c1             (alloca              ) [ 001111111]
input_size_c              (alloca              ) [ 001111111]
compressdStream           (alloca              ) [ 011111111]
bestMatchStream           (alloca              ) [ 001111111]
boosterStream             (alloca              ) [ 001111111]
call_ln66                 (call                ) [ 000000000]
call_ln68                 (call                ) [ 000000000]
call_ln69                 (call                ) [ 000000000]
empty                     (specchannel         ) [ 000000000]
specinterface_ln65        (specinterface       ) [ 000000000]
empty_40                  (specchannel         ) [ 000000000]
specinterface_ln65        (specinterface       ) [ 000000000]
empty_41                  (specchannel         ) [ 000000000]
specinterface_ln65        (specinterface       ) [ 000000000]
specdataflowpipeline_ln65 (specdataflowpipeline) [ 000000000]
spectopmodule_ln47        (spectopmodule       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_42                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_43                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_44                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specmemcore_ln62          (specmemcore         ) [ 000000000]
specmemcore_ln63          (specmemcore         ) [ 000000000]
call_ln70                 (call                ) [ 000000000]
ret_ln72                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lz4Out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lz4Out_eos">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out_eos"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lz4OutSize">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4OutSize"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_lit_limit">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_lit_limit"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="core_idx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="core_idx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dict">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dict"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 4096, 64>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzBestMatchFilter<6, 65536>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzBooster<255, 16384, 64>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Compress<4096, 1>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c2_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c1_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressdStream_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="input_size_c2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_size_c1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_size_c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="compressdStream_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compressdStream/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bestMatchStream_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bestMatchStream/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="boosterStream_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boosterStream/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_size_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_lzCompress_6_4_65536_6_1_4096_64_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="0" index="3" bw="32" slack="0"/>
<pin id="117" dir="0" index="4" bw="32" slack="0"/>
<pin id="118" dir="0" index="5" bw="432" slack="0"/>
<pin id="119" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_lzBestMatchFilter_6_65536_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2"/>
<pin id="127" dir="0" index="2" bw="32" slack="2"/>
<pin id="128" dir="0" index="3" bw="32" slack="2"/>
<pin id="129" dir="0" index="4" bw="32" slack="2"/>
<pin id="130" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_lzBooster_255_16384_64_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="4"/>
<pin id="135" dir="0" index="2" bw="32" slack="4"/>
<pin id="136" dir="0" index="3" bw="32" slack="4"/>
<pin id="137" dir="0" index="4" bw="32" slack="4"/>
<pin id="138" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_lz4Compress_4096_1_s_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="6"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="32" slack="6"/>
<pin id="146" dir="0" index="5" bw="1" slack="0"/>
<pin id="147" dir="0" index="6" bw="32" slack="0"/>
<pin id="148" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/7 "/>
</bind>
</comp>

<comp id="154" class="1005" name="input_size_read_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_read "/>
</bind>
</comp>

<comp id="159" class="1005" name="input_size_c2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="input_size_c2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="input_size_c1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2"/>
<pin id="167" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_size_c1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="input_size_c_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="4"/>
<pin id="173" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="input_size_c "/>
</bind>
</comp>

<comp id="177" class="1005" name="compressdStream_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="compressdStream "/>
</bind>
</comp>

<comp id="183" class="1005" name="bestMatchStream_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bestMatchStream "/>
</bind>
</comp>

<comp id="189" class="1005" name="boosterStream_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="4"/>
<pin id="191" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="boosterStream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="106" pin="2"/><net_sink comp="112" pin=3"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="157"><net_src comp="106" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="162"><net_src comp="82" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="168"><net_src comp="86" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="174"><net_src comp="90" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="180"><net_src comp="94" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="186"><net_src comp="98" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="192"><net_src comp="102" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lz4Out | {7 8 }
	Port: lz4Out_eos | {7 8 }
	Port: lz4OutSize | {7 8 }
	Port: max_lit_limit | {7 8 }
	Port: dict | {1 2 }
 - Input state : 
	Port: lz4CompressEngineRun : inStream | {1 2 }
	Port: lz4CompressEngineRun : input_size | {1 }
	Port: lz4CompressEngineRun : dict | {1 2 }
  - Chain level:
	State 1
		call_ln66 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_lzCompress_6_4_65536_6_1_4096_64_s_fu_112 |    0    |  6.7099 |   538   |   2414  |    0    |
|   call   |     grp_lzBestMatchFilter_6_65536_s_fu_124    |    0    |    0    |   645   |   384   |    0    |
|          |      grp_lzBooster_255_16384_64_s_fu_132      |    8    |  5.2412 |   450   |   541   |    0    |
|          |        grp_lz4Compress_4096_1_s_fu_140        |    0    |  1.588  |   1065  |   1106  |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   read   |          input_size_read_read_fu_106          |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                               |    8    | 13.5391 |   2698  |   4445  |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|dict|   96   |    0   |    0   |
+----+--------+--------+--------+
|Total|   96   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bestMatchStream_reg_183|   32   |
| boosterStream_reg_189 |   32   |
|compressdStream_reg_177|   32   |
| input_size_c1_reg_165 |   32   |
| input_size_c2_reg_159 |   32   |
|  input_size_c_reg_171 |   32   |
|input_size_read_reg_154|   32   |
+-----------------------+--------+
|         Total         |   224  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_lzCompress_6_4_65536_6_1_4096_64_s_fu_112 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                     |      |      |      |   64   ||  1.588  ||    0    ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   13   |  2698  |  4445  |    0   |
|   Memory  |   96   |    -   |    0   |    0   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |    -   |
|  Register |    -   |    -   |   224  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   104  |   15   |  2922  |  4454  |    0   |
+-----------+--------+--------+--------+--------+--------+
