Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Apr  5 14:17:25 2025
| Host              : Desktop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               76          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1116)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_rvalid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/alu2/clk2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/alu2/clk2_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/enB_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/weB_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/weB_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/weB_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/weB_reg[31]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/c0/weB_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/dc2/en_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/dc2/we_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.165       -8.610                    135                77141        0.009        0.000                      0                77141        1.833        0.000                       0                 34782  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -0.165       -8.610                    135                77045        0.009        0.000                      0                77045        1.833        0.000                       0                 34782  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.335        0.000                      0                   96        0.181        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :          135  Failing Endpoints,  Worst Slack       -0.165ns,  Total Violation       -8.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.457ns (22.840%)  route 4.922ns (77.160%))
  Logic Levels:           17  (CARRY8=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 8.542 - 6.666 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.814ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.736ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.114     2.321    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X39Y141        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.416 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/Q
                         net (fo=1, routed)           0.164     2.580    design_1_i/SAXI_ip_0/inst/c0/dc1/wtag[4]
    SLICE_X40Y141        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     2.680 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18/O
                         net (fo=1, routed)           0.018     2.698    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[6])
                                                      0.267     2.965 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11/CO[6]
                         net (fo=1, routed)           0.538     3.503    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11_n_1
    SLICE_X39Y110        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     3.541 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7/O
                         net (fo=1, routed)           0.111     3.652    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     3.715 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3/O
                         net (fo=289, routed)         0.967     4.682    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3_n_0
    SLICE_X29Y73         LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.201     4.883 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4/O
                         net (fo=2, routed)           0.293     5.176    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4_n_0
    SLICE_X29Y79         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.274 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7/O
                         net (fo=2, routed)           0.023     5.297    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7_n_0
    SLICE_X29Y79         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     5.379 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v_reg[1][7]_i_4/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]
    SLICE_X29Y79         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.409 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]_i_2/O
                         net (fo=30, routed)          0.393     5.802    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_6
    SLICE_X29Y74         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     5.841 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][7]_i_8/O
                         net (fo=173, routed)         0.454     6.295    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][31]_0
    SLICE_X18Y70         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.359 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[6][31]_i_14/O
                         net (fo=11, routed)          0.429     6.788    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[6][21]_1
    SLICE_X16Y64         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     6.826 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[6][26]_i_3/O
                         net (fo=5, routed)           0.555     7.381    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[6][26]
    SLICE_X13Y57         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     7.479 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_7/O
                         net (fo=5, routed)           0.272     7.750    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_7_n_0
    SLICE_X11Y58         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     7.814 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_12/O
                         net (fo=1, routed)           0.112     7.926    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_12_n_0
    SLICE_X11Y57         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     7.964 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_9/O
                         net (fo=1, routed)           0.048     8.012    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_9_n_0
    SLICE_X11Y57         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     8.051 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_6/O
                         net (fo=1, routed)           0.147     8.198    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_6_n_0
    SLICE_X12Y58         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     8.262 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_4/O
                         net (fo=1, routed)           0.341     8.603    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_4_n_0
    SLICE_X13Y65         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     8.642 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][26]_i_1/O
                         net (fo=1, routed)           0.058     8.700    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][26]_0
    SLICE_X13Y65         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.709     8.542    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X13Y65         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][26]/C
                         clock pessimism              0.118     8.660    
                         clock uncertainty           -0.152     8.508    
    SLICE_X13Y65         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     8.535    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][26]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.163ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[25][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 1.542ns (24.279%)  route 4.809ns (75.721%))
  Logic Levels:           17  (CARRY8=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 8.516 - 6.666 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.814ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.736ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.114     2.321    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X39Y141        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.416 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/Q
                         net (fo=1, routed)           0.164     2.580    design_1_i/SAXI_ip_0/inst/c0/dc1/wtag[4]
    SLICE_X40Y141        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     2.680 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18/O
                         net (fo=1, routed)           0.018     2.698    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[6])
                                                      0.267     2.965 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11/CO[6]
                         net (fo=1, routed)           0.538     3.503    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11_n_1
    SLICE_X39Y110        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     3.541 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7/O
                         net (fo=1, routed)           0.111     3.652    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     3.715 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3/O
                         net (fo=289, routed)         0.967     4.682    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3_n_0
    SLICE_X29Y73         LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.201     4.883 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4/O
                         net (fo=2, routed)           0.293     5.176    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4_n_0
    SLICE_X29Y79         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.274 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7/O
                         net (fo=2, routed)           0.023     5.297    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7_n_0
    SLICE_X29Y79         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     5.379 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v_reg[1][7]_i_4/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]
    SLICE_X29Y79         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.409 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]_i_2/O
                         net (fo=30, routed)          0.393     5.802    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_6
    SLICE_X29Y74         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     5.841 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][7]_i_8/O
                         net (fo=173, routed)         0.589     6.430    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[13][31]
    SLICE_X20Y56         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     6.468 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[25][23]_i_3/O
                         net (fo=5, routed)           0.384     6.852    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[25][23]
    SLICE_X18Y47         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.890 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_10/O
                         net (fo=2, routed)           0.122     7.012    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_10_n_0
    SLICE_X18Y49         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     7.161 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_9/O
                         net (fo=6, routed)           0.324     7.485    design_1_i/SAXI_ip_0/inst/c0/il1/c0/data6[23]
    SLICE_X18Y42         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     7.524 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_13/O
                         net (fo=1, routed)           0.100     7.624    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_13_n_0
    SLICE_X18Y42         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     7.724 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_11/O
                         net (fo=1, routed)           0.201     7.925    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_11_n_0
    SLICE_X16Y42         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     7.988 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_8/O
                         net (fo=1, routed)           0.475     8.463    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_8_n_0
    SLICE_X18Y64         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     8.527 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_4/O
                         net (fo=1, routed)           0.048     8.575    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_4_n_0
    SLICE_X18Y64         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     8.613 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[25][23]_i_1/O
                         net (fo=1, routed)           0.059     8.672    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[25][31]_1[23]
    SLICE_X18Y64         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[25][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.683     8.516    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X18Y64         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[25][23]/C
                         clock pessimism              0.118     8.634    
                         clock uncertainty           -0.152     8.482    
    SLICE_X18Y64         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     8.509    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[25][23]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 -0.163    

Slack (VIOLATED) :        -0.163ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.622ns (25.467%)  route 4.747ns (74.533%))
  Logic Levels:           17  (CARRY8=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 8.534 - 6.666 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.814ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.736ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.114     2.321    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X39Y141        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.416 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/Q
                         net (fo=1, routed)           0.164     2.580    design_1_i/SAXI_ip_0/inst/c0/dc1/wtag[4]
    SLICE_X40Y141        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     2.680 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18/O
                         net (fo=1, routed)           0.018     2.698    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[6])
                                                      0.267     2.965 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11/CO[6]
                         net (fo=1, routed)           0.538     3.503    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11_n_1
    SLICE_X39Y110        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     3.541 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7/O
                         net (fo=1, routed)           0.111     3.652    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     3.715 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3/O
                         net (fo=289, routed)         0.967     4.682    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3_n_0
    SLICE_X29Y73         LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.201     4.883 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4/O
                         net (fo=2, routed)           0.293     5.176    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4_n_0
    SLICE_X29Y79         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.274 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7/O
                         net (fo=2, routed)           0.023     5.297    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7_n_0
    SLICE_X29Y79         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     5.379 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v_reg[1][7]_i_4/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]
    SLICE_X29Y79         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.409 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]_i_2/O
                         net (fo=30, routed)          0.393     5.802    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_6
    SLICE_X29Y74         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     5.841 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][7]_i_8/O
                         net (fo=173, routed)         0.587     6.428    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[13][31]
    SLICE_X17Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.544 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[13][26]_i_3/O
                         net (fo=5, routed)           0.167     6.711    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[13][26]
    SLICE_X16Y59         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     6.825 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_10/O
                         net (fo=2, routed)           0.386     7.211    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_10_n_0
    SLICE_X13Y59         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     7.250 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_9/O
                         net (fo=6, routed)           0.228     7.478    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_9_n_0
    SLICE_X12Y57         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     7.517 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_13/O
                         net (fo=1, routed)           0.157     7.674    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_13_n_0
    SLICE_X12Y57         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     7.774 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_11/O
                         net (fo=1, routed)           0.044     7.818    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_11_n_0
    SLICE_X12Y57         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.916 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_8/O
                         net (fo=1, routed)           0.166     8.082    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_8_n_0
    SLICE_X12Y60         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     8.146 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_4/O
                         net (fo=1, routed)           0.447     8.593    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_4_n_0
    SLICE_X17Y62         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     8.632 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][26]_i_1/O
                         net (fo=1, routed)           0.058     8.690    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][31]_2[26]
    SLICE_X17Y62         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.701     8.534    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X17Y62         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][26]/C
                         clock pessimism              0.118     8.652    
                         clock uncertainty           -0.152     8.500    
    SLICE_X17Y62         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     8.527    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][26]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                 -0.163    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[1].way_reg[1][0]_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.074ns (32.809%)  route 4.247ns (67.191%))
  Logic Levels:           16  (LUT4=4 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 8.531 - 6.666 ) 
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.205ns (routing 0.814ns, distribution 1.391ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.736ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.205     2.412    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    RAMB36_X5Y20         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[1].way_reg[1][0]_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTBDOUT[7])
                                                      0.899     3.311 r  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[1].way_reg[1][0]_2/DOUTBDOUT[7]
                         net (fo=4, routed)           0.457     3.768    design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[1].way_reg[1][0]_2_n_124
    SLICE_X47Y91         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     3.883 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][183]_i_5/O
                         net (fo=1, routed)           0.695     4.578    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][183]_i_5_n_0
    SLICE_X24Y95         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     4.678 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][183]_i_4/O
                         net (fo=2, routed)           0.525     5.203    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][183]_i_4_n_0
    SLICE_X28Y76         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     5.265 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][23]_i_7/O
                         net (fo=2, routed)           0.023     5.288    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][23]_i_7_n_0
    SLICE_X28Y76         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     5.370 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v_reg[1][23]_i_4/O
                         net (fo=1, routed)           0.000     5.370    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][23]
    SLICE_X28Y76         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.400 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][23]_i_2/O
                         net (fo=38, routed)          0.304     5.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_7
    SLICE_X27Y79         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.803 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[27][29]_i_19/O
                         net (fo=48, routed)          0.334     6.137    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][3]_6
    SLICE_X23Y85         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     6.235 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[29][11]_i_6/O
                         net (fo=9, routed)           0.287     6.523    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[24][11]
    SLICE_X21Y90         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     6.562 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][11]_i_5/O
                         net (fo=1, routed)           0.367     6.929    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][11]_i_5_n_0
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     6.993 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][11]_i_2/O
                         net (fo=4, routed)           0.454     7.447    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][11]
    SLICE_X14Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     7.486 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_13/O
                         net (fo=1, routed)           0.102     7.588    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_13_n_0
    SLICE_X14Y100        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     7.626 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_10/O
                         net (fo=4, routed)           0.167     7.792    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_10_n_0
    SLICE_X14Y100        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     7.830 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_11/O
                         net (fo=1, routed)           0.027     7.857    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_11_n_0
    SLICE_X14Y100        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     7.947 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][11]_i_8/O
                         net (fo=1, routed)           0.269     8.216    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][11]_i_8_n_0
    SLICE_X14Y94         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     8.279 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_7/O
                         net (fo=1, routed)           0.071     8.350    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_7_n_0
    SLICE_X14Y94         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     8.527 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_4/O
                         net (fo=1, routed)           0.106     8.633    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_4_n_0
    SLICE_X13Y94         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     8.673 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_1/O
                         net (fo=1, routed)           0.060     8.733    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][31]_2[11]
    SLICE_X13Y94         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.698     8.531    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X13Y94         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][11]/C
                         clock pessimism              0.176     8.707    
                         clock uncertainty           -0.152     8.554    
    SLICE_X13Y94         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     8.581    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][11]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 2.322ns (36.489%)  route 4.042ns (63.511%))
  Logic Levels:           19  (LUT3=1 LUT5=5 LUT6=9 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.518 - 6.666 ) 
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.097ns (routing 0.814ns, distribution 1.283ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.736ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.097     2.304    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X0Y9          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.981     3.285 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_9/DOUTBDOUT[5]
                         net (fo=2, routed)           0.638     3.923    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_9_n_126
    SLICE_X17Y48         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     3.986 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[329]_i_4/O
                         net (fo=2, routed)           0.655     4.641    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[329]_i_4_n_0
    SLICE_X24Y82         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     4.679 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_73_73_i_3/O
                         net (fo=1, routed)           0.023     4.702    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_73_73_i_3_n_0
    SLICE_X24Y82         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.791 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_73_73_i_1/O
                         net (fo=5, routed)           0.535     5.326    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[73]
    SLICE_X35Y82         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     5.390 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][9]_i_8/O
                         net (fo=1, routed)           0.010     5.400    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][9]_i_8_n_0
    SLICE_X35Y82         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     5.475 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][9]_i_5/O
                         net (fo=1, routed)           0.000     5.475    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][9]_i_5_n_0
    SLICE_X35Y82         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.502 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][9]_i_2/O
                         net (fo=33, routed)          0.470     5.972    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_12
    SLICE_X29Y86         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.101     6.073 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[27][1]_i_11/O
                         net (fo=3, routed)           0.075     6.148    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][4]_14[0]
    SLICE_X29Y86         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.177     6.325 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[9][1]_i_3/O
                         net (fo=3, routed)           0.054     6.379    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[16][1]_i_3
    SLICE_X29Y86         LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.084     6.463 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[29][1]_i_7/O
                         net (fo=11, routed)          0.181     6.644    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[30][1]_0
    SLICE_X28Y86         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.792 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[7][1]_i_5/O
                         net (fo=2, routed)           0.463     7.255    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[15][1]
    SLICE_X28Y116        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     7.293 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][1]_i_2/O
                         net (fo=6, routed)           0.128     7.421    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][1]
    SLICE_X28Y118        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     7.459 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_8/O
                         net (fo=2, routed)           0.105     7.564    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[7]_295[1]
    SLICE_X28Y119        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     7.605 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_11/O
                         net (fo=6, routed)           0.120     7.725    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_11_n_0
    SLICE_X28Y121        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.039     7.764 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_15/O
                         net (fo=1, routed)           0.110     7.874    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_15_n_0
    SLICE_X28Y120        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.915 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_12/O
                         net (fo=1, routed)           0.016     7.931    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_12_n_0
    SLICE_X28Y120        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     8.017 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][1]_i_9/O
                         net (fo=1, routed)           0.160     8.177    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][1]_i_9_n_0
    SLICE_X28Y121        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     8.293 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_7/O
                         net (fo=1, routed)           0.115     8.408    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_7_n_0
    SLICE_X28Y119        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     8.446 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_4/O
                         net (fo=1, routed)           0.102     8.548    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_4_n_0
    SLICE_X28Y118        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     8.586 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][1]_i_1/O
                         net (fo=1, routed)           0.082     8.668    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][31]_1[1]
    SLICE_X28Y118        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.685     8.518    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X28Y118        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][1]/C
                         clock pessimism              0.123     8.641    
                         clock uncertainty           -0.152     8.489    
    SLICE_X28Y118        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     8.516    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][1]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 1.564ns (24.578%)  route 4.800ns (75.422%))
  Logic Levels:           17  (CARRY8=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.546 - 6.666 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.814ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.736ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.114     2.321    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X39Y141        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.416 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/Q
                         net (fo=1, routed)           0.164     2.580    design_1_i/SAXI_ip_0/inst/c0/dc1/wtag[4]
    SLICE_X40Y141        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     2.680 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18/O
                         net (fo=1, routed)           0.018     2.698    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[6])
                                                      0.267     2.965 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11/CO[6]
                         net (fo=1, routed)           0.538     3.503    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11_n_1
    SLICE_X39Y110        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     3.541 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7/O
                         net (fo=1, routed)           0.111     3.652    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     3.715 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3/O
                         net (fo=289, routed)         0.967     4.682    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3_n_0
    SLICE_X29Y73         LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.201     4.883 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4/O
                         net (fo=2, routed)           0.293     5.176    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4_n_0
    SLICE_X29Y79         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.274 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7/O
                         net (fo=2, routed)           0.023     5.297    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7_n_0
    SLICE_X29Y79         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     5.379 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v_reg[1][7]_i_4/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]
    SLICE_X29Y79         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.409 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]_i_2/O
                         net (fo=30, routed)          0.393     5.802    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_6
    SLICE_X29Y74         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     5.841 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][7]_i_8/O
                         net (fo=173, routed)         0.433     6.274    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][31]_0
    SLICE_X22Y70         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     6.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[18][31]_i_14/O
                         net (fo=11, routed)          0.264     6.602    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[18][21]
    SLICE_X22Y62         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.642 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[18][24]_i_3/O
                         net (fo=5, routed)           0.444     7.086    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[18][24]
    SLICE_X16Y52         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.203 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_7/O
                         net (fo=5, routed)           0.378     7.581    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_7_n_0
    SLICE_X14Y49         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     7.619 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_12/O
                         net (fo=1, routed)           0.182     7.801    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_12_n_0
    SLICE_X14Y54         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.064     7.865 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_9/O
                         net (fo=1, routed)           0.333     8.198    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_9_n_0
    SLICE_X16Y56         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.298 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_6/O
                         net (fo=1, routed)           0.152     8.450    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_6_n_0
    SLICE_X17Y57         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     8.514 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_4/O
                         net (fo=1, routed)           0.049     8.563    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_4_n_0
    SLICE_X17Y57         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.627 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][24]_i_1/O
                         net (fo=1, routed)           0.058     8.685    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][24]_0
    SLICE_X17Y57         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.713     8.546    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X17Y57         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][24]/C
                         clock pessimism              0.118     8.664    
                         clock uncertainty           -0.152     8.512    
    SLICE_X17Y57         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.539    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][24]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[21][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.669ns (26.142%)  route 4.715ns (73.858%))
  Logic Levels:           17  (CARRY8=1 LUT3=3 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.814ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.736ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.114     2.321    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X39Y141        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.416 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/Q
                         net (fo=1, routed)           0.164     2.580    design_1_i/SAXI_ip_0/inst/c0/dc1/wtag[4]
    SLICE_X40Y141        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     2.680 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18/O
                         net (fo=1, routed)           0.018     2.698    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[6])
                                                      0.267     2.965 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11/CO[6]
                         net (fo=1, routed)           0.538     3.503    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11_n_1
    SLICE_X39Y110        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     3.541 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7/O
                         net (fo=1, routed)           0.111     3.652    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     3.715 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3/O
                         net (fo=289, routed)         0.646     4.360    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3_n_0
    SLICE_X45Y93         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.511 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][116]_i_4/O
                         net (fo=2, routed)           0.875     5.387    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][116]_i_4_n_0
    SLICE_X21Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     5.534 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][20]_i_6/O
                         net (fo=1, routed)           0.010     5.544    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][20]_i_6_n_0
    SLICE_X21Y75         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     5.619 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v_reg[1][20]_i_4/O
                         net (fo=1, routed)           0.000     5.619    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][20]
    SLICE_X21Y75         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     5.646 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][20]_i_2/O
                         net (fo=32, routed)          0.426     6.072    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_29
    SLICE_X32Y82         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.134 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][4]_i_8/O
                         net (fo=13, routed)          0.135     6.269    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/p_3_in[0]
    SLICE_X32Y84         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.147     6.416 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[21][4]_i_3/O
                         net (fo=5, routed)           0.264     6.680    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[21][4]
    SLICE_X34Y86         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.062     6.742 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_8/O
                         net (fo=2, routed)           0.108     6.850    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[21]_294[4]
    SLICE_X34Y87         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040     6.890 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_11/O
                         net (fo=6, routed)           0.119     7.008    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_11_n_0
    SLICE_X35Y87         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.040     7.048 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_13/O
                         net (fo=1, routed)           0.487     7.535    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_13_n_0
    SLICE_X38Y89         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.635 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_9/O
                         net (fo=1, routed)           0.584     8.219    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_9_n_0
    SLICE_X33Y90         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     8.258 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_7/O
                         net (fo=1, routed)           0.104     8.362    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_7_n_0
    SLICE_X33Y90         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     8.401 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_4/O
                         net (fo=1, routed)           0.067     8.468    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_4_n_0
    SLICE_X33Y90         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.645 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[21][4]_i_1/O
                         net (fo=1, routed)           0.060     8.705    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[21][31]_1[4]
    SLICE_X33Y90         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[21][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.734     8.567    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X33Y90         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[21][4]/C
                         clock pessimism              0.118     8.685    
                         clock uncertainty           -0.152     8.533    
    SLICE_X33Y90         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     8.560    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[21][4]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.276ns (35.524%)  route 4.131ns (64.476%))
  Logic Levels:           17  (LUT3=1 LUT5=4 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 8.572 - 6.666 ) 
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.101ns (routing 0.814ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.736ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.101     2.308    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X0Y11         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.981     3.289 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_4/DOUTBDOUT[5]
                         net (fo=2, routed)           0.473     3.762    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_4_n_126
    SLICE_X6Y49          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     3.862 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[149]_i_3__0/O
                         net (fo=2, routed)           0.547     4.409    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[149]_i_3__0_n_0
    SLICE_X19Y46         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     4.587 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_149_149_i_2/O
                         net (fo=1, routed)           0.018     4.605    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_149_149_i_2_n_0
    SLICE_X19Y46         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     4.692 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_149_149_i_1/O
                         net (fo=5, routed)           0.624     5.316    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[149]
    SLICE_X28Y72         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.064     5.380 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][21]_i_9/O
                         net (fo=1, routed)           0.012     5.392    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][21]_i_9_n_0
    SLICE_X28Y72         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     5.470 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][21]_i_5/O
                         net (fo=1, routed)           0.000     5.470    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][21]_i_5_n_0
    SLICE_X28Y72         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.498 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][21]_i_2/O
                         net (fo=34, routed)          0.599     6.097    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_20
    SLICE_X29Y93         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.063     6.160 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[5][5]_i_10/O
                         net (fo=3, routed)           0.250     6.410    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][4]_13[3]
    SLICE_X29Y98         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     6.476 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[29][5]_i_7/O
                         net (fo=10, routed)          0.258     6.735    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][5]_0
    SLICE_X28Y103        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     6.773 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[7][5]_i_5/O
                         net (fo=2, routed)           0.251     7.024    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[7][5]
    SLICE_X28Y111        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     7.063 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][5]_i_2/O
                         net (fo=6, routed)           0.106     7.169    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][5]
    SLICE_X28Y111        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.062     7.231 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_8/O
                         net (fo=2, routed)           0.275     7.506    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[7]_295[5]
    SLICE_X29Y119        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     7.544 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_11/O
                         net (fo=6, routed)           0.179     7.723    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_11_n_0
    SLICE_X29Y121        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     7.787 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_14/O
                         net (fo=1, routed)           0.053     7.840    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_14_n_0
    SLICE_X29Y121        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     7.953 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_10/O
                         net (fo=1, routed)           0.116     8.069    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_10_n_0
    SLICE_X29Y119        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     8.216 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_7/O
                         net (fo=1, routed)           0.191     8.407    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_7_n_0
    SLICE_X29Y118        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     8.471 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_4/O
                         net (fo=1, routed)           0.110     8.581    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_4_n_0
    SLICE_X29Y117        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     8.647 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][5]_i_1/O
                         net (fo=1, routed)           0.068     8.715    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][31]_1[5]
    SLICE_X29Y117        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.739     8.572    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X29Y117        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][5]/C
                         clock pessimism              0.123     8.695    
                         clock uncertainty           -0.152     8.543    
    SLICE_X29Y117        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     8.570    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.780ns (28.123%)  route 4.549ns (71.877%))
  Logic Levels:           17  (CARRY8=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.514 - 6.666 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 0.814ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.736ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.114     2.321    design_1_i/SAXI_ip_0/inst/c0/dc1/S_AXI_ACLK
    SLICE_X39Y141        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.416 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wtag_reg[4]/Q
                         net (fo=1, routed)           0.164     2.580    design_1_i/SAXI_ip_0/inst/c0/dc1/wtag[4]
    SLICE_X40Y141        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     2.680 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18/O
                         net (fo=1, routed)           0.018     2.698    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_18_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[6])
                                                      0.267     2.965 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11/CO[6]
                         net (fo=1, routed)           0.538     3.503    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata_reg[255]_i_11_n_1
    SLICE_X39Y110        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     3.541 f  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7/O
                         net (fo=1, routed)           0.111     3.652    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.063     3.715 r  design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3/O
                         net (fo=289, routed)         0.967     4.682    design_1_i/SAXI_ip_0/inst/c0/dc1/wdata[255]_i_3_n_0
    SLICE_X29Y73         LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.201     4.883 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4/O
                         net (fo=2, routed)           0.293     5.176    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][167]_i_4_n_0
    SLICE_X29Y79         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.274 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7/O
                         net (fo=2, routed)           0.023     5.297    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v[1][7]_i_7_n_0
    SLICE_X29Y79         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     5.379 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file_v_reg[1][7]_i_4/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]
    SLICE_X29Y79         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.409 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][7]_i_2/O
                         net (fo=30, routed)          0.393     5.802    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_6
    SLICE_X29Y74         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     5.841 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][7]_i_8/O
                         net (fo=173, routed)         0.433     6.274    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][31]_0
    SLICE_X22Y70         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     6.338 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[18][31]_i_14/O
                         net (fo=11, routed)          0.237     6.574    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[18][21]
    SLICE_X22Y65         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     6.753 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[18][22]_i_3/O
                         net (fo=5, routed)           0.246     6.999    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[18][22]
    SLICE_X21Y59         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     7.063 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_7/O
                         net (fo=5, routed)           0.404     7.467    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_7_n_0
    SLICE_X18Y44         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     7.530 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_12/O
                         net (fo=1, routed)           0.054     7.584    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_12_n_0
    SLICE_X18Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.116     7.700 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_9/O
                         net (fo=1, routed)           0.067     7.767    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_9_n_0
    SLICE_X18Y44         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     7.944 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_6/O
                         net (fo=1, routed)           0.100     8.044    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_6_n_0
    SLICE_X18Y44         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     8.108 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_4/O
                         net (fo=1, routed)           0.444     8.552    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_4_n_0
    SLICE_X22Y66         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.040     8.592 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][22]_i_1/O
                         net (fo=1, routed)           0.058     8.650    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][22]_0
    SLICE_X22Y66         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.681     8.514    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X22Y66         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][22]/C
                         clock pessimism              0.118     8.632    
                         clock uncertainty           -0.152     8.480    
    SLICE_X22Y66         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     8.507    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][22]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 2.154ns (34.505%)  route 4.089ns (65.495%))
  Logic Levels:           18  (LUT3=1 LUT5=4 LUT6=9 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 8.539 - 6.666 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.230ns (routing 0.814ns, distribution 1.416ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.736ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.230     2.437    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X5Y8          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[20])
                                                      0.948     3.385 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_6/DOUTBDOUT[20]
                         net (fo=2, routed)           0.768     4.153    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_6_n_111
    SLICE_X28Y52         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     4.251 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[236]_i_3__0/O
                         net (fo=2, routed)           0.155     4.406    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[236]_i_3__0_n_0
    SLICE_X27Y52         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     4.469 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_236_236_i_2/O
                         net (fo=1, routed)           0.010     4.479    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_236_236_i_2_n_0
    SLICE_X27Y52         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     4.561 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_236_236_i_1/O
                         net (fo=5, routed)           0.655     5.216    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[236]
    SLICE_X22Y73         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     5.316 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][12]_i_9/O
                         net (fo=1, routed)           0.011     5.327    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][12]_i_9_n_0
    SLICE_X22Y73         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     5.403 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][12]_i_5/O
                         net (fo=1, routed)           0.000     5.403    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][12]_i_5_n_0
    SLICE_X22Y73         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     5.430 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][12]_i_2/O
                         net (fo=30, routed)          0.394     5.824    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_27
    SLICE_X20Y81         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.864 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][4]_i_7/O
                         net (fo=20, routed)          0.185     6.049    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][4]_7
    SLICE_X22Y79         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     6.149 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[29][12]_i_9/O
                         net (fo=8, routed)           0.303     6.453    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][12]_0
    SLICE_X17Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     6.492 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[15][12]_i_3/O
                         net (fo=4, routed)           0.108     6.600    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[15][12]
    SLICE_X16Y79         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     6.638 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][12]_i_2/O
                         net (fo=6, routed)           0.110     6.748    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][12]
    SLICE_X16Y79         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     6.787 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_8/O
                         net (fo=2, routed)           0.071     6.858    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[7]_295[12]
    SLICE_X16Y79         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     7.035 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_11/O
                         net (fo=6, routed)           0.058     7.094    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_11_n_0
    SLICE_X16Y79         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     7.133 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_15/O
                         net (fo=1, routed)           0.703     7.836    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_15_n_0
    SLICE_X13Y112        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     7.899 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_12/O
                         net (fo=1, routed)           0.010     7.909    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_12_n_0
    SLICE_X13Y112        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     7.991 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][12]_i_9/O
                         net (fo=1, routed)           0.195     8.186    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][12]_i_9_n_0
    SLICE_X13Y112        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     8.250 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_7/O
                         net (fo=1, routed)           0.112     8.362    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_7_n_0
    SLICE_X14Y111        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     8.403 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_4/O
                         net (fo=1, routed)           0.162     8.565    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_4_n_0
    SLICE_X14Y109        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     8.603 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_1/O
                         net (fo=1, routed)           0.077     8.680    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][31]_1[12]
    SLICE_X14Y109        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.706     8.539    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X14Y109        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][12]/C
                         clock pessimism              0.123     8.662    
                         clock uncertainty           -0.152     8.510    
    SLICE_X14Y109        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     8.537    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][12]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                 -0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.aw_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.aw_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.900%)  route 0.096ns (49.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.744ns (routing 0.736ns, distribution 1.008ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.814ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.744     1.911    design_1_i/axi_interconnect_0/s01_mmu/inst/aclk
    SLICE_X8Y11          FDRE                                         r  design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.aw_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.984 r  design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.aw_cnt_reg[0]/Q
                         net (fo=7, routed)           0.063     2.048    design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/gen_write.w_mask_reg_0[0]
    SLICE_X9Y11          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.027     2.075 r  design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/aw.aw_pipe/gen_write.aw_cnt[4]_i_1/O
                         net (fo=1, routed)           0.033     2.108    design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst_n_3
    SLICE_X9Y11          FDRE                                         r  design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.aw_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.016     2.223    design_1_i/axi_interconnect_0/s01_mmu/inst/aclk
    SLICE_X9Y11          FDRE                                         r  design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.aw_cnt_reg[4]/C
                         clock pessimism             -0.177     2.046    
    SLICE_X9Y11          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.053     2.099    design_1_i/axi_interconnect_0/s01_mmu/inst/gen_write.aw_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_10/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.901%)  route 0.070ns (64.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.982ns (routing 0.410ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.459ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.982     1.093    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y27         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.132 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__3/Q
                         net (fo=4, routed)           0.070     1.202    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__3_n_0
    RAMB36_X1Y5          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_10/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.193     1.331    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y5          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_10/CLKARDCLK
                         clock pessimism             -0.137     1.193    
    RAMB36_X1Y5          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.190    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_10
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_11/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.154%)  route 0.086ns (68.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.962ns (routing 0.410ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.459ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.962     1.073    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X18Y62         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.112 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__2/Q
                         net (fo=4, routed)           0.086     1.198    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__2_n_0
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_11/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.178     1.316    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_11/CLKARDCLK
                         clock pessimism             -0.133     1.183    
    RAMB36_X2Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.180    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_11
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.038ns (27.764%)  route 0.099ns (72.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.031ns (routing 0.410ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.459ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.031     1.142    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X37Y37         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.180 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__5/Q
                         net (fo=4, routed)           0.099     1.278    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__5_n_0
    RAMB36_X4Y7          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.238     1.376    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X4Y7          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8/CLKARDCLK
                         clock pessimism             -0.115     1.261    
    RAMB36_X4Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.003     1.258    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_14/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.476%)  route 0.093ns (70.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.025ns (routing 0.410ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.459ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.025     1.136    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X35Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.175 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep/Q
                         net (fo=2, routed)           0.093     1.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep_n_0
    RAMB18_X3Y17         RAMB18E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_14/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.227     1.365    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB18_X3Y17         RAMB18E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_14/CLKARDCLK
                         clock pessimism             -0.115     1.250    
    RAMB18_X3Y17         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_WEA[0])
                                                     -0.003     1.247    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_14
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.038ns (27.635%)  route 0.100ns (72.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.031ns (routing 0.410ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.459ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.031     1.142    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X37Y37         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.180 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__5/Q
                         net (fo=4, routed)           0.100     1.279    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[2]_rep__5_n_0
    RAMB36_X4Y7          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.238     1.376    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X4Y7          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8/CLKARDCLK
                         clock pessimism             -0.115     1.261    
    RAMB36_X4Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.258    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_8
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_8/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.038ns (27.464%)  route 0.100ns (72.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.034ns (routing 0.410ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.459ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.034     1.145    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X37Y42         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.183 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__5/Q
                         net (fo=4, routed)           0.100     1.283    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__5_n_0
    RAMB36_X4Y8          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_8/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.241     1.379    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X4Y8          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_8/CLKARDCLK
                         clock pessimism             -0.115     1.264    
    RAMB36_X4Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.261    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_8
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_13/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.246%)  route 0.086ns (68.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.019ns (routing 0.410ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.459ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.019     1.130    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X33Y17         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.169 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__0/Q
                         net (fo=4, routed)           0.086     1.254    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__0_n_0
    RAMB36_X3Y3          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_13/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.238     1.376    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X3Y3          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_13/CLKARDCLK
                         clock pessimism             -0.141     1.235    
    RAMB36_X3Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.232    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_13
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm2/outA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule10/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.069ns (32.547%)  route 0.143ns (67.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.854ns (routing 0.736ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.814ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.854     2.021    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm2/S_AXI_ACLK
    SLICE_X44Y24         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm2/outA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     2.090 r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/casm2/outA_reg[7]/Q
                         net (fo=1, routed)           0.143     2.233    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule10/D[7]
    SLICE_X45Y22         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule10/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.130     2.337    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule10/S_AXI_ACLK
    SLICE_X45Y22         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule10/dout_reg[7]/C
                         clock pessimism             -0.183     2.154    
    SLICE_X45Y22         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.209    design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/smodule10/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[260]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_7/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.070ns (25.560%)  route 0.204ns (74.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.698ns (routing 0.736ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.814ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.698     1.865    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X18Y50         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[260]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.935 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata_reg[260]/Q
                         net (fo=5, routed)           0.204     2.139    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/wdata[260]
    RAMB36_X2Y13         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_7/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.058     2.265    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y13         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_7/CLKARDCLK
                         clock pessimism             -0.123     2.142    
    RAMB36_X2Y13         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.029     2.113    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_7
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X4Y16  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][0]_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X4Y16  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][0]_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y19  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][0]_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y19  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][0]_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y21  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][0]_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y21  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][0]_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X4Y20  design_1_i/SAXI_ip_0/inst/c0/dc1/genblk1[0].way_reg[0][0]_3/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X34Y41  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/valid_sr_reg[2]_srl2___inst_c0_c0_c2_s_valid_sr_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X34Y41  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/valid_sr_reg[2]_srl2___inst_c0_c0_c2_s_valid_sr_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X28Y53  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/vrd1_sr_reg[6]_srl3___inst_c0_c0_c2_s_valid_sr_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X28Y53  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/vrd1_sr_reg[6]_srl3___inst_c0_c0_c2_s_valid_sr_reg_r_1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X34Y41  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/valid_sr_reg[2]_srl2___inst_c0_c0_c2_s_valid_sr_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X34Y41  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/valid_sr_reg[2]_srl2___inst_c0_c0_c2_s_valid_sr_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X28Y53  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/vrd1_sr_reg[6]_srl3___inst_c0_c0_c2_s_valid_sr_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.333       2.760      SLICE_X28Y53  design_1_i/SAXI_ip_0/inst/c0/c0/c1_merg/vrd1_sr_reg[6]_srl3___inst_c0_c0_c2_s_valid_sr_reg_r_1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.742     8.575    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.177     8.752    
                         clock uncertainty           -0.152     8.600    
    SLICE_X6Y21          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     8.528    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.742     8.575    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.177     8.752    
                         clock uncertainty           -0.152     8.600    
    SLICE_X6Y21          FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.072     8.528    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.742     8.575    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.177     8.752    
                         clock uncertainty           -0.152     8.600    
    SLICE_X6Y21          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     8.528    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.742     8.575    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.177     8.752    
                         clock uncertainty           -0.152     8.600    
    SLICE_X6Y21          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072     8.528    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.742     8.575    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.177     8.752    
                         clock uncertainty           -0.152     8.600    
    SLICE_X6Y21          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072     8.528    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 8.575 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.742     8.575    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.177     8.752    
                         clock uncertainty           -0.152     8.600    
    SLICE_X6Y21          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072     8.528    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 8.579 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.736ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.746     8.579    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.177     8.756    
                         clock uncertainty           -0.152     8.604    
    SLICE_X6Y21          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     8.532    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 8.579 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.736ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.746     8.579    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.177     8.756    
                         clock uncertainty           -0.152     8.604    
    SLICE_X6Y21          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     8.532    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 8.579 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.736ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.746     8.579    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.177     8.756    
                         clock uncertainty           -0.152     8.604    
    SLICE_X6Y21          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     8.532    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.247ns (24.852%)  route 0.747ns (75.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 8.579 - 6.666 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.814ns, distribution 1.178ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.736ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.992     2.199    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y21          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.298 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.219     2.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y21          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.665 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.528     3.193    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y21          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.746     8.579    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.177     8.756    
                         clock uncertainty           -0.152     8.604    
    SLICE_X6Y21          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     8.532    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  5.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.080ns (37.458%)  route 0.134ns (62.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.459ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.328    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y6           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.138     1.276    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y6           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.109     1.167    
    SLICE_X4Y6           FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.147    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.080ns (37.458%)  route 0.134ns (62.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.459ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.328    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.138     1.276    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.109     1.167    
    SLICE_X4Y6           FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.147    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.080ns (37.458%)  route 0.134ns (62.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.459ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.328    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.138     1.276    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.109     1.167    
    SLICE_X4Y6           FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.147    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.080ns (37.458%)  route 0.134ns (62.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.459ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.328    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.138     1.276    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.109     1.167    
    SLICE_X4Y6           FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.147    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.635%)  route 0.133ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.327    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.137     1.275    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.109     1.166    
    SLICE_X4Y6           FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.635%)  route 0.133ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.327    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.137     1.275    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.109     1.166    
    SLICE_X4Y6           FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.635%)  route 0.133ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.327    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.137     1.275    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.109     1.166    
    SLICE_X4Y6           FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.635%)  route 0.133ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.327    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.137     1.275    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.109     1.166    
    SLICE_X4Y6           FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.635%)  route 0.133ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.327    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.137     1.275    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.109     1.166    
    SLICE_X4Y6           FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.635%)  route 0.133ns (62.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y6           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.154 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y6           LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.221 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.327    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.137     1.275    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.109     1.166    
    SLICE_X4Y6           FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.146    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.181    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.182ns (27.744%)  route 0.474ns (72.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.763ns (routing 0.736ns, distribution 1.027ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.283     0.283    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y179         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     0.465 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.191     0.656    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.763     1.930    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.061ns (24.400%)  route 0.189ns (75.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.139ns (routing 0.459ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.129     0.129    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y179         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.190 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.060     0.250    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.139     1.277    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.096ns (3.661%)  route 2.526ns (96.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.814ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.736ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.028     2.235    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         2.526     4.858    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y7           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.747     1.914    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y7           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.096ns (3.661%)  route 2.526ns (96.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.814ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.736ns, distribution 1.011ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.028     2.235    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         2.526     4.858    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y7           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.747     1.914    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y7           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.608ns  (logic 0.096ns (3.680%)  route 2.512ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.814ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.736ns, distribution 1.004ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.028     2.235    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         2.512     4.844    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y6           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.740     1.907    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y6           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.608ns  (logic 0.096ns (3.680%)  route 2.512ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.814ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.736ns, distribution 1.004ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.028     2.235    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         2.512     4.844    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y6           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.740     1.907    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y6           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.596ns  (logic 0.096ns (3.697%)  route 2.500ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.814ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.736ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.028     2.235    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         2.500     4.832    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y21          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.736     1.903    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y21          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.596ns  (logic 0.096ns (3.697%)  route 2.500ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.814ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.736ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       2.028     2.235    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         2.500     4.832    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y21          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.736     1.903    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y21          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.039ns (3.139%)  route 1.204ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.410ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.459ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.019     1.130    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.169 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.204     2.372    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y21          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.131     1.269    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y21          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.039ns (3.139%)  route 1.204ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.410ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.459ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.019     1.130    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.169 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.204     2.372    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y21          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.131     1.269    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y21          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.039ns (3.124%)  route 1.210ns (96.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.410ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.019     1.130    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.169 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.210     2.378    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y6           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.130     1.268    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y6           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.039ns (3.124%)  route 1.210ns (96.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.410ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.459ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.019     1.130    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.169 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.210     2.378    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y6           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.130     1.268    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y6           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.039ns (3.111%)  route 1.215ns (96.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.410ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.019     1.130    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.169 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.215     2.383    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y7           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.137     1.275    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y7           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.039ns (3.111%)  route 1.215ns (96.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.410ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.459ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.019     1.130    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X1Y172         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.169 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.215     2.383    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y7           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.137     1.275    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y7           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.714ns  (logic 16.160ns (34.593%)  route 30.554ns (65.407%))
  Logic Levels:           181  (CARRY8=144 LUT1=2 LUT3=1 LUT4=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.267    47.504 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/O[6]
                         net (fo=1, routed)           0.219    47.723    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[7]
    SLICE_X22Y152        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    47.900 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_5/O
                         net (fo=1, routed)           0.357    48.257    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_5_n_0
    SLICE_X19Y156        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182    48.439 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_2/O
                         net (fo=1, routed)           0.282    48.721    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_2_n_0
    SLICE_X19Y156        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116    48.837 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_1/O
                         net (fo=1, routed)           0.070    48.907    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_1_n_0
    SLICE_X19Y156        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.477ns  (logic 16.127ns (34.699%)  route 30.350ns (65.301%))
  Logic Levels:           183  (CARRY8=147 LUT1=2 LUT3=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    47.428 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.028    47.456    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30_n_0
    SLICE_X22Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.479 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9/CO[7]
                         net (fo=1, routed)           0.028    47.507    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9_n_0
    SLICE_X22Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.530 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]_i_9/CO[7]
                         net (fo=1, routed)           0.028    47.558    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]_i_9_n_0
    SLICE_X22Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145    47.703 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_i_9/O[5]
                         net (fo=1, routed)           0.395    48.098    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[30]
    SLICE_X18Y156        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179    48.277 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_3/O
                         net (fo=1, routed)           0.176    48.453    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_3_n_0
    SLICE_X19Y158        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148    48.601 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_1/O
                         net (fo=1, routed)           0.069    48.670    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_1_n_0
    SLICE_X19Y158        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.465ns  (logic 15.963ns (34.355%)  route 30.502ns (65.645%))
  Logic Levels:           181  (CARRY8=144 LUT1=2 LUT3=1 LUT4=1 LUT5=31 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.164    47.401 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/O[1]
                         net (fo=1, routed)           0.247    47.648    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[2]
    SLICE_X23Y153        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116    47.764 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_6/O
                         net (fo=1, routed)           0.321    48.085    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_6_n_0
    SLICE_X21Y158        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149    48.234 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_2/O
                         net (fo=1, routed)           0.238    48.472    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_2_n_0
    SLICE_X19Y158        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116    48.588 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_1/O
                         net (fo=1, routed)           0.070    48.658    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_1_n_0
    SLICE_X19Y158        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.458ns  (logic 16.114ns (34.685%)  route 30.344ns (65.315%))
  Logic Levels:           182  (CARRY8=146 LUT1=2 LUT3=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    47.428 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.028    47.456    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30_n_0
    SLICE_X22Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.479 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9/CO[7]
                         net (fo=1, routed)           0.028    47.507    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9_n_0
    SLICE_X22Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129    47.636 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]_i_9/O[6]
                         net (fo=1, routed)           0.289    47.925    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[23]
    SLICE_X23Y155        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179    48.104 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_3/O
                         net (fo=1, routed)           0.315    48.419    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_3_n_0
    SLICE_X22Y160        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174    48.593 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_1/O
                         net (fo=1, routed)           0.058    48.651    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_1_n_0
    SLICE_X22Y160        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.452ns  (logic 16.143ns (34.752%)  route 30.309ns (65.248%))
  Logic Levels:           183  (CARRY8=146 LUT1=2 LUT3=1 LUT4=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    47.428 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.028    47.456    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30_n_0
    SLICE_X22Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.479 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9/CO[7]
                         net (fo=1, routed)           0.028    47.507    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9_n_0
    SLICE_X22Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104    47.611 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]_i_9/O[3]
                         net (fo=1, routed)           0.159    47.770    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[20]
    SLICE_X21Y155        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    47.946 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[20]_i_5/O
                         net (fo=1, routed)           0.162    48.108    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[20]_i_5_n_0
    SLICE_X21Y158        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114    48.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[20]_i_2/O
                         net (fo=1, routed)           0.238    48.460    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[20]_i_2_n_0
    SLICE_X19Y158        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117    48.577 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[20]_i_1/O
                         net (fo=1, routed)           0.068    48.645    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[20]_i_1_n_0
    SLICE_X19Y158        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.420ns  (logic 16.107ns (34.698%)  route 30.313ns (65.302%))
  Logic Levels:           183  (CARRY8=146 LUT1=2 LUT3=1 LUT4=1 LUT5=31 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    47.428 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.028    47.456    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30_n_0
    SLICE_X22Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.479 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9/CO[7]
                         net (fo=1, routed)           0.028    47.507    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9_n_0
    SLICE_X22Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109    47.616 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]_i_9/O[4]
                         net (fo=1, routed)           0.205    47.821    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[21]
    SLICE_X22Y158        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    47.970 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[21]_i_7/O
                         net (fo=1, routed)           0.178    48.148    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[21]_i_7_n_0
    SLICE_X22Y159        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179    48.327 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[21]_i_2/O
                         net (fo=1, routed)           0.171    48.498    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[21]_i_2_n_0
    SLICE_X20Y159        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038    48.536 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[21]_i_1/O
                         net (fo=1, routed)           0.077    48.613    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[21]_i_1_n_0
    SLICE_X20Y159        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.380ns  (logic 15.993ns (34.482%)  route 30.387ns (65.518%))
  Logic Levels:           182  (CARRY8=146 LUT1=2 LUT3=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    47.428 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.028    47.456    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30_n_0
    SLICE_X22Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    47.479 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9/CO[7]
                         net (fo=1, routed)           0.028    47.507    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9_n_0
    SLICE_X22Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146    47.653 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]_i_9/O[7]
                         net (fo=1, routed)           0.241    47.894    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[24]
    SLICE_X23Y155        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100    47.994 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_3/O
                         net (fo=1, routed)           0.406    48.400    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_3_n_0
    SLICE_X22Y159        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    48.515 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_1/O
                         net (fo=1, routed)           0.058    48.573    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_1_n_0
    SLICE_X22Y159        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.335ns  (logic 15.946ns (34.414%)  route 30.389ns (65.586%))
  Logic Levels:           181  (CARRY8=144 LUT1=2 LUT3=1 LUT4=1 LUT5=31 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.167    47.404 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/O[3]
                         net (fo=1, routed)           0.251    47.655    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[4]
    SLICE_X22Y152        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063    47.718 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_6/O
                         net (fo=1, routed)           0.377    48.095    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_6_n_0
    SLICE_X20Y158        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151    48.246 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_2/O
                         net (fo=1, routed)           0.058    48.304    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_2_n_0
    SLICE_X20Y158        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147    48.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_1/O
                         net (fo=1, routed)           0.077    48.528    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_1_n_0
    SLICE_X20Y158        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.319ns  (logic 16.068ns (34.690%)  route 30.251ns (65.310%))
  Logic Levels:           182  (CARRY8=145 LUT1=2 LUT3=1 LUT5=31 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    47.428 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.028    47.456    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30_n_0
    SLICE_X22Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104    47.560 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_9/O[3]
                         net (fo=1, routed)           0.197    47.757    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[12]
    SLICE_X22Y157        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099    47.856 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[12]_i_3/O
                         net (fo=1, routed)           0.010    47.866    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[12]_i_3_n_0
    SLICE_X22Y157        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082    47.948 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[12]_i_2/O
                         net (fo=1, routed)           0.308    48.256    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[12]_i_2_n_0
    SLICE_X19Y157        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    48.430 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[12]_i_1/O
                         net (fo=1, routed)           0.082    48.512    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[12]_i_1_n_0
    SLICE_X19Y157        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.317ns  (logic 16.093ns (34.745%)  route 30.224ns (65.255%))
  Logic Levels:           181  (CARRY8=144 LUT1=2 LUT3=1 LUT4=1 LUT5=32 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.814ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.986     2.193    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/S_AXI_ACLK
    SLICE_X22Y133        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[3]/Q
                         net (fo=138, routed)         2.873     5.165    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/data2s_reg[31]_2[2]
    SLICE_X24Y169        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.203 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53/O
                         net (fo=1, routed)           0.023     5.226    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_53_n_0
    SLICE_X24Y169        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.235     5.461 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24/O[6]
                         net (fo=67, routed)          1.983     7.443    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[4]_i_24_n_9
    SLICE_X27Y153        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     7.543 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[31]_i_343/O
                         net (fo=1, routed)           0.011     7.554    design_1_i/SAXI_ip_0/inst_n_80
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     7.702 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240/CO[7]
                         net (fo=1, routed)           0.028     7.730    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_240_n_0
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.753 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155/CO[7]
                         net (fo=1, routed)           0.028     7.781    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_155_n_0
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.804 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80/CO[7]
                         net (fo=1, routed)           0.028     7.832    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_80_n_0
    SLICE_X27Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.855 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36/CO[7]
                         net (fo=1, routed)           0.028     7.883    design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_36_n_0
    SLICE_X27Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068     7.951 r  design_1_i/SAXI_ip_0/alu2/result_reg[31]_i_10/CO[0]
                         net (fo=37, routed)          0.688     8.639    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[30]
    SLICE_X26Y151        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     8.787 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[30]_i_153/O
                         net (fo=1, routed)           0.008     8.795    design_1_i/SAXI_ip_0/inst_n_107
    SLICE_X26Y151        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.990 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118/CO[7]
                         net (fo=1, routed)           0.028     9.018    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_118_n_0
    SLICE_X26Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.041 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82/CO[7]
                         net (fo=1, routed)           0.028     9.069    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_82_n_0
    SLICE_X26Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.092 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46/CO[7]
                         net (fo=1, routed)           0.028     9.120    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_46_n_0
    SLICE_X26Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.143 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16/CO[7]
                         net (fo=1, routed)           0.028     9.171    design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_16_n_0
    SLICE_X26Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     9.226 r  design_1_i/SAXI_ip_0/alu2/result_reg[30]_i_8/CO[1]
                         net (fo=37, routed)          0.607     9.833    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[29]
    SLICE_X25Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177    10.010 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[29]_i_67/O
                         net (fo=1, routed)           0.010    10.020    design_1_i/SAXI_ip_0/inst_n_653
    SLICE_X25Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    10.253 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42/CO[7]
                         net (fo=1, routed)           0.060    10.313    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_42_n_0
    SLICE_X25Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.336 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24/CO[7]
                         net (fo=1, routed)           0.028    10.364    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_24_n_0
    SLICE_X25Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.387 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.415    design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_12_n_0
    SLICE_X25Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    10.470 r  design_1_i/SAXI_ip_0/alu2/result_reg[29]_i_8/CO[1]
                         net (fo=37, routed)          0.950    11.420    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[28]
    SLICE_X24Y148        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    11.594 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[28]_i_100/O
                         net (fo=1, routed)           0.023    11.617    design_1_i/SAXI_ip_0/inst_n_907
    SLICE_X24Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    11.820 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78/CO[7]
                         net (fo=1, routed)           0.028    11.848    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_78_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.871 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60/CO[7]
                         net (fo=1, routed)           0.060    11.931    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_60_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    11.954 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35/CO[7]
                         net (fo=1, routed)           0.028    11.982    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_35_n_0
    SLICE_X24Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    12.005 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15/CO[7]
                         net (fo=1, routed)           0.028    12.033    design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_15_n_0
    SLICE_X24Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    12.088 r  design_1_i/SAXI_ip_0/alu2/result_reg[28]_i_8/CO[1]
                         net (fo=37, routed)          0.652    12.740    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[27]
    SLICE_X23Y152        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    12.918 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[27]_i_32/O
                         net (fo=1, routed)           0.009    12.927    design_1_i/SAXI_ip_0/inst_n_136
    SLICE_X23Y152        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    13.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16/CO[7]
                         net (fo=1, routed)           0.028    13.103    design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_16_n_0
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    13.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[27]_i_8/CO[1]
                         net (fo=37, routed)          0.610    13.767    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[26]
    SLICE_X27Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    13.915 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[26]_i_68/O
                         net (fo=1, routed)           0.012    13.927    design_1_i/SAXI_ip_0/inst_n_673
    SLICE_X27Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    14.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47/CO[7]
                         net (fo=1, routed)           0.060    14.184    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_47_n_0
    SLICE_X27Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29/CO[7]
                         net (fo=1, routed)           0.028    14.235    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_29_n_0
    SLICE_X27Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    14.258 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15/CO[7]
                         net (fo=1, routed)           0.028    14.286    design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_15_n_0
    SLICE_X27Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    14.341 r  design_1_i/SAXI_ip_0/alu2/result_reg[26]_i_8/CO[1]
                         net (fo=37, routed)          0.400    14.742    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[25]
    SLICE_X28Y151        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    14.892 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[25]_i_80/O
                         net (fo=1, routed)           0.014    14.906    design_1_i/SAXI_ip_0/inst_n_686
    SLICE_X28Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    15.147 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54/CO[7]
                         net (fo=1, routed)           0.028    15.175    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_54_n_0
    SLICE_X28Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.198 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28/CO[7]
                         net (fo=1, routed)           0.028    15.226    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_28_n_0
    SLICE_X28Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    15.249 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14/CO[7]
                         net (fo=1, routed)           0.028    15.277    design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_14_n_0
    SLICE_X28Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    15.332 r  design_1_i/SAXI_ip_0/alu2/result_reg[25]_i_8/CO[1]
                         net (fo=37, routed)          0.418    15.750    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[24]
    SLICE_X29Y150        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    15.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[24]_i_107/O
                         net (fo=1, routed)           0.023    15.947    design_1_i/SAXI_ip_0/inst_n_935
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    16.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85/CO[7]
                         net (fo=1, routed)           0.028    16.178    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_85_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67/CO[7]
                         net (fo=1, routed)           0.028    16.229    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_67_n_0
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49/CO[7]
                         net (fo=1, routed)           0.028    16.280    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_49_n_0
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    16.303 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33/CO[7]
                         net (fo=1, routed)           0.028    16.331    design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_33_n_0
    SLICE_X29Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    16.386 r  design_1_i/SAXI_ip_0/alu2/result_reg[24]_i_10/CO[1]
                         net (fo=37, routed)          0.659    17.045    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[23]
    SLICE_X30Y149        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    17.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[23]_i_137/O
                         net (fo=1, routed)           0.012    17.234    design_1_i/SAXI_ip_0/inst_n_939
    SLICE_X30Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    17.431 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118/CO[7]
                         net (fo=1, routed)           0.060    17.491    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_118_n_0
    SLICE_X30Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.514 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85/CO[7]
                         net (fo=1, routed)           0.028    17.542    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_85_n_0
    SLICE_X30Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49/CO[7]
                         net (fo=1, routed)           0.028    17.593    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_49_n_0
    SLICE_X30Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    17.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028    17.644    design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_18_n_0
    SLICE_X30Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    17.699 r  design_1_i/SAXI_ip_0/alu2/result_reg[23]_i_8/CO[1]
                         net (fo=37, routed)          0.596    18.295    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[22]
    SLICE_X31Y148        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179    18.474 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[22]_i_78/O
                         net (fo=1, routed)           0.017    18.491    design_1_i/SAXI_ip_0/inst_n_945
    SLICE_X31Y148        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    18.641 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60/CO[7]
                         net (fo=1, routed)           0.028    18.669    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_60_n_0
    SLICE_X31Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.692 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42/CO[7]
                         net (fo=1, routed)           0.060    18.752    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_42_n_0
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.775 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24/CO[7]
                         net (fo=1, routed)           0.028    18.803    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_24_n_0
    SLICE_X31Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    18.826 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    18.854    design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_12_n_0
    SLICE_X31Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    18.909 r  design_1_i/SAXI_ip_0/alu2/result_reg[22]_i_8/CO[1]
                         net (fo=37, routed)          0.741    19.650    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[21]
    SLICE_X29Y146        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    19.824 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_129/O
                         net (fo=1, routed)           0.026    19.850    design_1_i/SAXI_ip_0/inst_n_715
    SLICE_X29Y146        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    20.056 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74/CO[7]
                         net (fo=1, routed)           0.028    20.084    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_74_n_0
    SLICE_X29Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.107 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43/CO[7]
                         net (fo=1, routed)           0.028    20.135    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_43_n_0
    SLICE_X29Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    20.158 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35/CO[7]
                         net (fo=1, routed)           0.028    20.186    design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_35_n_0
    SLICE_X29Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    20.241 r  design_1_i/SAXI_ip_0/alu2/result_reg[21]_i_25/CO[1]
                         net (fo=37, routed)          0.447    20.688    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[20]
    SLICE_X28Y144        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150    20.838 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_155/O
                         net (fo=1, routed)           0.018    20.856    design_1_i/SAXI_ip_0/inst_n_964
    SLICE_X28Y144        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    21.094 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107/CO[7]
                         net (fo=1, routed)           0.028    21.122    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_107_n_0
    SLICE_X28Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.145 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65/CO[7]
                         net (fo=1, routed)           0.028    21.173    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_65_n_0
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.196 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34/CO[7]
                         net (fo=1, routed)           0.028    21.224    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_34_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    21.247 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20/CO[7]
                         net (fo=1, routed)           0.028    21.275    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_20_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    21.330 r  design_1_i/SAXI_ip_0/alu2/result_reg[20]_i_11/CO[1]
                         net (fo=37, routed)          1.408    22.738    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[19]
    SLICE_X32Y144        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    22.914 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[19]_i_144/O
                         net (fo=1, routed)           0.008    22.922    design_1_i/SAXI_ip_0/inst_n_968
    SLICE_X32Y144        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    23.117 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106/CO[7]
                         net (fo=1, routed)           0.028    23.145    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_106_n_0
    SLICE_X32Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.168 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64/CO[7]
                         net (fo=1, routed)           0.028    23.196    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_64_n_0
    SLICE_X32Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.219 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33/CO[7]
                         net (fo=1, routed)           0.028    23.247    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_33_n_0
    SLICE_X32Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    23.270 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19/CO[7]
                         net (fo=1, routed)           0.028    23.298    design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_19_n_0
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    23.353 r  design_1_i/SAXI_ip_0/alu2/result_reg[19]_i_8/CO[1]
                         net (fo=37, routed)          0.784    24.137    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[18]
    SLICE_X33Y146        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    24.311 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[18]_i_49/O
                         net (fo=1, routed)           0.010    24.321    design_1_i/SAXI_ip_0/inst_n_483
    SLICE_X33Y146        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    24.516 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26/CO[7]
                         net (fo=1, routed)           0.028    24.544    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_26_n_0
    SLICE_X33Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    24.567 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.028    24.595    design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_14_n_0
    SLICE_X33Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    24.650 r  design_1_i/SAXI_ip_0/alu2/result_reg[18]_i_8/CO[1]
                         net (fo=37, routed)          0.758    25.408    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[17]
    SLICE_X34Y146        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    25.472 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[17]_i_42/O
                         net (fo=1, routed)           0.014    25.486    design_1_i/SAXI_ip_0/inst_n_222
    SLICE_X34Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    25.727 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15/CO[7]
                         net (fo=1, routed)           0.028    25.755    design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_15_n_0
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    25.810 r  design_1_i/SAXI_ip_0/alu2/result_reg[17]_i_8/CO[1]
                         net (fo=37, routed)          0.802    26.612    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[16]
    SLICE_X31Y143        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148    26.760 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_238/O
                         net (fo=1, routed)           0.017    26.777    design_1_i/SAXI_ip_0/inst_n_987
    SLICE_X31Y143        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150    26.927 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188/CO[7]
                         net (fo=1, routed)           0.028    26.955    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_188_n_0
    SLICE_X31Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    26.978 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151/CO[7]
                         net (fo=1, routed)           0.028    27.006    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_151_n_0
    SLICE_X31Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.029 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99/CO[7]
                         net (fo=1, routed)           0.028    27.057    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_99_n_0
    SLICE_X31Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    27.080 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40/CO[7]
                         net (fo=1, routed)           0.028    27.108    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_40_n_0
    SLICE_X31Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    27.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[16]_i_15/CO[1]
                         net (fo=37, routed)          0.505    27.669    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[15]
    SLICE_X30Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    27.846 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_231/O
                         net (fo=1, routed)           0.012    27.858    design_1_i/SAXI_ip_0/inst_n_995
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    28.055 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187/CO[7]
                         net (fo=1, routed)           0.028    28.083    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_187_n_0
    SLICE_X30Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.106 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150/CO[7]
                         net (fo=1, routed)           0.028    28.134    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_150_n_0
    SLICE_X30Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.157 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98/CO[7]
                         net (fo=1, routed)           0.028    28.185    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_98_n_0
    SLICE_X30Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    28.208 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.028    28.236    design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_39_n_0
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    28.291 r  design_1_i/SAXI_ip_0/alu2/result_reg[15]_i_10/CO[1]
                         net (fo=37, routed)          0.782    29.073    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[14]
    SLICE_X29Y141        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174    29.247 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[14]_i_65/O
                         net (fo=1, routed)           0.026    29.273    design_1_i/SAXI_ip_0/inst_n_771
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206    29.479 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42/CO[7]
                         net (fo=1, routed)           0.028    29.507    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_42_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.530 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24/CO[7]
                         net (fo=1, routed)           0.028    29.558    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_24_n_0
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    29.581 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12/CO[7]
                         net (fo=1, routed)           0.028    29.609    design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_12_n_0
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    29.664 r  design_1_i/SAXI_ip_0/alu2/result_reg[14]_i_8/CO[1]
                         net (fo=37, routed)          0.638    30.302    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[13]
    SLICE_X30Y139        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149    30.451 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[13]_i_89/O
                         net (fo=1, routed)           0.010    30.461    design_1_i/SAXI_ip_0/inst_n_1013
    SLICE_X30Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    30.694 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66/CO[7]
                         net (fo=1, routed)           0.028    30.722    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_66_n_0
    SLICE_X30Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.745 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48/CO[7]
                         net (fo=1, routed)           0.028    30.773    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_48_n_0
    SLICE_X30Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.796 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30/CO[7]
                         net (fo=1, routed)           0.028    30.824    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_30_n_0
    SLICE_X30Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    30.847 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16/CO[7]
                         net (fo=1, routed)           0.028    30.875    design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_16_n_0
    SLICE_X30Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    30.930 r  design_1_i/SAXI_ip_0/alu2/result_reg[13]_i_8/CO[1]
                         net (fo=37, routed)          0.506    31.436    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[12]
    SLICE_X31Y138        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177    31.613 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_155/O
                         net (fo=1, routed)           0.024    31.637    design_1_i/SAXI_ip_0/inst_n_1016
    SLICE_X31Y138        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    31.839 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113/CO[7]
                         net (fo=1, routed)           0.028    31.867    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_113_n_0
    SLICE_X31Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.890 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77/CO[7]
                         net (fo=1, routed)           0.028    31.918    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_77_n_0
    SLICE_X31Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.941 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41/CO[7]
                         net (fo=1, routed)           0.028    31.969    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_41_n_0
    SLICE_X31Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    31.992 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18/CO[7]
                         net (fo=1, routed)           0.028    32.020    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_18_n_0
    SLICE_X31Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    32.075 r  design_1_i/SAXI_ip_0/alu2/result_reg[12]_i_6/CO[1]
                         net (fo=37, routed)          0.549    32.624    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[11]
    SLICE_X32Y137        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    32.801 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[11]_i_147/O
                         net (fo=1, routed)           0.012    32.813    design_1_i/SAXI_ip_0/inst_n_1023
    SLICE_X32Y137        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    33.010 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112/CO[7]
                         net (fo=1, routed)           0.028    33.038    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_112_n_0
    SLICE_X32Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.061 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76/CO[7]
                         net (fo=1, routed)           0.028    33.089    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_76_n_0
    SLICE_X32Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.112 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40/CO[7]
                         net (fo=1, routed)           0.028    33.140    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_40_n_0
    SLICE_X32Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    33.163 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17/CO[7]
                         net (fo=1, routed)           0.028    33.191    design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_17_n_0
    SLICE_X32Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    33.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[11]_i_8/CO[1]
                         net (fo=37, routed)          0.610    33.856    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[10]
    SLICE_X29Y134        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    34.033 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[10]_i_80/O
                         net (fo=1, routed)           0.015    34.048    design_1_i/SAXI_ip_0/inst_n_1031
    SLICE_X29Y134        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198    34.246 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60/CO[7]
                         net (fo=1, routed)           0.028    34.274    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_60_n_0
    SLICE_X29Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.297 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42/CO[7]
                         net (fo=1, routed)           0.028    34.325    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_42_n_0
    SLICE_X29Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24/CO[7]
                         net (fo=1, routed)           0.028    34.376    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_24_n_0
    SLICE_X29Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    34.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12/CO[7]
                         net (fo=1, routed)           0.028    34.427    design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_12_n_0
    SLICE_X29Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    34.482 r  design_1_i/SAXI_ip_0/alu2/result_reg[10]_i_8/CO[1]
                         net (fo=37, routed)          0.949    35.431    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[9]
    SLICE_X26Y136        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.116    35.547 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[9]_i_81/O
                         net (fo=1, routed)           0.008    35.555    design_1_i/SAXI_ip_0/inst_n_1038
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    35.750 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68/CO[7]
                         net (fo=1, routed)           0.028    35.778    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_68_n_0
    SLICE_X26Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52/CO[7]
                         net (fo=1, routed)           0.028    35.829    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_52_n_0
    SLICE_X26Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.852 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34/CO[7]
                         net (fo=1, routed)           0.028    35.880    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_34_n_0
    SLICE_X26Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    35.903 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22/CO[7]
                         net (fo=1, routed)           0.028    35.931    design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_22_n_0
    SLICE_X26Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    35.986 r  design_1_i/SAXI_ip_0/alu2/result_reg[9]_i_11/CO[1]
                         net (fo=37, routed)          0.678    36.663    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[8]
    SLICE_X25Y137        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149    36.812 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_92/O
                         net (fo=1, routed)           0.011    36.823    design_1_i/SAXI_ip_0/inst_n_1042
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    36.971 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82/CO[7]
                         net (fo=1, routed)           0.028    36.999    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_82_n_0
    SLICE_X25Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.022 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66/CO[7]
                         net (fo=1, routed)           0.028    37.050    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_66_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.073 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48/CO[7]
                         net (fo=1, routed)           0.028    37.101    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_48_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    37.124 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31/CO[7]
                         net (fo=1, routed)           0.028    37.152    design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_31_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    37.207 r  design_1_i/SAXI_ip_0/alu2/result_reg[8]_i_19/CO[1]
                         net (fo=37, routed)          0.512    37.720    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[7]
    SLICE_X27Y135        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179    37.899 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[7]_i_80/O
                         net (fo=1, routed)           0.011    37.910    design_1_i/SAXI_ip_0/inst_n_1049
    SLICE_X27Y135        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    38.058 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70/CO[7]
                         net (fo=1, routed)           0.028    38.086    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_70_n_0
    SLICE_X27Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.109 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54/CO[7]
                         net (fo=1, routed)           0.028    38.137    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_54_n_0
    SLICE_X27Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.160 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36/CO[7]
                         net (fo=1, routed)           0.028    38.188    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_36_n_0
    SLICE_X27Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    38.211 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24/CO[7]
                         net (fo=1, routed)           0.028    38.239    design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_24_n_0
    SLICE_X27Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.294 r  design_1_i/SAXI_ip_0/alu2/result_reg[7]_i_11/CO[1]
                         net (fo=37, routed)          0.483    38.776    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[6]
    SLICE_X28Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    38.924 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[6]_i_52/O
                         net (fo=1, routed)           0.024    38.948    design_1_i/SAXI_ip_0/inst_n_833
    SLICE_X28Y139        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    39.150 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40/CO[7]
                         net (fo=1, routed)           0.028    39.178    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_40_n_0
    SLICE_X28Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.201 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31/CO[7]
                         net (fo=1, routed)           0.028    39.229    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_31_n_0
    SLICE_X28Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    39.252 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13/CO[7]
                         net (fo=1, routed)           0.028    39.280    design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_13_n_0
    SLICE_X28Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    39.335 r  design_1_i/SAXI_ip_0/alu2/result_reg[6]_i_6/CO[1]
                         net (fo=37, routed)          0.515    39.850    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[5]
    SLICE_X27Y140        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    40.028 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[5]_i_44/O
                         net (fo=1, routed)           0.009    40.037    design_1_i/SAXI_ip_0/inst_n_1064
    SLICE_X27Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148    40.185 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33/CO[7]
                         net (fo=1, routed)           0.028    40.213    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_33_n_0
    SLICE_X27Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.236 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24/CO[7]
                         net (fo=1, routed)           0.028    40.264    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_24_n_0
    SLICE_X27Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.287 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15/CO[7]
                         net (fo=1, routed)           0.028    40.315    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_15_n_0
    SLICE_X27Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    40.338 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11/CO[7]
                         net (fo=1, routed)           0.028    40.366    design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_11_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    40.421 r  design_1_i/SAXI_ip_0/alu2/result_reg[5]_i_6/CO[1]
                         net (fo=37, routed)          0.526    40.948    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[4]
    SLICE_X24Y143        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174    41.122 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[4]_i_164/O
                         net (fo=1, routed)           0.023    41.145    design_1_i/SAXI_ip_0/inst_n_1075
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.203    41.348 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149/CO[7]
                         net (fo=1, routed)           0.028    41.376    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_149_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.399 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119/CO[7]
                         net (fo=1, routed)           0.028    41.427    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_119_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.450 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83/CO[7]
                         net (fo=1, routed)           0.028    41.478    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_83_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    41.501 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44/CO[7]
                         net (fo=1, routed)           0.028    41.529    design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_44_n_0
    SLICE_X24Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    41.584 r  design_1_i/SAXI_ip_0/alu2/result_reg[4]_i_15/CO[1]
                         net (fo=37, routed)          0.648    42.232    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[3]
    SLICE_X25Y144        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    42.346 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[3]_i_26/O
                         net (fo=1, routed)           0.012    42.358    design_1_i/SAXI_ip_0/inst_n_601
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    42.555 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.028    42.583    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_14_n_0
    SLICE_X25Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    42.606 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11/CO[7]
                         net (fo=1, routed)           0.028    42.634    design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_11_n_0
    SLICE_X25Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    42.689 r  design_1_i/SAXI_ip_0/alu2/result_reg[3]_i_6/CO[1]
                         net (fo=37, routed)          0.491    43.179    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[2]
    SLICE_X26Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    43.356 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[2]_i_116/O
                         net (fo=1, routed)           0.012    43.368    design_1_i/SAXI_ip_0/inst_n_1086
    SLICE_X26Y141        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    43.565 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104/CO[7]
                         net (fo=1, routed)           0.028    43.593    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_104_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.616 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81/CO[7]
                         net (fo=1, routed)           0.028    43.644    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_81_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.667 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54/CO[7]
                         net (fo=1, routed)           0.028    43.695    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_54_n_0
    SLICE_X26Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    43.718 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33/CO[7]
                         net (fo=1, routed)           0.028    43.746    design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_33_n_0
    SLICE_X26Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    43.801 r  design_1_i/SAXI_ip_0/alu2/result_reg[2]_i_14/CO[1]
                         net (fo=37, routed)          0.487    44.288    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[1]
    SLICE_X24Y138        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178    44.466 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[1]_i_84/O
                         net (fo=1, routed)           0.018    44.484    design_1_i/SAXI_ip_0/inst_n_1097
    SLICE_X24Y138        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    44.722 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68/CO[7]
                         net (fo=1, routed)           0.028    44.750    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_68_n_0
    SLICE_X24Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.773 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52/CO[7]
                         net (fo=1, routed)           0.028    44.801    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_52_n_0
    SLICE_X24Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.824 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34/CO[7]
                         net (fo=1, routed)           0.028    44.852    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_34_n_0
    SLICE_X24Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    44.875 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22/CO[7]
                         net (fo=1, routed)           0.028    44.903    design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_22_n_0
    SLICE_X24Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.055    44.958 r  design_1_i/SAXI_ip_0/alu2/result_reg[1]_i_11/CO[1]
                         net (fo=37, routed)          0.808    45.766    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[31]_28[0]
    SLICE_X23Y140        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    45.940 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_42/O
                         net (fo=1, routed)           0.010    45.950    design_1_i/SAXI_ip_0/inst_n_627
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    46.145 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19/CO[7]
                         net (fo=1, routed)           0.028    46.173    design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_19_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    46.196 f  design_1_i/SAXI_ip_0/alu2/result_reg[0]_i_8/CO[7]
                         net (fo=1, routed)           0.028    46.224    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[0]_i_2_0[0]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.068    46.292 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.553    46.845    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result10_in[0]
    SLICE_X20Y150        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113    46.958 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89/O
                         net (fo=1, routed)           0.279    47.237    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[15]_i_89_n_0
    SLICE_X22Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.285    47.522 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[15]_i_30/O[7]
                         net (fo=1, routed)           0.160    47.682    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result1[8]
    SLICE_X22Y152        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    47.858 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_6/O
                         net (fo=1, routed)           0.317    48.175    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_6_n_0
    SLICE_X19Y156        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064    48.239 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_2/O
                         net (fo=1, routed)           0.058    48.297    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_2_n_0
    SLICE_X19Y156        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    48.447 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_1/O
                         net (fo=1, routed)           0.063    48.510    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result[8]_i_1_n_0
    SLICE_X19Y156        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.073ns (51.085%)  route 0.070ns (48.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.988ns (routing 0.410ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.988     1.099    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X9Y66          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.137 r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[6]/Q
                         net (fo=3, routed)           0.050     1.186    design_1_i/SAXI_ip_0/inst/c0/c0/pcl/maxi_debug[5]
    SLICE_X9Y66          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.221 r  design_1_i/SAXI_ip_0/inst/c0/c0/pcl/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.020     1.241    design_1_i/SAXI_ip_0/inst/c0_n_111
    SLICE_X9Y66          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StartAddress_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.152ns  (logic 0.054ns (35.533%)  route 0.098ns (64.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.410ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.996     1.107    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X8Y62          FDRE                                         r  design_1_i/SAXI_ip_0/inst/StartAddress_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.146 r  design_1_i/SAXI_ip_0/inst/StartAddress_reg[13]/Q
                         net (fo=2, routed)           0.083     1.229    design_1_i/SAXI_ip_0/inst/c0/c0/pcl/StartAddress[12]
    SLICE_X7Y66          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.244 r  design_1_i/SAXI_ip_0/inst/c0/c0/pcl/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.015     1.259    design_1_i/SAXI_ip_0/inst/c0_n_104
    SLICE_X7Y66          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.151ns  (logic 0.078ns (51.645%)  route 0.073ns (48.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X9Y58          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.153 r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[4]/Q
                         net (fo=3, routed)           0.053     1.206    design_1_i/SAXI_ip_0/inst/c0/c0/pcl/maxi_debug[3]
    SLICE_X9Y58          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.246 r  design_1_i/SAXI_ip_0/inst/c0/c0/pcl/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.020     1.266    design_1_i/SAXI_ip_0/inst/c0_n_113
    SLICE_X9Y58          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.101ns (58.376%)  route 0.072ns (41.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.410ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.989     1.100    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X7Y66          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.141 r  design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[7]/Q
                         net (fo=2, routed)           0.058     1.199    design_1_i/SAXI_ip_0/inst/c0/c0/pcl/maxi_debug[14]
    SLICE_X7Y66          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060     1.259 r  design_1_i/SAXI_ip_0/inst/c0/c0/pcl/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.014     1.273    design_1_i/SAXI_ip_0/inst/c0_n_102
    SLICE_X7Y66          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.184ns  (logic 0.081ns (43.934%)  route 0.103ns (56.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.986ns (routing 0.410ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.986     1.097    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X7Y65          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.137 r  design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[3]/Q
                         net (fo=4, routed)           0.089     1.226    design_1_i/SAXI_ip_0/inst/c0/c0/pcl/maxi_debug[10]
    SLICE_X8Y65          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     1.267 r  design_1_i/SAXI_ip_0/inst/c0/c0/pcl/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.014     1.281    design_1_i/SAXI_ip_0/inst/c0_n_106
    SLICE_X8Y65          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.039ns (17.747%)  route 0.181ns (82.253%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.967ns (routing 0.410ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.967     1.078    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X20Y105        FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y105        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.117 f  design_1_i/SAXI_ip_0/inst/reset_reg_replica_10/Q
                         net (fo=140, routed)         0.181     1.297    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reset_reg_0_repN_10_alias
    SLICE_X16Y103        LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.100ns (54.001%)  route 0.085ns (45.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.004ns (routing 0.410ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.004     1.115    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X9Y58          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.154 r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[2]/Q
                         net (fo=5, routed)           0.065     1.219    design_1_i/SAXI_ip_0/inst/c0/c0/pcl/maxi_debug[1]
    SLICE_X9Y58          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     1.280 r  design_1_i/SAXI_ip_0/inst/c0/c0/pcl/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.020     1.300    design_1_i/SAXI_ip_0/inst/c0_n_115
    SLICE_X9Y58          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/rnextc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.059ns (29.935%)  route 0.138ns (70.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.410ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.999     1.110    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X8Y33          FDRE                                         r  design_1_i/MAXI_ip_0/inst/rnextc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.149 r  design_1_i/MAXI_ip_0/inst/rnextc_reg[4]/Q
                         net (fo=2, routed)           0.132     1.281    design_1_i/SAXI_ip_0/inst/maxi_debug[28]
    SLICE_X7Y39          LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.301 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.006     1.307    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]_i_1_n_0
    SLICE_X7Y39          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.089ns (42.446%)  route 0.121ns (57.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.988ns (routing 0.410ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.988     1.099    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X9Y66          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.138 r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[7]/Q
                         net (fo=2, routed)           0.101     1.238    design_1_i/SAXI_ip_0/inst/c0/c0/pcl/maxi_debug[6]
    SLICE_X9Y66          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.288 r  design_1_i/SAXI_ip_0/inst/c0/c0/pcl/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.020     1.308    design_1_i/SAXI_ip_0/inst/c0_n_110
    SLICE_X9Y66          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StartAddress_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.055ns (26.420%)  route 0.153ns (73.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.996ns (routing 0.410ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       0.996     1.107    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X8Y62          FDRE                                         r  design_1_i/SAXI_ip_0/inst/StartAddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.147 r  design_1_i/SAXI_ip_0/inst/StartAddress_reg[14]/Q
                         net (fo=2, routed)           0.138     1.285    design_1_i/SAXI_ip_0/inst/c0/c0/pcl/StartAddress[13]
    SLICE_X10Y77         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.300 r  design_1_i/SAXI_ip_0/inst/c0/c0/pcl/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.015     1.315    design_1_i/SAXI_ip_0/inst/c0_n_103
    SLICE_X10Y77         LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          3290 Endpoints
Min Delay          3290 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[19][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.509ns  (logic 0.718ns (9.562%)  route 6.791ns (90.438%))
  Logic Levels:           9  (FDRE=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.714ns (routing 0.736ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y158        FDRE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[29]/C
    SLICE_X20Y158        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/result_reg[29]/Q
                         net (fo=41, routed)          4.890     4.986    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/m_res[29]
    SLICE_X11Y68         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.118     5.104 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[19][29]_i_16/O
                         net (fo=1, routed)           0.533     5.637    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_7_1
    SLICE_X16Y68         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     5.785 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_11/O
                         net (fo=1, routed)           0.051     5.836    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_11_n_0
    SLICE_X16Y68         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     5.937 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_7/O
                         net (fo=5, routed)           0.487     6.424    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_7_n_0
    SLICE_X11Y67         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.463 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_12/O
                         net (fo=1, routed)           0.156     6.619    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_12_n_0
    SLICE_X11Y67         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     6.719 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_9/O
                         net (fo=1, routed)           0.099     6.818    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_9_n_0
    SLICE_X11Y67         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     6.856 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_6/O
                         net (fo=1, routed)           0.448     7.304    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_6_n_0
    SLICE_X16Y68         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.344 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_4/O
                         net (fo=1, routed)           0.050     7.394    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_4_n_0
    SLICE_X16Y68         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     7.432 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[19][29]_i_1/O
                         net (fo=1, routed)           0.077     7.509    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[19][29]_0
    SLICE_X16Y68         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[19][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.714     1.881    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X16Y68         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[19][29]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[11][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.413ns  (logic 1.736ns (23.418%)  route 5.677ns (76.582%))
  Logic Levels:           18  (LDCE=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 0.736ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.744     3.112    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X22Y52         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     3.212 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3/O
                         net (fo=1, routed)           0.011     3.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3_n_0
    SLICE_X22Y52         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.306 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_1/O
                         net (fo=5, routed)           0.446     3.751    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[79]
    SLICE_X27Y76         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.900 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8/O
                         net (fo=1, routed)           0.010     3.910    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8_n_0
    SLICE_X27Y76         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.992 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_5/O
                         net (fo=2, routed)           0.213     4.205    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_8_4
    SLICE_X28Y77         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     4.271 f  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_20/O
                         net (fo=1, routed)           0.228     4.499    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_20_n_0
    SLICE_X28Y73         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     4.565 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_8/O
                         net (fo=52, routed)          0.454     5.019    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[19][20]
    SLICE_X35Y74         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     5.119 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[11][8]_i_3/O
                         net (fo=5, routed)           0.244     5.363    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[11][8]_0
    SLICE_X36Y70         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     5.402 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_10/O
                         net (fo=2, routed)           0.102     5.504    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[11]_292[8]
    SLICE_X36Y69         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     5.602 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_13/O
                         net (fo=6, routed)           0.526     6.128    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_13_n_0
    SLICE_X40Y67         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     6.166 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_17/O
                         net (fo=1, routed)           0.059     6.225    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_17_n_0
    SLICE_X40Y67         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.150     6.375 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_12/O
                         net (fo=1, routed)           0.106     6.481    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_12_n_0
    SLICE_X40Y67         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     6.594 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_9/O
                         net (fo=1, routed)           0.458     7.052    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_9_n_0
    SLICE_X35Y71         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.091 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_4/O
                         net (fo=1, routed)           0.113     7.204    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_4_n_0
    SLICE_X35Y71         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     7.353 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[11][8]_i_1/O
                         net (fo=1, routed)           0.060     7.413    design_1_i/SAXI_ip_0/inst/c0/c0/p_1_in__3[0]
    SLICE_X35Y71         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[11][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.768     1.935    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X35Y71         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[11][8]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.516ns (20.479%)  route 5.887ns (79.521%))
  Logic Levels:           20  (LDCE=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.893     3.261    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X23Y36         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     3.325 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_115_115_i_2/O
                         net (fo=1, routed)           0.011     3.336    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_115_115_i_2_n_0
    SLICE_X23Y36         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.083     3.419 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_115_115_i_1/O
                         net (fo=5, routed)           0.676     4.095    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[115]
    SLICE_X26Y80         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     4.134 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][19]_i_8/O
                         net (fo=1, routed)           0.012     4.146    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][19]_i_8_n_0
    SLICE_X26Y80         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.076     4.222 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][19]_i_5/O
                         net (fo=1, routed)           0.000     4.222    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][19]_i_5_n_0
    SLICE_X26Y80         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027     4.249 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][19]_i_2/O
                         net (fo=29, routed)          0.579     4.828    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_4
    SLICE_X30Y92         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.928 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[27][3]_i_11/O
                         net (fo=3, routed)           0.195     5.123    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][4]_14[2]
    SLICE_X30Y98         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.163 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[29][3]_i_9/O
                         net (fo=10, routed)          0.354     5.517    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[29][3]
    SLICE_X31Y106        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     5.558 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][3]_i_5/O
                         net (fo=1, routed)           0.176     5.734    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][3]_i_5_n_0
    SLICE_X30Y108        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     5.881 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][3]_i_2/O
                         net (fo=4, routed)           0.377     6.258    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][3]_0
    SLICE_X31Y119        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.321 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_12/O
                         net (fo=1, routed)           0.054     6.375    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_12_n_0
    SLICE_X31Y119        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     6.439 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_9/O
                         net (fo=4, routed)           0.065     6.504    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_9_n_0
    SLICE_X31Y119        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     6.542 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_10/O
                         net (fo=1, routed)           0.027     6.569    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_10_n_0
    SLICE_X31Y119        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     6.659 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.210     6.869    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][3]_i_7_n_0
    SLICE_X31Y116        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     6.969 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_6/O
                         net (fo=1, routed)           0.113     7.082    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_6_n_0
    SLICE_X31Y113        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.039     7.121 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_4/O
                         net (fo=1, routed)           0.173     7.294    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_4_n_0
    SLICE_X29Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.335 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][3]_i_1/O
                         net (fo=1, routed)           0.068     7.403    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][31]_2[3]
    SLICE_X29Y111        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.742     1.909    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X29Y111        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][3]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 1.573ns (21.285%)  route 5.817ns (78.715%))
  Logic Levels:           21  (LDCE=1 LUT3=1 LUT5=4 LUT6=11 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 0.736ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.747     3.115    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X27Y52         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.063     3.178 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_236_236_i_3/O
                         net (fo=1, routed)           0.011     3.189    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_236_236_i_3_n_0
    SLICE_X27Y52         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.272 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_236_236_i_1/O
                         net (fo=5, routed)           0.655     3.926    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[236]
    SLICE_X22Y73         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.026 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][12]_i_9/O
                         net (fo=1, routed)           0.011     4.037    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][12]_i_9_n_0
    SLICE_X22Y73         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     4.113 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][12]_i_5/O
                         net (fo=1, routed)           0.000     4.113    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][12]_i_5_n_0
    SLICE_X22Y73         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.140 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][12]_i_2/O
                         net (fo=30, routed)          0.394     4.535    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_27
    SLICE_X20Y81         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     4.575 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][4]_i_7/O
                         net (fo=20, routed)          0.185     4.760    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][4]_7
    SLICE_X22Y79         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     4.860 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[29][12]_i_9/O
                         net (fo=8, routed)           0.303     5.163    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][12]_0
    SLICE_X17Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     5.202 r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file[15][12]_i_3/O
                         net (fo=4, routed)           0.108     5.311    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[15][12]
    SLICE_X16Y79         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     5.349 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][12]_i_2/O
                         net (fo=6, routed)           0.110     5.459    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][12]
    SLICE_X16Y79         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     5.498 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_8/O
                         net (fo=2, routed)           0.071     5.569    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[7]_295[12]
    SLICE_X16Y79         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     5.746 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_11/O
                         net (fo=6, routed)           0.058     5.804    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_11_n_0
    SLICE_X16Y79         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     5.843 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_15/O
                         net (fo=1, routed)           0.703     6.546    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_15_n_0
    SLICE_X13Y112        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     6.609 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_12/O
                         net (fo=1, routed)           0.010     6.619    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_12_n_0
    SLICE_X13Y112        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     6.701 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][12]_i_9/O
                         net (fo=1, routed)           0.195     6.896    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][12]_i_9_n_0
    SLICE_X13Y112        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     6.960 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_7/O
                         net (fo=1, routed)           0.112     7.072    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_7_n_0
    SLICE_X14Y111        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     7.113 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_4/O
                         net (fo=1, routed)           0.162     7.275    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_4_n_0
    SLICE_X14Y109        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     7.313 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][12]_i_1/O
                         net (fo=1, routed)           0.077     7.390    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][31]_1[12]
    SLICE_X14Y109        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.706     1.873    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X14Y109        FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][12]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.371ns  (logic 1.426ns (19.345%)  route 5.945ns (80.655%))
  Logic Levels:           18  (LDCE=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.760ns (routing 0.736ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.744     3.112    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X22Y52         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     3.212 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3/O
                         net (fo=1, routed)           0.011     3.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3_n_0
    SLICE_X22Y52         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.306 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_1/O
                         net (fo=5, routed)           0.446     3.751    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[79]
    SLICE_X27Y76         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.900 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8/O
                         net (fo=1, routed)           0.010     3.910    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8_n_0
    SLICE_X27Y76         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.992 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_5/O
                         net (fo=2, routed)           0.213     4.205    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_8_4
    SLICE_X28Y77         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     4.271 f  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_20/O
                         net (fo=1, routed)           0.228     4.499    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_20_n_0
    SLICE_X28Y73         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     4.565 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_8/O
                         net (fo=52, routed)          0.348     4.913    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[19][20]
    SLICE_X29Y67         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     4.975 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[6][15]_i_3/O
                         net (fo=5, routed)           0.428     5.404    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[6][15]
    SLICE_X34Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     5.442 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_10/O
                         net (fo=2, routed)           0.156     5.598    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[6]_290[15]
    SLICE_X35Y62         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     5.660 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_13/O
                         net (fo=6, routed)           0.546     6.206    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_13_n_0
    SLICE_X39Y67         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     6.244 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_16/O
                         net (fo=1, routed)           0.465     6.709    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_16_n_0
    SLICE_X32Y65         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     6.807 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_11/O
                         net (fo=1, routed)           0.045     6.852    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_11_n_0
    SLICE_X32Y65         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.890 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_9/O
                         net (fo=1, routed)           0.099     6.989    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_9_n_0
    SLICE_X31Y65         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     7.028 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_4/O
                         net (fo=1, routed)           0.234     7.262    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_4_n_0
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.303 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[6][15]_i_1/O
                         net (fo=1, routed)           0.068     7.371    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][15]_0
    SLICE_X29Y68         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.760     1.927    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X29Y68         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[6][15]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.362ns  (logic 1.529ns (20.769%)  route 5.833ns (79.231%))
  Logic Levels:           18  (LDCE=1 LUT3=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.775ns (routing 0.736ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.744     3.112    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X22Y52         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     3.212 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3/O
                         net (fo=1, routed)           0.011     3.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3_n_0
    SLICE_X22Y52         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.306 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_1/O
                         net (fo=5, routed)           0.446     3.751    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[79]
    SLICE_X27Y76         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.900 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8/O
                         net (fo=1, routed)           0.010     3.910    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8_n_0
    SLICE_X27Y76         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.992 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_5/O
                         net (fo=2, routed)           0.213     4.205    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_8_4
    SLICE_X28Y77         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     4.271 f  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_20/O
                         net (fo=1, routed)           0.228     4.499    design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_20_n_0
    SLICE_X28Y73         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     4.565 r  design_1_i/SAXI_ip_0/inst/c0/dc1/reg_file[19][20]_i_8/O
                         net (fo=52, routed)          0.463     5.028    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[19][20]
    SLICE_X34Y69         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     5.069 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[18][10]_i_3/O
                         net (fo=5, routed)           0.125     5.194    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[18][10]
    SLICE_X34Y68         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     5.294 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_10/O
                         net (fo=2, routed)           0.100     5.394    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_10_n_0
    SLICE_X35Y68         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     5.457 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_13/O
                         net (fo=6, routed)           0.371     5.828    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_13_n_0
    SLICE_X36Y65         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     5.866 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_14/O
                         net (fo=1, routed)           0.414     6.280    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_14_n_0
    SLICE_X38Y64         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     6.380 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_11/O
                         net (fo=1, routed)           0.470     6.850    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_11_n_0
    SLICE_X36Y68         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.890 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_9/O
                         net (fo=1, routed)           0.152     7.042    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_9_n_0
    SLICE_X35Y68         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.081 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_4/O
                         net (fo=1, routed)           0.101     7.182    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_4_n_0
    SLICE_X34Y68         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     7.280 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[18][10]_i_1/O
                         net (fo=1, routed)           0.082     7.362    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][10]_0
    SLICE_X34Y68         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.775     1.942    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X34Y68         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[18][10]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.360ns  (logic 1.620ns (22.012%)  route 5.740ns (77.988%))
  Logic Levels:           18  (LDCE=1 LUT3=2 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.744ns (routing 0.736ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.725     3.093    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X23Y47         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.192 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_62_62_i_2/O
                         net (fo=1, routed)           0.010     3.202    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_62_62_i_2_n_0
    SLICE_X23Y47         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.284 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_62_62_i_1/O
                         net (fo=5, routed)           0.564     3.848    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[62]
    SLICE_X25Y78         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.996 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][30]_i_8/O
                         net (fo=1, routed)           0.012     4.008    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][30]_i_8_n_0
    SLICE_X25Y78         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.076     4.084 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][30]_i_5/O
                         net (fo=1, routed)           0.000     4.084    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][30]_i_5_n_0
    SLICE_X25Y78         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027     4.111 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][30]_i_2/O
                         net (fo=41, routed)          0.267     4.378    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_31
    SLICE_X25Y84         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     4.417 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[19][6]_i_9/O
                         net (fo=16, routed)          0.572     4.989    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[13][14]
    SLICE_X34Y80         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     5.089 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[13][6]_i_3/O
                         net (fo=5, routed)           0.264     5.353    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[13][6]
    SLICE_X36Y79         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.393 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_8/O
                         net (fo=2, routed)           0.113     5.506    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_8_n_0
    SLICE_X36Y77         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     5.568 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_11/O
                         net (fo=6, routed)           0.463     6.032    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_11_n_0
    SLICE_X39Y73         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     6.070 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_12/O
                         net (fo=1, routed)           0.120     6.190    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_12_n_0
    SLICE_X39Y75         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     6.340 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_9/O
                         net (fo=1, routed)           0.054     6.394    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_9_n_0
    SLICE_X39Y75         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     6.510 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_7/O
                         net (fo=1, routed)           0.057     6.567    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_7_n_0
    SLICE_X39Y75         LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     6.706 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_4/O
                         net (fo=1, routed)           0.554     7.260    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_4_n_0
    SLICE_X32Y78         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.300 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[13][6]_i_1/O
                         net (fo=1, routed)           0.060     7.360    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][31]_2[6]
    SLICE_X32Y78         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.744     1.911    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X32Y78         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[13][6]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.348ns  (logic 1.636ns (22.264%)  route 5.712ns (77.736%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.716ns (routing 0.736ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.744     3.112    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X22Y52         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     3.212 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3/O
                         net (fo=1, routed)           0.011     3.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3_n_0
    SLICE_X22Y52         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.306 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_1/O
                         net (fo=5, routed)           0.446     3.751    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[79]
    SLICE_X27Y76         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.900 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8/O
                         net (fo=1, routed)           0.010     3.910    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8_n_0
    SLICE_X27Y76         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.992 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_5/O
                         net (fo=2, routed)           0.000     3.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/roffset_reg[2]_1
    SLICE_X27Y76         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.019 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_2/O
                         net (fo=36, routed)          0.321     4.341    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_5
    SLICE_X22Y78         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.441 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[27][29]_i_18/O
                         net (fo=26, routed)          0.555     4.996    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][4]_13[10]
    SLICE_X13Y82         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     5.096 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[29][21]_i_8/O
                         net (fo=8, routed)           0.274     5.370    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[9][21]
    SLICE_X11Y82         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     5.408 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][21]_i_7/O
                         net (fo=2, routed)           0.212     5.620    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][21]_i_7_n_0
    SLICE_X9Y81          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     5.661 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][21]_i_3/O
                         net (fo=5, routed)           0.334     5.995    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][21]
    SLICE_X3Y78          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     6.034 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_12/O
                         net (fo=2, routed)           0.156     6.190    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[7]_295[21]
    SLICE_X3Y77          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     6.229 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_11/O
                         net (fo=6, routed)           0.190     6.419    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_11_n_0
    SLICE_X3Y75          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     6.567 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_14/O
                         net (fo=1, routed)           0.254     6.821    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_14_n_0
    SLICE_X3Y80          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064     6.885 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_10/O
                         net (fo=1, routed)           0.108     6.993    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_10_n_0
    SLICE_X4Y80          LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     7.093 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_4/O
                         net (fo=1, routed)           0.111     7.204    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_4_n_0
    SLICE_X4Y82          LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     7.266 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][21]_i_1/O
                         net (fo=1, routed)           0.082     7.348    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][31]_1[21]
    SLICE_X4Y82          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.716     1.883    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X4Y82          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][21]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.340ns  (logic 1.751ns (23.856%)  route 5.589ns (76.144%))
  Logic Levels:           20  (LDCE=1 LUT3=2 LUT5=3 LUT6=11 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 0.736ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.744     3.112    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X22Y52         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     3.212 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3/O
                         net (fo=1, routed)           0.011     3.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3_n_0
    SLICE_X22Y52         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.306 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_1/O
                         net (fo=5, routed)           0.446     3.751    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[79]
    SLICE_X27Y76         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.900 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8/O
                         net (fo=1, routed)           0.010     3.910    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8_n_0
    SLICE_X27Y76         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.992 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_5/O
                         net (fo=2, routed)           0.000     3.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/roffset_reg[2]_1
    SLICE_X27Y76         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.019 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_2/O
                         net (fo=36, routed)          0.321     4.341    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_5
    SLICE_X22Y78         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.441 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[27][29]_i_18/O
                         net (fo=26, routed)          0.522     4.963    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][4]_13[10]
    SLICE_X15Y90         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     5.111 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[29][22]_i_7/O
                         net (fo=12, routed)          0.517     5.628    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[15][22]
    SLICE_X9Y96          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     5.669 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][22]_i_6/O
                         net (fo=3, routed)           0.306     5.975    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][22]_i_6_n_0
    SLICE_X6Y101         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     6.075 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[7][22]_i_3/O
                         net (fo=5, routed)           0.048     6.124    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[7][22]
    SLICE_X6Y101         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.162 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_11/O
                         net (fo=2, routed)           0.053     6.215    design_1_i/SAXI_ip_0/inst/c0/il1/c0/reg_file_reg[7]_295[22]
    SLICE_X6Y101         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     6.329 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_10/O
                         net (fo=6, routed)           0.227     6.556    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_10_n_0
    SLICE_X4Y102         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     6.594 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_14/O
                         net (fo=1, routed)           0.052     6.646    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_14_n_0
    SLICE_X4Y102         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     6.746 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_12/O
                         net (fo=1, routed)           0.217     6.963    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_12_n_0
    SLICE_X5Y101         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     7.026 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_9/O
                         net (fo=1, routed)           0.103     7.129    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_9_n_0
    SLICE_X6Y101         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     7.169 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_4/O
                         net (fo=1, routed)           0.049     7.218    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     7.282 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[7][22]_i_1/O
                         net (fo=1, routed)           0.058     7.340    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][31]_1[22]
    SLICE_X6Y101         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.706     1.873    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X6Y101         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[7][22]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.336ns  (logic 1.769ns (24.112%)  route 5.567ns (75.888%))
  Logic Levels:           20  (LDCE=1 LUT4=2 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.698ns (routing 0.736ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/G
    SLICE_X14Y108        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.148     0.148 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real_reg[5]/Q
                         net (fo=4, routed)           1.617     1.765    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_real[5]
    SLICE_X16Y82         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     1.881 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56/O
                         net (fo=1, routed)           0.172     2.053    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_56_n_0
    SLICE_X16Y78         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.153 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47/O
                         net (fo=1, routed)           0.115     2.268    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_47_n_0
    SLICE_X15Y78         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     2.368 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25/O
                         net (fo=230, routed)         0.744     3.112    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_2_2_i_25_n_0
    SLICE_X22Y52         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.100     3.212 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3/O
                         net (fo=1, routed)           0.011     3.223    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_3_n_0
    SLICE_X22Y52         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     3.306 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mem_reg_0_63_79_79_i_1/O
                         net (fo=5, routed)           0.446     3.751    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/dout[79]
    SLICE_X27Y76         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.900 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8/O
                         net (fo=1, routed)           0.010     3.910    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v[1][15]_i_8_n_0
    SLICE_X27Y76         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.992 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_5/O
                         net (fo=2, routed)           0.000     3.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/roffset_reg[2]_1
    SLICE_X27Y76         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.019 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file_v_reg[1][15]_i_2/O
                         net (fo=36, routed)          0.209     4.228    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/waiting_en_reg_5
    SLICE_X27Y79         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.406 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[27][29]_i_19/O
                         net (fo=48, routed)          0.334     4.740    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/read_rq_filter_reg[2][3]_6
    SLICE_X23Y85         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     4.838 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/reg_file[29][11]_i_6/O
                         net (fo=9, routed)           0.287     5.126    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file_reg[24][11]
    SLICE_X21Y90         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     5.165 f  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][11]_i_5/O
                         net (fo=1, routed)           0.367     5.532    design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][11]_i_5_n_0
    SLICE_X17Y95         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.596 r  design_1_i/SAXI_ip_0/inst/c0/c0/alu2/reg_file[8][11]_i_2/O
                         net (fo=4, routed)           0.454     6.050    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][11]
    SLICE_X14Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     6.089 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_13/O
                         net (fo=1, routed)           0.102     6.191    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_13_n_0
    SLICE_X14Y100        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     6.229 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_10/O
                         net (fo=4, routed)           0.167     6.395    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_10_n_0
    SLICE_X14Y100        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     6.433 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_11/O
                         net (fo=1, routed)           0.027     6.460    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_11_n_0
    SLICE_X14Y100        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     6.550 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][11]_i_8/O
                         net (fo=1, routed)           0.269     6.819    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file_reg[8][11]_i_8_n_0
    SLICE_X14Y94         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     6.882 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_7/O
                         net (fo=1, routed)           0.071     6.953    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_7_n_0
    SLICE_X14Y94         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     7.130 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_4/O
                         net (fo=1, routed)           0.106     7.236    design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_4_n_0
    SLICE_X13Y94         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.276 r  design_1_i/SAXI_ip_0/inst/c0/il1/reg_file[8][11]_i_1/O
                         net (fo=1, routed)           0.060     7.336    design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][31]_2[11]
    SLICE_X13Y94         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.698     1.865    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X13Y94         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/reg_file_reg[8][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.060ns (45.165%)  route 0.073ns (54.835%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.120ns (routing 0.459ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/G
    SLICE_X6Y61          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/Q
                         net (fo=8, routed)           0.073     0.133    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[9]
    SLICE_X5Y61          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.120     1.258    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[73]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.061ns (40.389%)  route 0.090ns (59.611%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.117ns (routing 0.459ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/G
    SLICE_X8Y65          LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/Q
                         net (fo=8, routed)           0.090     0.151    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[11]
    SLICE_X11Y65         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.117     1.255    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X11Y65         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[75]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.061ns (39.351%)  route 0.094ns (60.649%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.117ns (routing 0.459ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/G
    SLICE_X8Y65          LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/Q
                         net (fo=8, routed)           0.094     0.155    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[11]
    SLICE_X11Y65         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.117     1.255    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X11Y65         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[43]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.060ns (36.662%)  route 0.104ns (63.338%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.138ns (routing 0.459ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[2]/G
    SLICE_X9Y58          LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[2]/Q
                         net (fo=8, routed)           0.104     0.164    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[2]
    SLICE_X9Y57          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.138     1.276    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X9Y57          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[98]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.060ns (36.216%)  route 0.106ns (63.784%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.134ns (routing 0.459ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/G
    SLICE_X9Y51          LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/Q
                         net (fo=8, routed)           0.106     0.166    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[29]
    SLICE_X10Y52         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.134     1.272    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X10Y52         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[125]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.075%)  route 0.111ns (64.925%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.121ns (routing 0.459ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[13]/G
    SLICE_X7Y66          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[13]/Q
                         net (fo=8, routed)           0.111     0.171    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[13]
    SLICE_X8Y63          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.121     1.259    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X8Y63          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[45]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.951%)  route 0.112ns (65.049%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.134ns (routing 0.459ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/G
    SLICE_X9Y51          LDCE (EnToQ_AFF2_SLICEM_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[29]/Q
                         net (fo=8, routed)           0.112     0.172    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[29]
    SLICE_X10Y52         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.134     1.272    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X10Y52         FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.920%)  route 0.112ns (65.080%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.122ns (routing 0.459ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/G
    SLICE_X6Y61          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/Q
                         net (fo=8, routed)           0.112     0.172    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[9]
    SLICE_X5Y61          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.122     1.260    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[41]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.061ns (35.200%)  route 0.112ns (64.800%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.125ns (routing 0.459ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/G
    SLICE_X9Y66          LDCE (EnToQ_GFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/Q
                         net (fo=8, routed)           0.112     0.173    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[7]
    SLICE_X5Y64          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X5Y64          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[103]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.061ns (34.516%)  route 0.116ns (65.484%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.115ns (routing 0.459ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/G
    SLICE_X8Y65          LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/Q
                         net (fo=8, routed)           0.116     0.177    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[11]
    SLICE_X8Y65          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=34842, routed)       1.115     1.253    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X8Y65          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg[107]/C





