{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 15:59:20 2018 " "Info: Processing started: Sat Apr 21 15:59:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cache -c cache --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cache -c cache --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "wr " "Info: Assuming node \"wr\" is an undefined clock" {  } { { "write_counter.bdf" "" { Schematic "C:/Users/Kesso/Desktop/SIFI_course_project/write_counter.bdf" { { 248 48 216 264 "wr" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "wr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "wr register register wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] 500.0 MHz Internal " "Info: Clock \"wr\" Internal fmax is restricted to 500.0 MHz between source register \"wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]\" and destination register \"wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.973 ns + Longest register register " "Info: + Longest register to register delay is 0.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] 1 REG LCFF_X9_Y5_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N17; Fanout = 3; REG Node = 'wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.746 ns) 0.973 ns wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] 2 REG LCFF_X9_Y5_N17 3 " "Info: 2: + IC(0.227 ns) + CELL(0.746 ns) = 0.973 ns; Loc. = LCFF_X9_Y5_N17; Fanout = 3; REG Node = 'wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 76.67 % ) " "Info: Total cell delay = 0.746 ns ( 76.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.227 ns ( 23.33 % ) " "Info: Total interconnect delay = 0.227 ns ( 23.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.973 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.227ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr destination 2.582 ns + Shortest register " "Info: + Shortest clock path from clock \"wr\" to destination register is 2.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns wr 1 CLK PIN_U13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 1; CLK Node = 'wr'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "write_counter.bdf" "" { Schematic "C:/Users/Kesso/Desktop/SIFI_course_project/write_counter.bdf" { { 248 48 216 264 "wr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.618 ns) 2.582 ns wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] 2 REG LCFF_X9_Y5_N17 3 " "Info: 2: + IC(1.137 ns) + CELL(0.618 ns) = 2.582 ns; Loc. = LCFF_X9_Y5_N17; Fanout = 3; REG Node = 'wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.96 % ) " "Info: Total cell delay = 1.445 ns ( 55.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 44.04 % ) " "Info: Total interconnect delay = 1.137 ns ( 44.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { wr {} wr~combout {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr source 2.582 ns - Longest register " "Info: - Longest clock path from clock \"wr\" to source register is 2.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns wr 1 CLK PIN_U13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 1; CLK Node = 'wr'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "write_counter.bdf" "" { Schematic "C:/Users/Kesso/Desktop/SIFI_course_project/write_counter.bdf" { { 248 48 216 264 "wr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.618 ns) 2.582 ns wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] 2 REG LCFF_X9_Y5_N17 3 " "Info: 2: + IC(1.137 ns) + CELL(0.618 ns) = 2.582 ns; Loc. = LCFF_X9_Y5_N17; Fanout = 3; REG Node = 'wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.96 % ) " "Info: Total cell delay = 1.445 ns ( 55.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 44.04 % ) " "Info: Total interconnect delay = 1.137 ns ( 44.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { wr {} wr~combout {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { wr {} wr~combout {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 0.827ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { wr {} wr~combout {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.973 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.227ns } { 0.000ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { wr {} wr~combout {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 0.827ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { wr {} wr~combout {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } {  } {  } "" } } { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "wr en wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] 6.746 ns register " "Info: tco from clock \"wr\" to destination pin \"en\" through register \"wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]\" is 6.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr source 2.582 ns + Longest register " "Info: + Longest clock path from clock \"wr\" to source register is 2.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns wr 1 CLK PIN_U13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U13; Fanout = 1; CLK Node = 'wr'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "write_counter.bdf" "" { Schematic "C:/Users/Kesso/Desktop/SIFI_course_project/write_counter.bdf" { { 248 48 216 264 "wr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.618 ns) 2.582 ns wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] 2 REG LCFF_X9_Y5_N17 3 " "Info: 2: + IC(1.137 ns) + CELL(0.618 ns) = 2.582 ns; Loc. = LCFF_X9_Y5_N17; Fanout = 3; REG Node = 'wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.96 % ) " "Info: Total cell delay = 1.445 ns ( 55.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 44.04 % ) " "Info: Total interconnect delay = 1.137 ns ( 44.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { wr {} wr~combout {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.070 ns + Longest register pin " "Info: + Longest register to pin delay is 4.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\] 1 REG LCFF_X9_Y5_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N17; Fanout = 3; REG Node = 'wr_counter:inst\|lpm_counter:lpm_counter_component\|cntr_3ai:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3ai.tdf" "" { Text "C:/Users/Kesso/Desktop/SIFI_course_project/db/cntr_3ai.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(1.982 ns) 4.070 ns en 2 PIN PIN_C18 0 " "Info: 2: + IC(2.088 ns) + CELL(1.982 ns) = 4.070 ns; Loc. = PIN_C18; Fanout = 0; PIN Node = 'en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] en } "NODE_NAME" } } { "write_counter.bdf" "" { Schematic "C:/Users/Kesso/Desktop/SIFI_course_project/write_counter.bdf" { { 264 576 752 280 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 48.70 % ) " "Info: Total cell delay = 1.982 ns ( 48.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 51.30 % ) " "Info: Total interconnect delay = 2.088 ns ( 51.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.070 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} en {} } { 0.000ns 2.088ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { wr wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { wr {} wr~combout {} wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.137ns } { 0.000ns 0.827ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.070 ns" { wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] {} en {} } { 0.000ns 2.088ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 15:59:20 2018 " "Info: Processing ended: Sat Apr 21 15:59:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
