module attributes {tessera.arch = "sm_120", tessera.frontend.authority = "tracer", tessera.ir.version = "1.0", tessera.native.tensor_program = 3 : i64, tessera.native.tensor_program_capacity_types = [memref<65x64xbf16>, memref<64x47xbf16>, memref<65x64xbf16>, memref<65x64xbf16>, memref<65x64xbf16>, memref<65x47xf32>], tessera.native.tensor_program_frame_json = "{"architecture":"sm_120","buffers":[{"bytes":8320,"id":0,"role":"input","shape":[65,64],"storage":"bf16"},{"bytes":6016,"id":1,"role":"input","shape":[64,47],"storage":"bf16"},{"bytes":8320,"id":2,"role":"input","shape":[65,64],"storage":"bf16"},{"bytes":8320,"id":3,"role":"private","shape":[65,64],"storage":"bf16"},{"bytes":8320,"id":4,"role":"private","shape":[65,64],"storage":"bf16"},{"bytes":12220,"id":5,"role":"output","shape":[65,47],"storage":"f32"}],"function":"chain","output":5,"roots":[0,1,2],"schema":"tessera.native.tensor_program_frame.v3","shape_bindings":[[0,1],[1,2],[0,1],[0,1],[0,1],[0,2]],"shape_program":{"entry":"__tessera_tensor_shape_plan","ir":"module {\n  func.func @__tessera_tensor_shape_plan(%arg0: !llvm.ptr, %arg1: !llvm.ptr) -> i32 {\n    %c0_i64 = arith.constant 0 : i64\n    %0 = llvm.getelementptr %arg0[%c0_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    %1 = llvm.load %0 : !llvm.ptr -> i64\n    %c1_i64 = arith.constant 1 : i64\n    %2 = llvm.getelementptr %arg0[%c1_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    %3 = llvm.load %2 : !llvm.ptr -> i64\n    %c2_i64 = arith.constant 2 : i64\n    %4 = llvm.getelementptr %arg0[%c2_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    %5 = llvm.load %4 : !llvm.ptr -> i64\n    %c3_i64 = arith.constant 3 : i64\n    %6 = llvm.getelementptr %arg0[%c3_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    %7 = llvm.load %6 : !llvm.ptr -> i64\n    %c4_i64 = arith.constant 4 : i64\n    %8 = llvm.getelementptr %arg0[%c4_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    %9 = llvm.load %8 : !llvm.ptr -> i64\n    %c5_i64 = arith.constant 5 : i64\n    %10 = llvm.getelementptr %arg0[%c5_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    %11 = llvm.load %10 : !llvm.ptr -> i64\n    %c0_i64_0 = arith.constant 0 : i64\n    %12 = arith.cmpi ugt, %1, %c0_i64_0 : i64\n    %c65_i64 = arith.constant 65 : i64\n    %13 = arith.cmpi ule, %1, %c65_i64 : i64\n    %14 = arith.andi %12, %13 : i1\n    cf.cond_br %14, ^bb2, ^bb1\n  ^bb1:  // 27 preds: ^bb0, ^bb2, ^bb3, ^bb4, ^bb5, ^bb6, ^bb7, ^bb8, ^bb9, ^bb10, ^bb11, ^bb12, ^bb13, ^bb14, ^bb15, ^bb16, ^bb17, ^bb18, ^bb19, ^bb20, ^bb21, ^bb22, ^bb23, ^bb24, ^bb25, ^bb26, ^bb27\n    %c1_i32 = arith.constant 1 : i32\n    return %c1_i32 : i32\n  ^bb2:  // pred: ^bb0\n    %c0_i64_1 = arith.constant 0 : i64\n    %15 = arith.cmpi ugt, %3, %c0_i64_1 : i64\n    %c64_i64 = arith.constant 64 : i64\n    %16 = arith.cmpi ule, %3, %c64_i64 : i64\n    %17 = arith.andi %15, %16 : i1\n    cf.cond_br %17, ^bb3, ^bb1\n  ^bb3:  // pred: ^bb2\n    %c0_i64_2 = arith.constant 0 : i64\n    %18 = arith.cmpi ugt, %7, %c0_i64_2 : i64\n    %c47_i64 = arith.constant 47 : i64\n    %19 = arith.cmpi ule, %7, %c47_i64 : i64\n    %20 = arith.andi %18, %19 : i1\n    cf.cond_br %20, ^bb4, ^bb1\n  ^bb4:  // pred: ^bb3\n    %21 = arith.cmpi eq, %1, %1 : i64\n    cf.cond_br %21, ^bb5, ^bb1\n  ^bb5:  // pred: ^bb4\n    %22 = arith.cmpi eq, %3, %3 : i64\n    cf.cond_br %22, ^bb6, ^bb1\n  ^bb6:  // pred: ^bb5\n    %23 = arith.cmpi eq, %5, %3 : i64\n    cf.cond_br %23, ^bb7, ^bb1\n  ^bb7:  // pred: ^bb6\n    %24 = arith.cmpi eq, %7, %7 : i64\n    cf.cond_br %24, ^bb8, ^bb1\n  ^bb8:  // pred: ^bb7\n    %25 = arith.cmpi eq, %9, %1 : i64\n    cf.cond_br %25, ^bb9, ^bb1\n  ^bb9:  // pred: ^bb8\n    %26 = arith.cmpi eq, %11, %3 : i64\n    cf.cond_br %26, ^bb10, ^bb1\n  ^bb10:  // pred: ^bb9\n    %27 = arith.muli %1, %3 : i64\n    %c127_i64 = arith.constant 127 : i64\n    %28 = arith.addi %27, %c127_i64 : i64\n    %c128_i64 = arith.constant 128 : i64\n    %29 = arith.divui %28, %c128_i64 : i64\n    %c1_i64_3 = arith.constant 1 : i64\n    %c1_i64_4 = arith.constant 1 : i64\n    %c0_i64_5 = arith.constant 0 : i64\n    %30 = arith.cmpi ugt, %27, %c0_i64_5 : i64\n    %c4160_i64 = arith.constant 4160 : i64\n    %31 = arith.cmpi ule, %27, %c4160_i64 : i64\n    %32 = arith.andi %30, %31 : i1\n    cf.cond_br %32, ^bb11, ^bb1\n  ^bb11:  // pred: ^bb10\n    %c0_i64_6 = arith.constant 0 : i64\n    %33 = arith.cmpi ugt, %29, %c0_i64_6 : i64\n    %c33_i64 = arith.constant 33 : i64\n    %34 = arith.cmpi ule, %29, %c33_i64 : i64\n    %35 = arith.andi %33, %34 : i1\n    cf.cond_br %35, ^bb12, ^bb1\n  ^bb12:  // pred: ^bb11\n    %c0_i64_7 = arith.constant 0 : i64\n    %36 = arith.cmpi ugt, %c1_i64_3, %c0_i64_7 : i64\n    %c1_i64_8 = arith.constant 1 : i64\n    %37 = arith.cmpi ule, %c1_i64_3, %c1_i64_8 : i64\n    %38 = arith.andi %36, %37 : i1\n    cf.cond_br %38, ^bb13, ^bb1\n  ^bb13:  // pred: ^bb12\n    %c0_i64_9 = arith.constant 0 : i64\n    %39 = arith.cmpi ugt, %c1_i64_4, %c0_i64_9 : i64\n    %c1_i64_10 = arith.constant 1 : i64\n    %40 = arith.cmpi ule, %c1_i64_4, %c1_i64_10 : i64\n    %41 = arith.andi %39, %40 : i1\n    cf.cond_br %41, ^bb14, ^bb1\n  ^bb14:  // pred: ^bb13\n    %c0_i64_11 = arith.constant 0 : i64\n    %c0_i64_12 = arith.constant 0 : i64\n    %c0_i64_13 = arith.constant 0 : i64\n    %c0_i64_14 = arith.constant 0 : i64\n    %c0_i64_15 = arith.constant 0 : i64\n    %c0_i64_16 = arith.constant 0 : i64\n    %c0_i64_17 = arith.constant 0 : i64\n    %42 = arith.muli %1, %3 : i64\n    %c127_i64_18 = arith.constant 127 : i64\n    %43 = arith.addi %1, %c127_i64_18 : i64\n    %c128_i64_19 = arith.constant 128 : i64\n    %44 = arith.divui %43, %c128_i64_19 : i64\n    %c1_i64_20 = arith.constant 1 : i64\n    %c1_i64_21 = arith.constant 1 : i64\n    %c0_i64_22 = arith.constant 0 : i64\n    %45 = arith.cmpi ugt, %1, %c0_i64_22 : i64\n    %c65_i64_23 = arith.constant 65 : i64\n    %46 = arith.cmpi ule, %1, %c65_i64_23 : i64\n    %47 = arith.andi %45, %46 : i1\n    cf.cond_br %47, ^bb15, ^bb1\n  ^bb15:  // pred: ^bb14\n    %c0_i64_24 = arith.constant 0 : i64\n    %48 = arith.cmpi ugt, %3, %c0_i64_24 : i64\n    %c64_i64_25 = arith.constant 64 : i64\n    %49 = arith.cmpi ule, %3, %c64_i64_25 : i64\n    %50 = arith.andi %48, %49 : i1\n    cf.cond_br %50, ^bb16, ^bb1\n  ^bb16:  // pred: ^bb15\n    %c0_i64_26 = arith.constant 0 : i64\n    %51 = arith.cmpi ugt, %44, %c0_i64_26 : i64\n    %c1_i64_27 = arith.constant 1 : i64\n    %52 = arith.cmpi ule, %44, %c1_i64_27 : i64\n    %53 = arith.andi %51, %52 : i1\n    cf.cond_br %53, ^bb17, ^bb1\n  ^bb17:  // pred: ^bb16\n    %c0_i64_28 = arith.constant 0 : i64\n    %54 = arith.cmpi ugt, %c1_i64_20, %c0_i64_28 : i64\n    %c1_i64_29 = arith.constant 1 : i64\n    %55 = arith.cmpi ule, %c1_i64_20, %c1_i64_29 : i64\n    %56 = arith.andi %54, %55 : i1\n    cf.cond_br %56, ^bb18, ^bb1\n  ^bb18:  // pred: ^bb17\n    %c0_i64_30 = arith.constant 0 : i64\n    %57 = arith.cmpi ugt, %c1_i64_21, %c0_i64_30 : i64\n    %c1_i64_31 = arith.constant 1 : i64\n    %58 = arith.cmpi ule, %c1_i64_21, %c1_i64_31 : i64\n    %59 = arith.andi %57, %58 : i1\n    cf.cond_br %59, ^bb19, ^bb1\n  ^bb19:  // pred: ^bb18\n    %c0_i64_32 = arith.constant 0 : i64\n    %c0_i64_33 = arith.constant 0 : i64\n    %c0_i64_34 = arith.constant 0 : i64\n    %c0_i64_35 = arith.constant 0 : i64\n    %c0_i64_36 = arith.constant 0 : i64\n    %c0_i64_37 = arith.constant 0 : i64\n    %c7_i64 = arith.constant 7 : i64\n    %60 = arith.addi %7, %c7_i64 : i64\n    %c8_i64 = arith.constant 8 : i64\n    %61 = arith.divui %60, %c8_i64 : i64\n    %c15_i64 = arith.constant 15 : i64\n    %62 = arith.addi %1, %c15_i64 : i64\n    %c16_i64 = arith.constant 16 : i64\n    %63 = arith.divui %62, %c16_i64 : i64\n    %c1_i64_38 = arith.constant 1 : i64\n    %c0_i64_39 = arith.constant 0 : i64\n    %64 = arith.cmpi ugt, %1, %c0_i64_39 : i64\n    %c65_i64_40 = arith.constant 65 : i64\n    %65 = arith.cmpi ule, %1, %c65_i64_40 : i64\n    %66 = arith.andi %64, %65 : i1\n    cf.cond_br %66, ^bb20, ^bb1\n  ^bb20:  // pred: ^bb19\n    %c0_i64_41 = arith.constant 0 : i64\n    %67 = arith.cmpi ugt, %7, %c0_i64_41 : i64\n    %c47_i64_42 = arith.constant 47 : i64\n    %68 = arith.cmpi ule, %7, %c47_i64_42 : i64\n    %69 = arith.andi %67, %68 : i1\n    cf.cond_br %69, ^bb21, ^bb1\n  ^bb21:  // pred: ^bb20\n    %c0_i64_43 = arith.constant 0 : i64\n    %70 = arith.cmpi ugt, %3, %c0_i64_43 : i64\n    %c64_i64_44 = arith.constant 64 : i64\n    %71 = arith.cmpi ule, %3, %c64_i64_44 : i64\n    %72 = arith.andi %70, %71 : i1\n    cf.cond_br %72, ^bb22, ^bb1\n  ^bb22:  // pred: ^bb21\n    %c0_i64_45 = arith.constant 0 : i64\n    %73 = arith.cmpi ugt, %3, %c0_i64_45 : i64\n    %c64_i64_46 = arith.constant 64 : i64\n    %74 = arith.cmpi ule, %3, %c64_i64_46 : i64\n    %75 = arith.andi %73, %74 : i1\n    cf.cond_br %75, ^bb23, ^bb1\n  ^bb23:  // pred: ^bb22\n    %c0_i64_47 = arith.constant 0 : i64\n    %76 = arith.cmpi ugt, %7, %c0_i64_47 : i64\n    %c47_i64_48 = arith.constant 47 : i64\n    %77 = arith.cmpi ule, %7, %c47_i64_48 : i64\n    %78 = arith.andi %76, %77 : i1\n    cf.cond_br %78, ^bb24, ^bb1\n  ^bb24:  // pred: ^bb23\n    %c0_i64_49 = arith.constant 0 : i64\n    %79 = arith.cmpi ugt, %7, %c0_i64_49 : i64\n    %c47_i64_50 = arith.constant 47 : i64\n    %80 = arith.cmpi ule, %7, %c47_i64_50 : i64\n    %81 = arith.andi %79, %80 : i1\n    cf.cond_br %81, ^bb25, ^bb1\n  ^bb25:  // pred: ^bb24\n    %c0_i64_51 = arith.constant 0 : i64\n    %82 = arith.cmpi ugt, %61, %c0_i64_51 : i64\n    %c6_i64 = arith.constant 6 : i64\n    %83 = arith.cmpi ule, %61, %c6_i64 : i64\n    %84 = arith.andi %82, %83 : i1\n    cf.cond_br %84, ^bb26, ^bb1\n  ^bb26:  // pred: ^bb25\n    %c0_i64_52 = arith.constant 0 : i64\n    %85 = arith.cmpi ugt, %63, %c0_i64_52 : i64\n    %c5_i64_53 = arith.constant 5 : i64\n    %86 = arith.cmpi ule, %63, %c5_i64_53 : i64\n    %87 = arith.andi %85, %86 : i1\n    cf.cond_br %87, ^bb27, ^bb1\n  ^bb27:  // pred: ^bb26\n    %c0_i64_54 = arith.constant 0 : i64\n    %88 = arith.cmpi ugt, %c1_i64_38, %c0_i64_54 : i64\n    %c1_i64_55 = arith.constant 1 : i64\n    %89 = arith.cmpi ule, %c1_i64_38, %c1_i64_55 : i64\n    %90 = arith.andi %88, %89 : i1\n    cf.cond_br %90, ^bb28, ^bb1\n  ^bb28:  // pred: ^bb27\n    %c0_i64_56 = arith.constant 0 : i64\n    %c0_i64_57 = arith.constant 0 : i64\n    %c0_i64_58 = arith.constant 0 : i64\n    %91 = llvm.getelementptr %arg1[%c0_i64_58] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %1, %91 : i64, !llvm.ptr\n    %c1_i64_59 = arith.constant 1 : i64\n    %92 = llvm.getelementptr %arg1[%c1_i64_59] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %3, %92 : i64, !llvm.ptr\n    %c2_i64_60 = arith.constant 2 : i64\n    %93 = llvm.getelementptr %arg1[%c2_i64_60] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %3, %93 : i64, !llvm.ptr\n    %c3_i64_61 = arith.constant 3 : i64\n    %94 = llvm.getelementptr %arg1[%c3_i64_61] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %7, %94 : i64, !llvm.ptr\n    %c4_i64_62 = arith.constant 4 : i64\n    %95 = llvm.getelementptr %arg1[%c4_i64_62] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %1, %95 : i64, !llvm.ptr\n    %c5_i64_63 = arith.constant 5 : i64\n    %96 = llvm.getelementptr %arg1[%c5_i64_63] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %3, %96 : i64, !llvm.ptr\n    %c6_i64_64 = arith.constant 6 : i64\n    %97 = llvm.getelementptr %arg1[%c6_i64_64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %1, %97 : i64, !llvm.ptr\n    %c7_i64_65 = arith.constant 7 : i64\n    %98 = llvm.getelementptr %arg1[%c7_i64_65] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %3, %98 : i64, !llvm.ptr\n    %c8_i64_66 = arith.constant 8 : i64\n    %99 = llvm.getelementptr %arg1[%c8_i64_66] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %1, %99 : i64, !llvm.ptr\n    %c9_i64 = arith.constant 9 : i64\n    %100 = llvm.getelementptr %arg1[%c9_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %3, %100 : i64, !llvm.ptr\n    %c10_i64 = arith.constant 10 : i64\n    %101 = llvm.getelementptr %arg1[%c10_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %1, %101 : i64, !llvm.ptr\n    %c11_i64 = arith.constant 11 : i64\n    %102 = llvm.getelementptr %arg1[%c11_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %7, %102 : i64, !llvm.ptr\n    %c12_i64 = arith.constant 12 : i64\n    %103 = llvm.getelementptr %arg1[%c12_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %27, %103 : i64, !llvm.ptr\n    %c13_i64 = arith.constant 13 : i64\n    %104 = llvm.getelementptr %arg1[%c13_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_11, %104 : i64, !llvm.ptr\n    %c14_i64 = arith.constant 14 : i64\n    %105 = llvm.getelementptr %arg1[%c14_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_12, %105 : i64, !llvm.ptr\n    %c15_i64_67 = arith.constant 15 : i64\n    %106 = llvm.getelementptr %arg1[%c15_i64_67] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_13, %106 : i64, !llvm.ptr\n    %c16_i64_68 = arith.constant 16 : i64\n    %107 = llvm.getelementptr %arg1[%c16_i64_68] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_14, %107 : i64, !llvm.ptr\n    %c17_i64 = arith.constant 17 : i64\n    %108 = llvm.getelementptr %arg1[%c17_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_15, %108 : i64, !llvm.ptr\n    %c18_i64 = arith.constant 18 : i64\n    %109 = llvm.getelementptr %arg1[%c18_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_16, %109 : i64, !llvm.ptr\n    %c19_i64 = arith.constant 19 : i64\n    %110 = llvm.getelementptr %arg1[%c19_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_17, %110 : i64, !llvm.ptr\n    %c20_i64 = arith.constant 20 : i64\n    %111 = llvm.getelementptr %arg1[%c20_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %29, %111 : i64, !llvm.ptr\n    %c21_i64 = arith.constant 21 : i64\n    %112 = llvm.getelementptr %arg1[%c21_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c1_i64_3, %112 : i64, !llvm.ptr\n    %c22_i64 = arith.constant 22 : i64\n    %113 = llvm.getelementptr %arg1[%c22_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c1_i64_4, %113 : i64, !llvm.ptr\n    %c23_i64 = arith.constant 23 : i64\n    %114 = llvm.getelementptr %arg1[%c23_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %1, %114 : i64, !llvm.ptr\n    %c24_i64 = arith.constant 24 : i64\n    %115 = llvm.getelementptr %arg1[%c24_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %3, %115 : i64, !llvm.ptr\n    %c25_i64 = arith.constant 25 : i64\n    %116 = llvm.getelementptr %arg1[%c25_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_32, %116 : i64, !llvm.ptr\n    %c26_i64 = arith.constant 26 : i64\n    %117 = llvm.getelementptr %arg1[%c26_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_33, %117 : i64, !llvm.ptr\n    %c27_i64 = arith.constant 27 : i64\n    %118 = llvm.getelementptr %arg1[%c27_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_34, %118 : i64, !llvm.ptr\n    %c28_i64 = arith.constant 28 : i64\n    %119 = llvm.getelementptr %arg1[%c28_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_35, %119 : i64, !llvm.ptr\n    %c29_i64 = arith.constant 29 : i64\n    %120 = llvm.getelementptr %arg1[%c29_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_36, %120 : i64, !llvm.ptr\n    %c30_i64 = arith.constant 30 : i64\n    %121 = llvm.getelementptr %arg1[%c30_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_37, %121 : i64, !llvm.ptr\n    %c31_i64 = arith.constant 31 : i64\n    %122 = llvm.getelementptr %arg1[%c31_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %44, %122 : i64, !llvm.ptr\n    %c32_i64 = arith.constant 32 : i64\n    %123 = llvm.getelementptr %arg1[%c32_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c1_i64_20, %123 : i64, !llvm.ptr\n    %c33_i64_69 = arith.constant 33 : i64\n    %124 = llvm.getelementptr %arg1[%c33_i64_69] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c1_i64_21, %124 : i64, !llvm.ptr\n    %c34_i64 = arith.constant 34 : i64\n    %125 = llvm.getelementptr %arg1[%c34_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %1, %125 : i64, !llvm.ptr\n    %c35_i64 = arith.constant 35 : i64\n    %126 = llvm.getelementptr %arg1[%c35_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %7, %126 : i64, !llvm.ptr\n    %c36_i64 = arith.constant 36 : i64\n    %127 = llvm.getelementptr %arg1[%c36_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %3, %127 : i64, !llvm.ptr\n    %c37_i64 = arith.constant 37 : i64\n    %128 = llvm.getelementptr %arg1[%c37_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %3, %128 : i64, !llvm.ptr\n    %c38_i64 = arith.constant 38 : i64\n    %129 = llvm.getelementptr %arg1[%c38_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %7, %129 : i64, !llvm.ptr\n    %c39_i64 = arith.constant 39 : i64\n    %130 = llvm.getelementptr %arg1[%c39_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %7, %130 : i64, !llvm.ptr\n    %c40_i64 = arith.constant 40 : i64\n    %131 = llvm.getelementptr %arg1[%c40_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_56, %131 : i64, !llvm.ptr\n    %c41_i64 = arith.constant 41 : i64\n    %132 = llvm.getelementptr %arg1[%c41_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c0_i64_57, %132 : i64, !llvm.ptr\n    %c42_i64 = arith.constant 42 : i64\n    %133 = llvm.getelementptr %arg1[%c42_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %61, %133 : i64, !llvm.ptr\n    %c43_i64 = arith.constant 43 : i64\n    %134 = llvm.getelementptr %arg1[%c43_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %63, %134 : i64, !llvm.ptr\n    %c44_i64 = arith.constant 44 : i64\n    %135 = llvm.getelementptr %arg1[%c44_i64] : (!llvm.ptr, i64) -> !llvm.ptr, i64\n    llvm.store %c1_i64_38, %135 : i64, !llvm.ptr\n    %c0_i32 = arith.constant 0 : i32\n    return %c0_i32 : i32\n  }\n}\n","plan_words":45,"root_words":6,"sha256":"740ab824661506e4276d2514dfafa2941593e6dc3ed3dd77cc518e7c375c1bb5"},"shape_variables":[[0,0,65],[0,1,64],[1,1,47]],"stages":[{"entry":"tessera_tile_binary_add_bf16_6fc345ec81","geometry":[33,1,1,128,1,1],"inputs":[0,2],"member":"tensor_stage_0","output":3,"scalars":[4160]},{"entry":"tessera_tile_activation_relu_bf16_b3edaea34c","geometry":[1,1,1,128,1,1],"inputs":[3],"member":"tensor_stage_1","output":4,"scalars":[65,64]},{"entry":"source_row_rhs_kernel","geometry":[6,5,1,32,1,1],"inputs":[4,1],"member":"tensor_stage_2","output":5,"scalars":[65,47,64,64,47,47]}],"target":"nvidia_sm120"}", tessera.native.tensor_program_shape_bindings = [array<i64: 0, 1>, array<i64: 1, 2>, array<i64: 0, 1>, array<i64: 0, 1>, array<i64: 0, 1>, array<i64: 0, 2>], tessera.native.tensor_program_shape_variables = array<i64: 0, 0, 65, 0, 1, 64, 1, 1, 47>, tessera.native.tensor_program_source = "module attributes {tessera.arch = \22sm_120\22, tessera.frontend.authority = \22tracer\22, tessera.ir.version = \221.0\22, tessera.native.tensor_program_shape_bounds_request = {K = 64 : i64, M = 65 : i64, N = 47 : i64}, tessera.target = \22nvidia_sm120\22} {\0A  func.func @chain(%arg0: tensor<1x1xbf16>, %arg1: tensor<1x1xbf16>, %arg2: tensor<1x1xbf16>) -> tensor<1x1xf32> attributes {tessera.frontend.authority = \22tracer\22, tessera.structured_cfg.blocks = 2 : i64, tessera.structured_cfg.digest = \22308156bd393c72dac3f6eff73d59adaf9e01b10f81bc22c40a95a813c840df0c\22, tessera.structured_cfg.schema = \22tessera.structured_cfg.v1\22} {\0A    %0 = tessera.add %arg0, %arg2 {tessera.effect_kind = \22pure\22} : (tensor<1x1xbf16>, tensor<1x1xbf16>) -> tensor<1x1xbf16>\0A    %1 = tessera.relu %0 {tessera.effect_kind = \22pure\22} : (tensor<1x1xbf16>) -> tensor<1x1xbf16>\0A    %2 = tessera.matmul %1, %arg1 {output_dtype = \22fp32\22, tessera.effect_kind = \22pure\22} : (tensor<1x1xbf16>, tensor<1x1xbf16>) -> tensor<1x1xf32>\0A    return %2 : tensor<1x1xf32>\0A  }\0A}", tessera.native.tensor_program_source_sha256 = "2f570376ff4084fccbf67274154e284b7049fcba4156961f0b7785d197a024ab", tessera.native.tensor_program_target = "nvidia_sm120", tessera.nvidia.arch = "sm_120", tessera.target = "nvidia_sm120"} {
  func.func @chain(%arg0: memref<?x?xbf16>, %arg1: memref<?x?xbf16>, %arg2: memref<?x?xbf16>) -> memref<?x?xf32> attributes {tessera.frontend.authority = "tracer", tessera.native.tensor_program = 3 : i64, tessera.structured_cfg.blocks = 2 : i64, tessera.structured_cfg.digest = "308156bd393c72dac3f6eff73d59adaf9e01b10f81bc22c40a95a813c840df0c", tessera.structured_cfg.schema = "tessera.structured_cfg.v1"} {
    %c3055 = arith.constant 3055 : index
    %c4160 = arith.constant 4160 : index
    %c47 = arith.constant 47 : index
    %c64 = arith.constant 64 : index
    %c1 = arith.constant 1 : index
    %c65 = arith.constant 65 : index
    %c0 = arith.constant 0 : index
    %dim = memref.dim %arg0, %c0 : memref<?x?xbf16>
    %0 = arith.cmpi ugt, %dim, %c0 : index
    %1 = arith.cmpi ule, %dim, %c65 : index
    %2 = arith.andi %0, %1 : i1
    cf.assert %2, "native tensor shape extent violates positive capacity"
    %dim_0 = memref.dim %arg0, %c1 : memref<?x?xbf16>
    %3 = arith.cmpi ugt, %dim_0, %c0 : index
    %4 = arith.cmpi ule, %dim_0, %c64 : index
    %5 = arith.andi %3, %4 : i1
    cf.assert %5, "native tensor shape extent violates positive capacity"
    %dim_1 = memref.dim %arg1, %c1 : memref<?x?xbf16>
    %6 = arith.cmpi ugt, %dim_1, %c0 : index
    %7 = arith.cmpi ule, %dim_1, %c47 : index
    %8 = arith.andi %6, %7 : i1
    cf.assert %8, "native tensor shape extent violates positive capacity"
    %dim_2 = memref.dim %arg1, %c0 : memref<?x?xbf16>
    %9 = arith.cmpi eq, %dim_2, %dim_0 : index
    cf.assert %9, "native tensor semantic dimension equality violated"
    %dim_3 = memref.dim %arg2, %c0 : memref<?x?xbf16>
    %10 = arith.cmpi eq, %dim_3, %dim : index
    cf.assert %10, "native tensor semantic dimension equality violated"
    %dim_4 = memref.dim %arg2, %c1 : memref<?x?xbf16>
    %11 = arith.cmpi eq, %dim_4, %dim_0 : index
    cf.assert %11, "native tensor semantic dimension equality violated"
    %alloc = memref.alloc() : memref<65x64xbf16>
    %12 = arith.muli %dim, %dim_0 : index
    %13 = arith.cmpi ule, %12, %c4160 : index
    cf.assert %13, "native tensor active view exceeds allocation capacity"
    %reinterpret_cast = memref.reinterpret_cast %alloc to offset: [0], sizes: [%dim, %dim_0], strides: [%dim_0, 1] : memref<65x64xbf16> to memref<?x?xbf16>
    tessera_nvidia.program_invoke %arg0, %arg2, %reinterpret_cast {arch = "sm_120", callee = @tensor_stage_0::@tessera_tile_binary_add_bf16_6fc345ec81, geometry = array<i64: 33, 1, 1, 128, 1, 1>, input_count = 2 : i64, scalars = array<i64: 4160>, shape_ir = "module {\0A  func.func @__tessera_native_member_shape(%arg0: i64, %arg1: i64, %arg2: i64, %arg3: i64, %arg4: i64, %arg5: i64) -> (i64, i64, i64, i64) {\0A    %0 = arith.muli %arg0, %arg1 : i64\0A    %c127_i64 = arith.constant 127 : i64\0A    %1 = arith.addi %0, %c127_i64 : i64\0A    %c128_i64 = arith.constant 128 : i64\0A    %2 = arith.divui %1, %c128_i64 : i64\0A    %c1_i64 = arith.constant 1 : i64\0A    %c1_i64_0 = arith.constant 1 : i64\0A    return %0, %2, %c1_i64, %c1_i64_0 : i64, i64, i64, i64\0A  }\0A}\0A", source_attributes = {tessera.effect_kind = "pure"}} : memref<?x?xbf16>, memref<?x?xbf16>, memref<?x?xbf16>
    %alloc_5 = memref.alloc() : memref<65x64xbf16>
    %14 = arith.muli %dim, %dim_0 : index
    %15 = arith.cmpi ule, %14, %c4160 : index
    cf.assert %15, "native tensor active view exceeds allocation capacity"
    %reinterpret_cast_6 = memref.reinterpret_cast %alloc_5 to offset: [0], sizes: [%dim, %dim_0], strides: [%dim_0, 1] : memref<65x64xbf16> to memref<?x?xbf16>
    tessera_nvidia.program_invoke %reinterpret_cast, %reinterpret_cast_6 {arch = "sm_120", callee = @tensor_stage_1::@tessera_tile_activation_relu_bf16_b3edaea34c, geometry = array<i64: 1, 1, 1, 128, 1, 1>, input_count = 1 : i64, scalars = array<i64: 65, 64>, shape_ir = "module {\0A  func.func @__tessera_native_member_shape(%arg0: i64, %arg1: i64, %arg2: i64, %arg3: i64) -> (i64, i64, i64, i64, i64) {\0A    %0 = arith.muli %arg0, %arg1 : i64\0A    %c127_i64 = arith.constant 127 : i64\0A    %1 = arith.addi %arg0, %c127_i64 : i64\0A    %c128_i64 = arith.constant 128 : i64\0A    %2 = arith.divui %1, %c128_i64 : i64\0A    %c1_i64 = arith.constant 1 : i64\0A    %c1_i64_0 = arith.constant 1 : i64\0A    return %arg0, %arg1, %2, %c1_i64, %c1_i64_0 : i64, i64, i64, i64, i64\0A  }\0A}\0A", source_attributes = {tessera.effect_kind = "pure"}} : memref<?x?xbf16>, memref<?x?xbf16>
    %alloc_7 = memref.alloc() : memref<65x47xf32>
    %16 = arith.muli %dim, %dim_1 : index
    %17 = arith.cmpi ule, %16, %c3055 : index
    cf.assert %17, "native tensor active view exceeds allocation capacity"
    %reinterpret_cast_8 = memref.reinterpret_cast %alloc_7 to offset: [0], sizes: [%dim, %dim_1], strides: [%dim_1, 1] : memref<65x47xf32> to memref<?x?xf32>
    tessera_nvidia.program_invoke %reinterpret_cast_6, %arg1, %reinterpret_cast_8 {arch = "sm_120", callee = @tensor_stage_2::@source_row_rhs_kernel, geometry = array<i64: 6, 5, 1, 32, 1, 1>, grid_row_divisors = array<i64: 1, 16, 1>, grid_row_multipliers = array<i64: 0, 1, 0>, input_count = 2 : i64, scalar_row_multipliers = array<i64: 1, 0, 0, 0, 0, 0>, scalars = array<i64: 65, 47, 64, 64, 47, 47>, shape_ir = "module {\0A  func.func @__tessera_native_member_shape(%arg0: i64, %arg1: i64, %arg2: i64, %arg3: i64, %arg4: i64, %arg5: i64) -> (i64, i64, i64, i64, i64, i64, i64, i64, i64) {\0A    %c7_i64 = arith.constant 7 : i64\0A    %0 = arith.addi %arg5, %c7_i64 : i64\0A    %c8_i64 = arith.constant 8 : i64\0A    %1 = arith.divui %0, %c8_i64 : i64\0A    %c15_i64 = arith.constant 15 : i64\0A    %2 = arith.addi %arg4, %c15_i64 : i64\0A    %c16_i64 = arith.constant 16 : i64\0A    %3 = arith.divui %2, %c16_i64 : i64\0A    %c1_i64 = arith.constant 1 : i64\0A    return %arg4, %arg5, %arg1, %arg1, %arg3, %arg5, %1, %3, %c1_i64 : i64, i64, i64, i64, i64, i64, i64, i64, i64\0A  }\0A}\0A", source_attributes = {output_dtype = "fp32", shape_bounds = [65, 47, 64], tessera.effect_kind = "pure", transposeA = false, transposeB = false}} : memref<?x?xbf16>, memref<?x?xbf16>, memref<?x?xf32>
    memref.dealloc %alloc : memref<65x64xbf16>
    memref.dealloc %alloc_5 : memref<65x64xbf16>
    return %reinterpret_cast_8 : memref<?x?xf32>
  }
  module @tensor_stage_0 attributes {tessera.arch = "sm_120", tessera.frontend.authority = "tracer", tessera.ir.version = "1.0", tessera.native.tensor_program_capacity_types = [memref<65x64xbf16>, memref<65x64xbf16>, memref<65x64xbf16>], tessera.native.tensor_program_dimension_bindings = array<i64: 0, 1, 0, 1, 0, 1>, tessera.native.tensor_program_member, tessera.native.tensor_program_shape_profile, tessera.target = "nvidia_sm120"} {
    llvm.func @tessera_tile_binary_add_bf16_6fc345ec81(%arg0: !llvm.ptr, %arg1: !llvm.ptr, %arg2: !llvm.ptr, %arg3: i64) attributes {nvvm.kernel, nvvm.reqntid = array<i32: 128, 1, 1>, tessera.native.elementwise_contract = {accum = "f32", elements = 4160 : i64, kind = "add", output_storage = "bf16", storage = "bf16"}, tessera.native.program_active_buffer_types = [memref<?x?xbf16>, memref<?x?xbf16>, memref<?x?xbf16>], tessera.native.program_buffer_types = [memref<65x64xbf16>, memref<65x64xbf16>, memref<65x64xbf16>], tessera.native.program_geometry = array<i64: 33, 1, 1, 128, 1, 1>, tessera.native.program_scalars = array<i64: 4160>, tessera.native.program_shape_ir = "module {\0A  func.func @__tessera_native_member_shape(%arg0: i64, %arg1: i64, %arg2: i64, %arg3: i64, %arg4: i64, %arg5: i64) -> (i64, i64, i64, i64) {\0A    %0 = arith.muli %arg0, %arg1 : i64\0A    %c127_i64 = arith.constant 127 : i64\0A    %1 = arith.addi %0, %c127_i64 : i64\0A    %c128_i64 = arith.constant 128 : i64\0A    %2 = arith.divui %1, %c128_i64 : i64\0A    %c1_i64 = arith.constant 1 : i64\0A    %c1_i64_0 = arith.constant 1 : i64\0A    return %0, %2, %c1_i64, %c1_i64_0 : i64, i64, i64, i64\0A  }\0A}\0A"} {
      %0 = nvvm.read.ptx.sreg.ctaid.x : i32
      %1 = arith.extui %0 : i32 to i64
      %2 = nvvm.read.ptx.sreg.tid.x : i32
      %3 = arith.extui %2 : i32 to i64
      %c128_i64 = arith.constant 128 : i64
      %4 = arith.muli %1, %c128_i64 : i64
      %5 = arith.addi %4, %3 : i64
      %6 = arith.cmpi ult, %5, %arg3 : i64
      scf.if %6 {
        %7 = llvm.getelementptr %arg0[%5] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %8 = llvm.load %7 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %9 = llvm.fpext %8 : bf16 to f32
        %10 = llvm.getelementptr %arg1[%5] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %11 = llvm.load %10 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %12 = llvm.fpext %11 : bf16 to f32
        %13 = arith.addf %9, %12 : f32
        %14 = llvm.fptrunc %13 : f32 to bf16
        %15 = llvm.getelementptr %arg2[%5] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        llvm.store %14, %15 {alignment = 2 : i64} : bf16, !llvm.ptr
      }
      llvm.return
    }
  }
  module @tensor_stage_1 attributes {tessera.arch = "sm_120", tessera.frontend.authority = "tracer", tessera.ir.version = "1.0", tessera.native.tensor_program_capacity_types = [memref<65x64xbf16>, memref<65x64xbf16>], tessera.native.tensor_program_dimension_bindings = array<i64: 0, 1, 0, 1>, tessera.native.tensor_program_member, tessera.native.tensor_program_shape_profile, tessera.target = "nvidia_sm120"} {
    llvm.func @tessera_tile_activation_relu_bf16_b3edaea34c(%arg0: !llvm.ptr, %arg1: !llvm.ptr, %arg2: i64, %arg3: i64) attributes {nvvm.kernel, tessera.native.program_active_buffer_types = [memref<?x?xbf16>, memref<?x?xbf16>], tessera.native.program_buffer_types = [memref<65x64xbf16>, memref<65x64xbf16>], tessera.native.program_geometry = array<i64: 1, 1, 1, 128, 1, 1>, tessera.native.program_scalars = array<i64: 65, 64>, tessera.native.program_shape_ir = "module {\0A  func.func @__tessera_native_member_shape(%arg0: i64, %arg1: i64, %arg2: i64, %arg3: i64) -> (i64, i64, i64, i64, i64) {\0A    %0 = arith.muli %arg0, %arg1 : i64\0A    %c127_i64 = arith.constant 127 : i64\0A    %1 = arith.addi %arg0, %c127_i64 : i64\0A    %c128_i64 = arith.constant 128 : i64\0A    %2 = arith.divui %1, %c128_i64 : i64\0A    %c1_i64 = arith.constant 1 : i64\0A    %c1_i64_0 = arith.constant 1 : i64\0A    return %arg0, %arg1, %2, %c1_i64, %c1_i64_0 : i64, i64, i64, i64, i64\0A  }\0A}\0A"} {
      %0 = nvvm.read.ptx.sreg.ctaid.x : i32
      %1 = arith.extui %0 : i32 to i64
      %2 = nvvm.read.ptx.sreg.tid.x : i32
      %3 = arith.extui %2 : i32 to i64
      %c128_i64 = arith.constant 128 : i64
      %4 = arith.muli %1, %c128_i64 : i64
      %5 = arith.addi %4, %3 : i64
      %6 = arith.cmpi ult, %5, %arg2 : i64
      scf.if %6 {
        %c0_i64 = arith.constant 0 : i64
        %c1_i64 = arith.constant 1 : i64
        scf.for %arg4 = %c0_i64 to %arg3 step %c1_i64  : i64 {
          %7 = arith.muli %5, %arg3 : i64
          %8 = arith.addi %7, %arg4 : i64
          %9 = llvm.getelementptr %arg0[%8] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
          %10 = llvm.getelementptr %arg1[%8] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
          %11 = llvm.load %9 {alignment = 2 : i64} : !llvm.ptr -> bf16
          %12 = llvm.fpext %11 : bf16 to f32
          %cst = arith.constant 0.000000e+00 : f32
          %13 = arith.cmpf olt, %12, %cst : f32
          %14 = llvm.fptrunc %cst : f32 to bf16
          %15 = arith.select %13, %14, %11 : bf16
          llvm.store %15, %10 {alignment = 2 : i64} : bf16, !llvm.ptr
        }
      }
      llvm.return
    }
  }
  module @tensor_stage_2 attributes {tessera.arch = "sm_120", tessera.frontend.authority = "tracer", tessera.ir.version = "1.0", tessera.lowering.dropped = {layout = "consumed_by_pass"}, tessera.native.tensor_program_capacity_types = [memref<65x64xbf16>, memref<64x47xbf16>, memref<65x47xf32>], tessera.native.tensor_program_dimension_bindings = array<i64: 0, 1, 1, 2, 0, 2>, tessera.native.tensor_program_member, tessera.native.tensor_program_shape_profile, tessera.target = "nvidia_sm120"} {
    llvm.func @source_row_rhs_kernel(%arg0: !llvm.ptr, %arg1: !llvm.ptr, %arg2: !llvm.ptr, %arg3: i64, %arg4: i64, %arg5: i64, %arg6: i64, %arg7: i64, %arg8: i64) attributes {nvvm.kernel, tessera.native.program_active_buffer_types = [memref<?x?xbf16>, memref<?x?xbf16>, memref<?x?xf32>], tessera.native.program_buffer_types = [memref<65x64xbf16>, memref<64x47xbf16>, memref<65x47xf32>], tessera.native.program_geometry = array<i64: 6, 5, 1, 32, 1, 1>, tessera.native.program_grid_row_divisors = array<i64: 1, 16, 1>, tessera.native.program_grid_row_multipliers = array<i64: 0, 1, 0>, tessera.native.program_scalar_row_multipliers = array<i64: 1, 0, 0, 0, 0, 0>, tessera.native.program_scalars = array<i64: 65, 47, 64, 64, 47, 47>, tessera.native.program_shape_ir = "module {\0A  func.func @__tessera_native_member_shape(%arg0: i64, %arg1: i64, %arg2: i64, %arg3: i64, %arg4: i64, %arg5: i64) -> (i64, i64, i64, i64, i64, i64, i64, i64, i64) {\0A    %c7_i64 = arith.constant 7 : i64\0A    %0 = arith.addi %arg5, %c7_i64 : i64\0A    %c8_i64 = arith.constant 8 : i64\0A    %1 = arith.divui %0, %c8_i64 : i64\0A    %c15_i64 = arith.constant 15 : i64\0A    %2 = arith.addi %arg4, %c15_i64 : i64\0A    %c16_i64 = arith.constant 16 : i64\0A    %3 = arith.divui %2, %c16_i64 : i64\0A    %c1_i64 = arith.constant 1 : i64\0A    return %arg4, %arg5, %arg1, %arg1, %arg3, %arg5, %1, %3, %c1_i64 : i64, i64, i64, i64, i64, i64, i64, i64, i64\0A  }\0A}\0A"} {
      %c16_i64 = arith.constant 16 : i64
      %c0_i64 = arith.constant 0 : i64
      %0 = nvvm.read.ptx.sreg.ctaid.x : i32
      %1 = arith.extui %0 : i32 to i64
      %2 = nvvm.read.ptx.sreg.ctaid.y : i32
      %3 = arith.extui %2 : i32 to i64
      %c16_i64_0 = arith.constant 16 : i64
      %4 = arith.muli %3, %c16_i64_0 : i64
      %c8_i64 = arith.constant 8 : i64
      %5 = arith.muli %1, %c8_i64 : i64
      %cst = arith.constant 0.000000e+00 : f32
      %cst_1 = arith.constant 0.000000e+00 : f32
      %cst_2 = arith.constant 0.000000e+00 : f32
      %cst_3 = arith.constant 0.000000e+00 : f32
      %6 = llvm.mlir.undef : !llvm.struct<(f32, f32, f32, f32)>
      %7 = llvm.insertvalue %cst, %6[0] : !llvm.struct<(f32, f32, f32, f32)> 
      %8 = llvm.insertvalue %cst_1, %7[1] : !llvm.struct<(f32, f32, f32, f32)> 
      %9 = llvm.insertvalue %cst_2, %8[2] : !llvm.struct<(f32, f32, f32, f32)> 
      %10 = llvm.insertvalue %cst_3, %9[3] : !llvm.struct<(f32, f32, f32, f32)> 
      %11 = scf.for %arg9 = %c0_i64 to %arg5 step %c16_i64 iter_args(%arg10 = %10) -> (!llvm.struct<(f32, f32, f32, f32)>)  : i64 {
        %c0_i64_6 = arith.constant 0 : i64
        %c0_i64_7 = arith.constant 0 : i64
        %c1_i64_8 = arith.constant 1 : i64
        %59 = arith.muli %4, %c1_i64_8 : i64
        %60 = arith.addi %c0_i64_7, %59 : i64
        %61 = arith.muli %60, %arg6 : i64
        %62 = arith.addi %c0_i64_6, %61 : i64
        %c1_i64_9 = arith.constant 1 : i64
        %c0_i64_10 = arith.constant 0 : i64
        %c1_i64_11 = arith.constant 1 : i64
        %63 = arith.muli %arg9, %c1_i64_11 : i64
        %64 = arith.addi %c0_i64_10, %63 : i64
        %65 = arith.muli %64, %c1_i64_9 : i64
        %66 = arith.addi %62, %65 : i64
        %c0_i64_12 = arith.constant 0 : i64
        %c0_i64_13 = arith.constant 0 : i64
        %c1_i64_14 = arith.constant 1 : i64
        %67 = arith.muli %arg9, %c1_i64_14 : i64
        %68 = arith.addi %c0_i64_13, %67 : i64
        %69 = arith.muli %68, %arg7 : i64
        %70 = arith.addi %c0_i64_12, %69 : i64
        %c1_i64_15 = arith.constant 1 : i64
        %c0_i64_16 = arith.constant 0 : i64
        %c1_i64_17 = arith.constant 1 : i64
        %71 = arith.muli %5, %c1_i64_17 : i64
        %72 = arith.addi %c0_i64_16, %71 : i64
        %73 = arith.muli %72, %c1_i64_15 : i64
        %74 = arith.addi %70, %73 : i64
        %75 = nvvm.read.ptx.sreg.tid.x : i32
        %c31_i32_18 = arith.constant 31 : i32
        %76 = arith.andi %75, %c31_i32_18 : i32
        %c2_i32_19 = arith.constant 2 : i32
        %77 = arith.shrui %76, %c2_i32_19 : i32
        %c3_i32_20 = arith.constant 3 : i32
        %78 = arith.andi %76, %c3_i32_20 : i32
        %79 = arith.extui %77 : i32 to i64
        %80 = arith.extui %78 : i32 to i64
        %c8_i64_21 = arith.constant 8 : i64
        %c2_i64 = arith.constant 2 : i64
        %81 = arith.muli %80, %c2_i64 : i64
        %c8_i64_22 = arith.constant 8 : i64
        %82 = arith.addi %79, %c8_i64_21 : i64
        %83 = arith.addi %81, %c8_i64_22 : i64
        %84 = arith.addi %79, %c8_i64_21 : i64
        %85 = arith.addi %81, %c8_i64_22 : i64
        %86 = arith.addi %4, %79 : i64
        %87 = arith.addi %arg9, %81 : i64
        %88 = arith.muli %79, %arg6 : i64
        %89 = arith.addi %88, %81 : i64
        %90 = arith.addi %66, %89 : i64
        %cst_23 = arith.constant dense<0.000000e+00> : vector<2xbf16>
        %c0_i64_24 = arith.constant 0 : i64
        %91 = arith.addi %87, %c0_i64_24 : i64
        %92 = arith.cmpi ult, %91, %arg5 : i64
        %93 = arith.cmpi ult, %86, %arg3 : i64
        %94 = arith.andi %93, %92 : i1
        %95 = arith.addi %81, %c0_i64_24 : i64
        %96 = arith.muli %79, %arg6 : i64
        %97 = arith.addi %96, %95 : i64
        %98 = arith.addi %66, %97 : i64
        %c0_i64_25 = arith.constant 0 : i64
        %99 = arith.select %94, %98, %c0_i64_25 : i64
        %100 = llvm.getelementptr %arg0[%99] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %101 = llvm.load %100 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_26 = arith.constant 0.000000e+00 : bf16
        %102 = arith.select %94, %101, %cst_26 : bf16
        %c0_i64_27 = arith.constant 0 : i64
        %103 = llvm.insertelement %102, %cst_23[%c0_i64_27 : i64] : vector<2xbf16>
        %c1_i64_28 = arith.constant 1 : i64
        %104 = arith.addi %87, %c1_i64_28 : i64
        %105 = arith.cmpi ult, %104, %arg5 : i64
        %106 = arith.cmpi ult, %86, %arg3 : i64
        %107 = arith.andi %106, %105 : i1
        %108 = arith.addi %81, %c1_i64_28 : i64
        %109 = arith.muli %79, %arg6 : i64
        %110 = arith.addi %109, %108 : i64
        %111 = arith.addi %66, %110 : i64
        %c0_i64_29 = arith.constant 0 : i64
        %112 = arith.select %107, %111, %c0_i64_29 : i64
        %113 = llvm.getelementptr %arg0[%112] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %114 = llvm.load %113 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_30 = arith.constant 0.000000e+00 : bf16
        %115 = arith.select %107, %114, %cst_30 : bf16
        %c1_i64_31 = arith.constant 1 : i64
        %116 = llvm.insertelement %115, %103[%c1_i64_31 : i64] : vector<2xbf16>
        %117 = llvm.bitcast %116 : vector<2xbf16> to i32
        %118 = arith.addi %4, %82 : i64
        %119 = arith.addi %arg9, %81 : i64
        %120 = arith.muli %82, %arg6 : i64
        %121 = arith.addi %120, %81 : i64
        %122 = arith.addi %66, %121 : i64
        %cst_32 = arith.constant dense<0.000000e+00> : vector<2xbf16>
        %c0_i64_33 = arith.constant 0 : i64
        %123 = arith.addi %119, %c0_i64_33 : i64
        %124 = arith.cmpi ult, %123, %arg5 : i64
        %125 = arith.cmpi ult, %118, %arg3 : i64
        %126 = arith.andi %125, %124 : i1
        %127 = arith.addi %81, %c0_i64_33 : i64
        %128 = arith.muli %82, %arg6 : i64
        %129 = arith.addi %128, %127 : i64
        %130 = arith.addi %66, %129 : i64
        %c0_i64_34 = arith.constant 0 : i64
        %131 = arith.select %126, %130, %c0_i64_34 : i64
        %132 = llvm.getelementptr %arg0[%131] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %133 = llvm.load %132 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_35 = arith.constant 0.000000e+00 : bf16
        %134 = arith.select %126, %133, %cst_35 : bf16
        %c0_i64_36 = arith.constant 0 : i64
        %135 = llvm.insertelement %134, %cst_32[%c0_i64_36 : i64] : vector<2xbf16>
        %c1_i64_37 = arith.constant 1 : i64
        %136 = arith.addi %119, %c1_i64_37 : i64
        %137 = arith.cmpi ult, %136, %arg5 : i64
        %138 = arith.cmpi ult, %118, %arg3 : i64
        %139 = arith.andi %138, %137 : i1
        %140 = arith.addi %81, %c1_i64_37 : i64
        %141 = arith.muli %82, %arg6 : i64
        %142 = arith.addi %141, %140 : i64
        %143 = arith.addi %66, %142 : i64
        %c0_i64_38 = arith.constant 0 : i64
        %144 = arith.select %139, %143, %c0_i64_38 : i64
        %145 = llvm.getelementptr %arg0[%144] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %146 = llvm.load %145 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_39 = arith.constant 0.000000e+00 : bf16
        %147 = arith.select %139, %146, %cst_39 : bf16
        %c1_i64_40 = arith.constant 1 : i64
        %148 = llvm.insertelement %147, %135[%c1_i64_40 : i64] : vector<2xbf16>
        %149 = llvm.bitcast %148 : vector<2xbf16> to i32
        %150 = arith.addi %4, %79 : i64
        %151 = arith.addi %arg9, %83 : i64
        %152 = arith.muli %79, %arg6 : i64
        %153 = arith.addi %152, %83 : i64
        %154 = arith.addi %66, %153 : i64
        %cst_41 = arith.constant dense<0.000000e+00> : vector<2xbf16>
        %c0_i64_42 = arith.constant 0 : i64
        %155 = arith.addi %151, %c0_i64_42 : i64
        %156 = arith.cmpi ult, %155, %arg5 : i64
        %157 = arith.cmpi ult, %150, %arg3 : i64
        %158 = arith.andi %157, %156 : i1
        %159 = arith.addi %83, %c0_i64_42 : i64
        %160 = arith.muli %79, %arg6 : i64
        %161 = arith.addi %160, %159 : i64
        %162 = arith.addi %66, %161 : i64
        %c0_i64_43 = arith.constant 0 : i64
        %163 = arith.select %158, %162, %c0_i64_43 : i64
        %164 = llvm.getelementptr %arg0[%163] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %165 = llvm.load %164 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_44 = arith.constant 0.000000e+00 : bf16
        %166 = arith.select %158, %165, %cst_44 : bf16
        %c0_i64_45 = arith.constant 0 : i64
        %167 = llvm.insertelement %166, %cst_41[%c0_i64_45 : i64] : vector<2xbf16>
        %c1_i64_46 = arith.constant 1 : i64
        %168 = arith.addi %151, %c1_i64_46 : i64
        %169 = arith.cmpi ult, %168, %arg5 : i64
        %170 = arith.cmpi ult, %150, %arg3 : i64
        %171 = arith.andi %170, %169 : i1
        %172 = arith.addi %83, %c1_i64_46 : i64
        %173 = arith.muli %79, %arg6 : i64
        %174 = arith.addi %173, %172 : i64
        %175 = arith.addi %66, %174 : i64
        %c0_i64_47 = arith.constant 0 : i64
        %176 = arith.select %171, %175, %c0_i64_47 : i64
        %177 = llvm.getelementptr %arg0[%176] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %178 = llvm.load %177 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_48 = arith.constant 0.000000e+00 : bf16
        %179 = arith.select %171, %178, %cst_48 : bf16
        %c1_i64_49 = arith.constant 1 : i64
        %180 = llvm.insertelement %179, %167[%c1_i64_49 : i64] : vector<2xbf16>
        %181 = llvm.bitcast %180 : vector<2xbf16> to i32
        %182 = arith.addi %4, %84 : i64
        %183 = arith.addi %arg9, %85 : i64
        %184 = arith.muli %84, %arg6 : i64
        %185 = arith.addi %184, %85 : i64
        %186 = arith.addi %66, %185 : i64
        %cst_50 = arith.constant dense<0.000000e+00> : vector<2xbf16>
        %c0_i64_51 = arith.constant 0 : i64
        %187 = arith.addi %183, %c0_i64_51 : i64
        %188 = arith.cmpi ult, %187, %arg5 : i64
        %189 = arith.cmpi ult, %182, %arg3 : i64
        %190 = arith.andi %189, %188 : i1
        %191 = arith.addi %85, %c0_i64_51 : i64
        %192 = arith.muli %84, %arg6 : i64
        %193 = arith.addi %192, %191 : i64
        %194 = arith.addi %66, %193 : i64
        %c0_i64_52 = arith.constant 0 : i64
        %195 = arith.select %190, %194, %c0_i64_52 : i64
        %196 = llvm.getelementptr %arg0[%195] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %197 = llvm.load %196 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_53 = arith.constant 0.000000e+00 : bf16
        %198 = arith.select %190, %197, %cst_53 : bf16
        %c0_i64_54 = arith.constant 0 : i64
        %199 = llvm.insertelement %198, %cst_50[%c0_i64_54 : i64] : vector<2xbf16>
        %c1_i64_55 = arith.constant 1 : i64
        %200 = arith.addi %183, %c1_i64_55 : i64
        %201 = arith.cmpi ult, %200, %arg5 : i64
        %202 = arith.cmpi ult, %182, %arg3 : i64
        %203 = arith.andi %202, %201 : i1
        %204 = arith.addi %85, %c1_i64_55 : i64
        %205 = arith.muli %84, %arg6 : i64
        %206 = arith.addi %205, %204 : i64
        %207 = arith.addi %66, %206 : i64
        %c0_i64_56 = arith.constant 0 : i64
        %208 = arith.select %203, %207, %c0_i64_56 : i64
        %209 = llvm.getelementptr %arg0[%208] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %210 = llvm.load %209 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_57 = arith.constant 0.000000e+00 : bf16
        %211 = arith.select %203, %210, %cst_57 : bf16
        %c1_i64_58 = arith.constant 1 : i64
        %212 = llvm.insertelement %211, %199[%c1_i64_58 : i64] : vector<2xbf16>
        %213 = llvm.bitcast %212 : vector<2xbf16> to i32
        %214 = llvm.mlir.undef : !llvm.struct<(i32, i32, i32, i32)>
        %215 = llvm.insertvalue %117, %214[0] : !llvm.struct<(i32, i32, i32, i32)> 
        %216 = llvm.insertvalue %149, %215[1] : !llvm.struct<(i32, i32, i32, i32)> 
        %217 = llvm.insertvalue %181, %216[2] : !llvm.struct<(i32, i32, i32, i32)> 
        %218 = llvm.insertvalue %213, %217[3] : !llvm.struct<(i32, i32, i32, i32)> 
        %219 = nvvm.read.ptx.sreg.tid.x : i32
        %c31_i32_59 = arith.constant 31 : i32
        %220 = arith.andi %219, %c31_i32_59 : i32
        %c2_i32_60 = arith.constant 2 : i32
        %221 = arith.shrui %220, %c2_i32_60 : i32
        %c3_i32_61 = arith.constant 3 : i32
        %222 = arith.andi %220, %c3_i32_61 : i32
        %223 = arith.extui %221 : i32 to i64
        %224 = arith.extui %222 : i32 to i64
        %c8_i64_62 = arith.constant 8 : i64
        %c2_i64_63 = arith.constant 2 : i64
        %225 = arith.muli %224, %c2_i64_63 : i64
        %c8_i64_64 = arith.constant 8 : i64
        %226 = arith.addi %225, %c8_i64_64 : i64
        %227 = arith.addi %arg9, %225 : i64
        %228 = arith.addi %5, %223 : i64
        %229 = arith.muli %225, %arg7 : i64
        %230 = arith.addi %229, %223 : i64
        %231 = arith.addi %74, %230 : i64
        %cst_65 = arith.constant dense<0.000000e+00> : vector<2xbf16>
        %c0_i64_66 = arith.constant 0 : i64
        %232 = arith.addi %227, %c0_i64_66 : i64
        %233 = arith.cmpi ult, %228, %arg4 : i64
        %234 = arith.cmpi ult, %232, %arg5 : i64
        %235 = arith.andi %234, %233 : i1
        %236 = arith.addi %225, %c0_i64_66 : i64
        %237 = arith.muli %236, %arg7 : i64
        %238 = arith.addi %237, %223 : i64
        %239 = arith.addi %74, %238 : i64
        %c0_i64_67 = arith.constant 0 : i64
        %240 = arith.select %235, %239, %c0_i64_67 : i64
        %241 = llvm.getelementptr %arg1[%240] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %242 = llvm.load %241 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_68 = arith.constant 0.000000e+00 : bf16
        %243 = arith.select %235, %242, %cst_68 : bf16
        %c0_i64_69 = arith.constant 0 : i64
        %244 = llvm.insertelement %243, %cst_65[%c0_i64_69 : i64] : vector<2xbf16>
        %c1_i64_70 = arith.constant 1 : i64
        %245 = arith.addi %227, %c1_i64_70 : i64
        %246 = arith.cmpi ult, %228, %arg4 : i64
        %247 = arith.cmpi ult, %245, %arg5 : i64
        %248 = arith.andi %247, %246 : i1
        %249 = arith.addi %225, %c1_i64_70 : i64
        %250 = arith.muli %249, %arg7 : i64
        %251 = arith.addi %250, %223 : i64
        %252 = arith.addi %74, %251 : i64
        %c0_i64_71 = arith.constant 0 : i64
        %253 = arith.select %248, %252, %c0_i64_71 : i64
        %254 = llvm.getelementptr %arg1[%253] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %255 = llvm.load %254 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_72 = arith.constant 0.000000e+00 : bf16
        %256 = arith.select %248, %255, %cst_72 : bf16
        %c1_i64_73 = arith.constant 1 : i64
        %257 = llvm.insertelement %256, %244[%c1_i64_73 : i64] : vector<2xbf16>
        %258 = llvm.bitcast %257 : vector<2xbf16> to i32
        %259 = arith.addi %arg9, %226 : i64
        %260 = arith.addi %5, %223 : i64
        %261 = arith.muli %226, %arg7 : i64
        %262 = arith.addi %261, %223 : i64
        %263 = arith.addi %74, %262 : i64
        %cst_74 = arith.constant dense<0.000000e+00> : vector<2xbf16>
        %c0_i64_75 = arith.constant 0 : i64
        %264 = arith.addi %259, %c0_i64_75 : i64
        %265 = arith.cmpi ult, %260, %arg4 : i64
        %266 = arith.cmpi ult, %264, %arg5 : i64
        %267 = arith.andi %266, %265 : i1
        %268 = arith.addi %226, %c0_i64_75 : i64
        %269 = arith.muli %268, %arg7 : i64
        %270 = arith.addi %269, %223 : i64
        %271 = arith.addi %74, %270 : i64
        %c0_i64_76 = arith.constant 0 : i64
        %272 = arith.select %267, %271, %c0_i64_76 : i64
        %273 = llvm.getelementptr %arg1[%272] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %274 = llvm.load %273 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_77 = arith.constant 0.000000e+00 : bf16
        %275 = arith.select %267, %274, %cst_77 : bf16
        %c0_i64_78 = arith.constant 0 : i64
        %276 = llvm.insertelement %275, %cst_74[%c0_i64_78 : i64] : vector<2xbf16>
        %c1_i64_79 = arith.constant 1 : i64
        %277 = arith.addi %259, %c1_i64_79 : i64
        %278 = arith.cmpi ult, %260, %arg4 : i64
        %279 = arith.cmpi ult, %277, %arg5 : i64
        %280 = arith.andi %279, %278 : i1
        %281 = arith.addi %226, %c1_i64_79 : i64
        %282 = arith.muli %281, %arg7 : i64
        %283 = arith.addi %282, %223 : i64
        %284 = arith.addi %74, %283 : i64
        %c0_i64_80 = arith.constant 0 : i64
        %285 = arith.select %280, %284, %c0_i64_80 : i64
        %286 = llvm.getelementptr %arg1[%285] : (!llvm.ptr, i64) -> !llvm.ptr, bf16
        %287 = llvm.load %286 {alignment = 2 : i64} : !llvm.ptr -> bf16
        %cst_81 = arith.constant 0.000000e+00 : bf16
        %288 = arith.select %280, %287, %cst_81 : bf16
        %c1_i64_82 = arith.constant 1 : i64
        %289 = llvm.insertelement %288, %276[%c1_i64_82 : i64] : vector<2xbf16>
        %290 = llvm.bitcast %289 : vector<2xbf16> to i32
        %291 = llvm.mlir.undef : !llvm.struct<(i32, i32)>
        %292 = llvm.insertvalue %258, %291[0] : !llvm.struct<(i32, i32)> 
        %293 = llvm.insertvalue %290, %292[1] : !llvm.struct<(i32, i32)> 
        %294 = llvm.extractvalue %218[0] : !llvm.struct<(i32, i32, i32, i32)> 
        %295 = llvm.extractvalue %218[1] : !llvm.struct<(i32, i32, i32, i32)> 
        %296 = llvm.extractvalue %218[2] : !llvm.struct<(i32, i32, i32, i32)> 
        %297 = llvm.extractvalue %218[3] : !llvm.struct<(i32, i32, i32, i32)> 
        %298 = llvm.extractvalue %293[0] : !llvm.struct<(i32, i32)> 
        %299 = llvm.extractvalue %293[1] : !llvm.struct<(i32, i32)> 
        %300 = llvm.extractvalue %arg10[0] : !llvm.struct<(f32, f32, f32, f32)> 
        %301 = llvm.extractvalue %arg10[1] : !llvm.struct<(f32, f32, f32, f32)> 
        %302 = llvm.extractvalue %arg10[2] : !llvm.struct<(f32, f32, f32, f32)> 
        %303 = llvm.extractvalue %arg10[3] : !llvm.struct<(f32, f32, f32, f32)> 
        %304 = nvvm.mma.sync A[%294, %295, %296, %297]  B[%298, %299]  C[%300, %301, %302, %303]  {layoutA = #nvvm.mma_layout<row>, layoutB = #nvvm.mma_layout<col>, multiplicandAPtxType = #nvvm.mma_type<bf16>, multiplicandBPtxType = #nvvm.mma_type<bf16>, shape = #nvvm.shape<m = 16, n = 8, k = 16>} : (i32, i32, f32) -> !llvm.struct<(f32, f32, f32, f32)>
        scf.yield %304 : !llvm.struct<(f32, f32, f32, f32)>
      }
      %12 = nvvm.read.ptx.sreg.tid.x : i32
      %c31_i32 = arith.constant 31 : i32
      %13 = arith.andi %12, %c31_i32 : i32
      %c2_i32 = arith.constant 2 : i32
      %14 = arith.shrui %13, %c2_i32 : i32
      %c3_i32 = arith.constant 3 : i32
      %15 = arith.andi %13, %c3_i32 : i32
      %c2_i32_4 = arith.constant 2 : i32
      %16 = arith.muli %15, %c2_i32_4 : i32
      %17 = arith.extui %14 : i32 to i64
      %18 = arith.extui %16 : i32 to i64
      %c1_i64 = arith.constant 1 : i64
      %c8_i64_5 = arith.constant 8 : i64
      %19 = arith.addi %18, %c1_i64 : i64
      %20 = arith.addi %17, %c8_i64_5 : i64
      %21 = arith.addi %17, %c8_i64_5 : i64
      %22 = arith.addi %18, %c1_i64 : i64
      %23 = arith.addi %4, %17 : i64
      %24 = arith.addi %5, %18 : i64
      %25 = arith.muli %23, %arg8 : i64
      %26 = arith.addi %25, %24 : i64
      %27 = llvm.getelementptr %arg2[%26] : (!llvm.ptr, i64) -> !llvm.ptr, f32
      %28 = llvm.extractvalue %11[0] : !llvm.struct<(f32, f32, f32, f32)> 
      %29 = arith.cmpi ult, %24, %arg4 : i64
      %30 = arith.cmpi ult, %23, %arg3 : i64
      %31 = arith.andi %30, %29 : i1
      scf.if %31 {
        llvm.store %28, %27 {alignment = 4 : i64} : f32, !llvm.ptr
      }
      %32 = arith.addi %4, %17 : i64
      %33 = arith.addi %5, %19 : i64
      %34 = arith.muli %32, %arg8 : i64
      %35 = arith.addi %34, %33 : i64
      %36 = llvm.getelementptr %arg2[%35] : (!llvm.ptr, i64) -> !llvm.ptr, f32
      %37 = llvm.extractvalue %11[1] : !llvm.struct<(f32, f32, f32, f32)> 
      %38 = arith.cmpi ult, %33, %arg4 : i64
      %39 = arith.cmpi ult, %32, %arg3 : i64
      %40 = arith.andi %39, %38 : i1
      scf.if %40 {
        llvm.store %37, %36 {alignment = 4 : i64} : f32, !llvm.ptr
      }
      %41 = arith.addi %4, %20 : i64
      %42 = arith.addi %5, %18 : i64
      %43 = arith.muli %41, %arg8 : i64
      %44 = arith.addi %43, %42 : i64
      %45 = llvm.getelementptr %arg2[%44] : (!llvm.ptr, i64) -> !llvm.ptr, f32
      %46 = llvm.extractvalue %11[2] : !llvm.struct<(f32, f32, f32, f32)> 
      %47 = arith.cmpi ult, %42, %arg4 : i64
      %48 = arith.cmpi ult, %41, %arg3 : i64
      %49 = arith.andi %48, %47 : i1
      scf.if %49 {
        llvm.store %46, %45 {alignment = 4 : i64} : f32, !llvm.ptr
      }
      %50 = arith.addi %4, %21 : i64
      %51 = arith.addi %5, %22 : i64
      %52 = arith.muli %50, %arg8 : i64
      %53 = arith.addi %52, %51 : i64
      %54 = llvm.getelementptr %arg2[%53] : (!llvm.ptr, i64) -> !llvm.ptr, f32
      %55 = llvm.extractvalue %11[3] : !llvm.struct<(f32, f32, f32, f32)> 
      %56 = arith.cmpi ult, %51, %arg4 : i64
      %57 = arith.cmpi ult, %50, %arg3 : i64
      %58 = arith.andi %57, %56 : i1
      scf.if %58 {
        llvm.store %55, %54 {alignment = 4 : i64} : f32, !llvm.ptr
      }
      llvm.return
    }
  }
}

