// Seed: 2902852594
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output wand id_2,
    input supply0 sample,
    input tri0 module_0,
    output wire id_5,
    output wire id_6,
    output supply0 id_7,
    output supply0 id_8,
    output wor id_9,
    output wire id_10,
    output wor id_11,
    input wor id_12,
    output tri0 id_13,
    input supply0 id_14,
    output wand id_15,
    output supply0 id_16,
    output uwire id_17,
    output tri id_18,
    output supply1 id_19,
    output tri0 id_20,
    input tri1 id_21
);
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wor  id_3,
    output tri0 id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_1,
      id_3,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_15 = 0;
endmodule
