// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _p_wt_kernel_385_HH_
#define _p_wt_kernel_385_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct p_wt_kernel_385 : public sc_module {
    // Port declarations 138
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<18> > kernel_i_V_V2_dout;
    sc_in< sc_logic > kernel_i_V_V2_empty_n;
    sc_out< sc_logic > kernel_i_V_V2_read;
    sc_out< sc_lv<6> > layer3_kernel_V_0_address0;
    sc_out< sc_logic > layer3_kernel_V_0_ce0;
    sc_out< sc_logic > layer3_kernel_V_0_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_0_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_1_address0;
    sc_out< sc_logic > layer3_kernel_V_1_ce0;
    sc_out< sc_logic > layer3_kernel_V_1_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_1_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_10_address0;
    sc_out< sc_logic > layer3_kernel_V_10_ce0;
    sc_out< sc_logic > layer3_kernel_V_10_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_10_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_11_address0;
    sc_out< sc_logic > layer3_kernel_V_11_ce0;
    sc_out< sc_logic > layer3_kernel_V_11_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_11_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_12_address0;
    sc_out< sc_logic > layer3_kernel_V_12_ce0;
    sc_out< sc_logic > layer3_kernel_V_12_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_12_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_13_address0;
    sc_out< sc_logic > layer3_kernel_V_13_ce0;
    sc_out< sc_logic > layer3_kernel_V_13_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_13_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_14_address0;
    sc_out< sc_logic > layer3_kernel_V_14_ce0;
    sc_out< sc_logic > layer3_kernel_V_14_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_14_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_15_address0;
    sc_out< sc_logic > layer3_kernel_V_15_ce0;
    sc_out< sc_logic > layer3_kernel_V_15_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_15_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_16_address0;
    sc_out< sc_logic > layer3_kernel_V_16_ce0;
    sc_out< sc_logic > layer3_kernel_V_16_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_16_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_17_address0;
    sc_out< sc_logic > layer3_kernel_V_17_ce0;
    sc_out< sc_logic > layer3_kernel_V_17_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_17_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_18_address0;
    sc_out< sc_logic > layer3_kernel_V_18_ce0;
    sc_out< sc_logic > layer3_kernel_V_18_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_18_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_19_address0;
    sc_out< sc_logic > layer3_kernel_V_19_ce0;
    sc_out< sc_logic > layer3_kernel_V_19_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_19_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_2_address0;
    sc_out< sc_logic > layer3_kernel_V_2_ce0;
    sc_out< sc_logic > layer3_kernel_V_2_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_2_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_20_address0;
    sc_out< sc_logic > layer3_kernel_V_20_ce0;
    sc_out< sc_logic > layer3_kernel_V_20_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_20_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_21_address0;
    sc_out< sc_logic > layer3_kernel_V_21_ce0;
    sc_out< sc_logic > layer3_kernel_V_21_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_21_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_22_address0;
    sc_out< sc_logic > layer3_kernel_V_22_ce0;
    sc_out< sc_logic > layer3_kernel_V_22_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_22_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_23_address0;
    sc_out< sc_logic > layer3_kernel_V_23_ce0;
    sc_out< sc_logic > layer3_kernel_V_23_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_23_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_24_address0;
    sc_out< sc_logic > layer3_kernel_V_24_ce0;
    sc_out< sc_logic > layer3_kernel_V_24_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_24_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_25_address0;
    sc_out< sc_logic > layer3_kernel_V_25_ce0;
    sc_out< sc_logic > layer3_kernel_V_25_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_25_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_26_address0;
    sc_out< sc_logic > layer3_kernel_V_26_ce0;
    sc_out< sc_logic > layer3_kernel_V_26_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_26_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_27_address0;
    sc_out< sc_logic > layer3_kernel_V_27_ce0;
    sc_out< sc_logic > layer3_kernel_V_27_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_27_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_28_address0;
    sc_out< sc_logic > layer3_kernel_V_28_ce0;
    sc_out< sc_logic > layer3_kernel_V_28_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_28_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_29_address0;
    sc_out< sc_logic > layer3_kernel_V_29_ce0;
    sc_out< sc_logic > layer3_kernel_V_29_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_29_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_3_address0;
    sc_out< sc_logic > layer3_kernel_V_3_ce0;
    sc_out< sc_logic > layer3_kernel_V_3_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_3_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_30_address0;
    sc_out< sc_logic > layer3_kernel_V_30_ce0;
    sc_out< sc_logic > layer3_kernel_V_30_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_30_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_31_address0;
    sc_out< sc_logic > layer3_kernel_V_31_ce0;
    sc_out< sc_logic > layer3_kernel_V_31_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_31_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_4_address0;
    sc_out< sc_logic > layer3_kernel_V_4_ce0;
    sc_out< sc_logic > layer3_kernel_V_4_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_4_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_5_address0;
    sc_out< sc_logic > layer3_kernel_V_5_ce0;
    sc_out< sc_logic > layer3_kernel_V_5_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_5_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_6_address0;
    sc_out< sc_logic > layer3_kernel_V_6_ce0;
    sc_out< sc_logic > layer3_kernel_V_6_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_6_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_7_address0;
    sc_out< sc_logic > layer3_kernel_V_7_ce0;
    sc_out< sc_logic > layer3_kernel_V_7_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_7_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_8_address0;
    sc_out< sc_logic > layer3_kernel_V_8_ce0;
    sc_out< sc_logic > layer3_kernel_V_8_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_8_d0;
    sc_out< sc_lv<6> > layer3_kernel_V_9_address0;
    sc_out< sc_logic > layer3_kernel_V_9_ce0;
    sc_out< sc_logic > layer3_kernel_V_9_we0;
    sc_out< sc_lv<18> > layer3_kernel_V_9_d0;


    // Module declarations
    p_wt_kernel_385(sc_module_name name);
    SC_HAS_PROCESS(p_wt_kernel_385);

    ~p_wt_kernel_385();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<34> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > kernel_i_V_V2_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_656;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_pp0_stage18;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage20;
    sc_signal< bool > ap_block_pp0_stage20;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage21;
    sc_signal< bool > ap_block_pp0_stage21;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_pp0_stage22;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage24;
    sc_signal< bool > ap_block_pp0_stage24;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage25;
    sc_signal< bool > ap_block_pp0_stage25;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage26;
    sc_signal< bool > ap_block_pp0_stage26;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage27;
    sc_signal< bool > ap_block_pp0_stage27;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage28;
    sc_signal< bool > ap_block_pp0_stage28;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage29;
    sc_signal< bool > ap_block_pp0_stage29;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage30;
    sc_signal< bool > ap_block_pp0_stage30;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage31;
    sc_signal< bool > ap_block_pp0_stage31;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<6> > indvar_flatten_reg_505;
    sc_signal< sc_lv<3> > p_02_i_reg_516;
    sc_signal< sc_lv<3> > p_i_reg_527;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_538_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > indvar_flatten_next_fu_544_p2;
    sc_signal< sc_lv<6> > indvar_flatten_next_reg_660;
    sc_signal< sc_lv<3> > p_i_mid2_fu_562_p3;
    sc_signal< sc_lv<3> > p_i_mid2_reg_665;
    sc_signal< sc_lv<3> > tmp_i_mid2_v_fu_570_p3;
    sc_signal< sc_lv<3> > tmp_i_mid2_v_reg_671;
    sc_signal< sc_lv<18> > tmp_V_reg_678;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<18> > tmp_V_57_reg_683;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<18> > tmp_V_58_reg_688;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<18> > tmp_V_59_reg_693;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<18> > tmp_V_60_reg_698;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<18> > tmp_V_61_reg_703;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<18> > tmp_V_62_reg_708;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<18> > tmp_V_63_reg_713;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<18> > tmp_V_64_reg_718;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<18> > tmp_V_65_reg_723;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<18> > tmp_V_66_reg_728;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<18> > tmp_V_67_reg_733;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<18> > tmp_V_68_reg_738;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<18> > tmp_V_69_reg_743;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_lv<18> > tmp_V_70_reg_748;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<18> > tmp_V_71_reg_753;
    sc_signal< bool > ap_block_state18_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_lv<18> > tmp_V_72_reg_758;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_lv<18> > tmp_V_73_reg_763;
    sc_signal< bool > ap_block_state20_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_lv<18> > tmp_V_74_reg_768;
    sc_signal< bool > ap_block_state21_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< sc_lv<18> > tmp_V_75_reg_773;
    sc_signal< bool > ap_block_state22_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_11001;
    sc_signal< sc_lv<18> > tmp_V_76_reg_778;
    sc_signal< bool > ap_block_state23_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_11001;
    sc_signal< sc_lv<18> > tmp_V_77_reg_783;
    sc_signal< bool > ap_block_state24_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< sc_lv<18> > tmp_V_78_reg_788;
    sc_signal< bool > ap_block_state25_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< sc_lv<18> > tmp_V_79_reg_793;
    sc_signal< bool > ap_block_state26_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_11001;
    sc_signal< sc_lv<18> > tmp_V_80_reg_798;
    sc_signal< bool > ap_block_state27_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_11001;
    sc_signal< sc_lv<18> > tmp_V_81_reg_803;
    sc_signal< bool > ap_block_state28_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_11001;
    sc_signal< sc_lv<18> > tmp_V_82_reg_808;
    sc_signal< bool > ap_block_state29_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_11001;
    sc_signal< sc_lv<18> > tmp_V_83_reg_813;
    sc_signal< bool > ap_block_state30_pp0_stage28_iter0;
    sc_signal< bool > ap_block_pp0_stage28_11001;
    sc_signal< sc_lv<18> > tmp_V_84_reg_818;
    sc_signal< bool > ap_block_state31_pp0_stage29_iter0;
    sc_signal< bool > ap_block_pp0_stage29_11001;
    sc_signal< sc_lv<18> > tmp_V_85_reg_823;
    sc_signal< bool > ap_block_state32_pp0_stage30_iter0;
    sc_signal< bool > ap_block_pp0_stage30_11001;
    sc_signal< sc_lv<18> > tmp_V_86_reg_828;
    sc_signal< bool > ap_block_state33_pp0_stage31_iter0;
    sc_signal< bool > ap_block_pp0_stage31_11001;
    sc_signal< sc_lv<3> > kw_V_fu_578_p2;
    sc_signal< sc_lv<3> > kw_V_reg_833;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage31_subdone;
    sc_signal< sc_lv<6> > indvar_flatten_phi_fu_509_p4;
    sc_signal< sc_lv<3> > p_02_i_phi_fu_520_p4;
    sc_signal< sc_lv<3> > p_i_phi_fu_531_p4;
    sc_signal< sc_lv<32> > tmp_295_cast_fu_620_p1;
    sc_signal< sc_lv<1> > exitcond19_i_fu_556_p2;
    sc_signal< sc_lv<3> > kh_V_fu_550_p2;
    sc_signal< sc_lv<6> > tmp_fu_583_p3;
    sc_signal< sc_lv<4> > tmp_s_fu_594_p3;
    sc_signal< sc_lv<7> > p_shl_cast_fu_590_p1;
    sc_signal< sc_lv<7> > p_shl1_cast_fu_601_p1;
    sc_signal< sc_lv<7> > tmp_208_fu_605_p2;
    sc_signal< sc_lv<7> > tmp_i_cast_fu_611_p1;
    sc_signal< sc_lv<7> > tmp_209_fu_614_p2;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<34> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< bool > ap_block_pp0_stage28_subdone;
    sc_signal< bool > ap_block_pp0_stage29_subdone;
    sc_signal< bool > ap_block_pp0_stage30_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<34> ap_ST_fsm_state1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage0;
    static const sc_lv<34> ap_ST_fsm_pp0_stage1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage2;
    static const sc_lv<34> ap_ST_fsm_pp0_stage3;
    static const sc_lv<34> ap_ST_fsm_pp0_stage4;
    static const sc_lv<34> ap_ST_fsm_pp0_stage5;
    static const sc_lv<34> ap_ST_fsm_pp0_stage6;
    static const sc_lv<34> ap_ST_fsm_pp0_stage7;
    static const sc_lv<34> ap_ST_fsm_pp0_stage8;
    static const sc_lv<34> ap_ST_fsm_pp0_stage9;
    static const sc_lv<34> ap_ST_fsm_pp0_stage10;
    static const sc_lv<34> ap_ST_fsm_pp0_stage11;
    static const sc_lv<34> ap_ST_fsm_pp0_stage12;
    static const sc_lv<34> ap_ST_fsm_pp0_stage13;
    static const sc_lv<34> ap_ST_fsm_pp0_stage14;
    static const sc_lv<34> ap_ST_fsm_pp0_stage15;
    static const sc_lv<34> ap_ST_fsm_pp0_stage16;
    static const sc_lv<34> ap_ST_fsm_pp0_stage17;
    static const sc_lv<34> ap_ST_fsm_pp0_stage18;
    static const sc_lv<34> ap_ST_fsm_pp0_stage19;
    static const sc_lv<34> ap_ST_fsm_pp0_stage20;
    static const sc_lv<34> ap_ST_fsm_pp0_stage21;
    static const sc_lv<34> ap_ST_fsm_pp0_stage22;
    static const sc_lv<34> ap_ST_fsm_pp0_stage23;
    static const sc_lv<34> ap_ST_fsm_pp0_stage24;
    static const sc_lv<34> ap_ST_fsm_pp0_stage25;
    static const sc_lv<34> ap_ST_fsm_pp0_stage26;
    static const sc_lv<34> ap_ST_fsm_pp0_stage27;
    static const sc_lv<34> ap_ST_fsm_pp0_stage28;
    static const sc_lv<34> ap_ST_fsm_pp0_stage29;
    static const sc_lv<34> ap_ST_fsm_pp0_stage30;
    static const sc_lv<34> ap_ST_fsm_pp0_stage31;
    static const sc_lv<34> ap_ST_fsm_state35;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<32> ap_const_lv32_21;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage28();
    void thread_ap_CS_fsm_pp0_stage29();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state35();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20();
    void thread_ap_block_pp0_stage20_11001();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21();
    void thread_ap_block_pp0_stage21_11001();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24();
    void thread_ap_block_pp0_stage24_11001();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25();
    void thread_ap_block_pp0_stage25_11001();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26();
    void thread_ap_block_pp0_stage26_11001();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27();
    void thread_ap_block_pp0_stage27_11001();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage28();
    void thread_ap_block_pp0_stage28_11001();
    void thread_ap_block_pp0_stage28_subdone();
    void thread_ap_block_pp0_stage29();
    void thread_ap_block_pp0_stage29_11001();
    void thread_ap_block_pp0_stage29_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage30();
    void thread_ap_block_pp0_stage30_11001();
    void thread_ap_block_pp0_stage30_subdone();
    void thread_ap_block_pp0_stage31();
    void thread_ap_block_pp0_stage31_11001();
    void thread_ap_block_pp0_stage31_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage16_iter0();
    void thread_ap_block_state19_pp0_stage17_iter0();
    void thread_ap_block_state20_pp0_stage18_iter0();
    void thread_ap_block_state21_pp0_stage19_iter0();
    void thread_ap_block_state22_pp0_stage20_iter0();
    void thread_ap_block_state23_pp0_stage21_iter0();
    void thread_ap_block_state24_pp0_stage22_iter0();
    void thread_ap_block_state25_pp0_stage23_iter0();
    void thread_ap_block_state26_pp0_stage24_iter0();
    void thread_ap_block_state27_pp0_stage25_iter0();
    void thread_ap_block_state28_pp0_stage26_iter0();
    void thread_ap_block_state29_pp0_stage27_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage28_iter0();
    void thread_ap_block_state31_pp0_stage29_iter0();
    void thread_ap_block_state32_pp0_stage30_iter0();
    void thread_ap_block_state33_pp0_stage31_iter0();
    void thread_ap_block_state34_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond19_i_fu_556_p2();
    void thread_exitcond_flatten_fu_538_p2();
    void thread_indvar_flatten_next_fu_544_p2();
    void thread_indvar_flatten_phi_fu_509_p4();
    void thread_kernel_i_V_V2_blk_n();
    void thread_kernel_i_V_V2_read();
    void thread_kh_V_fu_550_p2();
    void thread_kw_V_fu_578_p2();
    void thread_layer3_kernel_V_0_address0();
    void thread_layer3_kernel_V_0_ce0();
    void thread_layer3_kernel_V_0_d0();
    void thread_layer3_kernel_V_0_we0();
    void thread_layer3_kernel_V_10_address0();
    void thread_layer3_kernel_V_10_ce0();
    void thread_layer3_kernel_V_10_d0();
    void thread_layer3_kernel_V_10_we0();
    void thread_layer3_kernel_V_11_address0();
    void thread_layer3_kernel_V_11_ce0();
    void thread_layer3_kernel_V_11_d0();
    void thread_layer3_kernel_V_11_we0();
    void thread_layer3_kernel_V_12_address0();
    void thread_layer3_kernel_V_12_ce0();
    void thread_layer3_kernel_V_12_d0();
    void thread_layer3_kernel_V_12_we0();
    void thread_layer3_kernel_V_13_address0();
    void thread_layer3_kernel_V_13_ce0();
    void thread_layer3_kernel_V_13_d0();
    void thread_layer3_kernel_V_13_we0();
    void thread_layer3_kernel_V_14_address0();
    void thread_layer3_kernel_V_14_ce0();
    void thread_layer3_kernel_V_14_d0();
    void thread_layer3_kernel_V_14_we0();
    void thread_layer3_kernel_V_15_address0();
    void thread_layer3_kernel_V_15_ce0();
    void thread_layer3_kernel_V_15_d0();
    void thread_layer3_kernel_V_15_we0();
    void thread_layer3_kernel_V_16_address0();
    void thread_layer3_kernel_V_16_ce0();
    void thread_layer3_kernel_V_16_d0();
    void thread_layer3_kernel_V_16_we0();
    void thread_layer3_kernel_V_17_address0();
    void thread_layer3_kernel_V_17_ce0();
    void thread_layer3_kernel_V_17_d0();
    void thread_layer3_kernel_V_17_we0();
    void thread_layer3_kernel_V_18_address0();
    void thread_layer3_kernel_V_18_ce0();
    void thread_layer3_kernel_V_18_d0();
    void thread_layer3_kernel_V_18_we0();
    void thread_layer3_kernel_V_19_address0();
    void thread_layer3_kernel_V_19_ce0();
    void thread_layer3_kernel_V_19_d0();
    void thread_layer3_kernel_V_19_we0();
    void thread_layer3_kernel_V_1_address0();
    void thread_layer3_kernel_V_1_ce0();
    void thread_layer3_kernel_V_1_d0();
    void thread_layer3_kernel_V_1_we0();
    void thread_layer3_kernel_V_20_address0();
    void thread_layer3_kernel_V_20_ce0();
    void thread_layer3_kernel_V_20_d0();
    void thread_layer3_kernel_V_20_we0();
    void thread_layer3_kernel_V_21_address0();
    void thread_layer3_kernel_V_21_ce0();
    void thread_layer3_kernel_V_21_d0();
    void thread_layer3_kernel_V_21_we0();
    void thread_layer3_kernel_V_22_address0();
    void thread_layer3_kernel_V_22_ce0();
    void thread_layer3_kernel_V_22_d0();
    void thread_layer3_kernel_V_22_we0();
    void thread_layer3_kernel_V_23_address0();
    void thread_layer3_kernel_V_23_ce0();
    void thread_layer3_kernel_V_23_d0();
    void thread_layer3_kernel_V_23_we0();
    void thread_layer3_kernel_V_24_address0();
    void thread_layer3_kernel_V_24_ce0();
    void thread_layer3_kernel_V_24_d0();
    void thread_layer3_kernel_V_24_we0();
    void thread_layer3_kernel_V_25_address0();
    void thread_layer3_kernel_V_25_ce0();
    void thread_layer3_kernel_V_25_d0();
    void thread_layer3_kernel_V_25_we0();
    void thread_layer3_kernel_V_26_address0();
    void thread_layer3_kernel_V_26_ce0();
    void thread_layer3_kernel_V_26_d0();
    void thread_layer3_kernel_V_26_we0();
    void thread_layer3_kernel_V_27_address0();
    void thread_layer3_kernel_V_27_ce0();
    void thread_layer3_kernel_V_27_d0();
    void thread_layer3_kernel_V_27_we0();
    void thread_layer3_kernel_V_28_address0();
    void thread_layer3_kernel_V_28_ce0();
    void thread_layer3_kernel_V_28_d0();
    void thread_layer3_kernel_V_28_we0();
    void thread_layer3_kernel_V_29_address0();
    void thread_layer3_kernel_V_29_ce0();
    void thread_layer3_kernel_V_29_d0();
    void thread_layer3_kernel_V_29_we0();
    void thread_layer3_kernel_V_2_address0();
    void thread_layer3_kernel_V_2_ce0();
    void thread_layer3_kernel_V_2_d0();
    void thread_layer3_kernel_V_2_we0();
    void thread_layer3_kernel_V_30_address0();
    void thread_layer3_kernel_V_30_ce0();
    void thread_layer3_kernel_V_30_d0();
    void thread_layer3_kernel_V_30_we0();
    void thread_layer3_kernel_V_31_address0();
    void thread_layer3_kernel_V_31_ce0();
    void thread_layer3_kernel_V_31_d0();
    void thread_layer3_kernel_V_31_we0();
    void thread_layer3_kernel_V_3_address0();
    void thread_layer3_kernel_V_3_ce0();
    void thread_layer3_kernel_V_3_d0();
    void thread_layer3_kernel_V_3_we0();
    void thread_layer3_kernel_V_4_address0();
    void thread_layer3_kernel_V_4_ce0();
    void thread_layer3_kernel_V_4_d0();
    void thread_layer3_kernel_V_4_we0();
    void thread_layer3_kernel_V_5_address0();
    void thread_layer3_kernel_V_5_ce0();
    void thread_layer3_kernel_V_5_d0();
    void thread_layer3_kernel_V_5_we0();
    void thread_layer3_kernel_V_6_address0();
    void thread_layer3_kernel_V_6_ce0();
    void thread_layer3_kernel_V_6_d0();
    void thread_layer3_kernel_V_6_we0();
    void thread_layer3_kernel_V_7_address0();
    void thread_layer3_kernel_V_7_ce0();
    void thread_layer3_kernel_V_7_d0();
    void thread_layer3_kernel_V_7_we0();
    void thread_layer3_kernel_V_8_address0();
    void thread_layer3_kernel_V_8_ce0();
    void thread_layer3_kernel_V_8_d0();
    void thread_layer3_kernel_V_8_we0();
    void thread_layer3_kernel_V_9_address0();
    void thread_layer3_kernel_V_9_ce0();
    void thread_layer3_kernel_V_9_d0();
    void thread_layer3_kernel_V_9_we0();
    void thread_p_02_i_phi_fu_520_p4();
    void thread_p_i_mid2_fu_562_p3();
    void thread_p_i_phi_fu_531_p4();
    void thread_p_shl1_cast_fu_601_p1();
    void thread_p_shl_cast_fu_590_p1();
    void thread_tmp_208_fu_605_p2();
    void thread_tmp_209_fu_614_p2();
    void thread_tmp_295_cast_fu_620_p1();
    void thread_tmp_fu_583_p3();
    void thread_tmp_i_cast_fu_611_p1();
    void thread_tmp_i_mid2_v_fu_570_p3();
    void thread_tmp_s_fu_594_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
