â€˜timescale 1 ns / 1 ps
module pll_testbench;
	PLL_ADF4158 pll (.clk(Clock), .reset_n(1), .writeData(writeData), .loadEnable(loadEnable), .pll_clk(pll_clk),
	                 .bit_counter(bit_counter), .register_counter(register_counter), .state(state));

	initial begin
		Clock = 0;
		forever #25 Clock = ~Clock; //50ns clock period
	end
	
	wire [31:0] writeData,
	wire loadEnable,
	wire pll_clk,
	
	
	wire [4:0] bit_counter,
	wire [2:0] register_counter,
	wire [2:0] state




endmodule
