#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 18 15:48:57 2021
# Process ID: 12332
# Current directory: C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.runs/synth_1
# Command line: vivado.exe -log Float_Adder_On_Board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Float_Adder_On_Board.tcl
# Log file: C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.runs/synth_1/Float_Adder_On_Board.vds
# Journal file: C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Float_Adder_On_Board.tcl -notrace
Command: synth_design -top Float_Adder_On_Board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 817.078 ; gain = 234.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Float_Adder_On_Board' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/Float_Adder_On_Board.vhd:16]
INFO: [Synth 8-638] synthesizing module 'FloatAdder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/FloatAdder.vhd:14]
INFO: [Synth 8-638] synthesizing module 'UnitaOperativa' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/UnitaOperativa.vhd:23]
INFO: [Synth 8-638] synthesizing module 'registro' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/registro.vhd:20]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registro' (1#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/registro.vhd:20]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:18]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:36]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:44]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:15]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (3#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'abs_value' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/abs_value.vhd:14]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/abs_value.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'abs_value' (4#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/abs_value.vhd:14]
INFO: [Synth 8-638] synthesizing module 'registro__parameterized0' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/registro.vhd:20]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registro__parameterized0' (4#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/registro.vhd:20]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/Mux.vhd:16]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/Mux.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mux' (5#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/Mux.vhd:16]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder__parameterized0' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:18]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:36]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder__parameterized0' (5#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/Mux.vhd:16]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/Mux.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (5#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/Mux.vhd:16]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/shift_register.vhd:24]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/shift_register.vhd:24]
INFO: [Synth 8-638] synthesizing module 'registro__parameterized1' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/registro.vhd:20]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registro__parameterized1' (6#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/registro.vhd:20]
INFO: [Synth 8-638] synthesizing module 'converter' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/converter.vhd:15]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder__parameterized1' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:18]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:36]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder__parameterized1' (6#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/converter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'converter' (7#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/converter.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder__parameterized2' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:18]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:36]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/full_adder.vhd:5' bound to instance 'add' of component 'full_adder' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder__parameterized2' (7#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ripple_carry_adder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'abs_value__parameterized0' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/abs_value.vhd:14]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/abs_value.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'abs_value__parameterized0' (7#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/abs_value.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'UnitaOperativa' (8#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/UnitaOperativa.vhd:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ControlUnit.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (9#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/ControlUnit.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FloatAdder' (10#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/FloatAdder.vhd:14]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/Display.vhd:49]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/clock_filter.vhd:34' bound to instance 'clk_filter' of component 'clock_filter' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/Display.vhd:83]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/clock_filter.vhd:46]
	Parameter CLKIN_freq bound to: 100000000 - type: integer 
	Parameter CLKOUT_freq bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (11#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/clock_filter.vhd:46]
INFO: [Synth 8-3491] module 'counter_mod8' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/counter_mod8.vhd:34' bound to instance 'counter_instance' of component 'counter_mod8' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/Display.vhd:87]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/counter_mod8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (12#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/counter_mod8.vhd:43]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/cathodes_manager.vhd:34' bound to instance 'cathodes_instance' of component 'cathodes_manager' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/Display.vhd:90]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/cathodes_manager.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/cathodes_manager.vhd:76]
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/cathodes_manager.vhd:75]
WARNING: [Synth 8-614] signal 'dots' is read in the process but is not in the sensitivity list [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/cathodes_manager.vhd:75]
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/cathodes_manager.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (13#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/cathodes_manager.vhd:42]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/anodes_manager.vhd:34' bound to instance 'anodes_instance' of component 'anodes_manager' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/Display.vhd:93]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/anodes_manager.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/anodes_manager.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (14#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/anodes_manager.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Display' (15#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/imports/new/Display.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Float_Adder_On_Board' (16#1) [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/sources_1/new/Float_Adder_On_Board.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 891.496 ; gain = 309.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 891.496 ; gain = 309.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 891.496 ; gain = 309.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 891.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Float_Adder_On_Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Float_Adder_On_Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 992.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 992.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 992.270 ; gain = 410.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 992.270 ; gain = 410.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 992.270 ; gain = 410.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 992.270 ; gain = 410.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 256   
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registro 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module ripple_carry_adder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module abs_value 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module registro__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ripple_carry_adder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module registro__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module ripple_carry_adder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module converter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ripple_carry_adder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module abs_value__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module clock_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module counter_mod8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module anodes_manager 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[0]' (FDRE) to 'adder/uo/B/stato_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[0]' (FDRE) to 'adder/uo/B/stato_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[1]' (FDRE) to 'adder/uo/B/stato_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[1]' (FDRE) to 'adder/uo/B/stato_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[2]' (FDRE) to 'adder/uo/B/stato_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[2]' (FDRE) to 'adder/uo/B/stato_reg[7]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[3]' (FDRE) to 'adder/uo/B/stato_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[3]' (FDRE) to 'adder/uo/B/stato_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[4]' (FDRE) to 'adder/uo/B/stato_reg[7]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[4]' (FDRE) to 'adder/uo/B/stato_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[5]' (FDRE) to 'adder/uo/B/stato_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[5]' (FDRE) to 'adder/uo/B/stato_reg[6]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[6]' (FDRE) to 'adder/uo/B/stato_reg[6]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[6]' (FDRE) to 'adder/uo/B/stato_reg[10]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[7]' (FDRE) to 'adder/uo/B/stato_reg[10]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[7]' (FDRE) to 'adder/uo/B/stato_reg[8]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[8]' (FDRE) to 'adder/uo/B/stato_reg[10]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[8]' (FDRE) to 'adder/uo/B/stato_reg[9]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[9]' (FDRE) to 'adder/uo/B/stato_reg[9]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[9]' (FDRE) to 'adder/uo/B/stato_reg[11]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[10]' (FDRE) to 'adder/uo/B/stato_reg[11]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[10]' (FDRE) to 'adder/uo/B/stato_reg[12]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[11]' (FDRE) to 'adder/uo/B/stato_reg[11]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[11]' (FDRE) to 'adder/uo/B/stato_reg[13]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[12]' (FDRE) to 'adder/uo/B/stato_reg[12]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[12]' (FDRE) to 'adder/uo/B/stato_reg[17]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[13]' (FDRE) to 'adder/uo/B/stato_reg[13]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[13]' (FDRE) to 'adder/uo/B/stato_reg[14]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[14]' (FDRE) to 'adder/uo/B/stato_reg[17]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[14]' (FDRE) to 'adder/uo/B/stato_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[15]' (FDRE) to 'adder/uo/B/stato_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[15]' (FDRE) to 'adder/uo/B/stato_reg[16]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[16]' (FDRE) to 'adder/uo/B/stato_reg[16]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[16]' (FDRE) to 'adder/uo/B/stato_reg[19]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[17]' (FDRE) to 'adder/uo/B/stato_reg[17]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[17]' (FDRE) to 'adder/uo/B/stato_reg[18]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[18]' (FDRE) to 'adder/uo/B/stato_reg[18]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[18]' (FDRE) to 'adder/uo/B/stato_reg[22]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[19]' (FDRE) to 'adder/uo/B/stato_reg[19]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[19]' (FDRE) to 'adder/uo/B/stato_reg[20]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[20]' (FDRE) to 'adder/uo/B/stato_reg[22]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[20]' (FDRE) to 'adder/uo/B/stato_reg[21]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[21]' (FDRE) to 'adder/uo/B/stato_reg[21]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[21]' (FDRE) to 'adder/uo/B/stato_reg[23]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[22]' (FDRE) to 'adder/uo/B/stato_reg[22]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[22]' (FDRE) to 'adder/uo/B/stato_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder/uo/reg_max/stato_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder/uo/shift_register_min/state_reg[24] )
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[31]' (FDRE) to 'adder/uo/B/stato_reg[25]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[23]' (FDRE) to 'adder/uo/B/stato_reg[24]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[23]' (FDRE) to 'adder/uo/B/stato_reg[25]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[24]' (FDRE) to 'adder/uo/B/stato_reg[30]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[24]' (FDRE) to 'adder/uo/B/stato_reg[25]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[25]' (FDRE) to 'adder/uo/B/stato_reg[26]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[25]' (FDRE) to 'adder/uo/B/stato_reg[30]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[26]' (FDRE) to 'adder/uo/B/stato_reg[27]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[26]' (FDRE) to 'adder/uo/B/stato_reg[27]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[27]' (FDRE) to 'adder/uo/B/stato_reg[28]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[27]' (FDRE) to 'adder/uo/B/stato_reg[28]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[28]' (FDRE) to 'adder/uo/B/stato_reg[29]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[28]' (FDRE) to 'adder/uo/B/stato_reg[29]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[29]' (FDRE) to 'adder/uo/B/stato_reg[31]'
INFO: [Synth 8-3886] merging instance 'adder/uo/A/stato_reg[29]' (FDRE) to 'adder/uo/B/stato_reg[31]'
INFO: [Synth 8-3886] merging instance 'adder/uo/B/stato_reg[30]' (FDRE) to 'adder/uo/A/stato_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder/uo/B/stato_reg[31] )
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[2]' (FDRE) to 'adder/uo/reg_max/stato_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[4]' (FDRE) to 'adder/uo/reg_max/stato_reg[9]'
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[9]' (FDRE) to 'adder/uo/reg_max/stato_reg[10]'
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[10]' (FDRE) to 'adder/uo/reg_max/stato_reg[11]'
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[11]' (FDRE) to 'adder/uo/reg_max/stato_reg[13]'
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[13]' (FDRE) to 'adder/uo/reg_max/stato_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[15]' (FDRE) to 'adder/uo/reg_max/stato_reg[16]'
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[16]' (FDRE) to 'adder/uo/reg_max/stato_reg[19]'
INFO: [Synth 8-3886] merging instance 'adder/uo/reg_max/stato_reg[19]' (FDRE) to 'adder/uo/reg_max/stato_reg[21]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 992.270 ; gain = 410.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 992.270 ; gain = 410.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1001.465 ; gain = 419.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1010.531 ; gain = 428.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.199 ; gain = 434.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.199 ; gain = 434.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.199 ; gain = 434.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.199 ; gain = 434.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.199 ; gain = 434.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.199 ; gain = 434.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |    15|
|5     |LUT3   |    23|
|6     |LUT4   |    34|
|7     |LUT5   |    23|
|8     |LUT6   |    61|
|9     |MUXF7  |     4|
|10    |FDRE   |    93|
|11    |FDSE   |     2|
|12    |IBUF   |     2|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------------+------+
|      |Instance                 |Module                     |Cells |
+------+-------------------------+---------------------------+------+
|1     |top                      |                           |   280|
|2     |  adder                  |FloatAdder                 |   218|
|3     |    uc                   |ControlUnit                |    59|
|4     |    uo                   |UnitaOperativa             |   159|
|5     |      A                  |registro                   |     1|
|6     |      exp_res            |registro__parameterized0   |    15|
|7     |      final_shift_reg    |shift_register             |    70|
|8     |      n_shifts_reg       |registro__parameterized0_0 |     1|
|9     |      reg_max            |registro__parameterized1   |     4|
|10    |      shift_register_min |shift_register_1           |    68|
|11    |  display_7_segment      |Display                    |    43|
|12    |    clk_filter           |clock_filter               |    29|
|13    |    counter_instance     |counter_mod8               |    14|
+------+-------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1016.199 ; gain = 434.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.199 ; gain = 333.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1016.199 ; gain = 434.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1027.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
216 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1027.051 ; gain = 740.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1027.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/itama/Desktop/Architettura dei Sistemi Digitali/float_adder/float_adder.runs/synth_1/Float_Adder_On_Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Float_Adder_On_Board_utilization_synth.rpt -pb Float_Adder_On_Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 15:50:03 2021...
