

================================================================
== Vivado HLS Report for 'convolve'
================================================================
* Date:           Wed Dec 19 07:20:43 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        convolution.prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.58|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  65570|  443090|  65571|  443091|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_p_hls_fptosi_float_i_fu_524  |p_hls_fptosi_float_i  |    2|    2|    2|    2|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------+-------+--------+-------------+-----------+-----------+-------+----------+
        |           |     Latency    |  Iteration  |  Initiation Interval  |  Trip |          |
        | Loop Name |  min  |   max  |   Latency   |  achieved |   target  | Count | Pipelined|
        +-----------+-------+--------+-------------+-----------+-----------+-------+----------+
        |- Loop 1   |  65569|  443089| 1366 ~ 9231 |          -|          -|     48|    no    |
        | + imgRow  |   1360|    9225|         1360|          -|          -| 1 ~ 6 |    no    |
        +-----------+-------+--------+-------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|   1629|    723|
|FIFO             |        -|      -|      -|      -|
|Instance         |       10|     20|   2327|   3705|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|   3703|
|Register         |        -|      -|   2399|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       10|     20|   6355|   8131|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        8|     25|     18|     46|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |convolve_conv_s_axi_U            |convolve_conv_s_axi   |       10|      0|  276|  250|
    |convolve_fadd_32nbkb_U1          |convolve_fadd_32nbkb  |        0|      2|  306|  418|
    |convolve_fmul_32ncud_U2          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U3          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U4          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U5          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U6          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U7          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_mul_6ns_eOg_U9          |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_mul_6ns_eOg_U10         |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_mul_6ns_eOg_U11         |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_sitofp_3dEe_U8          |convolve_sitofp_3dEe  |        0|      0|  340|  554|
    |grp_p_hls_fptosi_float_i_fu_524  |p_hls_fptosi_float_i  |        0|      0|  412|  362|
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |Total                            |                      |       10|     20| 2327| 3705|
    +---------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+----+------------+------------+
    |col_offset_0_2_fu_806_p2   |     +    |      0|  23|  11|           6|           1|
    |col_offset_1_2_fu_904_p2   |     +    |      0|  23|  11|           6|           2|
    |col_offset_2_2_fu_1002_p2  |     +    |      0|  23|  11|           6|           2|
    |col_offset_3_2_fu_1100_p2  |     +    |      0|  23|  11|           6|           3|
    |col_offset_4_2_fu_1198_p2  |     +    |      0|  23|  11|           6|           3|
    |col_offset_5_2_fu_1296_p2  |     +    |      0|  23|  11|           6|           3|
    |col_offset_6_2_fu_1394_p2  |     +    |      0|  23|  11|           6|           3|
    |col_offset_7_2_fu_1492_p2  |     +    |      0|  23|  11|           6|           4|
    |col_offset_8_2_fu_1565_p2  |     +    |      0|  23|  11|           6|           4|
    |r_fu_649_p2                |     +    |      0|  23|  11|           6|           1|
    |tmp_10_fu_757_p2           |     +    |      0|  41|  17|          12|          12|
    |tmp_14_fu_815_p2           |     +    |      0|  41|  17|          12|          12|
    |tmp_15_fu_840_p2           |     +    |      0|  41|  17|          12|          12|
    |tmp_16_fu_860_p2           |     +    |      0|  41|  17|          12|          12|
    |tmp_17_fu_913_p2           |     +    |      0|  41|  17|          12|          12|
    |tmp_18_fu_938_p2           |     +    |      0|  41|  17|          12|          12|
    |tmp_19_fu_958_p2           |     +    |      0|  41|  17|          12|          12|
    |tmp_1_fu_714_p2            |     +    |      0|  23|  11|           6|           2|
    |tmp_20_fu_1011_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_21_fu_1036_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_22_fu_1056_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_23_fu_1109_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_24_fu_1134_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_25_fu_1154_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_26_fu_1207_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_27_fu_1232_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_28_fu_1252_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_29_fu_1305_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_2_fu_643_p2            |     +    |      0|  23|  11|           6|           2|
    |tmp_30_fu_1330_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_31_fu_1350_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_32_fu_1403_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_33_fu_1428_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_34_fu_1448_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_35_fu_1501_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_36_fu_1526_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_37_fu_1546_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_38_fu_1575_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_39_fu_1580_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_40_fu_1585_p2          |     +    |      0|  41|  17|          12|          12|
    |tmp_5_fu_677_p2            |     +    |      0|  41|  17|          12|          12|
    |tmp_6_fu_687_p2            |     +    |      0|  41|  17|          12|          12|
    |tmp_7_fu_698_p2            |     +    |      0|  41|  17|          12|          12|
    |tmp_8_fu_723_p2            |     +    |      0|  41|  17|          12|          12|
    |tmp_9_fu_738_p2            |     +    |      0|  41|  17|          12|          12|
    |exitcond_fu_637_p2         |   icmp   |      0|   0|   3|           6|           5|
    |tmp_1_10_fu_825_p2         |   icmp   |      0|   0|   3|           6|           5|
    |tmp_2_11_fu_923_p2         |   icmp   |      0|   0|   3|           6|           5|
    |tmp_3_12_fu_1021_p2        |   icmp   |      0|   0|   3|           6|           5|
    |tmp_4_13_fu_1119_p2        |   icmp   |      0|   0|   3|           6|           5|
    |tmp_5_14_fu_1217_p2        |   icmp   |      0|   0|   3|           6|           5|
    |tmp_6_15_fu_1315_p2        |   icmp   |      0|   0|   3|           6|           5|
    |tmp_7_16_fu_1413_p2        |   icmp   |      0|   0|   3|           6|           5|
    |tmp_8_17_fu_1511_p2        |   icmp   |      0|   0|   3|           6|           5|
    |tmp_s_fu_708_p2            |   icmp   |      0|   0|   3|           6|           5|
    +---------------------------+----------+-------+----+----+------------+------------+
    |Total                      |          |      0|1629| 723|         528|         476|
    +---------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+------+-----------+-----+-----------+
    |      Name      |  LUT | Input Size| Bits| Total Bits|
    +----------------+------+-----------+-----+-----------+
    |ap_NS_fsm       |  2693|       1205|    1|       1205|
    |c_reg_512       |     9|          2|    6|         12|
    |grp_fu_530_p0   |    50|          9|   32|        288|
    |grp_fu_530_p1   |    55|         10|   32|        320|
    |grp_fu_535_p0   |    40|          7|   32|        224|
    |grp_fu_535_p1   |    55|         10|   32|        320|
    |grp_fu_559_p0   |   529|        106|   32|       3392|
    |in_r_address0   |   153|         34|   12|        408|
    |krnl_address0   |    55|         10|    4|         40|
    |out_r_address0  |    55|         10|   12|        120|
    |r1_reg_500      |     9|          2|    6|         12|
    +----------------+------+-----------+-----+-----------+
    |Total           |  3703|       1405|  201|       6341|
    +----------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+------+----+------+-----------+
    |                       Name                      |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                        |  1204|   0|  1204|          0|
    |ap_reg_grp_p_hls_fptosi_float_i_fu_524_ap_start  |     1|   0|     1|          0|
    |c_reg_512                                        |     6|   0|     6|          0|
    |col_offset_0_2_cast_s_reg_1921                   |     6|   0|    12|          6|
    |col_offset_0_2_reg_1915                          |     6|   0|     6|          0|
    |col_offset_1_2_cast_s_reg_2027                   |     6|   0|    12|          6|
    |col_offset_1_2_reg_2021                          |     6|   0|     6|          0|
    |col_offset_2_2_cast_s_reg_2118                   |     6|   0|    12|          6|
    |col_offset_2_2_reg_2112                          |     6|   0|     6|          0|
    |col_offset_3_2_cast_s_reg_2209                   |     6|   0|    12|          6|
    |col_offset_3_2_reg_2203                          |     6|   0|     6|          0|
    |col_offset_4_2_cast_s_reg_2300                   |     6|   0|    12|          6|
    |col_offset_4_2_reg_2294                          |     6|   0|     6|          0|
    |col_offset_5_2_cast_s_reg_2391                   |     6|   0|    12|          6|
    |col_offset_5_2_reg_2385                          |     6|   0|     6|          0|
    |col_offset_6_2_cast_s_reg_2482                   |     6|   0|    12|          6|
    |col_offset_6_2_reg_2476                          |     6|   0|     6|          0|
    |col_offset_7_2_cast_s_reg_2573                   |     6|   0|    12|          6|
    |col_offset_7_2_reg_2567                          |     6|   0|     6|          0|
    |col_offset_8_2_reg_2633                          |     6|   0|     6|          0|
    |in_addr_3_reg_1776                               |    12|   0|    12|          0|
    |in_addr_4_reg_1781                               |    12|   0|    12|          0|
    |in_addr_5_reg_1786                               |    12|   0|    12|          0|
    |krnl_load_1_reg_1840                             |    32|   0|    32|          0|
    |krnl_load_2_reg_1861                             |    32|   0|    32|          0|
    |krnl_load_3_reg_1877                             |    32|   0|    32|          0|
    |krnl_load_4_reg_1893                             |    32|   0|    32|          0|
    |krnl_load_5_reg_1909                             |    32|   0|    32|          0|
    |krnl_load_6_reg_1946                             |    32|   0|    32|          0|
    |krnl_load_7_reg_1971                             |    32|   0|    32|          0|
    |krnl_load_8_reg_1991                             |    32|   0|    32|          0|
    |krnl_load_reg_1820                               |    32|   0|    32|          0|
    |out_addr_1_reg_1956                              |    12|   0|    12|          0|
    |out_addr_2_reg_2057                              |    12|   0|    12|          0|
    |out_addr_3_reg_2148                              |    12|   0|    12|          0|
    |out_addr_4_reg_2239                              |    12|   0|    12|          0|
    |out_addr_5_reg_2330                              |    12|   0|    12|          0|
    |out_addr_6_reg_2421                              |    12|   0|    12|          0|
    |out_addr_7_reg_2512                              |    12|   0|    12|          0|
    |out_addr_8_reg_2603                              |    12|   0|    12|          0|
    |out_addr_reg_1791                                |    12|   0|    12|          0|
    |r1_reg_500                                       |     6|   0|     6|          0|
    |r_reg_1730                                       |     6|   0|     6|          0|
    |reg_562                                          |    16|   0|    16|          0|
    |reg_566                                          |    32|   0|    32|          0|
    |reg_573                                          |    32|   0|    32|          0|
    |reg_579                                          |    32|   0|    32|          0|
    |reg_584                                          |    16|   0|    16|          0|
    |reg_588                                          |    32|   0|    32|          0|
    |reg_595                                          |    32|   0|    32|          0|
    |reg_602                                          |    32|   0|    32|          0|
    |reg_608                                          |    32|   0|    32|          0|
    |reg_615                                          |    32|   0|    32|          0|
    |reg_622                                          |    32|   0|    32|          0|
    |tmp_1_10_reg_1932                                |     1|   0|     1|          0|
    |tmp_1_reg_1799                                   |     6|   0|     6|          0|
    |tmp_2_11_reg_2038                                |     1|   0|     1|          0|
    |tmp_2_reg_1725                                   |     6|   0|     6|          0|
    |tmp_37_cast_cast_reg_1804                        |     6|   0|    12|          6|
    |tmp_38_reg_2638                                  |    12|   0|    12|          0|
    |tmp_39_reg_2643                                  |    12|   0|    12|          0|
    |tmp_3_12_reg_2129                                |     1|   0|     1|          0|
    |tmp_3_reg_1746                                   |    12|   0|    12|          0|
    |tmp_40_reg_2648                                  |    12|   0|    12|          0|
    |tmp_41_8_0_1_reg_2663                            |    32|   0|    32|          0|
    |tmp_41_8_0_2_reg_2668                            |    32|   0|    32|          0|
    |tmp_41_8_1_1_reg_2678                            |    32|   0|    32|          0|
    |tmp_41_8_1_2_reg_2683                            |    32|   0|    32|          0|
    |tmp_41_8_1_reg_2673                              |    32|   0|    32|          0|
    |tmp_41_8_2_1_reg_2713                            |    32|   0|    32|          0|
    |tmp_41_8_2_2_reg_2718                            |    32|   0|    32|          0|
    |tmp_4_13_reg_2220                                |     1|   0|     1|          0|
    |tmp_4_reg_1761                                   |    12|   0|    12|          0|
    |tmp_5_14_reg_2311                                |     1|   0|     1|          0|
    |tmp_6_15_reg_2402                                |     1|   0|     1|          0|
    |tmp_7_16_reg_2493                                |     1|   0|     1|          0|
    |tmp_8_17_reg_2584                                |     1|   0|     1|          0|
    |tmp_reg_1707                                     |    12|   0|    12|          0|
    +-------------------------------------------------+------+----+------+-----------+
    |Total                                            |  2399|   0|  2453|         54|
    +-------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_conv_AWVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_WVALID   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WREADY   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WDATA    |  in |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_WSTRB    |  in |    4|    s_axi   |     conv     |     array    |
|s_axi_conv_ARVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_RVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RDATA    | out |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_RRESP    | out |    2|    s_axi   |     conv     |     array    |
|s_axi_conv_BVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BRESP    | out |    2|    s_axi   |     conv     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |   convolve   | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |   convolve   | return value |
|interrupt           | out |    1| ap_ctrl_hs |   convolve   | return value |
+--------------------+-----+-----+------------+--------------+--------------+

