module wideexpr_00791(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?{(ctrl[6]?-($unsigned(-($signed(5'sb00111)))):(ctrl[7]?-(s4):(ctrl[4]?6'sb101100:(2'sb11)>>(-(2'b10))))),(ctrl[7]?$signed((+((ctrl[4]?s2:6'sb000000)))>>(2'sb10)):((ctrl[7]?1'sb1:$signed((s2)+(s7))))<<((ctrl[0]?4'sb1100:-(+(s7)))))}:($unsigned({2{6'sb100010}}))>>($signed(u5)));
  assign y1 = (ctrl[6]?(ctrl[3]?s3:(ctrl[2]?s3:$signed($signed(u7)))):(ctrl[5]?$signed((ctrl[5]?(ctrl[1]?1'sb0:4'sb0111):1'sb0)):-((ctrl[0]?1'sb0:(6'sb100001)-($signed({(ctrl[0]?{4{4'sb0000}}:(6'b010111)>(2'sb10)),(-(s7))-((ctrl[7]?s0:s4)),(-(s1))^~(+(1'sb0))}))))));
  assign y2 = ^({(u7)^~(s3),u7,{2{((u2)^~({4{(ctrl[5]?$unsigned(s2):(2'sb11)>>(u5))}}))<<(s7)}},(ctrl[4]?$signed((ctrl[2]?(ctrl[4]?(ctrl[3]?u4:(ctrl[2]?5'b01001:u0)):$unsigned(s7)):{(ctrl[4]?(s2)-(u6):(3'sb000)<<(5'sb01111)),(3'sb000)<<(4'sb1111),4'sb1111,-((s6)>>(s6))})):(($signed(((ctrl[6]?s3:s0))<<((1'sb1)&(5'sb01111))))<<<((((ctrl[1]?6'b111000:1'b0))-(4'b0001))&(3'b110)))^~(6'sb100010))});
  assign y3 = (ctrl[6]?-($signed(-((u3)<<((ctrl[6]?(5'b11001)>>>(u6):{2{3'sb000}}))))):5'sb10011);
  assign y4 = (-((($signed(-(6'b100101)))-(4'sb0011))!=(($signed(s3))^(-(s0)))))|((ctrl[0]?((4'sb0010)<<<(-((3'b100)<<<(3'sb011))))^~($signed((ctrl[4]?4'b1010:u6))):$signed((({4{(s4)+(1'sb1)}})+(4'sb0100))>>(s4))));
  assign y5 = s5;
  assign y6 = (6'sb010111)>>>(((ctrl[6]?((ctrl[5]?u3:s5))>>>((5'sb00011)>(1'sb1)):(ctrl[1]?(u1)^(u5):3'b011)))-(!((ctrl[6]?(s0)+(1'sb0):4'sb0100))));
  assign y7 = $signed(2'sb11);
endmodule
