INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_1bit_experimento_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_1bit_experimento_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/AND_ULA_experimento_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_ULA_experimento_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_1bit_experimento_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OR_1bit_experimento_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luizg/Documents/experimento_3_VHDL_ULA/experimento_3_VHDL_ULA.srcs/sources_1/new/OR_ULA_experimento_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OR_ULA_experimento_3'
