design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/seq_detector,seq_detector_mealy,RUN_2025.05.06_16.09.42,flow completed,0h2m28s0ms,0h1m37s0ms,4000.0,0.01,2000.0,-1,4.79275,482.09,11,0,0,0,0,0,0,0,0,0,0,0,325,96,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,35692.0,0.0,1.14,0.9,0.47,0.34,0.0,15,17,6,8,0,0,0,14,0,2,1,1,1,0,0,2,4,5,2,512,90,0,103,20,725,6761.484800000001,4.92e-05,7.3e-06,1.7e-07,6.1e-05,9.34e-06,8.19e-09,7.03e-05,1.11e-05,8.41e-09,0.45999999999999996,10.0,100.0,10,1,50,19.040,22.195,0.3,1,10,0.65,0,sky130_fd_sc_hd,DELAY 0
